Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jan 30 22:09:15 2020
| Host         : DESKTOP-4INRPJ4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gcd_core_timing_summary_routed.rpt -rpx gcd_core_timing_summary_routed.rpx
| Design       : gcd_core
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.137        0.000                      0                   46        0.204        0.000                      0                   46        3.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.137        0.000                      0                   46        0.204        0.000                      0                   46        3.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 dp1/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.298ns (33.881%)  route 2.533ns (66.119%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.756     5.424    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     5.942 r  dp1/x_reg[0]/Q
                         net (fo=6, routed)           1.417     7.359    dp1/Q[0]
    SLICE_X43Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.483 r  dp1/x_gt_y_carry_i_8/O
                         net (fo=1, routed)           0.000     7.483    dp1/x_gt_y_carry_i_8_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.015 r  dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           1.116     9.131    fsm1/in2[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.124     9.255 r  fsm1/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     9.255    fsm1/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    12.969    fsm1/in0
    SLICE_X41Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X41Y9          FDRE (Setup_fdre_C_D)        0.029    13.392    fsm1/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 dp1/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.298ns (33.890%)  route 2.532ns (66.110%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.756     5.424    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.518     5.942 r  dp1/x_reg[0]/Q
                         net (fo=6, routed)           1.417     7.359    dp1/Q[0]
    SLICE_X43Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.483 r  dp1/x_gt_y_carry_i_8/O
                         net (fo=1, routed)           0.000     7.483    dp1/x_gt_y_carry_i_8_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.015 f  dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           1.115     9.130    fsm1/in2[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.124     9.254 r  fsm1/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     9.254    fsm1/FSM_onehot_state[5]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    12.969    fsm1/in0
    SLICE_X41Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X41Y9          FDRE (Setup_fdre_C_D)        0.031    13.394    fsm1/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.394    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 dp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 1.958ns (54.664%)  route 1.624ns (45.336%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.756     5.424    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.902 r  dp1/x_reg[1]/Q
                         net (fo=6, routed)           0.811     6.713    dp1/Q[1]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.295     7.008 r  dp1/diff_carry_i_7/O
                         net (fo=1, routed)           0.000     7.008    dp1/diff_carry_i_7_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  dp1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    dp1/diff_carry_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.856 r  dp1/diff_carry__0/O[3]
                         net (fo=2, routed)           0.813     8.669    dp1/diff[7]
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.337     9.006 r  dp1/y[7]_i_2/O
                         net (fo=1, routed)           0.000     9.006    dp1/y[7]_i_2_n_0
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/CLK
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[7]/C
                         clock pessimism              0.432    13.402    
                         clock uncertainty           -0.035    13.367    
    SLICE_X43Y8          FDRE (Setup_fdre_C_D)        0.075    13.442    dp1/y_reg[7]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 dp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.871ns (53.307%)  route 1.639ns (46.693%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.756     5.424    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.902 r  dp1/x_reg[1]/Q
                         net (fo=6, routed)           0.811     6.713    dp1/Q[1]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.295     7.008 r  dp1/diff_carry_i_7/O
                         net (fo=1, routed)           0.000     7.008    dp1/diff_carry_i_7_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  dp1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    dp1/diff_carry_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.780 r  dp1/diff_carry__0/O[2]
                         net (fo=2, routed)           0.828     8.608    dp1/diff[6]
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.326     8.934 r  dp1/y[6]_i_1/O
                         net (fo=1, routed)           0.000     8.934    dp1/y[6]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/CLK
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[6]/C
                         clock pessimism              0.432    13.402    
                         clock uncertainty           -0.035    13.367    
    SLICE_X43Y8          FDRE (Setup_fdre_C_D)        0.075    13.442    dp1/y_reg[6]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 dp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.751ns (49.089%)  route 1.816ns (50.911%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.756     5.424    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.902 r  dp1/x_reg[1]/Q
                         net (fo=6, routed)           0.811     6.713    dp1/Q[1]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.295     7.008 r  dp1/diff_carry_i_7/O
                         net (fo=1, routed)           0.000     7.008    dp1/diff_carry_i_7_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.651 r  dp1/diff_carry/O[3]
                         net (fo=2, routed)           1.005     8.656    dp1/diff[3]
    SLICE_X42Y8          LUT3 (Prop_lut3_I1_O)        0.335     8.991 r  dp1/x[3]_i_1/O
                         net (fo=1, routed)           0.000     8.991    dp1/p_0_in[3]
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[3]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)        0.118    13.507    dp1/x_reg[3]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 dp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.878ns (53.128%)  route 1.657ns (46.872%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.756     5.424    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.902 r  dp1/x_reg[1]/Q
                         net (fo=6, routed)           0.811     6.713    dp1/Q[1]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.295     7.008 r  dp1/diff_carry_i_7/O
                         net (fo=1, routed)           0.000     7.008    dp1/diff_carry_i_7_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  dp1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    dp1/diff_carry_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.780 r  dp1/diff_carry__0/O[2]
                         net (fo=2, routed)           0.846     8.626    dp1/diff[6]
    SLICE_X42Y8          LUT3 (Prop_lut3_I1_O)        0.333     8.959 r  dp1/x[6]_i_1/O
                         net (fo=1, routed)           0.000     8.959    dp1/p_0_in[6]
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[6]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)        0.118    13.507    dp1/x_reg[6]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 dp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.751ns (51.629%)  route 1.640ns (48.371%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.756     5.424    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.902 r  dp1/x_reg[1]/Q
                         net (fo=6, routed)           0.811     6.713    dp1/Q[1]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.295     7.008 r  dp1/diff_carry_i_7/O
                         net (fo=1, routed)           0.000     7.008    dp1/diff_carry_i_7_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.651 r  dp1/diff_carry/O[3]
                         net (fo=2, routed)           0.830     8.481    dp1/diff[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.335     8.816 r  dp1/y[3]_i_1/O
                         net (fo=1, routed)           0.000     8.816    dp1/y[3]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/CLK
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[3]/C
                         clock pessimism              0.432    13.402    
                         clock uncertainty           -0.035    13.367    
    SLICE_X43Y8          FDRE (Setup_fdre_C_D)        0.075    13.442    dp1/y_reg[3]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 dp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.921ns (57.166%)  route 1.439ns (42.834%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.756     5.424    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.902 r  dp1/x_reg[1]/Q
                         net (fo=6, routed)           0.811     6.713    dp1/Q[1]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.295     7.008 r  dp1/diff_carry_i_7/O
                         net (fo=1, routed)           0.000     7.008    dp1/diff_carry_i_7_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  dp1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    dp1/diff_carry_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.856 r  dp1/diff_carry__0/O[3]
                         net (fo=2, routed)           0.629     8.485    dp1/diff[7]
    SLICE_X42Y8          LUT3 (Prop_lut3_I1_O)        0.300     8.785 r  dp1/x[7]_i_2/O
                         net (fo=1, routed)           0.000     8.785    dp1/p_0_in[7]
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[7]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)        0.118    13.507    dp1/x_reg[7]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 dp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 1.820ns (55.120%)  route 1.482ns (44.880%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.756     5.424    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.902 r  dp1/x_reg[1]/Q
                         net (fo=6, routed)           0.811     6.713    dp1/Q[1]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.295     7.008 r  dp1/diff_carry_i_7/O
                         net (fo=1, routed)           0.000     7.008    dp1/diff_carry_i_7_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  dp1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    dp1/diff_carry_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.760 r  dp1/diff_carry__0/O[0]
                         net (fo=2, routed)           0.671     8.431    dp1/diff[4]
    SLICE_X42Y8          LUT3 (Prop_lut3_I1_O)        0.295     8.726 r  dp1/x[4]_i_1/O
                         net (fo=1, routed)           0.000     8.726    dp1/p_0_in[4]
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[4]/C
                         clock pessimism              0.454    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)        0.079    13.468    dp1/x_reg[4]
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 dp1/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 1.820ns (56.612%)  route 1.395ns (43.388%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.756     5.424    dp1/CLK
    SLICE_X42Y8          FDRE                                         r  dp1/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.902 r  dp1/x_reg[1]/Q
                         net (fo=6, routed)           0.811     6.713    dp1/Q[1]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.295     7.008 r  dp1/diff_carry_i_7/O
                         net (fo=1, routed)           0.000     7.008    dp1/diff_carry_i_7_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.541 r  dp1/diff_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    dp1/diff_carry_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.760 r  dp1/diff_carry__0/O[0]
                         net (fo=2, routed)           0.584     8.344    dp1/diff[4]
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.295     8.639 r  dp1/y[4]_i_1/O
                         net (fo=1, routed)           0.000     8.639    dp1/y[4]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.578    12.970    dp1/CLK
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[4]/C
                         clock pessimism              0.432    13.402    
                         clock uncertainty           -0.035    13.367    
    SLICE_X43Y8          FDRE (Setup_fdre_C_D)        0.031    13.398    dp1/y_reg[4]
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  4.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.271%)  route 0.151ns (51.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X40Y9          FDSE                                         r  fsm1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDSE (Prop_fdse_C_Q)         0.141     1.646 r  fsm1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.151     1.797    fsm1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X41Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    fsm1/in0
    SLICE_X41Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.075     1.593    fsm1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.272%)  route 0.170ns (47.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X40Y9          FDSE                                         r  fsm1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDSE (Prop_fdse_C_Q)         0.141     1.646 f  fsm1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.170     1.816    fsm1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I1_O)        0.045     1.861 r  fsm1/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.861    fsm1/FSM_onehot_state[5]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    fsm1/in0
    SLICE_X41Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.092     1.610    fsm1/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.272%)  route 0.170ns (47.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X40Y9          FDSE                                         r  fsm1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDSE (Prop_fdse_C_Q)         0.141     1.646 f  fsm1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.170     1.816    fsm1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X41Y9          LUT5 (Prop_lut5_I1_O)        0.045     1.861 r  fsm1/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.861    fsm1/FSM_onehot_state[6]_i_1_n_0
    SLICE_X41Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    fsm1/in0
    SLICE_X41Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091     1.609    fsm1/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.713%)  route 0.160ns (46.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X40Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  fsm1/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.160     1.806    fsm1/out[2]
    SLICE_X40Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.851 r  fsm1/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    fsm1/FSM_onehot_state[3]_i_1_n_0
    SLICE_X40Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    fsm1/in0
    SLICE_X40Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.092     1.597    fsm1/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.360%)  route 0.199ns (51.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X40Y9          FDSE                                         r  fsm1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDSE (Prop_fdse_C_Q)         0.141     1.646 f  fsm1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.199     1.844    fsm1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.889 r  fsm1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    fsm1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X40Y9          FDSE                                         r  fsm1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    fsm1/in0
    SLICE_X40Y9          FDSE                                         r  fsm1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y9          FDSE (Hold_fdse_C_D)         0.092     1.597    fsm1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm1/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.234%)  route 0.200ns (51.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X40Y9          FDSE                                         r  fsm1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDSE (Prop_fdse_C_Q)         0.141     1.646 f  fsm1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.200     1.845    fsm1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.890 r  fsm1/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.890    fsm1/FSM_onehot_state[4]_i_1_n_0
    SLICE_X40Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    fsm1/in0
    SLICE_X40Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.091     1.596    fsm1/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.189ns (40.939%)  route 0.273ns (59.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X40Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  fsm1/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.273     1.918    dp1/out[1]
    SLICE_X43Y8          LUT3 (Prop_lut3_I2_O)        0.048     1.966 r  dp1/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.966    dp1/y[1]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    dp1/CLK
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.107     1.628    dp1/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.553%)  route 0.273ns (59.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X40Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  fsm1/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.273     1.918    dp1/out[1]
    SLICE_X43Y8          LUT3 (Prop_lut3_I2_O)        0.045     1.963 r  dp1/y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.963    dp1/y[0]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    dp1/CLK
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.091     1.612    dp1/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.183ns (38.531%)  route 0.292ns (61.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X40Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  fsm1/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.292     1.938    dp1/out[1]
    SLICE_X43Y8          LUT3 (Prop_lut3_I2_O)        0.042     1.980 r  dp1/y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.980    dp1/y[6]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    dp1/CLK
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[6]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.107     1.628    dp1/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 fsm1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dp1/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.183ns (38.450%)  route 0.293ns (61.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.593     1.505    fsm1/in0
    SLICE_X40Y9          FDRE                                         r  fsm1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  fsm1/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.293     1.939    dp1/out[1]
    SLICE_X43Y8          LUT3 (Prop_lut3_I2_O)        0.042     1.981 r  dp1/y[7]_i_2/O
                         net (fo=1, routed)           0.000     1.981    dp1/y[7]_i_2_n_0
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.862     2.021    dp1/CLK
    SLICE_X43Y8          FDRE                                         r  dp1/y_reg[7]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.107     1.628    dp1/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y8     dp1/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y8     dp1/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y8     dp1/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y8     dp1/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y8     dp1/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y8     dp1/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y8     dp1/x_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y8     dp1/x_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y8     dp1/y_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y8     dp1/y_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y8     dp1/y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y8     dp1/x_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y8     dp1/y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y8     dp1/y_reg[1]/C



