// Seed: 1514203206
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign module_2.id_10 = 0;
  assign module_1.id_9  = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input wire id_2,
    output wand id_3,
    output tri1 id_4,
    input wand id_5,
    output wor id_6,
    input tri1 id_7,
    output tri1 id_8,
    output supply1 id_9,
    input tri id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
module module_2 (
    output supply0 id_0,
    output tri id_1,
    output tri1 id_2,
    output tri0 id_3,
    inout wor id_4,
    output wand id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wire id_8,
    input uwire id_9,
    output wire id_10,
    output wand id_11,
    output tri0 id_12,
    output tri id_13,
    input uwire id_14,
    input tri0 id_15
    , id_19,
    input wor id_16,
    input tri0 id_17
);
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20
  );
endmodule
