Warning (10268): Verilog HDL information at uart_receiver.v(51): always construct contains both blocking and non-blocking assignments File: D:/git-repository/fpga_training/uart/rtl/uart_receiver.v Line: 51
