# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 410 0.000256 4096 110 2120 32512 20.5953 13.9407 330.079 417.965 782.693 782.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1870 0.000256 512 120 410 75520 1.45203 1.70422 14.9306 59.3291 77.4877 77.5639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1740 0.000128 2048 480 6430 133888 18.1711 14.3334 1903.6 419.094 2355.31 2355.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 390 6.4e-05 4096 110 1660 100352 185.41 55.5382 880.978 1685.51 2807.63 2807.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 0.000256 2048 130 5110 69760 5.84099 7.09811 637.741 209.357 860.11 860.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 900 0.000512 512 220 330 29184 1.51709 0.831488 5.79238 45.0551 53.3237 53.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1180 0.000128 512 390 240 114688 7.94099 3.40992 19.0701 104.577 135.182 135.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 660 0.000256 2048 210 1960 44032 13.2516 7.01254 209.013 209.032 438.444 438.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 0.001024 512 90 70 18880 0.362496 0.646144 19.4851 20.5348 20.5906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 310 3.2e-05 1024 82 330 122880 140.643 26.8162 115.434 836.441 1119.58 1119.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 410 0.000256 4096 110 2120 32832 20.6967 13.9968 380.468 419.205 834.478 834.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1870 0.000256 512 120 410 75600 1.45648 1.71024 17.193 60.5451 80.9785 81.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1740 0.000128 2048 480 6430 133920 18.2079 14.3862 2308.3 418.935 2759.93 2760.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 390 6.4e-05 4096 110 1660 101376 185.101 55.6235 1010.3 1668.71 2919.94 2920.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 0.000256 2048 130 5110 69840 5.86272 7.20285 765.929 210.367 989.435 989.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 900 0.000512 512 220 330 28800 1.51459 0.825344 6.6551 43.5528 52.678 52.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1180 0.000128 512 390 240 112896 7.94547 3.40992 21.2517 103.721 136.515 136.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 660 0.000256 2048 210 1960 43776 13.2967 7.08192 239.38 208.884 468.779 468.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 0.001024 512 90 70 18864 0.366208 0.726592 18.2489 19.3829 19.4379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 310 3.2e-05 1024 82 330 119808 140.05 26.6031 115.488 828.209 1110.6 1110.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 410 0.000256 4096 110 2120 32640 20.554 13.9467 394.512 418 847.121 847.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1870 0.000256 512 120 410 75520 1.45203 1.70778 18.0572 60.113 81.4003 81.4741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1740 0.000128 2048 480 6430 134080 18.1634 14.3702 2400.84 419.422 2852.9 2852.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 390 6.4e-05 4096 110 1660 102400 184.916 55.6753 1061.38 1677.23 2979.4 2979.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 0.000256 2048 130 5110 69760 5.83443 7.05331 795.314 209.595 1017.87 1017.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 900 0.000512 512 220 330 28800 1.49978 0.817152 6.96934 43.3332 52.7492 52.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1180 0.000128 512 390 240 115200 7.96384 3.41606 20.5178 105.004 137.08 137.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 660 0.000256 2048 210 1960 43520 13.2251 7.0608 248.44 208.291 477.144 477.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 0.001024 512 90 70 18880 0.3632 0.767136 19.1682 20.3428 20.3996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 310 3.2e-05 1024 82 330 122880 141.223 26.9165 126.668 840.014 1135.06 1135.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 410 0.000256 4096 110 2120 32640 20.5593 13.9489 367.367 418.869 820.856 820.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1870 0.000256 512 120 410 75456 1.44794 1.70394 16.7739 60.1926 80.1887 80.2652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1740 0.000128 2048 480 6430 133632 18.0992 14.3319 2233.52 418.545 2684.61 2684.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 390 6.4e-05 4096 110 1660 98304 185.371 55.3329 951.683 1664.99 2857.57 2857.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 0.000256 2048 130 5110 69696 5.82214 7.0473 736.415 209.464 958.825 958.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 900 0.000512 512 220 330 28416 1.51206 0.81984 6.42576 43.3102 52.197 52.3068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1180 0.000128 512 390 240 110592 7.97642 3.39699 18.3539 103.24 133.155 133.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 660 0.000256 2048 210 1960 43776 13.2148 6.9887 232.806 208.465 461.601 461.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 0.001024 512 90 70 18816 0.36336 0.721952 19.1495 20.2765 20.3342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 310 3.2e-05 1024 82 330 110592 140.938 26.4804 90.8528 824.246 1082.76 1082.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 410 0.000256 4096 110 2120 32800 20.7375 13.995 374.839 419.367 829.047 829.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1870 0.000256 512 120 410 75600 1.45837 1.71098 17.0122 60.4165 80.6696 80.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1740 0.000128 2048 480 6430 133600 18.2266 14.3771 2259.66 419.013 2711.38 2711.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 390 6.4e-05 4096 110 1660 99200 185.752 55.5461 970.382 1666.54 2878.41 2878.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 0.000256 2048 130 5110 69800 5.86518 7.05363 751.029 209.71 973.732 973.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 900 0.000512 512 220 330 28800 1.50931 0.819424 6.58192 43.6996 52.7401 52.8507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1180 0.000128 512 390 240 112000 7.93731 3.40038 18.8665 103.295 133.684 133.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 660 0.000256 2048 210 1960 43200 13.3521 7.0185 232.878 208.659 462.037 462.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 0.001024 512 90 70 18800 0.362816 0.722016 19.0933 20.2189 20.2759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 310 3.2e-05 1024 82 330 115200 140.112 26.5114 93.0264 824.665 1084.56 1084.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 410 0.000256 4096 110 2120 32704 20.6006 13.9709 383.914 419.257 837.853 837.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1870 0.000256 512 120 410 75488 1.45203 1.71008 17.5259 60.1268 80.8864 80.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1740 0.000128 2048 480 6430 133504 18.1148 14.4113 2313.24 418.884 2764.76 2764.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 390 6.4e-05 4096 110 1660 100352 185.605 55.6509 1007.09 1674.5 2923.04 2923.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 0.000256 2048 130 5110 69664 5.82778 7.04736 768.193 209.657 990.799 990.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 900 0.000512 512 220 330 28672 1.51053 0.826464 6.78416 43.5404 52.7891 52.8998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1180 0.000128 512 390 240 111104 8.01062 3.40371 19.3814 103.665 134.646 134.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 660 0.000256 2048 210 1960 43904 13.3115 7.03942 242.701 209.808 472.994 473.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 0.001024 512 90 70 18816 0.364736 0.752608 18.2118 19.3712 19.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 310 3.2e-05 1024 82 330 114688 140.761 26.5441 96.513 827.596 1091.65 1091.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 410 0.000256 4096 110 2120 32640 20.6394 13.9653 384.047 418.267 837.033 837.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1870 0.000256 512 120 410 75600 1.45629 1.71274 17.6084 59.0837 79.9359 80.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1740 0.000128 2048 480 6430 133920 18.1864 14.3526 2331.05 419.153 2782.85 2782.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 390 6.4e-05 4096 110 1660 99840 185.709 55.6282 1007.17 1670.42 2919.13 2919.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 0.000256 2048 130 5110 69840 5.85674 7.0615 773.649 209.805 996.446 996.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 900 0.000512 512 220 330 28800 1.50848 0.8192 6.86627 44.4555 53.7795 53.8931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1180 0.000128 512 390 240 111360 7.9695 3.4007 19.4824 103.328 134.365 134.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 660 0.000256 2048 210 1960 43200 13.3836 7.02675 240.505 209.187 470.231 470.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 0.001024 512 90 70 18840 0.36464 0.76048 18.265 19.4348 19.4928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 310 3.2e-05 1024 82 330 107520 141.702 26.497 88.1227 824.942 1081.51 1081.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 410 0.000256 4096 110 2120 32256 20.5903 13.9431 367.753 418.301 820.7 820.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1870 0.000256 512 120 410 75264 1.44918 1.70339 16.9692 58.9414 79.1354 79.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1740 0.000128 2048 480 6430 133120 18.1007 14.354 2243.03 417.952 2693.54 2693.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 390 6.4e-05 4096 110 1660 98304 186.336 55.5319 960.663 1670.85 2873.58 2873.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 0.000256 2048 130 5110 69632 5.83091 7.08947 747.387 209.177 969.563 969.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 900 0.000512 512 220 330 28672 1.53312 0.83536 6.55827 43.9487 53.0004 53.1087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1180 0.000128 512 390 240 114688 7.94832 3.41197 19.4177 104.621 135.588 135.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 660 0.000256 2048 210 1960 44032 13.2795 7.02054 238.644 209.2 468.278 468.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 0.001024 512 90 70 18816 0.366048 0.745088 18.5061 19.6593 19.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 310 3.2e-05 1024 82 330 114688 142.208 26.8233 89.5109 837.214 1096 1096.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 410 0.000256 4096 110 2120 32256 20.5377 13.9226 371.507 417.328 823.403 823.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1870 0.000256 512 120 410 74880 1.44509 1.70355 17.031 59.7579 80.0056 80.0818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1740 0.000128 2048 480 6430 133632 18.0985 14.3659 2278.62 418.811 2730 2730.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 390 6.4e-05 4096 110 1660 92160 186.432 54.9315 908.75 1649.12 2799.42 2799.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 0.000256 2048 130 5110 69120 5.79994 7.04352 746.178 208.696 967.791 967.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 900 0.000512 512 220 330 27648 1.53229 0.8192 6.39974 43.1091 51.9882 52.0991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1180 0.000128 512 390 240 110592 7.99347 3.39501 18.8836 103.303 133.759 133.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 660 0.000256 2048 210 1960 43008 13.1377 6.93763 232.464 206.655 459.322 459.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 0.001024 512 90 70 18624 0.360704 0.7112 17.7326 18.8482 18.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 310 3.2e-05 1024 82 330 98304 143.046 26.4387 51.3639 824.376 1045.47 1045.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 410 0.000256 4096 110 2120 32000 20.6307 13.9476 391.974 417.548 844.205 844.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1870 0.000256 512 120 410 75200 1.45088 1.70598 18.2804 58.6868 80.1974 80.2701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1740 0.000128 2048 480 6430 133600 18.1833 14.3603 2440.86 419.078 2892.59 2892.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 390 6.4e-05 4096 110 1660 96000 185.066 55.0402 1008.34 1649.06 2897.7 2897.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 0.000256 2048 130 5110 69200 5.81405 7.02666 800.757 208.806 1022.48 1022.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 900 0.000512 512 220 330 28800 1.51443 0.821568 7.12771 44.3432 53.9329 54.0421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1180 0.000128 512 390 240 108800 8.11293 3.40787 19.9283 103.314 134.947 135.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 660 0.000256 2048 210 1960 41600 13.334 6.95254 240.329 206.676 467.419 467.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 0.001024 512 90 70 18600 0.360672 0.779968 17.7257 18.9078 18.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 310 3.2e-05 1024 82 330 102400 142.46 26.4964 57.5297 824.435 1051.16 1051.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 410 0.000256 4096 110 2120 31744 20.6617 13.9612 455.989 418.884 909.61 909.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1870 0.000256 512 120 410 75264 1.45107 1.70598 21.5398 59.737 84.5052 84.5783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1740 0.000128 2048 480 6430 133120 18.0917 14.3299 2813.76 418.132 3264.42 3264.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 390 6.4e-05 4096 110 1660 98304 186.488 55.5581 1208.11 1670.75 3121.11 3121.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 0.000256 2048 130 5110 69632 5.82864 7.08877 941.938 209.468 1164.4 1164.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 900 0.000512 512 220 330 26624 1.4863 0.780288 7.85722 42.2125 52.4614 52.5681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1180 0.000128 512 390 240 114688 7.95558 3.41245 24.8205 104.678 141.05 141.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 660 0.000256 2048 210 1960 43008 13.4172 7.05126 290.502 209.495 520.594 520.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 0.001024 512 90 70 18688 0.3632 0.929792 18.0433 19.3796 19.4376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 310 3.2e-05 1024 82 330 98304 145.161 26.8233 64.1203 835.236 1071.58 1071.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 410 0.000256 4096 110 2130 32768 20.6295 13.9594 550.111 419.121 1003.93 1004.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1870 0.000256 512 120 405 75712 1.45008 1.70934 14.4657 60.5878 78.2851 78.3682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1740 0.000128 2048 480 6435 134016 18.1466 14.3487 1968.65 418.964 2420.22 2420.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 390 6.4e-05 4096 110 1665 104448 184.278 55.6077 1624.2 1675.31 3539.59 3539.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1040 0.000256 2048 130 5115 69888 5.84163 7.08413 653.756 209.587 876.344 876.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 900 0.000512 512 220 330 28928 1.51661 0.829696 5.72531 44.4248 52.6237 52.7299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1180 0.000128 512 390 240 111616 8.12544 3.40566 30.4053 104.543 146.666 146.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 660 0.000256 2048 210 1965 44288 13.284 7.06406 206.438 209.616 436.533 436.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1840 0.001024 512 90 75 18912 0.36432 1.20422 18.6515 20.2619 20.3182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 310 3.2e-05 1024 82 330 114688 142.26 26.8172 110.264 834.925 1114.52 1114.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 410 0.000256 4096 110 2130 32800 20.7151 14.0066 328.215 419.194 782.246 782.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1870 0.000256 512 120 405 75680 1.45818 1.71418 14.5823 59.3501 77.1798 77.2608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1740 0.000128 2048 480 6435 134080 18.2518 14.3731 1991.28 419.014 2443.02 2443.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 390 6.4e-05 4096 110 1665 103680 185.134 55.7104 1671.99 1675.5 3588.53 3588.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 0.000256 2048 130 5115 69920 5.87952 7.05523 662.514 209.629 885.154 885.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 900 0.000512 512 220 330 28800 1.51741 0.82592 5.73168 44.6076 52.8117 52.9208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1180 0.000128 512 390 240 111360 8.22797 3.41987 31.9868 104.906 148.729 148.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 660 0.000256 2048 210 1965 44160 13.3468 7.05488 209.577 209.66 439.773 439.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 0.001024 512 90 75 18920 0.365984 0.67584 17.6864 18.7716 18.8281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 310 3.2e-05 1024 82 330 117760 142.426 26.9461 122.051 837.863 1129.54 1129.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 410 0.000256 4096 110 2130 32640 20.6111 13.9664 325.809 418.62 779.118 779.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1870 0.000256 512 120 405 75648 1.45235 1.70925 14.6244 59.5011 77.3603 77.4369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1740 0.000128 2048 480 6435 134016 18.1632 14.3526 1977.03 418.927 2428.58 2428.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 390 6.4e-05 4096 110 1665 102912 184.764 55.648 1494.72 1673.45 3408.77 3408.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 0.000256 2048 130 5115 69888 5.84406 7.03667 656.311 209.597 878.86 878.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 900 0.000512 512 220 330 28800 1.51962 0.827392 5.71926 44.0863 52.2788 52.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1180 0.000128 512 390 240 110592 8.12803 3.40768 20.1663 104.235 136.117 136.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 660 0.000256 2048 210 1965 44160 13.2733 7.03283 207.301 209.474 437.211 437.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 0.001024 512 90 75 18912 0.364672 0.659456 18.5686 19.6344 19.6885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 310 3.2e-05 1024 82 330 110592 142.825 26.7573 105.908 834.154 1109.89 1110.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 410 0.000256 4096 110 2130 32480 20.6891 13.9798 332.802 418.651 786.231 786.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1870 0.000256 512 120 405 75600 1.45683 1.71197 15.0725 61.4548 79.7692 79.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1740 0.000128 2048 480 6435 133952 18.2177 14.3659 2025.24 419.028 2476.96 2477.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 390 6.4e-05 4096 110 1665 103936 184.507 55.7407 916.106 1673.07 2829.62 2829.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 0.000256 2048 130 5115 69888 5.86096 7.08608 672.813 209.667 895.503 895.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 900 0.000512 512 220 330 28672 1.53731 0.833536 5.8585 44.9544 53.3137 53.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1180 0.000128 512 390 240 111104 8.21091 3.41901 18.9539 104.757 135.527 135.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 660 0.000256 2048 210 1965 43904 13.3464 7.04717 210.818 209.373 440.716 440.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 0.001024 512 90 75 18872 0.36448 0.687584 19.5118 20.6063 20.6623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 310 3.2e-05 1024 82 330 114688 143.135 26.9219 109.588 836.553 1116.44 1116.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 410 0.000256 4096 110 2130 32512 20.5813 13.944 343.392 421.964 799.997 800.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1870 0.000256 512 120 405 75520 1.44998 1.70176 15.5291 60.8257 79.5804 79.6553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1740 0.000128 2048 480 6435 133888 18.1479 14.42 1962.95 423.105 2418.73 2418.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 390 6.4e-05 4096 110 1665 102400 184.483 55.5295 923.013 1686.12 2849.35 2849.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 0.000256 2048 130 5115 69760 5.84285 7.03264 658.425 211.359 882.736 882.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 900 0.000512 512 220 330 28672 1.52771 0.831488 6.02579 46.081 54.5888 54.6982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1180 0.000128 512 390 240 110592 8.19779 3.41226 17.1797 105.58 134.559 134.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 660 0.000256 2048 210 1965 44032 13.2529 7.01178 216.565 211.036 448.007 448.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 0.001024 512 90 75 18880 0.364544 0.703808 18.4895 19.5998 19.6557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 310 3.2e-05 1024 82 330 114688 142.542 26.8265 99.5314 843.134 1112.29 1112.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 410 0.000256 4096 110 2130 32544 20.6805 13.988 388.077 419.212 842.066 842.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1870 0.000256 512 120 405 75600 1.45939 1.71232 17.6517 59.0845 79.9791 80.0542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1740 0.000128 2048 480 6435 133920 18.1916 14.356 2345.72 418.938 2797.31 2797.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 390 6.4e-05 4096 110 1665 101376 185.006 55.6288 1027.05 1668.76 2936.65 2936.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 0.000256 2048 130 5115 69840 5.86752 7.05072 779.72 209.63 1002.34 1002.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 900 0.000512 512 220 330 28224 1.52307 0.823616 6.77366 31.359 40.6099 40.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1180 0.000128 512 390 240 108288 8.21786 3.41232 19.15 103.724 134.688 134.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 660 0.000256 2048 210 1965 43776 13.288 7.01213 244.59 208.881 473.905 474.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 0.001024 512 90 75 18864 0.366592 0.806912 18.1431 19.3592 19.4119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 310 3.2e-05 1024 82 330 110592 141.996 26.6386 106.795 828.221 1103.9 1104.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 410 0.000256 4096 110 2130 32320 20.5421 13.9433 375.457 417.706 827.761 827.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1870 0.000256 512 120 405 75520 1.44925 1.71037 17.178 59.8592 80.2684 80.3413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1740 0.000128 2048 480 6435 134080 18.1448 14.3497 2289.99 419.129 2741.72 2741.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 390 6.4e-05 4096 110 1665 102400 184.939 55.6646 1008.79 1675.66 2925.25 2925.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 0.000256 2048 130 5115 69760 5.83066 7.05843 758.657 209.306 980.931 981.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 900 0.000512 512 220 330 28160 1.51446 0.815488 6.57802 44.3073 53.3461 53.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1180 0.000128 512 390 240 110080 8.27299 3.41402 18.9665 104.931 135.767 135.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 660 0.000256 2048 210 1965 43520 13.2262 6.98912 237.028 208.151 465.527 465.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 0.001024 512 90 75 18880 0.36256 0.784384 18.0767 19.2679 19.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 310 3.2e-05 1024 82 330 112640 143.333 26.9148 91.7834 837.844 1100.12 1100.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 410 0.000256 4096 110 2130 32640 20.5316 13.9514 404.899 418.813 858.307 858.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1870 0.000256 512 120 405 75456 1.45203 1.70941 18.4926 60 81.7248 81.8021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1740 0.000128 2048 480 6435 133632 18.0998 14.3408 2433.24 418.475 2884.27 2884.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 390 6.4e-05 4096 110 1665 101376 183.879 55.3267 1066.53 1664.73 2970.66 2970.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 0.000256 2048 130 5115 69696 5.81299 7.03939 805.572 209.43 1027.93 1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 900 0.000512 512 220 330 28416 1.50634 0.820256 7.10842 43.3113 52.8731 52.9817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1180 0.000128 512 390 240 107520 8.16742 3.39968 19.9724 103.227 134.949 135.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 660 0.000256 2048 210 1965 43776 13.1974 6.9865 254.017 208.56 482.896 483.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 0.001024 512 90 75 18816 0.362496 0.834464 17.9791 19.2181 19.2758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 310 3.2e-05 1024 82 330 98304 143.085 26.4233 86.6603 824.122 1080.53 1080.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 410 0.000256 4096 110 2130 32400 20.7192 13.9894 397.137 419.084 851.04 851.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1870 0.000256 512 120 405 75600 1.46131 1.70899 18.3184 59.8879 81.4471 81.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1740 0.000128 2048 480 6435 133600 18.2306 14.4146 2410.47 418.743 2861.97 2862.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 390 6.4e-05 4096 110 1665 102400 183.997 55.5374 1068.51 1665.74 2973.98 2974.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 0.000256 2048 130 5115 69800 5.86138 7.08291 802.792 209.575 1025.38 1025.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 900 0.000512 512 220 330 28000 1.52742 0.821472 6.98822 44.3961 53.8593 53.9666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1180 0.000128 512 390 240 108800 8.11837 3.40861 19.9067 103.228 134.842 134.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 660 0.000256 2048 210 1965 43200 13.3394 7.04458 248.604 208.532 477.646 477.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 0.001024 512 90 75 18800 0.361344 0.81744 17.9678 19.1912 19.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 310 3.2e-05 1024 82 330 102400 142.545 26.5134 88.1102 825.84 1083.25 1083.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 410 0.000256 4096 110 2130 32256 20.6238 13.9679 399.652 419.195 853.547 853.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1870 0.000256 512 120 405 75488 1.44982 1.70826 18.4521 60.0486 81.732 81.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1740 0.000128 2048 480 6435 133504 18.1156 14.3544 2429.57 418.826 2880.98 2881.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 390 6.4e-05 4096 110 1665 103936 183.985 55.6568 1095.24 1674.25 3009.33 3009.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 0.000256 2048 130 5115 69664 5.83706 7.04141 805.634 209.624 1028.21 1028.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 900 0.000512 512 220 330 27776 1.53222 0.821888 6.98912 43.2512 52.7218 52.8277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1180 0.000128 512 390 240 107520 8.21622 3.40173 19.9207 103.652 135.372 135.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 660 0.000256 2048 210 1965 43904 13.2937 7.03923 255.24 209.658 485.363 485.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 0.001024 512 90 75 18816 0.362496 0.8472 19.1264 20.3761 20.4329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 310 3.2e-05 1024 82 330 100352 143.611 26.5482 83.2591 827.469 1081.14 1081.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 410 0.000256 4096 110 2130 32160 20.6439 13.9669 391.88 418.261 844.862 844.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1870 0.000256 512 120 405 75600 1.45667 1.70803 18.0869 60.0244 81.3497 81.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1740 0.000128 2048 480 6435 133920 18.1776 14.3585 2397.36 419.152 2849.15 2849.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 390 6.4e-05 4096 110 1665 99840 185.666 55.6324 1037.74 1670.43 2949.67 2949.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 0.000256 2048 130 5115 69840 5.85059 7.13034 799.35 209.808 1022.21 1022.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 900 0.000512 512 220 330 27840 1.5305 0.8184 6.93507 44.3763 53.7879 53.8951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1180 0.000128 512 390 240 107520 8.20192 3.40109 19.5292 103.327 134.642 134.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 660 0.000256 2048 210 1965 43200 13.3797 7.02755 247.376 209.198 477.116 477.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 0.001024 512 90 75 18840 0.364416 0.83216 18.1511 19.3905 19.4458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 310 3.2e-05 1024 82 330 107520 141.704 26.495 85.3893 824.96 1078.79 1078.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 410 0.000256 4096 110 2130 32256 20.586 13.9448 377.536 418.644 830.822 830.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1870 0.000256 512 120 405 75264 1.44762 1.70627 17.2549 58.7771 79.2588 79.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1740 0.000128 2048 480 6435 133120 18.1042 14.3242 2283.46 418.227 2734.22 2734.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 390 6.4e-05 4096 110 1665 102400 184.27 55.527 1019.58 1671.78 2931.36 2931.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 0.000256 2048 130 5115 69632 5.82451 7.02259 760.919 209.356 983.194 983.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 900 0.000512 512 220 330 28672 1.53098 0.833536 6.87533 44.6598 54.0243 54.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1180 0.000128 512 390 240 110592 8.20906 3.41402 19.3297 104.707 135.847 135.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 660 0.000256 2048 210 1965 44032 13.2547 7.04109 241.102 209.481 471.01 471.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 0.001024 512 90 75 18816 0.365664 0.78752 18.1163 19.3087 19.3664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 310 3.2e-05 1024 82 330 114688 142.392 26.8236 86.5241 835.926 1091.92 1092.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 410 0.000256 4096 110 2130 32256 20.5481 13.935 439.221 417.58 891.401 891.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1870 0.000256 512 120 405 74880 1.44467 1.70339 20.2266 58.4634 81.9117 81.9845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1740 0.000128 2048 480 6435 133632 18.0998 14.3613 2669.23 419.037 3120.83 3120.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 390 6.4e-05 4096 110 1665 98304 183.411 54.9271 1135.54 1650.43 3024.49 3024.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 0.000256 2048 130 5115 69120 5.79552 6.99782 879.694 208.814 1101.37 1101.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 900 0.000512 512 220 330 27648 1.53168 0.820224 7.7848 44.1177 54.3788 54.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1180 0.000128 512 390 240 104448 8.35053 3.40131 21.2616 103.364 136.56 136.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 660 0.000256 2048 210 1965 43008 13.1352 6.9591 274.75 206.781 501.758 501.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 0.001024 512 90 75 18624 0.362496 0.958464 18.8179 20.1819 20.2364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 310 3.2e-05 1024 82 330 98304 142.94 26.4356 61.4591 826.68 1057.76 1057.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 410 0.000256 4096 110 2130 32000 20.6204 13.947 435.911 417.832 888.42 888.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1870 0.000256 512 120 405 75200 1.4521 1.70806 20.4057 59.5377 83.1741 83.2504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1740 0.000128 2048 480 6435 133600 18.1799 14.3701 2684.13 419.371 3136.16 3136.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 390 6.4e-05 4096 110 1665 96000 185.036 55.038 1115.97 1650.87 3007.11 3007.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 0.000256 2048 130 5115 69200 5.81818 7.02259 883.176 208.945 1105.03 1105.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 900 0.000512 512 220 330 27200 1.55661 0.823296 7.58272 44.1754 54.2659 54.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1180 0.000128 512 390 240 108800 8.12483 3.40451 22.2854 103.381 137.372 137.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 660 0.000256 2048 210 1965 41600 13.3365 6.94454 265.699 206.824 492.933 493.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 0.001024 512 90 75 18600 0.362496 0.905152 17.7594 19.0683 19.1242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 310 3.2e-05 1024 82 330 102400 142.43 26.5044 64.2888 825.123 1058.59 1058.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 410 0.000256 4096 110 2130 31744 20.6711 13.9612 396.311 419.34 850.396 850.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1870 0.000256 512 120 405 75264 1.45075 1.70723 18.5719 58.8091 80.6142 80.6848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1740 0.000128 2048 480 6435 133120 18.1148 14.4138 2434.69 418.571 2885.9 2886.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 390 6.4e-05 4096 110 1665 98304 186.433 55.546 1043.88 1672.48 2958.54 2958.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 0.000256 2048 130 5115 69632 5.8327 7.03094 812.922 209.69 1035.55 1035.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 900 0.000512 512 220 330 26624 1.4848 0.780768 6.80112 42.2402 51.4359 51.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1180 0.000128 512 390 240 106496 8.43891 3.40886 20.162 104.794 136.988 137.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 660 0.000256 2048 210 1965 43008 13.4053 7.0328 251.42 209.723 481.709 481.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 0.001024 512 90 75 18688 0.362816 0.89088 18.0893 19.3835 19.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 310 3.2e-05 1024 82 330 98304 145.221 26.8676 56.1024 836.108 1064.54 1064.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 410 0.000256 4096 110 2120 32640 20.6377 13.9612 523.145 419.51 977.37 977.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1870 0.000256 512 120 420 75584 1.45203 1.70803 14.1871 59.5524 76.9719 77.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1740 0.000128 2048 480 6440 134016 18.135 14.4445 1859.42 419.354 2311.46 2311.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 390 6.4e-05 4096 110 1660 97280 188.099 55.5889 1448.82 1676.87 3369.58 3369.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1040 0.000256 2048 130 5120 69888 5.83299 7.19053 618.863 209.781 841.741 841.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 900 0.000512 512 220 340 28672 1.52528 0.830304 5.50093 45.1728 53.1589 53.2666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1180 0.000128 512 390 240 109568 8.26848 3.40989 28.7128 104.64 145.223 145.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 660 0.000256 2048 210 1960 43776 13.3304 7.04102 194.976 209.806 425.288 425.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1840 0.001024 512 90 80 18880 0.366464 1.1944 18.5877 20.1925 20.2486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 310 3.2e-05 1024 82 340 106496 143.71 26.8308 106.4 835.727 1112.91 1113.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 410 0.000256 4096 110 2120 32640 20.6877 13.9878 345.881 419.266 799.932 800.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1870 0.000256 512 120 420 75600 1.46022 1.71213 16.1558 61.3301 80.7336 80.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1740 0.000128 2048 480 6440 134080 18.2315 14.3661 2095.17 419.081 2546.95 2547.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 390 6.4e-05 4096 110 1660 97280 188.603 55.7092 1513.98 1675.93 3434.41 3434.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 0.000256 2048 130 5120 69920 5.86589 7.05126 699.411 209.656 922.057 922.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 900 0.000512 512 220 340 28480 1.52973 0.826816 6.14006 45.4986 54.122 54.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1180 0.000128 512 390 240 110080 8.29286 3.42221 21.7648 104.915 138.579 138.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 660 0.000256 2048 210 1960 43840 13.3939 7.07437 218.224 209.812 448.634 448.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 0.001024 512 90 80 18880 0.364544 0.753664 18.4627 19.6216 19.6761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 310 3.2e-05 1024 82 340 107520 144.278 26.9414 108.352 837.909 1117.73 1117.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 410 0.000256 4096 110 2120 32448 20.6187 13.9627 318.287 418.902 771.874 771.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1870 0.000256 512 120 420 75552 1.45066 1.70803 14.8877 60.4357 78.5559 78.6247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1740 0.000128 2048 480 6440 134016 18.1465 14.3685 1950.18 419.22 2402.01 2402.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 390 6.4e-05 4096 110 1660 96768 188.125 55.6626 1338.07 1674.18 3256.22 3256.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 0.000256 2048 130 5120 69888 5.83872 7.05142 649.499 209.738 872.199 872.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 900 0.000512 512 220 340 28416 1.53059 0.82768 5.73187 44.0506 52.2672 52.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1180 0.000128 512 390 240 109056 8.24064 3.40992 18.8264 104.313 134.969 135.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 660 0.000256 2048 210 1960 43776 13.2969 7.07382 204.842 210.839 436.179 436.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 0.001024 512 90 80 18864 0.364544 0.710944 18.4216 19.5395 19.5939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 310 3.2e-05 1024 82 340 104448 143.968 26.7553 92.0318 833.003 1096 1096.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 410 0.000256 4096 110 2120 32480 20.6788 13.988 327.388 422.618 784.777 784.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1870 0.000256 512 120 420 75600 1.45904 1.71066 15.4214 60.6776 79.3412 79.4135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1740 0.000128 2048 480 6440 133952 18.2198 14.3729 1976.34 422.997 2432.04 2432.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 390 6.4e-05 4096 110 1660 96768 188.375 55.7088 839.334 1688.9 2772.51 2772.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 0.000256 2048 130 5120 69888 5.85424 7.06944 658.18 211.654 882.83 882.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 900 0.000512 512 220 340 28672 1.53734 0.832576 5.92496 45.2873 53.7085 53.8173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1180 0.000128 512 390 240 109312 8.3152 3.4152 18.808 105.746 136.471 136.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 660 0.000256 2048 210 1960 43456 13.3896 7.10422 204.874 211.367 436.864 436.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 0.001024 512 90 80 18816 0.364 0.717472 18.2831 19.4072 19.4642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 310 3.2e-05 1024 82 340 107520 144.253 26.9236 100.184 844.461 1116.07 1116.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 410 0.000256 4096 110 2120 32256 20.5661 13.9359 327.775 418.304 780.686 780.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1870 0.000256 512 120 420 75392 1.45037 1.70803 15.6147 60.2465 79.0912 79.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1740 0.000128 2048 480 6440 133888 18.1607 14.3437 1893.98 419.427 2346.01 2346.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 390 6.4e-05 4096 110 1660 96256 187.774 55.5397 844.598 1671.46 2759.56 2759.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 0.000256 2048 130 5120 69760 5.84109 7.02909 636.152 209.522 858.618 858.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 900 0.000512 512 220 340 28672 1.52422 0.830976 5.96643 43.8281 52.2796 52.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1180 0.000128 512 390 240 108544 8.30986 3.40822 16.5677 104.658 133.126 133.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 660 0.000256 2048 210 1960 43520 13.2849 7.00906 206.944 209.205 436.568 436.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 0.001024 512 90 80 18816 0.362496 0.741376 19.2724 20.4184 20.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 310 3.2e-05 1024 82 340 106496 143.938 26.8288 90.6337 835.886 1097.53 1097.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 410 0.000256 4096 110 2120 32544 20.6845 13.9942 405.82 419.552 860.161 860.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1870 0.000256 512 120 420 75600 1.46054 1.70966 19.36 60.2474 82.8488 82.9216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1740 0.000128 2048 480 6440 133920 18.1778 14.4035 2463.38 419.35 2915.42 2915.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 390 6.4e-05 4096 110 1660 96768 187.619 55.6343 1030.79 1670.14 2944.37 2944.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 0.000256 2048 130 5120 69840 5.85562 7.13117 817.245 209.803 1040.11 1040.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 900 0.000512 512 220 340 28224 1.52803 0.824128 7.30259 43.5666 53.3524 53.4589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1180 0.000128 512 390 240 108288 8.22864 3.41059 20.5794 103.813 136.212 136.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 660 0.000256 2048 210 1960 43200 13.3442 7.03018 253.449 209.158 483.112 483.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 0.001024 512 90 80 18792 0.364544 0.896928 18.0552 19.3579 19.4171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 310 3.2e-05 1024 82 340 101376 143.742 26.724 94.0902 828.909 1093.71 1093.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 410 0.000256 4096 110 2120 32256 20.5718 13.959 279.538 418.099 732.276 732.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1870 0.000256 512 120 420 75168 1.44998 1.70432 13.4448 58.5791 75.2512 75.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1740 0.000128 2048 480 6440 133632 18.1308 14.3617 1702.45 419.173 2154.22 2154.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 390 6.4e-05 4096 110 1660 92160 187.906 55.2061 681.568 1657.08 2581.94 2582.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 0.000256 2048 130 5120 69408 5.824 7.03002 563.807 209.077 785.811 785.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 900 0.000512 512 220 340 27648 1.51126 0.813056 5.0553 42.6068 50.1146 50.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1180 0.000128 512 390 240 105984 8.13107 3.38336 17.2891 102.239 131.23 131.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 660 0.000256 2048 210 1960 42624 13.2345 7.04502 174.121 207.558 402.086 402.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 0.001024 512 90 80 18720 0.361888 0.645184 17.7975 18.8488 18.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 310 3.2e-05 1024 82 340 92160 142.76 26.2522 93.6857 816.052 1078.99 1079.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 410 0.000256 4096 110 2120 32320 20.5483 13.9464 387.072 417.71 839.391 839.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1870 0.000256 512 120 420 75360 1.4512 1.70701 18.4906 58.8961 80.6173 80.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1740 0.000128 2048 480 6440 134080 18.1476 14.4036 2375.13 419.111 2826.9 2826.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 390 6.4e-05 4096 110 1660 97280 188.071 55.6646 1002.03 1676.17 2922.13 2922.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 0.000256 2048 130 5120 69760 5.8353 7.03133 787.156 209.295 1009.39 1009.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 900 0.000512 512 220 340 28160 1.51731 0.815552 7.01715 44.2899 53.7677 53.8731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1180 0.000128 512 390 240 110080 8.27133 3.41811 20.0552 104.93 136.859 137.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 660 0.000256 2048 210 1960 42880 13.2764 7.08672 242.402 208.038 470.932 471.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 0.001024 512 90 80 18800 0.363456 0.842976 17.9201 19.1677 19.2249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 310 3.2e-05 1024 82 340 102400 145.156 26.9202 89.357 837.832 1099.51 1099.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 410 0.000256 4096 110 2120 32000 20.4969 13.876 268.04 416.317 718.845 718.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1870 0.000256 512 120 420 75200 1.44998 1.7047 13.0795 58.4734 74.7819 74.8564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1740 0.000128 2048 480 6440 133120 18.071 14.4059 1643.95 417.526 2094.06 2094.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 390 6.4e-05 4096 110 1660 97280 187.858 55.5808 698.212 1676.34 2618.19 2618.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 0.000256 2048 130 5120 69440 5.80656 7.02464 545.577 209.039 767.523 767.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 900 0.000512 512 220 340 28160 1.51965 0.819488 5.00566 43.9626 51.4332 51.5402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1180 0.000128 512 390 240 107520 8.16861 3.39754 13.9261 103.244 128.917 129.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 660 0.000256 2048 210 1960 42240 13.1769 6.9648 167.283 206.493 394.047 394.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 0.001024 512 90 80 18720 0.362496 0.612864 17.72 18.7406 18.7959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 310 3.2e-05 1024 82 340 81920 146.33 26.4348 78.512 824.064 1075.59 1075.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 410 0.000256 4096 110 2120 32256 20.566 13.951 363.548 418.831 817.011 817.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1870 0.000256 512 120 420 75456 1.44979 1.70544 17.3775 59.0171 79.6221 79.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1740 0.000128 2048 480 6440 133632 18.1013 14.3258 2221.13 418.505 2672.17 2672.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 390 6.4e-05 4096 110 1660 95232 187.166 55.3272 919.612 1664.83 2827.14 2827.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 0.000256 2048 130 5120 69696 5.82106 7.03283 736.098 210.706 959.733 959.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 900 0.000512 512 220 340 27648 1.52659 0.8192 6.48698 43.2006 52.1607 52.2698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1180 0.000128 512 390 240 107520 8.17002 3.39747 18.4114 103.231 133.395 133.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 660 0.000256 2048 210 1960 43008 13.2892 7.00826 227.793 208.544 456.766 456.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 0.001024 512 90 80 18816 0.365984 0.817152 19.0912 20.3175 20.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 310 3.2e-05 1024 82 340 98304 143.338 26.4295 74.182 824.16 1068.36 1068.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 410 0.000256 4096 110 2120 31488 20.5791 13.9264 253.725 417.678 706.016 706.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1870 0.000256 512 120 420 74880 1.4456 1.70189 12.5278 52.3214 68.0656 68.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1740 0.000128 2048 480 6440 133632 18.0879 14.3452 1591.16 419.147 2042.85 2042.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 390 6.4e-05 4096 110 1660 92160 186.445 54.9263 639.832 1650.82 2532.21 2532.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 0.000256 2048 130 5120 69120 5.79994 7.00806 521.146 208.865 742.892 742.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 900 0.000512 512 220 340 27648 1.53248 0.821248 4.80022 43.1133 50.3959 50.5055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1180 0.000128 512 390 240 104448 8.35875 3.39587 12.9956 103.397 128.328 128.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 660 0.000256 2048 210 1960 41472 13.3014 6.93418 158.096 206.83 385.291 385.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 0.001024 512 90 80 18624 0.364288 0.597856 17.793 18.7976 18.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 310 3.2e-05 1024 82 340 98304 143.471 26.4335 72.9982 825.061 1068.2 1068.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 410 0.000256 4096 110 2120 32400 20.7279 14.0019 382.284 419.449 836.571 836.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1870 0.000256 512 120 420 75400 1.46058 1.71027 18.1445 60.1764 81.5612 81.6353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1740 0.000128 2048 480 6440 133600 18.2136 14.3892 2315.98 419.102 2767.79 2767.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 390 6.4e-05 4096 110 1660 96000 187.517 55.5334 964.862 1666.87 2874.96 2875.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 0.000256 2048 130 5120 69800 5.86285 7.06803 770.955 209.75 993.705 993.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 900 0.000512 512 220 340 28000 1.52672 0.818464 6.90515 44.4855 53.8636 53.9708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1180 0.000128 512 390 240 105600 8.32163 3.40643 18.8675 103.311 134.093 134.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 660 0.000256 2048 210 1960 43200 13.3337 7.02259 239.47 208.779 468.735 468.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 0.001024 512 90 80 18800 0.364128 0.882688 18.0028 19.2935 19.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 310 3.2e-05 1024 82 340 89600 145.604 26.52 67.7975 824.817 1064.98 1065.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 410 0.000256 4096 110 2120 32000 20.6268 13.9596 265.015 417.484 717.19 717.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1870 0.000256 512 120 420 74800 1.45203 1.70598 12.8211 55.2847 71.3369 71.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1740 0.000128 2048 480 6440 133600 18.1785 14.3729 1627.45 419.018 2079.12 2079.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 390 6.4e-05 4096 110 1660 89600 188.212 55.0693 635.601 1648.91 2527.98 2528.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 0.000256 2048 130 5120 69200 5.82656 7.03488 537.597 208.885 759.416 759.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 900 0.000512 512 220 340 27200 1.55158 0.823168 4.76381 42.8799 50.1457 50.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1180 0.000128 512 390 240 102400 8.50416 3.40368 13.1457 103.306 128.542 128.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 660 0.000256 2048 210 1960 41600 13.3395 7.08403 162.597 206.647 389.8 389.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 0.001024 512 90 80 18600 0.36272 0.636064 17.6722 18.7139 18.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 310 3.2e-05 1024 82 340 76800 147.609 26.5062 56.1436 824.258 1054.76 1054.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 410 0.000256 4096 110 2120 32256 20.6041 13.9636 483.366 419.25 937.292 937.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1870 0.000256 512 120 420 75488 1.45203 1.7097 23.1178 58.7284 85.0797 85.1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1740 0.000128 2048 480 6440 133504 18.1084 14.3584 2934.18 418.883 3385.63 3385.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 390 6.4e-05 4096 110 1660 96768 187.827 55.6699 1237.07 1674.47 3155.23 3155.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 0.000256 2048 130 5120 69664 5.83094 7.03475 977.946 209.651 1200.54 1200.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 900 0.000512 512 220 340 27776 1.53347 0.822368 8.63773 43.2925 54.411 54.5175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1180 0.000128 512 390 240 107520 8.22614 3.4007 24.6452 103.664 140.118 140.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 660 0.000256 2048 210 1960 43008 13.4099 7.03898 303.081 209.676 533.335 533.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 0.001024 512 90 80 18704 0.361856 1.06144 16.9722 18.4406 18.4954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 310 3.2e-05 1024 82 340 100352 143.159 26.5423 111.893 827.695 1109.53 1109.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 410 0.000256 4096 110 2120 31360 20.4444 13.837 305.205 415.082 754.677 754.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1870 0.000256 512 120 420 74816 1.44477 1.7031 15.2883 58.2079 76.7137 76.7899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1740 0.000128 2048 480 6440 133504 18.0842 14.3526 1914.28 419.211 2366.03 2366.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 390 6.4e-05 4096 110 1660 93184 186.635 55.0499 781.228 1656 2679.1 2679.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 0.000256 2048 130 5120 68992 5.79942 6.99654 629.919 208.767 851.553 851.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 900 0.000512 512 220 340 26880 1.5121 0.799904 5.61421 42.3429 50.3941 50.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1180 0.000128 512 390 240 100352 8.29776 4.28589 15.3825 101.345 129.492 129.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 660 0.000256 2048 210 1960 41216 13.3659 6.94637 189.216 207.588 417.245 417.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 0.001024 512 90 80 18592 0.362496 0.718848 17.6937 18.8176 18.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 310 3.2e-05 1024 82 340 86016 141.97 26.3392 94.3662 808.579 1071.49 1071.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 410 0.000256 4096 110 2120 32160 20.6346 13.9674 462.98 418.26 915.953 916.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1870 0.000256 512 120 420 75360 1.46022 1.7079 22.2409 60.8806 86.3605 86.4347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1740 0.000128 2048 480 6440 133920 18.1692 14.3615 2821.71 419.153 3273.51 3273.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 390 6.4e-05 4096 110 1660 96000 187.99 55.6175 1179.31 1670.9 3094 3094.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 0.000256 2048 130 5120 69840 5.85494 7.05299 939.559 209.805 1162.35 1162.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 900 0.000512 512 220 340 27840 1.53066 0.818144 8.35424 44.2621 55.0929 55.1997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1180 0.000128 512 390 240 107520 8.20592 3.39651 23.7809 103.325 138.894 139.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 660 0.000256 2048 210 1960 43200 13.3478 7.07226 291.508 209.179 521.234 521.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 0.001024 512 90 80 18720 0.36144 1.07354 18.0388 19.5175 19.5736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 310 3.2e-05 1024 82 340 92160 144.525 26.497 96.5381 824.932 1092.73 1092.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 410 0.000256 4096 110 2120 31680 20.6473 13.9645 308.745 418.871 762.333 762.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1870 0.000256 512 120 420 74880 1.45389 1.70454 14.9883 59.8285 78.045 78.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1740 0.000128 2048 480 6440 133440 18.1123 14.3883 1903.5 418.142 2354.25 2354.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 390 6.4e-05 4096 110 1660 92160 186.47 54.999 766.647 1650.88 2659.18 2659.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 0.000256 2048 130 5120 69600 5.82739 7.03283 633.137 209.463 855.531 855.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 900 0.000512 512 220 340 26880 1.55942 0.821248 5.46448 44.0335 52.0038 52.1134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1180 0.000128 512 390 240 107520 8.19408 3.40371 16.1854 103.401 131.366 131.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 660 0.000256 2048 210 1960 42240 13.2153 6.94019 193.157 206.909 420.351 420.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 0.001024 512 90 80 18480 0.358496 0.740096 18.6442 19.7845 19.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 310 3.2e-05 1024 82 340 92160 144.251 26.4732 90.4416 824.927 1086.34 1086.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 410 0.000256 4096 110 2120 32256 20.5635 13.9527 448.462 418.689 901.777 901.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1870 0.000256 512 120 420 75264 1.44848 1.70598 21.6078 59.7321 84.5665 84.6395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1740 0.000128 2048 480 6440 133120 18.0946 14.3606 2724.01 418.283 3174.85 3174.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 390 6.4e-05 4096 110 1660 94208 188.995 55.5369 1126.37 1672.69 3043.78 3043.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 0.000256 2048 130 5120 69632 5.81734 7.01645 910.14 209.371 1132.42 1132.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 900 0.000512 512 220 340 28672 1.53366 0.833536 8.35082 44.5758 55.4194 55.5285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1180 0.000128 512 390 240 106496 8.43318 3.40851 22.8376 104.72 139.583 139.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 660 0.000256 2048 210 1960 43008 13.3705 7.14317 282.334 209.403 512.38 512.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 0.001024 512 90 80 18688 0.362464 1.0089 18.0259 19.4384 19.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 310 3.2e-05 1024 82 340 98304 145.206 26.8185 98.2412 839.406 1109.91 1110.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 410 0.000256 4096 110 2120 31744 20.6737 13.9541 300.061 419.342 754.138 754.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1870 0.000256 512 120 420 75264 1.45245 1.70794 14.5738 59.8436 77.6488 77.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1740 0.000128 2048 480 6440 133120 18.0923 14.3657 1831.56 418.568 2282.69 2282.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 390 6.4e-05 4096 110 1660 90112 190.831 55.5444 727.193 1672.51 2646.27 2646.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 0.000256 2048 130 5120 69632 5.82778 7.03078 611.581 209.696 834.208 834.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 900 0.000512 512 220 340 26624 1.48864 0.780288 5.30704 42.0027 49.709 49.8162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1180 0.000128 512 390 240 106496 8.43859 3.41402 15.419 104.79 132.242 132.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 660 0.000256 2048 210 1960 43008 13.4002 7.05331 189.414 209.717 419.715 419.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 0.001024 512 90 80 18432 0.360448 0.754784 17.8034 18.9602 19.0117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 310 3.2e-05 1024 82 340 98304 145.171 26.8306 91.2845 836.023 1099.55 1099.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 410 0.000256 4096 110 2120 31488 20.5935 13.9326 385.369 417.569 837.571 837.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1870 0.000256 512 120 420 74880 1.44941 1.70266 18.806 59.7344 81.7625 81.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1740 0.000128 2048 480 6440 133632 18.0939 14.3763 2409.63 419.034 2861.23 2861.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 390 6.4e-05 4096 110 1660 92160 186.387 54.9274 967.026 1650.4 2858.93 2859.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 0.000256 2048 130 5120 69120 5.81034 7.06355 792.723 208.807 1014.48 1014.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 900 0.000512 512 220 340 27648 1.53677 0.819456 7.20691 44.2561 53.9475 54.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1180 0.000128 512 390 240 104448 8.35888 3.39414 19.4388 103.361 134.739 134.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 660 0.000256 2048 210 1960 41472 13.3028 7.09795 237.229 206.769 464.525 464.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 0.001024 512 90 80 18624 0.3624 0.875968 17.6824 18.9624 19.0181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 310 3.2e-05 1024 82 340 98304 142.951 26.4331 56.1805 826.232 1052.04 1052.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 410 0.000256 4096 110 2120 30720 20.4802 13.832 261.925 414.168 710.519 710.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1870 0.000256 512 120 420 74496 1.45091 1.70598 13.2268 54.0528 70.5114 70.5919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1740 0.000128 2048 480 6440 132096 18.0836 14.3285 1662 417.184 2111.7 2111.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 390 6.4e-05 4096 110 1660 86016 189.74 54.9959 629.822 1649.78 2524.54 2524.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 0.000256 2048 130 5120 69120 5.82035 7.02858 553.124 209.178 775.225 775.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 900 0.000512 512 220 340 24576 1.54186 0.784384 4.44099 43.0851 49.981 50.0904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1180 0.000128 512 390 240 98304 8.16634 3.3471 13.2932 99.2967 124.291 124.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 660 0.000256 2048 210 1960 39936 13.4618 6.94086 160.806 207.137 388.478 388.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 0.001024 512 90 80 18432 0.361696 0.6144 18.7392 19.7602 19.8184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 310 3.2e-05 1024 82 340 49152 145.956 25.8144 20.8968 791.549 984.464 984.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 410 0.000256 4096 110 2120 32000 20.6191 13.9535 404.241 417.551 856.478 856.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1870 0.000256 512 120 420 74800 1.45034 1.70598 19.4955 56.5719 79.2967 79.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1740 0.000128 2048 480 6440 133600 18.1852 14.471 2491.71 419.085 2943.55 2943.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 390 6.4e-05 4096 110 1660 89600 188.198 55.0325 966.023 1649.1 2858.54 2858.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 0.000256 2048 130 5120 69200 5.81722 7.01702 818.436 208.8 1040.15 1040.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 900 0.000512 512 220 340 27200 1.56301 0.81984 7.11018 43.0939 52.7172 52.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1180 0.000128 512 390 240 102400 8.50509 3.39987 19.8468 103.311 135.245 135.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 660 0.000256 2048 210 1960 41600 13.351 6.94477 247.402 206.689 474.514 474.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 0.001024 512 90 80 18600 0.363136 0.942304 17.7719 19.122 19.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 310 3.2e-05 1024 82 340 76800 147.073 26.5011 45.483 824.484 1043.79 1043.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 410 0.000256 4096 110 2120 30400 20.5276 13.8489 272.346 414.577 721.41 721.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1870 0.000256 512 120 420 74400 1.45194 1.70669 13.8401 52.4651 69.5383 69.6135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1740 0.000128 2048 480 6440 132800 18.095 14.3494 1783.65 417.704 2233.92 2234.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 390 6.4e-05 4096 110 1660 89600 188.008 55.0371 689.176 1651.58 2583.99 2584.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 0.000256 2048 130 5120 68800 5.83261 7.03664 582.668 209.453 805.063 805.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 900 0.000512 512 220 340 25600 1.59517 0.823296 4.79254 43.0845 50.4235 50.5303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1180 0.000128 512 390 240 102400 8.48925 3.39958 14.4804 103.502 130.048 130.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 660 0.000256 2048 210 1960 41600 13.3283 6.94477 175.621 207.339 403.361 403.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 0.001024 512 90 80 18400 0.362368 0.669184 16.6317 17.7062 17.7599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 310 3.2e-05 1024 82 340 51200 152.211 26.4724 22.877 825.106 1026.91 1027.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 410 0.000256 4096 110 2136 32640 20.6309 13.9754 517.712 419.562 971.992 972.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1870 0.000256 512 120 408 75776 1.45283 1.70803 13.4451 59.7159 76.3963 76.4839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1740 0.000128 2048 480 6432 134144 18.133 14.3386 1838.44 419.402 2290.43 2290.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 390 6.4e-05 4096 110 1680 101376 185.295 55.5786 1466.34 1677.09 3384.5 3384.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1040 0.000256 2048 130 5112 69888 5.83366 7.0393 610.668 210.872 834.487 834.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 900 0.000512 512 220 336 29184 1.51222 0.833344 5.4656 44.2483 52.1856 52.2995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1180 0.000128 512 390 240 106496 8.42714 3.4103 27.4142 104.656 144.097 144.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 660 0.000256 2048 210 1968 44288 13.2676 7.0417 193.926 209.837 424.204 424.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1840 0.001024 512 90 72 18944 0.364992 1.10179 18.528 20.0375 20.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 310 3.2e-05 1024 82 336 94208 146.329 26.8114 88.4772 835.835 1097.7 1097.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 410 0.000256 4096 110 2136 32640 20.6957 13.9878 320.752 419.504 775.046 775.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1870 0.000256 512 120 408 75760 1.45706 1.71008 14.4058 59.4019 77.047 77.1197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1740 0.000128 2048 480 6432 134080 18.2134 14.3688 1943.07 419.321 2395.08 2395.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 390 6.4e-05 4096 110 1680 101120 186.055 55.7067 1411.04 1677.09 3330.07 3330.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 0.000256 2048 130 5112 69920 5.86752 7.05382 646.305 209.778 869.075 869.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 900 0.000512 512 220 336 28800 1.52426 0.82944 5.70467 44.7884 52.974 53.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1180 0.000128 512 390 240 107520 8.43824 3.41955 19.3225 104.979 136.338 136.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 660 0.000256 2048 210 1968 44160 13.3487 7.12499 204.359 209.893 434.853 434.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 0.001024 512 90 72 18920 0.363488 0.631648 17.2421 18.2805 18.3364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 310 3.2e-05 1024 82 336 97280 146.633 26.9435 87.45 839.809 1101.09 1101.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 410 0.000256 4096 110 2136 32448 20.6136 13.9697 317.188 418.855 770.732 770.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1870 0.000256 512 120 408 75744 1.45235 1.70774 14.4036 61.3046 78.9375 79.0136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1740 0.000128 2048 480 6432 134016 18.1252 14.3817 1915.4 419.143 2367.16 2367.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 390 6.4e-05 4096 110 1680 99840 185.97 55.6524 1439.33 1673.94 3355.08 3355.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 0.000256 2048 130 5112 69888 5.84061 7.04237 638.958 209.708 861.619 861.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 900 0.000512 512 220 336 28800 1.51754 0.827392 5.72794 45.1841 53.3838 53.4923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1180 0.000128 512 390 240 105984 8.40928 3.40538 17.7124 104.29 134.001 134.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 660 0.000256 2048 210 1968 44160 13.2701 7.07056 202.226 209.476 432.166 432.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 0.001024 512 90 72 18912 0.363904 0.64256 18.3555 19.4011 19.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 310 3.2e-05 1024 82 336 92160 146.509 26.7572 82.0431 832.944 1088.49 1088.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 410 0.000256 4096 110 2136 32256 20.5683 13.9555 202.096 419.166 655.898 655.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1870 0.000256 512 120 408 75648 1.44794 1.71418 9.36346 59.6581 72.2542 72.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1740 0.000128 2048 480 6432 133632 18.1101 14.3651 1234.27 418.837 1685.69 1685.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 390 6.4e-05 4096 110 1680 98304 185.342 55.3351 1326.68 1666.24 3233.8 3233.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 0.000256 2048 130 5112 69696 5.83066 7.03078 410.075 209.61 632.621 632.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 900 0.000512 512 220 336 28416 1.51213 0.816576 3.71395 43.2137 49.3818 49.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1180 0.000128 512 390 240 104448 8.33933 3.3993 15.262 103.31 130.491 130.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 660 0.000256 2048 210 1968 43776 13.1999 6.98848 129.71 208.606 358.635 358.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 0.001024 512 90 72 18816 0.362944 0.432128 17.9745 18.8122 18.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 310 3.2e-05 1024 82 336 86016 145.882 26.4315 76.6089 824.815 1073.98 1074.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 410 0.000256 4096 110 2136 32480 20.6588 13.9796 369.774 418.48 823.002 823.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1870 0.000256 512 120 408 75712 1.46122 1.70755 16.7218 59.0271 78.9908 79.0678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1740 0.000128 2048 480 6432 133952 18.2049 14.3645 2217.55 418.861 2669.08 2669.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 390 6.4e-05 4096 110 1680 100352 185.866 55.7055 982.263 1672.4 2896.43 2896.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 0.000256 2048 130 5112 69888 5.86032 7.04717 735.105 209.566 957.653 957.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 900 0.000512 512 220 336 29120 1.52458 0.832384 6.71754 44.706 53.9053 54.0143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1180 0.000128 512 390 240 105728 8.52256 3.41766 18.3057 104.714 135.139 135.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 660 0.000256 2048 210 1968 43904 13.3324 7.04227 231.986 209.296 461.785 461.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 0.001024 512 90 72 18872 0.362496 0.746848 18.0983 19.2474 19.3059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 310 3.2e-05 1024 82 336 93184 146.95 26.9251 95.8408 836.411 1106.37 1106.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 410 0.000256 4096 110 2136 32256 20.6109 13.966 231.256 419.293 685.238 685.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1870 0.000256 512 120 408 75488 1.45219 1.71005 10.689 58.7184 72.6414 72.7183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1740 0.000128 2048 480 6432 133504 18.1129 14.3644 1396.64 418.983 1848.21 1848.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 390 6.4e-05 4096 110 1680 100352 185.569 55.6615 1606.62 1674.68 3522.73 3522.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 0.000256 2048 130 5112 69664 5.83837 7.05162 465.876 209.679 688.519 688.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 900 0.000512 512 220 336 28672 1.51312 0.81952 4.27834 44.3723 51.1101 51.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1180 0.000128 512 390 240 103936 8.4368 3.4 17.8814 103.68 133.581 133.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 660 0.000256 2048 210 1968 43904 13.2904 7.04102 148.418 209.702 378.581 378.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 0.001024 512 90 72 18816 0.36288 0.503808 18.1967 19.1062 19.1634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 310 3.2e-05 1024 82 336 86016 146.18 26.5477 88.5441 827.798 1089.32 1089.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 410 0.000256 4096 110 2136 32256 20.5561 13.9402 354.963 418.308 807.879 807.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1870 0.000256 512 120 408 75648 1.45203 1.70717 16.2104 58.9946 78.4328 78.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1740 0.000128 2048 480 6432 134144 18.158 14.3459 2029.84 419.437 2481.89 2481.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 390 6.4e-05 4096 110 1680 100352 185.179 55.5414 953.262 1671.47 2865.65 2865.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 0.000256 2048 130 5112 69760 5.83373 7.02595 681.002 209.551 903.487 903.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 900 0.000512 512 220 336 29184 1.52314 0.831424 6.52656 43.6967 52.7058 52.8194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1180 0.000128 512 390 240 106496 8.4287 3.4129 17.7494 104.667 134.437 134.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 660 0.000256 2048 210 1968 44032 13.2336 7.01558 224.523 209.296 454.196 454.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 0.001024 512 90 72 18880 0.36336 0.706816 18.0695 19.1827 19.2406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 310 3.2e-05 1024 82 336 90112 146.965 26.8264 84.5875 835.769 1094.39 1094.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 410 0.000256 4096 110 2136 32256 20.5543 13.9516 235.865 418.694 689.176 689.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1870 0.000256 512 120 408 75520 1.45104 1.70822 10.9904 58.6506 72.8701 72.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1740 0.000128 2048 480 6432 133632 18.0859 14.4439 1297.48 418.278 1748.39 1748.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 390 6.4e-05 4096 110 1680 98304 186.256 55.5336 626.321 1672.5 2540.81 2540.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 0.000256 2048 130 5112 69632 5.81837 7.08083 436.578 209.375 658.924 659.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 900 0.000512 512 220 336 28672 1.53456 0.83328 4.38608 43.4841 50.3646 50.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1180 0.000128 512 390 240 106496 8.43213 3.4096 14.9864 104.724 131.738 131.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 660 0.000256 2048 210 1968 44032 13.2522 7.04493 148.949 209.4 378.777 378.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 0.001024 512 90 72 18816 0.360672 0.514624 18.0718 18.9922 19.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 310 3.2e-05 1024 82 336 81920 148.565 26.9496 76.6793 835.94 1088.39 1088.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 410 0.000256 4096 110 2136 32544 20.6845 13.9899 390.719 419.265 844.774 844.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1870 0.000256 512 120 408 75744 1.46038 1.71184 17.7821 59.0882 80.1146 80.1897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1740 0.000128 2048 480 6432 133920 18.1804 14.4261 2355.77 418.997 2807.48 2807.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 390 6.4e-05 4096 110 1680 99072 186.025 55.6237 1021.04 1669 2931.88 2932.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 0.000256 2048 130 5112 69840 5.85875 7.0513 782.879 209.66 1005.52 1005.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 900 0.000512 512 220 336 28800 1.5113 0.821632 7.04621 43.2518 52.7625 52.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1180 0.000128 512 390 240 103680 8.49034 3.40797 18.9078 103.765 134.76 134.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 660 0.000256 2048 210 1968 43776 13.2763 7.04298 246.602 208.912 475.963 476.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 0.001024 512 90 72 18864 0.364544 0.770048 18.0405 19.2173 19.2741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 310 3.2e-05 1024 82 336 82944 147.216 27.171 68.7516 828.327 1071.71 1071.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 410 0.000256 4096 110 2136 32256 20.562 13.9553 271.04 418.032 723.696 723.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1870 0.000256 512 120 408 75456 1.44816 1.7025 12.4723 59.7102 75.4045 75.4808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1740 0.000128 2048 480 6432 133632 18.125 14.3761 1645.45 419.115 2097.16 2097.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 390 6.4e-05 4096 110 1680 96768 185.136 55.1956 699.509 1656.73 2596.76 2596.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 0.000256 2048 130 5112 69408 5.80051 7.05437 544.686 209.045 766.658 766.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 900 0.000512 512 220 336 27648 1.51453 0.809024 4.91238 43.6815 51.0427 51.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1180 0.000128 512 390 240 101376 8.40384 3.38291 13.1363 102.223 127.331 127.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 660 0.000256 2048 210 1968 42624 13.2316 6.96934 167.968 207.524 395.82 395.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 0.001024 512 90 72 18720 0.361728 0.561216 17.7889 18.7558 18.8093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 310 3.2e-05 1024 82 336 73728 146.593 26.2545 66.2551 817.58 1056.93 1057.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 410 0.000256 4096 110 2136 32320 20.5605 13.9389 369.605 418.051 822.272 822.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1870 0.000256 512 120 408 75520 1.45206 1.70854 16.7879 58.9568 78.9778 79.0509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1740 0.000128 2048 480 6432 134080 18.1559 14.3998 2240.74 419.485 2692.89 2692.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 390 6.4e-05 4096 110 1680 99840 186.145 55.6737 976.219 1677.14 2895.38 2895.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 0.000256 2048 130 5112 69760 5.82845 7.03488 744.843 209.483 967.264 967.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 900 0.000512 512 220 336 28160 1.51715 0.820352 6.51667 43.3048 52.283 52.3934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1180 0.000128 512 390 240 107520 8.42896 3.41613 18.497 105.017 135.544 135.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 660 0.000256 2048 210 1968 43520 13.2198 6.98982 232.371 208.223 460.944 461.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 0.001024 512 90 72 18880 0.36304 0.749248 17.9753 19.131 19.1863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 310 3.2e-05 1024 82 336 92160 147.374 26.923 71.4205 838.538 1084.5 1084.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 410 0.000256 4096 110 2136 32000 20.4746 13.8772 260.675 416.354 711.492 711.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1870 0.000256 512 120 408 75200 1.44794 1.70416 12.0654 52.3724 67.6605 67.7396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1740 0.000128 2048 480 6432 133120 18.0589 14.3516 1588.76 417.57 2038.84 2038.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 390 6.4e-05 4096 110 1680 97280 187.848 55.5823 681.658 1675.87 2601.15 2601.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 0.000256 2048 130 5112 69440 5.80717 7.02195 527.43 209.062 749.394 749.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 900 0.000512 512 220 336 28160 1.52496 0.820032 4.77827 43.938 51.1898 51.2977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1180 0.000128 512 390 240 102400 8.46557 3.3984 12.9098 103.256 128.209 128.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 660 0.000256 2048 210 1968 42240 13.1664 6.93254 162.031 206.517 388.775 388.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 0.001024 512 90 72 18720 0.362144 0.580352 17.6762 18.662 18.7186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 310 3.2e-05 1024 82 336 81920 146.553 26.5412 68.0313 824.115 1065.49 1065.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 410 0.000256 4096 110 2136 32256 20.5606 13.9571 471.205 418.817 924.651 924.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1870 0.000256 512 120 408 75648 1.44998 1.70496 21.5911 58.726 83.5403 83.6168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1740 0.000128 2048 480 6432 133632 18.0823 14.3974 2846.02 418.487 3297.09 3297.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 390 6.4e-05 4096 110 1680 98304 185.231 55.337 1228.17 1665.3 3134.25 3134.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 0.000256 2048 130 5112 69696 5.81642 7.07494 947.471 209.432 1169.87 1169.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 900 0.000512 512 220 336 28416 1.51094 0.819872 8.46634 43.0936 54.022 54.1327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1180 0.000128 512 390 240 104448 8.34717 3.39773 23.1521 103.228 138.308 138.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 660 0.000256 2048 210 1968 43776 13.2 6.9903 299.178 208.434 527.935 528.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 0.001024 512 90 72 18816 0.36272 0.948704 17.951 19.305 19.3638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 310 3.2e-05 1024 82 336 86016 145.496 26.4361 90.4401 827.041 1089.66 1089.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 410 0.000256 4096 110 2136 31488 20.5885 13.9364 292.139 417.325 744.101 744.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1870 0.000256 512 120 408 75264 1.44579 1.70358 14.0869 58.4044 75.7123 75.7877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1740 0.000128 2048 480 6432 133632 18.0906 14.3584 1817.91 418.787 2269.25 2269.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 390 6.4e-05 4096 110 1680 92160 186.341 54.9404 740.691 1649.02 2631.18 2631.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 0.000256 2048 130 5112 69120 5.80198 7.00109 595.776 208.693 817.346 817.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 900 0.000512 512 220 336 27648 1.5319 0.820416 5.52176 43.8333 51.8383 51.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1180 0.000128 512 390 240 104448 8.35821 3.39936 15.084 103.308 130.333 130.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 660 0.000256 2048 210 1968 43008 13.1342 6.9265 187.147 206.655 413.992 414.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 0.001024 512 90 72 18624 0.360448 0.661376 17.6107 18.6741 18.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 310 3.2e-05 1024 82 336 73728 147.666 26.5156 77.0083 824.371 1075.81 1075.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 410 0.000256 4096 110 2136 32400 20.7139 13.9981 466.364 419.001 920.192 920.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1870 0.000256 512 120 408 75600 1.45818 1.71053 21.3796 58.8253 83.4457 83.5195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1740 0.000128 2048 480 6432 133600 18.2127 14.3671 2798.3 418.664 3249.65 3249.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 390 6.4e-05 4096 110 1680 99200 185.636 55.5332 1222.63 1665.07 3129.07 3129.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 0.000256 2048 130 5112 69800 5.86138 7.07584 934.987 209.53 1157.53 1157.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 900 0.000512 512 220 336 28000 1.53008 0.817184 8.36739 44.1872 55.0303 55.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1180 0.000128 512 390 240 102400 8.49744 3.40259 22.5933 104.328 139.005 139.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 660 0.000256 2048 210 1968 43200 13.3356 7.08403 290.449 208.481 519.484 519.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 0.001024 512 90 72 18800 0.36192 0.96256 17.9445 19.3127 19.3714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 310 3.2e-05 1024 82 336 76800 147.059 26.5196 80.0486 824.094 1077.97 1078.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 410 0.000256 4096 110 2136 32000 20.6278 13.9538 312.548 417.544 764.787 764.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1870 0.000256 512 120 408 75200 1.44954 1.70992 14.4027 58.4429 76.0755 76.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1740 0.000128 2048 480 6432 133600 18.1877 14.4097 1896.9 419.072 2348.68 2348.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 390 6.4e-05 4096 110 1680 96000 184.982 55.0442 803.053 1649.05 2692.32 2692.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 0.000256 2048 130 5112 69200 5.82637 7.02006 626.901 208.795 848.617 848.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 900 0.000512 512 220 336 27200 1.55155 0.82 5.4872 42.7837 50.7707 50.8805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1180 0.000128 512 390 240 102400 8.50531 3.40477 15.3249 103.452 130.871 131.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 660 0.000256 2048 210 1968 41600 13.3294 6.94726 189.685 206.675 416.77 416.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 0.001024 512 90 72 18600 0.360448 0.701632 16.5422 17.6464 17.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 310 3.2e-05 1024 82 336 76800 147.053 26.4991 79.2917 824.381 1077.47 1077.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 410 0.000256 4096 110 2136 32256 20.6136 13.963 455.446 419.207 909.338 909.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1870 0.000256 512 120 408 75488 1.44864 1.71008 20.8349 58.7737 82.8392 82.9144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1740 0.000128 2048 480 6432 133504 18.1142 14.3527 2746.07 418.826 3197.47 3197.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 390 6.4e-05 4096 110 1680 100352 185.441 55.6605 1213.58 1674.34 3129.22 3129.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 0.000256 2048 130 5112 69664 5.81296 7.03898 914.559 209.679 1137.17 1137.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 900 0.000512 512 220 336 28672 1.5105 0.819136 8.32189 44.3057 55.0803 55.1893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1180 0.000128 512 390 240 103936 8.43325 3.40166 22.4768 103.652 138.151 138.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 660 0.000256 2048 210 1968 43904 13.2946 7.03882 290.077 209.652 520.19 520.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 0.001024 512 90 72 18816 0.364544 0.942656 18.0556 19.4055 19.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 310 3.2e-05 1024 82 336 86016 146.051 26.5483 83.6424 827.628 1084.11 1084.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 410 0.000256 4096 110 2136 31360 20.4546 13.8365 292.966 414.69 742.06 742.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1870 0.000256 512 120 408 74816 1.4479 1.70397 13.7133 58.1592 75.0989 75.1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1740 0.000128 2048 480 6432 133504 18.0689 14.363 1813.25 418.822 2264.61 2264.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 390 6.4e-05 4096 110 1680 93184 186.655 55.0607 743.562 1654.43 2639.91 2640.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 0.000256 2048 130 5112 68992 5.79235 6.99747 597.55 208.571 818.988 819.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 900 0.000512 512 220 336 26880 1.51245 0.80032 5.24397 42.2425 49.9296 50.0403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1180 0.000128 512 390 240 100352 8.31072 3.36896 14.4993 101.25 127.617 127.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 660 0.000256 2048 210 1968 43008 13.1721 6.96944 187.654 207.403 415.334 415.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 0.001024 512 90 72 18592 0.362112 0.624896 17.6422 18.6719 18.7307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 310 3.2e-05 1024 82 336 57344 147.576 26.2226 52.0085 808.985 1035.04 1035.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 410 0.000256 4096 110 2136 32160 20.6213 13.9706 438.358 417.923 890.982 891.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1870 0.000256 512 120 408 75600 1.45667 1.71235 20.3552 59.788 83.3855 83.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1740 0.000128 2048 480 6432 133920 18.1525 14.3602 2668.05 418.811 3119.48 3119.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 390 6.4e-05 4096 110 1680 99840 185.631 55.6104 1166.52 1669.65 3077.6 3077.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 0.000256 2048 130 5112 69840 5.86138 7.09427 888.389 209.634 1111.05 1111.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 900 0.000512 512 220 336 27840 1.52822 0.820928 7.87514 44.21 54.563 54.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1180 0.000128 512 390 240 103680 8.4192 3.39968 21.8635 103.244 137.111 137.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 660 0.000256 2048 210 1968 43200 13.3734 7.11885 275.922 209.013 505.556 505.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 0.001024 512 90 72 18840 0.364544 0.8704 18.0697 19.3478 19.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 310 3.2e-05 1024 82 336 76800 147.193 26.4988 71.0577 827.029 1072.02 1072.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 410 0.000256 4096 110 2136 31680 20.6503 13.9594 279.373 418.904 733.001 733.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1870 0.000256 512 120 408 75360 1.45053 1.70813 13.1852 59.7898 76.2083 76.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1740 0.000128 2048 480 6432 133440 18.0957 14.3507 1714.98 418.182 2165.71 2165.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 390 6.4e-05 4096 110 1680 92160 186.428 55.0002 695.752 1651.08 2588.45 2588.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 0.000256 2048 130 5112 69600 5.82822 7.03395 570.772 209.481 793.192 793.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 900 0.000512 512 220 336 26880 1.55645 0.820992 5.15165 44 51.6568 51.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1180 0.000128 512 390 240 99840 8.62618 3.39728 13.915 103.407 129.524 129.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 660 0.000256 2048 210 1968 42240 13.2136 6.95891 174.451 206.927 401.682 401.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 0.001024 512 90 72 18720 0.361888 0.636608 17.7131 18.7527 18.8095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 310 3.2e-05 1024 82 336 61440 150.27 26.5359 53.002 825.003 1055.05 1055.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 410 0.000256 4096 110 2136 32256 20.5616 13.9489 420.729 418.299 873.648 873.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1870 0.000256 512 120 408 75520 1.44589 1.70672 19.3468 58.6088 81.18 81.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1740 0.000128 2048 480 6432 133632 18.0804 14.3776 2546.29 417.87 2996.73 2996.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 390 6.4e-05 4096 110 1680 98304 186.222 55.544 1098.93 1670.38 3011.28 3011.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 0.000256 2048 130 5112 69632 5.81578 7.03386 846.361 209.173 1068.46 1068.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 900 0.000512 512 220 336 28672 1.53456 0.837632 7.77088 43.4629 53.7317 53.8421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1180 0.000128 512 390 240 106496 8.43418 3.40787 21.5101 104.618 138.154 138.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 660 0.000256 2048 210 1968 44032 13.2625 7.09472 269.053 209.199 498.744 498.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 0.001024 512 90 72 18816 0.365408 0.876544 18.0611 19.3458 19.4007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 310 3.2e-05 1024 82 336 81920 148.284 26.8237 72.0033 835.249 1082.61 1082.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 410 0.000256 4096 110 2136 31744 20.6594 13.9546 277.326 418.977 731.04 731.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1870 0.000256 512 120 408 75264 1.4519 1.70803 13.2167 59.7859 76.2339 76.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1740 0.000128 2048 480 6432 133120 18.1062 14.4564 1706.18 418.214 2157.07 2157.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 390 6.4e-05 4096 110 1680 98304 186.367 55.55 740.504 1671.07 2653.69 2653.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 0.000256 2048 130 5112 69632 5.82451 7.05885 569.657 209.517 792.132 792.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 900 0.000512 512 220 336 26624 1.48554 0.782432 5.01978 41.9481 49.3669 49.4771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1180 0.000128 512 390 240 106496 8.44832 3.41616 14.7454 104.701 131.492 131.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 660 0.000256 2048 210 1968 43008 13.4104 7.04717 176.55 209.544 406.686 406.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 0.001024 512 90 72 18688 0.36272 0.667776 18.9747 20.0489 20.1049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 310 3.2e-05 1024 82 336 65536 151.666 26.8947 53.888 837.149 1069.85 1070.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 410 0.000256 4096 110 2125 32768 20.5709 13.9631 347.262 419.438 801.36 801.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1870 0.000256 512 120 425 75648 1.45043 1.70461 16.0728 59.2204 78.5208 78.5981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1740 0.000128 2048 480 6450 133888 18.1162 14.4876 2084.76 419.265 2536.74 2536.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 390 6.4e-05 4096 110 1675 101376 185.234 55.599 1654.24 1676.55 3571.82 3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1040 0.000256 2048 130 5125 69888 5.82086 7.08102 696.227 209.74 918.943 919.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 900 0.000512 512 220 350 28672 1.52592 0.829696 6.32416 45.149 53.9559 54.0692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1180 0.000128 512 390 250 110592 8.20083 3.40864 33.6651 104.62 150.079 150.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 660 0.000256 2048 210 1975 43776 13.3243 7.15776 217.655 209.766 448.035 448.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1840 0.001024 512 90 75 18912 0.36352 1.29434 18.3863 20.0852 20.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 310 3.2e-05 1024 82 350 81920 148.43 26.8186 86.2154 835.561 1097.27 1097.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 410 0.000256 4096 110 2125 32800 20.6867 13.9878 311.802 419.39 765.978 766.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1870 0.000256 512 120 425 75680 1.45837 1.712 14.2993 59.3961 76.9356 77.0125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1740 0.000128 2048 480 6450 133920 18.2231 14.4045 1873.17 419.037 2324.94 2325.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 390 6.4e-05 4096 110 1675 101120 186.169 55.7019 1348.36 1675.57 3265.99 3266.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 0.000256 2048 130 5125 69840 5.86138 7.05277 623.58 209.635 846.205 846.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 900 0.000512 512 220 350 28480 1.53491 0.82752 5.64816 43.9572 52.0968 52.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1180 0.000128 512 390 250 111360 8.21187 3.41811 20.0185 104.903 136.738 136.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 660 0.000256 2048 210 1975 43520 13.4353 7.0849 195.467 209.657 425.779 425.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 0.001024 512 90 75 18920 0.366592 0.635584 18.6017 19.6465 19.7032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 310 3.2e-05 1024 82 350 81920 149.428 26.9967 72.7973 837.805 1087.28 1087.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 410 0.000256 4096 110 2125 32320 20.5508 13.9489 197.459 417.971 650.038 650.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1870 0.000256 512 120 425 75520 1.45203 1.70758 9.42899 59.8013 72.4574 72.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1740 0.000128 2048 480 6450 133760 18.1549 14.3655 1211.3 419.394 1663.32 1663.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 390 6.4e-05 4096 110 1675 99840 186.446 55.6736 1348.1 1676.87 3267.27 3267.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1040 0.000256 2048 130 5125 69600 5.82861 7.05101 401.859 209.441 624.253 624.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 900 0.000512 512 220 350 28160 1.51894 0.817152 3.70387 44.3672 50.537 50.6453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1180 0.000128 512 390 250 110080 8.28378 3.41837 29.0128 105 145.898 146.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 660 0.000256 2048 210 1975 42880 13.2841 6.98067 124.136 208.181 352.709 352.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1840 0.001024 512 90 75 18880 0.362784 1.11338 18.0402 19.5569 19.6152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 310 3.2e-05 1024 82 350 81920 149.31 26.9838 73.3236 840.11 1089.97 1090.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 410 0.000256 4096 110 2125 32640 20.6038 13.9677 329.401 418.55 782.633 782.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1870 0.000256 512 120 425 75648 1.4503 1.70886 15.4645 59.0892 77.7858 77.8607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1740 0.000128 2048 480 6450 133824 18.1329 14.3483 1994.69 418.862 2446.14 2446.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 390 6.4e-05 4096 110 1675 101376 185.351 55.6692 1451.41 1672.79 3365.41 3365.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 0.000256 2048 130 5125 69792 5.8368 7.04307 664.596 209.559 887.109 887.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 900 0.000512 512 220 350 28416 1.52797 0.827232 6.07824 43.9041 52.4643 52.5715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1180 0.000128 512 390 250 110592 8.1367 3.41338 19.5394 104.219 135.494 135.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 660 0.000256 2048 210 1975 43392 13.3571 7.09069 207.273 209.399 437.252 437.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 0.001024 512 90 75 18912 0.365376 0.691552 17.2528 18.3513 18.4085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 310 3.2e-05 1024 82 350 79872 148.634 26.7563 73.8209 832.285 1081.74 1081.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 410 0.000256 4096 110 2125 32640 20.5496 13.962 211.099 418.814 664.54 664.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1870 0.000256 512 120 425 75456 1.45014 1.7089 10.0344 58.866 72.1313 72.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1740 0.000128 2048 480 6450 133632 18.0979 14.3811 1287.98 418.49 1739.05 1739.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 390 6.4e-05 4096 110 1675 98304 185.416 55.3364 1315.12 1664.75 3220.83 3220.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 0.000256 2048 130 5125 69696 5.82083 7.03757 428.268 209.437 650.638 650.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 900 0.000512 512 220 350 27648 1.52909 0.819104 3.92285 43.2298 49.6253 49.7357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1180 0.000128 512 390 250 107520 8.17162 3.39581 16.4646 103.223 131.438 131.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 660 0.000256 2048 210 1975 43008 13.2746 7.03277 132.472 208.426 361.337 361.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 0.001024 512 90 75 18816 0.364192 0.46048 17.9964 18.8631 18.9194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 310 3.2e-05 1024 82 350 73728 147.958 26.4281 67.0203 824.128 1065.79 1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 410 0.000256 4096 110 2125 32704 20.6408 13.9824 356.299 418.603 809.636 809.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1870 0.000256 512 120 425 75600 1.45978 1.71318 16.7067 60.0964 80.0447 80.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1740 0.000128 2048 480 6450 133952 18.1965 14.377 2148.3 419.299 2600.27 2600.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 390 6.4e-05 4096 110 1675 100352 185.91 55.721 940.88 1672.88 2855.58 2855.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 0.000256 2048 130 5125 69776 5.84861 7.05443 713.853 209.63 936.458 936.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 900 0.000512 512 220 350 28672 1.53811 0.833536 6.63622 43.5736 52.7085 52.8114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1180 0.000128 512 390 250 111104 8.21354 3.41987 19.1422 104.743 135.706 135.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 660 0.000256 2048 210 1975 43456 13.3816 7.04102 223.132 209.353 453.036 453.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 0.001024 512 90 75 18872 0.36272 0.732224 19.1192 20.2554 20.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 310 3.2e-05 1024 82 350 78848 149.657 26.9271 80.7772 836.431 1094.04 1094.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 410 0.000256 4096 110 2125 32704 20.5678 13.9612 224.965 422.922 682.519 682.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1870 0.000256 512 120 425 75488 1.45158 1.70771 10.7098 61.2081 75.1488 75.2212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1740 0.000128 2048 480 6450 133504 18.1228 14.3606 1348.62 422.576 1803.79 1803.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 390 6.4e-05 4096 110 1675 100352 185.533 55.6582 1538.57 1689.2 3469.14 3469.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 0.000256 2048 130 5125 69664 5.8368 7.03738 448.235 211.49 672.672 672.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 900 0.000512 512 220 350 27776 1.52806 0.825568 4.20822 45.6595 52.3487 52.4512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1180 0.000128 512 390 250 107520 8.2233 3.40582 18.4816 104.571 134.865 135.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 660 0.000256 2048 210 1975 43008 13.4249 7.04333 140.138 211.512 372.248 372.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 0.001024 512 90 75 18816 0.36528 0.502208 18.2159 19.1281 19.1868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 310 3.2e-05 1024 82 350 71680 148.859 26.5448 73.8547 834.841 1084.34 1084.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 410 0.000256 4096 110 2125 32512 20.5701 13.9428 368.014 418.353 820.992 821.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1870 0.000256 512 120 425 75520 1.45008 1.70598 17.3934 60.0325 80.6556 80.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1740 0.000128 2048 480 6450 133888 18.1292 14.3596 2139.42 419.486 2591.5 2591.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 390 6.4e-05 4096 110 1675 100352 185.145 55.5274 974.168 1671.67 2886.7 2886.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 0.000256 2048 130 5125 69760 5.82314 7.0305 720.465 209.552 942.945 943.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 900 0.000512 512 220 350 28672 1.53059 0.831072 6.89155 44.7735 54.1548 54.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1180 0.000128 512 390 250 110592 8.20746 3.41197 19.7482 104.678 136.236 136.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 660 0.000256 2048 210 1975 43520 13.282 7.01427 231.13 209.226 460.782 460.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 0.001024 512 90 75 18880 0.362496 0.77936 18.0879 19.2727 19.3309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 310 3.2e-05 1024 82 350 81920 148.651 26.8287 79.4528 835.855 1091.04 1091.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 410 0.000256 4096 110 2125 32256 20.544 13.9469 241.691 418.646 694.943 695.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1870 0.000256 512 120 425 75264 1.45098 1.70768 11.6418 59.6536 74.5274 74.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1740 0.000128 2048 480 6450 133120 18.1018 14.6875 1349.42 418.232 1800.55 1800.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 390 6.4e-05 4096 110 1675 98304 186.207 55.535 639.816 1671.8 2553.55 2553.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 0.000256 2048 130 5125 69632 5.82445 7.02035 456.927 209.351 679.197 679.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 900 0.000512 512 220 350 28672 1.53155 0.833536 4.71587 44.4508 51.6575 51.7673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1180 0.000128 512 390 250 110592 8.2057 3.41197 16.3092 104.708 132.823 132.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 660 0.000256 2048 210 1975 43008 13.3614 7.12787 151.103 209.379 381.107 381.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 0.001024 512 90 75 18816 0.362784 0.548224 17.9711 18.9251 18.9827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 310 3.2e-05 1024 82 350 81920 148.566 26.8233 79.1384 836.891 1091.66 1091.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 410 0.000256 4096 110 2125 32544 20.6888 13.9893 389.117 419.617 843.525 843.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1870 0.000256 512 120 425 75600 1.45942 1.71008 18.3904 60.1946 81.8238 81.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1740 0.000128 2048 480 6450 133920 18.1965 14.3608 2365.07 419.356 2817.1 2817.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 390 6.4e-05 4096 110 1675 99072 186.084 55.6155 1016.58 1671.05 2929.52 2929.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 0.000256 2048 130 5125 69840 5.86058 7.09632 785.426 209.886 1008.34 1008.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 900 0.000512 512 220 350 28224 1.52982 0.821248 7.20051 44.4049 54.0825 54.1909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1180 0.000128 512 390 250 108288 8.22202 3.41187 20.5266 103.819 136.161 136.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 660 0.000256 2048 210 1975 43200 13.342 7.0425 244.756 209.091 474.361 474.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 0.001024 512 90 75 18864 0.364256 0.80896 18.0783 19.2933 19.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 310 3.2e-05 1024 82 350 73728 148.924 26.6552 61.8906 832.517 1070.23 1070.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 410 0.000256 4096 110 2125 32256 20.57 13.9612 275.823 418.359 728.829 728.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1870 0.000256 512 120 425 75168 1.44883 1.70624 13.2128 52.4022 68.8432 68.9195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1740 0.000128 2048 480 6450 133632 18.1244 14.4049 1692.61 419.433 2144.68 2144.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 390 6.4e-05 4096 110 1675 96768 185.161 55.1913 714.241 1658.09 2612.87 2613.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 0.000256 2048 130 5125 69408 5.82038 7.09814 559.19 209.207 781.389 781.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 900 0.000512 512 220 350 27648 1.51686 0.80896 5.22829 43.7747 51.4527 51.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1180 0.000128 512 390 250 105984 8.14176 3.38294 14.5608 102.305 128.574 128.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 660 0.000256 2048 210 1975 42624 13.2411 6.9591 172.935 207.689 400.956 401.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 0.001024 512 90 75 18720 0.368608 0.595968 17.7997 18.8078 18.8635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 310 3.2e-05 1024 82 350 55296 150.356 26.2666 50.4398 816.558 1043.88 1044.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 410 0.000256 4096 110 2125 32320 20.5624 13.9447 376.102 417.663 828.38 828.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1870 0.000256 512 120 425 75520 1.45382 1.70979 17.9259 61.012 82.1725 82.2456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1740 0.000128 2048 480 6450 133760 18.1306 14.3663 2293.26 419.085 2744.95 2745.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 390 6.4e-05 4096 110 1675 99840 186.184 55.6831 995.314 1675.48 2912.85 2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 0.000256 2048 130 5125 69600 5.82467 7.03478 760.218 209.29 982.446 982.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 900 0.000512 512 220 350 28160 1.516 0.818144 6.94973 44.3084 53.7231 53.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1180 0.000128 512 390 250 110080 8.27725 3.41597 20.3141 104.92 137.113 137.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 660 0.000256 2048 210 1975 42880 13.2767 6.98093 236.358 208.127 464.87 464.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 0.001024 512 90 75 18880 0.366592 0.796736 19.018 20.2252 20.2795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 310 3.2e-05 1024 82 350 81920 149.499 26.9185 64.5466 837.729 1078.94 1079.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 410 0.000256 4096 110 2125 32000 20.482 13.8804 261.657 416.718 712.846 712.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1870 0.000256 512 120 425 75200 1.4479 1.70186 12.6212 56.4093 72.2505 72.3234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1740 0.000128 2048 480 6450 133120 18.0569 14.4097 1600.86 417.928 2051.36 2051.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 390 6.4e-05 4096 110 1675 97280 187.814 55.5744 681.614 1677.64 2602.83 2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 0.000256 2048 130 5125 69440 5.80035 7.02787 531.346 209.248 753.491 753.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 900 0.000512 512 220 350 28160 1.5208 0.821248 5.0032 44.0288 51.5014 51.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1180 0.000128 512 390 250 107520 8.1768 3.3977 14.0359 103.344 129.136 129.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 660 0.000256 2048 210 1975 42240 13.1707 6.9967 163.546 206.689 390.53 390.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 0.001024 512 90 75 18720 0.361184 0.606208 17.7048 18.7152 18.7699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 310 3.2e-05 1024 82 350 61440 150.539 26.4386 51.7132 824.814 1053.75 1053.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 410 0.000256 4096 110 2125 32640 20.534 13.951 462.124 419.214 915.935 916.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1870 0.000256 512 120 425 75456 1.44794 1.70765 21.9313 59.8298 84.9893 85.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1740 0.000128 2048 480 6450 133632 18.0877 14.336 2774.13 418.88 3225.54 3225.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 390 6.4e-05 4096 110 1675 98304 185.284 55.4574 1191.21 1667.52 3099.66 3099.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 0.000256 2048 130 5125 69696 5.82042 7.03997 922.677 209.639 1145.25 1145.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 900 0.000512 512 220 350 27648 1.5265 0.819232 8.4624 44.2501 55.1871 55.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1180 0.000128 512 390 250 107520 8.17587 3.39763 24.3968 103.325 139.485 139.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 660 0.000256 2048 210 1975 43008 13.2661 7.04314 287.161 208.632 516.236 516.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 0.001024 512 90 75 18816 0.364544 0.96944 17.9896 19.3674 19.4249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 310 3.2e-05 1024 82 350 73728 147.511 26.4289 78.3806 827.812 1080.38 1080.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 410 0.000256 4096 110 2125 32256 20.5427 13.9342 305.415 417.617 757.617 757.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1870 0.000256 512 120 425 74880 1.44778 1.70282 14.6365 58.4625 76.3218 76.3974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1740 0.000128 2048 480 6450 133632 18.1002 14.3332 1863.06 419.092 2314.69 2314.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 390 6.4e-05 4096 110 1675 92160 186.386 54.9309 751.825 1650.17 2643.5 2643.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 0.000256 2048 130 5125 69120 5.80198 7.00826 610.482 209.146 832.511 832.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 900 0.000512 512 220 350 27648 1.532 0.8192 5.76819 42.8742 51.1212 51.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1180 0.000128 512 390 250 104448 8.36605 3.39946 15.7901 103.374 131.115 131.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 660 0.000256 2048 210 1975 41472 13.2918 6.93248 185.414 206.795 412.558 412.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 0.001024 512 90 75 18624 0.360768 0.692224 16.5787 17.676 17.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 310 3.2e-05 1024 82 350 73728 147.648 26.4581 77.6886 824.947 1076.99 1077.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 410 0.000256 4096 110 2125 32400 20.7225 13.9989 460.48 419.099 914.409 914.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1870 0.000256 512 120 425 75600 1.46202 1.7136 22.0476 59.9001 85.198 85.2705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1740 0.000128 2048 480 6450 133600 18.206 14.3797 2777.73 418.763 3229.18 3229.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 390 6.4e-05 4096 110 1675 99200 185.631 55.5325 1208.5 1665.48 3115.33 3115.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 0.000256 2048 130 5125 69800 5.86752 7.04893 927.866 209.577 1150.43 1150.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 900 0.000512 512 220 350 28000 1.52534 0.819936 8.63229 44.2679 55.3762 55.4832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1180 0.000128 512 390 250 108800 8.1175 3.404 24.6418 104.779 141.123 141.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 660 0.000256 2048 210 1975 43200 13.3329 7.02259 289.04 208.535 518.059 518.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 0.001024 512 90 75 18800 0.36208 0.999552 17.9699 19.377 19.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 310 3.2e-05 1024 82 350 64000 149.951 26.5105 67.5008 824.317 1068.52 1068.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 410 0.000256 4096 110 2125 32000 20.6178 13.9587 307.221 417.488 759.396 759.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1870 0.000256 512 120 425 75200 1.45216 1.70848 14.6839 59.4851 77.403 77.4799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1740 0.000128 2048 480 6450 133600 18.183 14.3737 1866.18 419.024 2317.88 2317.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 390 6.4e-05 4096 110 1675 96000 184.974 55.042 787.541 1649.35 2677.1 2677.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 0.000256 2048 130 5125 69200 5.82883 7.01802 615.978 208.774 837.673 837.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 900 0.000512 512 220 350 27200 1.54922 0.820864 5.63514 42.8597 50.9923 51.1038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1180 0.000128 512 390 250 108800 8.12592 3.4071 16.5803 103.293 131.589 131.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 660 0.000256 2048 210 1975 41600 13.3246 6.94771 186.84 206.646 413.889 413.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 0.001024 512 90 75 18600 0.359424 0.726976 17.6127 18.7427 18.8004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 310 3.2e-05 1024 82 350 51200 152.423 26.5069 53.4942 824.55 1057.21 1057.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 410 0.000256 4096 110 2125 32704 20.5655 13.9694 450.434 419.249 904.326 904.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1870 0.000256 512 120 425 75488 1.45414 1.70957 21.3107 59.8334 84.3805 84.4536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1740 0.000128 2048 480 6450 133504 18.1023 14.3743 2696.33 418.875 3147.78 3147.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 390 6.4e-05 4096 110 1675 100352 185.482 55.6647 1180.86 1674.45 3096.65 3096.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 0.000256 2048 130 5125 69664 5.82931 7.03635 897.184 209.644 1119.77 1119.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 900 0.000512 512 220 350 27776 1.53283 0.823008 8.32982 43.3279 54.1391 54.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1180 0.000128 512 390 250 107520 8.22506 3.40486 23.7724 103.664 139.25 139.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 660 0.000256 2048 210 1975 43008 13.4076 7.15789 279.242 209.666 509.604 509.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 0.001024 512 90 75 18816 0.36384 0.964128 19.1242 20.4908 20.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 310 3.2e-05 1024 82 350 71680 148.68 26.546 70.3469 827.75 1073.57 1073.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 410 0.000256 4096 110 2125 31360 20.444 13.834 283.817 415.105 733.312 733.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1870 0.000256 512 120 425 74816 1.44387 1.70394 13.8552 59.2732 76.3457 76.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1740 0.000128 2048 480 6450 133504 18.0814 14.5315 1767.7 419.242 2219.67 2219.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 390 6.4e-05 4096 110 1675 93184 186.628 55.0551 720.827 1656.11 2618.8 2618.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 0.000256 2048 130 5125 68992 5.79942 6.99642 582.579 208.778 804.224 804.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 900 0.000512 512 220 350 26880 1.50922 0.79872 5.30832 42.4046 50.1476 50.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1180 0.000128 512 390 250 100352 8.3001 3.36579 14.6403 101.351 127.844 127.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 660 0.000256 2048 210 1975 41216 13.3544 6.95741 175.438 207.6 403.481 403.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 0.001024 512 90 75 18592 0.360448 0.63472 17.6727 18.7088 18.7658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 310 3.2e-05 1024 82 350 57344 147.653 26.2124 51.9787 808.63 1034.71 1034.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 410 0.000256 4096 110 2125 32160 20.6276 13.9653 427.752 418.316 880.775 880.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1870 0.000256 512 120 425 75600 1.45642 1.71213 20.7068 58.7916 82.7388 82.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1740 0.000128 2048 480 6450 133440 18.1502 14.423 2608.87 419.206 3060.76 3060.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 390 6.4e-05 4096 110 1675 99840 185.606 55.6323 1136.67 1671.13 3049.23 3049.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 0.000256 2048 130 5125 69600 5.85446 7.05773 867.377 209.824 1090.19 1090.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 900 0.000512 512 220 350 27840 1.53062 0.820832 8.03328 44.3046 54.8189 54.9315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1180 0.000128 512 390 250 107520 8.20208 3.40144 22.8904 103.336 138.01 138.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 660 0.000256 2048 210 1975 43200 13.3525 7.03283 271.283 209.207 501.009 501.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 0.001024 512 90 75 18840 0.366304 0.879776 19.1477 20.4373 20.4937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 310 3.2e-05 1024 82 350 61440 150.429 26.4969 57.1628 827.4 1061.74 1061.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 410 0.000256 4096 110 2125 31680 20.6382 13.9683 276.939 418.912 730.571 730.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1870 0.000256 512 120 425 75360 1.45411 1.70758 13.8301 58.72 75.7817 75.8566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1740 0.000128 2048 480 6450 132480 18.1142 14.3666 1716.54 418.187 2167.31 2167.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 390 6.4e-05 4096 110 1675 92160 186.464 54.9891 695.682 1650.43 2587.76 2587.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 0.000256 2048 130 5125 69120 5.8289 7.02899 570.02 209.482 792.433 792.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 900 0.000512 512 220 350 26880 1.55498 0.822816 5.35373 43.0239 50.8795 50.9875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1180 0.000128 512 390 250 107520 8.19107 3.40342 15.434 103.406 130.619 130.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 660 0.000256 2048 210 1975 42240 13.2288 6.948 175.287 206.932 402.523 402.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 0.001024 512 90 75 18720 0.362816 0.668224 17.7316 18.8058 18.8601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 310 3.2e-05 1024 82 350 61440 150.337 26.4724 53.5051 825.002 1055.56 1055.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 410 0.000256 4096 110 2125 32256 20.5584 13.9387 411.467 418.302 864.374 864.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1870 0.000256 512 120 425 75264 1.44918 1.70445 19.6799 59.6842 82.5863 82.6587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1740 0.000128 2048 480 6450 133120 18.0964 14.3647 2481.48 417.881 2931.93 2932.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 390 6.4e-05 4096 110 1675 98304 186.241 55.5412 1069.61 1670.93 2982.52 2982.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 0.000256 2048 130 5125 69632 5.81226 7.02595 827.888 209.178 1049.98 1050.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 900 0.000512 512 220 350 28672 1.5327 0.835584 7.94221 43.5045 53.9423 54.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1180 0.000128 512 390 250 110592 8.21344 3.40992 22.5418 104.628 138.98 139.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 660 0.000256 2048 210 1975 43008 13.3649 7.02442 257.559 209.202 487.284 487.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 0.001024 512 90 75 18816 0.364544 0.90112 19.1487 20.4569 20.5083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 310 3.2e-05 1024 82 350 81920 148.403 26.8229 73.0802 835.134 1083.68 1083.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 410 0.000256 4096 110 2125 31744 20.67 13.9535 284.222 419.303 738.258 738.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1870 0.000256 512 120 425 75264 1.45098 1.7064 14.0246 59.8204 77.0746 77.1519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1740 0.000128 2048 480 6450 133120 18.1016 14.3516 1758.09 418.53 2209.18 2209.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 390 6.4e-05 4096 110 1675 98304 186.407 55.5509 761.823 1672.35 2676.32 2676.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 0.000256 2048 130 5125 69632 5.82874 7.03955 586.839 210.287 810.069 810.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 900 0.000512 512 220 350 26624 1.48538 0.778432 5.28166 42.0411 49.7109 49.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1180 0.000128 512 390 250 106496 8.43514 3.41197 15.6453 104.783 132.458 132.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 660 0.000256 2048 210 1975 43008 13.4072 7.03549 181.463 209.702 411.734 411.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 0.001024 512 90 75 18688 0.3624 0.70656 16.9001 18.0107 18.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 310 3.2e-05 1024 82 350 65536 151.644 26.8206 54.6978 835.957 1069.36 1069.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 410 0.000256 4096 110 2144 32768 20.5991 13.9636 306.087 419.453 760.21 760.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1870 0.000256 512 120 416 75584 1.45203 1.70621 13.9641 59.438 76.633 76.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1740 0.000128 2048 480 6432 134016 18.1252 14.3994 1822.72 419.289 2274.64 2274.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 390 6.4e-05 4096 110 1664 96256 188.719 55.5931 1321.56 1677.07 3243.14 3243.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1040 0.000256 2048 130 5120 69952 5.83987 7.09603 606.302 209.76 829.071 829.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 900 0.000512 512 220 352 27392 1.55386 0.831488 5.44272 43.9394 51.8934 52.0069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1180 0.000128 512 390 256 108544 8.3072 3.86157 27.4132 104.634 144.399 144.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 660 0.000256 2048 210 1984 43776 13.317 7.06192 193.534 209.784 423.828 423.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1840 0.001024 512 90 64 19008 0.366592 0.93184 18.4526 19.7931 19.8491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 310 3.2e-05 1024 82 352 98304 145.58 26.8161 91.7857 837.051 1101.47 1101.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 410 0.000256 4096 110 2144 32512 20.6076 13.9347 469.848 417.94 922.444 922.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1870 0.000256 512 120 416 75392 1.45037 1.70611 9.11002 59.8983 72.2385 72.3231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1740 0.000128 2048 480 6432 133888 18.1595 14.3459 1175.1 419.011 1626.72 1626.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 390 6.4e-05 4096 110 1664 94208 189.585 55.5323 1298.71 1669.77 3213.8 3213.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1040 0.000256 2048 130 5120 69760 5.82512 7.0697 391.198 209.314 613.477 613.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 900 0.000512 512 220 352 27136 1.56541 0.831488 3.6905 43.6802 49.895 50.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1180 0.000128 512 390 256 108544 8.33616 3.40589 27.637 104.56 144.126 144.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 660 0.000256 2048 210 1984 43520 13.3017 7.01475 123.375 208.99 352.811 352.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1840 0.001024 512 90 64 18944 0.36464 0.926464 18.2254 19.5596 19.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 310 3.2e-05 1024 82 352 98304 145.758 26.8206 90.6229 834.928 1098.37 1098.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 410 0.000256 4096 110 2144 32800 20.6859 13.9932 310.998 419.506 765.292 765.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1870 0.000256 512 120 416 75600 1.45984 1.70931 14.4013 60.2935 77.9361 78.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1740 0.000128 2048 480 6432 133920 18.2181 14.3667 1862.96 419.321 2314.96 2315.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 390 6.4e-05 4096 110 1664 96000 189.569 55.706 1293.46 1677.07 3216 3216.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 0.000256 2048 130 5120 69920 5.86595 7.05526 620.747 209.779 843.523 843.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 900 0.000512 512 220 352 27200 1.56051 0.825632 5.54336 43.7337 51.788 51.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1180 0.000128 512 390 256 108800 8.35661 3.41744 19.6313 104.975 136.563 136.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 660 0.000256 2048 210 1984 43840 13.3753 7.07379 196.342 209.798 426.719 426.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 0.001024 512 90 64 19000 0.36576 0.54704 17.25 18.2059 18.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 310 3.2e-05 1024 82 352 97280 146.56 27.0111 90.569 840.14 1104.52 1104.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 410 0.000256 4096 110 2144 32320 20.5374 13.9416 196.627 418.087 649.302 649.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1870 0.000256 512 120 416 75360 1.45235 1.7063 9.32176 58.5088 71.0585 71.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1740 0.000128 2048 480 6432 133760 18.1532 14.3503 1201.4 419.518 1653.53 1653.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 390 6.4e-05 4096 110 1664 94720 189.835 55.6807 1286.37 1677.24 3209.31 3209.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 0.000256 2048 130 5120 69760 5.82656 7.03309 398.948 209.504 621.385 621.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 900 0.000512 512 220 352 26880 1.54874 0.818848 3.72685 43.5519 49.7711 49.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1180 0.000128 512 390 256 107520 8.44682 3.41798 28.8069 105.028 145.884 146.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 660 0.000256 2048 210 1984 42880 13.2808 6.97926 124.743 208.24 353.371 353.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 0.001024 512 90 64 18960 0.364736 0.372736 18.1142 18.8937 18.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 310 3.2e-05 1024 82 352 92160 147.217 26.9153 85.4617 838.793 1098.63 1098.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 410 0.000256 4096 110 2144 32640 20.5863 13.9571 335.895 418.904 789.45 789.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1870 0.000256 512 120 416 75552 1.45613 1.70906 15.7823 61.2138 80.2321 80.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1740 0.000128 2048 480 6432 133824 18.1243 14.3503 2016.23 419.212 2468.02 2468.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 390 6.4e-05 4096 110 1664 95232 188.843 55.6544 844.346 1674.48 2763.52 2763.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 0.000256 2048 130 5120 69888 5.8391 7.03779 671.108 209.746 893.805 893.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 900 0.000512 512 220 352 27264 1.5569 0.824896 6.0832 44.663 53.2548 53.3627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1180 0.000128 512 390 256 107520 8.3143 3.40582 19.8377 104.343 136.085 136.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 660 0.000256 2048 210 1984 43776 13.3047 7.14589 214.039 209.504 444.127 444.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 0.001024 512 90 64 18960 0.364544 0.608256 19.2287 20.2432 20.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 310 3.2e-05 1024 82 352 92160 146.273 26.7571 88.4628 832.988 1094.73 1094.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 410 0.000256 4096 110 2144 32640 20.5257 13.9592 215.655 419.211 669.459 669.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1870 0.000256 512 120 416 75456 1.44602 1.70848 10.3366 59.6767 73.2411 73.3125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1740 0.000128 2048 480 6432 133632 18.0858 14.3425 1291.84 418.876 1743.25 1743.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 390 6.4e-05 4096 110 1664 92160 188.851 55.3538 1313.64 1666.4 3224.44 3224.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 0.000256 2048 130 5120 69696 5.81939 7.0615 429.149 209.633 651.735 651.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 900 0.000512 512 220 352 26880 1.5457 0.81776 4.02854 43.1966 49.7172 49.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1180 0.000128 512 390 256 104448 8.33091 3.39597 16.7053 103.324 131.943 132.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 660 0.000256 2048 210 1984 43008 13.2805 6.98778 134.541 208.625 363.563 363.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 0.001024 512 90 64 18912 0.36272 0.394848 17.9958 18.7955 18.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 310 3.2e-05 1024 82 352 86016 145.863 26.43 83.3268 824.891 1080.76 1080.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 410 0.000256 4096 110 2144 32704 20.6477 13.9817 332.69 418.606 786.041 786.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1870 0.000256 512 120 416 75600 1.46093 1.71408 15.4454 59.0618 77.7521 77.8273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1740 0.000128 2048 480 6432 133952 18.2135 14.3652 1986.56 418.979 2438.22 2438.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 390 6.4e-05 4096 110 1664 94976 189.451 55.7128 824.91 1673.35 2743.62 2743.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 0.000256 2048 130 5120 69888 5.87082 7.0543 660.956 209.627 883.585 883.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 900 0.000512 512 220 352 27328 1.56736 0.83392 5.9696 43.7324 52.2345 52.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1180 0.000128 512 390 256 107520 8.40582 3.41805 17.3334 104.745 134.084 134.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 660 0.000256 2048 210 1984 43456 13.3732 7.04307 207.668 209.359 437.575 437.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 0.001024 512 90 64 18984 0.362752 0.576224 19.169 20.1511 20.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 310 3.2e-05 1024 82 352 93184 147.252 26.9237 85.0494 836.445 1095.92 1096.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 410 0.000256 4096 110 2144 32704 20.5611 13.9711 214.168 419.251 668.063 668.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1870 0.000256 512 120 416 75488 1.45267 1.70694 9.92877 58.9069 72.0669 72.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1740 0.000128 2048 480 6432 133504 18.1181 14.4427 1268.7 418.883 1720.25 1720.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 390 6.4e-05 4096 110 1664 93184 189.837 55.6564 528.403 1674.44 2448.54 2448.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 0.000256 2048 130 5120 69664 5.82861 7.03328 422.057 209.647 644.642 644.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 900 0.000512 512 220 352 26880 1.55434 0.82144 3.92765 43.1782 49.6063 49.7189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1180 0.000128 512 390 256 103936 8.4353 3.40368 13.6328 103.663 129.319 129.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 660 0.000256 2048 210 1984 43008 13.41 7.0359 132.319 209.673 362.574 362.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 0.001024 512 90 64 18928 0.361472 0.39664 18.0753 18.8748 18.9321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 310 3.2e-05 1024 82 352 86016 146.5 26.542 77.9852 827.626 1078.89 1079.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 410 0.000256 4096 110 2144 32256 20.6846 13.9919 173.552 419.094 627.432 627.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1870 0.000256 512 120 416 75264 1.46109 1.71008 8.2248 58.509 69.9808 70.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1740 0.000128 2048 480 6432 133728 18.1637 14.4732 1037.7 418.568 1489.01 1489.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 390 6.4e-05 4096 110 1664 91392 191.081 55.7281 1157.31 1673.11 3077.43 3077.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 0.000256 2048 130 5120 69552 5.85517 7.05376 345.859 209.575 568.417 568.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 900 0.000512 512 220 352 25536 1.54624 0.801088 3.15366 42.7034 48.3319 48.4377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1180 0.000128 512 390 256 107520 8.42042 3.41606 14.9398 104.797 131.755 131.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 660 0.000256 2048 210 1984 43008 13.4627 7.0935 109.02 209.609 339.316 339.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 0.001024 512 90 64 18816 0.362496 0.384672 17.0292 17.82 17.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 310 3.2e-05 1024 82 352 86016 148.297 27.0565 78.5691 836.646 1090.82 1091.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 410 0.000256 4096 110 2144 32512 20.5504 13.9327 334.964 417.969 787.53 787.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1870 0.000256 512 120 416 75392 1.44998 1.70634 15.7801 60.0053 79.0141 79.0852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1740 0.000128 2048 480 6432 133888 18.147 14.3504 1924.32 419.088 2376.01 2376.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 390 6.4e-05 4096 110 1664 94208 188.979 55.5356 834.243 1672.24 2751.19 2751.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 0.000256 2048 130 5120 69760 5.82858 7.09027 643.526 209.354 865.873 865.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 900 0.000512 512 220 352 27136 1.56371 0.831488 6.07757 31.2964 39.8974 40.0039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1180 0.000128 512 390 256 108544 8.31632 3.41152 17.8197 104.581 134.307 134.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 660 0.000256 2048 210 1984 43520 13.2856 7.01216 209.52 209.036 438.986 439.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 0.001024 512 90 64 18944 0.360896 0.610304 18.0592 19.0757 19.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 310 3.2e-05 1024 82 352 98304 145.797 26.8198 82.8841 836.571 1092.32 1092.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 410 0.000256 4096 110 2144 32256 20.5713 13.9411 224.932 418.255 677.811 677.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1870 0.000256 512 120 416 75264 1.45101 1.70394 10.8785 59.597 73.7007 73.7772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1740 0.000128 2048 480 6432 133120 18.1063 14.3237 1224.15 417.9 1674.58 1674.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 390 6.4e-05 4096 110 1664 94208 189.045 55.529 571.69 1670.32 2486.76 2486.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 0.000256 2048 130 5120 69632 5.8271 7.01837 414.992 209.157 637.069 637.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 900 0.000512 512 220 352 26624 1.58621 0.8344 4.20067 43.5839 50.3332 50.4402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1180 0.000128 512 390 256 106496 8.43478 3.40918 12.1654 104.608 128.8 128.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 660 0.000256 2048 210 1984 43008 13.3577 7.10042 140.346 209.18 370.109 370.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 0.001024 512 90 64 18816 0.364224 0.468864 18.0182 18.8934 18.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 310 3.2e-05 1024 82 352 98304 145.876 26.8268 82.3608 835.075 1090.38 1090.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 410 0.000256 4096 110 2144 32256 20.5384 13.9264 187.287 417.666 639.528 639.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1870 0.000256 512 120 416 74880 1.44915 1.71158 8.95414 59.2485 71.4385 71.5141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1740 0.000128 2048 480 6432 133632 18.1052 14.3948 1025.88 419.128 1477.62 1477.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 390 6.4e-05 4096 110 1664 86016 189.722 54.9402 1028.22 1650.69 2923.77 2923.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 0.000256 2048 130 5120 69120 5.79994 7.01283 344.28 208.858 566.026 566.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 900 0.000512 512 220 352 26112 1.57392 0.821408 3.42358 43.1124 49.0606 49.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1180 0.000128 512 390 256 104448 8.35149 3.39763 12.2602 103.386 127.58 127.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 660 0.000256 2048 210 1984 41472 13.2899 6.97219 112.52 206.819 339.733 339.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 0.001024 512 90 64 18816 0.362912 0.368896 18.8165 19.5908 19.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 310 3.2e-05 1024 82 352 73728 148.226 26.442 61.284 825.025 1061.23 1061.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 410 0.000256 4096 110 2144 32544 20.6655 13.9945 476.735 419.093 930.6 930.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1870 0.000256 512 120 416 75456 1.46016 1.71206 22.2447 58.7824 84.2712 84.3456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1740 0.000128 2048 480 6432 133920 18.1778 14.3568 2862.45 418.833 3313.93 3314.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 390 6.4e-05 4096 110 1664 94464 188.978 55.6178 1175.05 1668.48 3088.32 3088.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 0.000256 2048 130 5120 69840 5.85341 7.0631 951.123 209.578 1173.69 1173.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 900 0.000512 512 220 352 27072 1.5585 0.825472 8.6128 44.3321 55.4523 55.5618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1180 0.000128 512 390 256 105984 8.35341 3.41008 24.755 103.696 140.403 140.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 660 0.000256 2048 210 1984 43200 13.3443 7.02192 297.934 208.828 527.256 527.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 0.001024 512 90 64 18936 0.363936 0.843648 18.0572 19.3044 19.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 310 3.2e-05 1024 82 352 92160 145.223 26.6073 107.593 828.107 1107.77 1107.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 410 0.000256 4096 110 2144 32256 20.5661 13.9592 296.814 418.049 749.492 749.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1870 0.000256 512 120 416 75168 1.44589 1.70682 14.4461 59.6413 77.3125 77.3852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1740 0.000128 2048 480 6432 133632 18.131 14.3537 1807.44 419.125 2259.15 2259.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 390 6.4e-05 4096 110 1664 92160 187.903 55.2069 730.191 1656.78 2630.27 2630.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 0.000256 2048 130 5120 69408 5.81837 7.04477 595.247 209.053 817.234 817.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 900 0.000512 512 220 352 26496 1.54077 0.809248 5.65574 43.6565 51.7916 51.8993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1180 0.000128 512 390 256 101376 8.41158 3.3832 15.365 102.228 129.57 129.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 660 0.000256 2048 210 1984 42624 13.2411 6.9848 185.16 207.534 413.049 413.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 0.001024 512 90 64 18864 0.361056 0.55296 17.8113 18.768 18.8233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 310 3.2e-05 1024 82 352 73728 146.217 26.2588 95.8677 815.935 1084.52 1084.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 410 0.000256 4096 110 2144 31968 20.6517 13.9813 242.442 418.778 695.96 696.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1870 0.000256 512 120 416 75168 1.45546 1.71389 12.0525 52.4582 67.7535 67.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1740 0.000128 2048 480 6432 133056 18.1553 14.4341 1486.66 418.126 1937.48 1937.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 390 6.4e-05 4096 110 1664 89856 191.249 55.6488 586.246 1670.91 2504.24 2504.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 0.000256 2048 130 5120 69552 5.83645 7.09411 493.722 209.418 716.147 716.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 900 0.000512 512 220 352 25920 1.56595 0.81216 4.62925 43.7621 50.8934 51.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1180 0.000128 512 390 256 103680 8.31389 3.38739 17.2267 102.359 131.473 131.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 660 0.000256 2048 210 1984 43200 13.3893 7.03325 155.575 209.445 385.572 385.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 0.001024 512 90 64 18792 0.362496 0.520672 18.989 19.9139 19.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 310 3.2e-05 1024 82 352 82944 144.919 26.2784 105.355 816.728 1093.52 1093.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 410 0.000256 4096 110 2144 32320 20.5325 13.947 442.012 417.661 894.265 894.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1870 0.000256 512 120 416 75360 1.45075 1.70627 20.9916 58.6636 82.885 82.9624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1740 0.000128 2048 480 6432 133760 18.1266 14.3625 2666.74 419.08 3118.41 3118.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 390 6.4e-05 4096 110 1664 94720 189.451 55.6769 1104.92 1675.92 3026.15 3026.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 0.000256 2048 130 5120 69760 5.83104 7.04512 885.316 209.289 1107.56 1107.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 900 0.000512 512 220 352 26880 1.54566 0.816 8.052 43.131 53.6735 53.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1180 0.000128 512 390 256 107520 8.42234 3.42016 23.6709 104.918 140.616 140.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 660 0.000256 2048 210 1984 42880 13.2812 6.98221 276.742 208.023 505.161 505.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 0.001024 512 90 64 18960 0.363104 0.785504 17.964 19.1563 19.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 310 3.2e-05 1024 82 352 92160 146.798 26.9196 98.902 839.465 1112.33 1112.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 410 0.000256 4096 110 2144 32000 20.4923 13.8709 297.699 416.469 748.642 748.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1870 0.000256 512 120 416 75200 1.44794 1.7055 14.0664 59.5519 76.8443 76.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1740 0.000128 2048 480 6432 133120 18.0733 14.4334 1787.33 417.68 2237.62 2237.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 390 6.4e-05 4096 110 1664 92160 190.186 55.5891 726.489 1676.92 2649.37 2649.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 0.000256 2048 130 5120 69440 5.80198 7.01645 593.529 209.121 815.541 815.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 900 0.000512 512 220 352 26880 1.55168 0.819136 5.50797 43.9228 51.9246 52.0335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1180 0.000128 512 390 256 102400 8.4607 3.39434 15.256 103.283 130.57 130.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 660 0.000256 2048 210 1984 42240 13.1812 6.93226 183.833 206.571 410.643 410.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 0.001024 512 90 64 18880 0.362496 0.591872 17.7211 18.7172 18.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 310 3.2e-05 1024 82 352 81920 146.038 26.4336 82.9369 824.308 1079.96 1080.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 410 0.000256 4096 110 2144 31680 20.6448 13.9727 245.784 418.903 699.417 699.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1870 0.000256 512 120 416 74880 1.45408 1.70931 11.8749 52.4758 67.5871 67.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1740 0.000128 2048 480 6432 132480 18.0938 14.3635 1487.35 418.179 1938.1 1938.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 390 6.4e-05 4096 110 1664 84480 190.508 54.9926 558.607 1650.4 2454.7 2454.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 0.000256 2048 130 5120 69600 5.82454 7.03488 496.64 209.478 719.052 719.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 900 0.000512 512 220 352 26880 1.55443 0.820992 4.8231 44.0334 51.3572 51.4682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1180 0.000128 512 390 256 99840 8.62314 3.40378 12.7508 103.41 128.375 128.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 660 0.000256 2048 210 1984 42240 13.2123 6.94272 153.674 206.933 380.892 381.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 0.001024 512 90 64 18720 0.360832 0.564032 17.6708 18.6398 18.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 310 3.2e-05 1024 82 352 61440 150.202 26.4721 72.7719 825 1074.7 1074.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 410 0.000256 4096 110 2144 32640 20.5428 13.9674 422.97 418.827 876.414 876.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1870 0.000256 512 120 416 75456 1.44947 1.70595 19.9613 58.7465 81.9355 82.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1740 0.000128 2048 480 6432 133632 18.09 14.5531 2527.23 418.487 2978.46 2978.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 390 6.4e-05 4096 110 1664 92160 188.79 55.3582 1016.23 1665.25 2925.82 2925.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 0.000256 2048 130 5120 69696 5.81222 7.03693 838.982 209.435 1061.34 1061.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 900 0.000512 512 220 352 26880 1.55088 0.817152 7.75178 44.226 54.4719 54.5833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1180 0.000128 512 390 256 104448 8.352 3.39872 21.4636 103.226 136.62 136.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 660 0.000256 2048 210 1984 43008 13.281 6.99098 263.118 208.441 491.959 492.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 0.001024 512 90 64 18912 0.363072 0.749632 17.9851 19.1404 19.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 310 3.2e-05 1024 82 352 86016 145.574 26.5213 78.659 826.038 1077.03 1077.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 410 0.000256 4096 110 2144 32256 20.5471 13.9326 270.137 417.616 722.342 722.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1870 0.000256 512 120 416 74880 1.44762 1.70013 13.0008 58.4812 74.7049 74.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1740 0.000128 2048 480 6432 133632 18.1078 14.3524 1637.81 419.081 2089.46 2089.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 390 6.4e-05 4096 110 1664 86016 189.45 54.9458 616.134 1650.15 2510.88 2511.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 0.000256 2048 130 5120 69120 5.79568 7.0185 536.947 208.835 758.67 758.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 900 0.000512 512 220 352 26112 1.56995 0.820896 4.8817 42.8373 50.2322 50.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1180 0.000128 512 390 256 104448 8.35926 3.39872 14.2416 103.374 129.554 129.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 660 0.000256 2048 210 1984 41472 13.299 6.98221 165.19 206.796 392.398 392.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 0.001024 512 90 64 18816 0.36064 0.491008 17.7058 18.5998 18.6555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 310 3.2e-05 1024 82 352 73728 147.8 26.4358 62.0909 824.937 1061.51 1061.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 410 0.000256 4096 110 2144 31104 20.5188 13.8662 229.52 415.797 679.815 679.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1870 0.000256 512 120 416 74880 1.44637 1.70762 11.2173 58.3158 72.7603 72.8352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1740 0.000128 2048 480 6432 132480 18.0969 14.3808 1415.71 418.031 1866.33 1866.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 390 6.4e-05 4096 110 1664 82944 188.659 54.6254 520.146 1633.26 2396.88 2397.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 0.000256 2048 130 5120 69120 5.81664 7.06355 470.729 209.462 693.144 693.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 900 0.000512 512 220 352 25344 1.51664 0.779136 4.32362 42.0085 48.7551 48.8659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1180 0.000128 512 390 256 92160 8.51021 3.35363 11.1476 99.2507 122.441 122.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 660 0.000256 2048 210 1984 41472 13.0936 6.8985 144.586 204.858 369.566 369.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 0.001024 512 90 64 18720 0.362496 0.42464 18.6331 19.4623 19.5176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 310 3.2e-05 1024 82 352 36864 148.327 25.8171 32.6468 791.552 998.604 998.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 410 0.000256 4096 110 2144 32400 20.7249 13.9982 414.153 419.153 868.14 868.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1870 0.000256 512 120 416 75400 1.46058 1.71082 19.6606 58.8445 81.7524 81.8274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1740 0.000128 2048 480 6432 133600 18.2253 14.3813 2486.48 418.805 2938.01 2938.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 390 6.4e-05 4096 110 1664 92800 189.483 55.55 1008.2 1665.7 2919.13 2919.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 0.000256 2048 130 5120 69800 5.87098 7.05376 828.114 209.605 1050.72 1050.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 900 0.000512 512 220 352 26400 1.56637 0.8192 7.39754 44.0789 53.994 54.1096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1180 0.000128 512 390 256 105600 8.32566 3.40467 21.5901 103.242 136.747 136.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 660 0.000256 2048 210 1984 43200 13.3311 7.0417 259.708 208.568 488.786 488.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 0.001024 512 90 64 18900 0.362848 0.76592 17.8705 19.045 19.1008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 310 3.2e-05 1024 82 352 89600 145.142 26.5114 81.6957 824.301 1077.9 1078.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 410 0.000256 4096 110 2144 32000 20.6268 13.9549 282.853 417.875 735.422 735.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1870 0.000256 512 120 416 74800 1.45232 1.7049 13.692 58.4909 75.4138 75.4934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1740 0.000128 2048 480 6432 133600 18.1798 14.379 1730 419.407 2182.07 2182.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 390 6.4e-05 4096 110 1664 89600 188.127 55.0516 680.224 1650.37 2573.97 2574.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 0.000256 2048 130 5120 69200 5.8129 7.03488 569.608 208.962 791.489 791.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 900 0.000512 512 220 352 25600 1.58419 0.821952 5.10518 42.8424 50.4776 50.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1180 0.000128 512 390 256 102400 8.50128 3.40573 14.8576 103.39 130.334 130.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 660 0.000256 2048 210 1984 41600 13.3243 6.94454 173.173 206.839 400.41 400.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 0.001024 512 90 64 18800 0.362624 0.536608 18.7556 19.6984 19.7538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 310 3.2e-05 1024 82 352 76800 147.225 26.5039 64.8684 825.018 1063.86 1064.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 410 0.000256 4096 110 2144 31200 20.5779 13.8486 230.263 413.661 678.461 678.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1870 0.000256 512 120 416 74400 1.45818 1.70189 11.3734 59.033 73.6366 73.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1740 0.000128 2048 480 6432 132000 18.1854 14.3348 1419.96 415.999 1868.58 1868.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 390 6.4e-05 4096 110 1664 86400 190.128 55.0953 547.019 1649.1 2441.54 2441.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 0.000256 2048 130 5120 69000 5.84499 7.03325 472.588 208.465 694.004 694.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 900 0.000512 512 220 352 26400 1.57965 0.82256 4.56877 42.8394 49.9388 50.0449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1180 0.000128 512 390 256 105600 8.34205 3.40192 12.697 103.347 127.969 128.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 660 0.000256 2048 210 1984 40800 13.423 6.95488 143.582 206.889 370.977 371.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 0.001024 512 90 64 18600 0.360576 0.459456 18.7064 19.5691 19.6249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 310 3.2e-05 1024 82 352 76800 147.266 26.5251 67.3336 825.759 1067.13 1067.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 410 0.000256 4096 110 2144 32704 20.584 13.9694 404.993 419.193 858.853 858.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1870 0.000256 512 120 416 75488 1.45331 1.70598 19.1834 58.9947 81.4097 81.4872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1740 0.000128 2048 480 6432 133504 18.1176 14.3518 2439.01 418.812 2890.4 2890.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 390 6.4e-05 4096 110 1664 93184 189.83 55.6704 994.344 1674.41 2914.44 2914.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 0.000256 2048 130 5120 69664 5.83594 7.0697 809.621 209.619 1032.22 1032.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 900 0.000512 512 220 352 26880 1.55568 0.821248 7.46925 43.2889 53.2586 53.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1180 0.000128 512 390 256 103936 8.44141 3.39952 20.92 103.646 136.59 136.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 660 0.000256 2048 210 1984 43008 13.4069 7.03795 253.635 209.738 483.949 484.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 0.001024 512 90 64 18928 0.365216 0.710656 17.0392 18.1584 18.2151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 310 3.2e-05 1024 82 352 86016 146.3 26.5462 73.0949 827.509 1073.7 1073.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 410 0.000256 4096 110 2144 31360 20.4372 13.8368 271.416 414.626 720.425 720.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1870 0.000256 512 120 416 74816 1.44717 1.70224 13.2435 52.2342 68.7003 68.7763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1740 0.000128 2048 480 6432 133504 18.0744 14.3256 1695.25 418.755 2146.51 2146.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 390 6.4e-05 4096 110 1664 86016 190.309 55.0648 640.317 1654.19 2540.07 2540.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 0.000256 2048 130 5120 68992 5.80026 7.00173 556.622 208.543 778.041 778.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 900 0.000512 512 220 352 25088 1.56064 0.798752 5.06726 43.4618 51.0133 51.1201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1180 0.000128 512 390 256 100352 8.30806 3.36643 14.1581 101.234 127.253 127.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 660 0.000256 2048 210 1984 41216 13.363 6.99187 169.245 207.368 397.096 397.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 0.001024 512 90 64 18816 0.365024 0.579328 17.7963 18.7851 18.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 310 3.2e-05 1024 82 352 57344 147.702 26.2577 45.5348 807.676 1027.42 1027.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 410 0.000256 4096 110 2144 30912 20.445 13.8079 220.788 412.807 667.957 668.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1870 0.000256 512 120 416 74592 1.44467 1.69779 11.128 71.3366 85.6794 85.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1740 0.000128 2048 480 6432 133056 18.149 14.3586 1388.33 419.033 1839.98 1840.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 390 6.4e-05 4096 110 1664 86016 192.737 55.6579 526.693 1673.88 2457.31 2457.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 0.000256 2048 130 5120 68544 5.79574 7.04717 454.545 208.833 676.291 676.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 900 0.000512 512 220 352 24192 1.58147 0.801728 4.25661 42.4082 49.1751 49.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1180 0.000128 512 390 256 96768 8.53046 3.37296 11.6293 101.301 125.016 125.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 660 0.000256 2048 210 1984 40320 13.0479 6.82394 136.492 202.846 359.336 359.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 0.001024 512 90 64 18480 0.360128 0.488096 18.3493 19.2401 19.2962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 310 3.2e-05 1024 82 352 43008 150.67 26.2687 35.2 807.786 1020.17 1020.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 410 0.000256 4096 110 2144 32160 20.6323 13.9633 394.922 418.266 847.893 847.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1870 0.000256 512 120 416 75360 1.45882 1.7119 18.7223 61.1128 83.0768 83.1519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1740 0.000128 2048 480 6432 133440 18.1555 14.3612 2380.25 419.159 2832.03 2832.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 390 6.4e-05 4096 110 1664 92160 189.995 55.6476 967.673 1671.04 2884.55 2884.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 0.000256 2048 130 5120 69840 5.87162 7.04816 795.148 209.869 1018.01 1018.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 900 0.000512 512 220 352 26880 1.55926 0.820288 7.4072 44.3826 54.2935 54.4018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1180 0.000128 512 390 256 103680 8.4272 3.40134 20.4796 103.33 135.817 135.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 660 0.000256 2048 210 1984 43200 13.3494 7.02406 247.257 209.191 476.951 477.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 0.001024 512 90 64 18840 0.360448 0.724992 17.9384 19.0651 19.1217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 310 3.2e-05 1024 82 352 76800 147.489 26.4929 63.2356 826.265 1063.73 1063.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 410 0.000256 4096 110 2144 31680 20.6399 13.9615 278.199 418.455 731.369 731.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1870 0.000256 512 120 416 74880 1.45203 1.70598 13.3555 58.7103 75.2941 75.3739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1740 0.000128 2048 480 6432 132480 18.1106 14.4114 1684.57 417.735 2134.93 2135.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 390 6.4e-05 4096 110 1664 84480 190.568 54.9969 629.475 1648.62 2523.85 2524.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 0.000256 2048 130 5120 69600 5.8327 7.02973 563.958 209.251 786.148 786.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 900 0.000512 512 220 352 26880 1.56141 0.821248 5.49971 44.0063 52.0202 52.1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1180 0.000128 512 390 256 99840 8.62883 3.40259 14.2899 103.295 129.804 129.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 660 0.000256 2048 210 1984 42240 13.2071 6.95158 174.379 206.704 401.375 401.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 0.001024 512 90 64 18720 0.362432 0.628288 17.6576 18.6907 18.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 310 3.2e-05 1024 82 352 61440 150.484 26.4761 47.3015 824.108 1048.62 1048.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 410 0.000256 4096 110 2144 31680 20.7715 13.9893 227.621 419.265 681.762 681.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1870 0.000256 512 120 416 74880 1.45818 1.70966 11.2308 58.7126 73.1828 73.2602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1740 0.000128 2048 480 6432 132480 18.2025 14.3712 1393.28 418.215 1844.18 1844.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 390 6.4e-05 4096 110 1664 92160 190.039 55.6708 570.06 1671.16 2487.13 2487.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 0.000256 2048 130 5120 69120 5.85728 7.0575 462.946 209.657 685.593 685.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 900 0.000512 512 220 352 25920 1.54438 0.799232 4.55437 43.4937 50.5171 50.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1180 0.000128 512 390 256 92160 8.73786 3.37088 11.1918 100.841 124.328 124.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 660 0.000256 2048 210 1984 43200 13.4351 7.0617 147.298 209.685 377.616 377.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 0.001024 512 90 64 18360 0.358048 0.521824 18.8221 19.7441 19.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 310 3.2e-05 1024 82 352 46080 149.602 26.2589 34.718 803.981 1014.81 1015.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 410 0.000256 4096 110 2144 32256 20.5653 13.9467 394.318 422.41 851.354 851.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1870 0.000256 512 120 416 75264 1.4481 1.70634 18.7343 59.1508 81.1114 81.1872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1740 0.000128 2048 480 6432 133120 18.0848 14.3933 2379.51 421.987 2834.09 2834.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 390 6.4e-05 4096 110 1664 94208 188.977 55.5213 982.634 1686.81 2914.14 2914.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 0.000256 2048 130 5120 69632 5.82246 7.0183 793.743 211.229 1017.89 1017.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 900 0.000512 512 220 352 26624 1.58589 0.831136 7.21386 43.7475 53.5066 53.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1180 0.000128 512 390 256 106496 8.4391 3.40992 20.9461 105.647 138.619 138.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 660 0.000256 2048 210 1984 43008 13.3678 7.01994 248.326 211.253 480.092 480.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 0.001024 512 90 64 18816 0.36192 0.77056 18.0497 19.225 19.2799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 310 3.2e-05 1024 82 352 98304 145.556 26.8216 77.9392 843.372 1093.94 1094.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 410 0.000256 4096 110 2144 31744 20.6623 13.9623 264.637 418.979 718.353 718.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1870 0.000256 512 120 416 75264 1.44794 1.7079 12.8769 55.5995 71.7031 71.7795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1740 0.000128 2048 480 6432 133120 18.1065 14.3485 1608.32 418.215 2059.1 2059.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 390 6.4e-05 4096 110 1664 90112 190.847 55.5395 637.123 1671.47 2555.17 2555.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 0.000256 2048 130 5120 69632 5.83616 7.03667 536.023 209.519 758.486 758.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 900 0.000512 512 220 352 24576 1.53325 0.779328 4.60362 41.9808 49.0179 49.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1180 0.000128 512 390 256 106496 8.43725 3.41235 14.5271 104.701 131.26 131.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 660 0.000256 2048 210 1984 43008 13.3932 7.03661 168.134 209.539 398.228 398.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 0.001024 512 90 64 18688 0.361216 0.595872 17.879 18.8778 18.9339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 310 3.2e-05 1024 82 352 98304 145.558 27.0259 72.5804 835.302 1080.71 1080.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 410 0.000256 4096 110 2144 30720 20.4622 13.8404 232.238 414.526 681.181 681.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1870 0.000256 512 120 416 74496 1.44797 1.70586 11.561 58.171 72.957 73.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1740 0.000128 2048 480 6432 132096 18.0812 14.3483 1449.51 417.546 1899.59 1899.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 390 6.4e-05 4096 110 1664 86016 189.74 54.9581 558.192 1651.2 2454.28 2454.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 0.000256 2048 130 5120 69120 5.81018 7.03078 483.629 209.356 705.898 705.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 900 0.000512 512 220 352 24576 1.53258 0.784352 4.35869 42.0503 48.852 48.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1180 0.000128 512 390 256 98304 8.17014 3.34925 12.3686 99.3821 123.452 123.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 660 0.000256 2048 210 1984 39936 13.4689 6.94752 142.242 207.315 370.1 370.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 0.001024 512 90 64 18432 0.360224 0.540384 17.6124 18.5564 18.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 310 3.2e-05 1024 82 352 49152 146.217 25.8069 35.6351 792.217 1000.11 1000.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 410 0.000256 4096 110 2120 32128 20.6347 13.9651 304.472 419.545 758.728 758.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1870 0.000256 512 120 440 75392 1.44845 1.70806 15.3401 60.3075 78.8776 78.9534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1740 0.000128 2048 480 6440 133888 18.1078 14.3667 1852.24 419.562 2304.38 2304.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 390 6.4e-05 4096 110 1680 88064 191.844 55.5899 1257.51 1677.03 3182.18 3182.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1040 0.000256 2048 130 5120 69824 5.83475 7.03936 616.792 209.803 839.541 839.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 900 0.000512 512 220 360 28160 1.5361 0.832064 5.76237 44.8888 53.1445 53.2531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1180 0.000128 512 390 240 99328 8.83373 3.40624 25.4855 104.657 142.57 142.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 660 0.000256 2048 210 1960 43264 13.3725 7.03722 192.205 209.824 422.568 422.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1840 0.001024 512 90 80 18880 0.366592 1.13158 18.3578 19.8985 19.9537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 310 3.2e-05 1024 82 360 61440 152.622 26.9684 57.3644 835.939 1073.13 1073.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 410 0.000256 4096 110 2120 31744 20.6456 13.9468 467.902 418.018 920.625 920.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1870 0.000256 512 120 440 75264 1.45056 1.70832 10.0061 59.049 72.2886 72.3744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1740 0.000128 2048 480 6440 133888 18.1472 14.3806 1196.5 419.146 1648.28 1648.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 390 6.4e-05 4096 110 1680 86016 192.48 55.5298 1237.57 1670.36 3156.14 3156.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1040 0.000256 2048 130 5120 69632 5.81846 7.02653 396.96 209.373 619.254 619.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 900 0.000512 512 220 360 28160 1.54214 0.831296 3.94589 44.6524 51.1018 51.2141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1180 0.000128 512 390 240 98304 8.89011 3.40992 25.0004 104.588 142.077 142.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 660 0.000256 2048 210 1960 43008 13.3508 7.02198 123.173 209.055 352.739 352.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1840 0.001024 512 90 80 18816 0.365632 1.13664 18.1565 19.7012 19.7573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 310 3.2e-05 1024 82 360 57344 153.698 26.8272 53.6702 835.165 1069.61 1069.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 410 0.000256 4096 110 2120 32160 20.7171 13.9899 345.807 419.257 799.88 799.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1870 0.000256 512 120 440 75360 1.46038 1.70963 17.5176 59.1624 79.9227 79.9969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1740 0.000128 2048 480 6440 133920 18.2032 14.363 2100.88 419.076 2552.63 2552.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 390 6.4e-05 4096 110 1680 87040 192.521 55.7052 1347.78 1675.68 3271.88 3272.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 0.000256 2048 130 5120 69840 5.85974 7.05056 708.596 209.658 931.239 931.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 900 0.000512 512 220 360 28160 1.5335 0.827936 6.61376 43.5182 52.6246 52.7344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1180 0.000128 512 390 240 99840 8.87568 3.41888 20.6886 104.914 138.081 138.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 660 0.000256 2048 210 1960 43200 13.44 7.05741 220.285 209.684 450.594 450.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 0.001024 512 90 80 18880 0.366592 0.763904 17.1929 18.3648 18.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 310 3.2e-05 1024 82 360 66560 152.335 26.9492 65.3883 838.008 1082.93 1083.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 410 0.000256 4096 110 2120 31680 20.5926 13.9407 215.493 418.042 668.177 668.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1870 0.000256 512 120 440 75200 1.45203 1.87808 11.2885 58.4841 73.1734 73.2505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1740 0.000128 2048 480 6440 133760 18.1459 14.3621 1342.13 419.467 1794.21 1794.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 390 6.4e-05 4096 110 1680 87040 192.192 55.6686 1256.62 1677.09 3181.77 3181.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 0.000256 2048 130 5120 69600 5.82861 7.03488 445.372 209.476 667.784 667.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 900 0.000512 512 220 360 27520 1.53216 0.816608 4.25574 43.0993 49.8312 49.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1180 0.000128 512 390 240 99840 8.86858 3.41786 16.5463 105.019 134.041 134.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 660 0.000256 2048 210 1960 42240 13.3611 6.9815 136.048 208.214 364.732 364.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 0.001024 512 90 80 18800 0.362496 0.507904 16.8455 17.7577 17.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 310 3.2e-05 1024 82 360 61440 153.277 26.9219 60.6281 838.533 1079.61 1079.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 410 0.000256 4096 110 2120 31680 20.6743 13.9652 177.138 417.977 629.868 629.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1870 0.000256 512 120 440 75120 1.4593 1.71178 9.38989 59.4913 72.1248 72.2004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1740 0.000128 2048 480 6440 133440 18.1592 14.5715 1090.25 418.86 1541.94 1542.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 390 6.4e-05 4096 110 1680 84480 193.44 55.6254 1301.59 1669.86 3220.72 3220.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1040 0.000256 2048 130 5120 69600 5.84624 7.05706 365.463 209.659 588.094 588.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 900 0.000512 512 220 360 27840 1.53526 0.822592 3.65472 43.1979 49.3388 49.4475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1180 0.000128 512 390 240 96000 8.87613 3.40022 28.293 103.264 144.019 144.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 660 0.000256 2048 210 1960 42240 13.471 7.02867 112.258 209.042 341.926 342.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1840 0.001024 512 90 80 18720 0.362496 1.32134 18.0326 19.7589 19.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 310 3.2e-05 1024 82 360 46080 153.31 26.5115 45.4042 827.626 1053.1 1053.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 410 0.000256 4096 110 2120 32064 20.611 13.9652 315.534 418.564 768.781 768.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1870 0.000256 512 120 440 75360 1.45411 1.70912 16.0436 60.1 79.3764 79.4526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1740 0.000128 2048 480 6440 133824 18.1166 14.3995 1944.64 418.879 2396.14 2396.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 390 6.4e-05 4096 110 1680 87552 191.877 55.6479 751.423 1672.83 2671.97 2672.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 0.000256 2048 130 5120 69792 5.83286 7.09222 646.69 209.571 869.258 869.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 900 0.000512 512 220 360 28032 1.53386 0.826816 6.0391 43.5864 52.1135 52.2199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1180 0.000128 512 390 240 98304 8.84314 3.41197 17.0889 104.227 133.756 133.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 660 0.000256 2048 210 1960 43008 13.3892 7.02874 199.882 209.339 429.768 429.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 0.001024 512 90 80 18864 0.365568 0.715168 19.1961 20.3199 20.3776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 310 3.2e-05 1024 82 360 61440 152.255 26.7634 54.5519 832.324 1066.14 1066.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 410 0.000256 4096 110 2120 31872 20.6001 13.9542 206.832 418.816 660.309 660.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1870 0.000256 512 120 440 75264 1.44842 1.70598 10.6624 59.918 73.8072 73.8821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1740 0.000128 2048 480 6440 133632 18.0961 14.3561 1270.42 418.486 1721.47 1721.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 390 6.4e-05 4096 110 1680 86016 191.475 55.3472 1078.35 1664.75 2990.11 2990.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 0.000256 2048 130 5120 69696 5.82042 7.0447 422.512 209.434 644.883 644.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 900 0.000512 512 220 360 27648 1.53827 0.817728 4.11482 43.1746 49.7742 49.8834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1180 0.000128 512 390 240 95232 8.88493 3.39603 14.349 103.234 130.049 130.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 660 0.000256 2048 210 1960 42240 13.3728 6.98938 129.204 208.433 358.128 358.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 0.001024 512 90 80 18816 0.362752 0.482944 16.9497 17.839 17.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 310 3.2e-05 1024 82 360 49152 152.919 26.4413 43.8791 824.128 1047.62 1047.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 410 0.000256 4096 110 2120 31680 20.615 13.9607 167.379 418.036 620.103 620.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1870 0.000256 512 120 440 74880 1.45203 1.70394 8.81667 58.3303 70.3734 70.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1740 0.000128 2048 480 6440 133632 18.135 14.366 1039.26 419.124 1490.99 1491.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 390 6.4e-05 4096 110 1680 82944 192.132 55.1977 1013.5 1656.78 2917.8 2917.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 0.000256 2048 130 5120 69408 5.8153 7.13216 347.809 209.048 569.876 569.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 900 0.000512 512 220 360 26496 1.53651 0.812256 3.3377 42.876 48.6897 48.8025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1180 0.000128 512 390 240 92160 8.94621 3.38442 12.922 102.225 127.663 127.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 660 0.000256 2048 210 1960 41472 13.3699 6.96272 105.381 207.528 333.371 333.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 0.001024 512 90 80 18720 0.363744 0.40896 18.9822 19.7948 19.8542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 310 3.2e-05 1024 82 360 36864 152.852 26.2547 32.5838 816.216 1028.15 1028.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 410 0.000256 4096 110 2120 32032 20.6652 13.9787 450.463 418.5 903.72 903.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1870 0.000256 512 120 440 75376 1.46224 1.71418 22.9393 58.7734 84.9601 85.0378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1740 0.000128 2048 480 6440 133952 18.1884 14.3604 2780.98 418.881 3232.52 3232.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 390 6.4e-05 4096 110 1680 86016 192.812 55.7076 1051.56 1672.38 2972.65 2972.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 0.000256 2048 130 5120 69776 5.85251 7.05331 924.319 209.579 1146.88 1146.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 900 0.000512 512 220 360 28224 1.54496 0.834208 8.66512 44.5788 55.7514 55.8629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1180 0.000128 512 390 240 98560 8.93184 3.41482 21.9511 104.719 139.202 139.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 660 0.000256 2048 210 1960 43008 13.4292 7.05725 286.812 209.298 516.729 516.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 0.001024 512 90 80 18816 0.362624 1.00966 18.0463 19.461 19.5195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 310 3.2e-05 1024 82 360 64512 152.304 26.9248 82.6743 836.393 1098.54 1098.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 410 0.000256 4096 110 2120 31808 20.6441 13.9694 283.118 418.864 736.706 736.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1870 0.000256 512 120 440 75264 1.45219 1.70979 14.7359 58.7276 76.6933 76.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1740 0.000128 2048 480 6440 133504 18.1098 14.3687 1741.12 418.48 2192.19 2192.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 390 6.4e-05 4096 110 1680 86016 192.463 55.6605 659.02 1672.88 2580.21 2580.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 0.000256 2048 130 5120 69664 5.82662 7.04003 579.276 209.449 801.663 801.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 900 0.000512 512 220 360 27776 1.53539 0.8208 5.48602 42.997 50.9658 51.0769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1180 0.000128 512 390 240 96768 8.8369 3.39968 18.4028 103.565 134.395 134.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 660 0.000256 2048 210 1960 43008 13.4159 7.15398 180.073 209.479 410.251 410.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 0.001024 512 90 80 18704 0.360448 0.636928 18.9292 19.9684 20.0243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 310 3.2e-05 1024 82 360 57344 151.522 26.5455 74.68 826.792 1079.78 1079.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 410 0.000256 4096 110 2120 31584 20.782 13.9884 228.963 419.196 683.041 683.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1870 0.000256 512 120 440 75264 1.46032 1.71418 12.1556 60.8607 76.262 76.3392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1740 0.000128 2048 480 6440 133728 18.1467 14.3761 1419.8 418.664 1871.1 1871.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 390 6.4e-05 4096 110 1680 86016 192.89 55.7252 1600.04 1673.41 3522.26 3522.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 0.000256 2048 130 5120 69552 5.84704 7.06416 474.245 209.629 696.86 696.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 900 0.000512 512 220 360 26880 1.51792 0.800768 4.56627 43.7649 50.7757 50.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1180 0.000128 512 390 240 96768 9.03699 3.41712 18.3427 104.819 135.797 135.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 660 0.000256 2048 210 1960 43008 13.4788 7.05334 147.876 209.647 378.185 378.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 0.001024 512 90 80 18648 0.361376 0.616448 18.0513 19.0717 19.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 310 3.2e-05 1024 82 360 64512 152.226 26.9238 85.3532 836.657 1101.4 1101.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 410 0.000256 4096 110 2120 31744 20.5905 13.9407 416.493 417.958 869.09 869.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1870 0.000256 512 120 440 75264 1.44867 1.70688 21.582 59.7206 84.5319 84.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1740 0.000128 2048 480 6440 133888 18.1234 14.4098 2556.07 419.084 3007.8 3007.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 390 6.4e-05 4096 110 1680 86016 191.895 55.5357 973.144 1670.28 2891.05 2891.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 0.000256 2048 130 5120 69632 5.81066 7.03078 849.842 209.345 1072.1 1072.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 900 0.000512 512 220 360 28160 1.53952 0.831488 8.15366 43.4622 54.116 54.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1180 0.000128 512 390 240 98304 8.88099 3.40986 20.6443 104.575 137.692 137.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 660 0.000256 2048 210 1960 43008 13.3921 7.01571 266.121 209.041 495.805 495.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 0.001024 512 90 80 18816 0.364544 0.958176 18.0576 19.4219 19.4779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 310 3.2e-05 1024 82 360 57344 153.341 26.8205 60.9123 836.852 1078.17 1078.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 410 0.000256 4096 110 2120 31744 20.6135 13.9524 266.162 418.653 719.49 719.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1870 0.000256 512 120 440 75008 1.44982 1.70598 14.0438 60.7772 78.0484 78.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1740 0.000128 2048 480 6440 133120 18.0828 14.3819 1548.38 418.237 1999.19 1999.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 390 6.4e-05 4096 110 1680 86016 191.821 55.5295 626.486 1671.81 2545.83 2545.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 0.000256 2048 130 5120 69376 5.80973 7.0512 518.62 209.414 740.968 741.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 900 0.000512 512 220 360 27648 1.5615 0.833568 5.26678 44.3043 52.0944 52.2012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1180 0.000128 512 390 240 98304 8.8975 3.41574 13.4985 104.715 130.71 130.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 660 0.000256 2048 210 1960 43008 13.3701 7.02262 169.1 209.377 398.996 399.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 0.001024 512 90 80 18688 0.362496 0.68608 18.9385 20.03 20.0847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 310 3.2e-05 1024 82 360 49152 154.269 26.8262 57.6839 835.844 1074.87 1075.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 410 0.000256 4096 110 2120 31488 20.5784 13.9276 215.865 417.328 667.813 667.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1870 0.000256 512 120 440 74880 1.44742 1.70454 11.4842 58.3033 73.0122 73.0888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1740 0.000128 2048 480 6440 133632 18.0899 14.3478 1284.62 418.797 1735.97 1736.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 390 6.4e-05 4096 110 1680 79872 192.523 54.9449 472.266 1649.04 2368.97 2369.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 0.000256 2048 130 5120 69120 5.79174 7.09418 425.248 208.695 646.905 646.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 900 0.000512 512 220 360 27648 1.53629 0.8192 4.55738 43.8696 50.9088 51.0194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1180 0.000128 512 390 240 92160 9.0615 3.40374 14.313 103.305 130.27 130.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 660 0.000256 2048 210 1960 41472 13.2944 6.93082 133.571 206.655 360.587 360.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 0.001024 512 90 80 18624 0.360896 0.50416 17.6497 18.5583 18.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 310 3.2e-05 1024 82 360 49152 152.609 26.4436 57.4796 824.375 1061.15 1061.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 410 0.000256 4096 110 2120 31968 20.7177 13.9893 428.822 419.547 883.187 883.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1870 0.000256 512 120 440 75312 1.45818 1.71008 22.3833 59.9581 85.5849 85.6594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1740 0.000128 2048 480 6440 133920 18.1731 14.3729 2651.23 419.284 3103.17 3103.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 390 6.4e-05 4096 110 1680 85248 192.433 55.6233 986.405 1670.43 2905.07 2905.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 0.000256 2048 130 5120 69696 5.84499 7.05459 880.879 209.801 1103.65 1103.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 900 0.000512 512 220 360 27648 1.54621 0.822848 8.22483 43.3065 54.0282 54.1334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1180 0.000128 512 390 240 96768 8.88371 3.40957 20.9028 103.819 137.197 137.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 660 0.000256 2048 210 1960 42624 13.4123 7.02224 270.101 209.056 499.717 499.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 0.001024 512 90 80 18792 0.362592 0.976608 17.962 19.343 19.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 310 3.2e-05 1024 82 360 55296 152.371 26.6019 55.5897 828.947 1063.75 1063.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 410 0.000256 4096 110 2120 31680 20.6435 13.9551 278.78 418.322 731.811 731.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1870 0.000256 512 120 440 74880 1.4504 1.70589 14.4388 58.6388 76.3073 76.3832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1740 0.000128 2048 480 6440 133632 18.1302 14.4364 1719.67 419.401 2171.74 2171.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 390 6.4e-05 4096 110 1680 82944 191.862 55.1914 625.781 1657.88 2530.9 2531.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 0.000256 2048 130 5120 69408 5.81837 7.05126 570.343 209.187 792.472 792.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 900 0.000512 512 220 360 26496 1.54221 0.808992 5.29792 43.673 51.4532 51.5631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1180 0.000128 512 390 240 92160 8.95174 3.38186 13.0861 102.294 127.899 128.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 660 0.000256 2048 210 1960 41472 13.3581 6.96182 172.241 207.667 400.357 400.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 0.001024 512 90 80 18720 0.36224 0.634368 17.8053 18.8433 18.8973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 310 3.2e-05 1024 82 360 36864 152.924 26.325 35.3785 816.493 1031.36 1031.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 410 0.000256 4096 110 2120 31104 20.7487 13.9734 242.249 418.777 695.857 695.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1870 0.000256 512 120 440 74736 1.45744 1.70598 12.7892 52.4603 68.4823 68.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1740 0.000128 2048 480 6440 133056 18.1543 14.3639 1510.37 418.119 1961.1 1961.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 390 6.4e-05 4096 110 1680 82944 193.489 55.6462 554.372 1671.45 2475.15 2475.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 0.000256 2048 130 5120 69120 5.8368 7.03379 500.854 209.419 723.216 723.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 900 0.000512 512 220 360 25920 1.56685 0.809728 4.51696 43.7639 50.7853 50.8928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1180 0.000128 512 390 240 89856 9.0944 3.38806 11.579 102.359 126.606 126.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 660 0.000256 2048 210 1960 41472 13.5509 7.03443 152.003 209.446 382.16 382.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 0.001024 512 90 80 18576 0.362496 0.626048 17.8706 18.8987 18.9559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 310 3.2e-05 1024 82 360 27648 154.627 26.2812 30.0379 816.714 1027.91 1028.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 410 0.000256 4096 110 2120 31104 20.5113 13.864 214.728 416.085 665.298 665.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1870 0.000256 512 120 440 74880 1.45203 1.70797 11.5071 58.3925 73.1297 73.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1740 0.000128 2048 480 6440 132480 18.0935 14.3384 1340.91 418.322 1791.78 1791.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 390 6.4e-05 4096 110 1680 73728 193.085 54.6053 440.1 1634.24 2322.22 2322.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 0.000256 2048 130 5120 69120 5.81427 7.03898 446.228 209.608 668.763 668.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 900 0.000512 512 220 360 25344 1.51267 0.782048 4.14474 42.0278 48.5929 48.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1180 0.000128 512 390 240 82944 9.03536 3.34986 13.0347 99.3228 124.928 125.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 660 0.000256 2048 210 1960 39168 13.3095 6.8944 127.964 205.003 353.299 353.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 0.001024 512 90 80 18432 0.362176 0.499936 17.4743 18.3801 18.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 18 40 310 3.2e-05 1024 82 360 0 25.805 0.004096 792.022 817.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 410 0.000256 4096 110 2120 31680 20.5937 13.9451 401.843 418.052 854.546 854.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1870 0.000256 512 120 440 75200 1.45242 1.70986 20.8152 59.7798 83.8327 83.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1740 0.000128 2048 480 6440 133760 18.1338 14.3923 2482.69 419.473 2934.79 2934.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 390 6.4e-05 4096 110 1680 87040 192.094 55.6672 946.704 1677.05 2871.71 2871.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 0.000256 2048 130 5120 69600 5.83187 7.03488 824.185 209.477 1046.6 1046.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 900 0.000512 512 220 360 27520 1.53338 0.817312 7.80189 44.1994 54.4781 54.5893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1180 0.000128 512 390 240 99840 8.86266 3.41827 20.2764 105.019 137.763 137.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 660 0.000256 2048 210 1960 42240 13.3549 6.97987 251.839 208.226 480.531 480.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 0.001024 512 90 80 18800 0.363392 0.897024 17.9568 19.2606 19.3188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 310 3.2e-05 1024 82 360 61440 153.131 26.9201 56.0413 838.688 1075.03 1075.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 410 0.000256 4096 110 2120 31360 20.5002 13.8692 270.219 416.805 721.502 721.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1870 0.000256 512 120 440 74880 1.44605 1.70394 14.2945 59.5954 77.1114 77.1871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1740 0.000128 2048 480 6440 133120 18.0573 14.3217 1683.4 418.018 2133.9 2133.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 390 6.4e-05 4096 110 1680 87040 191.894 55.581 645.771 1677.67 2571.11 2571.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 0.000256 2048 130 5120 69440 5.80061 7.06275 558.368 209.296 780.6 780.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 900 0.000512 512 220 360 26880 1.55027 0.820384 5.3311 42.9678 50.7991 50.9111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1180 0.000128 512 390 240 97280 8.74294 3.39763 13.7329 103.367 129.425 129.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 660 0.000256 2048 210 1960 40960 13.306 6.92886 166.343 206.741 393.445 393.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 0.001024 512 90 80 18720 0.3632 0.681984 17.7475 18.8355 18.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 310 3.2e-05 1024 82 360 40960 153.589 26.4356 36.8623 826.461 1043.59 1043.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 410 0.000256 4096 110 2120 31680 20.6386 13.9694 229.402 418.957 683.077 683.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1870 0.000256 512 120 440 74880 1.45178 1.70394 12.0525 59.718 74.9975 75.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1740 0.000128 2048 480 6440 132480 18.0891 14.4323 1403.82 418.236 1854.68 1854.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 390 6.4e-05 4096 110 1680 76800 193.215 54.9962 479.275 1650.59 2378.26 2378.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 0.000256 2048 130 5120 69120 5.82246 7.05331 466.18 209.505 688.634 688.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 900 0.000512 512 220 360 26880 1.5577 0.822976 4.52179 43.0586 50.0856 50.2006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1180 0.000128 512 390 240 92160 9.07808 3.40285 11.1569 104.095 127.917 128.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 660 0.000256 2048 210 1960 40320 13.3957 7.07229 137.862 206.951 365.411 365.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 0.001024 512 90 80 18480 0.359936 0.62448 17.5943 18.6178 18.6735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 310 3.2e-05 1024 82 360 30720 155.934 26.4702 31.7563 825.1 1039.5 1039.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 410 0.000256 4096 110 2120 30720 20.4788 13.8311 221.009 413.734 669.162 669.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1870 0.000256 512 120 440 74240 1.45123 1.70189 11.7304 57.9702 72.9258 73.0018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1740 0.000128 2048 480 6440 131840 18.0391 14.319 1371.16 416.229 1819.86 1819.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 390 6.4e-05 4096 110 1680 81920 191.432 54.9683 511.468 1649.06 2407.12 2407.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 0.000256 2048 130 5120 69120 5.80198 7.00518 456.239 208.607 677.729 677.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 900 0.000512 512 220 360 25600 1.59136 0.823008 4.34797 42.8974 49.7863 49.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1180 0.000128 512 390 240 92160 9.07744 3.39888 10.9674 103.35 126.974 127.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 660 0.000256 2048 210 1960 40960 13.3645 6.96115 138.648 206.918 366.023 366.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 0.001024 512 90 80 18560 0.361248 0.579584 18.7772 19.7615 19.8164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 310 3.2e-05 1024 82 360 40960 153.747 26.4417 42.0692 824.223 1046.73 1046.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 410 0.000256 4096 110 2120 31872 20.6131 13.9535 380.236 418.819 833.732 833.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1870 0.000256 512 120 440 75264 1.4512 1.70576 19.7449 59.7955 82.7702 82.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1740 0.000128 2048 480 6440 133632 18.0936 14.3399 2340.88 418.486 2791.91 2792.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 390 6.4e-05 4096 110 1680 86016 191.281 55.3383 890.045 1664.77 2801.62 2801.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 0.000256 2048 130 5120 69696 5.81581 7.03424 776.399 209.433 998.755 998.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 900 0.000512 512 220 360 27648 1.5327 0.817952 7.58195 44.3363 54.3988 54.5074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1180 0.000128 512 390 240 95232 8.87328 3.39622 18.2825 103.23 133.963 134.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 660 0.000256 2048 210 1960 42240 13.3793 6.98982 237.319 208.436 466.27 466.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 0.001024 512 90 80 18816 0.362496 0.868352 17.8995 19.1739 19.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 310 3.2e-05 1024 82 360 49152 152.563 26.433 40.8689 824.196 1044.3 1044.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 410 0.000256 4096 110 2120 31488 20.5858 13.9325 267.612 417.626 719.867 719.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1870 0.000256 512 120 440 74880 1.44822 1.70189 14.0553 52.3154 69.5921 69.6674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1740 0.000128 2048 480 6440 133632 18.1029 14.3708 1667.6 419.093 2119.27 2119.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 390 6.4e-05 4096 110 1680 79872 192.478 54.9402 585.25 1650.19 2483.05 2483.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 0.000256 2048 130 5120 69120 5.79414 6.99274 548.074 209.394 770.329 770.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 900 0.000512 512 220 360 27648 1.54016 0.819168 5.53293 44.9433 52.9671 53.0713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1180 0.000128 512 390 240 92160 9.05626 3.39648 12.8357 103.371 128.845 128.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 660 0.000256 2048 210 1960 41472 13.2963 6.93008 166.831 206.802 393.991 394.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 0.001024 512 90 80 18624 0.3592 0.611296 18.7105 19.7244 19.7821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 310 3.2e-05 1024 82 360 49152 152.65 26.4376 38.1253 824.952 1042.4 1042.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 410 0.000256 4096 110 2120 31104 20.4955 13.869 218.192 416.117 668.782 668.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1870 0.000256 512 120 440 74880 1.44925 1.70598 11.6246 59.3861 74.2367 74.3122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1740 0.000128 2048 480 6440 132480 18.0865 14.3295 1362.49 418.366 1813.38 1813.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 390 6.4e-05 4096 110 1680 73728 193.139 54.6346 447.685 1634.37 2330.02 2330.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 0.000256 2048 130 5120 69120 5.82246 7.06509 453.103 209.633 675.695 675.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 900 0.000512 512 220 360 25344 1.51635 0.781344 4.16486 43.0852 49.6737 49.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1180 0.000128 512 390 240 82944 9.04438 3.34723 9.91267 99.3273 121.816 121.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 660 0.000256 2048 210 1960 39168 13.3165 6.98534 130.244 205.021 355.7 355.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 0.001024 512 90 80 18432 0.3592 0.505888 18.5305 19.4401 19.4986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 24 40 310 3.2e-05 1024 82 360 0 25.9318 0.010944 792.091 818.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 410 0.000256 4096 110 2120 30720 20.4708 13.8332 206.7 414.097 655.211 655.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1870 0.000256 512 120 440 74496 1.44998 1.71056 10.8657 58.0578 72.1581 72.2366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1740 0.000128 2048 480 6440 132096 18.0848 14.3317 1276.1 417.113 1725.74 1725.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 390 6.4e-05 4096 110 1680 73728 194.591 54.9717 423.14 1650.14 2323.03 2323.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 0.000256 2048 130 5120 69120 5.8144 7.02259 426.41 209.135 648.458 648.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 900 0.000512 512 220 360 24576 1.53827 0.782624 3.96458 43.0746 49.4872 49.5993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1180 0.000128 512 390 240 86016 8.87264 3.34848 9.59091 99.2784 121.272 121.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 660 0.000256 2048 210 1960 39936 13.4637 6.9479 125.926 207.102 353.566 353.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 0.001024 512 90 80 18432 0.364544 0.629344 17.6807 18.7181 18.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 24 40 310 3.2e-05 1024 82 360 0 25.8088 0.012608 791.305 817.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 410 0.000256 4096 110 2120 32000 20.7613 13.9916 394.47 419.093 848.427 848.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1870 0.000256 512 120 440 75200 1.46016 1.70803 20.4902 59.8902 83.6191 83.6915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1740 0.000128 2048 480 6440 133600 18.2163 14.3727 2427.55 418.752 2879 2879.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 390 6.4e-05 4096 110 1680 83200 193.467 55.5397 886.609 1665.45 2801.25 2801.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 0.000256 2048 130 5120 69600 5.86259 7.0505 808.08 209.571 1030.64 1030.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 900 0.000512 512 220 360 27200 1.54739 0.8192 7.26029 44.2361 53.9868 54.0935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1180 0.000128 512 390 240 96000 8.85907 3.40378 19.1752 103.225 134.845 134.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 660 0.000256 2048 210 1960 42400 13.4527 7.0408 248.446 208.52 477.591 477.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 0.001024 512 90 80 18800 0.362336 0.927264 17.9958 19.327 19.3823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 310 3.2e-05 1024 82 360 51200 152.552 26.5239 42.2165 824.561 1046.1 1046.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 410 0.000256 4096 110 2120 31200 20.6981 13.9607 264.605 417.834 717.208 717.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1870 0.000256 512 120 440 74800 1.45402 1.70819 13.9267 52.3363 69.4971 69.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1740 0.000128 2048 480 6440 133600 18.1823 14.3708 1652.11 419.377 2104.15 2104.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 390 6.4e-05 4096 110 1680 76800 193.589 55.0435 559.043 1650.22 2458.09 2458.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 0.000256 2048 130 5120 69200 5.8248 7.01824 546.518 208.943 768.377 768.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 900 0.000512 512 220 360 27200 1.55274 0.821152 5.03731 42.9085 50.4445 50.5528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1180 0.000128 512 390 240 96000 8.85677 3.40419 13.3172 103.394 129.152 129.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 660 0.000256 2048 210 1960 41600 13.3311 6.95715 166.395 206.821 393.631 393.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 0.001024 512 90 80 18600 0.360448 0.634816 18.7288 19.7651 19.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 310 3.2e-05 1024 82 360 51200 152.548 26.501 39.1264 826.689 1045.1 1045.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 410 0.000256 4096 110 2120 30000 20.6467 13.847 221.944 413.782 670.332 670.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1870 0.000256 512 120 440 74400 1.45754 1.70512 12.1733 57.9828 73.3893 73.4682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1740 0.000128 2048 480 6440 132000 18.1973 14.4108 1420.27 416.121 1869.1 1869.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 390 6.4e-05 4096 110 1680 76800 193.751 55.1096 493.881 1649.57 2392.51 2392.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 0.000256 2048 130 5120 69000 5.84842 7.25773 473.377 208.528 695.082 695.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 900 0.000512 512 220 360 26400 1.57878 0.827072 4.60502 43.904 51.0458 51.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1180 0.000128 512 390 240 96000 8.8801 3.40755 11.8302 103.377 127.678 127.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 660 0.000256 2048 210 1960 40800 13.416 6.95885 141.67 207.594 369.77 369.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 0.001024 512 90 80 18600 0.361248 0.559232 17.746 18.7099 18.7669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 310 3.2e-05 1024 82 360 38400 154.523 26.5217 30.32 824.491 1036.11 1036.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 410 0.000256 4096 110 2120 30400 20.5176 13.846 205.613 414.27 654.358 654.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1870 0.000256 512 120 440 74400 1.45408 1.70803 11.2481 58.1395 72.621 72.6971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1740 0.000128 2048 480 6440 132800 18.0919 14.3696 1307.16 417.403 1757.13 1757.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 390 6.4e-05 4096 110 1680 76800 193.316 55.0352 451.031 1649.91 2349.49 2349.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 0.000256 2048 130 5120 68800 5.82042 7.09222 433.14 209.304 655.433 655.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 900 0.000512 512 220 360 25600 1.59392 0.826496 4.29411 44.1229 50.9636 51.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1180 0.000128 512 390 240 89600 9.22394 3.39571 10.2838 103.426 126.51 126.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 660 0.000256 2048 210 1960 41600 13.3376 7.0656 134.144 207.19 361.869 361.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 0.001024 512 90 80 18400 0.36048 0.691456 17.6762 18.7697 18.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 310 3.2e-05 1024 82 360 51200 152.609 26.4765 40.2829 824.545 1044.16 1044.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 410 0.000256 4096 110 2160 31616 20.7081 13.9652 329.752 419.513 784.053 784.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1870 0.000256 512 120 432 75648 1.45203 1.71402 15.8179 60.1187 79.1748 79.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1740 0.000128 2048 480 6432 134144 18.1276 14.3726 2000.51 419.353 2452.47 2452.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 390 6.4e-05 4096 110 1680 97280 187.854 55.5818 1586.04 1676.81 3506.48 3506.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 0.000256 2048 130 5136 69888 5.83053 7.03674 669.839 209.783 892.56 892.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 900 0.000512 512 220 336 27648 1.55507 0.832736 5.91328 44.8039 53.2293 53.3422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1180 0.000128 512 390 240 100352 8.77219 3.40746 27.7431 106.762 146.868 147.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 660 0.000256 2048 210 1968 43776 13.3045 7.10013 209.721 209.807 440.067 440.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1840 0.001024 512 90 96 18752 0.366048 1.57117 18.1631 20.1416 20.1991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 310 3.2e-05 1024 82 336 32768 157.341 26.8195 31.4595 835.734 1051.6 1051.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 410 0.000256 4096 110 2160 31232 20.6824 13.9432 540.817 418.026 993.585 993.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1870 0.000256 512 120 432 75520 1.44934 1.70749 10.3059 59.9045 73.4385 73.5191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1740 0.000128 2048 480 6432 134144 18.1411 14.4636 1283.12 419.161 1734.99 1735.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 390 6.4e-05 4096 110 1680 96256 187.768 55.5418 1507.54 1670.97 3422.02 3422.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1040 0.000256 2048 130 5136 69760 5.82058 7.02669 427.781 209.393 650.094 650.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 900 0.000512 512 220 336 27648 1.55792 0.830592 4.07642 43.4996 50.0923 50.2026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1180 0.000128 512 390 240 100352 8.77213 3.41283 27.3847 104.593 144.353 144.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 660 0.000256 2048 210 1968 43520 13.2838 7.15162 134.1 209.064 363.729 363.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1840 0.001024 512 90 96 18688 0.362432 1.56634 17.9564 19.9272 19.9834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 310 3.2e-05 1024 82 336 32768 157.495 26.8718 31.122 835.213 1050.95 1051.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 410 0.000256 4096 110 2160 31488 20.6766 13.956 538.545 418.812 992.102 992.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1870 0.000256 512 120 432 75456 1.44966 1.70422 8.60019 59.0286 70.8536 70.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1740 0.000128 2048 480 6432 133632 18.0834 14.336 1061.56 418.483 1512.57 1512.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 390 6.4e-05 4096 110 1680 95232 187.38 55.3288 1553.94 1664.75 3461.59 3461.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1040 0.000256 2048 130 5136 69696 5.8201 7.03488 355.054 209.439 577.418 577.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 900 0.000512 512 220 336 26880 1.55187 0.818848 3.41917 44.3039 50.2182 50.3278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1180 0.000128 512 390 240 98304 8.68746 3.39514 26.8205 103.228 142.313 142.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 660 0.000256 2048 210 1968 43008 13.279 6.99392 110.118 208.435 338.958 339.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1840 0.001024 512 90 96 18624 0.362496 1.55062 17.9549 19.9098 19.9661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 310 3.2e-05 1024 82 336 24576 156.899 26.7499 23.4933 824.132 1031.52 1031.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 410 0.000256 4096 110 2160 31520 20.7994 13.9933 315.984 419.16 770.047 770.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1870 0.000256 512 120 432 75600 1.46106 1.71555 15.2391 60.1854 78.6744 78.7497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1740 0.000128 2048 480 6432 134080 18.2275 14.3892 1936.41 418.978 2388.12 2388.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 390 6.4e-05 4096 110 1680 97280 188.483 55.7008 1325.32 1675.71 3245.4 3245.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 0.000256 2048 130 5136 69840 5.85747 7.10698 649.174 209.607 871.819 871.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 900 0.000512 512 220 336 27200 1.56176 0.827744 5.66112 44.7564 52.9345 53.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1180 0.000128 512 390 240 101120 8.79824 3.41946 17.9892 104.891 135.281 135.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 660 0.000256 2048 210 1968 43840 13.3652 7.05693 202.86 209.633 433.045 433.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 0.001024 512 90 96 18760 0.365792 0.83616 19.2894 20.5328 20.5925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 310 3.2e-05 1024 82 336 35840 157.627 26.9399 31.9924 837.706 1054.52 1054.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 410 0.000256 4096 110 2160 31040 20.657 13.9521 204.261 417.761 656.742 656.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1870 0.000256 512 120 432 75360 1.45197 1.70944 10.0478 58.4417 71.7227 71.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1740 0.000128 2048 480 6432 134080 18.129 14.3927 1268.16 419.178 1719.97 1720.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 390 6.4e-05 4096 110 1680 97280 188.157 55.6775 1227.53 1675.92 3147.48 3147.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 0.000256 2048 130 5136 69600 5.83066 7.04416 422.262 210.093 645.303 645.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 900 0.000512 512 220 336 26880 1.54797 0.818368 3.79085 44.19 50.4783 50.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1180 0.000128 512 390 240 99840 8.86829 3.41952 14.1461 104.945 131.57 131.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 660 0.000256 2048 210 1968 42880 13.264 7.01366 130.624 208.07 359.105 359.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 0.001024 512 90 96 18720 0.364544 0.5632 17.856 18.8279 18.8908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 310 3.2e-05 1024 82 336 30720 158.888 26.9705 27.3876 837.956 1051.46 1051.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 410 0.000256 4096 110 2160 31200 20.7258 13.9612 167.321 418.263 620.38 620.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1870 0.000256 512 120 432 75360 1.46022 1.71107 8.436 58.4989 70.1767 70.2522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1740 0.000128 2048 480 6432 133920 18.1805 14.4507 1033.43 419.146 1485.31 1485.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 390 6.4e-05 4096 110 1680 96000 188.381 55.6555 1298.53 1670.39 3213.14 3213.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 0.000256 2048 130 5136 69600 5.85248 7.05158 346.837 209.801 569.615 569.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 900 0.000512 512 220 336 26880 1.55683 0.819808 3.25315 44.3767 50.1358 50.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1180 0.000128 512 390 240 96000 8.85882 3.39968 24.0313 103.328 139.8 139.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 660 0.000256 2048 210 1968 43200 13.3517 7.02259 108.29 209.185 337.982 338.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 0.001024 512 90 96 18600 0.362624 0.505408 19.0936 20.0013 20.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 310 3.2e-05 1024 82 336 15360 159.401 26.4929 13.9059 824.965 1025 1025.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 410 0.000256 4096 110 2160 31488 20.6873 13.9688 436.502 418.611 889.881 889.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1870 0.000256 512 120 432 75552 1.45437 1.70986 21.1791 59.8273 84.2462 84.3243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1740 0.000128 2048 480 6432 134016 18.1104 14.3974 2694.15 418.932 3145.7 3145.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 390 6.4e-05 4096 110 1680 96768 187.825 55.6748 1149.13 1672.96 3065.8 3065.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 0.000256 2048 130 5136 69792 5.83088 7.03581 899.851 209.593 1122.38 1122.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 900 0.000512 512 220 336 27264 1.55856 0.828928 7.9432 44.5682 55.029 55.1383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1180 0.000128 512 390 240 99840 8.75891 3.41037 23.205 104.237 139.798 139.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 660 0.000256 2048 210 1968 43776 13.2972 7.05728 283.268 209.357 513.116 513.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 0.001024 512 90 96 18720 0.364544 1.17475 18.0619 19.6436 19.7014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 310 3.2e-05 1024 82 336 30720 157.179 26.7628 39.1467 832.581 1055.92 1056.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 410 0.000256 4096 110 2160 31488 20.6676 13.9577 277.311 418.711 730.755 730.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1870 0.000256 512 120 432 75456 1.44998 1.70618 13.7269 59.7676 76.724 76.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1740 0.000128 2048 480 6432 133632 18.0948 14.3421 1687.69 418.372 2138.6 2138.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 390 6.4e-05 4096 110 1680 95232 187.116 55.3431 1751.54 1664.88 3659.07 3659.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 0.000256 2048 130 5136 69696 5.81971 7.14118 566.905 209.375 789.313 789.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 900 0.000512 512 220 336 26880 1.5512 0.819616 5.2407 44.2987 52.0364 52.1485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1180 0.000128 512 390 240 98304 8.68656 3.40154 16.8018 103.198 132.279 132.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 660 0.000256 2048 210 1968 43008 13.283 6.98429 175.491 208.373 404.26 404.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 0.001024 512 90 96 18624 0.362496 0.752608 17.9514 19.1091 19.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 310 3.2e-05 1024 82 336 24576 156.608 26.4309 30.8353 825.797 1039.91 1040.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 410 0.000256 4096 110 2160 31104 20.6778 13.9584 218.877 418.355 671.98 672.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1870 0.000256 512 120 432 75168 1.45155 1.70762 11.1865 59.4998 73.9179 73.9927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1740 0.000128 2048 480 6432 133632 18.1216 14.3784 1362.6 419.432 1814.64 1814.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 390 6.4e-05 4096 110 1680 92160 187.972 55.1876 1648.68 1657.99 3550.02 3550.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 0.000256 2048 130 5136 69408 5.81475 7.02669 458.229 209.206 680.35 680.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 900 0.000512 512 220 336 26496 1.54336 0.810272 4.26154 44.0632 50.805 50.9126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1180 0.000128 512 390 240 96768 8.66253 3.38493 18.1677 102.304 132.702 132.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 660 0.000256 2048 210 1968 42624 13.2416 6.96934 140.164 207.802 368.304 368.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 0.001024 512 90 96 18576 0.362592 0.612736 17.7881 18.8052 18.8627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 310 3.2e-05 1024 82 336 18432 156.396 26.2554 23.8623 816.543 1023.3 1023.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 410 0.000256 4096 110 2160 30720 20.6541 13.9341 184.124 417.171 635.996 636.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1870 0.000256 512 120 432 74880 1.45408 1.70982 9.37366 58.085 70.7002 70.7911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1740 0.000128 2048 480 6432 133632 18.101 14.3514 1152.68 418.637 1603.87 1603.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 390 6.4e-05 4096 110 1680 92160 186.367 54.9385 1632.33 1649 3522.83 3523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 0.000256 2048 130 5136 69120 5.80995 7.0713 384.866 208.617 606.437 606.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 900 0.000512 512 220 336 26112 1.5761 0.818752 3.45699 43.1555 49.1313 49.2453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1180 0.000128 512 390 240 98304 8.69965 3.39949 16.6765 103.266 132.227 132.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 660 0.000256 2048 210 1968 41472 13.31 7.12685 116.758 206.581 343.906 344.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 0.001024 512 90 96 18432 0.362496 0.52224 17.7296 18.6564 18.7159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 310 3.2e-05 1024 82 336 24576 156.69 26.442 30.9257 838.237 1052.53 1052.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 410 0.000256 4096 110 2160 31360 20.7789 13.9842 403.867 419 857.739 857.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1870 0.000256 512 120 432 75600 1.46022 1.7088 19.7408 58.8191 81.8 81.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1740 0.000128 2048 480 6432 133952 18.1994 14.3793 2489.43 419.374 2941.49 2941.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 390 6.4e-05 4096 110 1680 96768 188.205 55.7162 1062.79 1675.06 2981.97 2982.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 0.000256 2048 130 5136 69776 5.85389 7.06579 830.947 209.829 1053.77 1053.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 900 0.000512 512 220 336 27328 1.56797 0.83328 7.42998 43.678 53.6402 53.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1180 0.000128 512 390 240 100352 8.82413 3.41773 19.7415 104.847 137.011 137.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 660 0.000256 2048 210 1968 43456 13.3756 7.03709 259.364 209.56 489.467 489.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 0.001024 512 90 96 18704 0.363808 1.08678 18.0716 19.5638 19.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 310 3.2e-05 1024 82 336 35840 157.277 26.9612 39.738 840.71 1064.94 1065.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 410 0.000256 4096 110 2160 31360 20.7016 13.9715 257.632 418.897 711.315 711.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1870 0.000256 512 120 432 75488 1.45418 1.70803 12.9801 52.4744 68.6879 68.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1740 0.000128 2048 480 6432 133504 18.1066 14.404 1570.31 418.524 2021.45 2021.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 390 6.4e-05 4096 110 1680 96768 187.812 55.6585 678.87 1673.07 2595.59 2595.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 0.000256 2048 130 5136 69664 5.8327 7.08205 524.811 210.206 748.006 748.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 900 0.000512 512 220 336 26880 1.55699 0.821248 4.81683 44.1777 51.4994 51.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1180 0.000128 512 390 240 96768 8.84221 3.40064 15.5851 103.585 131.595 131.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 660 0.000256 2048 210 1968 43008 13.4064 7.06707 162.993 209.497 393.092 393.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 0.001024 512 90 96 18592 0.363968 0.704032 18.9573 20.0676 20.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 310 3.2e-05 1024 82 336 28672 156.615 26.5585 32.3742 826.884 1042.67 1042.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 410 0.000256 4096 110 2160 30912 20.7982 13.9885 208.784 419.263 662.948 663.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1870 0.000256 512 120 432 75264 1.45914 1.70979 10.6843 59.7716 73.6985 73.7723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1740 0.000128 2048 480 6432 133728 18.1666 14.3861 1295.15 418.738 1746.54 1746.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 390 6.4e-05 4096 110 1680 96768 188.265 55.7268 561.35 1673.61 2479.13 2479.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 0.000256 2048 130 5136 69552 5.85728 7.05338 432.282 209.658 654.926 655.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 900 0.000512 512 220 336 25536 1.54861 0.800096 3.86611 43.6664 50.0069 50.1159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1180 0.000128 512 390 240 96768 9.02758 3.41402 14.0031 104.831 131.462 131.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 660 0.000256 2048 210 1968 43008 13.4778 7.11584 133.935 209.683 364.344 364.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 0.001024 512 90 96 18480 0.3608 0.673152 17.9138 18.9885 19.0444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 310 3.2e-05 1024 82 336 21504 160.25 26.918 24.6006 836.688 1048.69 1048.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 410 0.000256 4096 110 2160 30464 20.4741 13.835 183.125 414.669 632.214 632.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1870 0.000256 512 120 432 74816 1.44934 1.69869 9.61085 57.8679 70.6954 70.7689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1740 0.000128 2048 480 6432 133504 18.0713 14.338 1159.28 418.798 1610.59 1610.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 390 6.4e-05 4096 110 1680 93184 186.672 55.0646 1479.71 1654.4 3376.04 3376.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 0.000256 2048 130 5136 68992 5.79805 7.00026 388.957 208.557 610.385 610.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 900 0.000512 512 220 336 25088 1.55616 0.800768 3.64691 42.6681 48.8005 48.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1180 0.000128 512 390 240 93184 8.71053 3.36525 15.2519 101.247 128.756 128.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 660 0.000256 2048 210 1968 41216 13.3724 6.94797 117.399 207.381 345.231 345.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 0.001024 512 90 96 18368 0.36192 0.617024 17.7523 18.7737 18.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 14 48 310 3.2e-05 1024 82 336 0 26.2268 0.004096 807.805 834.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 410 0.000256 4096 110 2160 31232 20.6685 13.9364 389.057 418.347 842.116 842.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1870 0.000256 512 120 432 75520 1.45203 1.70803 19.6315 58.7257 81.5867 81.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1740 0.000128 2048 480 6432 134144 18.131 14.4011 2345.71 419.481 2797.82 2797.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 390 6.4e-05 4096 110 1680 96256 187.704 55.5356 1026 1671.65 2941.08 2941.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 0.000256 2048 130 5136 69760 5.8329 7.0287 785.553 209.543 1008.03 1008.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 900 0.000512 512 220 336 27648 1.55603 0.832736 7.33578 44.651 54.5004 54.6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1180 0.000128 512 390 240 100352 8.77562 3.40992 19.4104 104.678 136.459 136.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 660 0.000256 2048 210 1968 43520 13.2883 7.06742 250.481 209.228 480.197 480.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 0.001024 512 90 96 18688 0.36272 1.072 19.0115 20.4902 20.5476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 310 3.2e-05 1024 82 336 32768 157.506 26.8257 30.2093 835.906 1050.69 1050.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 410 0.000256 4096 110 2160 31232 20.6914 13.9448 252.92 418.659 706.332 706.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1870 0.000256 512 120 432 75264 1.44982 1.70627 12.6451 52.4428 68.3121 68.3876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1740 0.000128 2048 480 6432 133632 18.0872 14.5019 1472.41 418.24 1923.35 1923.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 390 6.4e-05 4096 110 1680 94208 188.967 55.5523 653.839 1672.43 2570.98 2571.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 0.000256 2048 130 5136 69632 5.8175 7.0201 498.716 209.355 720.978 721.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 900 0.000512 512 220 336 27648 1.56026 0.832992 4.8535 43.3236 50.6926 50.8035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1180 0.000128 512 390 240 98304 8.89398 3.40442 12.37 104.708 129.556 129.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 660 0.000256 2048 210 1968 43008 13.3613 7.044 160.74 209.375 390.65 390.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 0.001024 512 90 96 18560 0.360992 0.754016 18.9317 20.0883 20.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 310 3.2e-05 1024 82 336 32768 157.457 26.8247 33.1606 835.844 1053.53 1053.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 410 0.000256 4096 110 2160 30720 20.652 13.9286 209.726 417.581 661.997 662.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1870 0.000256 512 120 432 74880 1.44819 1.70051 10.5846 59.2833 73.0899 73.1652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1740 0.000128 2048 480 6432 133632 18.0996 14.4295 1208.98 419.043 1660.65 1660.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 390 6.4e-05 4096 110 1680 92160 186.39 54.9331 538.65 1650.07 2430.23 2430.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 0.000256 2048 130 5136 69120 5.79421 7.00211 405.708 208.808 627.384 627.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 900 0.000512 512 220 336 26112 1.57562 0.821248 3.84995 42.9073 49.2804 49.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1180 0.000128 512 390 240 98304 8.71347 3.39968 10.4008 103.365 126.057 126.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 660 0.000256 2048 210 1968 41472 13.3014 6.94253 130.58 206.773 357.723 357.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 0.001024 512 90 96 18432 0.360992 0.587392 16.5544 17.5439 17.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 310 3.2e-05 1024 82 336 24576 156.709 26.4376 25.1334 824.852 1033.38 1033.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 410 0.000256 4096 110 2160 30720 20.7258 13.9592 184.971 419.378 639.144 639.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1870 0.000256 512 120 432 75264 1.46157 1.70803 9.49382 58.5162 71.255 71.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1740 0.000128 2048 480 6432 133120 18.1084 14.4056 1067.03 418.621 1518.27 1518.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 390 6.4e-05 4096 110 1680 90112 190.873 55.5428 465.064 1672.72 2384.39 2384.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 0.000256 2048 130 5136 69632 5.82646 7.03283 361.527 209.716 584.175 584.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 900 0.000512 512 220 336 24576 1.53315 0.7792 3.54906 43.1359 49.1277 49.2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1180 0.000128 512 390 240 98304 8.92045 3.40944 12.247 104.807 129.569 129.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 660 0.000256 2048 210 1968 43008 13.4001 7.05594 119.438 209.749 349.769 349.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 0.001024 512 90 96 18432 0.362208 0.662336 17.8811 18.9495 19.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 310 3.2e-05 1024 82 336 32768 157.576 26.828 33.0092 836.126 1053.78 1053.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 410 0.000256 4096 110 2160 31392 20.7903 13.9944 386.602 419.56 841.066 841.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1870 0.000256 512 120 432 75600 1.4601 1.7103 19.0287 58.888 81.1556 81.2319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1740 0.000128 2048 480 6432 133920 18.176 14.3508 2366.47 419.287 2818.4 2818.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 390 6.4e-05 4096 110 1680 94464 189.007 55.6135 990.569 1670.14 2905.52 2905.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 0.000256 2048 130 5136 69840 5.85773 7.05946 791.378 209.799 1014.17 1014.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 900 0.000512 512 220 336 27072 1.55965 0.822784 7.29107 44.5937 54.3949 54.5029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1180 0.000128 512 390 240 99072 8.7399 3.40941 19.0907 103.809 135.232 135.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 660 0.000256 2048 210 1968 43200 13.353 7.01997 244.91 209.055 474.47 474.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 0.001024 512 90 96 18720 0.362272 1.06672 19.0329 20.5041 20.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 310 3.2e-05 1024 82 336 27648 157.034 26.6035 24.6837 828.914 1037.48 1037.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 410 0.000256 4096 110 2160 31104 20.6881 13.951 266.49 418.366 719.602 719.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1870 0.000256 512 120 432 75168 1.44992 1.70627 13.2454 59.6889 76.1612 76.2349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1740 0.000128 2048 480 6432 133632 18.1217 14.3524 1637.95 419.445 2089.97 2090.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 390 6.4e-05 4096 110 1680 92160 187.898 55.1784 669.76 1658.41 2571.43 2571.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 0.000256 2048 130 5136 69408 5.82051 7.02259 545.303 209.203 767.422 767.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 900 0.000512 512 220 336 26496 1.54067 0.806912 5.01482 43.7927 51.2832 51.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1180 0.000128 512 390 240 96768 8.67187 3.38448 12.7167 102.302 127.251 127.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 660 0.000256 2048 210 1968 42624 13.2382 6.95965 168.519 207.682 396.528 396.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 0.001024 512 90 96 18576 0.360928 0.726976 17.7877 18.9193 18.9727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 310 3.2e-05 1024 82 336 18432 156.429 26.2519 15.9327 816.563 1015.41 1015.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 410 0.000256 4096 110 2160 31104 20.7356 13.9732 226.131 418.446 679.394 679.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1870 0.000256 512 120 432 75168 1.45613 1.70806 11.3149 58.5051 73.0534 73.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1740 0.000128 2048 480 6432 133056 18.1488 14.3688 1384.48 417.787 1834.89 1834.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 390 6.4e-05 4096 110 1680 89856 191.281 55.6286 554.126 1669.66 2470.89 2471.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 0.000256 2048 130 5136 69552 5.84106 7.03254 464.024 209.249 686.222 686.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 900 0.000512 512 220 336 25920 1.56979 0.80896 4.29478 43.8215 50.6192 50.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1180 0.000128 512 390 240 96768 8.69715 3.38739 11.0028 102.274 125.542 125.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 660 0.000256 2048 210 1968 43200 13.4032 7.06064 145.791 209.28 375.662 375.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 0.001024 512 90 96 18576 0.362208 0.704512 17.9446 19.0537 19.1108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 18 48 310 3.2e-05 1024 82 336 0 26.2755 0.012352 815.978 842.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 410 0.000256 4096 110 2160 29952 20.6198 13.865 218.146 415.724 668.462 668.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1870 0.000256 512 120 432 74880 1.44794 1.7057 11.2374 59.3665 73.8303 73.9057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1740 0.000128 2048 480 6432 132480 18.0875 14.4056 1384.03 417.962 1834.59 1834.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 390 6.4e-05 4096 110 1680 82944 188.646 54.6247 516.174 1632.87 2392.5 2392.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 0.000256 2048 130 5136 69120 5.81837 7.03488 462.273 209.435 684.635 684.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 900 0.000512 512 220 336 25344 1.51421 0.780288 4.09392 42.0791 48.5948 48.6983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1180 0.000128 512 390 240 92160 8.50547 3.348 10.8381 99.2332 122.111 122.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 660 0.000256 2048 210 1968 41472 13.093 6.89683 139.931 204.821 364.869 364.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 0.001024 512 90 96 18432 0.362496 0.628672 18.5987 19.6336 19.6872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 18 48 310 3.2e-05 1024 82 336 0 25.8111 0.01248 791.327 817.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 410 0.000256 4096 110 2160 31040 20.6584 13.946 377.122 417.697 829.538 829.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1870 0.000256 512 120 432 75360 1.45213 1.71139 18.5953 58.6689 80.4987 80.5745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1740 0.000128 2048 480 6432 134080 18.15 14.3811 2340.72 419.123 2792.48 2792.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 390 6.4e-05 4096 110 1680 97280 188.075 55.6701 1010.63 1676.18 2930.75 2930.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 0.000256 2048 130 5136 69600 5.81686 7.0816 778.012 209.308 1000.29 1000.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 900 0.000512 512 220 336 26880 1.54419 0.81552 7.0615 44.2965 53.8467 53.9598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1180 0.000128 512 390 240 99840 8.86813 3.41581 18.7326 104.93 136.135 136.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 660 0.000256 2048 210 1968 42880 13.2712 7.00262 240.798 208.043 469.247 469.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 0.001024 512 90 96 18720 0.364672 1.01581 19.0216 20.4458 20.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 310 3.2e-05 1024 82 336 30720 158.615 26.9187 25.1556 840.858 1051.79 1051.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 410 0.000256 4096 110 2160 30720 20.5997 13.8656 268.706 416.797 720.076 720.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1870 0.000256 512 120 432 75200 1.4488 1.70282 13.5476 59.5991 76.37 76.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1740 0.000128 2048 480 6432 133120 18.0533 14.3442 1669.99 418.009 2120.5 2120.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 390 6.4e-05 4096 110 1680 97280 187.837 55.5781 723.012 1677.66 2644.27 2644.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 0.000256 2048 130 5136 69440 5.79584 7.01898 557.165 209.29 779.347 779.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 900 0.000512 512 220 336 26880 1.55178 0.817632 5.0791 44.1195 51.698 51.8083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1180 0.000128 512 390 240 97280 8.74723 3.39968 13.1818 103.365 128.876 129.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 660 0.000256 2048 210 1968 42240 13.1749 7.09325 171.083 206.735 398.21 398.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 0.001024 512 90 96 18560 0.360608 0.816416 17.705 18.9247 18.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 310 3.2e-05 1024 82 336 20480 157.734 26.4293 16.8669 824.998 1026.28 1026.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 410 0.000256 4096 110 2160 30720 20.7232 13.9735 221.579 418.556 674.943 675.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1870 0.000256 512 120 432 74880 1.44835 1.70547 11.2701 58.5638 73.0585 73.1343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1740 0.000128 2048 480 6432 133440 18.1066 14.379 1382.33 417.832 1832.76 1832.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 390 6.4e-05 4096 110 1680 92160 186.458 55.0189 566.908 1649.12 2457.69 2457.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 0.000256 2048 130 5136 69120 5.82666 7.04282 458.067 209.304 680.317 680.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 900 0.000512 512 220 336 26880 1.55645 0.822496 4.45312 44.1671 51.1292 51.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1180 0.000128 512 390 240 92160 9.07222 3.40051 10.5032 103.319 126.479 126.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 660 0.000256 2048 210 1968 42240 13.2261 6.9393 141.297 206.753 368.35 368.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 0.001024 512 90 96 18480 0.361312 0.720224 17.686 18.8105 18.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 20 48 310 3.2e-05 1024 82 336 0 26.4704 0.012288 824.228 850.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 410 0.000256 4096 110 2160 29440 20.5984 13.8255 200.077 414.184 648.792 648.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1870 0.000256 512 120 432 74880 1.44954 1.69987 10.3624 59.0234 72.6065 72.6782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1740 0.000128 2048 480 6432 131840 18.0645 14.3055 1270.83 416.87 1720.18 1720.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 390 6.4e-05 4096 110 1680 92160 186.459 54.963 530.013 1650.85 2422.48 2422.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 0.000256 2048 130 5136 69120 5.80019 7.05523 427.136 208.838 648.906 648.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 900 0.000512 512 220 336 25600 1.59258 0.823296 4.04083 42.9952 49.5778 49.6845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1180 0.000128 512 390 240 92160 9.06333 3.4016 10.423 103.456 126.53 126.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 660 0.000256 2048 210 1968 40960 13.3601 6.94074 129.734 207.142 357.308 357.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 0.001024 512 90 96 18240 0.357344 0.640288 17.6065 18.6461 18.7022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 20 48 310 3.2e-05 1024 82 336 0 26.4376 0.012288 825.028 851.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 410 0.000256 4096 110 2150 32000 20.6411 13.9616 346.776 419.564 801.055 801.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1870 0.000256 512 120 450 75520 1.44915 1.70829 17.1459 59.174 79.5497 79.6219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1740 0.000128 2048 480 6450 133760 18.0985 14.3818 2107.65 419.404 2559.64 2559.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 390 6.4e-05 4096 110 1700 98304 187.4 55.5984 1614.93 1677.35 3535.48 3535.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 0.000256 2048 130 5150 69824 5.83584 7.08579 700.193 209.811 922.999 923.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 900 0.000512 512 220 350 27136 1.55994 0.83024 6.37962 43.8418 52.7408 52.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1180 0.000128 512 390 250 110592 8.19475 3.41053 31.4106 104.655 147.853 147.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 660 0.000256 2048 210 2000 43264 13.373 7.10784 221.722 209.835 452.174 452.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1840 0.001024 512 90 100 18720 0.364576 1.59862 18.1235 20.1287 20.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 310 3.2e-05 1024 82 350 24576 159.368 26.8124 25.4279 835.823 1047.68 1047.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 410 0.000256 4096 110 2150 31744 20.6266 13.9435 536.444 418.31 989.437 989.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1870 0.000256 512 120 450 75392 1.45168 1.70394 11.146 59.0019 73.3776 73.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1740 0.000128 2048 480 6450 133632 18.1245 14.334 1335.8 419.445 1787.81 1787.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 390 6.4e-05 4096 110 1700 96256 187.808 55.5369 1523.4 1671.57 3438.52 3438.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1040 0.000256 2048 130 5150 69632 5.83101 7.03261 444.49 209.523 666.949 667.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 900 0.000512 512 220 350 27136 1.56842 0.8312 4.34752 43.6735 50.5455 50.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1180 0.000128 512 390 250 110592 8.21216 3.40992 31.0978 104.664 147.572 147.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 660 0.000256 2048 210 2000 43008 13.3523 7.02054 140.091 209.213 369.809 369.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1840 0.001024 512 90 100 18688 0.3624 1.5913 18.0843 20.0821 20.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 310 3.2e-05 1024 82 350 24576 159.697 26.8247 25.3675 835.781 1047.92 1048.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 410 0.000256 4096 110 2150 31872 20.6388 13.9525 532.104 419.166 985.973 986.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1870 0.000256 512 120 450 75264 1.45283 1.70672 9.21562 60.0992 72.5471 72.6323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1740 0.000128 2048 480 6450 133248 18.077 14.3473 1095.62 418.84 1546.99 1547.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 390 6.4e-05 4096 110 1700 95232 187.434 55.3431 1556.49 1666.16 3465.62 3465.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1040 0.000256 2048 130 5150 69696 5.81632 7.04253 366.359 209.618 588.915 588.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 900 0.000512 512 220 350 26112 1.56986 0.819168 3.47418 44.4016 50.3942 50.4995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1180 0.000128 512 390 250 107520 8.18282 3.39763 30.582 103.307 145.654 145.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 660 0.000256 2048 210 2000 42240 13.3883 6.98947 113.255 208.607 342.367 342.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1840 0.001024 512 90 100 18624 0.363232 1.58675 17.9861 19.9777 20.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 310 3.2e-05 1024 82 350 12288 159.583 26.4296 12.9284 825.915 1025.1 1025.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 410 0.000256 4096 110 2150 32000 20.7382 13.9899 319.118 419.55 773.51 773.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1870 0.000256 512 120 450 75520 1.45702 1.71018 16.0055 60.2289 79.4729 79.5467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1740 0.000128 2048 480 6450 133760 18.2013 14.3705 1955.13 419.372 2407.19 2407.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 390 6.4e-05 4096 110 1700 98560 187.735 55.6995 1343.6 1676.93 3264.16 3264.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 0.000256 2048 130 5150 69840 5.8592 7.05126 653.015 209.809 875.812 875.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 900 0.000512 512 220 350 26880 1.57094 0.827232 5.90179 44.794 53.2243 53.3316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1180 0.000128 512 390 250 111360 8.21747 3.4168 20.576 104.99 137.379 137.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 660 0.000256 2048 210 2000 43200 13.4434 7.05354 205.049 209.926 435.599 435.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 0.001024 512 90 100 18720 0.364448 0.87824 18.162 19.4462 19.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 310 3.2e-05 1024 82 350 25600 160.011 26.9599 22.9725 838.493 1048.68 1048.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 410 0.000256 4096 110 2150 31680 20.5757 13.9524 204.415 417.766 656.818 656.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1870 0.000256 512 120 450 75360 1.45178 1.70944 10.4448 58.5211 72.2007 72.2752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1740 0.000128 2048 480 6450 133760 18.133 14.3995 1257.77 419.194 1709.61 1709.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 390 6.4e-05 4096 110 1700 97280 188.235 55.6636 1233.02 1675.89 3153.01 3153.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 0.000256 2048 130 5150 69600 5.82602 7.03446 418.164 209.338 640.432 640.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 900 0.000512 512 220 350 26240 1.56563 0.8192 3.85219 44.3873 50.756 50.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1180 0.000128 512 390 250 110080 8.28099 3.41901 16.0702 106.615 134.565 134.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 660 0.000256 2048 210 2000 42240 13.3555 7.06096 129.288 208.076 357.906 358.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 0.001024 512 90 100 18640 0.364256 0.581632 17.9368 18.9268 18.9809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 310 3.2e-05 1024 82 350 20480 160.482 26.9267 18.2582 837.939 1043.85 1044.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 410 0.000256 4096 110 2150 31680 20.6675 13.9633 170.741 417.916 623.404 623.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1870 0.000256 512 120 450 75360 1.46106 1.70813 8.81859 58.4758 70.5317 70.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1740 0.000128 2048 480 6450 133440 18.1674 14.4177 1041.62 418.805 1493.12 1493.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 390 6.4e-05 4096 110 1700 96000 188.313 55.6157 1299.13 1669.02 3212.28 3212.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 0.000256 2048 130 5150 69600 5.85549 7.07587 350.61 209.629 573.246 573.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 900 0.000512 512 220 350 25920 1.5799 0.81936 3.28275 43.3824 49.1916 49.3037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1180 0.000128 512 390 250 107520 8.21088 3.40147 27.7106 103.241 142.744 142.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 660 0.000256 2048 210 2000 42240 13.4636 7.03754 108.793 209.014 338.442 338.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 0.001024 512 90 100 18600 0.364544 0.52544 17.0003 17.9309 17.9873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 310 3.2e-05 1024 82 350 15360 159.542 26.5049 13.9363 824.276 1024.51 1024.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 410 0.000256 4096 110 2150 31360 20.5701 13.8749 455.086 416.725 906.367 906.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1870 0.000256 512 120 450 75200 1.44998 1.70563 7.65574 59.8047 70.6902 70.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1740 0.000128 2048 480 6450 133120 18.0654 14.3408 895.627 417.932 1346.07 1346.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 390 6.4e-05 4096 110 1700 97280 188.07 55.5942 1296.3 1677.86 3218.02 3218.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1040 0.000256 2048 130 5150 69440 5.8119 7.02678 300.185 209.243 522.34 522.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 900 0.000512 512 220 350 25600 1.58451 0.820704 2.87373 44.4069 49.815 49.9225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1180 0.000128 512 390 250 107520 8.17994 3.39174 27.095 103.357 142.203 142.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 660 0.000256 2048 210 2000 40960 13.313 6.94038 90.7259 206.692 317.798 317.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1840 0.001024 512 90 100 18560 0.364544 1.42336 17.8335 19.6625 19.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 50 310 3.2e-05 1024 82 350 0 26.4329 0.004576 824.799 851.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 410 0.000256 4096 110 2150 31872 20.631 13.9709 431.531 418.954 885.199 885.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1870 0.000256 512 120 450 75456 1.45414 1.70803 21.6299 58.8148 83.6785 83.7546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1740 0.000128 2048 480 6450 133632 18.1069 14.3792 2662.79 419.263 3114.65 3114.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 390 6.4e-05 4096 110 1700 98304 186.828 55.6653 1149.51 1674.29 3066.49 3066.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 0.000256 2048 130 5150 69792 5.82954 7.1167 889.171 209.753 1111.95 1112.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 900 0.000512 512 220 350 26880 1.56605 0.825792 8.03341 44.6681 55.2188 55.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1180 0.000128 512 390 250 110592 8.13162 3.40858 26.1303 104.32 142.18 142.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 660 0.000256 2048 210 2000 43008 13.392 7.04109 278.455 209.523 508.541 508.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 0.001024 512 90 100 18720 0.364544 1.20422 18.1003 19.7104 19.7659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 310 3.2e-05 1024 82 350 18432 159.985 26.7581 23.5056 833.211 1043.7 1043.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 410 0.000256 4096 110 2150 31872 20.6027 13.9571 270.97 419.158 724.8 724.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1870 0.000256 512 120 450 75264 1.44794 1.70803 13.793 58.7555 75.7753 75.8516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1740 0.000128 2048 480 6450 133248 18.0808 14.3395 1650.2 418.826 2101.55 2101.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 390 6.4e-05 4096 110 1700 95232 187.138 55.3475 1707.5 1666.13 3616.3 3616.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 0.000256 2048 130 5150 69696 5.81734 7.12909 553.289 209.605 775.914 775.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 900 0.000512 512 220 350 26112 1.56829 0.817152 4.82342 44.4015 51.7363 51.8431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1180 0.000128 512 390 250 107520 8.16701 3.39472 18.7216 103.317 133.78 133.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 660 0.000256 2048 210 2000 42240 13.3688 7.00224 170.194 208.596 399.291 399.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 0.001024 512 90 100 18624 0.36256 0.764704 17.8831 19.0521 19.1096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 310 3.2e-05 1024 82 350 12288 159.494 26.4253 15.5908 824.801 1026.56 1026.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 410 0.000256 4096 110 2150 31680 20.6168 13.9573 219.311 418.444 672.436 672.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1870 0.000256 512 120 450 75168 1.45219 1.70419 11.3668 60.5655 75.1608 75.2355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1740 0.000128 2048 480 6450 133632 18.1385 14.3655 1349.34 419.53 1801.48 1801.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 390 6.4e-05 4096 110 1700 92160 187.871 55.1858 1620.54 1658.91 3522.7 3522.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 0.000256 2048 130 5150 69408 5.82112 7.03488 450.911 209.257 673.096 673.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 900 0.000512 512 220 350 25344 1.5744 0.807808 4.03114 44.1408 50.6844 50.7938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1180 0.000128 512 390 250 105984 8.14054 3.38938 20.0302 102.321 134.066 134.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 660 0.000256 2048 210 2000 41472 13.3724 6.96525 137.346 207.733 365.546 365.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 0.001024 512 90 100 18576 0.364544 0.625088 19.0039 20.0357 20.0913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 12 50 310 3.2e-05 1024 82 350 0 26.5601 0.004096 818.678 845.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 410 0.000256 4096 110 2150 31488 20.5854 13.9261 185.38 417.622 637.626 637.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1870 0.000256 512 120 450 74880 1.44998 1.7015 9.67747 58.1825 71.082 71.1578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1740 0.000128 2048 480 6450 132864 18.1117 14.3379 1142.33 419.087 1593.98 1594.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 390 6.4e-05 4096 110 1700 92160 186.412 54.9348 1595.82 1650.14 3487.51 3487.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 0.000256 2048 130 5150 69120 5.80403 7.03504 382.892 208.835 604.64 604.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 900 0.000512 512 220 350 26112 1.57843 0.821504 3.56573 44.3092 50.4006 50.5135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1180 0.000128 512 390 250 104448 8.35872 3.39696 17.8871 103.378 133.208 133.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 660 0.000256 2048 210 2000 41472 13.2898 6.93802 117.702 206.797 344.86 344.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 0.001024 512 90 100 18432 0.3608 0.537952 17.7644 18.7057 18.7646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 50 310 3.2e-05 1024 82 350 0 26.4369 0.004096 825.02 851.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 410 0.000256 4096 110 2150 31808 20.7119 13.9845 394.289 418.654 847.755 847.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1870 0.000256 512 120 450 75488 1.45878 1.71318 20.0099 58.7753 82.0288 82.1021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1740 0.000128 2048 480 6450 133728 18.1912 14.3627 2445.71 419.024 2897.4 2897.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 390 6.4e-05 4096 110 1700 98560 187.05 55.7157 1061.11 1673.32 2977.39 2977.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 0.000256 2048 130 5150 69776 5.85811 7.05715 814.864 209.657 1037.51 1037.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 900 0.000512 512 220 350 26880 1.5807 0.8336 7.4383 44.7842 54.762 54.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1180 0.000128 512 390 250 111104 8.21386 3.4217 22.0229 104.756 138.601 138.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 660 0.000256 2048 210 2000 43008 13.4289 7.11798 254.32 209.39 484.389 484.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 0.001024 512 90 100 18704 0.36384 1.10365 17.9704 19.4787 19.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 310 3.2e-05 1024 82 350 21504 160.324 26.9274 24.1942 838.114 1049.81 1050.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 410 0.000256 4096 110 2150 31808 20.654 13.9709 252.423 418.907 706.066 706.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1870 0.000256 512 120 450 75264 1.45379 1.70643 13.1451 52.4761 68.8548 68.9298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1740 0.000128 2048 480 6450 133504 18.0998 14.3519 1547.14 418.534 1998.23 1998.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 390 6.4e-05 4096 110 1700 96768 187.852 55.6614 667.54 1673.1 2584.34 2584.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 0.000256 2048 130 5150 69664 5.83434 7.03696 515.566 209.483 737.994 738.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 900 0.000512 512 220 350 25984 1.57734 0.821248 4.77293 44.2044 51.4999 51.6071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1180 0.000128 512 390 250 107520 8.23082 3.4017 17.4787 103.589 132.894 133.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 660 0.000256 2048 210 2000 43008 13.4092 7.13328 162.554 209.508 392.739 392.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 0.001024 512 90 100 18592 0.362336 0.722272 17.9055 19.0334 19.0894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 310 3.2e-05 1024 82 350 14336 159.671 26.5659 16.585 826.906 1029.97 1030.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 410 0.000256 4096 110 2150 31584 20.7775 13.9853 207.381 419.199 661.455 661.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1870 0.000256 512 120 450 75264 1.46006 1.70819 10.8829 58.6371 72.7619 72.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1740 0.000128 2048 480 6450 133056 18.179 14.397 1266.45 418.677 1717.81 1717.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 390 6.4e-05 4096 110 1700 96768 188.27 55.7384 549.237 1673.34 2466.79 2466.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 0.000256 2048 130 5150 69552 5.85504 7.06493 423.294 209.631 645.921 646.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 900 0.000512 512 220 350 25536 1.55293 0.802816 3.92806 43.6796 50.0919 50.1993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1180 0.000128 512 390 250 107520 8.42563 3.4167 15.5564 104.813 132.395 132.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 660 0.000256 2048 210 2000 43008 13.4689 7.05526 133.072 209.656 363.383 363.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 0.001024 512 90 100 18480 0.362112 0.684032 18.9542 20.0438 20.1008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 310 3.2e-05 1024 82 350 21504 160.263 26.9224 24.7922 838.402 1050.62 1050.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 410 0.000256 4096 110 2150 30464 20.51 13.8384 178.947 414.999 628.399 628.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1870 0.000256 512 120 450 74816 1.45091 1.6999 9.73171 57.8791 70.8332 70.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1740 0.000128 2048 480 6450 133504 18.0694 14.3328 1143.54 419.128 1595.17 1595.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 390 6.4e-05 4096 110 1700 93184 186.705 55.091 1446.66 1655.65 3344.3 3344.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 0.000256 2048 130 5150 68992 5.79898 7.01242 380.993 208.727 602.601 602.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 900 0.000512 512 220 350 25088 1.55523 0.803616 3.69203 44.0839 50.2642 50.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1180 0.000128 512 390 250 100352 8.30259 3.36797 16.4364 101.325 129.614 129.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 660 0.000256 2048 210 2000 41216 13.3601 6.95322 117.188 207.548 345.18 345.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 0.001024 512 90 100 18368 0.362592 0.6232 18.8328 19.8607 19.9168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 14 50 310 3.2e-05 1024 82 350 0 26.2226 0.004512 808.474 834.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 410 0.000256 4096 110 2150 31744 20.5886 13.9529 392.346 417.905 844.901 844.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1870 0.000256 512 120 450 75392 1.45062 1.70598 20.2077 59.7058 83.1411 83.2163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1740 0.000128 2048 480 6450 133632 18.1195 14.354 2353.6 419.028 2805.21 2805.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 390 6.4e-05 4096 110 1700 96256 187.636 55.5418 1027.44 1669.89 2940.7 2940.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 0.000256 2048 130 5150 69632 5.82282 7.0279 787.072 209.379 1009.37 1009.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 900 0.000512 512 220 350 27136 1.56406 0.830944 7.49549 44.6976 54.7165 54.8262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1180 0.000128 512 390 250 110592 8.19981 3.41366 22.0249 104.56 138.383 138.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 660 0.000256 2048 210 2000 43008 13.357 7.01206 253.517 209.008 483.023 483.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 0.001024 512 90 100 18688 0.361792 1.11171 18.0716 19.5894 19.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 310 3.2e-05 1024 82 350 24576 159.497 26.8275 23.4703 835.14 1045.17 1045.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 410 0.000256 4096 110 2150 31744 20.5996 13.9463 256.49 418.343 709.497 709.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1870 0.000256 512 120 450 75264 1.45408 1.70464 13.2312 52.4034 68.8661 68.9433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1740 0.000128 2048 480 6450 133120 18.094 14.4241 1524.04 417.917 1974.58 1974.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 390 6.4e-05 4096 110 1700 94208 188.999 55.5397 654.124 1670.57 2569.42 2569.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 0.000256 2048 130 5150 69376 5.81427 7.03334 508.532 209.197 730.65 730.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 900 0.000512 512 220 350 26624 1.58528 0.832736 4.94954 43.4473 50.938 51.0462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1180 0.000128 512 390 250 110592 8.21274 3.41171 14.5731 104.638 131.014 131.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 660 0.000256 2048 210 2000 43008 13.3571 7.02048 164.363 209.218 394.086 394.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 0.001024 512 90 100 18560 0.363712 0.795328 17.9199 19.1204 19.1778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 310 3.2e-05 1024 82 350 16384 160.581 26.8193 17.283 836.57 1041.5 1041.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 410 0.000256 4096 110 2150 31488 20.5817 13.9263 216.811 417.28 668.709 668.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1870 0.000256 512 120 450 74880 1.44938 1.69862 11.1104 59.3297 73.6587 73.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1740 0.000128 2048 480 6450 132864 18.1301 14.425 1250.32 418.753 1701.73 1701.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 390 6.4e-05 4096 110 1700 92160 186.421 54.9355 548.318 1648.82 2438.68 2438.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 0.000256 2048 130 5150 69120 5.80435 7.0441 421.209 208.662 642.792 642.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 900 0.000512 512 220 350 26112 1.57693 0.819552 4.06307 43.022 49.6104 49.7184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1180 0.000128 512 390 250 104448 8.37011 3.3983 11.4606 103.291 126.699 126.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 660 0.000256 2048 210 2000 41472 13.2937 6.93248 135.173 206.63 362.159 362.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 0.001024 512 90 100 18432 0.36048 0.617376 17.6494 18.6731 18.7269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 16 50 310 3.2e-05 1024 82 350 0 26.4365 0.012064 824.177 850.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 410 0.000256 4096 110 2150 31744 20.65 13.9592 193.203 419.042 646.963 647.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1870 0.000256 512 120 450 75264 1.45219 1.70816 10.0496 59.5754 72.8584 72.9334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1740 0.000128 2048 480 6450 133120 18.098 14.3332 1089.78 418.288 1540.6 1540.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 390 6.4e-05 4096 110 1700 90112 190.862 55.552 476.475 1671.32 2394.39 2394.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 0.000256 2048 130 5150 69120 5.8328 7.03891 366.063 209.548 588.556 588.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 900 0.000512 512 220 350 24576 1.53507 0.782336 3.74906 42.1433 48.3375 48.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1180 0.000128 512 390 250 106496 8.45437 3.41782 13.9139 104.727 130.701 130.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 660 0.000256 2048 210 2000 43008 13.4135 7.05946 122.834 209.577 353.01 353.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 0.001024 512 90 100 18432 0.362464 0.69552 17.8979 18.9974 19.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 410 0.000256 4096 110 2150 31968 20.7358 13.9941 407.834 419.589 862.262 862.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1870 0.000256 512 120 450 75456 1.45818 1.70995 20.5252 59.947 83.7119 83.7871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1740 0.000128 2048 480 6450 133632 18.1721 14.4791 2477.63 419.323 2929.72 2929.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 390 6.4e-05 4096 110 1700 96768 187.575 55.6104 1057.35 1670.3 2971.04 2971.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 0.000256 2048 130 5150 69696 5.85712 7.06618 826.119 209.825 1048.94 1049.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 900 0.000512 512 220 350 26496 1.5712 0.82272 7.59923 44.5565 54.6786 54.7842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1180 0.000128 512 390 250 108288 8.22083 3.40992 21.9203 103.818 137.55 137.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 660 0.000256 2048 210 2000 42624 13.4128 7.02237 256.16 209.079 485.801 485.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 0.001024 512 90 100 18648 0.362496 1.13459 17.9548 19.495 19.5488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 310 3.2e-05 1024 82 350 18432 159.541 26.6199 17.0208 829.036 1032.46 1032.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 410 0.000256 4096 110 2150 31680 20.629 13.9551 287.512 418.397 740.6 740.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1870 0.000256 512 120 450 75168 1.44982 1.7071 14.6787 58.6192 76.5246 76.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1740 0.000128 2048 480 6450 133632 18.1261 14.5526 1765.1 419.467 2217.35 2217.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 390 6.4e-05 4096 110 1700 92160 187.947 55.1868 717.643 1658.22 2619.18 2619.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 0.000256 2048 130 5150 69408 5.81709 7.04198 585.847 209.226 808.01 808.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 900 0.000512 512 220 350 25344 1.56941 0.80896 5.14813 43.8692 51.5234 51.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1180 0.000128 512 390 250 105984 8.14224 3.38416 15.4235 102.312 129.442 129.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 660 0.000256 2048 210 2000 41472 13.3711 6.96115 177.907 207.706 406.072 406.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 0.001024 512 90 100 18576 0.362528 0.804576 17.8135 19.0234 19.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 18 50 310 3.2e-05 1024 82 350 0 26.2554 0.012768 816.539 842.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 410 0.000256 4096 110 2150 31104 20.7355 13.9653 233.083 418.43 686.324 686.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1870 0.000256 512 120 450 75168 1.45613 1.71008 12.2655 59.6043 75.1093 75.1851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1740 0.000128 2048 480 6450 133056 18.1637 14.368 1448.59 417.768 1899 1899.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 390 6.4e-05 4096 110 1700 96768 187.572 55.6401 623.061 1669.5 2535.96 2536.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 0.000256 2048 130 5150 69120 5.84288 7.03488 480.801 209.242 702.992 703.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 900 0.000512 512 220 350 25920 1.56397 0.815104 4.63216 43.8963 51.0336 51.1433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1180 0.000128 512 390 250 103680 8.31395 3.3873 12.7137 102.274 126.875 127.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 660 0.000256 2048 210 2000 41472 13.5558 7.04762 147.681 209.274 377.69 377.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 0.001024 512 90 100 18360 0.361664 0.757856 17.8198 18.9792 19.0387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 18 50 310 3.2e-05 1024 82 350 0 26.2849 0.01264 816.839 843.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 410 0.000256 4096 110 2150 31104 20.5087 13.8742 224.848 415.72 675.064 675.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1870 0.000256 512 120 450 74880 1.44602 1.70938 11.5078 59.3879 74.1233 74.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1740 0.000128 2048 480 6450 132480 18.0998 14.334 1366.22 417.963 1816.73 1816.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 390 6.4e-05 4096 110 1700 82944 188.667 54.6326 509.171 1632.81 2385.47 2385.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 0.000256 2048 130 5150 69120 5.8207 7.03603 456.702 210.089 679.721 679.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 900 0.000512 512 220 350 23040 1.56323 0.780288 4.00864 42.1562 48.6348 48.7405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1180 0.000128 512 390 250 101376 7.98192 3.34838 12.0341 99.2316 122.777 122.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 660 0.000256 2048 210 2000 39168 13.3241 7.00211 132.292 204.824 357.568 357.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 0.001024 512 90 100 18432 0.362496 0.63424 16.5164 17.5554 17.6128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 410 0.000256 4096 110 2150 31680 20.767 13.9941 208.267 419.5 662.635 662.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1870 0.000256 512 120 450 74880 1.46032 1.71139 10.7412 58.6765 72.6604 72.7353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1740 0.000128 2048 480 6450 132480 18.2044 14.3749 1251.9 418.453 1703.04 1703.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 390 6.4e-05 4096 110 1700 92160 190.013 55.6704 517.289 1671.45 2434.61 2434.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 0.000256 2048 130 5150 69120 5.8551 7.09389 418.169 209.773 640.965 641.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 900 0.000512 512 220 350 23040 1.60771 0.800768 3.87904 43.7002 50.1175 50.2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1180 0.000128 512 390 250 103680 8.06723 3.36877 14.6427 100.897 127.161 127.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 660 0.000256 2048 210 2000 40320 13.6745 7.05811 126.282 210.359 357.503 357.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 0.001024 512 90 100 18360 0.364064 0.717376 17.965 19.089 19.1452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 18 50 310 3.2e-05 1024 82 350 0 26.7558 0.004544 804.353 831.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 410 0.000256 4096 110 2150 31680 20.5901 13.9469 389.01 418.092 841.75 841.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1870 0.000256 512 120 450 75360 1.45174 1.70803 20.017 58.6823 81.9269 82.0002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1740 0.000128 2048 480 6450 133760 18.1221 14.3852 2407.77 419.518 2859.9 2859.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 390 6.4e-05 4096 110 1700 97280 188.074 55.6692 1028.27 1677.97 2950.18 2950.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 0.000256 2048 130 5150 69600 5.82592 7.03696 801.375 209.505 1023.81 1023.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 900 0.000512 512 220 350 26240 1.56742 0.815616 7.27907 43.3408 53.1272 53.2374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1180 0.000128 512 390 250 110080 8.2825 3.41811 21.8702 105.024 138.781 138.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 660 0.000256 2048 210 2000 42240 13.3563 6.98861 247.646 208.251 476.372 476.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 0.001024 512 90 100 18640 0.363776 1.07693 17.9463 19.4266 19.4827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 310 3.2e-05 1024 82 350 20480 160.424 26.9161 17.4011 842.022 1047.01 1047.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 410 0.000256 4096 110 2150 31360 20.5332 13.8752 267.995 416.762 719.275 719.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1870 0.000256 512 120 450 75200 1.44618 1.70282 13.8146 57.4875 74.5252 74.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1740 0.000128 2048 480 6450 133120 18.0478 14.443 1647.38 417.971 2097.95 2098.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 390 6.4e-05 4096 110 1700 97280 187.826 55.6003 709.247 1677.47 2630.33 2630.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 0.000256 2048 130 5150 69440 5.80685 7.03456 549.555 210.057 772.526 772.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 900 0.000512 512 220 350 25600 1.58067 0.821088 4.99322 44.1932 51.7146 51.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1180 0.000128 512 390 250 107520 8.1767 3.7561 14.6492 103.356 130.123 130.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 660 0.000256 2048 210 2000 40960 13.3102 6.94589 165.339 206.711 392.435 392.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 0.001024 512 90 100 18560 0.364256 0.821344 17.7212 18.9491 19.0046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 20 50 310 3.2e-05 1024 82 350 0 26.4327 0.012416 824.801 851.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 410 0.000256 4096 110 2150 31680 20.6459 13.9674 229.673 418.957 683.349 683.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1870 0.000256 512 120 450 74880 1.44998 1.70803 11.8715 60.7167 75.8176 75.8939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1740 0.000128 2048 480 6450 132480 18.1016 14.3872 1392.51 418.24 1843.35 1843.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 390 6.4e-05 4096 110 1700 92160 186.523 55.0061 573.047 1651.08 2465.85 2466.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 0.000256 2048 130 5150 69120 5.83146 7.03837 462.875 209.504 685.323 685.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 900 0.000512 512 220 350 24960 1.6016 0.819264 4.39549 44.23 51.1761 51.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1180 0.000128 512 390 250 107520 8.20496 3.40118 12.678 103.42 127.89 128.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 660 0.000256 2048 210 2000 40320 13.3875 6.9449 138.479 206.958 365.899 366.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 0.001024 512 90 100 18480 0.362304 0.748928 17.6993 18.8528 18.9112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 20 50 310 3.2e-05 1024 82 350 0 26.5027 0.01408 826.799 853.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 410 0.000256 4096 110 2150 30720 20.4731 13.8263 205.573 414.234 654.219 654.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1870 0.000256 512 120 450 74880 1.45024 1.70093 10.8549 57.9871 72.0674 72.1472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1740 0.000128 2048 480 6450 131840 18.0665 14.3073 1279.62 416.736 1728.84 1728.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 390 6.4e-05 4096 110 1700 92160 186.466 54.9827 531.617 1651.04 2424.3 2424.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 0.000256 2048 130 5150 69120 5.79971 7.0352 427.589 208.862 649.362 649.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 900 0.000512 512 220 350 25600 1.59344 0.825344 4.17494 44.1302 50.8541 50.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1180 0.000128 512 390 250 102400 8.49146 3.3951 11.546 103.478 127.095 127.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 660 0.000256 2048 210 2000 40960 13.3699 6.93846 131.243 207.17 358.85 358.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 0.001024 512 90 100 18240 0.362368 0.67232 17.6276 18.7044 18.7617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 20 50 310 3.2e-05 1024 82 350 0 26.4438 0.01264 826.026 852.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 410 0.000256 4096 110 2150 30400 20.5209 13.8424 197.944 414.265 646.683 646.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1870 0.000256 512 120 450 74400 1.45462 1.7087 10.5694 59.1692 72.9745 73.0478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1740 0.000128 2048 480 6450 132800 18.0787 14.3524 1236.88 417.404 1686.83 1686.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 390 6.4e-05 4096 110 1700 89600 187.944 55.03 492.739 1649.88 2385.78 2385.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 0.000256 2048 130 5150 68800 5.82131 7.0343 406.48 209.304 628.713 628.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 900 0.000512 512 220 350 25600 1.59786 0.827296 4.19296 43.2566 49.9999 50.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1180 0.000128 512 390 250 102400 8.51146 3.39725 10.6993 103.428 126.216 126.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 660 0.000256 2048 210 2000 41600 13.3409 6.95091 129.121 207.181 356.726 356.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 0.001024 512 90 100 18000 0.356672 0.786432 17.5099 18.6961 18.7534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 20 50 310 3.2e-05 1024 82 350 0 26.4712 0.011104 824.435 851.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 410 0.000256 4096 110 2160 31872 20.6729 13.9694 318.514 419.559 772.83 772.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1870 0.000256 512 120 420 75584 1.45005 1.71155 14.9141 60.0732 78.2202 78.2955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1740 0.000128 2048 480 6480 133888 18.1114 14.3967 1937.15 419.389 2389.16 2389.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 390 6.4e-05 4096 110 1680 95232 189.428 55.6068 1357.57 1677.64 3280.44 3280.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 0.000256 2048 130 5160 69696 5.82451 7.04512 646.666 209.908 869.518 869.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 900 0.000512 512 220 360 25600 1.59587 0.83008 5.55258 44.9745 53.0812 53.1886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1180 0.000128 512 390 240 102400 8.63405 3.41171 26.5173 104.656 143.4 143.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 660 0.000256 2048 210 1980 43776 13.3 7.04717 204.542 209.833 434.849 434.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1840 0.001024 512 90 120 18560 0.364544 1.68141 18.2579 20.3452 20.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 310 3.2e-05 1024 82 360 45056 154.96 26.8125 43.5544 839.07 1064.64 1064.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 410 0.000256 4096 110 2160 31488 20.5991 13.9407 206.919 418.353 659.92 660.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1870 0.000256 512 120 420 75392 1.45325 1.70496 9.9903 59.6096 72.8291 72.9068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1740 0.000128 2048 480 6480 133888 18.1281 14.3396 1270.3 419.487 1722.36 1722.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 390 6.4e-05 4096 110 1680 94208 189.219 55.524 1287.56 1671.67 3204.16 3204.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1040 0.000256 2048 130 5160 69504 5.81824 7.0296 422.714 209.546 645.181 645.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 900 0.000512 512 220 360 25600 1.60339 0.831488 3.7921 44.7692 51.1352 51.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1180 0.000128 512 390 240 102400 8.68515 3.41168 26.698 104.678 143.667 143.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 660 0.000256 2048 210 1980 43520 13.286 7.04922 132.733 209.231 362.424 362.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1840 0.001024 512 90 120 18496 0.362752 1.66093 18.0624 20.1296 20.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 310 3.2e-05 1024 82 360 40960 156.053 26.8237 39.3677 836.095 1058.58 1058.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 410 0.000256 4096 110 2160 31488 20.7308 13.9509 458.233 418.81 911.835 911.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1870 0.000256 512 120 420 75456 1.44826 1.70819 8.29616 60.0695 71.593 71.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1740 0.000128 2048 480 6480 133632 18.0811 14.4251 1033.71 418.495 1484.82 1484.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 390 6.4e-05 4096 110 1680 92160 189.193 55.3466 1301 1665.32 3211.06 3211.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1040 0.000256 2048 130 5160 69504 5.81014 7.05827 344.204 209.429 566.576 566.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 900 0.000512 512 220 360 24576 1.60314 0.821248 3.19245 44.4583 50.2008 50.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1180 0.000128 512 390 240 98304 8.69888 3.39702 25.5715 103.226 141.073 141.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 660 0.000256 2048 210 1980 43008 13.2719 7.00163 107.244 208.431 336.079 336.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1840 0.001024 512 90 120 18432 0.363904 1.65478 18.9966 21.0569 21.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 310 3.2e-05 1024 82 360 36864 154.767 26.4294 35.4702 824.127 1041.04 1041.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 410 0.000256 4096 110 2160 31232 20.7596 13.9556 449.125 418.288 902.242 902.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1870 0.000256 512 120 420 75264 1.45235 1.70598 7.21606 58.9901 69.4367 69.5189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1740 0.000128 2048 480 6480 133120 18.0955 14.3738 890.042 417.872 1340.49 1340.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 390 6.4e-05 4096 110 1680 94208 189.522 55.5437 1320.49 1670.45 3236.2 3236.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1040 0.000256 2048 130 5160 69376 5.82278 7.01862 297.125 209.174 519.216 519.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 900 0.000512 512 220 360 25600 1.61034 0.833536 2.99936 44.7879 50.3586 50.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1180 0.000128 512 390 240 102400 8.68064 3.40678 26.556 104.626 143.456 143.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 660 0.000256 2048 210 1980 43008 13.3532 7.08813 93.3983 209.202 323.17 323.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1840 0.001024 512 90 120 18432 0.364832 1.65664 18.0483 20.1107 20.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 310 3.2e-05 1024 82 360 32768 157.674 26.8247 31.7763 836.649 1053.17 1053.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 410 0.000256 4096 110 2160 31840 20.7554 13.99 432.815 419.189 886.862 886.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1870 0.000256 512 120 420 75600 1.45757 1.71418 20.4057 58.8402 82.4914 82.5672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1740 0.000128 2048 480 6480 133920 18.1965 14.4075 2677.56 419.006 3129.28 3129.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 390 6.4e-05 4096 110 1680 94720 189.855 55.7146 1802.75 1675.4 3723.92 3724.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 0.000256 2048 130 5160 69680 5.8576 7.09274 894.179 209.624 1116.83 1116.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 900 0.000512 512 220 360 25600 1.60352 0.82656 7.66211 43.5806 53.802 53.9177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1180 0.000128 512 390 240 102400 8.7112 3.41488 27.9826 104.901 145.194 145.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 660 0.000256 2048 210 1980 43840 13.3753 7.05418 280.88 209.647 511.09 511.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 0.001024 512 90 120 18560 0.362944 1.39862 17.0593 18.8628 18.9232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 310 3.2e-05 1024 82 360 46080 155.341 26.9501 57.952 841.404 1081.89 1082.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 410 0.000256 4096 110 2160 31360 20.6257 13.9412 267.577 417.764 720.021 720.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1870 0.000256 512 120 420 75360 1.45187 1.71008 13.066 58.6899 74.9868 75.0633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1740 0.000128 2048 480 6480 133760 18.1332 14.4079 1659.75 419.187 2111.59 2111.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 390 6.4e-05 4096 110 1680 94720 189.534 55.6699 1685.15 1675.9 3606.46 3606.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 0.000256 2048 130 5160 69440 5.83066 7.07165 554.109 209.338 776.424 776.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 900 0.000512 512 220 360 24960 1.58899 0.817152 4.93597 44.4167 51.8867 52.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1180 0.000128 512 390 240 102400 8.70214 3.41894 22.6981 104.946 139.953 140.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 660 0.000256 2048 210 1980 42880 13.2756 6.98035 171.453 208.071 399.916 400.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 0.001024 512 90 120 18480 0.362496 0.893632 18.9871 20.2863 20.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 310 3.2e-05 1024 82 360 40960 156.363 27.0241 51.5284 838.127 1073.29 1073.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 410 0.000256 4096 110 2160 31200 20.734 13.9633 216.056 417.915 668.775 668.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1870 0.000256 512 120 420 75360 1.45795 1.71008 10.8113 59.5858 73.6362 73.7116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1740 0.000128 2048 480 6480 133440 18.1622 14.358 1351.22 418.806 1802.65 1802.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 390 6.4e-05 4096 110 1680 92160 190.036 55.6174 1605.36 1669.59 3520.79 3520.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 0.000256 2048 130 5160 69600 5.84432 7.07085 454.144 209.629 676.76 676.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 900 0.000512 512 220 360 24960 1.5951 0.81904 4.16915 44.4741 51.1894 51.2956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1180 0.000128 512 390 240 99840 8.63763 3.40173 19.5022 103.24 134.966 135.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 660 0.000256 2048 210 1980 43200 13.3696 7.02426 141.429 209.008 370.961 371.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 0.001024 512 90 120 18480 0.362496 0.781216 18.0757 19.2611 19.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 310 3.2e-05 1024 82 360 30720 155.967 26.4982 36.6728 825.927 1045.3 1045.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 410 0.000256 4096 110 2160 30720 20.5774 13.8775 181.442 416.419 632.425 632.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1870 0.000256 512 120 420 75200 1.44998 1.70112 9.28547 60.3049 72.8103 72.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1740 0.000128 2048 480 6480 133120 18.0553 14.3307 1140.85 417.626 1590.97 1591.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 390 6.4e-05 4096 110 1680 92160 190.219 55.5851 1735.49 1676.1 3657.59 3657.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1040 0.000256 2048 130 5160 69120 5.81162 7.02787 383.197 209.093 605.203 605.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 900 0.000512 512 220 360 24320 1.61178 0.819936 3.55331 44.4254 50.5401 50.6494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1180 0.000128 512 390 240 97280 8.75565 3.3984 35.5148 103.271 151.118 151.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 660 0.000256 2048 210 1980 42240 13.1783 6.9247 117.832 206.54 344.605 344.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1840 0.001024 512 90 120 18400 0.36416 2.38387 18.87 21.661 21.7156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 310 3.2e-05 1024 82 360 20480 157.659 26.4338 25.5432 824.356 1034.23 1034.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 410 0.000256 4096 110 2160 31680 20.6636 13.9674 392.911 418.952 846.603 846.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1870 0.000256 512 120 420 75552 1.45306 1.71203 18.7284 60.8606 82.8276 82.9051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1740 0.000128 2048 480 6480 133824 18.0991 14.3559 2446.11 419.256 2897.93 2898.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 390 6.4e-05 4096 110 1680 95232 188.822 55.6572 1010.92 1674.3 2929.89 2930.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 0.000256 2048 130 5160 69696 5.8327 7.04285 815.853 209.758 1038.56 1038.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 900 0.000512 512 220 360 25344 1.59715 0.828064 6.90784 44.7072 54.1704 54.2843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1180 0.000128 512 390 240 101376 8.66666 3.40845 22.5978 104.317 139.182 139.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 660 0.000256 2048 210 1980 43776 13.2901 7.03283 257.308 209.534 487.294 487.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 0.001024 512 90 120 18528 0.362496 1.3271 18.0711 19.8028 19.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 310 3.2e-05 1024 82 360 43008 154.872 26.759 47.1913 833.219 1062.29 1062.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 410 0.000256 4096 110 2160 31488 20.666 13.9502 248.582 418.875 702.191 702.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1870 0.000256 512 120 420 75456 1.44813 1.70803 12.4382 52.4736 68.1374 68.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1740 0.000128 2048 480 6480 133632 18.0892 14.3328 1540.14 418.529 1991.21 1991.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 390 6.4e-05 4096 110 1680 92160 188.735 55.337 623.354 1664.97 2532.59 2532.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 0.000256 2048 130 5160 69504 5.81018 7.02643 512.71 209.464 735.083 735.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 900 0.000512 512 220 360 24576 1.60413 0.819296 4.45878 44.248 51.2556 51.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1180 0.000128 512 390 240 98304 8.68842 3.39443 16.674 103.242 132.188 132.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 660 0.000256 2048 210 1980 43008 13.2677 7.07789 159.34 209.771 389.586 389.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 0.001024 512 90 120 18432 0.36144 0.868352 17.8359 19.1075 19.1648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 310 3.2e-05 1024 82 360 36864 154.308 26.4429 40.0211 824.233 1045.26 1045.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 410 0.000256 4096 110 2160 31104 20.678 13.9551 201.835 418.043 654.621 654.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1870 0.000256 512 120 420 75168 1.45229 1.70278 10.0647 58.414 71.7055 71.7804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1740 0.000128 2048 480 6480 133632 18.1438 14.3611 1266.21 419.128 1717.95 1718.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 390 6.4e-05 4096 110 1680 92160 188.021 55.1916 1394.63 1656.77 3294.8 3294.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 0.000256 2048 130 5160 69408 5.81808 7.02374 423.593 213.951 650.461 650.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 900 0.000512 512 220 360 24192 1.59597 0.80944 3.6905 43.1043 49.3323 49.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1180 0.000128 512 390 240 96768 8.68006 3.38355 17.9809 102.229 132.454 132.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 660 0.000256 2048 210 1980 42624 13.2289 6.96627 130.145 207.665 358.135 358.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 0.001024 512 90 120 18432 0.363616 0.701152 17.8239 18.931 18.9894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 310 3.2e-05 1024 82 360 18432 156.406 26.2571 20.4902 815.943 1019.34 1019.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 410 0.000256 4096 110 2160 30720 20.6605 13.9306 180.513 417.584 632.797 632.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1870 0.000256 512 120 420 74880 1.45741 1.69978 9.03485 59.2322 71.4992 71.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1740 0.000128 2048 480 6480 133632 18.0972 14.3965 1138.67 419.044 1590.31 1590.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 390 6.4e-05 4096 110 1680 86016 189.577 54.9417 1291.31 1649.99 3186.01 3186.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 0.000256 2048 130 5160 69120 5.79968 7.02269 379.459 208.817 601.17 601.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 900 0.000512 512 220 360 24576 1.60422 0.819392 3.52384 43.3316 49.4068 49.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1180 0.000128 512 390 240 98304 8.70979 3.39875 17.1677 103.375 132.824 132.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 660 0.000256 2048 210 1980 41472 13.3159 6.93462 114.665 206.776 341.822 341.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 0.001024 512 90 120 18240 0.362496 0.630784 17.7613 18.7955 18.8498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 310 3.2e-05 1024 82 360 24576 156.95 26.4993 27.0416 825.007 1035.74 1035.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 410 0.000256 4096 110 2160 30720 20.7129 13.9644 156.326 422.775 613.887 613.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1870 0.000256 512 120 420 74880 1.45408 1.70803 8.01258 59.9812 71.2242 71.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1740 0.000128 2048 480 6480 132480 18.1171 14.3877 981.367 421.925 1435.9 1435.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 390 6.4e-05 4096 110 1680 84480 190.712 54.9909 1249.07 1665.22 3160.19 3160.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 0.000256 2048 130 5160 69120 5.82928 7.02874 329.067 223.904 565.901 565.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 900 0.000512 512 220 360 24960 1.60502 0.82064 3.35549 43.4959 49.4044 49.5124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1180 0.000128 512 390 240 99840 8.63475 3.40144 16.4454 104.333 132.995 133.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 660 0.000256 2048 210 1980 42240 13.2233 6.94477 101.264 208.787 330.345 330.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 0.001024 512 90 120 18240 0.362208 0.6752 17.7731 18.852 18.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 310 3.2e-05 1024 82 360 30720 156.038 26.4682 33.4379 832.427 1048.61 1048.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 410 0.000256 4096 110 2160 31808 20.7133 13.9756 381.337 418.607 834.742 834.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1870 0.000256 512 120 420 75600 1.45683 1.71008 18.4056 60.0662 81.7137 81.7861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1740 0.000128 2048 480 6480 133728 18.1804 14.3667 2345.07 418.979 2796.7 2796.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 390 6.4e-05 4096 110 1680 94976 189.287 55.72 971.068 1672.8 2889.06 2889.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 0.000256 2048 130 5160 69664 5.84314 7.08867 782.388 209.629 1005.02 1005.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 900 0.000512 512 220 360 25536 1.60845 0.831488 6.94912 43.7659 53.2822 53.3873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1180 0.000128 512 390 240 102144 8.71046 3.41811 20.0066 104.744 137.062 137.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 660 0.000256 2048 210 1980 43456 13.3562 7.0408 244.138 209.354 474.015 474.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 0.001024 512 90 120 18536 0.361312 1.252 19.1181 20.775 20.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 310 3.2e-05 1024 82 360 43008 155.99 26.9189 42.9073 836.542 1062.6 1062.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 410 0.000256 4096 110 2160 31808 20.6319 13.966 245.047 419.259 699.011 699.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1870 0.000256 512 120 420 75488 1.45261 1.708 11.9092 52.5251 67.6696 67.7419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1740 0.000128 2048 480 6480 133504 18.1109 14.3636 1483.26 418.885 1934.73 1934.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 390 6.4e-05 4096 110 1680 93184 189.828 55.6708 610.528 1692.92 2549.14 2549.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 0.000256 2048 130 5160 69440 5.83347 7.10797 494.88 209.657 717.553 717.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 900 0.000512 512 220 360 25088 1.59862 0.823296 4.46736 43.5248 50.5456 50.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1180 0.000128 512 390 240 100352 8.6385 3.39789 13.027 103.669 128.921 129.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 660 0.000256 2048 210 1980 43008 13.4162 7.03898 153.692 209.684 383.962 384.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 0.001024 512 90 120 18480 0.363488 0.811392 19.1292 20.3482 20.4021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 310 3.2e-05 1024 82 360 28672 156.892 26.5441 28.9318 828.432 1041.05 1041.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 410 0.000256 4096 110 2160 31584 20.7857 13.9858 204.785 419.272 658.938 659.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1870 0.000256 512 120 420 75264 1.46022 1.71178 10.1786 60.7931 74.2163 74.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1740 0.000128 2048 480 6480 133056 18.1802 14.3652 1243.73 418.74 1695.12 1695.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 390 6.4e-05 4096 110 1680 91392 190.94 55.7269 505.428 1673.62 2425.9 2426.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 0.000256 2048 130 5160 69552 5.86394 7.07091 417.214 209.663 639.889 639.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 900 0.000512 512 220 360 24192 1.58109 0.797184 3.82096 43.7809 50.1045 50.2129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1180 0.000128 512 390 240 102144 8.72384 3.42102 14.998 104.831 132.158 132.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 660 0.000256 2048 210 1980 43008 13.4664 7.0672 129.937 209.683 360.286 360.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 0.001024 512 90 120 18312 0.360448 0.804864 18.9755 20.1856 20.2404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 310 3.2e-05 1024 82 360 43008 156.033 26.9533 43.0556 836.709 1062.99 1063.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 410 0.000256 4096 110 2160 30464 20.5083 13.8342 171.657 415.042 621.149 621.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1870 0.000256 512 120 420 74816 1.44794 1.70218 8.7568 58.9854 70.9624 71.0369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1740 0.000128 2048 480 6480 133504 18.0837 14.333 1095.57 419.171 1547.27 1547.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 390 6.4e-05 4096 110 1680 86016 190.454 55.0448 1171.08 1655.97 3072.74 3072.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 0.000256 2048 130 5160 68992 5.79994 7.22275 363.575 208.751 585.419 585.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 900 0.000512 512 220 360 23296 1.5968 0.802816 3.47405 42.5783 48.5798 48.6924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1180 0.000128 512 390 240 93184 8.71053 3.36582 12.6937 101.333 126.292 126.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 660 0.000256 2048 210 1980 41216 13.3733 6.99939 109.164 207.577 337.241 337.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 0.001024 512 90 120 18368 0.362432 0.707904 17.7762 18.8872 18.9433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 14 60 310 3.2e-05 1024 82 360 0 26.4704 0.004512 808.46 835.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 410 0.000256 4096 110 2160 30240 20.6935 13.887 154.755 416.197 605.644 605.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1870 0.000256 512 120 420 75040 1.46205 1.71229 7.62755 59.2976 70.1677 70.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1740 0.000128 2048 480 6480 133280 18.1781 14.3993 965.403 418.383 1416.47 1416.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 390 6.4e-05 4096 110 1680 80640 190.982 54.7267 1102.76 1635.57 2984.23 2984.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 0.000256 2048 130 5160 69440 5.85523 7.09632 323.757 209.632 546.414 546.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 900 0.000512 512 220 360 24640 1.59661 0.81536 3.0911 44.1284 49.7573 49.8663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1180 0.000128 512 390 240 98560 8.61859 3.38682 15.5523 102.489 130.231 130.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 660 0.000256 2048 210 1980 40320 13.3286 6.91632 94.7468 205.155 320.278 320.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 0.001024 512 90 120 18200 0.360992 0.533536 17.5352 18.4727 18.5262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 60 310 3.2e-05 1024 82 360 0 26.3161 0.004096 817.416 843.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 410 0.000256 4096 110 2160 31488 20.6161 13.9396 356.712 417.965 809.349 809.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1870 0.000256 512 120 420 75392 1.45136 1.70528 17.8415 58.9167 79.9867 80.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1740 0.000128 2048 480 6480 133888 18.1343 14.3995 2148.83 419.087 2600.56 2600.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 390 6.4e-05 4096 110 1680 94208 188.931 55.5346 919.203 1670.11 2833.97 2834.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 0.000256 2048 130 5160 69504 5.82294 7.02624 715.539 209.353 937.817 937.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 900 0.000512 512 220 360 25600 1.60099 0.83008 6.72486 43.7724 53.0572 53.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1180 0.000128 512 390 240 102400 8.65597 3.41027 19.3456 104.581 136.178 136.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 660 0.000256 2048 210 1980 43520 13.2759 7.00774 230.545 209.038 459.997 460.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 0.001024 512 90 120 18496 0.3624 1.23699 18.9768 20.6186 20.6742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 310 3.2e-05 1024 82 360 40960 155.919 26.8293 35.3595 835.104 1053.45 1053.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 410 0.000256 4096 110 2160 31232 20.6698 13.9469 244.774 418.3 697.799 697.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1870 0.000256 512 120 420 75264 1.45408 1.70803 12.2632 52.4176 67.9143 67.9921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1740 0.000128 2048 480 6480 133120 18.1056 14.338 1422.07 417.89 1872.51 1872.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 390 6.4e-05 4096 110 1680 94208 188.981 55.5196 634.203 1670.48 2549.38 2549.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 0.000256 2048 130 5160 69376 5.82026 7.02195 479.049 209.179 701.143 701.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 900 0.000512 512 220 360 25600 1.61011 0.833536 4.60202 44.7844 51.9589 52.0704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1180 0.000128 512 390 240 102400 8.66086 3.40707 13.3032 104.62 130.174 130.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 660 0.000256 2048 210 1980 43008 13.3817 7.07648 157.576 209.931 388.098 388.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 0.001024 512 90 120 18432 0.364096 0.91488 19.0948 20.4156 20.4759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 310 3.2e-05 1024 82 360 32768 157.52 26.8384 30.7075 835.166 1050.48 1050.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 410 0.000256 4096 110 2160 30720 20.6452 13.9276 200.586 417.567 652.833 652.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1870 0.000256 512 120 420 74880 1.44934 1.70394 10.054 58.2794 71.5579 71.6349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1740 0.000128 2048 480 6480 133632 18.0868 14.3565 1172.84 419.031 1624.42 1624.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 390 6.4e-05 4096 110 1680 86016 189.448 54.9395 478.074 1649.97 2372.62 2372.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 0.000256 2048 130 5160 69120 5.79914 7.00358 393.236 208.813 614.925 614.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 900 0.000512 512 220 360 24576 1.60499 0.81888 3.87114 43.0622 49.4837 49.5925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1180 0.000128 512 390 240 98304 8.71088 3.39763 10.7719 103.365 126.423 126.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 660 0.000256 2048 210 1980 41472 13.3018 6.93165 125.138 206.772 352.268 352.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 0.001024 512 90 120 18240 0.358784 0.69632 18.6571 19.7538 19.8091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 310 3.2e-05 1024 82 360 24576 156.827 26.5072 23.1554 824.846 1031.57 1031.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 410 0.000256 4096 110 2160 30720 20.7124 13.9592 187.056 419.335 641.172 641.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1870 0.000256 512 120 420 75264 1.45203 1.70992 9.61331 58.5346 71.3814 71.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1740 0.000128 2048 480 6480 133120 18.1046 14.3585 1040.16 418.568 1491.29 1491.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 390 6.4e-05 4096 110 1680 90112 190.792 55.554 466.046 1673.03 2385.61 2385.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 0.000256 2048 130 5160 69120 5.82854 7.03101 351.871 209.692 574.497 574.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 900 0.000512 512 220 360 22528 1.57987 0.780288 3.3471 42.2384 48.0723 48.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1180 0.000128 512 390 240 98304 8.91651 3.41402 13.0124 104.793 130.319 130.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 660 0.000256 2048 210 1980 43008 13.4017 7.0528 120.453 209.714 350.75 350.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 0.001024 512 90 120 18176 0.361824 0.813472 17.834 19.0517 19.1085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 310 3.2e-05 1024 82 360 32768 157.484 26.8227 30.7224 836.027 1051.3 1051.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 410 0.000256 4096 110 2160 29440 20.6089 13.8185 163.549 414.297 612.386 612.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1870 0.000256 512 120 420 74880 1.44723 1.70598 8.64867 60.0009 71.8706 71.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1740 0.000128 2048 480 6480 131840 18.0643 14.3114 950.261 416.721 1399.46 1399.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 390 6.4e-05 4096 110 1680 81920 191.491 54.9724 389.842 1651.09 2287.59 2287.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 0.000256 2048 130 5160 68480 5.79741 7.04717 321.492 208.862 543.27 543.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 900 0.000512 512 220 360 23040 1.65469 0.824064 3.45248 44.2086 50.2693 50.3786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1180 0.000128 512 390 240 92160 9.0784 3.39795 12.0027 103.473 128.14 128.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 660 0.000256 2048 210 1980 40960 13.3557 6.94272 106.113 207.16 333.704 333.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 0.001024 512 90 120 18240 0.361856 0.660256 17.7318 18.798 18.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 16 60 310 3.2e-05 1024 82 360 0 26.4379 0.004128 825.1 851.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 410 0.000256 4096 110 2176 31872 20.6503 13.9639 314.537 419.558 768.82 768.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1870 0.000256 512 120 448 75456 1.44998 1.70512 15.7093 60.1164 79.0495 79.1265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1740 0.000128 2048 480 6464 133760 18.1012 14.465 1908.85 419.399 2360.91 2361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 390 6.4e-05 4096 110 1664 91136 190.933 55.593 1270.59 1677.01 3194.32 3194.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 0.000256 2048 130 5120 69952 5.83066 7.03898 631.984 209.805 854.733 854.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 900 0.000512 512 220 384 24832 1.61549 0.830208 5.7145 43.647 51.9328 52.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1180 0.000128 512 390 256 98304 8.87574 3.4097 26.3502 104.66 143.478 143.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 660 0.000256 2048 210 1984 42752 13.4378 7.04512 197.392 209.832 427.835 427.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 0.001024 512 90 64 19008 0.365088 0.581632 17.3513 18.3418 18.3982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 310 3.2e-05 1024 82 384 61440 152.558 26.8124 60.9533 837.712 1078.28 1078.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 410 0.000256 4096 110 2176 31488 20.5996 13.9354 201.735 417.928 654.304 654.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1870 0.000256 512 120 448 75264 1.45197 1.70202 10.325 59.5335 73.0837 73.1598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1740 0.000128 2048 480 6464 133632 18.1124 14.3559 1226.47 419.06 1678.11 1678.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 390 6.4e-05 4096 110 1664 90112 191.214 55.5354 1201.08 1669.95 3117.97 3118.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1040 0.000256 2048 130 5120 69760 5.81885 7.04922 405.311 209.331 627.584 627.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 900 0.000512 512 220 384 24576 1.62483 0.831328 3.76842 44.5102 50.8613 50.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1180 0.000128 512 390 256 98304 8.89622 3.40912 26.3646 104.579 143.423 143.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 660 0.000256 2048 210 1984 42496 13.409 7.18339 126.201 209.018 355.939 356.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1840 0.001024 512 90 64 18944 0.364576 0.909792 18.0612 19.3772 19.4329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 310 3.2e-05 1024 82 384 57344 153.738 26.8206 56.1869 834.994 1071.98 1072.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 410 0.000256 4096 110 2176 31488 20.7196 13.9537 456.534 419.129 910.45 910.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1870 0.000256 512 120 448 75264 1.44912 1.70394 8.60704 58.9751 70.8075 70.8859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1740 0.000128 2048 480 6464 133248 18.0815 14.4605 1006.73 418.79 1458.16 1458.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 390 6.4e-05 4096 110 1664 89088 190.667 55.3588 1168.85 1666.65 3081.72 3081.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1040 0.000256 2048 130 5120 69696 5.80902 7.02902 335.937 209.584 558.431 558.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 900 0.000512 512 220 384 23808 1.624 0.81728 3.21981 44.2451 50.0287 50.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1180 0.000128 512 390 256 95232 8.88387 3.39414 25.6581 103.308 141.431 141.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 660 0.000256 2048 210 1984 42240 13.375 7.00298 104.365 208.583 333.452 333.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1840 0.001024 512 90 64 18912 0.364544 0.91312 19.0416 20.363 20.4165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 310 3.2e-05 1024 82 384 49152 152.872 26.4538 48.5967 826.536 1054.7 1054.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 410 0.000256 4096 110 2176 31232 20.7449 13.9391 448.16 418.651 901.605 901.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1870 0.000256 512 120 448 75008 1.45174 1.704 7.54454 60.056 70.83 70.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1740 0.000128 2048 480 6464 133120 18.0974 14.3312 873.94 418.225 1324.7 1324.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 390 6.4e-05 4096 110 1664 90112 191.49 55.5349 1236.07 1671.83 3155.11 3155.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1040 0.000256 2048 130 5120 69632 5.81837 7.02189 289.083 209.351 511.348 511.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 900 0.000512 512 220 384 24576 1.63286 0.831488 3.0112 45.3038 50.9059 51.0212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1180 0.000128 512 390 256 98304 8.91392 3.40774 26.3231 104.704 143.532 143.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 660 0.000256 2048 210 1984 41984 13.4576 7.02461 89.5915 209.376 319.577 319.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1840 0.001024 512 90 64 18816 0.362496 0.908128 18.0268 19.3425 19.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 310 3.2e-05 1024 82 384 49152 154.673 26.8255 48.6699 835.843 1066.25 1066.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 410 0.000256 4096 110 2176 31840 20.7372 13.99 420.531 419.198 874.564 874.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1870 0.000256 512 120 448 75440 1.45837 1.71066 20.87 59.8917 84.0032 84.0745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1740 0.000128 2048 480 6464 133760 18.1833 14.3659 2571.77 419.014 3023.43 3023.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 390 6.4e-05 4096 110 1664 90880 191.32 55.7091 1612.3 1675.98 3535.5 3535.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 0.000256 2048 130 5120 69920 5.85933 7.06557 851.33 209.628 1073.95 1074.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 900 0.000512 512 220 384 24640 1.61667 0.825952 7.55763 44.4035 54.534 54.6446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1180 0.000128 512 390 256 98560 8.94278 3.42202 27.4915 104.902 144.943 145.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 660 0.000256 2048 210 1984 42560 13.493 7.07952 263.477 209.656 493.836 493.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 0.001024 512 90 64 19000 0.364032 0.729952 18.1245 19.2588 19.3149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 310 3.2e-05 1024 82 384 66560 151.96 26.9455 84.7198 837.88 1101.75 1101.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 410 0.000256 4096 110 2176 31360 20.6219 13.9448 253.497 417.776 705.949 706.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1870 0.000256 512 120 448 75200 1.45232 1.70992 13.3485 52.438 69.0212 69.0975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1740 0.000128 2048 480 6464 133760 18.1312 14.3667 1568.12 419.202 2019.94 2020.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 390 6.4e-05 4096 110 1664 89600 191.404 55.6732 1495.6 1675.93 3418.8 3418.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 0.000256 2048 130 5120 69760 5.82861 7.06794 517.568 209.35 739.89 739.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 900 0.000512 512 220 384 24320 1.60886 0.819712 4.89318 43.9095 51.3593 51.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1180 0.000128 512 390 256 97280 9.00432 3.416 21.8214 104.942 139.372 139.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 660 0.000256 2048 210 1984 41600 13.4061 6.97805 157.405 208.079 385.996 386.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 0.001024 512 90 64 18960 0.362592 0.522688 17.8313 18.7601 18.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 310 3.2e-05 1024 82 384 61440 152.924 26.9217 78.2271 837.969 1096.29 1096.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 410 0.000256 4096 110 2176 31200 20.7501 13.9612 208.301 418.306 661.428 661.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1870 0.000256 512 120 448 75360 1.46022 1.71008 10.9611 59.6545 73.8561 73.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1740 0.000128 2048 480 6464 133440 18.1595 14.37 1293.26 419.193 1745.09 1745.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 390 6.4e-05 4096 110 1664 88320 191.737 55.6094 1441.95 1670.76 3360.25 3360.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 0.000256 2048 130 5120 69840 5.85782 7.05299 428.771 209.822 651.576 651.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 900 0.000512 512 220 384 24000 1.62573 0.8192 3.94358 44.0422 50.5589 50.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1180 0.000128 512 390 256 96000 8.84861 3.40061 19.087 103.336 134.853 135.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 660 0.000256 2048 210 1984 42240 13.4548 7.05981 133.452 209.201 363.297 363.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 0.001024 512 90 64 18840 0.361792 0.477504 17.9238 18.8057 18.8626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 310 3.2e-05 1024 82 384 46080 153.09 26.495 55.7134 826.433 1061.97 1062.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 410 0.000256 4096 110 2176 30720 20.5816 13.8771 177.607 416.404 628.58 628.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1870 0.000256 512 120 448 74880 1.45251 1.70368 9.59702 58.2073 71.0352 71.1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1740 0.000128 2048 480 6464 133120 18.0516 14.3438 1106.51 417.618 1556.63 1556.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 390 6.4e-05 4096 110 1664 87040 192.029 55.5845 1536.93 1676.16 3460.9 3461.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 0.000256 2048 130 5120 69440 5.79994 7.02464 366.846 209.091 588.832 588.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 900 0.000512 512 220 384 24320 1.61002 0.82048 3.6769 43.1388 49.3728 49.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1180 0.000128 512 390 256 92160 9.05738 3.39859 34.1982 103.267 150.106 150.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 660 0.000256 2048 210 1984 40960 13.2983 6.97309 111.291 206.541 338.23 338.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 0.001024 512 90 64 18880 0.364064 0.37888 17.8518 18.6376 18.6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 310 3.2e-05 1024 82 384 40960 153.649 26.4295 51.9089 824.267 1056.5 1056.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 410 0.000256 4096 110 2176 31200 20.6893 13.9528 163.465 417.839 616.056 616.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1870 0.000256 512 120 448 74800 1.45408 1.71184 8.57824 59.2348 71.0492 71.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1740 0.000128 2048 480 6464 133600 18.1861 14.3975 1016.25 419.365 1468.31 1468.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 390 6.4e-05 4096 110 1664 83200 191.359 55.0466 1431.92 1650.18 3328.7 3328.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1040 0.000256 2048 130 5120 69200 5.82042 7.03085 334.191 209.068 556.181 556.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 900 0.000512 512 220 384 24000 1.6207 0.820704 3.30227 43.9246 49.7999 49.9098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1180 0.000128 512 390 256 96000 8.856 3.40378 38.2604 103.379 154.084 154.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 660 0.000256 2048 210 1984 40000 13.4633 6.94886 99.2497 206.817 326.607 326.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1840 0.001024 512 90 64 18800 0.362496 1.31971 17.711 19.4358 19.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 310 3.2e-05 1024 82 384 51200 152.497 26.4972 65.3958 824.946 1069.57 1069.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 410 0.000256 4096 110 2176 31680 20.6519 13.969 384.212 418.866 837.805 837.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1870 0.000256 512 120 448 75360 1.45574 1.70803 19.3044 58.7836 81.3228 81.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1740 0.000128 2048 480 6464 133632 18.0929 14.3657 2369.73 419.163 2821.46 2821.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 390 6.4e-05 4096 110 1664 90624 190.93 55.6741 938.317 1673.95 2859.06 2859.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 0.000256 2048 130 5120 69888 5.8343 7.09718 784.193 209.717 1006.91 1006.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 900 0.000512 512 220 384 24576 1.61696 0.827616 6.98365 44.4706 54.0273 54.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1180 0.000128 512 390 256 98304 8.84432 3.40762 22.522 104.296 139.254 139.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 660 0.000256 2048 210 1984 42624 13.4368 7.02858 243.589 209.485 473.666 473.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 0.001024 512 90 64 18960 0.363136 0.695968 18.0697 19.1701 19.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 310 3.2e-05 1024 82 384 61440 152.003 26.7567 68.7907 833.045 1080.83 1081.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 410 0.000256 4096 110 2176 31488 20.65 13.9516 239.984 418.881 693.578 693.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1870 0.000256 512 120 448 75264 1.44851 1.70685 12.8365 59.6931 75.7578 75.8321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1740 0.000128 2048 480 6464 133248 18.0817 14.3636 1479.29 418.551 1930.39 1930.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 390 6.4e-05 4096 110 1664 89088 190.322 55.3376 582.01 1665.45 2493.3 2493.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 0.000256 2048 130 5120 69696 5.81043 7.03322 489.185 209.523 711.629 711.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 900 0.000512 512 220 384 23808 1.61411 0.818112 4.44426 44.0055 51.0084 51.1242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1180 0.000128 512 390 256 95232 8.87232 3.3959 16.6323 103.238 132.327 132.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 660 0.000256 2048 210 1984 42240 13.38 7.02147 151.101 208.468 380.101 380.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 0.001024 512 90 64 18912 0.362496 0.454272 17.8723 18.7305 18.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 310 3.2e-05 1024 82 384 49152 152.547 26.4662 54.4269 824.254 1057.94 1058.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 410 0.000256 4096 110 2176 31104 20.6889 13.9566 194.15 418.434 647.335 647.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1870 0.000256 512 120 448 74880 1.44842 1.70598 10.3329 59.4594 73.0202 73.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1740 0.000128 2048 480 6464 133632 18.1287 14.4404 1216.24 419.521 1668.44 1668.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 390 6.4e-05 4096 110 1664 87552 190.329 55.1896 1255.07 1658.32 3159.1 3159.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 0.000256 2048 130 5120 69408 5.82451 7.03693 403.067 209.547 625.548 625.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 900 0.000512 512 220 384 23040 1.62506 0.807552 3.75798 43.9485 50.2683 50.3826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1180 0.000128 512 390 256 92160 8.95523 3.38138 17.4686 102.324 132.317 132.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 660 0.000256 2048 210 1984 41472 13.3643 6.97344 122.894 207.731 351.095 351.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 0.001024 512 90 64 18864 0.36288 0.367008 17.9577 18.7317 18.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 310 3.2e-05 1024 82 384 36864 152.809 26.2806 41.4874 816.808 1037.63 1037.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 410 0.000256 4096 110 2176 30720 20.6494 13.9387 172.757 417.275 624.73 624.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1870 0.000256 512 120 448 74880 1.44992 1.70061 9.13104 60.1947 72.5452 72.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1740 0.000128 2048 480 6464 132864 18.1158 14.3381 1074.23 418.741 1525.53 1525.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 390 6.4e-05 4096 110 1664 86016 189.58 54.9396 1219.89 1649.41 3114.01 3114.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 0.000256 2048 130 5120 69120 5.80525 7.00781 354.332 208.662 575.879 575.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 900 0.000512 512 220 384 23040 1.64291 0.8192 3.37315 44.1407 50.1004 50.2034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1180 0.000128 512 390 256 92160 9.05859 3.39622 16.3872 103.291 132.317 132.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 660 0.000256 2048 210 1984 41472 13.294 6.98778 109.651 206.63 336.691 336.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 0.001024 512 90 64 18816 0.361088 0.425504 18.772 19.6004 19.6574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 310 3.2e-05 1024 82 384 49152 152.752 26.4412 54.6453 824.254 1058.33 1058.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 410 0.000256 4096 110 2176 30720 20.7188 13.9751 152.224 418.56 605.589 605.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1870 0.000256 512 120 448 74880 1.4537 1.70483 8.23395 59.4655 70.9282 71.0049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1740 0.000128 2048 480 6464 132480 18.1116 14.341 944.499 417.833 1394.89 1394.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 390 6.4e-05 4096 110 1664 84480 190.582 54.9988 1180.68 1649.04 3075.48 3075.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 0.000256 2048 130 5120 69600 5.82176 7.04717 315.123 209.302 537.364 537.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 900 0.000512 512 220 384 23040 1.64918 0.822944 3.2279 43.0292 48.855 48.9635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1180 0.000128 512 390 256 92160 9.07866 3.40541 15.4653 103.322 131.451 131.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 660 0.000256 2048 210 1984 40320 13.4025 6.95443 93.0939 206.752 320.331 320.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 0.001024 512 90 64 18720 0.36256 0.462048 17.6893 18.5555 18.6159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 310 3.2e-05 1024 82 384 30720 155.882 26.5244 34.0076 824.314 1040.97 1041.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 410 0.000256 4096 110 2176 31584 20.7367 13.9942 362.675 418.951 816.465 816.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1870 0.000256 512 120 448 75376 1.4585 1.71072 18.6374 60.1313 82.0098 82.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1740 0.000128 2048 480 6464 133728 18.1791 14.379 2228.24 419.321 2680.22 2680.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 390 6.4e-05 4096 110 1664 89600 191.569 55.7156 873.531 1674.17 2795.18 2795.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 0.000256 2048 130 5120 69888 5.84784 7.0529 736.885 209.807 959.663 959.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 900 0.000512 512 220 384 24640 1.63021 0.832736 6.70387 44.6588 53.9509 54.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1180 0.000128 512 390 256 98560 8.92102 3.41968 19.5839 104.831 136.937 137.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 660 0.000256 2048 210 1984 42560 13.4698 7.04934 229.017 209.596 459.261 459.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 0.001024 512 90 64 18984 0.364416 0.645984 18.094 19.1465 19.2039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 310 3.2e-05 1024 82 384 64512 152.655 26.9234 65.6777 837.132 1082.63 1082.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 410 0.000256 4096 110 2176 31360 20.706 13.96 229.724 418.897 683.395 683.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1870 0.000256 512 120 448 75264 1.45613 1.70986 12.2286 59.7345 75.2018 75.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1740 0.000128 2048 480 6464 133504 18.1064 14.3483 1415.83 418.669 1867.06 1867.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 390 6.4e-05 4096 110 1664 89600 191.221 55.6596 565.495 1673.06 2485.62 2485.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 0.000256 2048 130 5120 69664 5.81814 7.0441 467.903 209.469 690.308 690.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 900 0.000512 512 220 384 24192 1.61686 0.821248 4.5463 43.2676 50.3781 50.4879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1180 0.000128 512 390 256 96768 8.84634 3.39901 12.8292 103.574 128.831 128.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 660 0.000256 2048 210 1984 42112 13.4594 7.03859 144.798 209.502 374.926 375.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 0.001024 512 90 64 18928 0.362496 0.49664 18.0814 18.9828 19.0389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 310 3.2e-05 1024 82 384 57344 151.919 26.5544 58.7018 826.882 1064.3 1064.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 410 0.000256 4096 110 2176 31584 20.7727 13.9827 196.353 419.204 650.421 650.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1870 0.000256 512 120 448 75264 1.46022 1.71213 10.3671 59.7255 73.3382 73.4128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1740 0.000128 2048 480 6464 133056 18.1823 14.3742 1188.3 418.676 1639.64 1639.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 390 6.4e-05 4096 110 1664 86016 192.838 55.7281 458.313 1673.39 2380.46 2380.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 0.000256 2048 130 5120 69552 5.85472 7.06758 393.53 209.627 616.149 616.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 900 0.000512 512 220 384 22848 1.61056 0.801024 3.48342 42.4387 48.4599 48.5701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1180 0.000128 512 390 256 96768 9.0343 3.41344 14.469 104.815 131.918 132.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 660 0.000256 2048 210 1984 41664 13.5948 7.28269 120.715 209.652 351.371 351.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 0.001024 512 90 64 18816 0.360544 0.417536 17.9487 18.7688 18.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 310 3.2e-05 1024 82 384 64512 152.526 26.9305 66.3541 837.516 1083.58 1083.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 410 0.000256 4096 110 2176 30464 20.5116 13.8383 165.294 414.694 614.446 614.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1870 0.000256 512 120 448 74816 1.44422 1.70061 8.9568 59.9486 72.1221 72.1953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1740 0.000128 2048 480 6464 133504 18.0739 14.4359 1048.56 418.817 1499.99 1500.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 390 6.4e-05 4096 110 1664 86016 190.357 55.0672 407.444 1654.45 2307.51 2307.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 0.000256 2048 130 5120 68992 5.80646 7.00211 343.772 208.569 565.224 565.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 900 0.000512 512 220 384 23296 1.59933 0.799936 3.5617 43.4309 49.5183 49.6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1180 0.000128 512 390 256 93184 8.71299 3.36422 12.9783 101.251 126.493 126.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 660 0.000256 2048 210 1984 41216 13.3608 6.95296 105.12 207.402 332.966 333.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 0.001024 512 90 64 18816 0.362848 0.480288 18.8302 19.715 19.7719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 310 3.2e-05 1024 82 384 28672 152.648 27.3101 29.0932 807.879 1017.17 1017.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 410 0.000256 4096 110 2176 30240 20.7121 13.8988 146.616 416.195 597.532 597.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1870 0.000256 512 120 448 75040 1.46275 1.71146 7.8136 59.3007 70.3596 70.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1740 0.000128 2048 480 6464 133280 18.1695 14.3708 927.733 418.372 1378.75 1378.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 390 6.4e-05 4096 110 1664 80640 190.985 54.7171 1047.61 1635.54 2929.04 2929.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 0.000256 2048 130 5120 69440 5.85587 7.072 307.261 209.63 529.891 529.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 900 0.000512 512 220 384 22400 1.65654 0.817152 3.1456 42.8407 48.5849 48.6912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1180 0.000128 512 390 256 89600 9.11421 3.39149 14.3925 102.49 129.574 129.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 660 0.000256 2048 210 1984 40320 13.3293 6.96931 91.6836 205.151 317.262 317.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 0.001024 512 90 64 18760 0.363872 0.277088 17.6171 18.3004 18.3583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 310 3.2e-05 1024 82 384 35840 153.675 26.3168 36.2847 817.499 1034.02 1034.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 410 0.000256 4096 110 2176 31488 20.6295 13.9387 356.469 417.96 809.108 809.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1870 0.000256 512 120 448 75264 1.45203 1.70774 18.8264 58.6516 80.7099 80.7842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1740 0.000128 2048 480 6464 133632 18.1248 14.338 2123.34 419.083 2575 2575.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 390 6.4e-05 4096 110 1664 90112 190.895 55.5332 871 1670.2 2787.82 2787.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 0.000256 2048 130 5120 69760 5.81872 7.03098 704.721 209.399 927.046 927.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 900 0.000512 512 220 384 24576 1.62621 0.83072 6.76048 43.4788 52.8272 52.9388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1180 0.000128 512 390 256 98304 8.88982 3.40787 19.6551 104.578 136.713 136.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 660 0.000256 2048 210 1984 42496 13.4196 7.09018 225.185 209.124 454.951 455.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 0.001024 512 90 64 18944 0.362368 0.71808 17.9471 19.0699 19.1263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 310 3.2e-05 1024 82 384 57344 153.514 26.8142 50.7618 835.248 1066.58 1066.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 410 0.000256 4096 110 2176 31232 20.6698 13.9395 239.608 418.615 692.942 693.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1870 0.000256 512 120 448 75008 1.44813 1.70355 12.665 59.666 75.5539 75.6252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1740 0.000128 2048 480 6464 133120 18.0859 14.3708 1375.78 418.19 1826.52 1826.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 390 6.4e-05 4096 110 1664 90112 190.868 55.5335 591.796 1671.64 2510.02 2510.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 0.000256 2048 130 5120 69632 5.82262 7.09408 460.159 209.336 682.486 682.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 900 0.000512 512 220 384 24576 1.63216 0.837632 4.59104 43.3096 50.4951 50.6005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1180 0.000128 512 390 256 98304 8.90659 3.4103 13.4278 104.696 130.618 130.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 660 0.000256 2048 210 1984 41984 13.441 7.1168 149.888 209.36 379.932 380.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 0.001024 512 90 64 18816 0.360448 0.563808 18.9676 19.9357 19.9922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 310 3.2e-05 1024 82 384 49152 154.508 26.8986 46.6202 835.766 1064.03 1064.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 410 0.000256 4096 110 2176 30720 20.6541 13.9365 195.963 417.667 648.326 648.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1870 0.000256 512 120 448 74880 1.44998 1.6999 10.4707 59.2741 72.964 73.0373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1740 0.000128 2048 480 6464 132864 18.1232 14.3465 1126.63 419.139 1578.34 1578.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 390 6.4e-05 4096 110 1664 86016 189.46 54.9417 469.069 1650.49 2364.14 2364.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 0.000256 2048 130 5120 69120 5.80198 7.03587 377.148 208.856 598.913 598.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 900 0.000512 512 220 384 23040 1.64755 0.817152 3.76218 43.8895 50.2419 50.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1180 0.000128 512 390 256 92160 9.07418 3.39942 10.7017 103.39 126.746 126.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 660 0.000256 2048 210 1984 41472 13.3032 6.92928 123.31 206.829 350.503 350.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 0.001024 512 90 64 18816 0.363904 0.460448 18.7564 19.62 19.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 310 3.2e-05 1024 82 384 49152 152.888 26.4414 46.4278 825.063 1051.06 1051.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 410 0.000256 4096 110 2176 30720 20.7266 13.963 182.066 418.979 635.845 635.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1870 0.000256 512 120 448 74752 1.45795 1.70803 9.86093 58.483 71.5781 71.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1740 0.000128 2048 480 6464 133120 18.0865 14.3421 1009.69 418.215 1460.44 1460.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 390 6.4e-05 4096 110 1664 90112 190.795 55.5408 454.117 1671.1 2371.73 2371.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 0.000256 2048 130 5120 69632 5.81981 7.04352 341.48 209.516 563.935 564.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 900 0.000512 512 220 384 22528 1.58016 0.777216 3.45354 43.0348 48.9784 49.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1180 0.000128 512 390 256 98304 8.91206 3.41286 10.4716 104.705 127.687 127.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 660 0.000256 2048 210 1984 40960 13.5797 7.0304 112.17 209.543 342.451 342.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 0.001024 512 90 64 18688 0.362496 0.546944 17.8814 18.834 18.8919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 310 3.2e-05 1024 82 384 32768 157.611 26.8227 31.3376 835.319 1051.34 1051.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 410 0.000256 4096 110 2176 29440 20.5991 13.8322 160.477 413.897 608.912 609.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1870 0.000256 512 120 448 74240 1.45405 1.69971 8.71901 57.8381 69.7837 69.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1740 0.000128 2048 480 6464 131840 18.0673 14.3103 922.521 416.392 1371.4 1371.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 390 6.4e-05 4096 110 1664 81920 191.462 54.9437 383.992 1649.73 2280.32 2280.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 0.000256 2048 130 5120 69120 5.80813 7.03898 311.753 208.693 533.369 533.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 900 0.000512 512 220 384 23040 1.652 0.827392 3.59613 42.9004 49.107 49.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1180 0.000128 512 390 256 92160 9.08346 3.39149 12.4245 103.39 128.478 128.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 660 0.000256 2048 210 1984 40960 13.3626 6.98336 104.642 207.856 332.978 333.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 0.001024 512 90 64 18560 0.360128 0.34864 17.6477 18.4012 18.4588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 310 3.2e-05 1024 82 384 40960 153.895 26.4492 38.5588 824.543 1043.69 1043.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 410 0.000256 4096 110 2176 29184 20.6029 13.8281 151.822 414.242 600.606 600.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1870 0.000256 512 120 448 74496 1.45338 1.70627 8.41408 57.9624 69.6087 69.6835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1740 0.000128 2048 480 6464 132096 18.0835 14.3522 850.027 417.253 1299.82 1299.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 390 6.4e-05 4096 110 1664 86016 189.975 54.957 1036.52 1650.21 2931.85 2932.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 0.000256 2048 130 5120 69120 5.82451 7.02054 289.609 209.212 511.738 511.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 900 0.000512 512 220 384 21504 1.61408 0.784544 3.01117 42.0943 47.6331 47.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1180 0.000128 512 390 256 86016 8.87885 3.34659 11.3755 99.8789 123.665 123.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 660 0.000256 2048 210 1984 39936 13.484 6.96778 96.71 207.17 324.462 324.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 0.001024 512 90 64 18432 0.360128 0.39904 17.635 18.4366 18.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 16 64 310 3.2e-05 1024 82 384 0 25.8893 0.004256 791.585 817.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 410 0.000256 4096 110 2176 29696 20.9086 13.9776 549.334 419.459 1003.79 1003.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1870 0.000256 512 120 512 74656 1.45533 1.70774 28.538 60.8236 92.5994 92.6765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1740 0.000128 2048 480 6528 133760 18.1328 14.406 1912.21 419.519 2364.37 2364.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 390 6.4e-05 4096 110 1664 58368 206.139 55.6492 976.706 1677.56 2916.26 2916.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1040 0.000256 2048 130 5120 69952 5.82893 7.04122 628.188 209.762 850.894 850.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 900 0.000512 512 220 384 23808 1.65139 0.832864 8.81328 43.6831 55.1063 55.2149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1180 0.000128 512 390 256 83968 9.75261 3.41725 23.1982 104.986 141.546 141.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 660 0.000256 2048 210 2048 40960 13.6295 7.04717 306.065 209.788 536.662 536.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1840 0.001024 512 90 128 18528 0.364768 1.75232 17.8212 19.9795 20.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 410 0.000256 4096 110 2176 29696 20.8357 13.9674 331.06 419.554 785.527 785.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1870 0.000256 512 120 512 74624 1.45411 1.70803 20.5982 60.2347 84.0662 84.1417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1740 0.000128 2048 480 6528 133632 18.0978 14.3483 2151.15 419.396 2603.11 2603.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 390 6.4e-05 4096 110 1664 58368 205.485 55.5828 876.706 1676.99 2814.96 2815.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1040 0.000256 2048 130 5120 69952 5.82435 7.03971 706.216 209.807 928.962 929.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 900 0.000512 512 220 384 23552 1.64586 0.82944 6.33805 44.6448 53.5841 53.6922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1180 0.000128 512 390 256 82944 9.75725 3.40995 23.4387 104.653 141.442 141.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 660 0.000256 2048 210 2048 40960 13.5516 7.06083 216.875 209.912 447.53 447.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 0.001024 512 90 128 18496 0.364288 1.23078 18.1185 19.7545 19.8115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 410 0.000256 4096 110 2176 29440 20.7847 13.9455 212.406 418.009 665.258 665.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1870 0.000256 512 120 512 74496 1.45306 1.70621 13.9591 58.5198 75.7119 75.7866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1740 0.000128 2048 480 6528 133632 18.1263 14.3521 1390.34 419.134 1842.05 1842.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 390 6.4e-05 4096 110 1664 57344 205.631 55.5375 818.331 1670.3 2750 2750.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1040 0.000256 2048 130 5120 69760 5.81923 7.032 456.028 209.375 678.328 678.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 900 0.000512 512 220 384 23552 1.6511 0.830944 4.31856 43.231 50.1601 50.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1180 0.000128 512 390 256 81920 9.8223 3.40733 22.934 104.592 140.948 141.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 660 0.000256 2048 210 2048 40448 13.5589 7.01389 138.811 209.06 368.576 368.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1840 0.001024 512 90 128 18432 0.361056 1.81101 17.9369 20.1533 20.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 410 0.000256 4096 110 2176 29568 20.7904 13.9571 175.966 418.847 629.67 629.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1870 0.000256 512 120 512 74496 1.45085 1.70467 11.4373 59.4854 74.1505 74.2294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1740 0.000128 2048 480 6528 133248 18.0855 14.3484 1123.87 418.513 1574.92 1575.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 390 6.4e-05 4096 110 1664 55296 205.39 55.339 779.38 1664.88 2705.19 2705.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1040 0.000256 2048 130 5120 69696 5.81914 7.02899 370.383 209.449 592.758 592.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 900 0.000512 512 220 384 23040 1.64339 0.818144 3.50451 43.9524 50.0472 50.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1180 0.000128 512 390 256 79872 9.72704 3.39875 22.2305 103.233 138.771 138.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 660 0.000256 2048 210 2048 39936 13.5664 6.98573 111.726 208.45 340.86 340.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1840 0.001024 512 90 128 18432 0.362624 1.80134 17.8586 20.0663 20.1257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 410 0.000256 4096 110 2176 29184 20.8178 13.9393 155.135 422.406 612.409 612.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1870 0.000256 512 120 512 74240 1.45366 1.70406 10.2538 58.807 72.2898 72.3656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1740 0.000128 2048 480 6528 133120 18.1001 14.3401 1004.57 421.98 1459.1 1459.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 390 6.4e-05 4096 110 1664 57344 205.552 55.5547 797.674 1686.8 2745.77 2745.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1040 0.000256 2048 130 5120 69632 5.82256 7.01645 330.254 211.23 554.394 554.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 900 0.000512 512 220 384 23552 1.65888 0.83328 3.62163 43.4778 49.716 49.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1180 0.000128 512 390 256 81920 9.82234 3.40995 22.7893 105.642 141.852 141.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 660 0.000256 2048 210 2048 39936 13.6322 7.02131 100.238 211.251 332.276 332.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1840 0.001024 512 90 128 18304 0.36064 1.78605 17.9892 20.1814 20.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 410 0.000256 4096 110 2176 28800 20.7722 13.8753 428.323 416.415 879.498 879.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1870 0.000256 512 120 512 74240 1.45018 1.70358 9.64442 58.7674 71.6361 71.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1740 0.000128 2048 480 6528 132480 18.0631 14.4076 924.345 417.628 1374.55 1374.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 390 6.4e-05 4096 110 1664 56320 206.476 55.5935 782.571 1676.1 2720.94 2721.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1040 0.000256 2048 130 5120 69440 5.81018 7.01891 305.254 209.091 527.251 527.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 900 0.000512 512 220 384 23040 1.64221 0.817664 3.62451 43.1367 49.3526 49.4612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1180 0.000128 512 390 256 76800 9.88762 3.39968 21.6502 103.268 138.394 138.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 660 0.000256 2048 210 2048 39680 13.4197 6.93923 92.6109 206.544 319.644 319.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1840 0.001024 512 90 128 18240 0.36112 1.79165 17.7483 19.9433 20.0012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 410 0.000256 4096 110 2176 29184 20.8262 13.9244 428.95 417.622 881.436 881.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1870 0.000256 512 120 512 74112 1.44976 1.70259 8.60864 58.7487 70.5815 70.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1740 0.000128 2048 480 6528 132864 18.1249 14.3715 857.619 419.049 1309.27 1309.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 390 6.4e-05 4096 110 1664 49152 206.606 54.9341 718.667 1650 2630.41 2630.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1040 0.000256 2048 130 5120 69120 5.79837 7.00237 279.974 208.813 501.663 501.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 900 0.000512 512 220 384 23040 1.64781 0.819936 2.97123 43.1008 48.6683 48.7772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1180 0.000128 512 390 256 79872 9.76445 3.40173 22.4401 103.36 139.148 139.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 660 0.000256 2048 210 2048 38400 13.5424 6.93798 84.2017 206.78 311.59 311.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1840 0.001024 512 90 128 18240 0.363072 1.78941 18.8266 21.0231 21.0801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 410 0.000256 4096 110 2176 28672 20.7069 13.8371 421.68 414.764 871.096 871.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1870 0.000256 512 120 512 73920 1.44499 1.69984 8.32461 59.2646 70.8049 70.8888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1740 0.000128 2048 480 6528 132608 18.1192 14.3653 798.219 418.893 1249.7 1249.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 390 6.4e-05 4096 110 1664 50176 206.886 55.0625 731.592 1654.71 2648.44 2648.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1040 0.000256 2048 130 5120 68992 5.79728 7.00384 263.333 208.606 484.813 484.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 900 0.000512 512 220 384 21504 1.64202 0.80112 2.828 42.5988 47.9998 48.1044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1180 0.000128 512 390 256 71680 9.92176 3.36771 20.1368 101.267 134.879 135.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 660 0.000256 2048 210 2048 39424 13.5319 6.95344 79.8724 207.431 307.919 308.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1840 0.001024 512 90 128 18144 0.360448 1.78403 16.746 18.9335 18.9909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 410 0.000256 4096 110 2176 28672 20.9425 13.9587 419.803 419.375 874.19 874.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1870 0.000256 512 120 512 74240 1.45408 1.7096 8.2151 58.927 70.3774 70.4645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1740 0.000128 2048 480 6528 133120 18.1059 14.4896 764.934 418.612 1216.25 1216.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 390 6.4e-05 4096 110 1664 57344 205.722 55.5556 833.172 1672.65 2767.29 2767.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1040 0.000256 2048 130 5120 69632 5.83267 7.03405 251.215 209.711 473.866 473.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 900 0.000512 512 220 384 20480 1.62653 0.778688 2.64314 43.1272 48.3044 48.4147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1180 0.000128 512 390 256 81920 9.83834 3.41181 22.8478 104.795 141.077 141.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 660 0.000256 2048 210 2048 38912 13.7527 7.03488 73.9688 209.732 304.617 304.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1840 0.001024 512 90 128 18176 0.36176 1.78134 17.9053 20.0904 20.1485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 410 0.000256 4096 110 2160 30464 20.5749 13.8382 527.101 414.696 976.327 976.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1870 0.000256 512 120 420 74816 1.44784 1.70013 22.4977 59.9449 85.6621 85.7396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1740 0.000128 2048 480 6480 133504 18.0773 14.3303 739.339 418.831 1190.69 1190.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 390 6.4e-05 4096 110 1680 86016 190.977 55.0533 1322.42 1654.44 3223.08 3223.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1040 0.000256 2048 130 5160 68992 5.79379 7.00634 245.188 208.572 466.633 466.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 900 0.000512 512 220 360 23296 1.59504 0.801664 8.01347 43.6223 54.1591 54.2717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1180 0.000128 512 390 240 93184 8.70666 3.36896 24.0263 101.249 137.533 137.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 660 0.000256 2048 210 1980 41216 13.4007 6.95696 295.198 207.403 523.092 523.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1840 0.001024 512 90 120 18368 0.366592 1.66387 18.6576 20.7301 20.7877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 60 310 3.2e-05 1024 82 360 0 26.2234 0.023296 807.793 834.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 410 0.000256 4096 110 2176 30464 20.5728 13.8284 524.249 414.992 973.753 973.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1870 0.000256 512 120 448 74816 1.44474 1.70419 23.6244 59.9574 86.8043 86.8811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1740 0.000128 2048 480 6464 133504 18.082 14.3217 727.167 419.134 1178.81 1178.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 390 6.4e-05 4096 110 1664 86016 190.946 55.0455 1302.63 1655.96 3204.78 3204.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1040 0.000256 2048 130 5120 68992 5.79149 7.00797 238.16 208.777 459.811 459.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 900 0.000512 512 220 384 23296 1.59245 0.801632 8.35603 43.6618 54.5406 54.6488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1180 0.000128 512 390 256 93184 8.73376 3.36691 25.158 101.323 138.766 138.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 660 0.000256 2048 210 1984 41216 13.3652 6.95296 73.6404 207.559 301.649 301.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1840 0.001024 512 90 64 18816 0.364768 0.91136 17.9007 19.2197 19.2754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 310 3.2e-05 1024 82 384 28672 152.925 26.2237 28.0473 808.4 1015.84 1016.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 410 0.000256 4096 110 2150 30240 20.8015 13.9017 529.258 416.195 980.273 980.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1870 0.000256 512 120 450 75040 1.46227 1.71034 25.4861 61.0621 89.7924 89.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1740 0.000128 2048 480 6450 133280 18.1894 14.4934 744.751 418.373 1195.91 1196.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 390 6.4e-05 4096 110 1700 89600 187.27 54.738 1387.77 1635.5 3265.48 3265.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1040 0.000256 2048 130 5150 69440 5.85728 7.09674 248.409 209.621 471.06 471.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 900 0.000512 512 220 350 24640 1.5945 0.817152 8.70886 44.325 55.5747 55.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1180 0.000128 512 390 250 107520 8.11744 3.38765 28.0157 102.486 142.193 142.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 660 0.000256 2048 210 2000 40320 13.3254 6.9303 73.958 205.142 299.487 299.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1840 0.001024 512 90 100 18480 0.364608 1.36656 17.7347 19.5092 19.5657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 50 310 3.2e-05 1024 82 350 0 26.3127 0.004448 817.387 843.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 410 0.000256 4096 110 2160 30240 20.8323 13.8896 526.492 416.265 977.591 977.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1870 0.000256 512 120 432 75040 1.46 1.71229 24.4795 60.0652 87.7912 87.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1740 0.000128 2048 480 6432 133280 18.1774 14.3792 731.804 418.443 1182.91 1183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 390 6.4e-05 4096 110 1680 89600 187.378 54.72 1385.66 1635.79 3263.74 3263.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1040 0.000256 2048 130 5136 69440 5.85523 7.05584 246.056 209.66 468.702 468.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 900 0.000512 512 220 336 24640 1.59062 0.816064 8.40429 44.2578 55.1996 55.3083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1180 0.000128 512 390 240 89600 9.13046 3.39133 22.6187 102.506 137.833 137.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 660 0.000256 2048 210 1968 40320 13.3777 7.0103 295.978 205.179 521.678 521.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1840 0.001024 512 90 96 18480 0.368064 1.36157 18.6722 20.445 20.5018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 310 3.2e-05 1024 82 336 0 26.375 0.022528 817.527 844.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 410 0.000256 4096 110 2144 32256 20.6616 13.9408 546.906 418.207 999.825 999.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1870 0.000256 512 120 416 75264 1.4495 1.70394 22.6263 61.4296 87.2802 87.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1740 0.000128 2048 480 6432 133120 18.1018 14.3379 841.331 417.789 1291.66 1291.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 390 6.4e-05 4096 110 1664 94208 189.825 55.5148 1410.12 1670.27 3325.95 3326.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1040 0.000256 2048 130 5120 69632 5.81779 7.02352 281.089 209.124 503.129 503.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 900 0.000512 512 220 352 26624 1.58278 0.833824 8.92989 44.6072 56.0799 56.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1180 0.000128 512 390 256 106496 8.43776 3.40979 26.8471 104.596 143.476 143.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 660 0.000256 2048 210 1984 43008 13.4238 7.03158 310.231 209.156 539.976 540.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1840 0.001024 512 90 64 18816 0.364544 0.927008 19.0444 20.3796 20.4369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 310 3.2e-05 1024 82 352 98304 145.594 26.8247 89.3299 834.958 1096.95 1097.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 410 0.000256 4096 110 2144 30720 20.4825 13.8383 750.47 415.002 1199.91 1200.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1870 0.000256 512 120 416 73920 1.44179 1.69024 10.2453 58.1717 71.6202 71.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1740 0.000128 2048 480 6432 132480 18.1228 14.3397 1272.38 418.851 1723.8 1723.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 390 6.4e-05 4096 110 1664 76800 193.199 54.999 1610.77 1652.31 3511.48 3511.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1040 0.000256 2048 130 5120 68160 5.76477 6.9591 418.087 207.527 638.412 638.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 900 0.000512 512 220 352 26880 1.56762 0.82944 10.904 44.1169 57.5454 57.6545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1180 0.000128 512 390 256 92160 9.072 3.39968 33.0847 103.561 149.305 149.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 660 0.000256 2048 210 1984 42240 13.271 6.94886 132.917 207.55 360.815 360.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1840 0.001024 512 90 64 18240 0.358048 1.31482 17.6865 19.402 19.4581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 310 3.2e-05 1024 82 352 61440 150.279 26.4452 72.3892 828.667 1078.03 1078.23
