#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  6 12:30:51 2020
# Process ID: 11800
# Current directory: C:/Users/USER/Desktop/git/SME_parallel/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12072 C:\Users\USER\Desktop\git\SME_parallel\vivado_project\SME_parallel.xpr
# Log file: C:/Users/USER/Desktop/git/SME_parallel/vivado_project/vivado.log
# Journal file: C:/Users/USER/Desktop/git/SME_parallel/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 803.230 ; gain = 148.172
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testfixture/data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/strnum was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/patnum was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/strdata was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/goldmatch_s was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/goldmatch_index_s was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GCCCCTACGTCTATTGCTGGCGATACAC"
  -- Pattern 1  "CTG"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 856.633 ; gain = 23.035
run all
       cycle 47, expect(1,10) , get(1,10) >> Pass
  -- Pattern 2  "AGCTTGATCTTGTACCGCGAAA"
       cycle 8c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "CTTGGTGCATCCCCCCTGG"
       cycle c3, expect(0,--) , get(1,--) >> Fail
  -- Pattern 4  "TGGTATTTTCCGACGTGGGTAATT"
       cycle 10d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GCCCCTA"
       cycle 12a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "CCGCTCTG"
       cycle 167, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TCTGGGGTTAATGCCGGA"
       cycle 19f, expect(0,--) , get(1,--) >> Fail
  -- Pattern 8  "TA"
       cycle 1b2, expect(1,05) , get(1,05) >> Pass
  -- Pattern 9  "G"
       cycle 1b4, expect(1,00) , get(1,05) >> Wrong index
  -- Pattern 1  ":AATCACACCATTGGCATCCCG"
       cycle 1f8, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "CAGGGCCGTAGTCGGCCTT"
  -- Pattern 1  "AGTCG"
       cycle 22c, expect(1,09) , get(1,09) >> Pass
  -- Pattern 2  "GTCG"
       cycle 24e, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 3  "CGCTCGAACCAATGTGCCA"
       cycle 285, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CAAGGGCTTTA"
       cycle 2b0, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "ATAATTGTGT"
       cycle 2d0, expect(0,--) , get(1,--) >> Fail
  -- Pattern 6  "GC"
       cycle 2e4, expect(1,04) , get(1,04) >> Pass
  -- Pattern 7  "CGCATGGTCATGCA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TGTCTCAACCACCAACCCA"
       cycle 350, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CGTAGTC"
       cycle 375, expect(1,06) , get(1,06) >> Pass
  -- Pattern 1  ":CGG"
       cycle 398, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "GGTAAGTCATAGCAAGATGCAC"
  -- Pattern 1  "GAGTGTGTTCAGCCGGCCGAA"
       cycle 3e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CGT"
       cycle 410, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TAAGTCATA"
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "TACTGGTTGATTTGCACA"
  -- Pattern 1  "AC"
       cycle 25, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "TG"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 862.766 ; gain = 0.000
run all
       cycle 37, expect(1,03) , get(1,03) >> Pass
  -- Pattern 3  "T"
       cycle 39, expect(1,00) , get(1,03) >> Wrong index
  -- Pattern 4  "GCTA"
       cycle 5f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "TTGATTT"
       cycle 84, expect(1,06) , get(1,06) >> Pass
  -- Pattern 6  "GTT"
       cycle 9b, expect(1,05) , get(1,05) >> Pass
  -- Pattern 7  "CGA"
       cycle bd, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TGGGATA"
       cycle ec, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "T"
       cycle ee, expect(1,00) , get(0,00) >> Fail
  -- Pattern 1  ":TACCGC"
       cycle 116, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "GTCGCCAGTTGGCTCCTTGATTAAGTACCT"
  -- Pattern 1  "ACGC"
       cycle 167, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 169, expect(1,01) , get(0,00) >> Fail
  -- Pattern 3  "CTTGAT"
       cycle 197, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern 4  "TCC"
       cycle 1b8, expect(1,0d) , get(1,0d) >> Pass
  -- Pattern 5  "C"
       cycle 1ba, expect(1,02) , get(1,0d) >> Wrong index
  -- Pattern 6  "ATAT"
       cycle 1ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TAG"
       cycle 222, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "GA"
       cycle 247, expect(1,12) , get(1,12) >> Pass
  -- Pattern 9  "TTG"
       cycle 261, expect(1,08) , get(1,08) >> Pass
  -- Pattern 1  ":CGTCCTAG"
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 862.766 ; gain = 0.000
run all
       cycle 44, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GAT"
       cycle 55, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "AATC"
       cycle 71, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 82, expect(1,03) , get(1,03) >> Pass
  -- Pattern 6  "TCAATTT"
       cycle a4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TACCTC"
       cycle c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TCATATAG"
       cycle e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CA"
       cycle fb, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "TACG"
       cycle 117, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ACTCTTTCAGCTGGCACCCTGACGGCAACG"
  -- Pattern 1  "TGGC"
       cycle 158, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 2  "TG"
       cycle 175, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "TAAG"
       cycle 1a9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTCC"
       cycle 1e3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GG"
       cycle 1fe, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 6  "C"
       cycle 200, expect(1,01) , get(1,0c) >> Wrong index
  -- Pattern 7  "GGC"
       cycle 21a, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 8  "A"
       cycle 21c, expect(1,00) , get(1,0c) >> Wrong index
  -- Pattern 9  "T"
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
add_wave {{/testfixture/u_SME}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 960.535 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 960.535 ; gain = 0.000
run 10 us
       cycle 44, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GAT"
       cycle 55, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "AATC"
       cycle 71, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 82, expect(1,03) , get(1,03) >> Pass
  -- Pattern 6  "TCAATTT"
       cycle a4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TACCTC"
       cycle c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TCATATAG"
       cycle e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CA"
       cycle fb, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "TACG"
       cycle 117, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ACTCTTTCAGCTGGCACCCTGACGGCAACG"
  -- Pattern 1  "TGGC"
       cycle 158, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 2  "TG"
       cycle 175, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "TAAG"
       cycle 1a9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTCC"
       cycle 1e3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GG"
       cycle 1fe, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 6  "C"
       cycle 200, expect(1,01) , get(1,0c) >> Wrong index
  -- Pattern 7  "GGC"
       cycle 21a, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 8  "A"
       cycle 21c, expect(1,00) , get(1,0c) >> Wrong index
  -- Pattern 9  "T"
run 10 us
run 10 us
run 10 us
run all
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
add_wave {{/testfixture/u_SME/s1}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testfixture/u_SME/pe1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 960.535 ; gain = 0.000
run all
       cycle 44, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GAT"
       cycle 55, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "AATC"
       cycle 71, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 82, expect(1,03) , get(1,03) >> Pass
  -- Pattern 6  "TCAATTT"
       cycle a4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TACCTC"
       cycle c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TCATATAG"
       cycle e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CA"
       cycle fb, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "TACG"
       cycle 117, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ACTCTTTCAGCTGGCACCCTGACGGCAACG"
  -- Pattern 1  "TGGC"
       cycle 158, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 2  "TG"
       cycle 175, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "TAAG"
       cycle 1a9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTCC"
       cycle 1e3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GG"
       cycle 1fe, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 6  "C"
       cycle 200, expect(1,01) , get(1,0c) >> Wrong index
  -- Pattern 7  "GGC"
       cycle 21a, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 8  "A"
       cycle 21c, expect(1,00) , get(1,0c) >> Wrong index
  -- Pattern 9  "T"
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 960.535 ; gain = 0.000
run all
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 960.535 ; gain = 0.000
run all
       cycle 44, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GAT"
       cycle 55, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "AATC"
       cycle 71, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 82, expect(1,03) , get(1,03) >> Pass
  -- Pattern 6  "TCAATTT"
       cycle a4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TACCTC"
       cycle c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TCATATAG"
       cycle e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CA"
       cycle fb, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "TACG"
       cycle 117, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ACTCTTTCAGCTGGCACCCTGACGGCAACG"
  -- Pattern 1  "TGGC"
       cycle 158, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 2  "TG"
       cycle 175, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "TAAG"
       cycle 1a9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTCC"
       cycle 1e3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GG"
       cycle 1fe, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 6  "C"
       cycle 200, expect(1,01) , get(1,0c) >> Wrong index
  -- Pattern 7  "GGC"
       cycle 21a, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 8  "A"
       cycle 21c, expect(1,00) , get(1,0c) >> Wrong index
  -- Pattern 9  "T"
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 960.535 ; gain = 0.000
run all
       cycle 44, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GAT"
       cycle 55, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "AATC"
       cycle 71, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 82, expect(1,03) , get(1,03) >> Pass
  -- Pattern 6  "TCAATTT"
       cycle a4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TACCTC"
       cycle c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TCATATAG"
       cycle e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CA"
       cycle fb, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "TACG"
       cycle 117, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ACTCTTTCAGCTGGCACCCTGACGGCAACG"
  -- Pattern 1  "TGGC"
       cycle 158, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 2  "TG"
       cycle 175, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "TAAG"
       cycle 1a9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTCC"
       cycle 1e3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GG"
       cycle 1fe, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 6  "C"
       cycle 200, expect(1,01) , get(1,0c) >> Wrong index
  -- Pattern 7  "GGC"
       cycle 21e, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 8  "A"
       cycle 220, expect(1,00) , get(1,0c) >> Wrong index
  -- Pattern 9  "T"
       cycle 22b, expect(1,02) , get(1,02) >> Pass
  -- Pattern a  "AAGCG"
       cycle 261, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CTTTTAGCTTAACCAGTTGCCCCTGTTGGT"
  -- Pattern 1  "ATG"
       cycle 2af, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 2b1, expect(1,01) , get(0,00) >> Fail
  -- Pattern 3  "AATCA"
       cycle 2e5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TTGC"
       cycle 30f, expect(1,10) , get(1,10) >> Pass
  -- Pattern 5  "TAATAAGG"
       cycle 350, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "T"
       cycle 352, expect(1,01) , get(0,00) >> Fail
  -- Pattern 7  "CACAAA"
       cycle 38c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AA"
       cycle 3a5, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "ATC"
       cycle 3d5, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "G"
       cycle 3d7, expect(1,06) , get(0,00) >> Fail
  __________________________________________________________
  == String 4  "CGTGTCCCTCTCGCCCCCCGAAGG"
  -- Pattern 1  "ACGGTG"
       cycle 41d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "C"
       cycle 41f, expect(1,00) , get(0,00) >> Fail
  -- Pattern 3  "CCTTGGC"
       cycle 458, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TATCCAA"
       cycle 48a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GCTAC"
       cycle 4b8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "C"
       cycle 4ba, expect(1,00) , get(0,00) >> Fail
  -- Pattern 7  "GCATTCG"
       cycle 4ec, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "CTAGTC"
       cycle 524, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "T"
       cycle 526, expect(1,02) , get(0,00) >> Fail
  -- Pattern a  "CG"
       cycle 531, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 5  "CCTCGAGCTTATGGCCTGCGGTGTC"
  -- Pattern 1  "GATAGGC"
       cycle 581, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 583, expect(1,02) , get(0,00) >> Fail
  -- Pattern 3  "TATCATC"
       cycle 5b8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "GCCG"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 5f7, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "CTT"
       cycle 612, expect(1,07) , get(1,07) >> Pass
  -- Pattern 7  "TCCCGAT"
       cycle 647, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AT"
       cycle 660, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "GCAC"
       cycle 691, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ATG"
       cycle 6ad, expect(1,0a) , get(1,0a) >> Pass
  __________________________________________________________
  == String 6  "AAGACGCGCCCTT"
  -- Pattern 1  "ATCAT"
       cycle 6dc, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "ACGCGGCA"
       cycle 704, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GGGG"
       cycle 724, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 726, expect(1,02) , get(0,00) >> Fail
  -- Pattern 5  "GAC"
       cycle 739, expect(1,02) , get(1,02) >> Pass
  -- Pattern 6  "T"
       cycle 73b, expect(1,0b) , get(1,02) >> Wrong index
  -- Pattern 7  "T"
       cycle 74f, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 8  "TCATC"
       cycle 76e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CG"
       cycle 780, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "ACAAAT"
       cycle 7a4, expect(0,--) , get(0,--) >> Pass
----------------------------------
-- Simulation finish            --
-- cycle =1957 , Score =88       --
----------------------------------
$finish called at time : 39140 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 12:55:13 2020...
