
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007929                       # Number of seconds simulated (Second)
simTicks                                   7928553000                       # Number of ticks simulated (Tick)
finalTick                                  7928553000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    109.56                       # Real time elapsed on the host (Second)
hostTickRate                                 72367742                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     34897507                       # Number of instructions simulated (Count)
simOps                                       39326793                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   318526                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     358954                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         15857107                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        40008751                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      382                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       39795294                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3962                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               682339                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            531418                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 122                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            15716632                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.532050                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.462060                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4982882     31.70%     31.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2033355     12.94%     44.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1920431     12.22%     56.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1402495      8.92%     65.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1412879      8.99%     74.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1721443     10.95%     85.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    923731      5.88%     91.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    642853      4.09%     95.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    676563      4.30%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              15716632                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   35380      0.35%      0.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 547592      5.42%      5.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                 9152655     90.51%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     96.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 275533      2.72%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  85827      0.85%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14906      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1668600      4.19%      4.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      17731296     44.56%     48.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1000767      2.51%     51.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        997765      2.51%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      3134255      7.88%     61.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      6469348     16.26%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          117      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     77.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      3133913      7.88%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4657354     11.70%     97.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1001877      2.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       39795294                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.509619                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            10111908                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.254098                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 69591201                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                22877794                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        21955443                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 35831889                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                17813767                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        17743616                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    31821166                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    16417436                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          39768046                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       4643616                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     27248                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              200560                       # Number of nop insts executed (Count)
system.cpu.numRefs                            5643932                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2683758                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1000316                       # Number of stores executed (Count)
system.cpu.numRate                           2.507900                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1481                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          140475                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    34897507                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39326793                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.454391                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.454391                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.200749                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.200749                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   36473078                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  18073565                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   40688997                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    10268901                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   10264263                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  33187219                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      201                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        4643961                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1009402                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       792064                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       795300                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2815181                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2740730                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             17163                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1082401                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7807                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1079553                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997369                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17541                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 43                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6666                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1337                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5329                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          668                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          679744                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             260                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17049                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     15613491                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.531517                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.255625                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7641805     48.94%     48.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1567490     10.04%     58.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1251879      8.02%     67.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          405151      2.59%     69.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          121978      0.78%     70.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          969863      6.21%     76.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          149683      0.96%     77.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           41339      0.26%     77.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3464303     22.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     15613491                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             35096537                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39525823                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     5491982                       # Number of memory references committed (Count)
system.cpu.commit.loads                       4521450                       # Number of loads committed (Count)
system.cpu.commit.amos                            100                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         108                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2629950                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         17696799                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    25671182                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11002                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1663387      4.21%      4.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     17670864     44.71%     48.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       999835      2.53%     51.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       995335      2.52%     53.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     53.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     53.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     53.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     53.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     53.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     53.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     53.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      3125899      7.91%     61.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      6452503     16.32%     78.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     78.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     78.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      3125923      7.91%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4521450     11.44%     97.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       970532      2.46%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39525823                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3464303                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        5315871                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5315871                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5315871                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5315871                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       130268                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          130268                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       130268                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         130268                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   7600386986                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   7600386986                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   7600386986                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   7600386986                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      5446139                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       5446139                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      5446139                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      5446139                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.023919                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.023919                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.023919                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.023919                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 58344.236390                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 58344.236390                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 58344.236390                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 58344.236390                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        95653                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          595                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2117                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.183278                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    66.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        15353                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             15353                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        51262                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         51262                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        51262                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        51262                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        79006                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        79006                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        79006                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        79006                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4103367697                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4103367697                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4103367697                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4103367697                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.014507                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.014507                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.014507                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.014507                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 51937.418639                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 51937.418639                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 51937.418639                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 51937.418639                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  77988                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4351148                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4351148                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       124545                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        124545                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7269514000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7269514000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4475693                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4475693                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.027827                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.027827                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 58368.573608                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 58368.573608                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47797                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47797                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        76748                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        76748                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3970803500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3970803500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.017148                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.017148                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51738.201647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51738.201647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           94                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              94                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       357000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       357000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          100                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          100                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.060000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.060000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        59500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        59500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       351000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       351000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.060000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.060000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        58500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        58500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4173908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31861.893130                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4042908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30861.893130                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       964723                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         964723                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5592                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5592                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    326699078                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    326699078                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       970315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       970315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.005763                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.005763                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58422.581903                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58422.581903                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3465                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3465                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2127                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2127                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    128521289                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    128521289                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002192                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002192                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60423.737189                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60423.737189                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1019.298186                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5394977                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              79012                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              68.280476                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1019.298186                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          744                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          188                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           21863968                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          21863968                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1909619                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               8105843                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4044944                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1638662                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17564                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1055858                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   839                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               40367407                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2849                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3543887                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       36060920                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2815181                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1098431                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      12148628                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   36764                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  846                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4846                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3495203                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5181                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           15716632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.584751                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.354641                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  8990207     57.20%     57.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   177118      1.13%     58.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   793190      5.05%     63.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   175229      1.11%     64.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   712576      4.53%     69.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   857494      5.46%     74.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   380905      2.42%     76.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   128117      0.82%     77.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3501796     22.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             15716632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.177534                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.274117                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3492555                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3492555                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3492555                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3492555                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2647                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2647                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2647                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2647                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    176277498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    176277498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    176277498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    176277498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3495202                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3495202                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3495202                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3495202                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000757                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000757                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000757                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000757                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66595.201360                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66595.201360                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66595.201360                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66595.201360                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          876                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           17                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      51.529412                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1808                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1808                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          582                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           582                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          582                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          582                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2065                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2065                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2065                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2065                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    139218999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    139218999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    139218999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    139218999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000591                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000591                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000591                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000591                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67418.401453                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67418.401453                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67418.401453                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67418.401453                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1808                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3492555                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3492555                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2647                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2647                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    176277498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    176277498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3495202                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3495202                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000757                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000757                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66595.201360                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66595.201360                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          582                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          582                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2065                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2065                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    139218999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    139218999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000591                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000591                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67418.401453                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67418.401453                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.513147                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3494619                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2064                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1693.129360                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.513147                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          109                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           71                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           13982872                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          13982872                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17564                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2863400                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   136448                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               40209693                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2461                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4643961                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1009402                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   376                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     58003                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    25779                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           9656                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9889                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19545                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 39709282                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                39699059                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  33023379                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  51270218                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.503550                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.644105                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      128070                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  122511                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   41                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  89                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  38870                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9260                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2016                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4521450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.519217                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            24.053595                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                4405235     97.43%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2849      0.06%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                34317      0.76%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1139      0.03%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  870      0.02%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  259      0.01%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  161      0.00%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  139      0.00%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  188      0.00%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  366      0.01%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                714      0.02%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1283      0.03%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2066      0.05%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4439      0.10%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              46291      1.02%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1256      0.03%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1271      0.03%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               5784      0.13%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                830      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2054      0.05%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4343      0.10%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                439      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 93      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 73      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 86      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                110      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                178      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                185      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                307      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                213      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3912      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1045                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4521450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17564                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2493443                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5126753                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          39321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4957947                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3081604                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               40297972                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                608399                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1885232                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 101538                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  33844                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            47454053                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   104582666                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 36900026                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 24438937                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              46659895                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   794158                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     380                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 100                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8564124                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         52349035                       # The number of ROB reads (Count)
system.cpu.rob.writes                        80515144                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 34897507                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39326793                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    53                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    425                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  31964                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     32389                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   425                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 31964                       # number of overall hits (Count)
system.l2.overallHits::total                    32389                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1640                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                46904                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   48544                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1640                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               46904                       # number of overall misses (Count)
system.l2.overallMisses::total                  48544                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       131525500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3644648500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3776174000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      131525500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3644648500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3776174000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2065                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              78868                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 80933                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2065                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             78868                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                80933                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.794189                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.594715                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.599805                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.794189                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.594715                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.599805                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80198.475610                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 77704.428194                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    77788.686552                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80198.475610                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 77704.428194                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   77788.686552                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                12813                       # number of writebacks (Count)
system.l2.writebacks::total                     12813                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1640                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            46904                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               48544                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1640                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           46904                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              48544                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    115135500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3175608500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3290744000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    115135500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3175608500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3290744000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.794189                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.594715                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.599805                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.794189                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.594715                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.599805                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70204.573171                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67704.428194                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67788.892551                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70204.573171                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67704.428194                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67788.892551                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          45132                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          291                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            291                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          143                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             143                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          144                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           144                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993056                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993056                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          143                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          143                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2711000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2711000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993056                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993056                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18958.041958                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18958.041958                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             425                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                425                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1640                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1640                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    131525500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    131525500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2065                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2065                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.794189                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.794189                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80198.475610                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80198.475610                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1640                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1640                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    115135500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    115135500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.794189                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.794189                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70204.573171                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70204.573171                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1482                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1482                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    118262500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      118262500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2120                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.699057                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.699057                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79799.257760                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79799.257760                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1482                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1482                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    103442500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    103442500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.699057                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.699057                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69799.257760                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69799.257760                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          31326                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             31326                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        45422                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           45422                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   3526386000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   3526386000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        76748                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         76748                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.591833                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.591833                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 77636.079433                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 77636.079433                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        45422                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        45422                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   3072166000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   3072166000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.591833                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.591833                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67636.079433                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67636.079433                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1807                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1807                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1807                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1807                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        15353                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            15353                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        15353                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        15353                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4045.906837                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       160437                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      49229                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.258994                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      18.511573                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        57.706919                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3969.688345                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.004519                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.014089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.969162                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.987770                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  213                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  858                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1181                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1844                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1336205                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1336205                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     12813.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1639.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     46847.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000301498500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          721                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          721                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              111031                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              12095                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       48543                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      12813                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     48543                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    12813                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     57                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 48543                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                12813                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   43425                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1054                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     398                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    621                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    723                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    722                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    722                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    721                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    721                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    721                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          721                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      67.233010                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     51.038663                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    143.590471                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127           676     93.76%     93.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           35      4.85%     98.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            8      1.11%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      0.14%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.14%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           721                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          721                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.737864                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.722818                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.712445                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               99     13.73%     13.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                4      0.55%     14.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              606     84.05%     98.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               11      1.53%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.14%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           721                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3106752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               820032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              391843505.36598545                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              103427699.85897805                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    7928441000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     129220.30                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       104896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2998208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       818496                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 13230156.877301571891                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 378153239.311132848263                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 103233969.678956553340                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1639                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        46904                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        12813                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     47659750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1248375750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 185963794750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29078.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26615.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  14513681.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       104896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3001856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3106752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       104896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       104896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       820032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       820032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1639                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        46904                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           48543                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        12813                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          12813                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       13230157                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      378613348                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         391843505                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     13230157                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      13230157                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    103427700                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        103427700                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    103427700                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      13230157                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     378613348                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        495271205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                48486                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               12789                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3974                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2787                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               386923000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             242430000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1296035500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7980.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26730.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               41037                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              10770                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.64                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.21                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         9459                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   414.413363                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   252.757275                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   367.071377                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2454     25.94%     25.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2063     21.81%     47.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          926      9.79%     57.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          640      6.77%     64.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          539      5.70%     70.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          449      4.75%     74.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          383      4.05%     78.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          306      3.24%     82.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1699     17.96%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         9459                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3103104                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             818496                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              391.383396                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              103.233970                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.81                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        34393380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        18261540                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      166533360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      32938200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 625703520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2383785600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1037166240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4298781840                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   542.189961                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2673216500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    264680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4990656500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        33208140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        17635365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      179656680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      33820380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 625703520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2669788230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    796321920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4356134235                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   549.423613                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2044236250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    264680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5619636750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               47061                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         12813                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             31696                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1482                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1482                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          47061                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            143                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       141738                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  141738                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3926784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3926784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              48686                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    48686    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                48686                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           158188500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          256764750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          93195                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        44509                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              78812                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        28166                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1808                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            94954                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2120                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2065                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         76748                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           144                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          144                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5937                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       236012                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 241949                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       247808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6030144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 6277952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           45132                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    820032                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            126209                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.007250                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.084837                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  125294     99.28%     99.28% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     915      0.72%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              126209                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7928553000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           97597500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3097497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         118374000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        160873                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        79796                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             914                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          914                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
