// Seed: 4066554609
module module_0 (
    input  supply0 id_0,
    output supply1 id_1
);
  logic id_3, id_4, id_5;
  assign module_1.id_1 = 0;
  id_6 :
  assert property (@(negedge -1 < {id_3, -1, 1, -1'b0} or id_0) 1'b0)
  else;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output tri   id_2,
    input  wand  id_3
);
  parameter id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 : 1 'b0 &  -1] id_6;
endmodule
