

Microchip MPLAB XC8 Assembler V2.10 build 88905656 
                                                                                                           Sun Jun 28 18:21:46 2020


     1                           	processor	18F27K42
     2                           	opt	pw 132
     3                           	psect	config,global,class=CONFIG,delta=1,noexec
     4                           	psect	idloc,global,class=IDLOC,delta=1,noexec
     5                           	psect	const,global,reloc=2,class=CONST,delta=1,noexec
     6                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     7                           	psect	mediumconst,global,reloc=2,class=MEDIUMCONST,delta=1,noexec
     8                           	psect	rbss,global,class=COMRAM,space=1,delta=1,noexec
     9                           	psect	bss,global,class=RAM,space=1,delta=1,noexec
    10                           	psect	rdata,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	irdata,global,reloc=2,class=CODE,delta=1,noexec
    12                           	psect	data,global,class=RAM,space=1,delta=1,noexec
    13                           	psect	idata,global,reloc=2,class=CODE,delta=1,noexec
    14                           	psect	nvrram,global,class=COMRAM,space=1,delta=1,noexec
    15                           	psect	nvbit,global,bit,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	temp,global,ovrld,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	struct,global,ovrld,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	rbit,global,bit,class=COMRAM,space=1,delta=1,noexec
    19                           	psect	bigbss,global,class=BIGRAM,space=1,delta=1,noexec
    20                           	psect	bigdata,global,class=BIGRAM,space=1,delta=1,noexec
    21                           	psect	ibigdata,global,reloc=2,class=CODE,delta=1,noexec
    22                           	psect	farbss,global,reloc=2,class=FARRAM,delta=1,noexec
    23                           	psect	nvFARRAM,global,reloc=2,class=FARRAM,delta=1,noexec
    24                           	psect	fardata,global,reloc=2,class=FARRAM,delta=1,noexec
    25                           	psect	ifardata,global,reloc=2,class=CODE,delta=1,noexec
    26                           	psect	reset_vec,global,reloc=2,class=CODE,delta=1
    27                           	psect	powerup,global,reloc=2,class=CODE,delta=1
    28                           	psect	init,global,reloc=2,class=CODE,delta=1
    29                           	psect	text,global,reloc=2,class=CODE,delta=1
    30                           	psect	clrtext,global,reloc=2,class=CODE,delta=1
    31                           	psect	eeprom_data,global,class=EEDATA,delta=1,noexec
    32                           	psect	ramtop,global,class=RAM,delta=1,noexec
    33                           	psect	stack,global,class=STACK,space=2,delta=1,noexec
    34                           	psect	comram,global,class=COMRAM,space=1,delta=1
    35                           	psect	abs1,global,class=ABS1,space=1,delta=1
    36                           	psect	bigram,global,class=BIGRAM,space=1,delta=1
    37                           	psect	ram,global,class=RAM,space=1,delta=1
    38                           	psect	bank0,global,class=BANK0,space=1,delta=1
    39                           	psect	bank1,global,class=BANK1,space=1,delta=1
    40                           	psect	bank2,global,class=BANK2,space=1,delta=1
    41                           	psect	bank3,global,class=BANK3,space=1,delta=1
    42                           	psect	bank4,global,class=BANK4,space=1,delta=1
    43                           	psect	bank5,global,class=BANK5,space=1,delta=1
    44                           	psect	bank6,global,class=BANK6,space=1,delta=1
    45                           	psect	bank7,global,class=BANK7,space=1,delta=1
    46                           	psect	bank8,global,class=BANK8,space=1,delta=1
    47                           	psect	bank9,global,class=BANK9,space=1,delta=1
    48                           	psect	bank10,global,class=BANK10,space=1,delta=1
    49                           	psect	bank11,global,class=BANK11,space=1,delta=1
    50                           	psect	bank12,global,class=BANK12,space=1,delta=1
    51                           	psect	bank13,global,class=BANK13,space=1,delta=1
    52                           	psect	bank14,global,class=BANK14,space=1,delta=1
    53                           	psect	bank15,global,class=BANK15,space=1,delta=1
    54                           	psect	bank16,global,class=BANK16,space=1,delta=1
    55                           	psect	bank17,global,class=BANK17,space=1,delta=1
    56                           	psect	bank18,global,class=BANK18,space=1,delta=1
    57                           	psect	bank19,global,class=BANK19,space=1,delta=1
    58                           	psect	bank20,global,class=BANK20,space=1,delta=1
    59                           	psect	bank21,global,class=BANK21,space=1,delta=1
    60                           	psect	bank22,global,class=BANK22,space=1,delta=1
    61                           	psect	bank23,global,class=BANK23,space=1,delta=1
    62                           	psect	bank24,global,class=BANK24,space=1,delta=1
    63                           	psect	bank25,global,class=BANK25,space=1,delta=1
    64                           	psect	bank26,global,class=BANK26,space=1,delta=1
    65                           	psect	bank27,global,class=BANK27,space=1,delta=1
    66                           	psect	bank28,global,class=BANK28,space=1,delta=1
    67                           	psect	bank29,global,class=BANK29,space=1,delta=1
    68                           	psect	bank30,global,class=BANK30,space=1,delta=1
    69                           	psect	bank31,global,class=BANK31,space=1,delta=1
    70                           	psect	sfr,global,class=SFR,space=1,delta=1
    71                           
    72                           ; Microchip MPLAB XC8 C Compiler V2.10
    73                           ; Copyright (C) 2019 Microchip Technology Inc.
    74                           ; Auto-generated runtime startup code for final link stage.
    75                           ;
    76                           ; Compiler options:
    77                           ;
    78                           ; -q --opt=none --chip=18f27k42 \
    79                           ; -Mdist/MBRTU/production/PIC18F27K42.production.map -DXPRJ_MBRTU=MBRTU \
    80                           ; -L--defsym=__MPLAB_BUILD=1 --double=32 --float=32 --emi=wordwrite \
    81                           ; --opt=+2 --opt=+asmfile --opt=+local --addrqual=ignore -DMBRTU -P \
    82                           ; -I../app/app_inc -I../hal/hal_inc -I../nwk/nwk_inc \
    83                           ; -I../phy/sx1216/phy_inc -I../sys/sys_inc -Imcc_generated_files \
    84                           ; -I../modbus/mb_inc -I../modbus/port -I../modbus/rtu \
    85                           ; -I../modbus/functions --warn=-3 --asmlist \
    86                           ; --summary=-psect,-class,+mem,-hex,-file --output=+inhx032 \
    87                           ; --runtime=+clear --runtime=+init --runtime=+keep --runtime=-download \
    88                           ; --runtime=+config --std=c99 --output=+elf:multilocs \
    89                           ; --stack=hybrid:auto:auto:auto --summary=+xml \
    90                           ; --summarydir=dist/MBRTU/production/memoryfile.xml \
    91                           ; -oPIC18F27K42.production.elf --objdir=dist/MBRTU/production \
    92                           ; --outdir=dist/MBRTU/production \
    93                           ; build/MBRTU/production/_ext/669684871/mbfunccoils.p1 \
    94                           ; build/MBRTU/production/_ext/669684871/mbfuncdiag.p1 \
    95                           ; build/MBRTU/production/_ext/669684871/mbfuncdisc.p1 \
    96                           ; build/MBRTU/production/_ext/669684871/mbfuncholding.p1 \
    97                           ; build/MBRTU/production/_ext/669684871/mbfuncinput.p1 \
    98                           ; build/MBRTU/production/_ext/669684871/mbfuncother.p1 \
    99                           ; build/MBRTU/production/_ext/669684871/mbutils.p1 \
   100                           ; build/MBRTU/production/_ext/815087133/portevent.p1 \
   101                           ; build/MBRTU/production/_ext/815087133/portserial.p1 \
   102                           ; build/MBRTU/production/_ext/815087133/porttimer.p1 \
   103                           ; build/MBRTU/production/_ext/2104501039/mbcrc.p1 \
   104                           ; build/MBRTU/production/_ext/2104501039/mbrtu.p1 \
   105                           ; build/MBRTU/production/_ext/423217399/application.p1 \
   106                           ; build/MBRTU/production/_ext/423217399/circular buffer.p1 \
   107                           ; build/MBRTU/production/_ext/423217399/crc.p1 \
   108                           ; build/MBRTU/production/_ext/423217399/EEPROM.p1 \
   109                           ; build/MBRTU/production/_ext/423217399/led.p1 \
   110                           ; build/MBRTU/production/_ext/984464531/mb.p1 \
   111                           ; build/MBRTU/production/_ext/1339929363/Timers.p1 \
   112                           ; build/MBRTU/production/mcc_generated_files/spi1.p1 \
   113                           ; build/MBRTU/production/mcc_generated_files/tmr0.p1 \
   114                           ; build/MBRTU/production/mcc_generated_files/memory.p1 \
   115                           ; build/MBRTU/production/mcc_generated_files/device_config.p1 \
   116                           ; build/MBRTU/production/mcc_generated_files/interrupt_manager.p1 \
   117                           ; build/MBRTU/production/mcc_generated_files/mcc.p1 \
   118                           ; build/MBRTU/production/mcc_generated_files/uart1.p1 \
   119                           ; build/MBRTU/production/mcc_generated_files/pin_manager.p1 \
   120                           ; build/MBRTU/production/mcc_generated_files/crc.p1 \
   121                           ; build/MBRTU/production/mcc_generated_files/tmr3.p1 \
   122                           ; build/MBRTU/production/_ext/93605685/nwk.p1 \
   123                           ; build/MBRTU/production/_ext/93605685/nwkDataReq.p1 \
   124                           ; build/MBRTU/production/_ext/93605685/nwkFrame.p1 \
   125                           ; build/MBRTU/production/_ext/93605685/nwkGroup.p1 \
   126                           ; build/MBRTU/production/_ext/93605685/nwkRoute.p1 \
   127                           ; build/MBRTU/production/_ext/93605685/nwkRouteDiscovery.p1 \
   128                           ; build/MBRTU/production/_ext/93605685/nwkRx.p1 \
   129                           ; build/MBRTU/production/_ext/93605685/nwkSecurity.p1 \
   130                           ; build/MBRTU/production/_ext/93605685/nwkTx.p1 \
   131                           ; build/MBRTU/production/_ext/1350403839/phy.p1 \
   132                           ; build/MBRTU/production/_ext/2045976161/sys.p1 \
   133                           ; build/MBRTU/production/_ext/2045976161/sysEncrypt.p1 \
   134                           ; build/MBRTU/production/_ext/2045976161/sysTimer.p1 \
   135                           ; build/MBRTU/production/main.p1 --errformat=%f:%l:%c: error: (%n) %s \
   136                           ; --warnformat=%f:%l:%c: warning: (%n) %s \
   137                           ; --msgformat=%f:%l:%c: advisory: (%n) %s
   138                           ;
   139  0000                     
   140                           ; Version 2.10
   141                           ; Generated 31/07/2019 GMT
   142                           ; 
   143                           ; Copyright © 2019, Microchip Technology Inc. and its subsidiaries ("Microchip")
   144                           ; All rights reserved.
   145                           ; 
   146                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
   147                           ; 
   148                           ; Redistribution and use in source and binary forms, with or without modification, are
   149                           ; permitted provided that the following conditions are met:
   150                           ; 
   151                           ;     1. Redistributions of source code must retain the above copyright notice, this list of
   152                           ;        conditions and the following disclaimer.
   153                           ; 
   154                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this list
   155                           ;        of conditions and the following disclaimer in the documentation and/or other
   156                           ;        materials provided with the distribution.
   157                           ; 
   158                           ;     3. Microchip's name may not be used to endorse or promote products derived from this
   159                           ;        software without specific prior written permission.
   160                           ; 
   161                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
   162                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
   163                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
   164                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
   165                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
   166                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
   167                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   168                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   169                           ; 
   170                           ; 
   171                           ; Code-generator required, PIC18F27K42 Definitions
   172                           ; 
   173                           ; SFR Addresses
   174  0000                     
   175                           ; Config register CONFIG1L @ 0x300000
   176                           ;	External Oscillator Selection
   177                           ;	FEXTOSC = OFF, Oscillator not enabled
   178                           ;	Reset Oscillator Selection
   179                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   180                           
   181                           ; Config register CONFIG1H @ 0x300001
   182                           ;	Clock out Enable bit
   183                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   184                           ;	PRLOCKED One-Way Set Enable bit
   185                           ;	PR1WAY = ON, PRLOCK bit can be cleared and set only once
   186                           ;	Clock Switch Enable bit
   187                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   188                           ;	Fail-Safe Clock Monitor Enable bit
   189                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   190                           
   191                           ; Config register CONFIG2L @ 0x300002
   192                           ;	MCLR Enable bit
   193                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   194                           ;	Power-up timer selection bits
   195                           ;	PWRTS = PWRT_64, PWRT set at 64ms
   196                           ;	Multi-vector enable bit
   197                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   198                           ;	IVTLOCK bit One-way set enable bit
   199                           ;	IVT1WAY = ON, IVTLOCK bit can be cleared and set only once
   200                           ;	Low Power BOR Enable bit
   201                           ;	LPBOREN = OFF, ULPBOR disabled
   202                           ;	Brown-out Reset Enable bits
   203                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   204                           
   205                           ; Config register CONFIG2H @ 0x300003
   206                           ;	Brown-out Reset Voltage Selection bits
   207                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   208                           ;	ZCD Disable bit
   209                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   210                           ;	PPSLOCK bit One-Way Set Enable bit
   211                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locked after one 
      +                          clear/set cycle
   212                           ;	Stack Full/Underflow Reset Enable bit
   213                           ;	STVREN = ON, Stack full/underflow will cause Reset
   214                           ;	Debugger Enable bit
   215                           ;	DEBUG = OFF, Background debugger disabled
   216                           ;	Extended Instruction Set Enable bit
   217                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   218                           
   219                           ; Config register CONFIG3L @ 0x300004
   220                           ;	WDT Period selection bits
   221                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   222                           ;	WDT operating mode
   223                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   224                           
   225                           ; Config register CONFIG3H @ 0x300005
   226                           ;	WDT Window Select bits
   227                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not required
   228                           ;	WDT input clock selector
   229                           ;	WDTCCS = SC, Software Control
   230                           
   231                           ; Config register CONFIG4L @ 0x300006
   232                           ;	Boot Block Size selection bits
   233                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   234                           ;	Boot Block enable bit
   235                           ;	BBEN = OFF, Boot block disabled
   236                           ;	Storage Area Flash enable bit
   237                           ;	SAFEN = OFF, SAF disabled
   238                           ;	Application Block write protection bit
   239                           ;	WRTAPP = OFF, Application Block not write protected
   240                           
   241                           ; Config register CONFIG4H @ 0x300007
   242                           ;	Configuration Register Write Protection bit
   243                           ;	WRTB = OFF, Configuration registers (300000-30000Bh) not write-protected
   244                           ;	Boot Block Write Protection bit
   245                           ;	WRTC = OFF, Boot Block (000000-0007FFh) not write-protected
   246                           ;	Data EEPROM Write Protection bit
   247                           ;	WRTD = OFF, Data EEPROM not write-protected
   248                           ;	SAF Write protection bit
   249                           ;	WRTSAF = OFF, SAF not Write Protected
   250                           ;	Low Voltage Programming Enable bit
   251                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE configuration bit 
      +                          is ignored
   252                           
   253                           ; Config register CONFIG5L @ 0x300008
   254                           ;	PFM and Data EEPROM Code Protection bit
   255                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   256                           
   257                           ; Config register CONFIG5H @ 0x300009
   258                           ;	unspecified using default value
   259                           
   260                           	psect	config
   261  300000                     	org	0
   262  300000  8C                 	db	140
   263  300001                     	org	1
   264  300001  FF                 	db	255
   265  300002                     	org	2
   266  300002  FD                 	db	253
   267  300003                     	org	3
   268  300003  FF                 	db	255
   269  300004                     	org	4
   270  300004  9F                 	db	159
   271  300005                     	org	5
   272  300005  FF                 	db	255
   273  300006                     	org	6
   274  300006  FF                 	db	255
   275  300007                     	org	7
   276  300007  FF                 	db	255
   277  300008                     	org	8
   278  300008  FF                 	db	255
   279  300009                     	org	9
   280  300009  FF                 	db	255
   281                           
   282                           ; Config register IDLOC0 @ 0x200000
   283                           ;	unspecified using default value
   284                           
   285                           ; Config register IDLOC1 @ 0x200002
   286                           ;	unspecified using default value
   287                           
   288                           ; Config register IDLOC2 @ 0x200004
   289                           ;	unspecified using default value
   290                           
   291                           ; Config register IDLOC3 @ 0x200006
   292                           ;	unspecified using default value
   293                           
   294                           ; Config register IDLOC4 @ 0x200008
   295                           ;	unspecified using default value
   296                           
   297                           ; Config register IDLOC5 @ 0x20000A
   298                           ;	unspecified using default value
   299                           
   300                           ; Config register IDLOC6 @ 0x20000C
   301                           ;	unspecified using default value
   302                           
   303                           ; Config register IDLOC7 @ 0x20000E
   304                           ;	unspecified using default value
   305                           
   306                           	psect	idloc
   307  200000                     	org	0
   308  200000  0FFF               	dw	4095
   309  200002                     	org	2
   310  200002  0FFF               	dw	4095
   311  200004                     	org	4
   312  200004  0FFF               	dw	4095
   313  200006                     	org	6
   314  200006  0FFF               	dw	4095
   315  200008                     	org	8
   316  200008  0FFF               	dw	4095
   317  20000A                     	org	10
   318  20000A  0FFF               	dw	4095
   319  20000C                     	org	12
   320  20000C  0FFF               	dw	4095
   321  20000E                     	org	14
   322  20000E  0FFF               	dw	4095
   323                           
   324                           	psect	smallconst
   325  000000                     __smallconst:
   326                           	opt callstack 0
   327                           
   328                           	psect	mediumconst
   329  00FB36                     __mediumconst:
   330                           	opt callstack 0	; top of RAM usage
   331                           
   332                           	psect	reset_vec
   333  000000                     
   334                           ; No powerup routine
   335                           ; jump to start
   336  000000  EF57  F000         	goto	start
   337  0000                     
   338                           ;Initialize the stack pointer (FSR1)
   339  0000                     
   340                           	psect	init
   341  0000AE                     start:
   342                           	opt callstack 0
   343  0000AE  EE16 F13D          	lfsr	1,6461
   344  0000B2  EF44  F0B7         	goto	start_initialization	;jump to C runtime clear & initialization
   345                           
   346                           	psect	text
   347  000000                     intlevel0:
   348                           	opt callstack 0
   349  000000                     intlevel1:
   350                           	opt callstack 0
   351  000000                     intlevel2:
   352                           	opt callstack 0
   353  000000                     intlevel3:
   354                           	opt callstack 0
   355                           
   356                           	psect	ramtop
   357  002000                     __ramtop:
   358                           	opt callstack 0
   359                           
   360                           	psect	stack
   361  00193D                     ___sp:
   362                           	opt callstack 0
   363  00193D                     	ds	577
   364  001B7E                     ___inthi_sp:
   365                           	opt callstack 0
   366  001B7E                     	ds	577
   367  001DBF                     ___intlo_sp:
   368                           	opt callstack 0
   369  001DBF                     	ds	577
   370                           tosu	equ	0x3FFF
   371                           tosh	equ	0x3FFE
   372                           tosl	equ	0x3FFD
   373                           stkptr	equ	0x3FFC
   374                           pclatu	equ	0x3FFB
   375                           pclath	equ	0x3FFA
   376                           pcl	equ	0x3FF9
   377                           tblptru	equ	0x3FF8
   378                           tblptrh	equ	0x3FF7
   379                           tblptrl	equ	0x3FF6
   380                           tablat	equ	0x3FF5
   381                           prodh	equ	0x3FF4
   382                           prodl	equ	0x3FF3
   383                           indf0	equ	0x3FEF
   384                           postinc0	equ	0x3FEE
   385                           postdec0	equ	0x3FED
   386                           preinc0	equ	0x3FEC
   387                           plusw0	equ	0x3FEB
   388                           fsr0h	equ	0x3FEA
   389                           fsr0l	equ	0x3FE9
   390                           wreg	equ	0x3FE8
   391                           indf1	equ	0x3FE7
   392                           postinc1	equ	0x3FE6
   393                           postdec1	equ	0x3FE5
   394                           preinc1	equ	0x3FE4
   395                           plusw1	equ	0x3FE3
   396                           fsr1h	equ	0x3FE2
   397                           fsr1l	equ	0x3FE1
   398                           bsr	equ	0x3FE0
   399                           indf2	equ	0x3FDF
   400                           postinc2	equ	0x3FDE
   401                           postdec2	equ	0x3FDD
   402                           preinc2	equ	0x3FDC
   403                           plusw2	equ	0x3FDB
   404                           fsr2h	equ	0x3FDA
   405                           fsr2l	equ	0x3FD9
   406                           status	equ	0x3FD8


Microchip Technology PIC18 Macro Assembler V2.10 build 88905656 
Symbol Table                                                                                               Sun Jun 28 18:21:46 2020

                __S1 193D                 ___sp 193D                 _main C492                 start 00AE  
              __HRAM 0000                __LRAM 0001         __mediumconst FB36               stackhi 001FFF  
             stacklo 00193D           __accesstop 000060           ___inthi_sp 1B7E           ___intlo_sp 1DBF  
            __ramtop 2000  start_initialization 6E88          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
