

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:27:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Pool_Row_Loop
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.236|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4060|  4060|  4060|  4060|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |  4058|  4058|         5|          2|          1|  2028|    yes   |
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    624|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        -|      -|     300|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     366|   1073|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_fcmp_32nbkb_U1  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_401_p2       |     *    |      0|  0|  17|           5|           5|
    |mul_ln36_fu_638_p2       |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_261_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln13_1_fu_407_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln16_fu_599_p2       |     +    |      0|  0|  15|           6|           1|
    |add_ln29_1_fu_541_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_2_fu_552_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_3_fu_583_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_fu_510_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln36_1_fu_768_p2     |     +    |      0|  0|  11|          11|          11|
    |add_ln36_fu_736_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_461_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_413_p2              |     +    |      0|  0|  12|           1|           3|
    |i_fu_391_p2              |     +    |      0|  0|  15|           5|           5|
    |mpr_fu_594_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_327_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln29_1_fu_577_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_fu_535_p2       |     -    |      0|  0|  11|          13|          13|
    |sub_ln36_fu_762_p2       |     -    |      0|  0|  11|          11|          11|
    |and_ln13_fu_361_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln29_1_fu_720_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_844_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_850_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_309_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_321_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_714_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_255_p2      |   icmp   |      0|  0|  13|          11|           6|
    |icmp_ln13_fu_267_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln16_fu_315_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln20_1_fu_627_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_303_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_1_fu_684_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_696_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_702_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_808_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_814_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_826_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_832_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_678_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_1_fu_355_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln13_fu_430_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln16_1_fu_373_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln16_fu_367_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln27_1_fu_486_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln27_fu_249_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_1_fu_708_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_820_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_838_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_690_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_341_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_2_fu_442_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_3_fu_447_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln13_4_fu_454_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln13_5_fu_613_p3  |  select  |      0|  0|   9|           1|           1|
    |select_ln13_fu_434_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln16_1_fu_379_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln16_2_fu_475_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln16_3_fu_492_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln16_4_fu_503_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln16_5_fu_605_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln16_fu_619_p3    |  select  |      0|  0|  32|           1|          24|
    |select_ln29_2_fu_273_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_3_fu_419_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_4_fu_289_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_fu_726_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln13_fu_349_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_297_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 624|         345|         315|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_205_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_159_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten22_phi_fu_171_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten59_phi_fu_148_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_193_p4    |   9|          2|    6|         12|
    |ap_phi_mux_max_0_phi_fu_217_p4             |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_229_p4             |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_182_p4               |   9|          2|    4|          8|
    |c_0_reg_201                                |   9|          2|    4|          8|
    |f_0_reg_155                                |   9|          2|    3|          6|
    |grp_fu_236_p0                              |  15|          3|   32|         96|
    |grp_fu_236_p1                              |  15|          3|   32|         96|
    |indvar_flatten22_reg_167                   |   9|          2|    9|         18|
    |indvar_flatten59_reg_144                   |   9|          2|   11|         22|
    |indvar_flatten_reg_189                     |   9|          2|    6|         12|
    |max_0_reg_213                              |   9|          2|   32|         64|
    |mpr_0_reg_225                              |   9|          2|    2|          4|
    |r_0_reg_178                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 210|         45|  208|        483|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_881                 |  11|   0|   11|          0|
    |add_ln13_1_reg_932               |   9|   0|    9|          0|
    |add_ln36_1_reg_1013              |  11|   0|   11|          0|
    |and_ln13_reg_909                 |   1|   0|    1|          0|
    |and_ln29_5_reg_898               |   1|   0|    1|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_201                      |   4|   0|    4|          0|
    |conv_out_load_1_reg_995          |  32|   0|   32|          0|
    |conv_out_load_reg_988            |  32|   0|   32|          0|
    |f_0_reg_155                      |   3|   0|    3|          0|
    |icmp_ln10_reg_877                |   1|   0|    1|          0|
    |icmp_ln10_reg_877_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln13_reg_886                |   1|   0|    1|          0|
    |icmp_ln20_1_reg_1002             |   1|   0|    1|          0|
    |indvar_flatten22_reg_167         |   9|   0|    9|          0|
    |indvar_flatten59_reg_144         |  11|   0|   11|          0|
    |indvar_flatten_reg_189           |   6|   0|    6|          0|
    |max_0_reg_213                    |  32|   0|   32|          0|
    |mpr_0_reg_225                    |   2|   0|    2|          0|
    |mpr_reg_965                      |   2|   0|    2|          0|
    |mul_ln29_reg_926                 |  10|   0|   10|          0|
    |or_ln16_1_reg_916                |   1|   0|    1|          0|
    |or_ln27_reg_872                  |   4|   0|    5|          1|
    |r_0_reg_178                      |   4|   0|    4|          0|
    |r_reg_904                        |   4|   0|    4|          0|
    |select_ln13_2_reg_943            |   4|   0|    4|          0|
    |select_ln13_5_reg_976            |   9|   0|    9|          0|
    |select_ln16_1_reg_921            |   2|   0|    2|          0|
    |select_ln16_4_reg_949            |   4|   0|    4|          0|
    |select_ln16_5_reg_971            |   6|   0|    6|          0|
    |select_ln16_reg_981              |  32|   0|   32|          0|
    |select_ln29_2_reg_893            |   4|   0|    4|          0|
    |select_ln29_3_reg_937            |   3|   0|    3|          0|
    |select_ln29_reg_1006             |  32|   0|   32|          0|
    |shl_ln1_reg_867                  |   4|   0|    5|          1|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 300|   0|  302|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   max_pool   | return value |
|conv_out_address0      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|conv_out_address1      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce1           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q1            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

