// Seed: 4198767308
module module_0 (
    id_1
);
  inout wire id_1;
  parameter id_2 = 1;
  assign module_1.id_0 = 0;
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input tri id_2,
    input supply1 id_3,
    input tri id_4
);
  wire id_6, id_7, id_8, id_9;
  wire id_10;
  assign id_0 = -1;
  parameter id_11 = -1'b0;
  wire id_12;
  module_0 modCall_1 (id_10);
endmodule
macromodule module_2;
  wor  id_2;
  wire id_3;
  generate
    wire id_4;
  endgenerate
  supply1 id_5;
  assign id_2 = {id_5} & -1'b0;
  tri0 id_6 = 1;
  wire id_7;
  module_0 modCall_1 (id_4);
endmodule
