{"vcs1":{"timestamp_begin":1729475582.045620142, "rt":1.49, "ut":0.28, "st":0.23}}
{"vcselab":{"timestamp_begin":1729475583.616553355, "rt":0.86, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1729475584.549076701, "rt":0.37, "ut":0.23, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729475581.458615568}
{"VCS_COMP_START_TIME": 1729475581.458615568}
{"VCS_COMP_END_TIME": 1729475586.560550000}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329576}}
{"stitch_vcselab": {"peak_mem": 215124}}
