#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002c5ca924c30 .scope module, "TB_datapath" "TB_datapath" 2 6;
 .timescale -9 -12;
L_000002c5ca922ca0 .functor BUFZ 32, L_000002c5ca9b5580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c5ca922c30 .functor BUFZ 32, L_000002c5ca9b3820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c5ca9b3e60_0 .var "ALUControl", 2 0;
v000002c5ca9b4a40_0 .net "Overflow", 0 0, L_000002c5ca922ae0;  1 drivers
v000002c5ca9b47c0_0 .net "Result", 31 0, v000002c5ca959070_0;  1 drivers
v000002c5ca9b38c0_0 .net "Zero", 0 0, L_000002c5ca9b53a0;  1 drivers
v000002c5ca9b4720_0 .net *"_ivl_0", 31 0, L_000002c5ca9b5580;  1 drivers
v000002c5ca9b5080_0 .net *"_ivl_10", 3 0, L_000002c5ca9b3be0;  1 drivers
L_000002c5ca9e0430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c5ca9b4ae0_0 .net *"_ivl_13", 1 0, L_000002c5ca9e0430;  1 drivers
v000002c5ca9b5120_0 .net *"_ivl_2", 3 0, L_000002c5ca9b3fa0;  1 drivers
L_000002c5ca9e03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c5ca9b3b40_0 .net *"_ivl_5", 1 0, L_000002c5ca9e03e8;  1 drivers
v000002c5ca9b4cc0_0 .net *"_ivl_8", 31 0, L_000002c5ca9b3820;  1 drivers
v000002c5ca9b42c0_0 .var "addr1", 1 0;
v000002c5ca9b4900_0 .var "addr2", 1 0;
v000002c5ca9b4400_0 .var "addr3", 1 0;
v000002c5ca9b4b80_0 .var "clk", 0 0;
v000002c5ca9b5620_0 .var "rst", 0 0;
v000002c5ca9b4860_0 .net "valA", 31 0, L_000002c5ca922ca0;  1 drivers
v000002c5ca9b4360_0 .net "valB", 31 0, L_000002c5ca922c30;  1 drivers
v000002c5ca9b3a00_0 .var "wr", 0 0;
L_000002c5ca9b5580 .array/port v000002c5ca959890, L_000002c5ca9b3fa0;
L_000002c5ca9b3fa0 .concat [ 2 2 0 0], v000002c5ca9b42c0_0, L_000002c5ca9e03e8;
L_000002c5ca9b3820 .array/port v000002c5ca959890, L_000002c5ca9b3be0;
L_000002c5ca9b3be0 .concat [ 2 2 0 0], v000002c5ca9b4900_0, L_000002c5ca9e0430;
S_000002c5ca8dd910 .scope module, "uut" "datapath" 2 14, 3 1 0, S_000002c5ca924c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 2 "addr1";
    .port_info 5 /INPUT 2 "addr2";
    .port_info 6 /INPUT 2 "addr3";
    .port_info 7 /OUTPUT 32 "Result";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "Overflow";
v000002c5ca9b2e90_0 .net "ALUControl", 2 0, v000002c5ca9b3e60_0;  1 drivers
v000002c5ca9b25d0_0 .net "Overflow", 0 0, L_000002c5ca922ae0;  alias, 1 drivers
v000002c5ca9b2850_0 .net "Result", 31 0, v000002c5ca959070_0;  alias, 1 drivers
v000002c5ca9b1e50_0 .net "Zero", 0 0, L_000002c5ca9b53a0;  alias, 1 drivers
v000002c5ca9b28f0_0 .net "addr1", 1 0, v000002c5ca9b42c0_0;  1 drivers
v000002c5ca9b2990_0 .net "addr2", 1 0, v000002c5ca9b4900_0;  1 drivers
v000002c5ca9b1f90_0 .net "addr3", 1 0, v000002c5ca9b4400_0;  1 drivers
v000002c5ca9b3070_0 .net "clk", 0 0, v000002c5ca9b4b80_0;  1 drivers
v000002c5ca9b1810_0 .net "data1", 31 0, L_000002c5ca922530;  1 drivers
v000002c5ca9b2170_0 .net "data2", 31 0, L_000002c5ca9228b0;  1 drivers
v000002c5ca9b4680_0 .net "rst", 0 0, v000002c5ca9b5620_0;  1 drivers
v000002c5ca9b3d20_0 .net "wr", 0 0, v000002c5ca9b3a00_0;  1 drivers
S_000002c5ca8ddaa0 .scope module, "RF" "regfile" 3 15, 4 4 0, S_000002c5ca8dd910;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_000002c5ca922530 .functor BUFZ 32, L_000002c5ca9b4f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c5ca9228b0 .functor BUFZ 32, L_000002c5ca9b5260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c5ca958ad0_0 .net *"_ivl_0", 31 0, L_000002c5ca9b4f40;  1 drivers
v000002c5ca958df0_0 .net *"_ivl_10", 3 0, L_000002c5ca9b3960;  1 drivers
L_000002c5ca9e00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c5ca959ed0_0 .net *"_ivl_13", 1 0, L_000002c5ca9e00d0;  1 drivers
v000002c5ca9594d0_0 .net *"_ivl_2", 3 0, L_000002c5ca9b4fe0;  1 drivers
L_000002c5ca9e0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c5ca958d50_0 .net *"_ivl_5", 1 0, L_000002c5ca9e0088;  1 drivers
v000002c5ca9597f0_0 .net *"_ivl_8", 31 0, L_000002c5ca9b5260;  1 drivers
v000002c5ca958850_0 .net "addr1", 1 0, v000002c5ca9b42c0_0;  alias, 1 drivers
v000002c5ca958fd0_0 .net "addr2", 1 0, v000002c5ca9b4900_0;  alias, 1 drivers
v000002c5ca958cb0_0 .net "addr3", 1 0, v000002c5ca9b4400_0;  alias, 1 drivers
v000002c5ca959bb0_0 .net "clk", 0 0, v000002c5ca9b4b80_0;  alias, 1 drivers
v000002c5ca959b10_0 .net "data1", 31 0, L_000002c5ca922530;  alias, 1 drivers
v000002c5ca958030_0 .net "data2", 31 0, L_000002c5ca9228b0;  alias, 1 drivers
v000002c5ca959570_0 .net "data3", 31 0, v000002c5ca959070_0;  alias, 1 drivers
v000002c5ca959890 .array "register", 0 3, 31 0;
v000002c5ca959930_0 .net "rst", 0 0, v000002c5ca9b5620_0;  alias, 1 drivers
v000002c5ca958a30_0 .net "wr", 0 0, v000002c5ca9b3a00_0;  alias, 1 drivers
E_000002c5ca94f3e0 .event posedge, v000002c5ca959bb0_0;
L_000002c5ca9b4f40 .array/port v000002c5ca959890, L_000002c5ca9b4fe0;
L_000002c5ca9b4fe0 .concat [ 2 2 0 0], v000002c5ca9b42c0_0, L_000002c5ca9e0088;
L_000002c5ca9b5260 .array/port v000002c5ca959890, L_000002c5ca9b3960;
L_000002c5ca9b3960 .concat [ 2 2 0 0], v000002c5ca9b4900_0, L_000002c5ca9e00d0;
S_000002c5ca938930 .scope module, "alu" "ALU32" 3 28, 5 11 0, S_000002c5ca8dd910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
v000002c5ca9b20d0_0 .net "A", 31 0, L_000002c5ca922530;  alias, 1 drivers
v000002c5ca9b3390_0 .net "ALUControl", 2 0, v000002c5ca9b3e60_0;  alias, 1 drivers
v000002c5ca9b1950_0 .net "B", 31 0, L_000002c5ca9228b0;  alias, 1 drivers
v000002c5ca9b3250_0 .net "B_mux", 31 0, L_000002c5ca9b49a0;  1 drivers
v000002c5ca9b2cb0_0 .net "Bnot", 31 0, L_000002c5ca9225a0;  1 drivers
v000002c5ca9b18b0_0 .net "Cout", 0 0, L_000002c5ca9b3780;  1 drivers
v000002c5ca9b23f0_0 .net "LT", 31 0, L_000002c5ca9b4ea0;  1 drivers
v000002c5ca9b2c10_0 .net "LT_1", 0 0, L_000002c5ca922b50;  1 drivers
v000002c5ca9b3570_0 .net "Overflow", 0 0, L_000002c5ca922ae0;  alias, 1 drivers
v000002c5ca9b1db0_0 .net "Result", 31 0, v000002c5ca959070_0;  alias, 1 drivers
v000002c5ca9b1a90_0 .net "Sum", 31 0, L_000002c5ca9b3f00;  1 drivers
v000002c5ca9b2490_0 .net "Zero", 0 0, L_000002c5ca9b53a0;  alias, 1 drivers
L_000002c5ca9e0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c5ca9b1c70_0 .net/2u *"_ivl_16", 31 0, L_000002c5ca9e0310;  1 drivers
v000002c5ca9b2530_0 .net *"_ivl_18", 0 0, L_000002c5ca9b51c0;  1 drivers
L_000002c5ca9e0358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002c5ca9b2d50_0 .net/2u *"_ivl_20", 0 0, L_000002c5ca9e0358;  1 drivers
L_000002c5ca9e03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c5ca9b2df0_0 .net/2u *"_ivl_22", 0 0, L_000002c5ca9e03a0;  1 drivers
v000002c5ca9b3610_0 .net "and_Result", 31 0, L_000002c5ca9226f0;  1 drivers
v000002c5ca9b1770_0 .net "or_Result", 31 0, L_000002c5ca922bc0;  1 drivers
L_000002c5ca9b40e0 .part v000002c5ca9b3e60_0, 0, 1;
L_000002c5ca9b4540 .part v000002c5ca9b3e60_0, 0, 1;
L_000002c5ca9b45e0 .part L_000002c5ca922530, 31, 1;
L_000002c5ca9b54e0 .part L_000002c5ca9228b0, 31, 1;
L_000002c5ca9b3dc0 .part L_000002c5ca9b3f00, 31, 1;
L_000002c5ca9b51c0 .cmp/eq 32, v000002c5ca959070_0, L_000002c5ca9e0310;
L_000002c5ca9b53a0 .functor MUXZ 1, L_000002c5ca9e03a0, L_000002c5ca9e0358, L_000002c5ca9b51c0, C4<>;
S_000002c5ca938ac0 .scope module, "adder" "Adder" 5 43, 6 1 0, S_000002c5ca938930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000002c5ca959610_0 .net "A", 31 0, L_000002c5ca922530;  alias, 1 drivers
v000002c5ca959d90_0 .net "B", 31 0, L_000002c5ca9b49a0;  alias, 1 drivers
v000002c5ca9592f0_0 .net "Cin", 0 0, L_000002c5ca9b4540;  1 drivers
v000002c5ca9596b0_0 .net "Cout", 0 0, L_000002c5ca9b3780;  alias, 1 drivers
v000002c5ca958530_0 .net "Sum", 31 0, L_000002c5ca9b3f00;  alias, 1 drivers
L_000002c5ca9e0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c5ca959110_0 .net *"_ivl_10", 0 0, L_000002c5ca9e0160;  1 drivers
v000002c5ca9599d0_0 .net *"_ivl_11", 32 0, L_000002c5ca9b5300;  1 drivers
v000002c5ca958b70_0 .net *"_ivl_13", 32 0, L_000002c5ca9b4d60;  1 drivers
L_000002c5ca9e01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c5ca958670_0 .net *"_ivl_16", 31 0, L_000002c5ca9e01a8;  1 drivers
v000002c5ca958710_0 .net *"_ivl_17", 32 0, L_000002c5ca9b3aa0;  1 drivers
v000002c5ca959750_0 .net *"_ivl_3", 32 0, L_000002c5ca9b5440;  1 drivers
L_000002c5ca9e0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c5ca959cf0_0 .net *"_ivl_6", 0 0, L_000002c5ca9e0118;  1 drivers
v000002c5ca958c10_0 .net *"_ivl_7", 32 0, L_000002c5ca9b44a0;  1 drivers
L_000002c5ca9b3780 .part L_000002c5ca9b3aa0, 32, 1;
L_000002c5ca9b3f00 .part L_000002c5ca9b3aa0, 0, 32;
L_000002c5ca9b5440 .concat [ 32 1 0 0], L_000002c5ca922530, L_000002c5ca9e0118;
L_000002c5ca9b44a0 .concat [ 32 1 0 0], L_000002c5ca9b49a0, L_000002c5ca9e0160;
L_000002c5ca9b5300 .arith/sum 33, L_000002c5ca9b5440, L_000002c5ca9b44a0;
L_000002c5ca9b4d60 .concat [ 1 32 0 0], L_000002c5ca9b4540, L_000002c5ca9e01a8;
L_000002c5ca9b3aa0 .arith/sum 33, L_000002c5ca9b5300, L_000002c5ca9b4d60;
S_000002c5ca944250 .scope module, "and_gate" "AND_gate" 5 51, 7 1 0, S_000002c5ca938930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000002c5ca9226f0 .functor AND 32, L_000002c5ca922530, L_000002c5ca9228b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002c5ca959a70_0 .net "A", 31 0, L_000002c5ca922530;  alias, 1 drivers
v000002c5ca958210_0 .net "B", 31 0, L_000002c5ca9228b0;  alias, 1 drivers
v000002c5ca959c50_0 .net "Result", 31 0, L_000002c5ca9226f0;  alias, 1 drivers
S_000002c5ca9443e0 .scope module, "mux" "Mux_3_8" 5 78, 8 1 0, S_000002c5ca938930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 32 "in5";
    .port_info 6 /INPUT 32 "in6";
    .port_info 7 /INPUT 32 "in7";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v000002c5ca959e30_0 .net "in0", 31 0, L_000002c5ca9b3f00;  alias, 1 drivers
v000002c5ca9585d0_0 .net "in1", 31 0, L_000002c5ca9b3f00;  alias, 1 drivers
v000002c5ca9591b0_0 .net "in2", 31 0, L_000002c5ca9226f0;  alias, 1 drivers
v000002c5ca9588f0_0 .net "in3", 31 0, L_000002c5ca922bc0;  alias, 1 drivers
L_000002c5ca9e0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c5ca958e90_0 .net "in4", 31 0, L_000002c5ca9e0238;  1 drivers
v000002c5ca958f30_0 .net "in5", 31 0, L_000002c5ca9b4ea0;  alias, 1 drivers
L_000002c5ca9e0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c5ca9582b0_0 .net "in6", 31 0, L_000002c5ca9e0280;  1 drivers
L_000002c5ca9e02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c5ca9580d0_0 .net "in7", 31 0, L_000002c5ca9e02c8;  1 drivers
v000002c5ca959070_0 .var "out", 31 0;
v000002c5ca958350_0 .net "sel", 2 0, v000002c5ca9b3e60_0;  alias, 1 drivers
E_000002c5ca94fea0/0 .event anyedge, v000002c5ca958350_0, v000002c5ca958530_0, v000002c5ca958530_0, v000002c5ca959c50_0;
E_000002c5ca94fea0/1 .event anyedge, v000002c5ca9588f0_0, v000002c5ca958e90_0, v000002c5ca958f30_0, v000002c5ca9582b0_0;
E_000002c5ca94fea0/2 .event anyedge, v000002c5ca9580d0_0;
E_000002c5ca94fea0 .event/or E_000002c5ca94fea0/0, E_000002c5ca94fea0/1, E_000002c5ca94fea0/2;
S_000002c5ca938e60 .scope module, "mux_1_2" "Mux_1_2" 5 36, 9 1 0, S_000002c5ca938930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v000002c5ca959250_0 .net "a", 31 0, L_000002c5ca9228b0;  alias, 1 drivers
v000002c5ca958170_0 .net "b", 31 0, L_000002c5ca9225a0;  alias, 1 drivers
v000002c5ca959390_0 .net "sel", 0 0, L_000002c5ca9b40e0;  1 drivers
v000002c5ca9583f0_0 .net "y", 31 0, L_000002c5ca9b49a0;  alias, 1 drivers
L_000002c5ca9b49a0 .functor MUXZ 32, L_000002c5ca9228b0, L_000002c5ca9225a0, L_000002c5ca9b40e0, C4<>;
S_000002c5ca938ff0 .scope module, "not_gate" "NOT_gate" 5 31, 10 1 0, S_000002c5ca938930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "Result";
L_000002c5ca9225a0 .functor NOT 32, L_000002c5ca9228b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c5ca9b27b0_0 .net "A", 31 0, L_000002c5ca9228b0;  alias, 1 drivers
v000002c5ca9b2a30_0 .net "Result", 31 0, L_000002c5ca9225a0;  alias, 1 drivers
S_000002c5ca92e2e0 .scope module, "or_gate" "OR_gate" 5 57, 11 1 0, S_000002c5ca938930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000002c5ca922bc0 .functor OR 32, L_000002c5ca922530, L_000002c5ca9228b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c5ca9b2ad0_0 .net "A", 31 0, L_000002c5ca922530;  alias, 1 drivers
v000002c5ca9b3110_0 .net "B", 31 0, L_000002c5ca9228b0;  alias, 1 drivers
v000002c5ca9b3430_0 .net "Result", 31 0, L_000002c5ca922bc0;  alias, 1 drivers
S_000002c5ca92e470 .scope module, "slt" "SLT" 5 64, 12 1 0, S_000002c5ca938930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "LT";
    .port_info 5 /OUTPUT 1 "Overflow";
L_000002c5ca922220 .functor XOR 1, L_000002c5ca9b4c20, L_000002c5ca9b54e0, C4<0>, C4<0>;
L_000002c5ca922ed0 .functor XOR 1, L_000002c5ca922220, L_000002c5ca9b45e0, C4<0>, C4<0>;
L_000002c5ca922d10 .functor NOT 1, L_000002c5ca922ed0, C4<0>, C4<0>, C4<0>;
L_000002c5ca9227d0 .functor XOR 1, L_000002c5ca9b3dc0, L_000002c5ca9b45e0, C4<0>, C4<0>;
L_000002c5ca922920 .functor NOT 1, L_000002c5ca9b4e00, C4<0>, C4<0>, C4<0>;
L_000002c5ca922990 .functor AND 1, L_000002c5ca922d10, L_000002c5ca9227d0, C4<1>, C4<1>;
L_000002c5ca922ae0 .functor AND 1, L_000002c5ca922990, L_000002c5ca922920, C4<1>, C4<1>;
L_000002c5ca922b50 .functor XOR 1, L_000002c5ca9b3dc0, L_000002c5ca922ae0, C4<0>, C4<0>;
v000002c5ca9b1d10_0 .net "A", 0 0, L_000002c5ca9b45e0;  1 drivers
v000002c5ca9b2670_0 .net "ALUControl", 2 0, v000002c5ca9b3e60_0;  alias, 1 drivers
v000002c5ca9b34d0_0 .net "B", 0 0, L_000002c5ca9b54e0;  1 drivers
v000002c5ca9b2b70_0 .net "LT", 0 0, L_000002c5ca922b50;  alias, 1 drivers
v000002c5ca9b2350_0 .net "Overflow", 0 0, L_000002c5ca922ae0;  alias, 1 drivers
v000002c5ca9b19f0_0 .net "Sum", 0 0, L_000002c5ca9b3dc0;  1 drivers
v000002c5ca9b2f30_0 .net *"_ivl_1", 0 0, L_000002c5ca9b4c20;  1 drivers
v000002c5ca9b1ef0_0 .net *"_ivl_11", 0 0, L_000002c5ca9b4e00;  1 drivers
v000002c5ca9b2710_0 .net *"_ivl_14", 0 0, L_000002c5ca922990;  1 drivers
v000002c5ca9b2fd0_0 .net *"_ivl_2", 0 0, L_000002c5ca922220;  1 drivers
v000002c5ca9b32f0_0 .net *"_ivl_4", 0 0, L_000002c5ca922ed0;  1 drivers
v000002c5ca9b31b0_0 .net "gate1", 0 0, L_000002c5ca922d10;  1 drivers
v000002c5ca9b1b30_0 .net "gate2", 0 0, L_000002c5ca9227d0;  1 drivers
v000002c5ca9b1bd0_0 .net "gate3", 0 0, L_000002c5ca922920;  1 drivers
L_000002c5ca9b4c20 .part v000002c5ca9b3e60_0, 0, 1;
L_000002c5ca9b4e00 .part v000002c5ca9b3e60_0, 1, 1;
S_000002c5ca930110 .scope module, "zero_extender" "ZeroExtender" 5 73, 13 1 0, S_000002c5ca938930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 32 "out";
L_000002c5ca9e01f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c5ca9b2210_0 .net/2u *"_ivl_0", 30 0, L_000002c5ca9e01f0;  1 drivers
v000002c5ca9b22b0_0 .net "in", 0 0, L_000002c5ca922b50;  alias, 1 drivers
v000002c5ca9b2030_0 .net "out", 31 0, L_000002c5ca9b4ea0;  alias, 1 drivers
L_000002c5ca9b4ea0 .concat [ 1 31 0 0], L_000002c5ca922b50, L_000002c5ca9e01f0;
    .scope S_000002c5ca8ddaa0;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c5ca959890, 4, 0;
    %end;
    .thread T_0;
    .scope S_000002c5ca8ddaa0;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c5ca959890, 4, 0;
    %end;
    .thread T_1;
    .scope S_000002c5ca8ddaa0;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c5ca959890, 4, 0;
    %end;
    .thread T_2;
    .scope S_000002c5ca8ddaa0;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002c5ca959890, 4, 0;
    %end;
    .thread T_3;
    .scope S_000002c5ca8ddaa0;
T_4 ;
    %wait E_000002c5ca94f3e0;
    %load/vec4 v000002c5ca959930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c5ca959890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c5ca959890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c5ca959890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c5ca959890, 0, 4;
T_4.0 ;
    %load/vec4 v000002c5ca958a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002c5ca959570_0;
    %load/vec4 v000002c5ca958cb0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c5ca959890, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c5ca9443e0;
T_5 ;
    %wait E_000002c5ca94fea0;
    %load/vec4 v000002c5ca958350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c5ca959070_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000002c5ca959e30_0;
    %store/vec4 v000002c5ca959070_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v000002c5ca9585d0_0;
    %store/vec4 v000002c5ca959070_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000002c5ca9591b0_0;
    %store/vec4 v000002c5ca959070_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000002c5ca9588f0_0;
    %store/vec4 v000002c5ca959070_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000002c5ca958e90_0;
    %store/vec4 v000002c5ca959070_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000002c5ca958f30_0;
    %store/vec4 v000002c5ca959070_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000002c5ca9582b0_0;
    %store/vec4 v000002c5ca959070_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000002c5ca9580d0_0;
    %store/vec4 v000002c5ca959070_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002c5ca924c30;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c5ca924c30 {0 0 0};
    %vpi_call 2 36 "$display", "Time\011ALUControl\011addr1\011addr2\011addr3\011data1\011\011data2\011\011data3\011\011Zero\011Overflow" {0 0 0};
    %vpi_call 2 37 "$monitor", "%4dns\011%03b\011\011%0d\011%0d\011%0d\011%h\011%h\011%h\011%b\011%b", $time, v000002c5ca9b3e60_0, v000002c5ca9b42c0_0, v000002c5ca9b4900_0, v000002c5ca9b4400_0, v000002c5ca9b4860_0, v000002c5ca9b4360_0, v000002c5ca9b47c0_0, v000002c5ca9b38c0_0, v000002c5ca9b4a40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c5ca9b4b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c5ca9b5620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c5ca9b3a00_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c5ca9b4b80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c5ca9b4b80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c5ca9b3e60_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c5ca9b42c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c5ca9b4900_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c5ca9b4400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c5ca9b3a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c5ca9b4b80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c5ca9b4b80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c5ca9b4b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c5ca9b3a00_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c5ca9b3e60_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c5ca9b42c0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002c5ca9b4900_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c5ca9b4400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c5ca9b3a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c5ca9b4b80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c5ca9b4b80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c5ca9b4b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c5ca9b3a00_0, 0, 1;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "reg_test_B_2.v";
    "./datapath.v";
    "./regfile.v";
    "./ALU32.v";
    "./Adder.v";
    "./AND_gate.v";
    "./Mux_3_8.v";
    "./Mux_1_2.v";
    "./NOT_gate.v";
    "./OR_gate.v";
    "./SLT.v";
    "./ZeroExtender.v";
