#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 13 11:02:07 2019
# Process ID: 10666
# Current directory: /home/jcoffman/work/Cora-Z7-10-base-linux/proj/cora_z7_10.runs/impl_1
# Command line: vivado -log cora_z7_10_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cora_z7_10_wrapper.tcl -notrace
# Log file: /home/jcoffman/work/Cora-Z7-10-base-linux/proj/cora_z7_10.runs/impl_1/cora_z7_10_wrapper.vdi
# Journal file: /home/jcoffman/work/Cora-Z7-10-base-linux/proj/cora_z7_10.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source cora_z7_10_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jcoffman/work/Cora-Z7-10-base-linux/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/vivado_ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top cora_z7_10_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_xlconcat_1_0/cora_z7_10_xlconcat_1_0.dcp' for cell 'cora_z7_10_i/SPI_EMIO_dummy'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_axi_gpio_0_0/cora_z7_10_axi_gpio_0_0.dcp' for cell 'cora_z7_10_i/axi_gpio_btn'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_axi_gpio_1_0/cora_z7_10_axi_gpio_1_0.dcp' for cell 'cora_z7_10_i/axi_gpio_shield'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_processing_system7_0_0/cora_z7_10_processing_system7_0_0.dcp' for cell 'cora_z7_10_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_pwm_rgb_0/cora_z7_10_pwm_rgb_0.dcp' for cell 'cora_z7_10_i/pwm_rgb'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_rst_ps7_0_100M_0/cora_z7_10_rst_ps7_0_100M_0.dcp' for cell 'cora_z7_10_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_xadc_wiz_0_1/cora_z7_10_xadc_wiz_0_1.dcp' for cell 'cora_z7_10_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_xlconcat_0_0/cora_z7_10_xlconcat_0_0.dcp' for cell 'cora_z7_10_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_xbar_0/cora_z7_10_xbar_0.dcp' for cell 'cora_z7_10_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_auto_pc_0/cora_z7_10_auto_pc_0.dcp' for cell 'cora_z7_10_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_processing_system7_0_0/cora_z7_10_processing_system7_0_0.xdc] for cell 'cora_z7_10_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_processing_system7_0_0/cora_z7_10_processing_system7_0_0.xdc] for cell 'cora_z7_10_i/processing_system7_0/inst'
Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_axi_gpio_0_0/cora_z7_10_axi_gpio_0_0_board.xdc] for cell 'cora_z7_10_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_axi_gpio_0_0/cora_z7_10_axi_gpio_0_0_board.xdc] for cell 'cora_z7_10_i/axi_gpio_btn/U0'
Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_axi_gpio_0_0/cora_z7_10_axi_gpio_0_0.xdc] for cell 'cora_z7_10_i/axi_gpio_btn/U0'
Finished Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_axi_gpio_0_0/cora_z7_10_axi_gpio_0_0.xdc] for cell 'cora_z7_10_i/axi_gpio_btn/U0'
Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_axi_gpio_1_0/cora_z7_10_axi_gpio_1_0_board.xdc] for cell 'cora_z7_10_i/axi_gpio_shield/U0'
Finished Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_axi_gpio_1_0/cora_z7_10_axi_gpio_1_0_board.xdc] for cell 'cora_z7_10_i/axi_gpio_shield/U0'
Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_axi_gpio_1_0/cora_z7_10_axi_gpio_1_0.xdc] for cell 'cora_z7_10_i/axi_gpio_shield/U0'
Finished Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_axi_gpio_1_0/cora_z7_10_axi_gpio_1_0.xdc] for cell 'cora_z7_10_i/axi_gpio_shield/U0'
Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_rst_ps7_0_100M_0/cora_z7_10_rst_ps7_0_100M_0_board.xdc] for cell 'cora_z7_10_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_rst_ps7_0_100M_0/cora_z7_10_rst_ps7_0_100M_0_board.xdc] for cell 'cora_z7_10_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_rst_ps7_0_100M_0/cora_z7_10_rst_ps7_0_100M_0.xdc] for cell 'cora_z7_10_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_rst_ps7_0_100M_0/cora_z7_10_rst_ps7_0_100M_0.xdc] for cell 'cora_z7_10_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_xadc_wiz_0_1/cora_z7_10_xadc_wiz_0_1.xdc] for cell 'cora_z7_10_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/bd/cora_z7_10/ip/cora_z7_10_xadc_wiz_0_1/cora_z7_10_xadc_wiz_0_1.xdc] for cell 'cora_z7_10_i/xadc_wiz_0/U0'
Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/constraints/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [/home/jcoffman/work/Cora-Z7-10-base-linux/src/constraints/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 48 instances

21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1519.484 ; gain = 357.996 ; free physical = 173 ; free virtual = 25373
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 1595.504 ; gain = 76.020 ; free physical = 148 ; free virtual = 25366

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bbf9564e

Time (s): cpu = 00:00:09 ; elapsed = 00:10:35 . Memory (MB): peak = 2049.996 ; gain = 454.492 ; free physical = 140 ; free virtual = 25488
INFO: [Opt 31-389] Phase Retarget created 51 cells and removed 103 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 26c5f7484

Time (s): cpu = 00:00:09 ; elapsed = 00:10:35 . Memory (MB): peak = 2049.996 ; gain = 454.492 ; free physical = 132 ; free virtual = 25487
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f6fc4b68

Time (s): cpu = 00:00:10 ; elapsed = 00:10:35 . Memory (MB): peak = 2049.996 ; gain = 454.492 ; free physical = 167 ; free virtual = 25482
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 162 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f6fc4b68

Time (s): cpu = 00:00:10 ; elapsed = 00:10:36 . Memory (MB): peak = 2049.996 ; gain = 454.492 ; free physical = 160 ; free virtual = 25469
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f6fc4b68

Time (s): cpu = 00:00:10 ; elapsed = 00:10:36 . Memory (MB): peak = 2049.996 ; gain = 454.492 ; free physical = 160 ; free virtual = 25465
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2049.996 ; gain = 0.000 ; free physical = 184 ; free virtual = 25502
Ending Logic Optimization Task | Checksum: 1b7602d99

Time (s): cpu = 00:00:10 ; elapsed = 00:10:36 . Memory (MB): peak = 2049.996 ; gain = 454.492 ; free physical = 183 ; free virtual = 25502
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:10:37 . Memory (MB): peak = 2049.996 ; gain = 530.512 ; free physical = 174 ; free virtual = 25502
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2074.008 ; gain = 0.000 ; free physical = 152 ; free virtual = 25500
INFO: [Common 17-1381] The checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/proj/cora_z7_10.runs/impl_1/cora_z7_10_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cora_z7_10_wrapper_drc_opted.rpt -pb cora_z7_10_wrapper_drc_opted.pb -rpx cora_z7_10_wrapper_drc_opted.rpx
Command: report_drc -file cora_z7_10_wrapper_drc_opted.rpt -pb cora_z7_10_wrapper_drc_opted.pb -rpx cora_z7_10_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jcoffman/work/Cora-Z7-10-base-linux/proj/cora_z7_10.runs/impl_1/cora_z7_10_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.027 ; gain = 0.000 ; free physical = 169 ; free virtual = 25508
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15a23230d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2114.027 ; gain = 0.000 ; free physical = 169 ; free virtual = 25508
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.027 ; gain = 0.000 ; free physical = 163 ; free virtual = 25510

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4a163ecd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.027 ; gain = 0.000 ; free physical = 169 ; free virtual = 25505

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b63dd77a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2121.055 ; gain = 7.027 ; free physical = 153 ; free virtual = 25498

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b63dd77a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2121.055 ; gain = 7.027 ; free physical = 153 ; free virtual = 25498
Phase 1 Placer Initialization | Checksum: b63dd77a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2121.055 ; gain = 7.027 ; free physical = 153 ; free virtual = 25498

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 3bba40f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 156 ; free virtual = 25490

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 3bba40f4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 156 ; free virtual = 25490

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: db9f879e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 157 ; free virtual = 25491

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 137fe62db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 157 ; free virtual = 25492

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 137fe62db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 157 ; free virtual = 25491

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 6b2641de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 154 ; free virtual = 25493

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1131ebf08

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 155 ; free virtual = 25494

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1131ebf08

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 155 ; free virtual = 25494
Phase 3 Detail Placement | Checksum: 1131ebf08

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 155 ; free virtual = 25494

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1542ef08e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1542ef08e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 165 ; free virtual = 25496
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.987. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f9c0117c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 165 ; free virtual = 25496
Phase 4.1 Post Commit Optimization | Checksum: 1f9c0117c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 165 ; free virtual = 25496

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f9c0117c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 165 ; free virtual = 25496

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f9c0117c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 165 ; free virtual = 25496

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2332da6ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 165 ; free virtual = 25496
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2332da6ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 165 ; free virtual = 25496
Ending Placer Task | Checksum: 1735e2cdd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 170 ; free virtual = 25501
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2177.082 ; gain = 63.055 ; free physical = 170 ; free virtual = 25501
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2177.082 ; gain = 0.000 ; free physical = 157 ; free virtual = 25500
INFO: [Common 17-1381] The checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/proj/cora_z7_10.runs/impl_1/cora_z7_10_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cora_z7_10_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2177.082 ; gain = 0.000 ; free physical = 156 ; free virtual = 25491
INFO: [runtcl-4] Executing : report_utilization -file cora_z7_10_wrapper_utilization_placed.rpt -pb cora_z7_10_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2177.082 ; gain = 0.000 ; free physical = 164 ; free virtual = 25500
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cora_z7_10_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2177.082 ; gain = 0.000 ; free physical = 164 ; free virtual = 25500
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2177.082 ; gain = 0.000 ; free physical = 150 ; free virtual = 25498
INFO: [Common 17-1381] The checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/proj/cora_z7_10.runs/impl_1/cora_z7_10_wrapper_physopt.dcp' has been generated.
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: dc36f27a ConstDB: 0 ShapeSum: 97273a63 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 165bbfe51

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2177.082 ; gain = 0.000 ; free physical = 160 ; free virtual = 25453
Post Restoration Checksum: NetGraph: 6eab2cfb NumContArr: f710d156 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 165bbfe51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2177.082 ; gain = 0.000 ; free physical = 157 ; free virtual = 25453

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 165bbfe51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2177.082 ; gain = 0.000 ; free physical = 164 ; free virtual = 25423

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 165bbfe51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2177.082 ; gain = 0.000 ; free physical = 164 ; free virtual = 25423
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cd0a8d1c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 161 ; free virtual = 25415
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.152  | TNS=0.000  | WHS=-0.190 | THS=-42.129|

Phase 2 Router Initialization | Checksum: 1dcb9ed15

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 159 ; free virtual = 25415

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 256e07db9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 153 ; free virtual = 25416

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.817  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14b09b12a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 150 ; free virtual = 25413

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.817  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d7c074fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 150 ; free virtual = 25414
Phase 4 Rip-up And Reroute | Checksum: 1d7c074fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 150 ; free virtual = 25414

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d7c074fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 150 ; free virtual = 25414

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d7c074fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 150 ; free virtual = 25414
Phase 5 Delay and Skew Optimization | Checksum: 1d7c074fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 150 ; free virtual = 25414

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 218e01da2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 150 ; free virtual = 25414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.817  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1eae7e9fe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 150 ; free virtual = 25414
Phase 6 Post Hold Fix | Checksum: 1eae7e9fe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 150 ; free virtual = 25414

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.93975 %
  Global Horizontal Routing Utilization  = 2.03768 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 154ac7e53

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 150 ; free virtual = 25414

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 154ac7e53

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 152 ; free virtual = 25412

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11843774d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 166 ; free virtual = 25415

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.817  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11843774d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 164 ; free virtual = 25414
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 194 ; free virtual = 25446

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2185.043 ; gain = 7.961 ; free physical = 171 ; free virtual = 25432
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2185.043 ; gain = 0.000 ; free physical = 153 ; free virtual = 25432
INFO: [Common 17-1381] The checkpoint '/home/jcoffman/work/Cora-Z7-10-base-linux/proj/cora_z7_10.runs/impl_1/cora_z7_10_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cora_z7_10_wrapper_drc_routed.rpt -pb cora_z7_10_wrapper_drc_routed.pb -rpx cora_z7_10_wrapper_drc_routed.rpx
Command: report_drc -file cora_z7_10_wrapper_drc_routed.rpt -pb cora_z7_10_wrapper_drc_routed.pb -rpx cora_z7_10_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jcoffman/work/Cora-Z7-10-base-linux/proj/cora_z7_10.runs/impl_1/cora_z7_10_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cora_z7_10_wrapper_methodology_drc_routed.rpt -pb cora_z7_10_wrapper_methodology_drc_routed.pb -rpx cora_z7_10_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cora_z7_10_wrapper_methodology_drc_routed.rpt -pb cora_z7_10_wrapper_methodology_drc_routed.pb -rpx cora_z7_10_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jcoffman/work/Cora-Z7-10-base-linux/proj/cora_z7_10.runs/impl_1/cora_z7_10_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cora_z7_10_wrapper_power_routed.rpt -pb cora_z7_10_wrapper_power_summary_routed.pb -rpx cora_z7_10_wrapper_power_routed.rpx
Command: report_power -file cora_z7_10_wrapper_power_routed.rpt -pb cora_z7_10_wrapper_power_summary_routed.pb -rpx cora_z7_10_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cora_z7_10_wrapper_route_status.rpt -pb cora_z7_10_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file cora_z7_10_wrapper_timing_summary_routed.rpt -rpx cora_z7_10_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cora_z7_10_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file cora_z7_10_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 11:13:50 2019...
