{
  "DESIGN_NAME": topSystolicArray,
  "VERILOG_FILES": dir::*.sv,
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": clk,
  "DIE_AREA": [0, 0, 450, 250],
  "PL_TARGET_DENSITY_PCT": 90
}