<dec f='tvm/include/tvm/tir/schedule/block_scope.h' l='228' type='bool'/>
<use f='tvm/include/tvm/tir/schedule/state.h' l='182' u='r' c='_ZNK3tvm3tir17ScheduleStateNode15IsStagePipelineERKNS0_8StmtSRefE'/>
<offset>1472</offset>
<doc f='tvm/include/tvm/tir/schedule/block_scope.h' l='219'>/*!
   * \brief This property indicates that the block scope (rooted at its corresponding block) is
   * equivalent to of a stage pipeline. Under the following conditions:
   *
   * 1) The region cover property holds for every of its child blocks
   * 2) No write-after-read dependency or opaque dependency, only read-after-write and
   * write-after-write are allowed
   * 3) All the statements in the scope are schedulable statements, i.e. Block and For
   */</doc>
<use f='tvm/src/tir/schedule/analysis/analysis.cc' l='148' u='r' c='_ZN3tvm3tir12GetScopeRootERKNS0_13ScheduleStateERKNS0_8StmtSRefEb'/>
<use f='tvm/src/tir/schedule/analysis/verify.cc' l='175' u='r' c='_ZN3tvm3tir17VerifyCachedFlagsERKNS0_13ScheduleStateE'/>
<use f='tvm/src/tir/schedule/analysis/verify.cc' l='175' u='r' c='_ZN3tvm3tir17VerifyCachedFlagsERKNS0_13ScheduleStateE'/>
<use f='tvm/src/tir/schedule/analysis/verify.cc' l='177' u='a' c='_ZN3tvm3tir17VerifyCachedFlagsERKNS0_13ScheduleStateE'/>
<use f='tvm/src/tir/schedule/analysis/verify.cc' l='178' u='a' c='_ZN3tvm3tir17VerifyCachedFlagsERKNS0_13ScheduleStateE'/>
<use f='tvm/src/tir/schedule/concrete_schedule.cc' l='150' u='w' c='_ZN3tvm3tir14ScheduleCopier4CopyERKSt13unordered_mapINS0_8StmtSRefENS0_9BlockInfoENS_7runtime13ObjectPtrHashENS5_14ObjectPtrEqualESaISt4pairIKS3_S4_EEE'/>
<use f='tvm/src/tir/schedule/concrete_schedule.cc' l='150' u='r' c='_ZN3tvm3tir14ScheduleCopier4CopyERKSt13unordered_mapINS0_8StmtSRefENS0_9BlockInfoENS_7runtime13ObjectPtrHashENS5_14ObjectPtrEqualESaISt4pairIKS3_S4_EEE'/>
<use f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='1095' u='w' c='_ZN3tvm3tir9CacheReadENS0_13ScheduleStateERKNS0_8StmtSRefEiRKNS_7runtime6StringENS5_5ArrayIS2_vEE'/>
<use f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='1152' u='w' c='_ZN3tvm3tir10CacheWriteENS0_13ScheduleStateERKNS0_8StmtSRefEiRKNS_7runtime6StringE'/>
<use f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='1225' u='w' c='_ZN3tvm3tir7ReIndexENS0_13ScheduleStateERKNS0_8StmtSRefEiNS0_15BufferIndexTypeE'/>
<use f='tvm/src/tir/schedule/primitive/decompose_padding.cc' l='494' u='w' c='_ZN3tvm3tir20DecomposePaddingImplENS0_13ScheduleStateERKNS0_8StmtSRefES4_b'/>
<use f='tvm/src/tir/schedule/primitive/decompose_padding.cc' l='516' u='w' c='_ZN3tvm3tir20DecomposePaddingImplENS0_13ScheduleStateERKNS0_8StmtSRefES4_b'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1269' u='w' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
<use f='tvm/src/tir/schedule/state.cc' l='227' u='w' c='_ZN3tvm3tir18BlockInfoCollector13MakeBlockInfoENS0_8StmtSRefE'/>
<use f='tvm/src/tir/schedule/state.cc' l='788' u='w' c='_ZN3tvm3tir11SRefUpdater15UpdateBlockInfoERKNS0_8StmtSRefE'/>
<use f='tvm/src/tir/schedule/state.cc' l='792' u='w' c='_ZN3tvm3tir11SRefUpdater15UpdateBlockInfoERKNS0_8StmtSRefE'/>
<use f='tvm/src/tir/schedule/state.cc' l='792' u='r' c='_ZN3tvm3tir11SRefUpdater15UpdateBlockInfoERKNS0_8StmtSRefE'/>
<use f='tvm/src/tir/schedule/state.cc' l='1103' u='r' c='_ZN3tvm3tir14GetCachedFlagsERKNS0_13ScheduleStateERKNS0_8StmtSRefE'/>
