{"Source Block": ["hdl/projects/ad6676evb/zc706/system_top.v@184:194@HdlIdDef", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n\n"], "Clone Blocks": [["hdl/projects/ad6676evb/vc707/system_top.v@204:214", "  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@205:215", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@203:213", "  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@184:194", "  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n  ODDR #(\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@207:217", "  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_b, adc_enable_a})\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@185:195", "  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n"], ["hdl/projects/daq1/zc706/system_top.v@199:209", "  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n\n  // pack & unpack data\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@206:216", "  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@180:190", "  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@182:192", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@181:191", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@183:193", "  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n"], ["hdl/projects/fmcadc5/vc707/system_top.v@248:258", "  wire              rx_sync_1;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n\n"], ["hdl/projects/daq1/zc706/system_top.v@201:211", "  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n\n  // pack & unpack data\n\n  always @(posedge dac_clk) begin\n"], ["hdl/projects/daq1/zc706/system_top.v@200:210", "  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n\n  // pack & unpack data\n\n"], ["hdl/projects/daq1/zc706/system_top.v@194:204", "  wire    [63:0]  gpio_t;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 2:0]  spi_csn;\n  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n  wire            dac_clk;\n"], ["hdl/projects/daq1/zc706/system_top.v@193:203", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 2:0]  spi_csn;\n  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@186:196", "  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n\n  // pack & unpack here\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_b, adc_enable_a})\n"], ["hdl/projects/daq1/zc706/system_top.v@195:205", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [ 2:0]  spi_csn;\n  wire            adc_clk;\n  wire    [31:0]  adc_data_a;\n  wire    [31:0]  adc_data_b;\n  wire            adc_enable_a;\n  wire            adc_enable_b;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n"], ["hdl/projects/ad6676evb/vc707/system_top.v@202:212", "  wire    [ 6:0]  spi_csn_open;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            adc_clk;\n  wire            adc_enable_a;\n  wire    [31:0]  adc_data_a;\n  wire            adc_enable_b;\n  wire    [31:0]  adc_data_b;\n"]], "Diff Content": {"Delete": [[189, "  wire    [31:0]  adc_data_a;\n"]], "Add": []}}