---
title: Senior Research Engineer
company: USC Information Sciences Institute
location: Arlington, Virginia
startDate: 2022-05-01
bullets:
  - Working under the Reconfigurable Computing Group
  - Contributing to FPGA Security research and development
  - Testing Xilinx FPGA devices, including Versal, UltraScale+, and Zynq
image: /isi_team.jpg
---
### Overview
- \item {Architected and integrated top-level SoC design using SystemVerilog with JTAG, PLL, SerDes, and custom IP for homomorphic encryption ASIC. Interfaced memory-mapped control-status registers with AXI4Lite interconnect for external FPGA access.}
- \item {Developed comprehensive FPGA test platforms using Vivado and Vitis across Xilinx Versal, UltraScale+, and Series 7 devices to validate functionality of slices, interconnect, and hard IP blocks.}
- \item {Developed codebase for automating EDA tool build processes and FPGA debugging using Python and TCL, and maintained codebase using GitLab CI/CD flows.}
- \item {Implemented and optimized MobileNet accelerator on Zynq ZCU104 using Xilinx FINN framework, achieving performance improvements for object detection with BDD100K dataset.}
- \item {Performed functional verification and debugging of NoC-based ASIC architectures using Xcelium and emulations on VCU128.}
- \item {Collaborated with interns to bringup Synopsys HAPS-100 prototyping platform for emulation of ASIC designs.}
- \item {Maintained GitLab Wiki repositories to document workflows, facilitate knowledge sharing, and host project documentation.}
### Summary
As a Senior Research Engineer at USC Information Sciences Institute, I work under the Reconfigurable Computing Group focusing on cutting-edge FPGA security research and development. My role involves extensive testing and evaluation of Xilinx FPGA devices, including the latest Versal, UltraScale+, and Zynq platforms.

My research interests include:

- Spiking Neural Networks
- Hardware Acceleration
- SoC Design with ASICs and FPGAs
- Deep Learning
- Low Power Computing
- Augmented and Mixed Reality

This position has allowed me to contribute to the advancement of reconfigurable computing technologies while developing expertise in hardware security and FPGA-based system design.

### Projects

#### Independent Functional Testing

#### Trebuchet (DARPA DPRIVE)

#### TRACER (DARPA PROWESS)

#### PIXELS (DARPA IP2)

#### Bitstream Error Correction