A. Aziz , F. Balarin , S.-T. Cheng , R. Hojati , T. Kam , S. C. Krishnan , R. K. Ranjan , T. R. Shiple , V. Singhal , S. Tasiran , H.-Y. Wang , R. K. Brayton , A. L. Sangiovanni-Vincentelli, HSIS: a BDD-based environment for formal verification, Proceedings of the 31st annual Design Automation Conference, p.454-459, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196467]
Robert K. Brayton , Gary D. Hachtel , Alberto L. Sangiovanni-Vincentelli , Fabio Somenzi , Adnan Aziz , Szu-Tsung Cheng , Stephen A. Edwards , Sunil P. Khatri , Yuji Kukimoto , Abelardo Pardo , Shaz Qadeer , Rajeev K. Ranjan , Shaker Sarwary , Thomas R. Shiple , Gitanjali Swamy , Tiziano Villa, VIS, Proceedings of the First International Conference on Formal Methods in Computer-Aided Design, p.248-256, November 06-08, 1996
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Randal E. Bryant, On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication, IEEE Transactions on Computers, v.40 n.2, p.205-213, February 1991[doi>10.1109/12.73590]
Randal E. Bryant, Symbolic Boolean manipulation with ordered binary-decision diagrams, ACM Computing Surveys (CSUR), v.24 n.3, p.293-318, Sept. 1992[doi>10.1145/136035.136043]
Jerry R. Burch, Using BDDs to verify multipliers, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.408-412, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127703]
BURCH, J. R., CLARKE, E. M., LONG, D. E., MCMILLAN, K. L., AND DILL, D.L. 1994. Symbolic model checking for sequential circuit verification. IEEE Trans. CAD 13, 4 (April), 401-424.
CABODI, G., CAMURATI, P., AND QUER, S. 1993. Boolean function decomposition in symbolic FSM traversal. In Proceedings of the IEEE ICVC'93 (Taejon, Korea, Nov.), 265-268.
CABODI, G., CAMURATI, P., AND QUER, S. 1994a. Symbolic traversals of data paths with auxiliary variables. In Proceedings of the IEEE GLS-VLSI'94 (Notre Dame, IN, March), 93-96.
Gianpiero Cabodi , Paolo Camurati , Stefano Quer, Auxiliary variables for extending symbolic traversal techniques to data paths, Proceedings of the 31st annual Design Automation Conference, p.289-293, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196380]
CABODI, G., CAMURATI, P., AND QUER, S. 1994c. Detecting hard faults with combined approximate forward/backward symbolic techniques. In Proceedings of the IEEE ISCAS'94 (London, May), 25-30.
CHO, H., HATCHEL, G. D., AND SOMENZI, F. 1993. Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration. IEEE Trans. CAD 12, 7 (July), 935-945.
Hyunwoo Cho , Gary D. Hachtel , Enrico Macii , Massimo Poncino , Fabio Somenzi, A Structural Approach to State Space Decomposition for Approximate Reachability Analysis, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.236-239, October 10-12, 1994
Francisco Corella , Michel Langevin , Eduard Cerny , Z. Zhou , Xiaoyu Song, State enumeration with abstract descriptions of state machines, Proceedings of the IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, p.146-160, October 02-04, 1995
O. Coudert , C. Berthet , J. C. Madre, Verification of synchronous sequential machines based on symbolic execution, Proceedings of the international workshop on Automatic verification methods for finite state systems, p.365-373, February 1990, Grenoble, France
C. A. J. van Eijk , Geert Janssen, Exploiting Structural Similarities in a BDD-Based Verification Method, Proceedings of the Second International Conference on Theorem Provers in Circuit Design - Theory, Practice and Experience, p.110-125, September 26-28, 1994
FUJITA, M., FUJISAWA, H., AND KAWATO, N. 1988. Evaluation and improvements of Boolean comparison method based on binary decision diagrams. In Proceedings of the IEEE ICCAD'88 (Nov.) 2-5.
FUJITA, M., FUJISWA, H., AND MATSUNAGA, Y. 1993. Variable ordering algorithms for ordered binary decision diagrams and their evaluation. IEEE Trans. Comput. 12, 1 (Jan.), 1-12.
Gary D. Hachtel , Mariano Hermida , Abelardo Pardo , Massimo Poncino , Fabio Somenzi, Re-encoding sequential circuits to reduce power dissipation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.70-73, November 06-10, 1994, San Jose, California, USA
JAIN, J., ABADIR, M., BITNER, J., FUSSEL, D.S., AND ABRAHAM, J.A. 1992a. IBDDs: An efficient functional representation for digital circuits. In Proceedings of the IEEE EDAC'92 (March), 440-446.
JAIN, J., BITNER, J., ABRAHAM, J. A., AND FUSSEL, D.S. 1992b. Functional partitioning for verification and related problems. In Proceedings of the Brown/MIT VLSI Conference (March), 210-226.
JEONG, S. W., PLESSIER, B., HACHTEL, G., AND SOMENZI, F. 1991. Variable ordering and selection for FSM traversal. In Proceedings of the IEEE/ACM ICCAD'91 (San Jose, CA, Nov.), 476-479.
Jawahar Jain , Amit Narayan , C. Coelho , Sunil P. Khatri , Alberto L. Sangiovanni-Vincentelli , Robert K. Brayton , Masahiro Fujita, Decomposition Techniques for Efficient ROBDD Construction, Proceedings of the First International Conference on Formal Methods in Computer-Aided Design, p.419-434, November 06-08, 1996
Timothy Kam , Tiziano Villa , Robert Brayton , Alberto Sangiovanni-Vincentelli, A fully implicit algorithm for exact state minimization, Proceedings of the 31st annual Design Automation Conference, p.684-690, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196615]
KRIEGER, R., BECKER, B., AND SINKOVIC, R. 1993. A BDD-based algorithm for computation of exact fault detection probabilities. In Proceedings of the IEEE FTCS'93 (Toulouse, France, June), 186-195.
Florian Krohm , Andreas Kuchlmann , Arjen Mets, The use of random simulation in formal verification, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.371, October 07-09, 1996
Andreas Kuehlmann , Florian Krohm, Equivalence checking using cuts and heaps, Proceedings of the 34th annual Design Automation Conference, p.263-268, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266090]
A. Kuehlmann , A. Srinivasan , D. P. LaPotin, Verity—a formal verification program for custom CMOS circuits, IBM Journal of Research and Development, v.39 n.1-2, p.149-165, Jan./March 1995[doi>10.1147/rd.391.0149]
LIN, B., TOUATI, H. J., AND NEWTON, A.R. 1990. Don't care minimization of multi-level sequential logic networks. In Proceedings of the IEEE ICCAD'90 (San Jose, CA, Nov.), 414-417.
MALIK, S., WANG, A., BRAYTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1988. Logic verification using binary decision diagrams in a logic synthesis environment. In Proceedings of the IEEE ICCAD'88 (Santa Clara, CA, Nov.), 6-9.
MCMILLAN, K. 1994. Private communication.
Shin-ichi Minato , Nagisa Ishiura , Shuzo Yajima, Shared binary decision diagram with attributed edges for efficient Boolean function manipulation, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.52-57, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123225]
Amit Narayan , Jawahar Jain , M. Fujita , A. Sangiovanni-Vincentelli, Partitioned ROBDDs—a compact, canonical and efficiently manipulable representation for Boolean functions, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.547-554, November 10-14, 1996, San Jose, California, USA
SOMENZI, F. 1995. CUDD: CU decision diagram package--Release 1.0.4. Tech. Rep., Dept. of Electrical and Computer Engineering, University of Colorado, Boulder, CO, November.
TOUATI, H., SAVOJ, H., LIN, B., BRAYTON, R.K., AND SANGIOVANNI-VINCENTELLI, A. 1990. Implicit enumeration of finite state machines using BDDs. In Proceedings of the IEEE ICCAD'90 (San Jose, CA, Nov.), 130-133.
