// Seed: 3644056000
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_0 #(
    parameter id_1 = 32'd88,
    parameter id_2 = 32'd84,
    parameter id_4 = 32'd3
) (
    _id_1,
    _id_2[-1 : id_1]
);
  input logic [7:0] _id_2;
  input wire _id_1;
  wire [-1  *  id_2 : id_1] id_3, _id_4, module_1;
  wire [id_4 : ""] id_5;
  wire id_6, id_7;
  wire  id_8;
  logic id_9 = 1 & id_2;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  wire [-1 : 1] id_11;
endmodule
