<h2 id="Ncore3.6IOAIU:Week#41:10/09/23to10/13/23-Team-Members:"><strong>Team-Members:</strong></h2><p>Hema(lead), Kavish(part-time), Ajit, Priyanka, Aatman</p><h2 id="Ncore3.6IOAIU:Week#41:10/09/23to10/13/23-BlockingProgress:"><strong>Blocking Progress:</strong></h2><p>Â </p><h2 id="Ncore3.6IOAIU:Week#41:10/09/23to10/13/23-Highlights:"><strong>Highlights:</strong></h2><ul><li><p>Below are RTL bugs found-</p><ul><li><p>Mission fault fails to assert for decode error injection - <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12926" rel="nofollow">CONC-12926</a></p></li><li><p>sys_rsp uncorr error logging in parity config - <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12964" rel="nofollow">CONC-12964</a></p></li><li><p>RTL does not wait for CRRESP to send out STRrsp for DVM Sync Op, violating CCMP spec <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12947?atlOrigin=eyJpIjoiODkwODYxZjM1MWQ5NGRlM2FlNTIzZWU2YjMxMTY5NmMiLCJwIjoiaiJ9" rel="nofollow">CONC-12947</a></p></li><li><p>There is no ordering between DVMMSG and DVMComplete <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12877" rel="nofollow">CONC-12877</a> </p></li></ul></li><li><p>functional coverage on all configs &gt; 95%</p></li><li><p>axi4,ace-lite(two configs) regression pass-rate is 100%, remaining four at 99%</p></li><li><p>ioaiu subsystem regression pass-rate dropped due to addition of more testcases.</p></li></ul><h2 id="Ncore3.6IOAIU:Week#41:10/09/23to10/13/23-Activities:"><strong>Activities:</strong></h2><p><u>Ajit</u></p><ul><li><p>Resolved DV Jiras- <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12948" rel="nofollow">CONC-12948</a>, <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12925" rel="nofollow">CONC-12925</a> </p></li><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12949" rel="nofollow">CONC-12949</a>,<a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12902" rel="nofollow">CONC-12902</a> </p></li><li><p>Worked on coverage ace_lite_e coverage and other error-related coverage </p></li></ul><p><u>Priyanka</u></p><ul><li><p>Resolved DV Jiras- <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12912" rel="nofollow">CONC-12912</a>,<a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12935" rel="nofollow">CONC-12935</a></p></li><li><p>Work on RTL Jira - <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12947" rel="nofollow">CONC-12947</a></p></li><li><p>DV Tasks - <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12783" rel="nofollow">CONC-12783</a>, <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12668" rel="nofollow">CONC-12668</a></p></li><li><p>Subsystem regression triage - <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12950" rel="nofollow">CONC-12950</a></p></li></ul><p><u>Aatman</u></p><ul><li><p>Filed RTL Bugs - <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12926" rel="nofollow">CONC-12926</a>, <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12964" rel="nofollow">CONC-12964</a></p></li><li><p>Resolved DV Jiras - <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12907" rel="nofollow">CONC-12907</a>, <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12911" rel="nofollow">CONC-12911</a>, <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12562" rel="nofollow">CONC-12562</a></p></li><li><p>In-progress DV Jiras - <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12607" rel="nofollow">CONC-12607</a>, <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12567" rel="nofollow">CONC-12567</a></p></li></ul><p><u>Kavish</u></p><ul><li><p /></li></ul><p><u>Hema</u></p><ul><li><p>Worked/followed-up on DV Jiras - <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12587?atlOrigin=eyJpIjoiZWJkNjhmMTdlMDEzNDYxODk3NDEzNTAwODlmNGE1M2YiLCJwIjoiaiJ9" rel="nofollow">CONC-12587</a>, <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12914?atlOrigin=eyJpIjoiYTcyZDU0OTliODFlNDVhNzg1NDkzYWZhZjA4MTQwYmEiLCJwIjoiaiJ9" rel="nofollow">CONC-12914</a>, <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12902?atlOrigin=eyJpIjoiZWQwZDBlZjI3ZTA1NDAxZjk5OWViMWIwMjNhZGI4ZmUiLCJwIjoiaiJ9" rel="nofollow">CONC-12902</a></p></li><li><p>Filed solvnet ticket: 01583057 Coverage bins are not visible in Verdi though present in coverage source code</p></li><li><p>Guiding team on multiple jiras debug and resolution.</p></li></ul><p><strong>Notes</strong>:<br/>*List any OOO/Sick/Vacation/Company Holidays*</p>