FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 23;
0"NC";
%"XC7S50FGGA484"
"5","(-5800,4050)","0","kvm_matrix_lib","I1";
;
VALUE"XC7S50FGGA484"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-125,1250,625,-100";
"G13"0;
"G15"0;
"D19"0;
"E19"0;
"A20"0;
"B20"0;
"E18"0;
"E17"0;
"A19"0;
"A18"0;
"B19"0;
"C19"0;
"C18"0;
"D18"0;
"A17"0;
"A16"0;
"A14"0;
"B14"0;
"E16"0;
"E15"0;
"C17"0;
"D16"0;
"B16"0;
"B15"0;
"C16"0;
"C15"0;
"C12"0;
"D12"0;
"D15"0;
"D14"0;
"C11"0;
"C10"0;
"A13"0;
"B13"0;
"A12"0;
"A11"0;
"C13"0;
"D13"0;
"F15"0;
"G14"0;
"E12"0;
"F12"0;
"F14"0;
"F13"0;
"D11"0;
"E11"0;
"F10"0;
"G10"0;
"F11"0;
"G11"0;
END.
