//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37007394
// Unknown Toolkit Version
// Based on NVVM 7.0.1
//

.version 9.1
.target sm_89, texmode_independent
.address_size 64

	// .globl	DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan
.const .align 8 .b8 __internal_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};

.entry DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan(
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_0,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_1,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_2,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_3
)
{
	.local .align 8 .b8 	__local_depot0[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<97>;
	.reg .b32 	%r<89>;
	.reg .f64 	%fd<304>;
	.reg .b64 	%rd<143>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd48, [DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_3];
	mov.b32 	%r25, %envreg3;
	cvt.s64.s32 	%rd50, %r25;
	mov.u32 	%r26, %ntid.x;
	mov.u32 	%r27, %ctaid.x;
	mul.wide.s32 	%rd51, %r26, %r27;
	mov.u32 	%r28, %tid.x;
	cvt.s64.s32 	%rd52, %r28;
	add.s64 	%rd53, %rd52, %rd50;
	add.s64 	%rd2, %rd53, %rd51;
	cvt.u32.u64 	%r1, %rd2;
	setp.gt.s32 	%p1, %r1, 4;
	mov.f64 	%fd285, 0d7FFFFFFFE0000000;
	@%p1 bra 	$L__BB0_2;

	shl.b64 	%rd54, %rd2, 32;
	shr.s64 	%rd55, %rd54, 29;
	add.s64 	%rd56, %rd48, %rd55;
	ld.global.f64 	%fd285, [%rd56];

$L__BB0_2:
	abs.f64 	%fd66, %fd285;
	setp.le.f64 	%p2, %fd66, 0d7FF0000000000000;
	selp.f64 	%fd3, %fd285, 0d0000000000000000, %p2;
	abs.f64 	%fd4, %fd3;
	setp.leu.f64 	%p3, %fd4, 0d3FF0000000000000;
	mov.f64 	%fd286, %fd4;
	@%p3 bra 	$L__BB0_4;

	rcp.approx.ftz.f64 	%fd67, %fd4;
	neg.f64 	%fd68, %fd4;
	mov.f64 	%fd69, 0d3FF0000000000000;
	fma.rn.f64 	%fd70, %fd68, %fd67, %fd69;
	fma.rn.f64 	%fd71, %fd70, %fd70, %fd70;
	fma.rn.f64 	%fd72, %fd71, %fd67, %fd67;
	setp.eq.f64 	%p4, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd286, 0d0000000000000000, %fd72, %p4;

$L__BB0_4:
	mul.f64 	%fd74, %fd286, %fd286;
	mov.f64 	%fd75, 0d3F2D3B63DBB65B49;
	mov.f64 	%fd76, 0dBEF53E1D2A25FF7E;
	fma.rn.f64 	%fd77, %fd76, %fd74, %fd75;
	mov.f64 	%fd78, 0dBF5312788DDE082E;
	fma.rn.f64 	%fd79, %fd77, %fd74, %fd78;
	mov.f64 	%fd80, 0d3F6F9690C8249315;
	fma.rn.f64 	%fd81, %fd79, %fd74, %fd80;
	mov.f64 	%fd82, 0dBF82CF5AABC7CF0D;
	fma.rn.f64 	%fd83, %fd81, %fd74, %fd82;
	mov.f64 	%fd84, 0d3F9162B0B2A3BFDE;
	fma.rn.f64 	%fd85, %fd83, %fd74, %fd84;
	mov.f64 	%fd86, 0dBF9A7256FEB6FC6B;
	fma.rn.f64 	%fd87, %fd85, %fd74, %fd86;
	mov.f64 	%fd88, 0d3FA171560CE4A489;
	fma.rn.f64 	%fd89, %fd87, %fd74, %fd88;
	mov.f64 	%fd90, 0dBFA4F44D841450E4;
	fma.rn.f64 	%fd91, %fd89, %fd74, %fd90;
	mov.f64 	%fd92, 0d3FA7EE3D3F36BB95;
	fma.rn.f64 	%fd93, %fd91, %fd74, %fd92;
	mov.f64 	%fd94, 0dBFAAD32AE04A9FD1;
	fma.rn.f64 	%fd95, %fd93, %fd74, %fd94;
	mov.f64 	%fd96, 0d3FAE17813D66954F;
	fma.rn.f64 	%fd97, %fd95, %fd74, %fd96;
	mov.f64 	%fd98, 0dBFB11089CA9A5BCD;
	fma.rn.f64 	%fd99, %fd97, %fd74, %fd98;
	mov.f64 	%fd100, 0d3FB3B12B2DB51738;
	fma.rn.f64 	%fd101, %fd99, %fd74, %fd100;
	mov.f64 	%fd102, 0dBFB745D022F8DC5C;
	fma.rn.f64 	%fd103, %fd101, %fd74, %fd102;
	mov.f64 	%fd104, 0d3FBC71C709DFE927;
	fma.rn.f64 	%fd105, %fd103, %fd74, %fd104;
	mov.f64 	%fd106, 0dBFC2492491FA1744;
	fma.rn.f64 	%fd107, %fd105, %fd74, %fd106;
	mov.f64 	%fd108, 0d3FC99999999840D2;
	fma.rn.f64 	%fd109, %fd107, %fd74, %fd108;
	mov.f64 	%fd110, 0dBFD555555555544C;
	fma.rn.f64 	%fd111, %fd109, %fd74, %fd110;
	mul.f64 	%fd112, %fd74, %fd111;
	fma.rn.f64 	%fd113, %fd112, %fd286, %fd286;
	mov.f64 	%fd114, 0d3FF921FB54442D18;
	sub.f64 	%fd115, %fd114, %fd113;
	setp.gt.f64 	%p5, %fd4, 0d3FF0000000000000;
	selp.f64 	%fd116, %fd115, %fd113, %p5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r29, %temp}, %fd116;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd116;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd3;
	}
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r30, %r32;
	mov.b64 	%fd7, {%r29, %r33};
	mov.f64 	%fd287, 0d7FFFFFFFE0000000;
	@%p1 bra 	$L__BB0_6;

	ld.param.u64 	%rd122, [DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_2];
	shl.b64 	%rd57, %rd2, 32;
	shr.s64 	%rd58, %rd57, 29;
	add.s64 	%rd59, %rd122, %rd58;
	ld.global.f64 	%fd287, [%rd59];

$L__BB0_6:
	abs.f64 	%fd118, %fd287;
	setp.le.f64 	%p7, %fd118, 0d7FF0000000000000;
	selp.f64 	%fd10, %fd287, 0d0000000000000000, %p7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r34, %temp}, %fd10;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd10;
	}
	and.b32  	%r36, %r35, 2147483647;
	setp.eq.s32 	%p8, %r36, 2146435072;
	setp.eq.s32 	%p9, %r34, 0;
	mov.f64 	%fd290, 0dFFF8000000000000;
	and.pred  	%p10, %p9, %p8;
	@%p10 bra 	$L__BB0_26;

	abs.f64 	%fd119, %fd10;
	setp.gt.f64 	%p11, %fd119, 0d41E0000000000000;
	@%p11 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_8;

$L__BB0_9:
	mov.b64 	%rd3, %fd10;
	and.b64  	%rd4, %rd3, -9223372036854775808;
	shr.u64 	%rd5, %rd3, 52;
	cvt.u32.u64 	%r38, %rd5;
	and.b32  	%r39, %r38, 2047;
	add.s32 	%r3, %r39, -1024;
	shr.u32 	%r40, %r3, 6;
	mov.u32 	%r41, 16;
	sub.s32 	%r42, %r41, %r40;
	mov.u32 	%r43, 15;
	sub.s32 	%r4, %r43, %r40;
	mov.u32 	%r44, 19;
	sub.s32 	%r45, %r44, %r40;
	min.s32 	%r5, %r45, 18;
	setp.gt.s32 	%p12, %r42, %r5;
	mov.u64 	%rd132, 0;
	mov.u32 	%r83, %r4;
	@%p12 bra 	$L__BB0_12;

	add.u64 	%rd129, %SPL, 0;
	shl.b64 	%rd62, %rd3, 11;
	or.b64  	%rd6, %rd62, -9223372036854775808;
	mul.wide.s32 	%rd63, %r4, 8;
	mov.u64 	%rd64, __internal_i2opi_d;
	add.s64 	%rd130, %rd64, %rd63;
	mov.u64 	%rd132, 0;
	mov.u32 	%r83, %r4;

$L__BB0_11:
	.pragma "nounroll";
	ld.const.u64 	%rd65, [%rd130];
	mul.lo.s64 	%rd66, %rd65, %rd6;
	mul.hi.u64 	%rd67, %rd65, %rd6;
	add.s64 	%rd68, %rd66, %rd132;
	setp.lt.u64 	%p13, %rd68, %rd66;
	selp.u64 	%rd69, 1, 0, %p13;
	add.s64 	%rd132, %rd67, %rd69;
	st.local.u64 	[%rd129], %rd68;
	add.s64 	%rd130, %rd130, 8;
	add.s64 	%rd129, %rd129, 8;
	add.s32 	%r83, %r83, 1;
	setp.lt.s32 	%p14, %r83, %r5;
	@%p14 bra 	$L__BB0_11;

$L__BB0_12:
	add.u64 	%rd125, %SPL, 0;
	sub.s32 	%r46, %r83, %r4;
	mul.wide.s32 	%rd70, %r46, 8;
	add.s64 	%rd71, %rd125, %rd70;
	st.local.u64 	[%rd71], %rd132;
	ld.local.u64 	%rd133, [%rd125+24];
	ld.local.u64 	%rd134, [%rd125+16];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p15, %r9, 0;
	@%p15 bra 	$L__BB0_14;

	add.u64 	%rd127, %SPL, 0;
	neg.s64 	%rd72, %rd5;
	shl.b64 	%rd73, %rd133, %r9;
	cvt.u32.u64 	%r47, %rd72;
	and.b32  	%r48, %r47, 63;
	shr.u64 	%rd74, %rd134, %r48;
	or.b64  	%rd133, %rd74, %rd73;
	shl.b64 	%rd75, %rd134, %r9;
	ld.local.u64 	%rd76, [%rd127+8];
	shr.u64 	%rd77, %rd76, %r48;
	or.b64  	%rd134, %rd77, %rd75;

$L__BB0_14:
	shr.u64 	%rd78, %rd133, 62;
	cvt.u32.u64 	%r49, %rd78;
	shr.u64 	%rd79, %rd134, 62;
	shl.b64 	%rd80, %rd133, 2;
	or.b64  	%rd140, %rd79, %rd80;
	shl.b64 	%rd138, %rd134, 2;
	setp.ne.s64 	%p16, %rd138, 0;
	selp.u64 	%rd81, 1, 0, %p16;
	or.b64  	%rd82, %rd140, %rd81;
	setp.lt.u64 	%p17, %rd82, -9223372036854775807;
	setp.gt.u64 	%p18, %rd82, -9223372036854775808;
	selp.u32 	%r50, 1, 0, %p18;
	add.s32 	%r10, %r50, %r49;
	mov.u64 	%rd137, %rd4;
	@%p17 bra 	$L__BB0_16;

	not.b64 	%rd83, %rd140;
	neg.s64 	%rd24, %rd138;
	setp.eq.s64 	%p19, %rd138, 0;
	selp.u64 	%rd84, 1, 0, %p19;
	add.s64 	%rd140, %rd84, %rd83;
	xor.b64  	%rd137, %rd4, -9223372036854775808;
	mov.u64 	%rd138, %rd24;

$L__BB0_16:
	setp.lt.s64 	%p20, %rd140, 1;
	setp.eq.s64 	%p21, %rd4, 0;
	neg.s32 	%r52, %r10;
	mov.u32 	%r85, 0;
	selp.b32 	%r87, %r10, %r52, %p21;
	@%p20 bra 	$L__BB0_19;

	mov.u32 	%r85, 0;

$L__BB0_18:
	shr.u64 	%rd85, %rd138, 63;
	shl.b64 	%rd86, %rd140, 1;
	or.b64  	%rd140, %rd85, %rd86;
	shl.b64 	%rd138, %rd138, 1;
	add.s32 	%r85, %r85, -1;
	setp.gt.s64 	%p22, %rd140, 0;
	@%p22 bra 	$L__BB0_18;

$L__BB0_19:
	mul.lo.s64 	%rd142, %rd140, -3958705157555305931;
	mov.u64 	%rd87, -3958705157555305931;
	mul.hi.u64 	%rd141, %rd140, %rd87;
	setp.lt.s64 	%p23, %rd141, 1;
	@%p23 bra 	$L__BB0_21;

	shl.b64 	%rd88, %rd141, 1;
	shr.u64 	%rd89, %rd142, 63;
	or.b64  	%rd141, %rd88, %rd89;
	mul.lo.s64 	%rd142, %rd140, -7917410315110611862;
	add.s32 	%r85, %r85, -1;

$L__BB0_21:
	setp.ne.s64 	%p24, %rd142, 0;
	selp.u64 	%rd90, 1, 0, %p24;
	add.s64 	%rd91, %rd141, %rd90;
	add.s32 	%r54, %r85, 1022;
	cvt.u64.u32 	%rd92, %r54;
	shl.b64 	%rd93, %rd92, 52;
	shr.u64 	%rd94, %rd91, 11;
	add.s64 	%rd95, %rd93, %rd94;
	and.b64  	%rd96, %rd91, 1024;
	shr.u64 	%rd97, %rd96, 10;
	add.s64 	%rd98, %rd95, %rd97;
	or.b64  	%rd99, %rd98, %rd137;
	mov.b64 	%fd288, %rd99;
	bra.uni 	$L__BB0_22;

$L__BB0_8:
	mov.f64 	%fd133, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd120, %fd10, %fd133;
	// begin inline asm
	cvt.rni.s32.f64 	%r87, %fd120;
	// end inline asm
	cvt.rn.f64.s32 	%fd134, %r87;
	neg.f64 	%fd130, %fd134;
	mov.f64 	%fd123, 0d3FF921FB54442D18;
	// begin inline asm
	fma.rn.f64 	%fd121, %fd130, %fd123, %fd10;
	// end inline asm
	mov.f64 	%fd127, 0d3C91A62633145C00;
	// begin inline asm
	fma.rn.f64 	%fd125, %fd130, %fd127, %fd121;
	// end inline asm
	mov.f64 	%fd131, 0d397B839A252049C0;
	// begin inline asm
	fma.rn.f64 	%fd288, %fd130, %fd131, %fd125;
	// end inline asm

$L__BB0_22:
	add.s32 	%r18, %r87, 1;
	and.b32  	%r55, %r18, 1;
	setp.eq.b32 	%p25, %r55, 1;
	mov.pred 	%p26, 0;
	xor.pred  	%p27, %p25, %p26;
	not.pred 	%p28, %p27;
	mul.rn.f64 	%fd14, %fd288, %fd288;
	@%p28 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_23;

$L__BB0_24:
	mov.f64 	%fd164, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd166, 0dBE5AE5E5A9291691;
	// begin inline asm
	fma.rn.f64 	%fd163, %fd164, %fd14, %fd166;
	// end inline asm
	mov.f64 	%fd170, 0d3EC71DE3567D4896;
	// begin inline asm
	fma.rn.f64 	%fd167, %fd163, %fd14, %fd170;
	// end inline asm
	mov.f64 	%fd174, 0dBF2A01A019BFDF03;
	// begin inline asm
	fma.rn.f64 	%fd171, %fd167, %fd14, %fd174;
	// end inline asm
	mov.f64 	%fd178, 0d3F8111111110F7D0;
	// begin inline asm
	fma.rn.f64 	%fd175, %fd171, %fd14, %fd178;
	// end inline asm
	mov.f64 	%fd182, 0dBFC5555555555548;
	// begin inline asm
	fma.rn.f64 	%fd179, %fd175, %fd14, %fd182;
	// end inline asm
	mul.rn.f64 	%fd184, %fd179, %fd14;
	// begin inline asm
	fma.rn.f64 	%fd289, %fd184, %fd288, %fd288;
	// end inline asm
	bra.uni 	$L__BB0_25;

$L__BB0_23:
	mov.f64 	%fd136, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd138, 0d3E21EEA7D67FAD92;
	// begin inline asm
	fma.rn.f64 	%fd135, %fd136, %fd14, %fd138;
	// end inline asm
	mov.f64 	%fd142, 0dBE927E4F8E26B8E3;
	// begin inline asm
	fma.rn.f64 	%fd139, %fd135, %fd14, %fd142;
	// end inline asm
	mov.f64 	%fd146, 0d3EFA01A019DDEC33;
	// begin inline asm
	fma.rn.f64 	%fd143, %fd139, %fd14, %fd146;
	// end inline asm
	mov.f64 	%fd150, 0dBF56C16C16C15D69;
	// begin inline asm
	fma.rn.f64 	%fd147, %fd143, %fd14, %fd150;
	// end inline asm
	mov.f64 	%fd154, 0d3FA5555555555551;
	// begin inline asm
	fma.rn.f64 	%fd151, %fd147, %fd14, %fd154;
	// end inline asm
	mov.f64 	%fd158, 0dBFE0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd155, %fd151, %fd14, %fd158;
	// end inline asm
	mov.f64 	%fd162, 0d3FF0000000000000;
	// begin inline asm
	fma.rn.f64 	%fd289, %fd155, %fd14, %fd162;
	// end inline asm

$L__BB0_25:
	and.b32  	%r56, %r18, 2;
	setp.eq.s32 	%p29, %r56, 0;
	neg.f64 	%fd187, %fd289;
	selp.f64 	%fd290, %fd289, %fd187, %p29;

$L__BB0_26:
	add.f64 	%fd20, %fd290, 0d0000000000000000;
	mov.f64 	%fd291, 0d7FFFFFFFE0000000;
	@%p1 bra 	$L__BB0_28;

	ld.param.u64 	%rd121, [DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_1];
	shl.b64 	%rd100, %rd2, 32;
	shr.s64 	%rd101, %rd100, 29;
	add.s64 	%rd102, %rd121, %rd101;
	ld.global.f64 	%fd291, [%rd102];

$L__BB0_28:
	abs.f64 	%fd189, %fd291;
	setp.le.f64 	%p31, %fd189, 0d7FF0000000000000;
	mul.f64 	%fd190, %fd291, 0d3FD45F306DC9C883;
	selp.f64 	%fd23, %fd190, 0d0000000000000000, %p31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r57, %temp}, %fd23;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd23;
	}
	add.s32 	%r58, %r19, 1048576;
	mov.b64 	%fd191, {%r57, %r58};
	cvt.rni.f64.f64 	%fd192, %fd191;
	cvt.rzi.s64.f64 	%rd103, %fd192;
	cvt.u32.u64 	%r88, %rd103;
	neg.f64 	%fd193, %fd192;
	mov.f64 	%fd194, 0d3FE0000000000000;
	fma.rn.f64 	%fd195, %fd193, %fd194, %fd23;
	mul.f64 	%fd196, %fd195, 0d3CA1A62633145C07;
	mov.f64 	%fd197, 0d400921FB54442D18;
	fma.rn.f64 	%fd296, %fd195, %fd197, %fd196;
	and.b32  	%r59, %r88, 1;
	shl.b32 	%r60, %r88, 3;
	and.b32  	%r61, %r60, 8;
	mul.rn.f64 	%fd295, %fd296, %fd296;
	setp.eq.s32 	%p32, %r59, 0;
	selp.f64 	%fd198, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p32;
	mul.wide.s32 	%rd104, %r61, 8;
	mov.u64 	%rd105, __cudart_sin_cos_coeffs;
	add.s64 	%rd106, %rd105, %rd104;
	ld.global.nc.f64 	%fd199, [%rd106+8];
	fma.rn.f64 	%fd200, %fd198, %fd295, %fd199;
	ld.global.nc.f64 	%fd201, [%rd106+16];
	fma.rn.f64 	%fd202, %fd200, %fd295, %fd201;
	ld.global.nc.f64 	%fd203, [%rd106+24];
	fma.rn.f64 	%fd204, %fd202, %fd295, %fd203;
	ld.global.nc.f64 	%fd205, [%rd106+32];
	fma.rn.f64 	%fd206, %fd204, %fd295, %fd205;
	ld.global.nc.f64 	%fd207, [%rd106+40];
	fma.rn.f64 	%fd208, %fd206, %fd295, %fd207;
	ld.global.nc.f64 	%fd209, [%rd106+48];
	fma.rn.f64 	%fd26, %fd208, %fd295, %fd209;
	fma.rn.f64 	%fd293, %fd26, %fd296, %fd296;
	@%p32 bra 	$L__BB0_30;

	mov.f64 	%fd210, 0d3FF0000000000000;
	fma.rn.f64 	%fd293, %fd26, %fd295, %fd210;

$L__BB0_30:
	and.b32  	%r62, %r88, 2;
	setp.eq.s32 	%p33, %r62, 0;
	@%p33 bra 	$L__BB0_32;

	mov.f64 	%fd211, 0d0000000000000000;
	mov.f64 	%fd212, 0dBFF0000000000000;
	fma.rn.f64 	%fd293, %fd293, %fd212, %fd211;

$L__BB0_32:
	cvt.rzi.f64.f64 	%fd213, %fd23;
	setp.neu.f64 	%p34, %fd213, %fd23;
	@%p34 bra 	$L__BB0_34;

	mov.f64 	%fd214, 0d0000000000000000;
	mul.rn.f64 	%fd293, %fd23, %fd214;

$L__BB0_34:
	shl.b32 	%r63, %r19, 1;
	setp.lt.u32 	%p35, %r63, -2038431743;
	@%p35 bra 	$L__BB0_36;

	mov.f64 	%fd215, 0d0000000000000000;
	mul.rn.f64 	%fd216, %fd23, %fd215;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd216;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd216;
	}
	add.s32 	%r66, %r65, 1048576;
	mov.b64 	%fd217, {%r64, %r66};
	cvt.rni.f64.f64 	%fd218, %fd217;
	cvt.rzi.s64.f64 	%rd107, %fd218;
	cvt.u32.u64 	%r88, %rd107;
	neg.f64 	%fd219, %fd218;
	mov.f64 	%fd220, 0d3FE0000000000000;
	fma.rn.f64 	%fd221, %fd219, %fd220, %fd216;
	mul.f64 	%fd222, %fd221, 0d3CA1A62633145C07;
	mov.f64 	%fd223, 0d400921FB54442D18;
	fma.rn.f64 	%fd296, %fd221, %fd223, %fd222;
	mul.rn.f64 	%fd295, %fd296, %fd296;

$L__BB0_36:
	add.s32 	%r23, %r88, 1;
	and.b32  	%r67, %r23, 1;
	shl.b32 	%r68, %r23, 3;
	and.b32  	%r69, %r68, 8;
	setp.eq.s32 	%p36, %r67, 0;
	selp.f64 	%fd224, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p36;
	mul.wide.s32 	%rd108, %r69, 8;
	add.s64 	%rd110, %rd105, %rd108;
	ld.global.nc.f64 	%fd225, [%rd110+8];
	fma.rn.f64 	%fd226, %fd224, %fd295, %fd225;
	ld.global.nc.f64 	%fd227, [%rd110+16];
	fma.rn.f64 	%fd228, %fd226, %fd295, %fd227;
	ld.global.nc.f64 	%fd229, [%rd110+24];
	fma.rn.f64 	%fd230, %fd228, %fd295, %fd229;
	ld.global.nc.f64 	%fd231, [%rd110+32];
	fma.rn.f64 	%fd232, %fd230, %fd295, %fd231;
	ld.global.nc.f64 	%fd233, [%rd110+40];
	fma.rn.f64 	%fd234, %fd232, %fd295, %fd233;
	ld.global.nc.f64 	%fd235, [%rd110+48];
	fma.rn.f64 	%fd38, %fd234, %fd295, %fd235;
	fma.rn.f64 	%fd298, %fd38, %fd296, %fd296;
	@%p36 bra 	$L__BB0_38;

	mov.f64 	%fd236, 0d3FF0000000000000;
	fma.rn.f64 	%fd298, %fd38, %fd295, %fd236;

$L__BB0_38:
	and.b32  	%r70, %r23, 2;
	setp.eq.s32 	%p37, %r70, 0;
	@%p37 bra 	$L__BB0_40;

	mov.f64 	%fd237, 0d0000000000000000;
	mov.f64 	%fd238, 0dBFF0000000000000;
	fma.rn.f64 	%fd298, %fd298, %fd238, %fd237;

$L__BB0_40:
	div.rn.f64 	%fd44, %fd293, %fd298;
	setp.lt.f64 	%p38, %fd44, 0d0000000000000000;
	setp.gt.f64 	%p39, %fd20, 0d0000000000000000;
	and.pred  	%p40, %p39, %p38;
	@%p40 bra 	$L__BB0_42;

	setp.geu.f64 	%p41, %fd20, 0d0000000000000000;
	setp.leu.f64 	%p42, %fd44, 0d0000000000000000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	$L__BB0_54;

$L__BB0_42:
	neg.f64 	%fd45, %fd20;
	setp.eq.f64 	%p44, %fd44, %fd45;
	mov.f64 	%fd299, 0d0000000000000000;
	@%p44 bra 	$L__BB0_55;

	setp.eq.f64 	%p45, %fd44, 0d0000000000000000;
	setp.eq.f64 	%p46, %fd20, 0d8000000000000000;
	or.pred  	%p47, %p46, %p45;
	@%p47 bra 	$L__BB0_54;

	add.f64 	%fd240, %fd20, %fd44;
	abs.f64 	%fd46, %fd240;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd46;
	}
	and.b32  	%r72, %r71, 2146435072;
	setp.eq.s32 	%p48, %r72, 2146435072;
	@%p48 bra 	$L__BB0_54;

	abs.f64 	%fd47, %fd44;
	mul.f64 	%fd241, %fd47, 0d3D30000000000000;
	setp.gt.f64 	%p49, %fd46, %fd241;
	@%p49 bra 	$L__BB0_54;

	abs.f64 	%fd48, %fd45;
	mul.f64 	%fd242, %fd48, 0d3D30000000000000;
	setp.gt.f64 	%p50, %fd46, %fd242;
	@%p50 bra 	$L__BB0_54;

	setp.gtu.f64 	%p51, %fd46, 0d433FFFFFFFFFFFFF;
	@%p51 bra 	$L__BB0_53;

	cvt.rzi.s64.f64 	%rd41, %fd46;
	setp.gt.s64 	%p52, %rd41, 9007199254740991;
	@%p52 bra 	$L__BB0_53;

	cvt.rn.f64.s64 	%fd243, %rd41;
	setp.ne.f64 	%p53, %fd46, %fd243;
	setp.gtu.f64 	%p54, %fd47, 0d433FFFFFFFFFFFFF;
	or.pred  	%p55, %p53, %p54;
	@%p55 bra 	$L__BB0_53;

	cvt.rzi.s64.f64 	%rd42, %fd47;
	setp.gt.s64 	%p56, %rd42, 9007199254740991;
	@%p56 bra 	$L__BB0_53;

	cvt.rn.f64.s64 	%fd244, %rd42;
	setp.ne.f64 	%p57, %fd47, %fd244;
	setp.gtu.f64 	%p58, %fd48, 0d433FFFFFFFFFFFFF;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_53;

	cvt.rzi.s64.f64 	%rd111, %fd48;
	setp.lt.s64 	%p60, %rd111, 9007199254740992;
	cvt.rn.f64.s64 	%fd245, %rd111;
	setp.equ.f64 	%p61, %fd48, %fd245;
	and.pred  	%p62, %p60, %p61;
	@%p62 bra 	$L__BB0_54;

$L__BB0_53:
	mul.f64 	%fd247, %fd47, 0d3CF0000000000000;
	setp.lt.f64 	%p63, %fd46, %fd247;
	mul.f64 	%fd248, %fd48, 0d3CF0000000000000;
	setp.lt.f64 	%p64, %fd46, %fd248;
	and.pred  	%p65, %p63, %p64;
	@%p65 bra 	$L__BB0_55;

$L__BB0_54:
	add.f64 	%fd249, %fd20, %fd44;
	mul.f64 	%fd299, %fd249, 0d3FD45F306DC9C883;

$L__BB0_55:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r73}, %fd299;
	}
	add.s32 	%r74, %r73, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd299;
	}
	mov.b64 	%fd250, {%r75, %r74};
	cvt.rni.f64.f64 	%fd251, %fd250;
	cvt.rzi.s64.f64 	%rd112, %fd251;
	cvt.u32.u64 	%r24, %rd112;
	neg.f64 	%fd252, %fd251;
	mov.f64 	%fd253, 0d3FE0000000000000;
	fma.rn.f64 	%fd254, %fd252, %fd253, %fd299;
	mul.f64 	%fd255, %fd254, 0d3CA1A62633145C07;
	mov.f64 	%fd256, 0d400921FB54442D18;
	fma.rn.f64 	%fd257, %fd254, %fd256, %fd255;
	and.b32  	%r76, %r24, 1;
	shl.b32 	%r77, %r24, 3;
	and.b32  	%r78, %r77, 8;
	mul.rn.f64 	%fd51, %fd257, %fd257;
	setp.eq.s32 	%p66, %r76, 0;
	selp.f64 	%fd258, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p66;
	mul.wide.s32 	%rd113, %r78, 8;
	add.s64 	%rd115, %rd105, %rd113;
	ld.global.nc.f64 	%fd259, [%rd115+8];
	fma.rn.f64 	%fd260, %fd258, %fd51, %fd259;
	ld.global.nc.f64 	%fd261, [%rd115+16];
	fma.rn.f64 	%fd262, %fd260, %fd51, %fd261;
	ld.global.nc.f64 	%fd263, [%rd115+24];
	fma.rn.f64 	%fd264, %fd262, %fd51, %fd263;
	ld.global.nc.f64 	%fd265, [%rd115+32];
	fma.rn.f64 	%fd266, %fd264, %fd51, %fd265;
	ld.global.nc.f64 	%fd267, [%rd115+40];
	fma.rn.f64 	%fd268, %fd266, %fd51, %fd267;
	ld.global.nc.f64 	%fd269, [%rd115+48];
	fma.rn.f64 	%fd52, %fd268, %fd51, %fd269;
	fma.rn.f64 	%fd301, %fd52, %fd257, %fd257;
	@%p66 bra 	$L__BB0_57;

	mov.f64 	%fd270, 0d3FF0000000000000;
	fma.rn.f64 	%fd301, %fd52, %fd51, %fd270;

$L__BB0_57:
	and.b32  	%r79, %r24, 2;
	setp.eq.s32 	%p67, %r79, 0;
	@%p67 bra 	$L__BB0_59;

	mov.f64 	%fd271, 0d0000000000000000;
	mov.f64 	%fd272, 0dBFF0000000000000;
	fma.rn.f64 	%fd301, %fd301, %fd272, %fd271;

$L__BB0_59:
	cvt.rzi.f64.f64 	%fd273, %fd299;
	setp.neu.f64 	%p68, %fd273, %fd299;
	@%p68 bra 	$L__BB0_61;

	mov.f64 	%fd274, 0d0000000000000000;
	mul.rn.f64 	%fd301, %fd299, %fd274;

$L__BB0_61:
	setp.lt.f64 	%p69, %fd7, 0d0000000000000000;
	setp.lt.f64 	%p70, %fd301, 0d0000000000000000;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	$L__BB0_63;

	setp.leu.f64 	%p72, %fd301, 0d0000000000000000;
	setp.leu.f64 	%p73, %fd7, 0d0000000000000000;
	or.pred  	%p74, %p73, %p72;
	@%p74 bra 	$L__BB0_75;

$L__BB0_63:
	setp.eq.f64 	%p75, %fd301, %fd7;
	mov.f64 	%fd303, 0d0000000000000000;
	@%p75 bra 	$L__BB0_76;

	setp.eq.f64 	%p76, %fd301, 0d0000000000000000;
	setp.eq.f64 	%p77, %fd7, 0d0000000000000000;
	or.pred  	%p78, %p77, %p76;
	@%p78 bra 	$L__BB0_75;

	sub.f64 	%fd276, %fd301, %fd7;
	abs.f64 	%fd60, %fd276;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd60;
	}
	and.b32  	%r81, %r80, 2146435072;
	setp.eq.s32 	%p79, %r81, 2146435072;
	@%p79 bra 	$L__BB0_75;

	abs.f64 	%fd61, %fd301;
	mul.f64 	%fd277, %fd61, 0d3D30000000000000;
	setp.gt.f64 	%p80, %fd60, %fd277;
	@%p80 bra 	$L__BB0_75;

	abs.f64 	%fd62, %fd7;
	mul.f64 	%fd278, %fd62, 0d3D30000000000000;
	setp.gt.f64 	%p81, %fd60, %fd278;
	@%p81 bra 	$L__BB0_75;

	setp.gtu.f64 	%p82, %fd60, 0d433FFFFFFFFFFFFF;
	@%p82 bra 	$L__BB0_74;

	cvt.rzi.s64.f64 	%rd43, %fd60;
	setp.gt.s64 	%p83, %rd43, 9007199254740991;
	@%p83 bra 	$L__BB0_74;

	cvt.rn.f64.s64 	%fd279, %rd43;
	setp.ne.f64 	%p84, %fd60, %fd279;
	setp.gtu.f64 	%p85, %fd61, 0d433FFFFFFFFFFFFF;
	or.pred  	%p86, %p84, %p85;
	@%p86 bra 	$L__BB0_74;

	cvt.rzi.s64.f64 	%rd44, %fd61;
	setp.gt.s64 	%p87, %rd44, 9007199254740991;
	@%p87 bra 	$L__BB0_74;

	cvt.rn.f64.s64 	%fd280, %rd44;
	setp.ne.f64 	%p88, %fd61, %fd280;
	setp.gtu.f64 	%p89, %fd62, 0d433FFFFFFFFFFFFF;
	or.pred  	%p90, %p88, %p89;
	@%p90 bra 	$L__BB0_74;

	cvt.rzi.s64.f64 	%rd116, %fd62;
	setp.lt.s64 	%p91, %rd116, 9007199254740992;
	cvt.rn.f64.s64 	%fd281, %rd116;
	setp.equ.f64 	%p92, %fd62, %fd281;
	and.pred  	%p93, %p91, %p92;
	@%p93 bra 	$L__BB0_75;

$L__BB0_74:
	mul.f64 	%fd283, %fd61, 0d3CF0000000000000;
	setp.lt.f64 	%p94, %fd60, %fd283;
	mul.f64 	%fd284, %fd62, 0d3CF0000000000000;
	setp.lt.f64 	%p95, %fd60, %fd284;
	and.pred  	%p96, %p94, %p95;
	@%p96 bra 	$L__BB0_76;

$L__BB0_75:
	sub.f64 	%fd303, %fd301, %fd7;

$L__BB0_76:
	ld.param.u64 	%rd120, [DynamicKernel_nop_fsub_Sin_fsum_Tan_Cos_ScATan_param_0];
	shl.b64 	%rd117, %rd2, 32;
	shr.s64 	%rd118, %rd117, 29;
	add.s64 	%rd119, %rd120, %rd118;
	st.global.f64 	[%rd119], %fd303;
	ret;

}

  