
PCB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d478  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a8  0800d618  0800d618  0000e618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbc0  0800dbc0  0000f1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800dbc0  0800dbc0  0000ebc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dbc8  0800dbc8  0000f1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbc8  0800dbc8  0000ebc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dbcc  0800dbcc  0000ebcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800dbd0  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007d8  200001e8  0800ddb8  0000f1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200009c0  0800ddb8  0000f9c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012858  00000000  00000000  0000f218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000300e  00000000  00000000  00021a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  00024a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eea  00000000  00000000  00025dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a4aa  00000000  00000000  00026caa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015a15  00000000  00000000  00041154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ecec  00000000  00000000  00056b69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f5855  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067e8  00000000  00000000  000f5898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000fc080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d600 	.word	0x0800d600

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800d600 	.word	0x0800d600

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	601a      	str	r2, [r3, #0]
}
 8000ff8:	bf00      	nop
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f023 0210 	bic.w	r2, r3, #16
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	431a      	orrs	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	605a      	str	r2, [r3, #4]
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 800102a:	b480      	push	{r7}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	2b01      	cmp	r3, #1
 800103c:	d101      	bne.n	8001042 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800103e:	2301      	movs	r3, #1
 8001040:	e000      	b.n	8001044 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001042:	2300      	movs	r3, #0
}
 8001044:	4618      	mov	r0, r3
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	2b02      	cmp	r3, #2
 8001062:	d101      	bne.n	8001068 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001064:	2301      	movs	r3, #1
 8001066:	e000      	b.n	800106a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001076:	b480      	push	{r7}
 8001078:	b083      	sub	sp, #12
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	330c      	adds	r3, #12
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	b2db      	uxtb	r3, r3
}
 8001086:	4618      	mov	r0, r3
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr

08001092 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001092:	b480      	push	{r7}
 8001094:	b085      	sub	sp, #20
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
 800109a:	460b      	mov	r3, r1
 800109c:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	330c      	adds	r3, #12
 80010a2:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	78fa      	ldrb	r2, [r7, #3]
 80010a8:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80010aa:	bf00      	nop
 80010ac:	3714      	adds	r7, #20
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010b6:	b480      	push	{r7}
 80010b8:	b083      	sub	sp, #12
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
 80010be:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	691a      	ldr	r2, [r3, #16]
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	4013      	ands	r3, r2
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	bf0c      	ite	eq
 80010ce:	2301      	moveq	r3, #1
 80010d0:	2300      	movne	r3, #0
 80010d2:	b2db      	uxtb	r3, r3
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	683a      	ldr	r2, [r7, #0]
 80010ee:	619a      	str	r2, [r3, #24]
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	041a      	lsls	r2, r3, #16
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	619a      	str	r2, [r3, #24]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
	...

0800111c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001124:	4b08      	ldr	r3, [pc, #32]	@ (8001148 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001126:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001128:	4907      	ldr	r1, [pc, #28]	@ (8001148 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4313      	orrs	r3, r2
 800112e:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001130:	4b05      	ldr	r3, [pc, #20]	@ (8001148 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001132:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4013      	ands	r3, r2
 8001138:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800113a:	68fb      	ldr	r3, [r7, #12]
}
 800113c:	bf00      	nop
 800113e:	3714      	adds	r7, #20
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	40023800 	.word	0x40023800

0800114c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001154:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001156:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001158:	4907      	ldr	r1, [pc, #28]	@ (8001178 <LL_APB1_GRP1_EnableClock+0x2c>)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4313      	orrs	r3, r2
 800115e:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001160:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001162:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	4013      	ands	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800116a:	68fb      	ldr	r3, [r7, #12]
}
 800116c:	bf00      	nop
 800116e:	3714      	adds	r7, #20
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	40023800 	.word	0x40023800

0800117c <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b090      	sub	sp, #64	@ 0x40
 8001180:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001182:	f107 0318 	add.w	r3, r7, #24
 8001186:	2228      	movs	r2, #40	@ 0x28
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f008 fe32 	bl	8009df4 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	463b      	mov	r3, r7
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]
 800119e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80011a0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80011a4:	f7ff ffd2 	bl	800114c <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80011a8:	2002      	movs	r0, #2
 80011aa:	f7ff ffb7 	bl	800111c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80011ae:	2004      	movs	r0, #4
 80011b0:	f7ff ffb4 	bl	800111c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80011b4:	2001      	movs	r0, #1
 80011b6:	f7ff ffb1 	bl	800111c <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 80011ba:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80011be:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80011c0:	2302      	movs	r3, #2
 80011c2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80011c4:	2303      	movs	r3, #3
 80011c6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011cc:	2300      	movs	r3, #0
 80011ce:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80011d0:	2305      	movs	r3, #5
 80011d2:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d4:	463b      	mov	r3, r7
 80011d6:	4619      	mov	r1, r3
 80011d8:	4841      	ldr	r0, [pc, #260]	@ (80012e0 <BNO080_GPIO_SPI_Initialization+0x164>)
 80011da:	f007 fd08 	bl	8008bee <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80011de:	2300      	movs	r3, #0
 80011e0:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80011e2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80011e6:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80011e8:	2300      	movs	r3, #0
 80011ea:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80011ec:	2302      	movs	r3, #2
 80011ee:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80011f0:	2301      	movs	r3, #1
 80011f2:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80011f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80011fa:	2318      	movs	r3, #24
 80011fc:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80011fe:	2300      	movs	r3, #0
 8001200:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001202:	2300      	movs	r3, #0
 8001204:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001206:	230a      	movs	r3, #10
 8001208:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 800120a:	f107 0318 	add.w	r3, r7, #24
 800120e:	4619      	mov	r1, r3
 8001210:	4834      	ldr	r0, [pc, #208]	@ (80012e4 <BNO080_GPIO_SPI_Initialization+0x168>)
 8001212:	f007 fd82 	bl	8008d1a <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001216:	2100      	movs	r1, #0
 8001218:	4832      	ldr	r0, [pc, #200]	@ (80012e4 <BNO080_GPIO_SPI_Initialization+0x168>)
 800121a:	f7ff fef3 	bl	8001004 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 800121e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001222:	4831      	ldr	r0, [pc, #196]	@ (80012e8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001224:	f7ff ff6a 	bl	80010fc <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 8001228:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800122c:	482c      	ldr	r0, [pc, #176]	@ (80012e0 <BNO080_GPIO_SPI_Initialization+0x164>)
 800122e:	f7ff ff65 	bl	80010fc <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 8001232:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001236:	482c      	ldr	r0, [pc, #176]	@ (80012e8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001238:	f7ff ff60 	bl	80010fc <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 800123c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001240:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001242:	2301      	movs	r3, #1
 8001244:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001246:	2303      	movs	r3, #3
 8001248:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800124e:	2300      	movs	r3, #0
 8001250:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 8001252:	463b      	mov	r3, r7
 8001254:	4619      	mov	r1, r3
 8001256:	4822      	ldr	r0, [pc, #136]	@ (80012e0 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001258:	f007 fcc9 	bl	8008bee <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 800125c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001260:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001262:	2301      	movs	r3, #1
 8001264:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001266:	2303      	movs	r3, #3
 8001268:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800126e:	2300      	movs	r3, #0
 8001270:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 8001272:	463b      	mov	r3, r7
 8001274:	4619      	mov	r1, r3
 8001276:	481c      	ldr	r0, [pc, #112]	@ (80012e8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001278:	f007 fcb9 	bl	8008bee <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 800127c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001280:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001282:	2301      	movs	r3, #1
 8001284:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001286:	2303      	movs	r3, #3
 8001288:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 8001292:	463b      	mov	r3, r7
 8001294:	4619      	mov	r1, r3
 8001296:	4814      	ldr	r0, [pc, #80]	@ (80012e8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001298:	f007 fca9 	bl	8008bee <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 800129c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012a0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80012a2:	2300      	movs	r3, #0
 80012a4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 80012aa:	463b      	mov	r3, r7
 80012ac:	4619      	mov	r1, r3
 80012ae:	480e      	ldr	r0, [pc, #56]	@ (80012e8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80012b0:	f007 fc9d 	bl	8008bee <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 80012b4:	480b      	ldr	r0, [pc, #44]	@ (80012e4 <BNO080_GPIO_SPI_Initialization+0x168>)
 80012b6:	f7ff fe95 	bl	8000fe4 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 80012ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012be:	4808      	ldr	r0, [pc, #32]	@ (80012e0 <BNO080_GPIO_SPI_Initialization+0x164>)
 80012c0:	f7ff ff0e 	bl	80010e0 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 80012c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012c8:	4807      	ldr	r0, [pc, #28]	@ (80012e8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80012ca:	f7ff ff09 	bl	80010e0 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 80012ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012d2:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80012d4:	f7ff ff04 	bl	80010e0 <LL_GPIO_SetOutputPin>
}
 80012d8:	bf00      	nop
 80012da:	3740      	adds	r7, #64	@ 0x40
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40020400 	.word	0x40020400
 80012e4:	40003800 	.word	0x40003800
 80012e8:	40020000 	.word	0x40020000

080012ec <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80012f2:	f7ff ff43 	bl	800117c <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80012f6:	482e      	ldr	r0, [pc, #184]	@ (80013b0 <BNO080_Initialization+0xc4>)
 80012f8:	f008 fc34 	bl	8009b64 <iprintf>
	
	CHIP_DESELECT(BNO080);
 80012fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001300:	482c      	ldr	r0, [pc, #176]	@ (80013b4 <BNO080_Initialization+0xc8>)
 8001302:	f7ff feed 	bl	80010e0 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 8001306:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800130a:	482b      	ldr	r0, [pc, #172]	@ (80013b8 <BNO080_Initialization+0xcc>)
 800130c:	f7ff fee8 	bl	80010e0 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 8001310:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001314:	4828      	ldr	r0, [pc, #160]	@ (80013b8 <BNO080_Initialization+0xcc>)
 8001316:	f7ff fef1 	bl	80010fc <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 800131a:	20c8      	movs	r0, #200	@ 0xc8
 800131c:	f004 fbd4 	bl	8005ac8 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 8001320:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001324:	4824      	ldr	r0, [pc, #144]	@ (80013b8 <BNO080_Initialization+0xcc>)
 8001326:	f7ff fedb 	bl	80010e0 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 800132a:	f000 fb23 	bl	8001974 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 800132e:	f000 fb21 	bl	8001974 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8001332:	f000 fb43 	bl	80019bc <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 8001336:	f000 fb1d 	bl	8001974 <BNO080_waitForSPI>
	BNO080_receivePacket();
 800133a:	f000 fb3f 	bl	80019bc <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 800133e:	4b1f      	ldr	r3, [pc, #124]	@ (80013bc <BNO080_Initialization+0xd0>)
 8001340:	22f9      	movs	r2, #249	@ 0xf9
 8001342:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 8001344:	4b1d      	ldr	r3, [pc, #116]	@ (80013bc <BNO080_Initialization+0xd0>)
 8001346:	2200      	movs	r2, #0
 8001348:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 800134a:	2102      	movs	r1, #2
 800134c:	2002      	movs	r0, #2
 800134e:	f000 fba5 	bl	8001a9c <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 8001352:	f000 fb0f 	bl	8001974 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 8001356:	f000 fb31 	bl	80019bc <BNO080_receivePacket>
 800135a:	4603      	mov	r3, r0
 800135c:	2b01      	cmp	r3, #1
 800135e:	d11b      	bne.n	8001398 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 8001360:	4b17      	ldr	r3, [pc, #92]	@ (80013c0 <BNO080_Initialization+0xd4>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	4619      	mov	r1, r3
 8001366:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <BNO080_Initialization+0xd4>)
 8001368:	785b      	ldrb	r3, [r3, #1]
 800136a:	461a      	mov	r2, r3
 800136c:	4b14      	ldr	r3, [pc, #80]	@ (80013c0 <BNO080_Initialization+0xd4>)
 800136e:	789b      	ldrb	r3, [r3, #2]
 8001370:	4618      	mov	r0, r3
 8001372:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <BNO080_Initialization+0xd4>)
 8001374:	78db      	ldrb	r3, [r3, #3]
 8001376:	9300      	str	r3, [sp, #0]
 8001378:	4603      	mov	r3, r0
 800137a:	4812      	ldr	r0, [pc, #72]	@ (80013c4 <BNO080_Initialization+0xd8>)
 800137c:	f008 fbf2 	bl	8009b64 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8001380:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <BNO080_Initialization+0xd0>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2bf8      	cmp	r3, #248	@ 0xf8
 8001386:	d107      	bne.n	8001398 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8001388:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <BNO080_Initialization+0xd0>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	4619      	mov	r1, r3
 800138e:	480e      	ldr	r0, [pc, #56]	@ (80013c8 <BNO080_Initialization+0xdc>)
 8001390:	f008 fbe8 	bl	8009b64 <iprintf>
			return (0);
 8001394:	2300      	movs	r3, #0
 8001396:	e007      	b.n	80013a8 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8001398:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <BNO080_Initialization+0xd0>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	22f8      	movs	r2, #248	@ 0xf8
 800139e:	4619      	mov	r1, r3
 80013a0:	480a      	ldr	r0, [pc, #40]	@ (80013cc <BNO080_Initialization+0xe0>)
 80013a2:	f008 fbdf 	bl	8009b64 <iprintf>
	return (1); //Something went wrong
 80013a6:	2301      	movs	r3, #1
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	0800d618 	.word	0x0800d618
 80013b4:	40020400 	.word	0x40020400
 80013b8:	40020000 	.word	0x40020000
 80013bc:	20000208 	.word	0x20000208
 80013c0:	20000204 	.word	0x20000204
 80013c4:	0800d62c 	.word	0x0800d62c
 80013c8:	0800d644 	.word	0x0800d644
 80013cc:	0800d664 	.word	0x0800d664

080013d0 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 80013da:	bf00      	nop
 80013dc:	480c      	ldr	r0, [pc, #48]	@ (8001410 <SPI2_SendByte+0x40>)
 80013de:	f7ff fe37 	bl	8001050 <LL_SPI_IsActiveFlag_TXE>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d0f9      	beq.n	80013dc <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	4619      	mov	r1, r3
 80013ec:	4808      	ldr	r0, [pc, #32]	@ (8001410 <SPI2_SendByte+0x40>)
 80013ee:	f7ff fe50 	bl	8001092 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80013f2:	bf00      	nop
 80013f4:	4806      	ldr	r0, [pc, #24]	@ (8001410 <SPI2_SendByte+0x40>)
 80013f6:	f7ff fe18 	bl	800102a <LL_SPI_IsActiveFlag_RXNE>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d0f9      	beq.n	80013f4 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 8001400:	4803      	ldr	r0, [pc, #12]	@ (8001410 <SPI2_SendByte+0x40>)
 8001402:	f7ff fe38 	bl	8001076 <LL_SPI_ReceiveData8>
 8001406:	4603      	mov	r3, r0
}
 8001408:	4618      	mov	r0, r3
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40003800 	.word	0x40003800

08001414 <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8001418:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800141c:	4811      	ldr	r0, [pc, #68]	@ (8001464 <BNO080_dataAvailable+0x50>)
 800141e:	f7ff fe4a 	bl	80010b6 <LL_GPIO_IsInputPinSet>
 8001422:	4603      	mov	r3, r0
 8001424:	2b01      	cmp	r3, #1
 8001426:	d101      	bne.n	800142c <BNO080_dataAvailable+0x18>
		return (0);
 8001428:	2300      	movs	r3, #0
 800142a:	e019      	b.n	8001460 <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 800142c:	f000 fac6 	bl	80019bc <BNO080_receivePacket>
 8001430:	4603      	mov	r3, r0
 8001432:	2b01      	cmp	r3, #1
 8001434:	d113      	bne.n	800145e <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 8001436:	4b0c      	ldr	r3, [pc, #48]	@ (8001468 <BNO080_dataAvailable+0x54>)
 8001438:	789b      	ldrb	r3, [r3, #2]
 800143a:	2b03      	cmp	r3, #3
 800143c:	d107      	bne.n	800144e <BNO080_dataAvailable+0x3a>
 800143e:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <BNO080_dataAvailable+0x58>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2bfb      	cmp	r3, #251	@ 0xfb
 8001444:	d103      	bne.n	800144e <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8001446:	f000 f82f 	bl	80014a8 <BNO080_parseInputReport>
			return (1);
 800144a:	2301      	movs	r3, #1
 800144c:	e008      	b.n	8001460 <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 800144e:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <BNO080_dataAvailable+0x54>)
 8001450:	789b      	ldrb	r3, [r3, #2]
 8001452:	2b02      	cmp	r3, #2
 8001454:	d103      	bne.n	800145e <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 8001456:	f000 f80b 	bl	8001470 <BNO080_parseCommandReport>
			return (1);
 800145a:	2301      	movs	r3, #1
 800145c:	e000      	b.n	8001460 <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 800145e:	2300      	movs	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40020000 	.word	0x40020000
 8001468:	20000204 	.word	0x20000204
 800146c:	20000208 	.word	0x20000208

08001470 <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 8001476:	4b0a      	ldr	r3, [pc, #40]	@ (80014a0 <BNO080_parseCommandReport+0x30>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2bf1      	cmp	r3, #241	@ 0xf1
 800147c:	d109      	bne.n	8001492 <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 800147e:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <BNO080_parseCommandReport+0x30>)
 8001480:	789b      	ldrb	r3, [r3, #2]
 8001482:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8001484:	79fb      	ldrb	r3, [r7, #7]
 8001486:	2b07      	cmp	r3, #7
 8001488:	d103      	bne.n	8001492 <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 800148a:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <BNO080_parseCommandReport+0x30>)
 800148c:	795a      	ldrb	r2, [r3, #5]
 800148e:	4b05      	ldr	r3, [pc, #20]	@ (80014a4 <BNO080_parseCommandReport+0x34>)
 8001490:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8001492:	bf00      	nop
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	20000208 	.word	0x20000208
 80014a4:	200002c8 	.word	0x200002c8

080014a8 <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b087      	sub	sp, #28
 80014ac:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 80014ae:	4b98      	ldr	r3, [pc, #608]	@ (8001710 <BNO080_parseInputReport+0x268>)
 80014b0:	785b      	ldrb	r3, [r3, #1]
 80014b2:	021b      	lsls	r3, r3, #8
 80014b4:	b21a      	sxth	r2, r3
 80014b6:	4b96      	ldr	r3, [pc, #600]	@ (8001710 <BNO080_parseInputReport+0x268>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	4313      	orrs	r3, r2
 80014be:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 80014c0:	8a3b      	ldrh	r3, [r7, #16]
 80014c2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80014c6:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 80014c8:	8a3b      	ldrh	r3, [r7, #16]
 80014ca:	3b04      	subs	r3, #4
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 80014d0:	4b90      	ldr	r3, [pc, #576]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80014d2:	791b      	ldrb	r3, [r3, #4]
 80014d4:	061a      	lsls	r2, r3, #24
 80014d6:	4b8f      	ldr	r3, [pc, #572]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80014d8:	78db      	ldrb	r3, [r3, #3]
 80014da:	041b      	lsls	r3, r3, #16
 80014dc:	431a      	orrs	r2, r3
 80014de:	4b8d      	ldr	r3, [pc, #564]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80014e0:	789b      	ldrb	r3, [r3, #2]
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	4313      	orrs	r3, r2
 80014e6:	4a8b      	ldr	r2, [pc, #556]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80014e8:	7852      	ldrb	r2, [r2, #1]
 80014ea:	4313      	orrs	r3, r2
 80014ec:	4a8a      	ldr	r2, [pc, #552]	@ (8001718 <BNO080_parseInputReport+0x270>)
 80014ee:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 80014f0:	4b88      	ldr	r3, [pc, #544]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80014f2:	79db      	ldrb	r3, [r3, #7]
 80014f4:	f003 0303 	and.w	r3, r3, #3
 80014f8:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 80014fa:	4b86      	ldr	r3, [pc, #536]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80014fc:	7a9b      	ldrb	r3, [r3, #10]
 80014fe:	021b      	lsls	r3, r3, #8
 8001500:	b21a      	sxth	r2, r3
 8001502:	4b84      	ldr	r3, [pc, #528]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 8001504:	7a5b      	ldrb	r3, [r3, #9]
 8001506:	b21b      	sxth	r3, r3
 8001508:	4313      	orrs	r3, r2
 800150a:	b21b      	sxth	r3, r3
 800150c:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 800150e:	4b81      	ldr	r3, [pc, #516]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 8001510:	7b1b      	ldrb	r3, [r3, #12]
 8001512:	021b      	lsls	r3, r3, #8
 8001514:	b21a      	sxth	r2, r3
 8001516:	4b7f      	ldr	r3, [pc, #508]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 8001518:	7adb      	ldrb	r3, [r3, #11]
 800151a:	b21b      	sxth	r3, r3
 800151c:	4313      	orrs	r3, r2
 800151e:	b21b      	sxth	r3, r3
 8001520:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 8001522:	4b7c      	ldr	r3, [pc, #496]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 8001524:	7b9b      	ldrb	r3, [r3, #14]
 8001526:	021b      	lsls	r3, r3, #8
 8001528:	b21a      	sxth	r2, r3
 800152a:	4b7a      	ldr	r3, [pc, #488]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 800152c:	7b5b      	ldrb	r3, [r3, #13]
 800152e:	b21b      	sxth	r3, r3
 8001530:	4313      	orrs	r3, r2
 8001532:	b21b      	sxth	r3, r3
 8001534:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 800153e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001542:	2b0e      	cmp	r3, #14
 8001544:	dd09      	ble.n	800155a <BNO080_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 8001546:	4b73      	ldr	r3, [pc, #460]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 8001548:	7c1b      	ldrb	r3, [r3, #16]
 800154a:	021b      	lsls	r3, r3, #8
 800154c:	b21a      	sxth	r2, r3
 800154e:	4b71      	ldr	r3, [pc, #452]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 8001550:	7bdb      	ldrb	r3, [r3, #15]
 8001552:	b21b      	sxth	r3, r3
 8001554:	4313      	orrs	r3, r2
 8001556:	b21b      	sxth	r3, r3
 8001558:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 800155a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800155e:	2b10      	cmp	r3, #16
 8001560:	dd09      	ble.n	8001576 <BNO080_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 8001562:	4b6c      	ldr	r3, [pc, #432]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 8001564:	7c9b      	ldrb	r3, [r3, #18]
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	b21a      	sxth	r2, r3
 800156a:	4b6a      	ldr	r3, [pc, #424]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 800156c:	7c5b      	ldrb	r3, [r3, #17]
 800156e:	b21b      	sxth	r3, r3
 8001570:	4313      	orrs	r3, r2
 8001572:	b21b      	sxth	r3, r3
 8001574:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 8001576:	4b67      	ldr	r3, [pc, #412]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 8001578:	795b      	ldrb	r3, [r3, #5]
 800157a:	2b1e      	cmp	r3, #30
 800157c:	dc46      	bgt.n	800160c <BNO080_parseInputReport+0x164>
 800157e:	2b00      	cmp	r3, #0
 8001580:	f340 80bf 	ble.w	8001702 <BNO080_parseInputReport+0x25a>
 8001584:	3b01      	subs	r3, #1
 8001586:	2b1d      	cmp	r3, #29
 8001588:	f200 80bb 	bhi.w	8001702 <BNO080_parseInputReport+0x25a>
 800158c:	a201      	add	r2, pc, #4	@ (adr r2, 8001594 <BNO080_parseInputReport+0xec>)
 800158e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001592:	bf00      	nop
 8001594:	08001613 	.word	0x08001613
 8001598:	0800164b 	.word	0x0800164b
 800159c:	08001667 	.word	0x08001667
 80015a0:	0800162f 	.word	0x0800162f
 80015a4:	08001683 	.word	0x08001683
 80015a8:	08001703 	.word	0x08001703
 80015ac:	08001703 	.word	0x08001703
 80015b0:	08001683 	.word	0x08001683
 80015b4:	08001703 	.word	0x08001703
 80015b8:	08001703 	.word	0x08001703
 80015bc:	08001703 	.word	0x08001703
 80015c0:	08001703 	.word	0x08001703
 80015c4:	08001703 	.word	0x08001703
 80015c8:	08001703 	.word	0x08001703
 80015cc:	08001703 	.word	0x08001703
 80015d0:	08001703 	.word	0x08001703
 80015d4:	080016ab 	.word	0x080016ab
 80015d8:	08001703 	.word	0x08001703
 80015dc:	080016b3 	.word	0x080016b3
 80015e0:	08001703 	.word	0x08001703
 80015e4:	08001703 	.word	0x08001703
 80015e8:	08001703 	.word	0x08001703
 80015ec:	08001703 	.word	0x08001703
 80015f0:	08001703 	.word	0x08001703
 80015f4:	08001703 	.word	0x08001703
 80015f8:	08001703 	.word	0x08001703
 80015fc:	08001703 	.word	0x08001703
 8001600:	08001703 	.word	0x08001703
 8001604:	08001703 	.word	0x08001703
 8001608:	080016bd 	.word	0x080016bd
 800160c:	2bf1      	cmp	r3, #241	@ 0xf1
 800160e:	d06d      	beq.n	80016ec <BNO080_parseInputReport+0x244>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8001610:	e077      	b.n	8001702 <BNO080_parseInputReport+0x25a>
			accelAccuracy = status;
 8001612:	7bfb      	ldrb	r3, [r7, #15]
 8001614:	b29a      	uxth	r2, r3
 8001616:	4b41      	ldr	r3, [pc, #260]	@ (800171c <BNO080_parseInputReport+0x274>)
 8001618:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 800161a:	4a41      	ldr	r2, [pc, #260]	@ (8001720 <BNO080_parseInputReport+0x278>)
 800161c:	89bb      	ldrh	r3, [r7, #12]
 800161e:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 8001620:	4a40      	ldr	r2, [pc, #256]	@ (8001724 <BNO080_parseInputReport+0x27c>)
 8001622:	897b      	ldrh	r3, [r7, #10]
 8001624:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 8001626:	4a40      	ldr	r2, [pc, #256]	@ (8001728 <BNO080_parseInputReport+0x280>)
 8001628:	893b      	ldrh	r3, [r7, #8]
 800162a:	8013      	strh	r3, [r2, #0]
			break;
 800162c:	e069      	b.n	8001702 <BNO080_parseInputReport+0x25a>
			accelLinAccuracy = status;
 800162e:	7bfb      	ldrb	r3, [r7, #15]
 8001630:	b29a      	uxth	r2, r3
 8001632:	4b3e      	ldr	r3, [pc, #248]	@ (800172c <BNO080_parseInputReport+0x284>)
 8001634:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 8001636:	4a3e      	ldr	r2, [pc, #248]	@ (8001730 <BNO080_parseInputReport+0x288>)
 8001638:	89bb      	ldrh	r3, [r7, #12]
 800163a:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 800163c:	4a3d      	ldr	r2, [pc, #244]	@ (8001734 <BNO080_parseInputReport+0x28c>)
 800163e:	897b      	ldrh	r3, [r7, #10]
 8001640:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 8001642:	4a3d      	ldr	r2, [pc, #244]	@ (8001738 <BNO080_parseInputReport+0x290>)
 8001644:	893b      	ldrh	r3, [r7, #8]
 8001646:	8013      	strh	r3, [r2, #0]
			break;
 8001648:	e05b      	b.n	8001702 <BNO080_parseInputReport+0x25a>
			gyroAccuracy = status;
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	b29a      	uxth	r2, r3
 800164e:	4b3b      	ldr	r3, [pc, #236]	@ (800173c <BNO080_parseInputReport+0x294>)
 8001650:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 8001652:	4a3b      	ldr	r2, [pc, #236]	@ (8001740 <BNO080_parseInputReport+0x298>)
 8001654:	89bb      	ldrh	r3, [r7, #12]
 8001656:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 8001658:	4a3a      	ldr	r2, [pc, #232]	@ (8001744 <BNO080_parseInputReport+0x29c>)
 800165a:	897b      	ldrh	r3, [r7, #10]
 800165c:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 800165e:	4a3a      	ldr	r2, [pc, #232]	@ (8001748 <BNO080_parseInputReport+0x2a0>)
 8001660:	893b      	ldrh	r3, [r7, #8]
 8001662:	8013      	strh	r3, [r2, #0]
			break;
 8001664:	e04d      	b.n	8001702 <BNO080_parseInputReport+0x25a>
			magAccuracy = status;
 8001666:	7bfb      	ldrb	r3, [r7, #15]
 8001668:	b29a      	uxth	r2, r3
 800166a:	4b38      	ldr	r3, [pc, #224]	@ (800174c <BNO080_parseInputReport+0x2a4>)
 800166c:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 800166e:	4a38      	ldr	r2, [pc, #224]	@ (8001750 <BNO080_parseInputReport+0x2a8>)
 8001670:	89bb      	ldrh	r3, [r7, #12]
 8001672:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8001674:	4a37      	ldr	r2, [pc, #220]	@ (8001754 <BNO080_parseInputReport+0x2ac>)
 8001676:	897b      	ldrh	r3, [r7, #10]
 8001678:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 800167a:	4a37      	ldr	r2, [pc, #220]	@ (8001758 <BNO080_parseInputReport+0x2b0>)
 800167c:	893b      	ldrh	r3, [r7, #8]
 800167e:	8013      	strh	r3, [r2, #0]
			break;
 8001680:	e03f      	b.n	8001702 <BNO080_parseInputReport+0x25a>
			quatAccuracy = status;
 8001682:	7bfb      	ldrb	r3, [r7, #15]
 8001684:	b29a      	uxth	r2, r3
 8001686:	4b35      	ldr	r3, [pc, #212]	@ (800175c <BNO080_parseInputReport+0x2b4>)
 8001688:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 800168a:	4a35      	ldr	r2, [pc, #212]	@ (8001760 <BNO080_parseInputReport+0x2b8>)
 800168c:	89bb      	ldrh	r3, [r7, #12]
 800168e:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 8001690:	4a34      	ldr	r2, [pc, #208]	@ (8001764 <BNO080_parseInputReport+0x2bc>)
 8001692:	897b      	ldrh	r3, [r7, #10]
 8001694:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 8001696:	4a34      	ldr	r2, [pc, #208]	@ (8001768 <BNO080_parseInputReport+0x2c0>)
 8001698:	893b      	ldrh	r3, [r7, #8]
 800169a:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 800169c:	4a33      	ldr	r2, [pc, #204]	@ (800176c <BNO080_parseInputReport+0x2c4>)
 800169e:	8afb      	ldrh	r3, [r7, #22]
 80016a0:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 80016a2:	4a33      	ldr	r2, [pc, #204]	@ (8001770 <BNO080_parseInputReport+0x2c8>)
 80016a4:	8abb      	ldrh	r3, [r7, #20]
 80016a6:	8013      	strh	r3, [r2, #0]
			break;
 80016a8:	e02b      	b.n	8001702 <BNO080_parseInputReport+0x25a>
			stepCount = data3; //Bytes 8/9
 80016aa:	4a32      	ldr	r2, [pc, #200]	@ (8001774 <BNO080_parseInputReport+0x2cc>)
 80016ac:	893b      	ldrh	r3, [r7, #8]
 80016ae:	8013      	strh	r3, [r2, #0]
			break;
 80016b0:	e027      	b.n	8001702 <BNO080_parseInputReport+0x25a>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 80016b2:	4b18      	ldr	r3, [pc, #96]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80016b4:	7a5a      	ldrb	r2, [r3, #9]
 80016b6:	4b30      	ldr	r3, [pc, #192]	@ (8001778 <BNO080_parseInputReport+0x2d0>)
 80016b8:	701a      	strb	r2, [r3, #0]
			break;
 80016ba:	e022      	b.n	8001702 <BNO080_parseInputReport+0x25a>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 80016bc:	4b15      	ldr	r3, [pc, #84]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80016be:	7a9a      	ldrb	r2, [r3, #10]
 80016c0:	4b2e      	ldr	r3, [pc, #184]	@ (800177c <BNO080_parseInputReport+0x2d4>)
 80016c2:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80016c4:	2300      	movs	r3, #0
 80016c6:	74fb      	strb	r3, [r7, #19]
 80016c8:	e00c      	b.n	80016e4 <BNO080_parseInputReport+0x23c>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 80016ca:	7cfb      	ldrb	r3, [r7, #19]
 80016cc:	f103 020b 	add.w	r2, r3, #11
 80016d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001780 <BNO080_parseInputReport+0x2d8>)
 80016d2:	6819      	ldr	r1, [r3, #0]
 80016d4:	7cfb      	ldrb	r3, [r7, #19]
 80016d6:	440b      	add	r3, r1
 80016d8:	490e      	ldr	r1, [pc, #56]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80016da:	5c8a      	ldrb	r2, [r1, r2]
 80016dc:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80016de:	7cfb      	ldrb	r3, [r7, #19]
 80016e0:	3301      	adds	r3, #1
 80016e2:	74fb      	strb	r3, [r7, #19]
 80016e4:	7cfb      	ldrb	r3, [r7, #19]
 80016e6:	2b08      	cmp	r3, #8
 80016e8:	d9ef      	bls.n	80016ca <BNO080_parseInputReport+0x222>
			break;
 80016ea:	e00a      	b.n	8001702 <BNO080_parseInputReport+0x25a>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 80016ec:	4b09      	ldr	r3, [pc, #36]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80016ee:	79db      	ldrb	r3, [r3, #7]
 80016f0:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	2b07      	cmp	r3, #7
 80016f6:	d103      	bne.n	8001700 <BNO080_parseInputReport+0x258>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 80016f8:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <BNO080_parseInputReport+0x26c>)
 80016fa:	7a9a      	ldrb	r2, [r3, #10]
 80016fc:	4b21      	ldr	r3, [pc, #132]	@ (8001784 <BNO080_parseInputReport+0x2dc>)
 80016fe:	701a      	strb	r2, [r3, #0]
			break;
 8001700:	bf00      	nop
}
 8001702:	bf00      	nop
 8001704:	371c      	adds	r7, #28
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	20000204 	.word	0x20000204
 8001714:	20000208 	.word	0x20000208
 8001718:	200002bc 	.word	0x200002bc
 800171c:	20000294 	.word	0x20000294
 8001720:	2000028e 	.word	0x2000028e
 8001724:	20000290 	.word	0x20000290
 8001728:	20000292 	.word	0x20000292
 800172c:	2000029c 	.word	0x2000029c
 8001730:	20000296 	.word	0x20000296
 8001734:	20000298 	.word	0x20000298
 8001738:	2000029a 	.word	0x2000029a
 800173c:	200002a4 	.word	0x200002a4
 8001740:	2000029e 	.word	0x2000029e
 8001744:	200002a0 	.word	0x200002a0
 8001748:	200002a2 	.word	0x200002a2
 800174c:	200002ac 	.word	0x200002ac
 8001750:	200002a6 	.word	0x200002a6
 8001754:	200002a8 	.word	0x200002a8
 8001758:	200002aa 	.word	0x200002aa
 800175c:	200002b8 	.word	0x200002b8
 8001760:	200002ae 	.word	0x200002ae
 8001764:	200002b0 	.word	0x200002b0
 8001768:	200002b2 	.word	0x200002b2
 800176c:	200002b4 	.word	0x200002b4
 8001770:	200002b6 	.word	0x200002b6
 8001774:	200002ba 	.word	0x200002ba
 8001778:	200002c0 	.word	0x200002c0
 800177c:	200002c1 	.word	0x200002c1
 8001780:	200002c4 	.word	0x200002c4
 8001784:	200002c8 	.word	0x200002c8

08001788 <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 800178c:	4b07      	ldr	r3, [pc, #28]	@ (80017ac <BNO080_getQuatI+0x24>)
 800178e:	881b      	ldrh	r3, [r3, #0]
 8001790:	b21b      	sxth	r3, r3
 8001792:	4a07      	ldr	r2, [pc, #28]	@ (80017b0 <BNO080_getQuatI+0x28>)
 8001794:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f000 f861 	bl	8001864 <BNO080_qToFloat>
 80017a2:	eef0 7a40 	vmov.f32	s15, s0
}
 80017a6:	eeb0 0a67 	vmov.f32	s0, s15
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	200002ae 	.word	0x200002ae
 80017b0:	20000000 	.word	0x20000000

080017b4 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 80017b8:	4b07      	ldr	r3, [pc, #28]	@ (80017d8 <BNO080_getQuatJ+0x24>)
 80017ba:	881b      	ldrh	r3, [r3, #0]
 80017bc:	b21b      	sxth	r3, r3
 80017be:	4a07      	ldr	r2, [pc, #28]	@ (80017dc <BNO080_getQuatJ+0x28>)
 80017c0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80017c4:	b2d2      	uxtb	r2, r2
 80017c6:	4611      	mov	r1, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f000 f84b 	bl	8001864 <BNO080_qToFloat>
 80017ce:	eef0 7a40 	vmov.f32	s15, s0
}
 80017d2:	eeb0 0a67 	vmov.f32	s0, s15
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	200002b0 	.word	0x200002b0
 80017dc:	20000000 	.word	0x20000000

080017e0 <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 80017e4:	4b07      	ldr	r3, [pc, #28]	@ (8001804 <BNO080_getQuatK+0x24>)
 80017e6:	881b      	ldrh	r3, [r3, #0]
 80017e8:	b21b      	sxth	r3, r3
 80017ea:	4a07      	ldr	r2, [pc, #28]	@ (8001808 <BNO080_getQuatK+0x28>)
 80017ec:	f9b2 2000 	ldrsh.w	r2, [r2]
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	4611      	mov	r1, r2
 80017f4:	4618      	mov	r0, r3
 80017f6:	f000 f835 	bl	8001864 <BNO080_qToFloat>
 80017fa:	eef0 7a40 	vmov.f32	s15, s0
}
 80017fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001802:	bd80      	pop	{r7, pc}
 8001804:	200002b2 	.word	0x200002b2
 8001808:	20000000 	.word	0x20000000

0800180c <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 8001810:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <BNO080_getQuatReal+0x24>)
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	b21b      	sxth	r3, r3
 8001816:	4a07      	ldr	r2, [pc, #28]	@ (8001834 <BNO080_getQuatReal+0x28>)
 8001818:	f9b2 2000 	ldrsh.w	r2, [r2]
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	4611      	mov	r1, r2
 8001820:	4618      	mov	r0, r3
 8001822:	f000 f81f 	bl	8001864 <BNO080_qToFloat>
 8001826:	eef0 7a40 	vmov.f32	s15, s0
}
 800182a:	eeb0 0a67 	vmov.f32	s0, s15
 800182e:	bd80      	pop	{r7, pc}
 8001830:	200002b4 	.word	0x200002b4
 8001834:	20000000 	.word	0x20000000

08001838 <BNO080_getQuatRadianAccuracy>:

//Return the rotation vector accuracy
float BNO080_getQuatRadianAccuracy()
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
 800183c:	4b07      	ldr	r3, [pc, #28]	@ (800185c <BNO080_getQuatRadianAccuracy+0x24>)
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	b21b      	sxth	r3, r3
 8001842:	4a07      	ldr	r2, [pc, #28]	@ (8001860 <BNO080_getQuatRadianAccuracy+0x28>)
 8001844:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	4611      	mov	r1, r2
 800184c:	4618      	mov	r0, r3
 800184e:	f000 f809 	bl	8001864 <BNO080_qToFloat>
 8001852:	eef0 7a40 	vmov.f32	s15, s0
}
 8001856:	eeb0 0a67 	vmov.f32	s0, s15
 800185a:	bd80      	pop	{r7, pc}
 800185c:	200002b6 	.word	0x200002b6
 8001860:	20000000 	.word	0x20000000

08001864 <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	ed2d 8b02 	vpush	{d8}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	460a      	mov	r2, r1
 8001872:	80fb      	strh	r3, [r7, #6]
 8001874:	4613      	mov	r3, r2
 8001876:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8001878:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800187c:	ee07 3a90 	vmov	s15, r3
 8001880:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001884:	797b      	ldrb	r3, [r7, #5]
 8001886:	425b      	negs	r3, r3
 8001888:	ee07 3a90 	vmov	s15, r3
 800188c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001890:	eef0 0a67 	vmov.f32	s1, s15
 8001894:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8001898:	f00a f9a0 	bl	800bbdc <powf>
 800189c:	eef0 7a40 	vmov.f32	s15, s0
 80018a0:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 80018a4:	eeb0 0a67 	vmov.f32	s0, s15
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	ecbd 8b02 	vpop	{d8}
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <BNO080_enableRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b082      	sub	sp, #8
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	4603      	mov	r3, r0
 80018ba:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 80018bc:	88fb      	ldrh	r3, [r7, #6]
 80018be:	2200      	movs	r2, #0
 80018c0:	4619      	mov	r1, r3
 80018c2:	2005      	movs	r0, #5
 80018c4:	f000 f804 	bl	80018d0 <BNO080_setFeatureCommand>
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
 80018dc:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 80018de:	4b24      	ldr	r3, [pc, #144]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 80018e0:	22fd      	movs	r2, #253	@ 0xfd
 80018e2:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 80018e4:	4a22      	ldr	r2, [pc, #136]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 80018e6:	7bfb      	ldrb	r3, [r7, #15]
 80018e8:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 80018ea:	4b21      	ldr	r3, [pc, #132]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 80018f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 80018f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	4b1b      	ldr	r3, [pc, #108]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 8001902:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	0a1b      	lsrs	r3, r3, #8
 8001908:	b2da      	uxtb	r2, r3
 800190a:	4b19      	ldr	r3, [pc, #100]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 800190c:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	0c1b      	lsrs	r3, r3, #16
 8001912:	b2da      	uxtb	r2, r3
 8001914:	4b16      	ldr	r3, [pc, #88]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 8001916:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	0e1b      	lsrs	r3, r3, #24
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4b14      	ldr	r3, [pc, #80]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 8001920:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8001922:	4b13      	ldr	r3, [pc, #76]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 8001924:	2200      	movs	r2, #0
 8001926:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8001928:	4b11      	ldr	r3, [pc, #68]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 800192a:	2200      	movs	r2, #0
 800192c:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 800192e:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 8001930:	2200      	movs	r2, #0
 8001932:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001934:	4b0e      	ldr	r3, [pc, #56]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 8001936:	2200      	movs	r2, #0
 8001938:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	b2da      	uxtb	r2, r3
 800193e:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 8001940:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	0a1b      	lsrs	r3, r3, #8
 8001946:	b2da      	uxtb	r2, r3
 8001948:	4b09      	ldr	r3, [pc, #36]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 800194a:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	0c1b      	lsrs	r3, r3, #16
 8001950:	b2da      	uxtb	r2, r3
 8001952:	4b07      	ldr	r3, [pc, #28]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 8001954:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	0e1b      	lsrs	r3, r3, #24
 800195a:	b2da      	uxtb	r2, r3
 800195c:	4b04      	ldr	r3, [pc, #16]	@ (8001970 <BNO080_setFeatureCommand+0xa0>)
 800195e:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001960:	2111      	movs	r1, #17
 8001962:	2002      	movs	r0, #2
 8001964:	f000 f89a 	bl	8001a9c <BNO080_sendPacket>
}
 8001968:	bf00      	nop
 800196a:	3710      	adds	r7, #16
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000208 	.word	0x20000208

08001974 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 800197a:	2300      	movs	r3, #0
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	e00c      	b.n	800199a <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8001980:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001984:	480b      	ldr	r0, [pc, #44]	@ (80019b4 <BNO080_waitForSPI+0x40>)
 8001986:	f7ff fb96 	bl	80010b6 <LL_GPIO_IsInputPinSet>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d101      	bne.n	8001994 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 8001990:	2301      	movs	r3, #1
 8001992:	e00a      	b.n	80019aa <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3301      	adds	r3, #1
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a0:	d1ee      	bne.n	8001980 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 80019a2:	4805      	ldr	r0, [pc, #20]	@ (80019b8 <BNO080_waitForSPI+0x44>)
 80019a4:	f008 f946 	bl	8009c34 <puts>
	return (0);
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40020000 	.word	0x40020000
 80019b8:	0800d6b0 	.word	0x0800d6b0

080019bc <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80019c2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019c6:	4831      	ldr	r0, [pc, #196]	@ (8001a8c <BNO080_receivePacket+0xd0>)
 80019c8:	f7ff fb75 	bl	80010b6 <LL_GPIO_IsInputPinSet>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d101      	bne.n	80019d6 <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 80019d2:	2300      	movs	r3, #0
 80019d4:	e056      	b.n	8001a84 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 80019d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019da:	482d      	ldr	r0, [pc, #180]	@ (8001a90 <BNO080_receivePacket+0xd4>)
 80019dc:	f7ff fb8e 	bl	80010fc <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 80019e0:	2000      	movs	r0, #0
 80019e2:	f7ff fcf5 	bl	80013d0 <SPI2_SendByte>
 80019e6:	4603      	mov	r3, r0
 80019e8:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 80019ea:	2000      	movs	r0, #0
 80019ec:	f7ff fcf0 	bl	80013d0 <SPI2_SendByte>
 80019f0:	4603      	mov	r3, r0
 80019f2:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 80019f4:	2000      	movs	r0, #0
 80019f6:	f7ff fceb 	bl	80013d0 <SPI2_SendByte>
 80019fa:	4603      	mov	r3, r0
 80019fc:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 80019fe:	2000      	movs	r0, #0
 8001a00:	f7ff fce6 	bl	80013d0 <SPI2_SendByte>
 8001a04:	4603      	mov	r3, r0
 8001a06:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8001a08:	4a22      	ldr	r2, [pc, #136]	@ (8001a94 <BNO080_receivePacket+0xd8>)
 8001a0a:	7b7b      	ldrb	r3, [r7, #13]
 8001a0c:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8001a0e:	4a21      	ldr	r2, [pc, #132]	@ (8001a94 <BNO080_receivePacket+0xd8>)
 8001a10:	7b3b      	ldrb	r3, [r7, #12]
 8001a12:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001a14:	4a1f      	ldr	r2, [pc, #124]	@ (8001a94 <BNO080_receivePacket+0xd8>)
 8001a16:	7afb      	ldrb	r3, [r7, #11]
 8001a18:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8001a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8001a94 <BNO080_receivePacket+0xd8>)
 8001a1c:	7abb      	ldrb	r3, [r7, #10]
 8001a1e:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001a20:	7b3b      	ldrb	r3, [r7, #12]
 8001a22:	021b      	lsls	r3, r3, #8
 8001a24:	b21a      	sxth	r2, r3
 8001a26:	7b7b      	ldrb	r3, [r7, #13]
 8001a28:	b21b      	sxth	r3, r3
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001a2e:	893b      	ldrh	r3, [r7, #8]
 8001a30:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001a34:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8001a36:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d101      	bne.n	8001a42 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 8001a3e:	2300      	movs	r3, #0
 8001a40:	e020      	b.n	8001a84 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8001a42:	893b      	ldrh	r3, [r7, #8]
 8001a44:	3b04      	subs	r3, #4
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	81fb      	strh	r3, [r7, #14]
 8001a4e:	e00e      	b.n	8001a6e <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8001a50:	20ff      	movs	r0, #255	@ 0xff
 8001a52:	f7ff fcbd 	bl	80013d0 <SPI2_SendByte>
 8001a56:	4603      	mov	r3, r0
 8001a58:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001a5a:	89fb      	ldrh	r3, [r7, #14]
 8001a5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a5e:	d803      	bhi.n	8001a68 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001a60:	89fb      	ldrh	r3, [r7, #14]
 8001a62:	490d      	ldr	r1, [pc, #52]	@ (8001a98 <BNO080_receivePacket+0xdc>)
 8001a64:	79fa      	ldrb	r2, [r7, #7]
 8001a66:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001a68:	89fb      	ldrh	r3, [r7, #14]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	81fb      	strh	r3, [r7, #14]
 8001a6e:	89fa      	ldrh	r2, [r7, #14]
 8001a70:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	dbeb      	blt.n	8001a50 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8001a78:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a7c:	4804      	ldr	r0, [pc, #16]	@ (8001a90 <BNO080_receivePacket+0xd4>)
 8001a7e:	f7ff fb2f 	bl	80010e0 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 8001a82:	2301      	movs	r3, #1
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3710      	adds	r7, #16
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40020000 	.word	0x40020000
 8001a90:	40020400 	.word	0x40020400
 8001a94:	20000204 	.word	0x20000204
 8001a98:	20000208 	.word	0x20000208

08001a9c <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	460a      	mov	r2, r1
 8001aa6:	71fb      	strb	r3, [r7, #7]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8001aac:	79bb      	ldrb	r3, [r7, #6]
 8001aae:	3304      	adds	r3, #4
 8001ab0:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 8001ab2:	f7ff ff5f 	bl	8001974 <BNO080_waitForSPI>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 8001abc:	2300      	movs	r3, #0
 8001abe:	e032      	b.n	8001b26 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 8001ac0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ac4:	481a      	ldr	r0, [pc, #104]	@ (8001b30 <BNO080_sendPacket+0x94>)
 8001ac6:	f7ff fb19 	bl	80010fc <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 8001aca:	7bbb      	ldrb	r3, [r7, #14]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fc7f 	bl	80013d0 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 8001ad2:	7bbb      	ldrb	r3, [r7, #14]
 8001ad4:	121b      	asrs	r3, r3, #8
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff fc79 	bl	80013d0 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff fc75 	bl	80013d0 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	4a12      	ldr	r2, [pc, #72]	@ (8001b34 <BNO080_sendPacket+0x98>)
 8001aea:	5cd2      	ldrb	r2, [r2, r3]
 8001aec:	1c51      	adds	r1, r2, #1
 8001aee:	b2c8      	uxtb	r0, r1
 8001af0:	4910      	ldr	r1, [pc, #64]	@ (8001b34 <BNO080_sendPacket+0x98>)
 8001af2:	54c8      	strb	r0, [r1, r3]
 8001af4:	4610      	mov	r0, r2
 8001af6:	f7ff fc6b 	bl	80013d0 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8001afa:	2300      	movs	r3, #0
 8001afc:	73fb      	strb	r3, [r7, #15]
 8001afe:	e008      	b.n	8001b12 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
 8001b02:	4a0d      	ldr	r2, [pc, #52]	@ (8001b38 <BNO080_sendPacket+0x9c>)
 8001b04:	5cd3      	ldrb	r3, [r2, r3]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff fc62 	bl	80013d0 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	73fb      	strb	r3, [r7, #15]
 8001b12:	7bfa      	ldrb	r2, [r7, #15]
 8001b14:	79bb      	ldrb	r3, [r7, #6]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d3f2      	bcc.n	8001b00 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8001b1a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b1e:	4804      	ldr	r0, [pc, #16]	@ (8001b30 <BNO080_sendPacket+0x94>)
 8001b20:	f7ff fade 	bl	80010e0 <LL_GPIO_SetOutputPin>

	return (1);
 8001b24:	2301      	movs	r3, #1
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40020400 	.word	0x40020400
 8001b34:	20000288 	.word	0x20000288
 8001b38:	20000208 	.word	0x20000208

08001b3c <LL_SPI_Enable>:
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	601a      	str	r2, [r3, #0]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <LL_SPI_SetStandard>:
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f023 0210 	bic.w	r2, r3, #16
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	431a      	orrs	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	605a      	str	r2, [r3, #4]
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <LL_SPI_IsActiveFlag_RXNE>:
{
 8001b82:	b480      	push	{r7}
 8001b84:	b083      	sub	sp, #12
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d101      	bne.n	8001b9a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001b96:	2301      	movs	r3, #1
 8001b98:	e000      	b.n	8001b9c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <LL_SPI_IsActiveFlag_TXE>:
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d101      	bne.n	8001bc0 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e000      	b.n	8001bc2 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <LL_SPI_ReceiveData8>:
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	330c      	adds	r3, #12
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	b2db      	uxtb	r3, r3
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr

08001bea <LL_SPI_TransmitData8>:
{
 8001bea:	b480      	push	{r7}
 8001bec:	b085      	sub	sp, #20
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	330c      	adds	r3, #12
 8001bfa:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	78fa      	ldrb	r2, [r7, #3]
 8001c00:	701a      	strb	r2, [r3, #0]
}
 8001c02:	bf00      	nop
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <LL_GPIO_IsInputPinSet>:
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b083      	sub	sp, #12
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
 8001c16:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	691a      	ldr	r2, [r3, #16]
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	683a      	ldr	r2, [r7, #0]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	bf0c      	ite	eq
 8001c26:	2301      	moveq	r3, #1
 8001c28:	2300      	movne	r3, #0
 8001c2a:	b2db      	uxtb	r3, r3
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <LL_GPIO_SetOutputPin>:
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	619a      	str	r2, [r3, #24]
}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <LL_GPIO_ResetOutputPin>:
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	041a      	lsls	r2, r3, #16
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	619a      	str	r2, [r3, #24]
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
	...

08001c74 <LL_AHB1_GRP1_EnableClock>:
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001c7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ca0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c80:	4907      	ldr	r1, [pc, #28]	@ (8001ca0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001c88:	4b05      	ldr	r3, [pc, #20]	@ (8001ca0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c92:	68fb      	ldr	r3, [r7, #12]
}
 8001c94:	bf00      	nop
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	40023800 	.word	0x40023800

08001ca4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001cac:	4b08      	ldr	r3, [pc, #32]	@ (8001cd0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001cae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001cb0:	4907      	ldr	r1, [pc, #28]	@ (8001cd0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001cb8:	4b05      	ldr	r3, [pc, #20]	@ (8001cd0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001cba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
}
 8001cc4:	bf00      	nop
 8001cc6:	3714      	adds	r7, #20
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	40023800 	.word	0x40023800

08001cd4 <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b090      	sub	sp, #64	@ 0x40
 8001cd8:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001cda:	f107 0318 	add.w	r3, r7, #24
 8001cde:	2228      	movs	r2, #40	@ 0x28
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f008 f886 	bl	8009df4 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	463b      	mov	r3, r7
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	605a      	str	r2, [r3, #4]
 8001cf0:	609a      	str	r2, [r3, #8]
 8001cf2:	60da      	str	r2, [r3, #12]
 8001cf4:	611a      	str	r2, [r3, #16]
 8001cf6:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001cf8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001cfc:	f7ff ffd2 	bl	8001ca4 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d00:	2001      	movs	r0, #1
 8001d02:	f7ff ffb7 	bl	8001c74 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001d06:	2002      	movs	r0, #2
 8001d08:	f7ff ffb4 	bl	8001c74 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001d0c:	23e0      	movs	r3, #224	@ 0xe0
 8001d0e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d10:	2302      	movs	r3, #2
 8001d12:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001d20:	2305      	movs	r3, #5
 8001d22:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d24:	463b      	mov	r3, r7
 8001d26:	4619      	mov	r1, r3
 8001d28:	4825      	ldr	r0, [pc, #148]	@ (8001dc0 <ICM20602_GPIO_SPI_Initialization+0xec>)
 8001d2a:	f006 ff60 	bl	8008bee <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001d32:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001d36:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001d40:	2301      	movs	r3, #1
 8001d42:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001d44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 8001d4a:	2310      	movs	r3, #16
 8001d4c:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 8001d56:	230a      	movs	r3, #10
 8001d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 8001d5a:	f107 0318 	add.w	r3, r7, #24
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4818      	ldr	r0, [pc, #96]	@ (8001dc4 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001d62:	f006 ffda 	bl	8008d1a <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8001d66:	2100      	movs	r1, #0
 8001d68:	4816      	ldr	r0, [pc, #88]	@ (8001dc4 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001d6a:	f7ff fef7 	bl	8001b5c <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 8001d6e:	2102      	movs	r1, #2
 8001d70:	4815      	ldr	r0, [pc, #84]	@ (8001dc8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001d72:	f7ff ff6f 	bl	8001c54 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 8001d76:	2302      	movs	r3, #2
 8001d78:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 8001d8a:	463b      	mov	r3, r7
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	480e      	ldr	r0, [pc, #56]	@ (8001dc8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001d90:	f006 ff2d 	bl	8008bee <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 8001d94:	2301      	movs	r3, #1
 8001d96:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 8001da0:	463b      	mov	r3, r7
 8001da2:	4619      	mov	r1, r3
 8001da4:	4808      	ldr	r0, [pc, #32]	@ (8001dc8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001da6:	f006 ff22 	bl	8008bee <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 8001daa:	4806      	ldr	r0, [pc, #24]	@ (8001dc4 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8001dac:	f7ff fec6 	bl	8001b3c <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8001db0:	2102      	movs	r1, #2
 8001db2:	4805      	ldr	r0, [pc, #20]	@ (8001dc8 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8001db4:	f7ff ff40 	bl	8001c38 <LL_GPIO_SetOutputPin>
}
 8001db8:	bf00      	nop
 8001dba:	3740      	adds	r7, #64	@ 0x40
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40020000 	.word	0x40020000
 8001dc4:	40013000 	.word	0x40013000
 8001dc8:	40020400 	.word	0x40020400

08001dcc <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 8001dd6:	bf00      	nop
 8001dd8:	480c      	ldr	r0, [pc, #48]	@ (8001e0c <SPI1_SendByte+0x40>)
 8001dda:	f7ff fee5 	bl	8001ba8 <LL_SPI_IsActiveFlag_TXE>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d0f9      	beq.n	8001dd8 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	4619      	mov	r1, r3
 8001de8:	4808      	ldr	r0, [pc, #32]	@ (8001e0c <SPI1_SendByte+0x40>)
 8001dea:	f7ff fefe 	bl	8001bea <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8001dee:	bf00      	nop
 8001df0:	4806      	ldr	r0, [pc, #24]	@ (8001e0c <SPI1_SendByte+0x40>)
 8001df2:	f7ff fec6 	bl	8001b82 <LL_SPI_IsActiveFlag_RXNE>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d0f9      	beq.n	8001df0 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8001dfc:	4803      	ldr	r0, [pc, #12]	@ (8001e0c <SPI1_SendByte+0x40>)
 8001dfe:	f7ff fee6 	bl	8001bce <LL_SPI_ReceiveData8>
 8001e02:	4603      	mov	r3, r0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40013000 	.word	0x40013000

08001e10 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 8001e1a:	2102      	movs	r1, #2
 8001e1c:	480b      	ldr	r0, [pc, #44]	@ (8001e4c <ICM20602_Readbyte+0x3c>)
 8001e1e:	f7ff ff19 	bl	8001c54 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff ffce 	bl	8001dcc <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001e30:	2000      	movs	r0, #0
 8001e32:	f7ff ffcb 	bl	8001dcc <SPI1_SendByte>
 8001e36:	4603      	mov	r3, r0
 8001e38:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 8001e3a:	2102      	movs	r1, #2
 8001e3c:	4803      	ldr	r0, [pc, #12]	@ (8001e4c <ICM20602_Readbyte+0x3c>)
 8001e3e:	f7ff fefb 	bl	8001c38 <LL_GPIO_SetOutputPin>
	
	return val;
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3710      	adds	r7, #16
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40020400 	.word	0x40020400

08001e50 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 8001e50:	b590      	push	{r4, r7, lr}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	603a      	str	r2, [r7, #0]
 8001e5a:	71fb      	strb	r3, [r7, #7]
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 8001e64:	2102      	movs	r1, #2
 8001e66:	4810      	ldr	r0, [pc, #64]	@ (8001ea8 <ICM20602_Readbytes+0x58>)
 8001e68:	f7ff fef4 	bl	8001c54 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff ffa9 	bl	8001dcc <SPI1_SendByte>
	while(i < len)
 8001e7a:	e009      	b.n	8001e90 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	1c5a      	adds	r2, r3, #1
 8001e80:	60fa      	str	r2, [r7, #12]
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	18d4      	adds	r4, r2, r3
 8001e86:	2000      	movs	r0, #0
 8001e88:	f7ff ffa0 	bl	8001dcc <SPI1_SendByte>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	7023      	strb	r3, [r4, #0]
	while(i < len)
 8001e90:	79bb      	ldrb	r3, [r7, #6]
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d3f1      	bcc.n	8001e7c <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 8001e98:	2102      	movs	r1, #2
 8001e9a:	4803      	ldr	r0, [pc, #12]	@ (8001ea8 <ICM20602_Readbytes+0x58>)
 8001e9c:	f7ff fecc 	bl	8001c38 <LL_GPIO_SetOutputPin>
}
 8001ea0:	bf00      	nop
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd90      	pop	{r4, r7, pc}
 8001ea8:	40020400 	.word	0x40020400

08001eac <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	460a      	mov	r2, r1
 8001eb6:	71fb      	strb	r3, [r7, #7]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8001ebc:	2102      	movs	r1, #2
 8001ebe:	480b      	ldr	r0, [pc, #44]	@ (8001eec <ICM20602_Writebyte+0x40>)
 8001ec0:	f7ff fec8 	bl	8001c54 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff ff7d 	bl	8001dcc <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 8001ed2:	79bb      	ldrb	r3, [r7, #6]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff ff79 	bl	8001dcc <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 8001eda:	2102      	movs	r1, #2
 8001edc:	4803      	ldr	r0, [pc, #12]	@ (8001eec <ICM20602_Writebyte+0x40>)
 8001ede:	f7ff feab 	bl	8001c38 <LL_GPIO_SetOutputPin>
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40020400 	.word	0x40020400

08001ef0 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8001efa:	f107 0308 	add.w	r3, r7, #8
 8001efe:	2200      	movs	r2, #0
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8001f04:	463b      	mov	r3, r7
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8001f0c:	f7ff fee2 	bl	8001cd4 <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8001f10:	4833      	ldr	r0, [pc, #204]	@ (8001fe0 <ICM20602_Initialization+0xf0>)
 8001f12:	f007 fe27 	bl	8009b64 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 8001f16:	2075      	movs	r0, #117	@ 0x75
 8001f18:	f7ff ff7a 	bl	8001e10 <ICM20602_Readbyte>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
 8001f22:	2b12      	cmp	r3, #18
 8001f24:	d105      	bne.n	8001f32 <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 8001f26:	7bfb      	ldrb	r3, [r7, #15]
 8001f28:	4619      	mov	r1, r3
 8001f2a:	482e      	ldr	r0, [pc, #184]	@ (8001fe4 <ICM20602_Initialization+0xf4>)
 8001f2c:	f007 fe1a 	bl	8009b64 <iprintf>
 8001f30:	e012      	b.n	8001f58 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
 8001f34:	2b12      	cmp	r3, #18
 8001f36:	d00f      	beq.n	8001f58 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8001f38:	2075      	movs	r0, #117	@ 0x75
 8001f3a:	f7ff ff69 	bl	8001e10 <ICM20602_Readbyte>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 8001f42:	7bfb      	ldrb	r3, [r7, #15]
 8001f44:	2b12      	cmp	r3, #18
 8001f46:	d007      	beq.n	8001f58 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 8001f48:	7bfb      	ldrb	r3, [r7, #15]
 8001f4a:	2212      	movs	r2, #18
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4826      	ldr	r0, [pc, #152]	@ (8001fe8 <ICM20602_Initialization+0xf8>)
 8001f50:	f007 fe08 	bl	8009b64 <iprintf>
			return 1; //ERROR
 8001f54:	2301      	movs	r3, #1
 8001f56:	e03f      	b.n	8001fd8 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 8001f58:	2180      	movs	r1, #128	@ 0x80
 8001f5a:	206b      	movs	r0, #107	@ 0x6b
 8001f5c:	f7ff ffa6 	bl	8001eac <ICM20602_Writebyte>
	HAL_Delay(50);
 8001f60:	2032      	movs	r0, #50	@ 0x32
 8001f62:	f003 fdb1 	bl	8005ac8 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 8001f66:	2101      	movs	r1, #1
 8001f68:	206b      	movs	r0, #107	@ 0x6b
 8001f6a:	f7ff ff9f 	bl	8001eac <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 8001f6e:	2032      	movs	r0, #50	@ 0x32
 8001f70:	f003 fdaa 	bl	8005ac8 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 8001f74:	2138      	movs	r1, #56	@ 0x38
 8001f76:	206c      	movs	r0, #108	@ 0x6c
 8001f78:	f7ff ff98 	bl	8001eac <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 8001f7c:	2032      	movs	r0, #50	@ 0x32
 8001f7e:	f003 fda3 	bl	8005ac8 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 8001f82:	2100      	movs	r1, #0
 8001f84:	2019      	movs	r0, #25
 8001f86:	f7ff ff91 	bl	8001eac <ICM20602_Writebyte>
	HAL_Delay(50);
 8001f8a:	2032      	movs	r0, #50	@ 0x32
 8001f8c:	f003 fd9c 	bl	8005ac8 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 8001f90:	2105      	movs	r1, #5
 8001f92:	201a      	movs	r0, #26
 8001f94:	f7ff ff8a 	bl	8001eac <ICM20602_Writebyte>
	HAL_Delay(50);
 8001f98:	2032      	movs	r0, #50	@ 0x32
 8001f9a:	f003 fd95 	bl	8005ac8 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 8001f9e:	2118      	movs	r1, #24
 8001fa0:	201b      	movs	r0, #27
 8001fa2:	f7ff ff83 	bl	8001eac <ICM20602_Writebyte>
	HAL_Delay(50);
 8001fa6:	2032      	movs	r0, #50	@ 0x32
 8001fa8:	f003 fd8e 	bl	8005ac8 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 8001fac:	2118      	movs	r1, #24
 8001fae:	201c      	movs	r0, #28
 8001fb0:	f7ff ff7c 	bl	8001eac <ICM20602_Writebyte>
	HAL_Delay(50);
 8001fb4:	2032      	movs	r0, #50	@ 0x32
 8001fb6:	f003 fd87 	bl	8005ac8 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 8001fba:	2103      	movs	r1, #3
 8001fbc:	201d      	movs	r0, #29
 8001fbe:	f7ff ff75 	bl	8001eac <ICM20602_Writebyte>
	HAL_Delay(50);
 8001fc2:	2032      	movs	r0, #50	@ 0x32
 8001fc4:	f003 fd80 	bl	8005ac8 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 8001fc8:	2101      	movs	r1, #1
 8001fca:	2038      	movs	r0, #56	@ 0x38
 8001fcc:	f7ff ff6e 	bl	8001eac <ICM20602_Writebyte>
	HAL_Delay(50);
 8001fd0:	2032      	movs	r0, #50	@ 0x32
 8001fd2:	f003 fd79 	bl	8005ac8 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	0800d6c4 	.word	0x0800d6c4
 8001fe4:	0800d6dc 	.word	0x0800d6dc
 8001fe8:	0800d700 	.word	0x0800d700

08001fec <ICM20602_Get3AxisGyroRawData>:
	gyro[1] = ((data[10] << 8) | data[11]);
	gyro[2] = ((data[12] << 8) | data[13]);
}

void ICM20602_Get3AxisGyroRawData(short* gyro)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
	unsigned char data[6];
	ICM20602_Readbytes(GYRO_XOUT_H, 6, data);
 8001ff4:	f107 0308 	add.w	r3, r7, #8
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	2106      	movs	r1, #6
 8001ffc:	2043      	movs	r0, #67	@ 0x43
 8001ffe:	f7ff ff27 	bl	8001e50 <ICM20602_Readbytes>
	
	gyro[0] = ((data[0] << 8) | data[1]);
 8002002:	7a3b      	ldrb	r3, [r7, #8]
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	b21a      	sxth	r2, r3
 8002008:	7a7b      	ldrb	r3, [r7, #9]
 800200a:	b21b      	sxth	r3, r3
 800200c:	4313      	orrs	r3, r2
 800200e:	b21a      	sxth	r2, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[2] << 8) | data[3]);
 8002014:	7abb      	ldrb	r3, [r7, #10]
 8002016:	021b      	lsls	r3, r3, #8
 8002018:	b219      	sxth	r1, r3
 800201a:	7afb      	ldrb	r3, [r7, #11]
 800201c:	b21a      	sxth	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3302      	adds	r3, #2
 8002022:	430a      	orrs	r2, r1
 8002024:	b212      	sxth	r2, r2
 8002026:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[4] << 8) | data[5]);
 8002028:	7b3b      	ldrb	r3, [r7, #12]
 800202a:	021b      	lsls	r3, r3, #8
 800202c:	b219      	sxth	r1, r3
 800202e:	7b7b      	ldrb	r3, [r7, #13]
 8002030:	b21a      	sxth	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3304      	adds	r3, #4
 8002036:	430a      	orrs	r2, r1
 8002038:	b212      	sxth	r2, r2
 800203a:	801a      	strh	r2, [r3, #0]
}
 800203c:	bf00      	nop
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 8002048:	2101      	movs	r1, #1
 800204a:	4803      	ldr	r0, [pc, #12]	@ (8002058 <ICM20602_DataReady+0x14>)
 800204c:	f7ff fddf 	bl	8001c0e <LL_GPIO_IsInputPinSet>
 8002050:	4603      	mov	r3, r0
}
 8002052:	4618      	mov	r0, r3
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	40020400 	.word	0x40020400

0800205c <Double_Roll_Pitch_PID_Calculation>:
#define DT 0.001f
#define OUTER_DERIV_FILT_ENABLE 1
#define INNER_DERIV_FILT_ENABLE 1

void Double_Roll_Pitch_PID_Calculation(PIDDouble* axis, float set_point_angle, float angle/*BNO080 Rotation Angle*/, float rate/*ICM-20602 Angular Rate*/)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	ed87 0a02 	vstr	s0, [r7, #8]
 8002068:	edc7 0a01 	vstr	s1, [r7, #4]
 800206c:	ed87 1a00 	vstr	s2, [r7]
	/*********** Double PID Outer Begin (Roll and Pitch Angular Position Control) *************/
	axis->out.reference = set_point_angle;	//Set point of outer PID control
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	645a      	str	r2, [r3, #68]	@ 0x44
	axis->out.meas_value = angle;			//BNO080 rotation angle
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	649a      	str	r2, [r3, #72]	@ 0x48

	axis->out.error = axis->out.reference - axis->out.meas_value;	//Define error of outer loop
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002088:	ee77 7a67 	vsub.f32	s15, s14, s15
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	axis->out.p_result = axis->out.error * axis->out.kp;			//Calculate P result of outer loop
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800209e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60

	axis->out.error_sum = axis->out.error_sum + axis->out.error * DT;	//Define summation of outer loop
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80020b4:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80022b4 <Double_Roll_Pitch_PID_Calculation+0x258>
 80020b8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80020bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
#define OUT_ERR_SUM_MAX 500
#define OUT_I_ERR_MIN -OUT_ERR_SUM_MAX
	if(axis->out.error_sum > OUT_ERR_SUM_MAX) axis->out.error_sum = OUT_ERR_SUM_MAX;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80020cc:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 80022b8 <Double_Roll_Pitch_PID_Calculation+0x25c>
 80020d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d8:	dd03      	ble.n	80020e2 <Double_Roll_Pitch_PID_Calculation+0x86>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4a77      	ldr	r2, [pc, #476]	@ (80022bc <Double_Roll_Pitch_PID_Calculation+0x260>)
 80020de:	655a      	str	r2, [r3, #84]	@ 0x54
 80020e0:	e00c      	b.n	80020fc <Double_Roll_Pitch_PID_Calculation+0xa0>
	else if(axis->out.error_sum < OUT_I_ERR_MIN) axis->out.error_sum = OUT_I_ERR_MIN;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80020e8:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 80022c0 <Double_Roll_Pitch_PID_Calculation+0x264>
 80020ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f4:	d502      	bpl.n	80020fc <Double_Roll_Pitch_PID_Calculation+0xa0>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	4a72      	ldr	r2, [pc, #456]	@ (80022c4 <Double_Roll_Pitch_PID_Calculation+0x268>)
 80020fa:	655a      	str	r2, [r3, #84]	@ 0x54
	axis->out.i_result = axis->out.error_sum * axis->out.ki;			//Calculate I result of outer loop
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002108:	ee67 7a27 	vmul.f32	s15, s14, s15
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64

	axis->out.error_deriv = -rate;										//Define derivative of outer loop (rate = ICM-20602 Angular Rate)
 8002112:	edd7 7a00 	vldr	s15, [r7]
 8002116:	eef1 7a67 	vneg.f32	s15, s15
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

#if !OUTER_DERIV_FILT_ENABLE
	axis->out.d_result = axis->out.error_deriv * axis->out.kd;			//Calculate D result of outer loop
#else
	axis->out.error_deriv_filt = axis->out.error_deriv_filt * 0.4f + axis->out.error_deriv * 0.6f;	//filter for derivative
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8002126:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80022c8 <Double_Roll_Pitch_PID_Calculation+0x26c>
 800212a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002134:	eddf 6a65 	vldr	s13, [pc, #404]	@ 80022cc <Double_Roll_Pitch_PID_Calculation+0x270>
 8002138:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800213c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
	axis->out.d_result = axis->out.error_deriv_filt * axis->out.kd;									//Calculate D result of inner loop
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
#endif

	axis->out.pid_result = axis->out.p_result + axis->out.i_result + axis->out.d_result;  //Calculate PID result of outer loop
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8002168:	ee37 7a27 	vadd.f32	s14, s14, s15
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8002172:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
	/****************************************************************************************/
	
	/************ Double PID Inner Begin (Roll and Pitch Angular Rate Control) **************/
	axis->in.reference = axis->out.pid_result;	//Set point of inner PID control is the PID result of outer loop (for double PID control)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	60da      	str	r2, [r3, #12]
	axis->in.meas_value = rate;					//ICM-20602 angular rate
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	683a      	ldr	r2, [r7, #0]
 8002188:	611a      	str	r2, [r3, #16]

	axis->in.error = axis->in.reference - axis->in.meas_value;	//Define error of inner loop
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	edd3 7a04 	vldr	s15, [r3, #16]
 8002196:	ee77 7a67 	vsub.f32	s15, s14, s15
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	edc3 7a06 	vstr	s15, [r3, #24]
	axis->in.p_result = axis->in.error * axis->in.kp;			//Calculate P result of inner loop
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	ed93 7a06 	vldr	s14, [r3, #24]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	edd3 7a00 	vldr	s15, [r3]
 80021ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	axis->in.error_sum = axis->in.error_sum + axis->in.error * DT;	//Define summation of inner loop
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	ed93 7a07 	vldr	s14, [r3, #28]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	edd3 7a06 	vldr	s15, [r3, #24]
 80021c2:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 80022b4 <Double_Roll_Pitch_PID_Calculation+0x258>
 80021c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80021ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	edc3 7a07 	vstr	s15, [r3, #28]
#define IN_ERR_SUM_MAX 500
#define IN_I_ERR_MIN -IN_ERR_SUM_MAX
	if(axis->out.error_sum > IN_ERR_SUM_MAX) axis->out.error_sum = IN_ERR_SUM_MAX;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80021da:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80022b8 <Double_Roll_Pitch_PID_Calculation+0x25c>
 80021de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e6:	dd03      	ble.n	80021f0 <Double_Roll_Pitch_PID_Calculation+0x194>
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	4a34      	ldr	r2, [pc, #208]	@ (80022bc <Double_Roll_Pitch_PID_Calculation+0x260>)
 80021ec:	655a      	str	r2, [r3, #84]	@ 0x54
 80021ee:	e00c      	b.n	800220a <Double_Roll_Pitch_PID_Calculation+0x1ae>
	else if(axis->out.error_sum < IN_I_ERR_MIN) axis->out.error_sum = IN_I_ERR_MIN;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80021f6:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80022c0 <Double_Roll_Pitch_PID_Calculation+0x264>
 80021fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002202:	d502      	bpl.n	800220a <Double_Roll_Pitch_PID_Calculation+0x1ae>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4a2f      	ldr	r2, [pc, #188]	@ (80022c4 <Double_Roll_Pitch_PID_Calculation+0x268>)
 8002208:	655a      	str	r2, [r3, #84]	@ 0x54
	axis->in.i_result = axis->in.error_sum * axis->in.ki;							//Calculate I result of inner loop
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	edd3 7a01 	vldr	s15, [r3, #4]
 8002216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	axis->in.error_deriv = -(axis->in.meas_value - axis->in.meas_value_prev) / DT;	//Define derivative of inner loop
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	ed93 7a04 	vldr	s14, [r3, #16]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	edd3 7a05 	vldr	s15, [r3, #20]
 800222c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002230:	eeb1 7a67 	vneg.f32	s14, s15
 8002234:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80022b4 <Double_Roll_Pitch_PID_Calculation+0x258>
 8002238:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->in.meas_value_prev = axis->in.meas_value;									//Refresh value_prev to the latest value
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	691a      	ldr	r2, [r3, #16]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	615a      	str	r2, [r3, #20]

#if !INNER_DERIV_FILT_ENABLE
	axis->in.d_result = axis->in.error_deriv * axis->in.kd;				//Calculate D result of inner loop
#else
	axis->in.error_deriv_filt = axis->in.error_deriv_filt * 0.5f + axis->in.error_deriv * 0.5f;	//filter for derivative
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002250:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002254:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	edd3 7a08 	vldr	s15, [r3, #32]
 800225e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002262:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	axis->in.d_result = axis->in.error_deriv_filt * axis->in.kd;								//Calculate D result of inner loop
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	edd3 7a02 	vldr	s15, [r3, #8]
 800227c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
#endif
	
	axis->in.pid_result = axis->in.p_result + axis->in.i_result + axis->in.d_result; //Calculate PID result of inner loop
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002292:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800229c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	/****************************************************************************************/
}
 80022a6:	bf00      	nop
 80022a8:	3714      	adds	r7, #20
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	3a83126f 	.word	0x3a83126f
 80022b8:	43fa0000 	.word	0x43fa0000
 80022bc:	43fa0000 	.word	0x43fa0000
 80022c0:	c3fa0000 	.word	0xc3fa0000
 80022c4:	c3fa0000 	.word	0xc3fa0000
 80022c8:	3ecccccd 	.word	0x3ecccccd
 80022cc:	3f19999a 	.word	0x3f19999a

080022d0 <Single_Yaw_Heading_PID_Calculation>:

void Single_Yaw_Heading_PID_Calculation(PIDSingle* axis, float set_point_angle, float angle/*BNO080 Rotation Angle*/, float rate/*ICM-20602 Angular Rate*/)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80022dc:	edc7 0a01 	vstr	s1, [r7, #4]
 80022e0:	ed87 1a00 	vstr	s2, [r7]
	/*********** Single PID Begin (Yaw Angular Position) *************/
	axis->reference = set_point_angle;	//Set point of yaw heading @ yaw stick is center.
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	68ba      	ldr	r2, [r7, #8]
 80022e8:	60da      	str	r2, [r3, #12]
	axis->meas_value = angle;			//Current BNO080_Yaw angle @ yaw stick is center.
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	611a      	str	r2, [r3, #16]

	axis->error = axis->reference - axis->meas_value;	//Define error of yaw angle control
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	ed93 7a03 	vldr	s14, [r3, #12]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	edd3 7a04 	vldr	s15, [r3, #16]
 80022fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	edc3 7a06 	vstr	s15, [r3, #24]

	if(axis->error > 180.f) axis->error -= 360.f;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	edd3 7a06 	vldr	s15, [r3, #24]
 800230c:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80023f4 <Single_Yaw_Heading_PID_Calculation+0x124>
 8002310:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002318:	dd0a      	ble.n	8002330 <Single_Yaw_Heading_PID_Calculation+0x60>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002320:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80023f8 <Single_Yaw_Heading_PID_Calculation+0x128>
 8002324:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	edc3 7a06 	vstr	s15, [r3, #24]
 800232e:	e013      	b.n	8002358 <Single_Yaw_Heading_PID_Calculation+0x88>
	else if(axis->error < -180.f) axis->error += 360.f;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	edd3 7a06 	vldr	s15, [r3, #24]
 8002336:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80023fc <Single_Yaw_Heading_PID_Calculation+0x12c>
 800233a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800233e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002342:	d509      	bpl.n	8002358 <Single_Yaw_Heading_PID_Calculation+0x88>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	edd3 7a06 	vldr	s15, [r3, #24]
 800234a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80023f8 <Single_Yaw_Heading_PID_Calculation+0x128>
 800234e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	edc3 7a06 	vstr	s15, [r3, #24]
	
	axis->p_result = axis->error * axis->kp;			//Calculate P result of yaw angle control
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	ed93 7a06 	vldr	s14, [r3, #24]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	edd3 7a00 	vldr	s15, [r3]
 8002364:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	axis->error_sum = axis->error_sum + axis->error * DT;	//Define summation of yaw angle control
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	ed93 7a07 	vldr	s14, [r3, #28]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	edd3 7a06 	vldr	s15, [r3, #24]
 800237a:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8002400 <Single_Yaw_Heading_PID_Calculation+0x130>
 800237e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002382:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	edc3 7a07 	vstr	s15, [r3, #28]
	axis->i_result = axis->error_sum * axis->ki;			//Calculate I result of yaw angle control
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	ed93 7a07 	vldr	s14, [r3, #28]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	edd3 7a01 	vldr	s15, [r3, #4]
 8002398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	axis->error_deriv = -rate;						//Define differentiation of yaw angle control
 80023a2:	edd7 7a00 	vldr	s15, [r7]
 80023a6:	eef1 7a67 	vneg.f32	s15, s15
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->d_result = axis->error_deriv * axis->kd;	//Calculate D result of yaw angle control
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	ed93 7a08 	vldr	s14, [r3, #32]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	edd3 7a02 	vldr	s15, [r3, #8]
 80023bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	
	axis->pid_result = axis->p_result + axis->i_result + axis->d_result; //Calculate PID result of yaw angle control
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80023d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80023dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	/***************************************************************/
}
 80023e6:	bf00      	nop
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	43340000 	.word	0x43340000
 80023f8:	43b40000 	.word	0x43b40000
 80023fc:	c3340000 	.word	0xc3340000
 8002400:	3a83126f 	.word	0x3a83126f

08002404 <Single_Yaw_Rate_PID_Calculation>:

void Single_Yaw_Rate_PID_Calculation(PIDSingle* axis, float set_point_rate, float rate/*ICM-20602 Angular Rate*/)
{
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002410:	edc7 0a01 	vstr	s1, [r7, #4]
	/*********** Single PID Begin (Yaw Angular Rate Control) *************/
	axis->reference = set_point_rate;	//Set point of yaw heading @ yaw stick is not center.
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	68ba      	ldr	r2, [r7, #8]
 8002418:	60da      	str	r2, [r3, #12]
	axis->meas_value = rate;			//Current ICM20602.gyro_z @ yaw stick is not center.
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	611a      	str	r2, [r3, #16]

	axis->error = axis->reference - axis->meas_value;	//Define error of yaw rate control
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	ed93 7a03 	vldr	s14, [r3, #12]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	edd3 7a04 	vldr	s15, [r3, #16]
 800242c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	edc3 7a06 	vstr	s15, [r3, #24]
	axis->p_result = axis->error * axis->kp;			//Calculate P result of yaw rate control
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	ed93 7a06 	vldr	s14, [r3, #24]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	edd3 7a00 	vldr	s15, [r3]
 8002442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	axis->error_sum = axis->error_sum + axis->error * DT;	//Define summation of yaw rate control
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	ed93 7a07 	vldr	s14, [r3, #28]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	edd3 7a06 	vldr	s15, [r3, #24]
 8002458:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80024ec <Single_Yaw_Rate_PID_Calculation+0xe8>
 800245c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002460:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	edc3 7a07 	vstr	s15, [r3, #28]
	axis->i_result = axis->error_sum * axis->ki;			//Calculate I result of yaw rate control
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	edd3 7a01 	vldr	s15, [r3, #4]
 8002476:	ee67 7a27 	vmul.f32	s15, s14, s15
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	axis->error_deriv = -(axis->meas_value - axis->meas_value_prev) / DT;	//Define differentiation of yaw rate control
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	ed93 7a04 	vldr	s14, [r3, #16]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	edd3 7a05 	vldr	s15, [r3, #20]
 800248c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002490:	eeb1 7a67 	vneg.f32	s14, s15
 8002494:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80024ec <Single_Yaw_Rate_PID_Calculation+0xe8>
 8002498:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->meas_value_prev = axis->meas_value;								//Refresh value_prev to the latest value
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	691a      	ldr	r2, [r3, #16]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	615a      	str	r2, [r3, #20]
	axis->d_result = axis->error_deriv * axis->kd;							//Calculate D result of yaw rate control
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	ed93 7a08 	vldr	s14, [r3, #32]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80024b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	axis->pid_result = axis->p_result + axis->i_result + axis->d_result; //Calculate PID result of yaw control
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80024cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80024d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	/*******************************************************************/
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	3a83126f 	.word	0x3a83126f

080024f0 <Reset_PID_Integrator>:

void Reset_PID_Integrator(PIDSingle* axis)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
	axis->error_sum = 0;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f04f 0200 	mov.w	r2, #0
 80024fe:	61da      	str	r2, [r3, #28]
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <Reset_All_PID_Integrator>:

void Reset_All_PID_Integrator(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
	Reset_PID_Integrator(&roll.in);
 8002510:	480b      	ldr	r0, [pc, #44]	@ (8002540 <Reset_All_PID_Integrator+0x34>)
 8002512:	f7ff ffed 	bl	80024f0 <Reset_PID_Integrator>
	Reset_PID_Integrator(&roll.out);
 8002516:	480b      	ldr	r0, [pc, #44]	@ (8002544 <Reset_All_PID_Integrator+0x38>)
 8002518:	f7ff ffea 	bl	80024f0 <Reset_PID_Integrator>
	Reset_PID_Integrator(&pitch.in);
 800251c:	480a      	ldr	r0, [pc, #40]	@ (8002548 <Reset_All_PID_Integrator+0x3c>)
 800251e:	f7ff ffe7 	bl	80024f0 <Reset_PID_Integrator>
	Reset_PID_Integrator(&pitch.out);
 8002522:	480a      	ldr	r0, [pc, #40]	@ (800254c <Reset_All_PID_Integrator+0x40>)
 8002524:	f7ff ffe4 	bl	80024f0 <Reset_PID_Integrator>
	Reset_PID_Integrator(&yaw_heading);
 8002528:	4809      	ldr	r0, [pc, #36]	@ (8002550 <Reset_All_PID_Integrator+0x44>)
 800252a:	f7ff ffe1 	bl	80024f0 <Reset_PID_Integrator>
	Reset_PID_Integrator(&yaw_rate);
 800252e:	4809      	ldr	r0, [pc, #36]	@ (8002554 <Reset_All_PID_Integrator+0x48>)
 8002530:	f7ff ffde 	bl	80024f0 <Reset_PID_Integrator>
	Reset_PID_Integrator(&altitude);
 8002534:	4808      	ldr	r0, [pc, #32]	@ (8002558 <Reset_All_PID_Integrator+0x4c>)
 8002536:	f7ff ffdb 	bl	80024f0 <Reset_PID_Integrator>
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	200002f4 	.word	0x200002f4
 8002544:	2000032c 	.word	0x2000032c
 8002548:	20000364 	.word	0x20000364
 800254c:	2000039c 	.word	0x2000039c
 8002550:	200003d4 	.word	0x200003d4
 8002554:	2000040c 	.word	0x2000040c
 8002558:	20000444 	.word	0x20000444

0800255c <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b088      	sub	sp, #32
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	ed93 7a00 	vldr	s14, [r3]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	edd3 7a00 	vldr	s15, [r3]
 8002570:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3304      	adds	r3, #4
 8002578:	edd3 6a00 	vldr	s13, [r3]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3304      	adds	r3, #4
 8002580:	edd3 7a00 	vldr	s15, [r3]
 8002584:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002588:	ee37 7a27 	vadd.f32	s14, s14, s15
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3308      	adds	r3, #8
 8002590:	edd3 6a00 	vldr	s13, [r3]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3308      	adds	r3, #8
 8002598:	edd3 7a00 	vldr	s15, [r3]
 800259c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	330c      	adds	r3, #12
 80025a8:	edd3 6a00 	vldr	s13, [r3]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	330c      	adds	r3, #12
 80025b0:	edd3 7a00 	vldr	s15, [r3]
 80025b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025bc:	eeb0 0a67 	vmov.f32	s0, s15
 80025c0:	f000 f90e 	bl	80027e0 <invSqrt>
 80025c4:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	edd3 7a00 	vldr	s15, [r3]
 80025ce:	ed97 7a07 	vldr	s14, [r7, #28]
 80025d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025d6:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	3304      	adds	r3, #4
 80025de:	edd3 7a00 	vldr	s15, [r3]
 80025e2:	ed97 7a07 	vldr	s14, [r7, #28]
 80025e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ea:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	3308      	adds	r3, #8
 80025f2:	edd3 7a00 	vldr	s15, [r3]
 80025f6:	ed97 7a07 	vldr	s14, [r7, #28]
 80025fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025fe:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	330c      	adds	r3, #12
 8002606:	edd3 7a00 	vldr	s15, [r3]
 800260a:	ed97 7a07 	vldr	s14, [r7, #28]
 800260e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002612:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8002616:	ed97 7a05 	vldr	s14, [r7, #20]
 800261a:	edd7 7a04 	vldr	s15, [r7, #16]
 800261e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002622:	edd7 6a06 	vldr	s13, [r7, #24]
 8002626:	edd7 7a03 	vldr	s15, [r7, #12]
 800262a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800262e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002632:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002636:	edd7 7a06 	vldr	s15, [r7, #24]
 800263a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800263e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002642:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002646:	ee37 7a27 	vadd.f32	s14, s14, s15
 800264a:	edd7 7a04 	vldr	s15, [r7, #16]
 800264e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002652:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002656:	edd7 7a03 	vldr	s15, [r7, #12]
 800265a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800265e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002662:	eef0 0a67 	vmov.f32	s1, s15
 8002666:	eeb0 0a66 	vmov.f32	s0, s13
 800266a:	f009 fab5 	bl	800bbd8 <atan2f>
 800266e:	eef0 7a40 	vmov.f32	s15, s0
 8002672:	4b55      	ldr	r3, [pc, #340]	@ (80027c8 <Quaternion_Update+0x26c>)
 8002674:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8002678:	ed97 7a05 	vldr	s14, [r7, #20]
 800267c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002680:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002684:	edd7 6a06 	vldr	s13, [r7, #24]
 8002688:	edd7 7a04 	vldr	s15, [r7, #16]
 800268c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002690:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002694:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002698:	eeb0 0a67 	vmov.f32	s0, s15
 800269c:	f009 fa70 	bl	800bb80 <asinf>
 80026a0:	eef0 7a40 	vmov.f32	s15, s0
 80026a4:	eef1 7a67 	vneg.f32	s15, s15
 80026a8:	4b48      	ldr	r3, [pc, #288]	@ (80027cc <Quaternion_Update+0x270>)
 80026aa:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 80026ae:	ed97 7a06 	vldr	s14, [r7, #24]
 80026b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80026b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ba:	edd7 6a04 	vldr	s13, [r7, #16]
 80026be:	edd7 7a03 	vldr	s15, [r7, #12]
 80026c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ca:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80026ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80026d2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80026d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80026da:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80026e6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80026f2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026fa:	eef0 0a67 	vmov.f32	s1, s15
 80026fe:	eeb0 0a66 	vmov.f32	s0, s13
 8002702:	f009 fa69 	bl	800bbd8 <atan2f>
 8002706:	eef0 7a40 	vmov.f32	s15, s0
 800270a:	4b31      	ldr	r3, [pc, #196]	@ (80027d0 <Quaternion_Update+0x274>)
 800270c:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8002710:	4b2d      	ldr	r3, [pc, #180]	@ (80027c8 <Quaternion_Update+0x26c>)
 8002712:	edd3 7a00 	vldr	s15, [r3]
 8002716:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80027d4 <Quaternion_Update+0x278>
 800271a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800271e:	4b2a      	ldr	r3, [pc, #168]	@ (80027c8 <Quaternion_Update+0x26c>)
 8002720:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8002724:	4b29      	ldr	r3, [pc, #164]	@ (80027cc <Quaternion_Update+0x270>)
 8002726:	edd3 7a00 	vldr	s15, [r3]
 800272a:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80027d4 <Quaternion_Update+0x278>
 800272e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002732:	4b26      	ldr	r3, [pc, #152]	@ (80027cc <Quaternion_Update+0x270>)
 8002734:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8002738:	4b25      	ldr	r3, [pc, #148]	@ (80027d0 <Quaternion_Update+0x274>)
 800273a:	edd3 7a00 	vldr	s15, [r3]
 800273e:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80027d4 <Quaternion_Update+0x278>
 8002742:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002746:	4b22      	ldr	r3, [pc, #136]	@ (80027d0 <Quaternion_Update+0x274>)
 8002748:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 800274c:	4b20      	ldr	r3, [pc, #128]	@ (80027d0 <Quaternion_Update+0x274>)
 800274e:	edd3 7a00 	vldr	s15, [r3]
 8002752:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275a:	db0a      	blt.n	8002772 <Quaternion_Update+0x216>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 800275c:	4b1c      	ldr	r3, [pc, #112]	@ (80027d0 <Quaternion_Update+0x274>)
 800275e:	edd3 7a00 	vldr	s15, [r3]
 8002762:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80027d8 <Quaternion_Update+0x27c>
 8002766:	ee77 7a67 	vsub.f32	s15, s14, s15
 800276a:	4b19      	ldr	r3, [pc, #100]	@ (80027d0 <Quaternion_Update+0x274>)
 800276c:	edc3 7a00 	vstr	s15, [r3]
 8002770:	e007      	b.n	8002782 <Quaternion_Update+0x226>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8002772:	4b17      	ldr	r3, [pc, #92]	@ (80027d0 <Quaternion_Update+0x274>)
 8002774:	edd3 7a00 	vldr	s15, [r3]
 8002778:	eef1 7a67 	vneg.f32	s15, s15
 800277c:	4b14      	ldr	r3, [pc, #80]	@ (80027d0 <Quaternion_Update+0x274>)
 800277e:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8002782:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <Quaternion_Update+0x26c>)
 8002784:	edd3 7a00 	vldr	s15, [r3]
 8002788:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800278c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002790:	db0a      	blt.n	80027a8 <Quaternion_Update+0x24c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 8002792:	4b0d      	ldr	r3, [pc, #52]	@ (80027c8 <Quaternion_Update+0x26c>)
 8002794:	edd3 7a00 	vldr	s15, [r3]
 8002798:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80027dc <Quaternion_Update+0x280>
 800279c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027a0:	4b09      	ldr	r3, [pc, #36]	@ (80027c8 <Quaternion_Update+0x26c>)
 80027a2:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 80027a6:	e00b      	b.n	80027c0 <Quaternion_Update+0x264>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 80027a8:	4b07      	ldr	r3, [pc, #28]	@ (80027c8 <Quaternion_Update+0x26c>)
 80027aa:	edd3 7a00 	vldr	s15, [r3]
 80027ae:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80027dc <Quaternion_Update+0x280>
 80027b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027b6:	eef1 7a67 	vneg.f32	s15, s15
 80027ba:	4b03      	ldr	r3, [pc, #12]	@ (80027c8 <Quaternion_Update+0x26c>)
 80027bc:	edc3 7a00 	vstr	s15, [r3]
}
 80027c0:	bf00      	nop
 80027c2:	3720      	adds	r7, #32
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	20000480 	.word	0x20000480
 80027cc:	2000047c 	.word	0x2000047c
 80027d0:	20000484 	.word	0x20000484
 80027d4:	42652ee1 	.word	0x42652ee1
 80027d8:	43b40000 	.word	0x43b40000
 80027dc:	43340000 	.word	0x43340000

080027e0 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b087      	sub	sp, #28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 80027ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80027ee:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80027f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027f6:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 80027fe:	f107 0310 	add.w	r3, r7, #16
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	105a      	asrs	r2, r3, #1
 800280a:	4b12      	ldr	r3, [pc, #72]	@ (8002854 <invSqrt+0x74>)
 800280c:	1a9b      	subs	r3, r3, r2
 800280e:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8002810:	f107 030c 	add.w	r3, r7, #12
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8002818:	ed97 7a04 	vldr	s14, [r7, #16]
 800281c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002820:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002824:	edd7 7a04 	vldr	s15, [r7, #16]
 8002828:	ee67 7a27 	vmul.f32	s15, s14, s15
 800282c:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002830:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002834:	edd7 7a04 	vldr	s15, [r7, #16]
 8002838:	ee67 7a27 	vmul.f32	s15, s14, s15
 800283c:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	ee07 3a90 	vmov	s15, r3
}
 8002846:	eeb0 0a67 	vmov.f32	s0, s15
 800284a:	371c      	adds	r7, #28
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr
 8002854:	5f3759df 	.word	0x5f3759df

08002858 <iBus_Parsing>:
#include "ibus.h"



void iBus_Parsing(unsigned char *data ,FSiA6B_iBus *iBus)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
		iBus->RH = (data[2] | data[3]<<8) & 0x0fff;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3302      	adds	r3, #2
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	b21a      	sxth	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	3303      	adds	r3, #3
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	021b      	lsls	r3, r3, #8
 8002872:	b21b      	sxth	r3, r3
 8002874:	4313      	orrs	r3, r2
 8002876:	b21b      	sxth	r3, r3
 8002878:	b29b      	uxth	r3, r3
 800287a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800287e:	b29a      	uxth	r2, r3
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	801a      	strh	r2, [r3, #0]
		iBus->RV = (data[4] | data[5]<<8) & 0x0fff;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3304      	adds	r3, #4
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	b21a      	sxth	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	3305      	adds	r3, #5
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	021b      	lsls	r3, r3, #8
 8002894:	b21b      	sxth	r3, r3
 8002896:	4313      	orrs	r3, r2
 8002898:	b21b      	sxth	r3, r3
 800289a:	b29b      	uxth	r3, r3
 800289c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	805a      	strh	r2, [r3, #2]
		iBus->LV = (data[6] | data[7]<<8) & 0x0fff;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	3306      	adds	r3, #6
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	b21a      	sxth	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3307      	adds	r3, #7
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	021b      	lsls	r3, r3, #8
 80028b6:	b21b      	sxth	r3, r3
 80028b8:	4313      	orrs	r3, r2
 80028ba:	b21b      	sxth	r3, r3
 80028bc:	b29b      	uxth	r3, r3
 80028be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	809a      	strh	r2, [r3, #4]
		iBus->LH = (data[8] | data[9]<<8) & 0x0fff;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3308      	adds	r3, #8
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	b21a      	sxth	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3309      	adds	r3, #9
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	021b      	lsls	r3, r3, #8
 80028d8:	b21b      	sxth	r3, r3
 80028da:	4313      	orrs	r3, r2
 80028dc:	b21b      	sxth	r3, r3
 80028de:	b29b      	uxth	r3, r3
 80028e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	80da      	strh	r2, [r3, #6]
		iBus->SwA = (data[10] | data[11]<<8) & 0x0fff;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	330a      	adds	r3, #10
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	b21a      	sxth	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	330b      	adds	r3, #11
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	021b      	lsls	r3, r3, #8
 80028fa:	b21b      	sxth	r3, r3
 80028fc:	4313      	orrs	r3, r2
 80028fe:	b21b      	sxth	r3, r3
 8002900:	b29b      	uxth	r3, r3
 8002902:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002906:	b29a      	uxth	r2, r3
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	811a      	strh	r2, [r3, #8]
		iBus->SwC = (data[12] | data[13]<<8) & 0x0fff;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	330c      	adds	r3, #12
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	b21a      	sxth	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	330d      	adds	r3, #13
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	021b      	lsls	r3, r3, #8
 800291c:	b21b      	sxth	r3, r3
 800291e:	4313      	orrs	r3, r2
 8002920:	b21b      	sxth	r3, r3
 8002922:	b29b      	uxth	r3, r3
 8002924:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002928:	b29a      	uxth	r2, r3
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	819a      	strh	r2, [r3, #12]

		iBus->SwD = (data[14] | data[15]<<8) & 0x0fff;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	330e      	adds	r3, #14
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	b21a      	sxth	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	330f      	adds	r3, #15
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	021b      	lsls	r3, r3, #8
 800293e:	b21b      	sxth	r3, r3
 8002940:	4313      	orrs	r3, r2
 8002942:	b21b      	sxth	r3, r3
 8002944:	b29b      	uxth	r3, r3
 8002946:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800294a:	b29a      	uxth	r2, r3
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	81da      	strh	r2, [r3, #14]

		iBus->FailSafe = iBus->SwD == 1500;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	89db      	ldrh	r3, [r3, #14]
 8002954:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002958:	4293      	cmp	r3, r2
 800295a:	bf0c      	ite	eq
 800295c:	2301      	moveq	r3, #1
 800295e:	2300      	movne	r3, #0
 8002960:	b2db      	uxtb	r3, r3
 8002962:	461a      	mov	r2, r3
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	751a      	strb	r2, [r3, #20]

	//	iBus->FailSafe = (data[13] >> 4);
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <iBus_Check_CHKSUM>:




unsigned char iBus_Check_CHKSUM(unsigned char* data, unsigned char len)
{
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	460b      	mov	r3, r1
 800297e:	70fb      	strb	r3, [r7, #3]
	unsigned short chksum = 0xffff;
 8002980:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002984:	81fb      	strh	r3, [r7, #14]

	for(int i=0;i<len-2;i++)
 8002986:	2300      	movs	r3, #0
 8002988:	60bb      	str	r3, [r7, #8]
 800298a:	e00a      	b.n	80029a2 <iBus_Check_CHKSUM+0x2e>
	{
		chksum = chksum - data[i];
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	4413      	add	r3, r2
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	461a      	mov	r2, r3
 8002996:	89fb      	ldrh	r3, [r7, #14]
 8002998:	1a9b      	subs	r3, r3, r2
 800299a:	81fb      	strh	r3, [r7, #14]
	for(int i=0;i<len-2;i++)
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	3301      	adds	r3, #1
 80029a0:	60bb      	str	r3, [r7, #8]
 80029a2:	78fb      	ldrb	r3, [r7, #3]
 80029a4:	3b02      	subs	r3, #2
 80029a6:	68ba      	ldr	r2, [r7, #8]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	dbef      	blt.n	800298c <iBus_Check_CHKSUM+0x18>
	}

	return ((chksum&0x00ff)==data[30]) && ((chksum>>8)==data[31]);
 80029ac:	89fb      	ldrh	r3, [r7, #14]
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	321e      	adds	r2, #30
 80029b4:	7812      	ldrb	r2, [r2, #0]
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d109      	bne.n	80029ce <iBus_Check_CHKSUM+0x5a>
 80029ba:	89fb      	ldrh	r3, [r7, #14]
 80029bc:	0a1b      	lsrs	r3, r3, #8
 80029be:	b29b      	uxth	r3, r3
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	321f      	adds	r2, #31
 80029c4:	7812      	ldrb	r2, [r2, #0]
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d101      	bne.n	80029ce <iBus_Check_CHKSUM+0x5a>
 80029ca:	2301      	movs	r3, #1
 80029cc:	e000      	b.n	80029d0 <iBus_Check_CHKSUM+0x5c>
 80029ce:	2300      	movs	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3714      	adds	r7, #20
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 80029de:	b480      	push	{r7}
 80029e0:	b085      	sub	sp, #20
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
 80029e6:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 80029e8:	2300      	movs	r3, #0
 80029ea:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d106      	bne.n	8002a00 <prv_parse_number+0x22>
        t = gh->p.term_str;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	3371      	adds	r3, #113	@ 0x71
 80029f6:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 80029f8:	e002      	b.n	8002a00 <prv_parse_number+0x22>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	3301      	adds	r3, #1
 80029fe:	603b      	str	r3, [r7, #0]
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <prv_parse_number+0x30>
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b20      	cmp	r3, #32
 8002a0c:	d0f5      	beq.n	80029fa <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b2d      	cmp	r3, #45	@ 0x2d
 8002a14:	d104      	bne.n	8002a20 <prv_parse_number+0x42>
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	603b      	str	r3, [r7, #0]
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e000      	b.n	8002a22 <prv_parse_number+0x44>
 8002a20:	2300      	movs	r3, #0
 8002a22:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 8002a24:	e00d      	b.n	8002a42 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	4413      	add	r3, r2
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	461a      	mov	r2, r3
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	3b30      	subs	r3, #48	@ 0x30
 8002a38:	4413      	add	r3, r2
 8002a3a:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	603b      	str	r3, [r7, #0]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d007      	beq.n	8002a58 <prv_parse_number+0x7a>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	2b2f      	cmp	r3, #47	@ 0x2f
 8002a4e:	d903      	bls.n	8002a58 <prv_parse_number+0x7a>
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	2b39      	cmp	r3, #57	@ 0x39
 8002a56:	d9e6      	bls.n	8002a26 <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 8002a58:	7afb      	ldrb	r3, [r7, #11]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d002      	beq.n	8002a64 <prv_parse_number+0x86>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	425b      	negs	r3, r3
 8002a62:	e000      	b.n	8002a66 <prv_parse_number+0x88>
 8002a64:	68fb      	ldr	r3, [r7, #12]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3714      	adds	r7, #20
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b084      	sub	sp, #16
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
 8002a7a:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d106      	bne.n	8002a90 <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	3371      	adds	r3, #113	@ 0x71
 8002a86:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 8002a88:	e002      	b.n	8002a90 <prv_parse_float_number+0x1e>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	603b      	str	r3, [r7, #0]
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d003      	beq.n	8002a9e <prv_parse_float_number+0x2c>
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	2b20      	cmp	r3, #32
 8002a9c:	d0f5      	beq.n	8002a8a <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	6838      	ldr	r0, [r7, #0]
 8002aa2:	f006 ff91 	bl	80099c8 <strtod>
 8002aa6:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 8002aaa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002aae:	ec43 2b17 	vmov	d7, r2, r3
}
 8002ab2:	eeb0 0a47 	vmov.f32	s0, s14
 8002ab6:	eef0 0a67 	vmov.f32	s1, s15
 8002aba:	3710      	adds	r7, #16
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b088      	sub	sp, #32
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 8002ac8:	2100      	movs	r1, #0
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7ff ffd1 	bl	8002a72 <prv_parse_float_number>
 8002ad0:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 8002ad4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002ad8:	f7fe f83e 	bl	8000b58 <__aeabi_d2iz>
 8002adc:	4603      	mov	r3, r0
 8002ade:	4a1d      	ldr	r2, [pc, #116]	@ (8002b54 <prv_parse_lat_long+0x94>)
 8002ae0:	fb82 1203 	smull	r1, r2, r2, r3
 8002ae4:	1152      	asrs	r2, r2, #5
 8002ae6:	17db      	asrs	r3, r3, #31
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fd fd1a 	bl	8000524 <__aeabi_i2d>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	4b16      	ldr	r3, [pc, #88]	@ (8002b58 <prv_parse_lat_long+0x98>)
 8002afe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b02:	f7fd fd79 	bl	80005f8 <__aeabi_dmul>
 8002b06:	4602      	mov	r2, r0
 8002b08:	460b      	mov	r3, r1
 8002b0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002b0e:	f7fd fbbb 	bl	8000288 <__aeabi_dsub>
 8002b12:	4602      	mov	r2, r0
 8002b14:	460b      	mov	r3, r1
 8002b16:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 8002b1a:	f04f 0200 	mov.w	r2, #0
 8002b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b5c <prv_parse_lat_long+0x9c>)
 8002b20:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b24:	f7fd fe92 	bl	800084c <__aeabi_ddiv>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b30:	f7fd fbac 	bl	800028c <__adddf3>
 8002b34:	4602      	mov	r2, r0
 8002b36:	460b      	mov	r3, r1
 8002b38:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 8002b3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b40:	ec43 2b17 	vmov	d7, r2, r3
}
 8002b44:	eeb0 0a47 	vmov.f32	s0, s14
 8002b48:	eef0 0a67 	vmov.f32	s1, s15
 8002b4c:	3720      	adds	r7, #32
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	51eb851f 	.word	0x51eb851f
 8002b58:	40590000 	.word	0x40590000
 8002b5c:	404e0000 	.word	0x404e0000

08002b60 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 8002b60:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002b64:	b082      	sub	sp, #8
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 8002b70:	2900      	cmp	r1, #0
 8002b72:	d169      	bne.n	8002c48 <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	3371      	adds	r3, #113	@ 0x71
 8002b78:	2206      	movs	r2, #6
 8002b7a:	49ba      	ldr	r1, [pc, #744]	@ (8002e64 <prv_parse_term+0x304>)
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f007 f941 	bl	8009e04 <strncmp>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d009      	beq.n	8002b9c <prv_parse_term+0x3c>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	3371      	adds	r3, #113	@ 0x71
 8002b8c:	2206      	movs	r2, #6
 8002b8e:	49b6      	ldr	r1, [pc, #728]	@ (8002e68 <prv_parse_term+0x308>)
 8002b90:	4618      	mov	r0, r3
 8002b92:	f007 f937 	bl	8009e04 <strncmp>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d104      	bne.n	8002ba6 <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002ba4:	e04e      	b.n	8002c44 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	3371      	adds	r3, #113	@ 0x71
 8002baa:	2206      	movs	r2, #6
 8002bac:	49af      	ldr	r1, [pc, #700]	@ (8002e6c <prv_parse_term+0x30c>)
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f007 f928 	bl	8009e04 <strncmp>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d009      	beq.n	8002bce <prv_parse_term+0x6e>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	3371      	adds	r3, #113	@ 0x71
 8002bbe:	2206      	movs	r2, #6
 8002bc0:	49ab      	ldr	r1, [pc, #684]	@ (8002e70 <prv_parse_term+0x310>)
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f007 f91e 	bl	8009e04 <strncmp>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d104      	bne.n	8002bd8 <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002bd6:	e035      	b.n	8002c44 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3371      	adds	r3, #113	@ 0x71
 8002bdc:	2206      	movs	r2, #6
 8002bde:	49a5      	ldr	r1, [pc, #660]	@ (8002e74 <prv_parse_term+0x314>)
 8002be0:	4618      	mov	r0, r3
 8002be2:	f007 f90f 	bl	8009e04 <strncmp>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d009      	beq.n	8002c00 <prv_parse_term+0xa0>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	3371      	adds	r3, #113	@ 0x71
 8002bf0:	2206      	movs	r2, #6
 8002bf2:	49a1      	ldr	r1, [pc, #644]	@ (8002e78 <prv_parse_term+0x318>)
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f007 f905 	bl	8009e04 <strncmp>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d104      	bne.n	8002c0a <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2203      	movs	r2, #3
 8002c04:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002c08:	e01c      	b.n	8002c44 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	3371      	adds	r3, #113	@ 0x71
 8002c0e:	2206      	movs	r2, #6
 8002c10:	499a      	ldr	r1, [pc, #616]	@ (8002e7c <prv_parse_term+0x31c>)
 8002c12:	4618      	mov	r0, r3
 8002c14:	f007 f8f6 	bl	8009e04 <strncmp>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d009      	beq.n	8002c32 <prv_parse_term+0xd2>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	3371      	adds	r3, #113	@ 0x71
 8002c22:	2206      	movs	r2, #6
 8002c24:	4996      	ldr	r1, [pc, #600]	@ (8002e80 <prv_parse_term+0x320>)
 8002c26:	4618      	mov	r0, r3
 8002c28:	f007 f8ec 	bl	8009e04 <strncmp>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d104      	bne.n	8002c3c <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2204      	movs	r2, #4
 8002c36:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8002c3a:	e003      	b.n	8002c44 <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        }
        return 1;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e231      	b.n	80030ac <prv_parse_term+0x54c>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 8002c48:	6879      	ldr	r1, [r7, #4]
 8002c4a:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002c4e:	2900      	cmp	r1, #0
 8002c50:	f000 822b 	beq.w	80030aa <prv_parse_term+0x54a>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 8002c54:	6879      	ldr	r1, [r7, #4]
 8002c56:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002c5a:	2901      	cmp	r1, #1
 8002c5c:	f040 80c9 	bne.w	8002df2 <prv_parse_term+0x292>
        switch (gh->p.term_num) {
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002c66:	3b01      	subs	r3, #1
 8002c68:	2b0a      	cmp	r3, #10
 8002c6a:	f200 8213 	bhi.w	8003094 <prv_parse_term+0x534>
 8002c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c74 <prv_parse_term+0x114>)
 8002c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c74:	08002ca1 	.word	0x08002ca1
 8002c78:	08002d1b 	.word	0x08002d1b
 8002c7c:	08002d31 	.word	0x08002d31
 8002c80:	08002d5b 	.word	0x08002d5b
 8002c84:	08002d71 	.word	0x08002d71
 8002c88:	08002d9b 	.word	0x08002d9b
 8002c8c:	08002daf 	.word	0x08002daf
 8002c90:	08003095 	.word	0x08003095
 8002c94:	08002dc3 	.word	0x08002dc3
 8002c98:	08003095 	.word	0x08003095
 8002c9c:	08002ddb 	.word	0x08002ddb
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002ca6:	3b30      	subs	r3, #48	@ 0x30
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	461a      	mov	r2, r3
 8002cac:	0092      	lsls	r2, r2, #2
 8002cae:	4413      	add	r3, r2
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	b2da      	uxtb	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002cba:	4413      	add	r3, r2
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	3b30      	subs	r3, #48	@ 0x30
 8002cc0:	b2da      	uxtb	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8002cce:	3b30      	subs	r3, #48	@ 0x30
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	0092      	lsls	r2, r2, #2
 8002cd6:	4413      	add	r3, r2
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002ce2:	4413      	add	r3, r2
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	3b30      	subs	r3, #48	@ 0x30
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f883 20ab 	strb.w	r2, [r3, #171]	@ 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8002cf6:	3b30      	subs	r3, #48	@ 0x30
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	0092      	lsls	r2, r2, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	b2da      	uxtb	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8002d0a:	4413      	add	r3, r2
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	3b30      	subs	r3, #48	@ 0x30
 8002d10:	b2da      	uxtb	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
                break;
 8002d18:	e1c7      	b.n	80030aa <prv_parse_term+0x54a>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f7ff fed0 	bl	8002ac0 <prv_parse_lat_long>
 8002d20:	eeb0 7a40 	vmov.f32	s14, s0
 8002d24:	eef0 7a60 	vmov.f32	s15, s1
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8002d2e:	e1bc      	b.n	80030aa <prv_parse_term+0x54a>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002d36:	2b53      	cmp	r3, #83	@ 0x53
 8002d38:	d005      	beq.n	8002d46 <prv_parse_term+0x1e6>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002d40:	2b73      	cmp	r3, #115	@ 0x73
 8002d42:	f040 81a9 	bne.w	8003098 <prv_parse_term+0x538>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8002d4c:	4690      	mov	r8, r2
 8002d4e:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	e9c3 8922 	strd	r8, r9, [r3, #136]	@ 0x88
                }
                break;
 8002d58:	e19e      	b.n	8003098 <prv_parse_term+0x538>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7ff feb0 	bl	8002ac0 <prv_parse_lat_long>
 8002d60:	eeb0 7a40 	vmov.f32	s14, s0
 8002d64:	eef0 7a60 	vmov.f32	s15, s1
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8002d6e:	e19c      	b.n	80030aa <prv_parse_term+0x54a>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002d76:	2b57      	cmp	r3, #87	@ 0x57
 8002d78:	d005      	beq.n	8002d86 <prv_parse_term+0x226>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002d80:	2b77      	cmp	r3, #119	@ 0x77
 8002d82:	f040 818b 	bne.w	800309c <prv_parse_term+0x53c>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002d8c:	4614      	mov	r4, r2
 8002d8e:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	e9c3 4524 	strd	r4, r5, [r3, #144]	@ 0x90
                }
                break;
 8002d98:	e180      	b.n	800309c <prv_parse_term+0x53c>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f7ff fe1e 	bl	80029de <prv_parse_number>
 8002da2:	4603      	mov	r3, r0
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
                break;
 8002dac:	e17d      	b.n	80030aa <prv_parse_term+0x54a>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 8002dae:	2100      	movs	r1, #0
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f7ff fe14 	bl	80029de <prv_parse_number>
 8002db6:	4603      	mov	r3, r0
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                break;
 8002dc0:	e173      	b.n	80030aa <prv_parse_term+0x54a>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff fe54 	bl	8002a72 <prv_parse_float_number>
 8002dca:	eeb0 7a40 	vmov.f32	s14, s0
 8002dce:	eef0 7a60 	vmov.f32	s15, s1
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8002dd8:	e167      	b.n	80030aa <prv_parse_term+0x54a>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 8002dda:	2100      	movs	r1, #0
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f7ff fe48 	bl	8002a72 <prv_parse_float_number>
 8002de2:	eeb0 7a40 	vmov.f32	s14, s0
 8002de6:	eef0 7a60 	vmov.f32	s15, s1
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 8002df0:	e15b      	b.n	80030aa <prv_parse_term+0x54a>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 8002df2:	6879      	ldr	r1, [r7, #4]
 8002df4:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002df8:	2902      	cmp	r1, #2
 8002dfa:	f040 8083 	bne.w	8002f04 <prv_parse_term+0x3a4>
        switch (gh->p.term_num) {
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002e04:	3b02      	subs	r3, #2
 8002e06:	2b0f      	cmp	r3, #15
 8002e08:	d860      	bhi.n	8002ecc <prv_parse_term+0x36c>
 8002e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e10 <prv_parse_term+0x2b0>)
 8002e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e10:	08002e51 	.word	0x08002e51
 8002e14:	08002ecd 	.word	0x08002ecd
 8002e18:	08002ecd 	.word	0x08002ecd
 8002e1c:	08002ecd 	.word	0x08002ecd
 8002e20:	08002ecd 	.word	0x08002ecd
 8002e24:	08002ecd 	.word	0x08002ecd
 8002e28:	08002ecd 	.word	0x08002ecd
 8002e2c:	08002ecd 	.word	0x08002ecd
 8002e30:	08002ecd 	.word	0x08002ecd
 8002e34:	08002ecd 	.word	0x08002ecd
 8002e38:	08002ecd 	.word	0x08002ecd
 8002e3c:	08002ecd 	.word	0x08002ecd
 8002e40:	08002ecd 	.word	0x08002ecd
 8002e44:	08002e85 	.word	0x08002e85
 8002e48:	08002e9d 	.word	0x08002e9d
 8002e4c:	08002eb5 	.word	0x08002eb5
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 8002e50:	2100      	movs	r1, #0
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7ff fdc3 	bl	80029de <prv_parse_number>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
                break;
 8002e62:	e122      	b.n	80030aa <prv_parse_term+0x54a>
 8002e64:	0800d72c 	.word	0x0800d72c
 8002e68:	0800d734 	.word	0x0800d734
 8002e6c:	0800d73c 	.word	0x0800d73c
 8002e70:	0800d744 	.word	0x0800d744
 8002e74:	0800d74c 	.word	0x0800d74c
 8002e78:	0800d754 	.word	0x0800d754
 8002e7c:	0800d75c 	.word	0x0800d75c
 8002e80:	0800d764 	.word	0x0800d764
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 8002e84:	2100      	movs	r1, #0
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f7ff fdf3 	bl	8002a72 <prv_parse_float_number>
 8002e8c:	eeb0 7a40 	vmov.f32	s14, s0
 8002e90:	eef0 7a60 	vmov.f32	s15, s1
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8002e9a:	e106      	b.n	80030aa <prv_parse_term+0x54a>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f7ff fde7 	bl	8002a72 <prv_parse_float_number>
 8002ea4:	eeb0 7a40 	vmov.f32	s14, s0
 8002ea8:	eef0 7a60 	vmov.f32	s15, s1
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8002eb2:	e0fa      	b.n	80030aa <prv_parse_term+0x54a>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 8002eb4:	2100      	movs	r1, #0
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff fddb 	bl	8002a72 <prv_parse_float_number>
 8002ebc:	eeb0 7a40 	vmov.f32	s14, s0
 8002ec0:	eef0 7a60 	vmov.f32	s15, s1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8002eca:	e0ee      	b.n	80030aa <prv_parse_term+0x54a>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	f240 80e4 	bls.w	80030a0 <prv_parse_term+0x540>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002ede:	2b0e      	cmp	r3, #14
 8002ee0:	f200 80de 	bhi.w	80030a0 <prv_parse_term+0x540>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f7ff fd79 	bl	80029de <prv_parse_number>
 8002eec:	4602      	mov	r2, r0
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002ef4:	3b03      	subs	r3, #3
 8002ef6:	b2d1      	uxtb	r1, r2
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	4413      	add	r3, r2
 8002efc:	460a      	mov	r2, r1
 8002efe:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
                }
                break;
 8002f02:	e0cd      	b.n	80030a0 <prv_parse_term+0x540>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 8002f04:	6879      	ldr	r1, [r7, #4]
 8002f06:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002f0a:	2903      	cmp	r1, #3
 8002f0c:	d11b      	bne.n	8002f46 <prv_parse_term+0x3e6>
        switch (gh->p.term_num) {
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d002      	beq.n	8002f1e <prv_parse_term+0x3be>
 8002f18:	2b03      	cmp	r3, #3
 8002f1a:	d00a      	beq.n	8002f32 <prv_parse_term+0x3d2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 8002f1c:	e0c5      	b.n	80030aa <prv_parse_term+0x54a>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 8002f1e:	2100      	movs	r1, #0
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f7ff fd5c 	bl	80029de <prv_parse_number>
 8002f26:	4603      	mov	r3, r0
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                break;
 8002f30:	e0bb      	b.n	80030aa <prv_parse_term+0x54a>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 8002f32:	2100      	movs	r1, #0
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff fd52 	bl	80029de <prv_parse_number>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 8002f44:	e0b1      	b.n	80030aa <prv_parse_term+0x54a>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8002f4c:	2904      	cmp	r1, #4
 8002f4e:	f040 80ac 	bne.w	80030aa <prv_parse_term+0x54a>
        switch (gh->p.term_num) {
 8002f52:	6879      	ldr	r1, [r7, #4]
 8002f54:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 8002f58:	3902      	subs	r1, #2
 8002f5a:	2909      	cmp	r1, #9
 8002f5c:	f200 80a2 	bhi.w	80030a4 <prv_parse_term+0x544>
 8002f60:	a001      	add	r0, pc, #4	@ (adr r0, 8002f68 <prv_parse_term+0x408>)
 8002f62:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8002f66:	bf00      	nop
 8002f68:	08002f91 	.word	0x08002f91
 8002f6c:	080030a5 	.word	0x080030a5
 8002f70:	080030a5 	.word	0x080030a5
 8002f74:	080030a5 	.word	0x080030a5
 8002f78:	080030a5 	.word	0x080030a5
 8002f7c:	08002fab 	.word	0x08002fab
 8002f80:	08002fc3 	.word	0x08002fc3
 8002f84:	08002fdb 	.word	0x08002fdb
 8002f88:	08003055 	.word	0x08003055
 8002f8c:	0800306d 	.word	0x0800306d
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002f96:	2b41      	cmp	r3, #65	@ 0x41
 8002f98:	bf0c      	ite	eq
 8002f9a:	2301      	moveq	r3, #1
 8002f9c:	2300      	movne	r3, #0
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 8002fa8:	e07f      	b.n	80030aa <prv_parse_term+0x54a>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 8002faa:	2100      	movs	r1, #0
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f7ff fd60 	bl	8002a72 <prv_parse_float_number>
 8002fb2:	eeb0 7a40 	vmov.f32	s14, s0
 8002fb6:	eef0 7a60 	vmov.f32	s15, s1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8002fc0:	e073      	b.n	80030aa <prv_parse_term+0x54a>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f7ff fd54 	bl	8002a72 <prv_parse_float_number>
 8002fca:	eeb0 7a40 	vmov.f32	s14, s0
 8002fce:	eef0 7a60 	vmov.f32	s15, s1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8002fd8:	e067      	b.n	80030aa <prv_parse_term+0x54a>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002fe0:	3b30      	subs	r3, #48	@ 0x30
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	0092      	lsls	r2, r2, #2
 8002fe8:	4413      	add	r3, r2
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	b2da      	uxtb	r2, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002ff4:	4413      	add	r3, r2
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	3b30      	subs	r3, #48	@ 0x30
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8003008:	3b30      	subs	r3, #48	@ 0x30
 800300a:	b2db      	uxtb	r3, r3
 800300c:	461a      	mov	r2, r3
 800300e:	0092      	lsls	r2, r2, #2
 8003010:	4413      	add	r3, r2
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	b2da      	uxtb	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800301c:	4413      	add	r3, r2
 800301e:	b2db      	uxtb	r3, r3
 8003020:	3b30      	subs	r3, #48	@ 0x30
 8003022:	b2da      	uxtb	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8003030:	3b30      	subs	r3, #48	@ 0x30
 8003032:	b2db      	uxtb	r3, r3
 8003034:	461a      	mov	r2, r3
 8003036:	0092      	lsls	r2, r2, #2
 8003038:	4413      	add	r3, r2
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	b2da      	uxtb	r2, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8003044:	4413      	add	r3, r2
 8003046:	b2db      	uxtb	r3, r3
 8003048:	3b30      	subs	r3, #48	@ 0x30
 800304a:	b2da      	uxtb	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
                break;
 8003052:	e02a      	b.n	80030aa <prv_parse_term+0x54a>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 8003054:	2100      	movs	r1, #0
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f7ff fd0b 	bl	8002a72 <prv_parse_float_number>
 800305c:	eeb0 7a40 	vmov.f32	s14, s0
 8003060:	eef0 7a60 	vmov.f32	s15, s1
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 800306a:	e01e      	b.n	80030aa <prv_parse_term+0x54a>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 8003072:	2957      	cmp	r1, #87	@ 0x57
 8003074:	d004      	beq.n	8003080 <prv_parse_term+0x520>
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 800307c:	2977      	cmp	r1, #119	@ 0x77
 800307e:	d113      	bne.n	80030a8 <prv_parse_term+0x548>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 8003080:	6879      	ldr	r1, [r7, #4]
 8003082:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	@ 0xa0
 8003086:	4602      	mov	r2, r0
 8003088:	f081 4300 	eor.w	r3, r1, #2147483648	@ 0x80000000
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
                }
                break;
 8003092:	e009      	b.n	80030a8 <prv_parse_term+0x548>
                break;
 8003094:	bf00      	nop
 8003096:	e008      	b.n	80030aa <prv_parse_term+0x54a>
                break;
 8003098:	bf00      	nop
 800309a:	e006      	b.n	80030aa <prv_parse_term+0x54a>
                break;
 800309c:	bf00      	nop
 800309e:	e004      	b.n	80030aa <prv_parse_term+0x54a>
                break;
 80030a0:	bf00      	nop
 80030a2:	e002      	b.n	80030aa <prv_parse_term+0x54a>
            default:
                break;
 80030a4:	bf00      	nop
 80030a6:	e000      	b.n	80030aa <prv_parse_term+0x54a>
                break;
 80030a8:	bf00      	nop
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 80030aa:	2301      	movs	r3, #1
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3708      	adds	r7, #8
 80030b0:	46bd      	mov	sp, r7
 80030b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80030b6:	bf00      	nop

080030b8 <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030c6:	2b2f      	cmp	r3, #47	@ 0x2f
 80030c8:	d90d      	bls.n	80030e6 <prv_check_crc+0x2e>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030d0:	2b39      	cmp	r3, #57	@ 0x39
 80030d2:	d808      	bhi.n	80030e6 <prv_check_crc+0x2e>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030da:	3b30      	subs	r3, #48	@ 0x30
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	b25b      	sxtb	r3, r3
 80030e0:	011b      	lsls	r3, r3, #4
 80030e2:	b25a      	sxtb	r2, r3
 80030e4:	e026      	b.n	8003134 <prv_check_crc+0x7c>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030ec:	2b60      	cmp	r3, #96	@ 0x60
 80030ee:	d90d      	bls.n	800310c <prv_check_crc+0x54>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80030f6:	2b7a      	cmp	r3, #122	@ 0x7a
 80030f8:	d808      	bhi.n	800310c <prv_check_crc+0x54>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003100:	3b57      	subs	r3, #87	@ 0x57
 8003102:	b2db      	uxtb	r3, r3
 8003104:	b25b      	sxtb	r3, r3
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	b25a      	sxtb	r2, r3
 800310a:	e013      	b.n	8003134 <prv_check_crc+0x7c>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003112:	2b40      	cmp	r3, #64	@ 0x40
 8003114:	d90d      	bls.n	8003132 <prv_check_crc+0x7a>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800311c:	2b5a      	cmp	r3, #90	@ 0x5a
 800311e:	d808      	bhi.n	8003132 <prv_check_crc+0x7a>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003126:	3b37      	subs	r3, #55	@ 0x37
 8003128:	b2db      	uxtb	r3, r3
 800312a:	b25b      	sxtb	r3, r3
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	b25a      	sxtb	r2, r3
 8003130:	e000      	b.n	8003134 <prv_check_crc+0x7c>
 8003132:	2200      	movs	r2, #0
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800313a:	2b2f      	cmp	r3, #47	@ 0x2f
 800313c:	d90c      	bls.n	8003158 <prv_check_crc+0xa0>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003144:	2b39      	cmp	r3, #57	@ 0x39
 8003146:	d807      	bhi.n	8003158 <prv_check_crc+0xa0>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800314e:	b25b      	sxtb	r3, r3
 8003150:	f003 030f 	and.w	r3, r3, #15
 8003154:	b25b      	sxtb	r3, r3
 8003156:	e028      	b.n	80031aa <prv_check_crc+0xf2>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800315e:	2b60      	cmp	r3, #96	@ 0x60
 8003160:	d90e      	bls.n	8003180 <prv_check_crc+0xc8>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003168:	2b7a      	cmp	r3, #122	@ 0x7a
 800316a:	d809      	bhi.n	8003180 <prv_check_crc+0xc8>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003172:	3b57      	subs	r3, #87	@ 0x57
 8003174:	b2db      	uxtb	r3, r3
 8003176:	b25b      	sxtb	r3, r3
 8003178:	f003 030f 	and.w	r3, r3, #15
 800317c:	b25b      	sxtb	r3, r3
 800317e:	e014      	b.n	80031aa <prv_check_crc+0xf2>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003186:	2b40      	cmp	r3, #64	@ 0x40
 8003188:	d90e      	bls.n	80031a8 <prv_check_crc+0xf0>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003190:	2b5a      	cmp	r3, #90	@ 0x5a
 8003192:	d809      	bhi.n	80031a8 <prv_check_crc+0xf0>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800319a:	3b37      	subs	r3, #55	@ 0x37
 800319c:	b2db      	uxtb	r3, r3
 800319e:	b25b      	sxtb	r3, r3
 80031a0:	f003 030f 	and.w	r3, r3, #15
 80031a4:	b25b      	sxtb	r3, r3
 80031a6:	e000      	b.n	80031aa <prv_check_crc+0xf2>
 80031a8:	2300      	movs	r3, #0
 80031aa:	4313      	orrs	r3, r2
 80031ac:	b25b      	sxtb	r3, r3
 80031ae:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80031b6:	7bfa      	ldrb	r2, [r7, #15]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	bf0c      	ite	eq
 80031bc:	2301      	moveq	r3, #1
 80031be:	2300      	movne	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3714      	adds	r7, #20
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr

080031ce <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b082      	sub	sp, #8
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d136      	bne.n	800324e <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 80031e6:	6879      	ldr	r1, [r7, #4]
 80031e8:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 800320a:	6879      	ldr	r1, [r7, #4]
 800320c:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f893 20a8 	ldrb.w	r2, [r3, #168]	@ 0xa8
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 20a9 	ldrb.w	r2, [r3, #169]	@ 0xa9
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        gh->hours = gh->p.data.gga.hours;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f893 20aa 	ldrb.w	r2, [r3, #170]	@ 0xaa
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        gh->minutes = gh->p.data.gga.minutes;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 20ab 	ldrb.w	r2, [r3, #171]	@ 0xab
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        gh->seconds = gh->p.data.gga.seconds;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f893 20ac 	ldrb.w	r2, [r3, #172]	@ 0xac
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800324c:	e061      	b.n	8003312 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8003254:	2b02      	cmp	r3, #2
 8003256:	d121      	bne.n	800329c <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 800326a:	6879      	ldr	r1, [r7, #4]
 800326c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f103 0041 	add.w	r0, r3, #65	@ 0x41
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	33a1      	adds	r3, #161	@ 0xa1
 8003292:	220c      	movs	r2, #12
 8003294:	4619      	mov	r1, r3
 8003296:	f006 fe3a 	bl	8009f0e <memcpy>
 800329a:	e03a      	b.n	8003312 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80032a2:	2b03      	cmp	r3, #3
 80032a4:	d106      	bne.n	80032b4 <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 80032b2:	e02e      	b.n	8003312 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d129      	bne.n	8003312 <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 80032c4:	6879      	ldr	r1, [r7, #4]
 80032c6:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
        gh->speed = gh->p.data.rmc.speed;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        gh->variation = gh->p.data.rmc.variation;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 80032e8:	6879      	ldr	r1, [r7, #4]
 80032ea:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
        gh->date = gh->p.data.rmc.date;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 2089 	ldrb.w	r2, [r3, #137]	@ 0x89
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
        gh->month = gh->p.data.rmc.month;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 208a 	ldrb.w	r2, [r3, #138]	@ 0x8a
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        gh->year = gh->p.data.rmc.year;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f893 208b 	ldrb.w	r2, [r3, #139]	@ 0x8b
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 8003312:	2301      	movs	r3, #1
}
 8003314:	4618      	mov	r0, r3
 8003316:	3708      	adds	r7, #8
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 8003324:	22b0      	movs	r2, #176	@ 0xb0
 8003326:	2100      	movs	r1, #0
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f006 fd63 	bl	8009df4 <memset>
    return 1;
 800332e:	2301      	movs	r3, #1
}
 8003330:	4618      	mov	r0, r3
 8003332:	3708      	adds	r7, #8
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8003348:	e0ad      	b.n	80034a6 <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	2b24      	cmp	r3, #36	@ 0x24
 8003350:	d128      	bne.n	80033a4 <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	3370      	adds	r3, #112	@ 0x70
 8003356:	2240      	movs	r2, #64	@ 0x40
 8003358:	2100      	movs	r1, #0
 800335a:	4618      	mov	r0, r3
 800335c:	f006 fd4a 	bl	8009df4 <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003366:	2b0b      	cmp	r3, #11
 8003368:	f200 8097 	bhi.w	800349a <lwgps_process+0x162>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003372:	4619      	mov	r1, r3
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	781a      	ldrb	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	440b      	add	r3, r1
 800337c:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003386:	3301      	adds	r3, #1
 8003388:	b2da      	uxtb	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003396:	461a      	mov	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4413      	add	r3, r2
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80033a2:	e07a      	b.n	800349a <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	2b2c      	cmp	r3, #44	@ 0x2c
 80033aa:	d11d      	bne.n	80033e8 <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f7ff fbd7 	bl	8002b60 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	4053      	eors	r3, r2
 80033be:	b2da      	uxtb	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 80033dc:	3301      	adds	r3, #1
 80033de:	b2da      	uxtb	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 80033e6:	e058      	b.n	800349a <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80033ee:	d117      	bne.n	8003420 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f7ff fbb5 	bl	8002b60 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8003414:	3301      	adds	r3, #1
 8003416:	b2da      	uxtb	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 800341e:	e03c      	b.n	800349a <lwgps_process+0x162>
        } else if (*d == '\r') {
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	2b0d      	cmp	r3, #13
 8003426:	d109      	bne.n	800343c <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	f7ff fe45 	bl	80030b8 <prv_check_crc>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d032      	beq.n	800349a <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f7ff feca 	bl	80031ce <prv_copy_from_tmp_memory>
 800343a:	e02e      	b.n	800349a <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003442:	2b00      	cmp	r3, #0
 8003444:	d109      	bne.n	800345a <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	4053      	eors	r3, r2
 8003452:	b2da      	uxtb	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8003460:	2b0b      	cmp	r3, #11
 8003462:	d81a      	bhi.n	800349a <lwgps_process+0x162>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800346a:	4619      	mov	r1, r3
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	781a      	ldrb	r2, [r3, #0]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	440b      	add	r3, r1
 8003474:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800347e:	3301      	adds	r3, #1
 8003480:	b2da      	uxtb	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800348e:	461a      	mov	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	4413      	add	r3, r2
 8003494:	2200      	movs	r2, #0
 8003496:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	3301      	adds	r3, #1
 800349e:	617b      	str	r3, [r7, #20]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	3b01      	subs	r3, #1
 80034a4:	607b      	str	r3, [r7, #4]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f47f af4e 	bne.w	800334a <lwgps_process+0x12>
        }
    }
    return 1;
 80034ae:	2301      	movs	r3, #1
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3718      	adds	r7, #24
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <LL_SPI_SetStandard>:
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f023 0210 	bic.w	r2, r3, #16
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	431a      	orrs	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	605a      	str	r2, [r3, #4]
}
 80034d2:	bf00      	nop
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr

080034de <LL_SPI_IsActiveFlag_RXNE>:
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d101      	bne.n	80034f6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <LL_SPI_IsActiveFlag_TXE>:
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b02      	cmp	r3, #2
 8003516:	d101      	bne.n	800351c <LL_SPI_IsActiveFlag_TXE+0x18>
 8003518:	2301      	movs	r3, #1
 800351a:	e000      	b.n	800351e <LL_SPI_IsActiveFlag_TXE+0x1a>
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr

0800352a <LL_SPI_ReceiveData8>:
{
 800352a:	b480      	push	{r7}
 800352c:	b083      	sub	sp, #12
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	330c      	adds	r3, #12
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	b2db      	uxtb	r3, r3
}
 800353a:	4618      	mov	r0, r3
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <LL_SPI_TransmitData8>:
{
 8003546:	b480      	push	{r7}
 8003548:	b085      	sub	sp, #20
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
 800354e:	460b      	mov	r3, r1
 8003550:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	330c      	adds	r3, #12
 8003556:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	78fa      	ldrb	r2, [r7, #3]
 800355c:	701a      	strb	r2, [r3, #0]
}
 800355e:	bf00      	nop
 8003560:	3714      	adds	r7, #20
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <LL_GPIO_ResetOutputPin>:
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
 8003572:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	041a      	lsls	r2, r3, #16
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	619a      	str	r2, [r3, #24]
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <LL_AHB1_GRP1_EnableClock>:
{
 8003588:	b480      	push	{r7}
 800358a:	b085      	sub	sp, #20
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003590:	4b08      	ldr	r3, [pc, #32]	@ (80035b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003592:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003594:	4907      	ldr	r1, [pc, #28]	@ (80035b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4313      	orrs	r3, r2
 800359a:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800359c:	4b05      	ldr	r3, [pc, #20]	@ (80035b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800359e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4013      	ands	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80035a6:	68fb      	ldr	r3, [r7, #12]
}
 80035a8:	bf00      	nop
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	40023800 	.word	0x40023800

080035b8 <LL_APB1_GRP1_EnableClock>:
{
 80035b8:	b480      	push	{r7}
 80035ba:	b085      	sub	sp, #20
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80035c0:	4b08      	ldr	r3, [pc, #32]	@ (80035e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80035c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035c4:	4907      	ldr	r1, [pc, #28]	@ (80035e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80035cc:	4b05      	ldr	r3, [pc, #20]	@ (80035e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80035ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4013      	ands	r3, r2
 80035d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80035d6:	68fb      	ldr	r3, [r7, #12]
}
 80035d8:	bf00      	nop
 80035da:	3714      	adds	r7, #20
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	40023800 	.word	0x40023800

080035e8 <LL_APB2_GRP1_EnableClock>:
{
 80035e8:	b480      	push	{r7}
 80035ea:	b085      	sub	sp, #20
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80035f0:	4b08      	ldr	r3, [pc, #32]	@ (8003614 <LL_APB2_GRP1_EnableClock+0x2c>)
 80035f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035f4:	4907      	ldr	r1, [pc, #28]	@ (8003614 <LL_APB2_GRP1_EnableClock+0x2c>)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80035fc:	4b05      	ldr	r3, [pc, #20]	@ (8003614 <LL_APB2_GRP1_EnableClock+0x2c>)
 80035fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4013      	ands	r3, r2
 8003604:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003606:	68fb      	ldr	r3, [r7, #12]
}
 8003608:	bf00      	nop
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr
 8003614:	40023800 	.word	0x40023800

08003618 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM2) // 10ms
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003628:	d138      	bne.n	800369c <HAL_TIM_PeriodElapsedCallback+0x84>
	{

		if(counter == 1)	task=1; //d1 conv
 800362a:	4b23      	ldr	r3, [pc, #140]	@ (80036b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d102      	bne.n	8003638 <HAL_TIM_PeriodElapsedCallback+0x20>
 8003632:	4b22      	ldr	r3, [pc, #136]	@ (80036bc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003634:	2201      	movs	r2, #1
 8003636:	601a      	str	r2, [r3, #0]
		if(counter == 3)	task=2; // d1 read
 8003638:	4b1f      	ldr	r3, [pc, #124]	@ (80036b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2b03      	cmp	r3, #3
 800363e:	d102      	bne.n	8003646 <HAL_TIM_PeriodElapsedCallback+0x2e>
 8003640:	4b1e      	ldr	r3, [pc, #120]	@ (80036bc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003642:	2202      	movs	r2, #2
 8003644:	601a      	str	r2, [r3, #0]
		if(counter == 5)	task=3; // d2 conv
 8003646:	4b1c      	ldr	r3, [pc, #112]	@ (80036b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2b05      	cmp	r3, #5
 800364c:	d102      	bne.n	8003654 <HAL_TIM_PeriodElapsedCallback+0x3c>
 800364e:	4b1b      	ldr	r3, [pc, #108]	@ (80036bc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003650:	2203      	movs	r2, #3
 8003652:	601a      	str	r2, [r3, #0]
		if(counter == 7)	task=4; // d2 read
 8003654:	4b18      	ldr	r3, [pc, #96]	@ (80036b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2b07      	cmp	r3, #7
 800365a:	d102      	bne.n	8003662 <HAL_TIM_PeriodElapsedCallback+0x4a>
 800365c:	4b17      	ldr	r3, [pc, #92]	@ (80036bc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800365e:	2204      	movs	r2, #4
 8003660:	601a      	str	r2, [r3, #0]
		if(counter == 9)	task=5; // math1
 8003662:	4b15      	ldr	r3, [pc, #84]	@ (80036b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b09      	cmp	r3, #9
 8003668:	d102      	bne.n	8003670 <HAL_TIM_PeriodElapsedCallback+0x58>
 800366a:	4b14      	ldr	r3, [pc, #80]	@ (80036bc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800366c:	2205      	movs	r2, #5
 800366e:	601a      	str	r2, [r3, #0]
		if(counter == 10)	task=6; // math2
 8003670:	4b11      	ldr	r3, [pc, #68]	@ (80036b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2b0a      	cmp	r3, #10
 8003676:	d102      	bne.n	800367e <HAL_TIM_PeriodElapsedCallback+0x66>
 8003678:	4b10      	ldr	r3, [pc, #64]	@ (80036bc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800367a:	2206      	movs	r2, #6
 800367c:	601a      	str	r2, [r3, #0]
		if(counter == 60)			// math3
 800367e:	4b0e      	ldr	r3, [pc, #56]	@ (80036b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2b3c      	cmp	r3, #60	@ 0x3c
 8003684:	d105      	bne.n	8003692 <HAL_TIM_PeriodElapsedCallback+0x7a>
		{
		 task = 7;
 8003686:	4b0d      	ldr	r3, [pc, #52]	@ (80036bc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003688:	2207      	movs	r2, #7
 800368a:	601a      	str	r2, [r3, #0]
		 counter =0;
 800368c:	4b0a      	ldr	r3, [pc, #40]	@ (80036b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800368e:	2200      	movs	r2, #0
 8003690:	601a      	str	r2, [r3, #0]
		}


		counter++;
 8003692:	4b09      	ldr	r3, [pc, #36]	@ (80036b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3301      	adds	r3, #1
 8003698:	4a07      	ldr	r2, [pc, #28]	@ (80036b8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800369a:	6013      	str	r3, [r2, #0]
	}

	if(htim->Instance == TIM3) // 1ms
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a07      	ldr	r2, [pc, #28]	@ (80036c0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d102      	bne.n	80036ac <HAL_TIM_PeriodElapsedCallback+0x94>
	{
		tim3_1ms_flag =1;
 80036a6:	4b07      	ldr	r3, [pc, #28]	@ (80036c4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80036a8:	2201      	movs	r2, #1
 80036aa:	601a      	str	r2, [r3, #0]
	}

}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	2000058c 	.word	0x2000058c
 80036bc:	200005a4 	.word	0x200005a4
 80036c0:	40000400 	.word	0x40000400
 80036c4:	20000590 	.word	0x20000590

080036c8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
	//static unsigned char cnt =0;

	if(huart->Instance == USART1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a57      	ldr	r2, [pc, #348]	@ (8003834 <HAL_UART_RxCpltCallback+0x16c>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d154      	bne.n	8003784 <HAL_UART_RxCpltCallback+0xbc>
	{

		switch(cnt)
 80036da:	4b57      	ldr	r3, [pc, #348]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	2b1f      	cmp	r3, #31
 80036e0:	d02e      	beq.n	8003740 <HAL_UART_RxCpltCallback+0x78>
 80036e2:	2b1f      	cmp	r3, #31
 80036e4:	dc3a      	bgt.n	800375c <HAL_UART_RxCpltCallback+0x94>
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d002      	beq.n	80036f0 <HAL_UART_RxCpltCallback+0x28>
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d012      	beq.n	8003714 <HAL_UART_RxCpltCallback+0x4c>
 80036ee:	e035      	b.n	800375c <HAL_UART_RxCpltCallback+0x94>
				{

				case 0:

					if(uart1_rx_data == 0x20)
 80036f0:	4b52      	ldr	r3, [pc, #328]	@ (800383c <HAL_UART_RxCpltCallback+0x174>)
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	2b20      	cmp	r3, #32
 80036f6:	d13f      	bne.n	8003778 <HAL_UART_RxCpltCallback+0xb0>
					{
						ibus_rx_buf[cnt] = uart1_rx_data;
 80036f8:	4b4f      	ldr	r3, [pc, #316]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	461a      	mov	r2, r3
 80036fe:	4b4f      	ldr	r3, [pc, #316]	@ (800383c <HAL_UART_RxCpltCallback+0x174>)
 8003700:	7819      	ldrb	r1, [r3, #0]
 8003702:	4b4f      	ldr	r3, [pc, #316]	@ (8003840 <HAL_UART_RxCpltCallback+0x178>)
 8003704:	5499      	strb	r1, [r3, r2]
						cnt++;
 8003706:	4b4c      	ldr	r3, [pc, #304]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	3301      	adds	r3, #1
 800370c:	b2da      	uxtb	r2, r3
 800370e:	4b4a      	ldr	r3, [pc, #296]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 8003710:	701a      	strb	r2, [r3, #0]
					}

				break;
 8003712:	e031      	b.n	8003778 <HAL_UART_RxCpltCallback+0xb0>

				case 1:

					if(uart1_rx_data == 0x40)
 8003714:	4b49      	ldr	r3, [pc, #292]	@ (800383c <HAL_UART_RxCpltCallback+0x174>)
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	2b40      	cmp	r3, #64	@ 0x40
 800371a:	d10d      	bne.n	8003738 <HAL_UART_RxCpltCallback+0x70>
					{
						ibus_rx_buf[cnt] = uart1_rx_data;
 800371c:	4b46      	ldr	r3, [pc, #280]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	461a      	mov	r2, r3
 8003722:	4b46      	ldr	r3, [pc, #280]	@ (800383c <HAL_UART_RxCpltCallback+0x174>)
 8003724:	7819      	ldrb	r1, [r3, #0]
 8003726:	4b46      	ldr	r3, [pc, #280]	@ (8003840 <HAL_UART_RxCpltCallback+0x178>)
 8003728:	5499      	strb	r1, [r3, r2]
						cnt++;
 800372a:	4b43      	ldr	r3, [pc, #268]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	3301      	adds	r3, #1
 8003730:	b2da      	uxtb	r2, r3
 8003732:	4b41      	ldr	r3, [pc, #260]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 8003734:	701a      	strb	r2, [r3, #0]
					}

				else cnt =0;

				break;
 8003736:	e020      	b.n	800377a <HAL_UART_RxCpltCallback+0xb2>
				else cnt =0;
 8003738:	4b3f      	ldr	r3, [pc, #252]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 800373a:	2200      	movs	r2, #0
 800373c:	701a      	strb	r2, [r3, #0]
				break;
 800373e:	e01c      	b.n	800377a <HAL_UART_RxCpltCallback+0xb2>

				case 31:
					ibus_rx_buf[cnt] = uart1_rx_data;
 8003740:	4b3d      	ldr	r3, [pc, #244]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	461a      	mov	r2, r3
 8003746:	4b3d      	ldr	r3, [pc, #244]	@ (800383c <HAL_UART_RxCpltCallback+0x174>)
 8003748:	7819      	ldrb	r1, [r3, #0]
 800374a:	4b3d      	ldr	r3, [pc, #244]	@ (8003840 <HAL_UART_RxCpltCallback+0x178>)
 800374c:	5499      	strb	r1, [r3, r2]
					cnt =0;
 800374e:	4b3a      	ldr	r3, [pc, #232]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 8003750:	2200      	movs	r2, #0
 8003752:	701a      	strb	r2, [r3, #0]
					ibus_rx_cplt_flag =1;
 8003754:	4b3b      	ldr	r3, [pc, #236]	@ (8003844 <HAL_UART_RxCpltCallback+0x17c>)
 8003756:	2201      	movs	r2, #1
 8003758:	701a      	strb	r2, [r3, #0]

				break;
 800375a:	e00e      	b.n	800377a <HAL_UART_RxCpltCallback+0xb2>

				default:
					ibus_rx_buf[cnt] = uart1_rx_data;
 800375c:	4b36      	ldr	r3, [pc, #216]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	461a      	mov	r2, r3
 8003762:	4b36      	ldr	r3, [pc, #216]	@ (800383c <HAL_UART_RxCpltCallback+0x174>)
 8003764:	7819      	ldrb	r1, [r3, #0]
 8003766:	4b36      	ldr	r3, [pc, #216]	@ (8003840 <HAL_UART_RxCpltCallback+0x178>)
 8003768:	5499      	strb	r1, [r3, r2]
					cnt++;
 800376a:	4b33      	ldr	r3, [pc, #204]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	3301      	adds	r3, #1
 8003770:	b2da      	uxtb	r2, r3
 8003772:	4b31      	ldr	r3, [pc, #196]	@ (8003838 <HAL_UART_RxCpltCallback+0x170>)
 8003774:	701a      	strb	r2, [r3, #0]
				break;
 8003776:	e000      	b.n	800377a <HAL_UART_RxCpltCallback+0xb2>
				break;
 8003778:	bf00      	nop

			    }


		HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1);
 800377a:	2201      	movs	r2, #1
 800377c:	492f      	ldr	r1, [pc, #188]	@ (800383c <HAL_UART_RxCpltCallback+0x174>)
 800377e:	4832      	ldr	r0, [pc, #200]	@ (8003848 <HAL_UART_RxCpltCallback+0x180>)
 8003780:	f004 fa10 	bl	8007ba4 <HAL_UART_Receive_IT>

	}

	if(huart->Instance == USART2){
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a30      	ldr	r2, [pc, #192]	@ (800384c <HAL_UART_RxCpltCallback+0x184>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d127      	bne.n	80037de <HAL_UART_RxCpltCallback+0x116>
		if(rx_data_gps != '\n' && rx_index < RX_BUFFER_SIZE) {
 800378e:	4b30      	ldr	r3, [pc, #192]	@ (8003850 <HAL_UART_RxCpltCallback+0x188>)
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	2b0a      	cmp	r3, #10
 8003794:	d010      	beq.n	80037b8 <HAL_UART_RxCpltCallback+0xf0>
 8003796:	4b2f      	ldr	r3, [pc, #188]	@ (8003854 <HAL_UART_RxCpltCallback+0x18c>)
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	b25b      	sxtb	r3, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	db0b      	blt.n	80037b8 <HAL_UART_RxCpltCallback+0xf0>
			rx_buffer_gps[rx_index++] = rx_data_gps;
 80037a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003854 <HAL_UART_RxCpltCallback+0x18c>)
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	1c5a      	adds	r2, r3, #1
 80037a6:	b2d1      	uxtb	r1, r2
 80037a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003854 <HAL_UART_RxCpltCallback+0x18c>)
 80037aa:	7011      	strb	r1, [r2, #0]
 80037ac:	461a      	mov	r2, r3
 80037ae:	4b28      	ldr	r3, [pc, #160]	@ (8003850 <HAL_UART_RxCpltCallback+0x188>)
 80037b0:	7819      	ldrb	r1, [r3, #0]
 80037b2:	4b29      	ldr	r3, [pc, #164]	@ (8003858 <HAL_UART_RxCpltCallback+0x190>)
 80037b4:	5499      	strb	r1, [r3, r2]
 80037b6:	e00d      	b.n	80037d4 <HAL_UART_RxCpltCallback+0x10c>
		} else {
			lwgps_process(&gps, rx_buffer_gps, rx_index+1);
 80037b8:	4b26      	ldr	r3, [pc, #152]	@ (8003854 <HAL_UART_RxCpltCallback+0x18c>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	3301      	adds	r3, #1
 80037be:	461a      	mov	r2, r3
 80037c0:	4925      	ldr	r1, [pc, #148]	@ (8003858 <HAL_UART_RxCpltCallback+0x190>)
 80037c2:	4826      	ldr	r0, [pc, #152]	@ (800385c <HAL_UART_RxCpltCallback+0x194>)
 80037c4:	f7ff fdb8 	bl	8003338 <lwgps_process>
			rx_index = 0;
 80037c8:	4b22      	ldr	r3, [pc, #136]	@ (8003854 <HAL_UART_RxCpltCallback+0x18c>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	701a      	strb	r2, [r3, #0]
			rx_data_gps = 0;
 80037ce:	4b20      	ldr	r3, [pc, #128]	@ (8003850 <HAL_UART_RxCpltCallback+0x188>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart2, &rx_data_gps, 1);
 80037d4:	2201      	movs	r2, #1
 80037d6:	491e      	ldr	r1, [pc, #120]	@ (8003850 <HAL_UART_RxCpltCallback+0x188>)
 80037d8:	4821      	ldr	r0, [pc, #132]	@ (8003860 <HAL_UART_RxCpltCallback+0x198>)
 80037da:	f004 f9e3 	bl	8007ba4 <HAL_UART_Receive_IT>
		}


	if(huart->Instance == USART6){
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a20      	ldr	r2, [pc, #128]	@ (8003864 <HAL_UART_RxCpltCallback+0x19c>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d121      	bne.n	800382c <HAL_UART_RxCpltCallback+0x164>

		if(rx_data_PID != '\n' && rx_index_PID < RX_PID_BUFFER_SIZE)
 80037e8:	4b1f      	ldr	r3, [pc, #124]	@ (8003868 <HAL_UART_RxCpltCallback+0x1a0>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	2b0a      	cmp	r3, #10
 80037ee:	d00f      	beq.n	8003810 <HAL_UART_RxCpltCallback+0x148>
 80037f0:	4b1e      	ldr	r3, [pc, #120]	@ (800386c <HAL_UART_RxCpltCallback+0x1a4>)
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	2b48      	cmp	r3, #72	@ 0x48
 80037f6:	d80b      	bhi.n	8003810 <HAL_UART_RxCpltCallback+0x148>
		{
			rx_buffer_PID[rx_index_PID++] = rx_data_PID;
 80037f8:	4b1c      	ldr	r3, [pc, #112]	@ (800386c <HAL_UART_RxCpltCallback+0x1a4>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	1c5a      	adds	r2, r3, #1
 80037fe:	b2d1      	uxtb	r1, r2
 8003800:	4a1a      	ldr	r2, [pc, #104]	@ (800386c <HAL_UART_RxCpltCallback+0x1a4>)
 8003802:	7011      	strb	r1, [r2, #0]
 8003804:	461a      	mov	r2, r3
 8003806:	4b18      	ldr	r3, [pc, #96]	@ (8003868 <HAL_UART_RxCpltCallback+0x1a0>)
 8003808:	7819      	ldrb	r1, [r3, #0]
 800380a:	4b19      	ldr	r3, [pc, #100]	@ (8003870 <HAL_UART_RxCpltCallback+0x1a8>)
 800380c:	5499      	strb	r1, [r3, r2]
 800380e:	e008      	b.n	8003822 <HAL_UART_RxCpltCallback+0x15a>
		}
		else {
			rx_index_PID = 0;
 8003810:	4b16      	ldr	r3, [pc, #88]	@ (800386c <HAL_UART_RxCpltCallback+0x1a4>)
 8003812:	2200      	movs	r2, #0
 8003814:	701a      	strb	r2, [r3, #0]
			rx_data_PID = 0;
 8003816:	4b14      	ldr	r3, [pc, #80]	@ (8003868 <HAL_UART_RxCpltCallback+0x1a0>)
 8003818:	2200      	movs	r2, #0
 800381a:	701a      	strb	r2, [r3, #0]
			PID_Config_flag = 1;
 800381c:	4b15      	ldr	r3, [pc, #84]	@ (8003874 <HAL_UART_RxCpltCallback+0x1ac>)
 800381e:	2201      	movs	r2, #1
 8003820:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart6, &rx_data_PID, 1);
 8003822:	2201      	movs	r2, #1
 8003824:	4910      	ldr	r1, [pc, #64]	@ (8003868 <HAL_UART_RxCpltCallback+0x1a0>)
 8003826:	4814      	ldr	r0, [pc, #80]	@ (8003878 <HAL_UART_RxCpltCallback+0x1b0>)
 8003828:	f004 f9bc 	bl	8007ba4 <HAL_UART_Receive_IT>
	}

}
 800382c:	bf00      	nop
 800382e:	3708      	adds	r7, #8
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}
 8003834:	40011000 	.word	0x40011000
 8003838:	200006c4 	.word	0x200006c4
 800383c:	200006a5 	.word	0x200006a5
 8003840:	20000684 	.word	0x20000684
 8003844:	200006a4 	.word	0x200006a4
 8003848:	200007a0 	.word	0x200007a0
 800384c:	40004400 	.word	0x40004400
 8003850:	20000635 	.word	0x20000635
 8003854:	20000634 	.word	0x20000634
 8003858:	200005b4 	.word	0x200005b4
 800385c:	20000488 	.word	0x20000488
 8003860:	200007e4 	.word	0x200007e4
 8003864:	40011400 	.word	0x40011400
 8003868:	20000681 	.word	0x20000681
 800386c:	20000682 	.word	0x20000682
 8003870:	20000638 	.word	0x20000638
 8003874:	20000683 	.word	0x20000683
 8003878:	20000828 	.word	0x20000828

0800387c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]

}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b088      	sub	sp, #32
 8003894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	float q[4];
	float quatRadianAccuracy;
	float yaw_heading_reference;
	int motor_arming_flag=0;
 8003896:	2300      	movs	r3, #0
 8003898:	61bb      	str	r3, [r7, #24]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800389a:	f002 f8a3 	bl	80059e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800389e:	f000 fbcb 	bl	8004038 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80038a2:	f000 fe89 	bl	80045b8 <MX_GPIO_Init>
  MX_TIM2_Init();
 80038a6:	f000 fcd5 	bl	8004254 <MX_TIM2_Init>
  MX_TIM3_Init();
 80038aa:	f000 fd21 	bl	80042f0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80038ae:	f000 fe05 	bl	80044bc <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80038b2:	f000 fc7b 	bl	80041ac <MX_SPI2_Init>
  MX_SPI1_Init();
 80038b6:	f000 fc27 	bl	8004108 <MX_SPI1_Init>
  MX_TIM4_Init();
 80038ba:	f000 fd67 	bl	800438c <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80038be:	f000 fe27 	bl	8004510 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 80038c2:	f000 fe4f 	bl	8004564 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80038c6:	48c5      	ldr	r0, [pc, #788]	@ (8003bdc <main+0x34c>)
 80038c8:	f003 f966 	bl	8006b98 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80038cc:	48c4      	ldr	r0, [pc, #784]	@ (8003be0 <main+0x350>)
 80038ce:	f003 f963 	bl	8006b98 <HAL_TIM_Base_Start_IT>

  // ** PWM **
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80038d2:	2100      	movs	r1, #0
 80038d4:	48c3      	ldr	r0, [pc, #780]	@ (8003be4 <main+0x354>)
 80038d6:	f003 fa1b 	bl	8006d10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80038da:	2104      	movs	r1, #4
 80038dc:	48c1      	ldr	r0, [pc, #772]	@ (8003be4 <main+0x354>)
 80038de:	f003 fa17 	bl	8006d10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80038e2:	2108      	movs	r1, #8
 80038e4:	48bf      	ldr	r0, [pc, #764]	@ (8003be4 <main+0x354>)
 80038e6:	f003 fa13 	bl	8006d10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80038ea:	210c      	movs	r1, #12
 80038ec:	48bd      	ldr	r0, [pc, #756]	@ (8003be4 <main+0x354>)
 80038ee:	f003 fa0f 	bl	8006d10 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1);
 80038f2:	2201      	movs	r2, #1
 80038f4:	49bc      	ldr	r1, [pc, #752]	@ (8003be8 <main+0x358>)
 80038f6:	48bd      	ldr	r0, [pc, #756]	@ (8003bec <main+0x35c>)
 80038f8:	f004 f954 	bl	8007ba4 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &rx_data_gps, 1);
 80038fc:	2201      	movs	r2, #1
 80038fe:	49bc      	ldr	r1, [pc, #752]	@ (8003bf0 <main+0x360>)
 8003900:	48bc      	ldr	r0, [pc, #752]	@ (8003bf4 <main+0x364>)
 8003902:	f004 f94f 	bl	8007ba4 <HAL_UART_Receive_IT>
  HAL_UART_Transmit_IT(&huart6, Tx_Buff, 28);
 8003906:	221c      	movs	r2, #28
 8003908:	49bb      	ldr	r1, [pc, #748]	@ (8003bf8 <main+0x368>)
 800390a:	48bc      	ldr	r0, [pc, #752]	@ (8003bfc <main+0x36c>)
 800390c:	f004 f905 	bl	8007b1a <HAL_UART_Transmit_IT>
  HAL_UART_Receive_IT(&huart6, &rx_data_PID, 1);
 8003910:	2201      	movs	r2, #1
 8003912:	49bb      	ldr	r1, [pc, #748]	@ (8003c00 <main+0x370>)
 8003914:	48b9      	ldr	r0, [pc, #740]	@ (8003bfc <main+0x36c>)
 8003916:	f004 f945 	bl	8007ba4 <HAL_UART_Receive_IT>

  PID_Coef_Config();
 800391a:	f001 fb5b 	bl	8004fd4 <PID_Coef_Config>

  Buzzer();
 800391e:	f001 fa33 	bl	8004d88 <Buzzer>

  BNO080_Initialization();
 8003922:	f7fd fce3 	bl	80012ec <BNO080_Initialization>
  BNO080_enableRotationVector(2500); // 2500us 400 hz
 8003926:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800392a:	f7fd ffc2 	bl	80018b2 <BNO080_enableRotationVector>
  //BNO080_enableGyro(1000);

  ICM20602_Initialization();
 800392e:	f7fe fadf 	bl	8001ef0 <ICM20602_Initialization>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 8003932:	2201      	movs	r2, #1
 8003934:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003938:	48b2      	ldr	r0, [pc, #712]	@ (8003c04 <main+0x374>)
 800393a:	f002 fc11 	bl	8006160 <HAL_GPIO_WritePin>
  MS5611_C();
 800393e:	f000 feb3 	bl	80046a8 <MS5611_C>
  MS5611_D_Convertion();
 8003942:	f000 ff9d 	bl	8004880 <MS5611_D_Convertion>
  MS5611_calc();
 8003946:	f001 f81b 	bl	8004980 <MS5611_calc>

  lwgps_init(&gps);
 800394a:	48af      	ldr	r0, [pc, #700]	@ (8003c08 <main+0x378>)
 800394c:	f7ff fce6 	bl	800331c <lwgps_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003950:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003954:	48ad      	ldr	r0, [pc, #692]	@ (8003c0c <main+0x37c>)
 8003956:	f002 fc1c 	bl	8006192 <HAL_GPIO_TogglePin>

	  if(task == 7)
 800395a:	4bad      	ldr	r3, [pc, #692]	@ (8003c10 <main+0x380>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2b07      	cmp	r3, #7
 8003960:	d101      	bne.n	8003966 <main+0xd6>
	  {
		 send();
 8003962:	f001 fa7d 	bl	8004e60 <send>

	  }


	  if(ibus_rx_cplt_flag == 1) // kumanda
 8003966:	4bab      	ldr	r3, [pc, #684]	@ (8003c14 <main+0x384>)
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d11f      	bne.n	80039ae <main+0x11e>
	 	{
	 	 ibus_rx_cplt_flag =0;
 800396e:	4ba9      	ldr	r3, [pc, #676]	@ (8003c14 <main+0x384>)
 8003970:	2200      	movs	r2, #0
 8003972:	701a      	strb	r2, [r3, #0]

	 		 if(iBus_Check_CHKSUM(&ibus_rx_buf[0], 32) == 1)
 8003974:	2120      	movs	r1, #32
 8003976:	48a8      	ldr	r0, [pc, #672]	@ (8003c18 <main+0x388>)
 8003978:	f7fe fffc 	bl	8002974 <iBus_Check_CHKSUM>
 800397c:	4603      	mov	r3, r0
 800397e:	2b01      	cmp	r3, #1
 8003980:	d115      	bne.n	80039ae <main+0x11e>
	 		 {
	 			 iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8003982:	49a6      	ldr	r1, [pc, #664]	@ (8003c1c <main+0x38c>)
 8003984:	48a4      	ldr	r0, [pc, #656]	@ (8003c18 <main+0x388>)
 8003986:	f7fe ff67 	bl	8002858 <iBus_Parsing>

	 			 if(iBus_isActiveFailsafe(&iBus)== 1)
 800398a:	48a4      	ldr	r0, [pc, #656]	@ (8003c1c <main+0x38c>)
 800398c:	f001 fb10 	bl	8004fb0 <iBus_isActiveFailsafe>
 8003990:	4603      	mov	r3, r0
 8003992:	2b01      	cmp	r3, #1
 8003994:	d10b      	bne.n	80039ae <main+0x11e>
	 			 {
	 				 TIM4->CCR1 = 0;
 8003996:	4ba2      	ldr	r3, [pc, #648]	@ (8003c20 <main+0x390>)
 8003998:	2200      	movs	r2, #0
 800399a:	635a      	str	r2, [r3, #52]	@ 0x34
	 				 TIM4->CCR2 = 0;
 800399c:	4ba0      	ldr	r3, [pc, #640]	@ (8003c20 <main+0x390>)
 800399e:	2200      	movs	r2, #0
 80039a0:	639a      	str	r2, [r3, #56]	@ 0x38
	 				 TIM4->CCR3 = 0;
 80039a2:	4b9f      	ldr	r3, [pc, #636]	@ (8003c20 <main+0x390>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	63da      	str	r2, [r3, #60]	@ 0x3c
	 				 TIM4->CCR4 = 0;
 80039a8:	4b9d      	ldr	r3, [pc, #628]	@ (8003c20 <main+0x390>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	641a      	str	r2, [r3, #64]	@ 0x40
	 			 }
	 		 }
	 	}

	  if(BNO080_dataAvailable() == 1)
 80039ae:	f7fd fd31 	bl	8001414 <BNO080_dataAvailable>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d135      	bne.n	8003a24 <main+0x194>
	  {
		  q[0] = BNO080_getQuatI();
 80039b8:	f7fd fee6 	bl	8001788 <BNO080_getQuatI>
 80039bc:	eef0 7a40 	vmov.f32	s15, s0
 80039c0:	edc7 7a01 	vstr	s15, [r7, #4]
		  q[1] = BNO080_getQuatJ();
 80039c4:	f7fd fef6 	bl	80017b4 <BNO080_getQuatJ>
 80039c8:	eef0 7a40 	vmov.f32	s15, s0
 80039cc:	edc7 7a02 	vstr	s15, [r7, #8]
		  q[2] = BNO080_getQuatK();
 80039d0:	f7fd ff06 	bl	80017e0 <BNO080_getQuatK>
 80039d4:	eef0 7a40 	vmov.f32	s15, s0
 80039d8:	edc7 7a03 	vstr	s15, [r7, #12]
		  q[3] = BNO080_getQuatReal();
 80039dc:	f7fd ff16 	bl	800180c <BNO080_getQuatReal>
 80039e0:	eef0 7a40 	vmov.f32	s15, s0
 80039e4:	edc7 7a04 	vstr	s15, [r7, #16]
		  quatRadianAccuracy = BNO080_getQuatRadianAccuracy();
 80039e8:	f7fd ff26 	bl	8001838 <BNO080_getQuatRadianAccuracy>
 80039ec:	ed87 0a05 	vstr	s0, [r7, #20]

		  Quaternion_Update(&q[0]);
 80039f0:	1d3b      	adds	r3, r7, #4
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7fe fdb2 	bl	800255c <Quaternion_Update>

		  BNO080_Roll = BNO080_Roll-0.5;
 80039f8:	4b8a      	ldr	r3, [pc, #552]	@ (8003c24 <main+0x394>)
 80039fa:	edd3 7a00 	vldr	s15, [r3]
 80039fe:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003a02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a06:	4b87      	ldr	r3, [pc, #540]	@ (8003c24 <main+0x394>)
 8003a08:	edc3 7a00 	vstr	s15, [r3]
		  BNO080_Pitch = -BNO080_Pitch-1.5;
 8003a0c:	4b86      	ldr	r3, [pc, #536]	@ (8003c28 <main+0x398>)
 8003a0e:	edd3 7a00 	vldr	s15, [r3]
 8003a12:	eef1 7a67 	vneg.f32	s15, s15
 8003a16:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8003a1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a1e:	4b82      	ldr	r3, [pc, #520]	@ (8003c28 <main+0x398>)
 8003a20:	edc3 7a00 	vstr	s15, [r3]

	  }

	  if(ICM20602_DataReady() == 1)
 8003a24:	f7fe fb0e 	bl	8002044 <ICM20602_DataReady>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d148      	bne.n	8003ac0 <main+0x230>
	  {
		//  LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_4);

		  ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 8003a2e:	487f      	ldr	r0, [pc, #508]	@ (8003c2c <main+0x39c>)
 8003a30:	f7fe fadc 	bl	8001fec <ICM20602_Get3AxisGyroRawData>

		  ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 8003a34:	4b7e      	ldr	r3, [pc, #504]	@ (8003c30 <main+0x3a0>)
 8003a36:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003a3a:	ee07 3a90 	vmov	s15, r3
 8003a3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a42:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8003c34 <main+0x3a4>
 8003a46:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a4a:	eddf 6a7b 	vldr	s13, [pc, #492]	@ 8003c38 <main+0x3a8>
 8003a4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a52:	4b77      	ldr	r3, [pc, #476]	@ (8003c30 <main+0x3a0>)
 8003a54:	edc3 7a07 	vstr	s15, [r3, #28]
		  ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 8003a58:	4b75      	ldr	r3, [pc, #468]	@ (8003c30 <main+0x3a0>)
 8003a5a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003a5e:	ee07 3a90 	vmov	s15, r3
 8003a62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a66:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8003c34 <main+0x3a4>
 8003a6a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a6e:	eddf 6a72 	vldr	s13, [pc, #456]	@ 8003c38 <main+0x3a8>
 8003a72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a76:	4b6e      	ldr	r3, [pc, #440]	@ (8003c30 <main+0x3a0>)
 8003a78:	edc3 7a08 	vstr	s15, [r3, #32]
		  ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 8003a7c:	4b6c      	ldr	r3, [pc, #432]	@ (8003c30 <main+0x3a0>)
 8003a7e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003a82:	ee07 3a90 	vmov	s15, r3
 8003a86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a8a:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8003c34 <main+0x3a4>
 8003a8e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a92:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8003c38 <main+0x3a8>
 8003a96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a9a:	4b65      	ldr	r3, [pc, #404]	@ (8003c30 <main+0x3a0>)
 8003a9c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		  ICM20602.gyro_x = -ICM20602.gyro_x;
 8003aa0:	4b63      	ldr	r3, [pc, #396]	@ (8003c30 <main+0x3a0>)
 8003aa2:	edd3 7a07 	vldr	s15, [r3, #28]
 8003aa6:	eef1 7a67 	vneg.f32	s15, s15
 8003aaa:	4b61      	ldr	r3, [pc, #388]	@ (8003c30 <main+0x3a0>)
 8003aac:	edc3 7a07 	vstr	s15, [r3, #28]
		  ICM20602.gyro_z = -ICM20602.gyro_z;
 8003ab0:	4b5f      	ldr	r3, [pc, #380]	@ (8003c30 <main+0x3a0>)
 8003ab2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003ab6:	eef1 7a67 	vneg.f32	s15, s15
 8003aba:	4b5d      	ldr	r3, [pc, #372]	@ (8003c30 <main+0x3a0>)
 8003abc:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24


	  }

	  if(iBus.SwA == 1000)
 8003ac0:	4b56      	ldr	r3, [pc, #344]	@ (8003c1c <main+0x38c>)
 8003ac2:	891b      	ldrh	r3, [r3, #8]
 8003ac4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ac8:	d10a      	bne.n	8003ae0 <main+0x250>
	  {
		  if(iBus.LV < 1010)
 8003aca:	4b54      	ldr	r3, [pc, #336]	@ (8003c1c <main+0x38c>)
 8003acc:	889b      	ldrh	r3, [r3, #4]
 8003ace:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d804      	bhi.n	8003ae0 <main+0x250>
	  	  {
		  motor_arming_flag = 1;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	61bb      	str	r3, [r7, #24]
		  yaw_heading_reference = BNO080_Yaw;
 8003ada:	4b58      	ldr	r3, [pc, #352]	@ (8003c3c <main+0x3ac>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	61fb      	str	r3, [r7, #28]
	  	  }
	  }

	  if(iBus.SwA == 1000 && motor_arming_flag ==1)
 8003ae0:	4b4e      	ldr	r3, [pc, #312]	@ (8003c1c <main+0x38c>)
 8003ae2:	891b      	ldrh	r3, [r3, #8]
 8003ae4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ae8:	f040 8286 	bne.w	8003ff8 <main+0x768>
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	f040 8282 	bne.w	8003ff8 <main+0x768>
	  {

	  if(tim3_1ms_flag == 1)
 8003af4:	4b52      	ldr	r3, [pc, #328]	@ (8003c40 <main+0x3b0>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	f040 828d 	bne.w	8004018 <main+0x788>
		  {
		  tim3_1ms_flag = 0;
 8003afe:	4b50      	ldr	r3, [pc, #320]	@ (8003c40 <main+0x3b0>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]

	 			  Double_Roll_Pitch_PID_Calculation(&pitch, -(iBus.RV - 1500) * 0.1f, BNO080_Pitch, ICM20602.gyro_x);
 8003b04:	4b45      	ldr	r3, [pc, #276]	@ (8003c1c <main+0x38c>)
 8003b06:	885b      	ldrh	r3, [r3, #2]
 8003b08:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8003b0c:	3304      	adds	r3, #4
 8003b0e:	ee07 3a90 	vmov	s15, r3
 8003b12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b16:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8003c44 <main+0x3b4>
 8003b1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b1e:	4b42      	ldr	r3, [pc, #264]	@ (8003c28 <main+0x398>)
 8003b20:	ed93 7a00 	vldr	s14, [r3]
 8003b24:	4b42      	ldr	r3, [pc, #264]	@ (8003c30 <main+0x3a0>)
 8003b26:	edd3 6a07 	vldr	s13, [r3, #28]
 8003b2a:	eeb0 1a66 	vmov.f32	s2, s13
 8003b2e:	eef0 0a47 	vmov.f32	s1, s14
 8003b32:	eeb0 0a67 	vmov.f32	s0, s15
 8003b36:	4844      	ldr	r0, [pc, #272]	@ (8003c48 <main+0x3b8>)
 8003b38:	f7fe fa90 	bl	800205c <Double_Roll_Pitch_PID_Calculation>
	 			  Double_Roll_Pitch_PID_Calculation(&roll, -(iBus.RH - 1500) * 0.1f, BNO080_Roll, -ICM20602.gyro_y);
 8003b3c:	4b37      	ldr	r3, [pc, #220]	@ (8003c1c <main+0x38c>)
 8003b3e:	881b      	ldrh	r3, [r3, #0]
 8003b40:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8003b44:	3304      	adds	r3, #4
 8003b46:	ee07 3a90 	vmov	s15, r3
 8003b4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b4e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8003c44 <main+0x3b4>
 8003b52:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003b56:	4b33      	ldr	r3, [pc, #204]	@ (8003c24 <main+0x394>)
 8003b58:	edd3 6a00 	vldr	s13, [r3]
 8003b5c:	4b34      	ldr	r3, [pc, #208]	@ (8003c30 <main+0x3a0>)
 8003b5e:	edd3 7a08 	vldr	s15, [r3, #32]
 8003b62:	eef1 7a67 	vneg.f32	s15, s15
 8003b66:	eeb0 1a67 	vmov.f32	s2, s15
 8003b6a:	eef0 0a66 	vmov.f32	s1, s13
 8003b6e:	eeb0 0a47 	vmov.f32	s0, s14
 8003b72:	4836      	ldr	r0, [pc, #216]	@ (8003c4c <main+0x3bc>)
 8003b74:	f7fe fa72 	bl	800205c <Double_Roll_Pitch_PID_Calculation>
//	 			  {
//	 				  Single_Altitude_PID_Calculation(&altitude, Altitude_set_point, Altitude_meas);
//
//	 			  }
//	 			  else {
	 				 altitude.pid_result =0;
 8003b78:	4b35      	ldr	r3, [pc, #212]	@ (8003c50 <main+0x3c0>)
 8003b7a:	f04f 0200 	mov.w	r2, #0
 8003b7e:	635a      	str	r2, [r3, #52]	@ 0x34
//	 			  }
//


	 			  if(iBus.LV < 1030 )
 8003b80:	4b26      	ldr	r3, [pc, #152]	@ (8003c1c <main+0x38c>)
 8003b82:	889b      	ldrh	r3, [r3, #4]
 8003b84:	f240 4205 	movw	r2, #1029	@ 0x405
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d801      	bhi.n	8003b90 <main+0x300>
	 			  {
	 				  Reset_All_PID_Integrator();
 8003b8c:	f7fe fcbe 	bl	800250c <Reset_All_PID_Integrator>
	 				// yaw_heading_reference = BNO080_Yaw;
	 			  }


	 			  if(iBus.LH < 1485 || iBus.LH > 1515) // stick
 8003b90:	4b22      	ldr	r3, [pc, #136]	@ (8003c1c <main+0x38c>)
 8003b92:	88db      	ldrh	r3, [r3, #6]
 8003b94:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d906      	bls.n	8003baa <main+0x31a>
 8003b9c:	4b1f      	ldr	r3, [pc, #124]	@ (8003c1c <main+0x38c>)
 8003b9e:	88db      	ldrh	r3, [r3, #6]
 8003ba0:	f240 52eb 	movw	r2, #1515	@ 0x5eb
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	f240 80fa 	bls.w	8003d9e <main+0x50e>
	 				  {
	 				  	  yaw_heading_reference = BNO080_Yaw;
 8003baa:	4b24      	ldr	r3, [pc, #144]	@ (8003c3c <main+0x3ac>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	61fb      	str	r3, [r7, #28]
	 				      Single_Yaw_Rate_PID_Calculation(&yaw_rate, (iBus.LH - 1500), (ICM20602.gyro_z) );
 8003bb0:	4b1a      	ldr	r3, [pc, #104]	@ (8003c1c <main+0x38c>)
 8003bb2:	88db      	ldrh	r3, [r3, #6]
 8003bb4:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8003bb8:	ee07 3a90 	vmov	s15, r3
 8003bbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c30 <main+0x3a0>)
 8003bc2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003bc6:	eef0 0a47 	vmov.f32	s1, s14
 8003bca:	eeb0 0a67 	vmov.f32	s0, s15
 8003bce:	4821      	ldr	r0, [pc, #132]	@ (8003c54 <main+0x3c4>)
 8003bd0:	f7fe fc18 	bl	8002404 <Single_Yaw_Rate_PID_Calculation>

	 					  motor1 = 10500 + 500 + (iBus.LV - 1000) * 10 + pitch.in.pid_result - roll.in.pid_result + yaw_rate.pid_result + altitude.pid_result;
 8003bd4:	4b11      	ldr	r3, [pc, #68]	@ (8003c1c <main+0x38c>)
 8003bd6:	889b      	ldrh	r3, [r3, #4]
 8003bd8:	e03e      	b.n	8003c58 <main+0x3c8>
 8003bda:	bf00      	nop
 8003bdc:	200006c8 	.word	0x200006c8
 8003be0:	20000710 	.word	0x20000710
 8003be4:	20000758 	.word	0x20000758
 8003be8:	200006a5 	.word	0x200006a5
 8003bec:	200007a0 	.word	0x200007a0
 8003bf0:	20000635 	.word	0x20000635
 8003bf4:	200007e4 	.word	0x200007e4
 8003bf8:	200006a8 	.word	0x200006a8
 8003bfc:	20000828 	.word	0x20000828
 8003c00:	20000681 	.word	0x20000681
 8003c04:	40020400 	.word	0x40020400
 8003c08:	20000488 	.word	0x20000488
 8003c0c:	40020800 	.word	0x40020800
 8003c10:	200005a4 	.word	0x200005a4
 8003c14:	200006a4 	.word	0x200006a4
 8003c18:	20000684 	.word	0x20000684
 8003c1c:	20000538 	.word	0x20000538
 8003c20:	40000800 	.word	0x40000800
 8003c24:	2000047c 	.word	0x2000047c
 8003c28:	20000480 	.word	0x20000480
 8003c2c:	200002d4 	.word	0x200002d4
 8003c30:	200002cc 	.word	0x200002cc
 8003c34:	44fa0000 	.word	0x44fa0000
 8003c38:	47000000 	.word	0x47000000
 8003c3c:	20000484 	.word	0x20000484
 8003c40:	20000590 	.word	0x20000590
 8003c44:	3dcccccd 	.word	0x3dcccccd
 8003c48:	20000364 	.word	0x20000364
 8003c4c:	200002f4 	.word	0x200002f4
 8003c50:	20000444 	.word	0x20000444
 8003c54:	2000040c 	.word	0x2000040c
 8003c58:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	4413      	add	r3, r2
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8003c68:	3338      	adds	r3, #56	@ 0x38
 8003c6a:	ee07 3a90 	vmov	s15, r3
 8003c6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c72:	4bc9      	ldr	r3, [pc, #804]	@ (8003f98 <main+0x708>)
 8003c74:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003c78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c7c:	4bc7      	ldr	r3, [pc, #796]	@ (8003f9c <main+0x70c>)
 8003c7e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003c82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003c86:	4bc6      	ldr	r3, [pc, #792]	@ (8003fa0 <main+0x710>)
 8003c88:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003c8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c90:	4bc4      	ldr	r3, [pc, #784]	@ (8003fa4 <main+0x714>)
 8003c92:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003c96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c9e:	ee17 2a90 	vmov	r2, s15
 8003ca2:	4bc1      	ldr	r3, [pc, #772]	@ (8003fa8 <main+0x718>)
 8003ca4:	601a      	str	r2, [r3, #0]
	 					  motor2 = 10500 + 500 + (iBus.LV - 1000) * 10 - pitch.in.pid_result + roll.in.pid_result + yaw_rate.pid_result + altitude.pid_result;
 8003ca6:	4bc1      	ldr	r3, [pc, #772]	@ (8003fac <main+0x71c>)
 8003ca8:	889b      	ldrh	r3, [r3, #4]
 8003caa:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8003cae:	4613      	mov	r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	4413      	add	r3, r2
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8003cba:	3338      	adds	r3, #56	@ 0x38
 8003cbc:	ee07 3a90 	vmov	s15, r3
 8003cc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cc4:	4bb4      	ldr	r3, [pc, #720]	@ (8003f98 <main+0x708>)
 8003cc6:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003cca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003cce:	4bb3      	ldr	r3, [pc, #716]	@ (8003f9c <main+0x70c>)
 8003cd0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003cd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cd8:	4bb1      	ldr	r3, [pc, #708]	@ (8003fa0 <main+0x710>)
 8003cda:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003cde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ce2:	4bb0      	ldr	r3, [pc, #704]	@ (8003fa4 <main+0x714>)
 8003ce4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003ce8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003cf0:	ee17 2a90 	vmov	r2, s15
 8003cf4:	4bae      	ldr	r3, [pc, #696]	@ (8003fb0 <main+0x720>)
 8003cf6:	601a      	str	r2, [r3, #0]
	 					  motor3 = 10500 + 500 + (iBus.LV - 1000) * 10 + pitch.in.pid_result + roll.in.pid_result - yaw_rate.pid_result + altitude.pid_result;
 8003cf8:	4bac      	ldr	r3, [pc, #688]	@ (8003fac <main+0x71c>)
 8003cfa:	889b      	ldrh	r3, [r3, #4]
 8003cfc:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8003d00:	4613      	mov	r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	4413      	add	r3, r2
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8003d0c:	3338      	adds	r3, #56	@ 0x38
 8003d0e:	ee07 3a90 	vmov	s15, r3
 8003d12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d16:	4ba0      	ldr	r3, [pc, #640]	@ (8003f98 <main+0x708>)
 8003d18:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003d1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d20:	4b9e      	ldr	r3, [pc, #632]	@ (8003f9c <main+0x70c>)
 8003d22:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003d26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d2a:	4b9d      	ldr	r3, [pc, #628]	@ (8003fa0 <main+0x710>)
 8003d2c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003d30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d34:	4b9b      	ldr	r3, [pc, #620]	@ (8003fa4 <main+0x714>)
 8003d36:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003d3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d42:	ee17 2a90 	vmov	r2, s15
 8003d46:	4b9b      	ldr	r3, [pc, #620]	@ (8003fb4 <main+0x724>)
 8003d48:	601a      	str	r2, [r3, #0]
	 					  motor4 = 10500 + 500 + (iBus.LV - 1000) * 10 - pitch.in.pid_result - roll.in.pid_result - yaw_rate.pid_result + altitude.pid_result;
 8003d4a:	4b98      	ldr	r3, [pc, #608]	@ (8003fac <main+0x71c>)
 8003d4c:	889b      	ldrh	r3, [r3, #4]
 8003d4e:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8003d52:	4613      	mov	r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	4413      	add	r3, r2
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8003d5e:	3338      	adds	r3, #56	@ 0x38
 8003d60:	ee07 3a90 	vmov	s15, r3
 8003d64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d68:	4b8b      	ldr	r3, [pc, #556]	@ (8003f98 <main+0x708>)
 8003d6a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003d6e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d72:	4b8a      	ldr	r3, [pc, #552]	@ (8003f9c <main+0x70c>)
 8003d74:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003d78:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d7c:	4b88      	ldr	r3, [pc, #544]	@ (8003fa0 <main+0x710>)
 8003d7e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003d82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d86:	4b87      	ldr	r3, [pc, #540]	@ (8003fa4 <main+0x714>)
 8003d88:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d94:	ee17 2a90 	vmov	r2, s15
 8003d98:	4b87      	ldr	r3, [pc, #540]	@ (8003fb8 <main+0x728>)
 8003d9a:	601a      	str	r2, [r3, #0]
 8003d9c:	e0b2      	b.n	8003f04 <main+0x674>

	      			  }
	 				  else
	 				  {

 					     Single_Yaw_Heading_PID_Calculation(&yaw_heading, yaw_heading_reference, BNO080_Yaw, (ICM20602.gyro_z));
 8003d9e:	4b87      	ldr	r3, [pc, #540]	@ (8003fbc <main+0x72c>)
 8003da0:	edd3 7a00 	vldr	s15, [r3]
 8003da4:	4b86      	ldr	r3, [pc, #536]	@ (8003fc0 <main+0x730>)
 8003da6:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003daa:	eeb0 1a47 	vmov.f32	s2, s14
 8003dae:	eef0 0a67 	vmov.f32	s1, s15
 8003db2:	ed97 0a07 	vldr	s0, [r7, #28]
 8003db6:	4883      	ldr	r0, [pc, #524]	@ (8003fc4 <main+0x734>)
 8003db8:	f7fe fa8a 	bl	80022d0 <Single_Yaw_Heading_PID_Calculation>

       					 motor1 = 10500 + 500 + (iBus.LV - 1000) * 10 + pitch.in.pid_result - roll.in.pid_result + yaw_heading.pid_result + altitude.pid_result;
 8003dbc:	4b7b      	ldr	r3, [pc, #492]	@ (8003fac <main+0x71c>)
 8003dbe:	889b      	ldrh	r3, [r3, #4]
 8003dc0:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	4413      	add	r3, r2
 8003dca:	005b      	lsls	r3, r3, #1
 8003dcc:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8003dd0:	3338      	adds	r3, #56	@ 0x38
 8003dd2:	ee07 3a90 	vmov	s15, r3
 8003dd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003dda:	4b6f      	ldr	r3, [pc, #444]	@ (8003f98 <main+0x708>)
 8003ddc:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003de0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003de4:	4b6d      	ldr	r3, [pc, #436]	@ (8003f9c <main+0x70c>)
 8003de6:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003dea:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003dee:	4b75      	ldr	r3, [pc, #468]	@ (8003fc4 <main+0x734>)
 8003df0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003df4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003df8:	4b6a      	ldr	r3, [pc, #424]	@ (8003fa4 <main+0x714>)
 8003dfa:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e06:	ee17 2a90 	vmov	r2, s15
 8003e0a:	4b67      	ldr	r3, [pc, #412]	@ (8003fa8 <main+0x718>)
 8003e0c:	601a      	str	r2, [r3, #0]
						 motor2 = 10500 + 500 + (iBus.LV - 1000) * 10 - pitch.in.pid_result + roll.in.pid_result + yaw_heading.pid_result + altitude.pid_result;
 8003e0e:	4b67      	ldr	r3, [pc, #412]	@ (8003fac <main+0x71c>)
 8003e10:	889b      	ldrh	r3, [r3, #4]
 8003e12:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8003e16:	4613      	mov	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	4413      	add	r3, r2
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8003e22:	3338      	adds	r3, #56	@ 0x38
 8003e24:	ee07 3a90 	vmov	s15, r3
 8003e28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e2c:	4b5a      	ldr	r3, [pc, #360]	@ (8003f98 <main+0x708>)
 8003e2e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003e32:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e36:	4b59      	ldr	r3, [pc, #356]	@ (8003f9c <main+0x70c>)
 8003e38:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003e3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e40:	4b60      	ldr	r3, [pc, #384]	@ (8003fc4 <main+0x734>)
 8003e42:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003e46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e4a:	4b56      	ldr	r3, [pc, #344]	@ (8003fa4 <main+0x714>)
 8003e4c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e58:	ee17 2a90 	vmov	r2, s15
 8003e5c:	4b54      	ldr	r3, [pc, #336]	@ (8003fb0 <main+0x720>)
 8003e5e:	601a      	str	r2, [r3, #0]
						 motor3 = 10500 + 500 + (iBus.LV - 1000) * 10 + pitch.in.pid_result + roll.in.pid_result - yaw_heading.pid_result + altitude.pid_result;
 8003e60:	4b52      	ldr	r3, [pc, #328]	@ (8003fac <main+0x71c>)
 8003e62:	889b      	ldrh	r3, [r3, #4]
 8003e64:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8003e68:	4613      	mov	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4413      	add	r3, r2
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8003e74:	3338      	adds	r3, #56	@ 0x38
 8003e76:	ee07 3a90 	vmov	s15, r3
 8003e7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e7e:	4b46      	ldr	r3, [pc, #280]	@ (8003f98 <main+0x708>)
 8003e80:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003e84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e88:	4b44      	ldr	r3, [pc, #272]	@ (8003f9c <main+0x70c>)
 8003e8a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003e8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e92:	4b4c      	ldr	r3, [pc, #304]	@ (8003fc4 <main+0x734>)
 8003e94:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003e98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e9c:	4b41      	ldr	r3, [pc, #260]	@ (8003fa4 <main+0x714>)
 8003e9e:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003ea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ea6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003eaa:	ee17 2a90 	vmov	r2, s15
 8003eae:	4b41      	ldr	r3, [pc, #260]	@ (8003fb4 <main+0x724>)
 8003eb0:	601a      	str	r2, [r3, #0]
	 					 motor4 = 10500 + 500 + (iBus.LV - 1000) * 10 - pitch.in.pid_result - roll.in.pid_result - yaw_heading.pid_result + altitude.pid_result;
 8003eb2:	4b3e      	ldr	r3, [pc, #248]	@ (8003fac <main+0x71c>)
 8003eb4:	889b      	ldrh	r3, [r3, #4]
 8003eb6:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8003eba:	4613      	mov	r3, r2
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	4413      	add	r3, r2
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8003ec6:	3338      	adds	r3, #56	@ 0x38
 8003ec8:	ee07 3a90 	vmov	s15, r3
 8003ecc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ed0:	4b31      	ldr	r3, [pc, #196]	@ (8003f98 <main+0x708>)
 8003ed2:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003ed6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003eda:	4b30      	ldr	r3, [pc, #192]	@ (8003f9c <main+0x70c>)
 8003edc:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003ee0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ee4:	4b37      	ldr	r3, [pc, #220]	@ (8003fc4 <main+0x734>)
 8003ee6:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003eea:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003eee:	4b2d      	ldr	r3, [pc, #180]	@ (8003fa4 <main+0x714>)
 8003ef0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003ef4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ef8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003efc:	ee17 2a90 	vmov	r2, s15
 8003f00:	4b2d      	ldr	r3, [pc, #180]	@ (8003fb8 <main+0x728>)
 8003f02:	601a      	str	r2, [r3, #0]

	 				  }

			  if(iBus.LV > 1030)
 8003f04:	4b29      	ldr	r3, [pc, #164]	@ (8003fac <main+0x71c>)
 8003f06:	889b      	ldrh	r3, [r3, #4]
 8003f08:	f240 4206 	movw	r2, #1030	@ 0x406
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d962      	bls.n	8003fd6 <main+0x746>
			  {
				  TIM4->CCR1 = motor1 > 21000 ? 21000 : motor1 < 11000 ? 11000 : motor1;
 8003f10:	4b25      	ldr	r3, [pc, #148]	@ (8003fa8 <main+0x718>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f245 2208 	movw	r2, #21000	@ 0x5208
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	dc07      	bgt.n	8003f2c <main+0x69c>
 8003f1c:	4b22      	ldr	r3, [pc, #136]	@ (8003fa8 <main+0x718>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8003f24:	4293      	cmp	r3, r2
 8003f26:	bfb8      	it	lt
 8003f28:	4613      	movlt	r3, r2
 8003f2a:	e001      	b.n	8003f30 <main+0x6a0>
 8003f2c:	f245 2308 	movw	r3, #21000	@ 0x5208
 8003f30:	4a25      	ldr	r2, [pc, #148]	@ (8003fc8 <main+0x738>)
 8003f32:	6353      	str	r3, [r2, #52]	@ 0x34
				  TIM4->CCR2 = motor2 > 21000 ? 21000 : motor2 < 11000 ? 11000 : motor2;
 8003f34:	4b1e      	ldr	r3, [pc, #120]	@ (8003fb0 <main+0x720>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f245 2208 	movw	r2, #21000	@ 0x5208
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	dc07      	bgt.n	8003f50 <main+0x6c0>
 8003f40:	4b1b      	ldr	r3, [pc, #108]	@ (8003fb0 <main+0x720>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	bfb8      	it	lt
 8003f4c:	4613      	movlt	r3, r2
 8003f4e:	e001      	b.n	8003f54 <main+0x6c4>
 8003f50:	f245 2308 	movw	r3, #21000	@ 0x5208
 8003f54:	4a1c      	ldr	r2, [pc, #112]	@ (8003fc8 <main+0x738>)
 8003f56:	6393      	str	r3, [r2, #56]	@ 0x38
				  TIM4->CCR3 = motor3 > 21000 ? 21000 : motor3 < 11000 ? 11000 : motor3;
 8003f58:	4b16      	ldr	r3, [pc, #88]	@ (8003fb4 <main+0x724>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f245 2208 	movw	r2, #21000	@ 0x5208
 8003f60:	4293      	cmp	r3, r2
 8003f62:	dc07      	bgt.n	8003f74 <main+0x6e4>
 8003f64:	4b13      	ldr	r3, [pc, #76]	@ (8003fb4 <main+0x724>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	bfb8      	it	lt
 8003f70:	4613      	movlt	r3, r2
 8003f72:	e001      	b.n	8003f78 <main+0x6e8>
 8003f74:	f245 2308 	movw	r3, #21000	@ 0x5208
 8003f78:	4a13      	ldr	r2, [pc, #76]	@ (8003fc8 <main+0x738>)
 8003f7a:	63d3      	str	r3, [r2, #60]	@ 0x3c
				  TIM4->CCR4 = motor4 > 21000 ? 21000 : motor4 < 11000 ? 11000 : motor4;
 8003f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003fb8 <main+0x728>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f245 2208 	movw	r2, #21000	@ 0x5208
 8003f84:	4293      	cmp	r3, r2
 8003f86:	dc21      	bgt.n	8003fcc <main+0x73c>
 8003f88:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb8 <main+0x728>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8003f90:	4293      	cmp	r3, r2
 8003f92:	bfb8      	it	lt
 8003f94:	4613      	movlt	r3, r2
 8003f96:	e01b      	b.n	8003fd0 <main+0x740>
 8003f98:	20000364 	.word	0x20000364
 8003f9c:	200002f4 	.word	0x200002f4
 8003fa0:	2000040c 	.word	0x2000040c
 8003fa4:	20000444 	.word	0x20000444
 8003fa8:	20000594 	.word	0x20000594
 8003fac:	20000538 	.word	0x20000538
 8003fb0:	20000598 	.word	0x20000598
 8003fb4:	2000059c 	.word	0x2000059c
 8003fb8:	200005a0 	.word	0x200005a0
 8003fbc:	20000484 	.word	0x20000484
 8003fc0:	200002cc 	.word	0x200002cc
 8003fc4:	200003d4 	.word	0x200003d4
 8003fc8:	40000800 	.word	0x40000800
 8003fcc:	f245 2308 	movw	r3, #21000	@ 0x5208
 8003fd0:	4a17      	ldr	r2, [pc, #92]	@ (8004030 <main+0x7a0>)
 8003fd2:	6413      	str	r3, [r2, #64]	@ 0x40
	  if(tim3_1ms_flag == 1)
 8003fd4:	e020      	b.n	8004018 <main+0x788>
			  }
			  else
			  {
				  TIM4->CCR1 = 11000;
 8003fd6:	4b16      	ldr	r3, [pc, #88]	@ (8004030 <main+0x7a0>)
 8003fd8:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8003fdc:	635a      	str	r2, [r3, #52]	@ 0x34
				  TIM4->CCR2 = 11000;
 8003fde:	4b14      	ldr	r3, [pc, #80]	@ (8004030 <main+0x7a0>)
 8003fe0:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8003fe4:	639a      	str	r2, [r3, #56]	@ 0x38
				  TIM4->CCR3 = 11000;
 8003fe6:	4b12      	ldr	r3, [pc, #72]	@ (8004030 <main+0x7a0>)
 8003fe8:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8003fec:	63da      	str	r2, [r3, #60]	@ 0x3c
				  TIM4->CCR4 = 11000;
 8003fee:	4b10      	ldr	r3, [pc, #64]	@ (8004030 <main+0x7a0>)
 8003ff0:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8003ff4:	641a      	str	r2, [r3, #64]	@ 0x40
	  if(tim3_1ms_flag == 1)
 8003ff6:	e00f      	b.n	8004018 <main+0x788>

		   }

	  }
	  else {
		  TIM4->CCR1 = 10500;
 8003ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8004030 <main+0x7a0>)
 8003ffa:	f642 1204 	movw	r2, #10500	@ 0x2904
 8003ffe:	635a      	str	r2, [r3, #52]	@ 0x34
		  TIM4->CCR2 = 10500;
 8004000:	4b0b      	ldr	r3, [pc, #44]	@ (8004030 <main+0x7a0>)
 8004002:	f642 1204 	movw	r2, #10500	@ 0x2904
 8004006:	639a      	str	r2, [r3, #56]	@ 0x38
		  TIM4->CCR3 = 10500;
 8004008:	4b09      	ldr	r3, [pc, #36]	@ (8004030 <main+0x7a0>)
 800400a:	f642 1204 	movw	r2, #10500	@ 0x2904
 800400e:	63da      	str	r2, [r3, #60]	@ 0x3c
		  TIM4->CCR4 = 10500;
 8004010:	4b07      	ldr	r3, [pc, #28]	@ (8004030 <main+0x7a0>)
 8004012:	f642 1204 	movw	r2, #10500	@ 0x2904
 8004016:	641a      	str	r2, [r3, #64]	@ 0x40
	  }



	if(PID_Config_flag == 1)
 8004018:	4b06      	ldr	r3, [pc, #24]	@ (8004034 <main+0x7a4>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	2b01      	cmp	r3, #1
 800401e:	f47f ac97 	bne.w	8003950 <main+0xc0>
	{

		PID_CONFIG_LORA();
 8004022:	f001 f841 	bl	80050a8 <PID_CONFIG_LORA>

		PID_Config_flag =0;
 8004026:	4b03      	ldr	r3, [pc, #12]	@ (8004034 <main+0x7a4>)
 8004028:	2200      	movs	r2, #0
 800402a:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800402c:	e490      	b.n	8003950 <main+0xc0>
 800402e:	bf00      	nop
 8004030:	40000800 	.word	0x40000800
 8004034:	20000683 	.word	0x20000683

08004038 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b094      	sub	sp, #80	@ 0x50
 800403c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800403e:	f107 0320 	add.w	r3, r7, #32
 8004042:	2230      	movs	r2, #48	@ 0x30
 8004044:	2100      	movs	r1, #0
 8004046:	4618      	mov	r0, r3
 8004048:	f005 fed4 	bl	8009df4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800404c:	f107 030c 	add.w	r3, r7, #12
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	605a      	str	r2, [r3, #4]
 8004056:	609a      	str	r2, [r3, #8]
 8004058:	60da      	str	r2, [r3, #12]
 800405a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800405c:	2300      	movs	r3, #0
 800405e:	60bb      	str	r3, [r7, #8]
 8004060:	4b27      	ldr	r3, [pc, #156]	@ (8004100 <SystemClock_Config+0xc8>)
 8004062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004064:	4a26      	ldr	r2, [pc, #152]	@ (8004100 <SystemClock_Config+0xc8>)
 8004066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800406a:	6413      	str	r3, [r2, #64]	@ 0x40
 800406c:	4b24      	ldr	r3, [pc, #144]	@ (8004100 <SystemClock_Config+0xc8>)
 800406e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004070:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004074:	60bb      	str	r3, [r7, #8]
 8004076:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004078:	2300      	movs	r3, #0
 800407a:	607b      	str	r3, [r7, #4]
 800407c:	4b21      	ldr	r3, [pc, #132]	@ (8004104 <SystemClock_Config+0xcc>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a20      	ldr	r2, [pc, #128]	@ (8004104 <SystemClock_Config+0xcc>)
 8004082:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004086:	6013      	str	r3, [r2, #0]
 8004088:	4b1e      	ldr	r3, [pc, #120]	@ (8004104 <SystemClock_Config+0xcc>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004090:	607b      	str	r3, [r7, #4]
 8004092:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004094:	2302      	movs	r3, #2
 8004096:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004098:	2301      	movs	r3, #1
 800409a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800409c:	2310      	movs	r3, #16
 800409e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80040a0:	2302      	movs	r3, #2
 80040a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80040a4:	2300      	movs	r3, #0
 80040a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80040a8:	2308      	movs	r3, #8
 80040aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80040ac:	2354      	movs	r3, #84	@ 0x54
 80040ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80040b0:	2302      	movs	r3, #2
 80040b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80040b4:	2304      	movs	r3, #4
 80040b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040b8:	f107 0320 	add.w	r3, r7, #32
 80040bc:	4618      	mov	r0, r3
 80040be:	f002 f883 	bl	80061c8 <HAL_RCC_OscConfig>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d001      	beq.n	80040cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80040c8:	f001 f998 	bl	80053fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80040cc:	230f      	movs	r3, #15
 80040ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80040d0:	2302      	movs	r3, #2
 80040d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040d4:	2300      	movs	r3, #0
 80040d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80040d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80040de:	2300      	movs	r3, #0
 80040e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80040e2:	f107 030c 	add.w	r3, r7, #12
 80040e6:	2102      	movs	r1, #2
 80040e8:	4618      	mov	r0, r3
 80040ea:	f002 fae5 	bl	80066b8 <HAL_RCC_ClockConfig>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d001      	beq.n	80040f8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80040f4:	f001 f982 	bl	80053fc <Error_Handler>
  }
}
 80040f8:	bf00      	nop
 80040fa:	3750      	adds	r7, #80	@ 0x50
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	40023800 	.word	0x40023800
 8004104:	40007000 	.word	0x40007000

08004108 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b090      	sub	sp, #64	@ 0x40
 800410c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800410e:	f107 0318 	add.w	r3, r7, #24
 8004112:	2228      	movs	r2, #40	@ 0x28
 8004114:	2100      	movs	r1, #0
 8004116:	4618      	mov	r0, r3
 8004118:	f005 fe6c 	bl	8009df4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800411c:	463b      	mov	r3, r7
 800411e:	2200      	movs	r2, #0
 8004120:	601a      	str	r2, [r3, #0]
 8004122:	605a      	str	r2, [r3, #4]
 8004124:	609a      	str	r2, [r3, #8]
 8004126:	60da      	str	r2, [r3, #12]
 8004128:	611a      	str	r2, [r3, #16]
 800412a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800412c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004130:	f7ff fa5a 	bl	80035e8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8004134:	2001      	movs	r0, #1
 8004136:	f7ff fa27 	bl	8003588 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800413a:	23e0      	movs	r3, #224	@ 0xe0
 800413c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800413e:	2302      	movs	r3, #2
 8004140:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004142:	2303      	movs	r3, #3
 8004144:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004146:	2300      	movs	r3, #0
 8004148:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800414a:	2300      	movs	r3, #0
 800414c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800414e:	2305      	movs	r3, #5
 8004150:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004152:	463b      	mov	r3, r7
 8004154:	4619      	mov	r1, r3
 8004156:	4813      	ldr	r0, [pc, #76]	@ (80041a4 <MX_SPI1_Init+0x9c>)
 8004158:	f004 fd49 	bl	8008bee <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800415c:	2300      	movs	r3, #0
 800415e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8004160:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8004164:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8004166:	2300      	movs	r3, #0
 8004168:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800416a:	2302      	movs	r3, #2
 800416c:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800416e:	2301      	movs	r3, #1
 8004170:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8004172:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8004178:	2310      	movs	r3, #16
 800417a:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800417c:	2300      	movs	r3, #0
 800417e:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8004180:	2300      	movs	r3, #0
 8004182:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8004184:	230a      	movs	r3, #10
 8004186:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8004188:	f107 0318 	add.w	r3, r7, #24
 800418c:	4619      	mov	r1, r3
 800418e:	4806      	ldr	r0, [pc, #24]	@ (80041a8 <MX_SPI1_Init+0xa0>)
 8004190:	f004 fdc3 	bl	8008d1a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8004194:	2100      	movs	r1, #0
 8004196:	4804      	ldr	r0, [pc, #16]	@ (80041a8 <MX_SPI1_Init+0xa0>)
 8004198:	f7ff f98e 	bl	80034b8 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800419c:	bf00      	nop
 800419e:	3740      	adds	r7, #64	@ 0x40
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	40020000 	.word	0x40020000
 80041a8:	40013000 	.word	0x40013000

080041ac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b090      	sub	sp, #64	@ 0x40
 80041b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80041b2:	f107 0318 	add.w	r3, r7, #24
 80041b6:	2228      	movs	r2, #40	@ 0x28
 80041b8:	2100      	movs	r1, #0
 80041ba:	4618      	mov	r0, r3
 80041bc:	f005 fe1a 	bl	8009df4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041c0:	463b      	mov	r3, r7
 80041c2:	2200      	movs	r2, #0
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	605a      	str	r2, [r3, #4]
 80041c8:	609a      	str	r2, [r3, #8]
 80041ca:	60da      	str	r2, [r3, #12]
 80041cc:	611a      	str	r2, [r3, #16]
 80041ce:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80041d0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80041d4:	f7ff f9f0 	bl	80035b8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80041d8:	2002      	movs	r0, #2
 80041da:	f7ff f9d5 	bl	8003588 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 80041de:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80041e2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80041e4:	2302      	movs	r3, #2
 80041e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80041e8:	2303      	movs	r3, #3
 80041ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80041ec:	2300      	movs	r3, #0
 80041ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80041f0:	2300      	movs	r3, #0
 80041f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80041f4:	2305      	movs	r3, #5
 80041f6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041f8:	463b      	mov	r3, r7
 80041fa:	4619      	mov	r1, r3
 80041fc:	4813      	ldr	r0, [pc, #76]	@ (800424c <MX_SPI2_Init+0xa0>)
 80041fe:	f004 fcf6 	bl	8008bee <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8004202:	2300      	movs	r3, #0
 8004204:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8004206:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800420a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800420c:	2300      	movs	r3, #0
 800420e:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8004210:	2302      	movs	r3, #2
 8004212:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8004214:	2301      	movs	r3, #1
 8004216:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8004218:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800421c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 800421e:	2318      	movs	r3, #24
 8004220:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8004222:	2300      	movs	r3, #0
 8004224:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8004226:	2300      	movs	r3, #0
 8004228:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 800422a:	230a      	movs	r3, #10
 800422c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 800422e:	f107 0318 	add.w	r3, r7, #24
 8004232:	4619      	mov	r1, r3
 8004234:	4806      	ldr	r0, [pc, #24]	@ (8004250 <MX_SPI2_Init+0xa4>)
 8004236:	f004 fd70 	bl	8008d1a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 800423a:	2100      	movs	r1, #0
 800423c:	4804      	ldr	r0, [pc, #16]	@ (8004250 <MX_SPI2_Init+0xa4>)
 800423e:	f7ff f93b 	bl	80034b8 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004242:	bf00      	nop
 8004244:	3740      	adds	r7, #64	@ 0x40
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	40020400 	.word	0x40020400
 8004250:	40003800 	.word	0x40003800

08004254 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800425a:	f107 0308 	add.w	r3, r7, #8
 800425e:	2200      	movs	r2, #0
 8004260:	601a      	str	r2, [r3, #0]
 8004262:	605a      	str	r2, [r3, #4]
 8004264:	609a      	str	r2, [r3, #8]
 8004266:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004268:	463b      	mov	r3, r7
 800426a:	2200      	movs	r2, #0
 800426c:	601a      	str	r2, [r3, #0]
 800426e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004270:	4b1e      	ldr	r3, [pc, #120]	@ (80042ec <MX_TIM2_Init+0x98>)
 8004272:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004276:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8004278:	4b1c      	ldr	r3, [pc, #112]	@ (80042ec <MX_TIM2_Init+0x98>)
 800427a:	f240 3247 	movw	r2, #839	@ 0x347
 800427e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004280:	4b1a      	ldr	r3, [pc, #104]	@ (80042ec <MX_TIM2_Init+0x98>)
 8004282:	2200      	movs	r2, #0
 8004284:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8004286:	4b19      	ldr	r3, [pc, #100]	@ (80042ec <MX_TIM2_Init+0x98>)
 8004288:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800428c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800428e:	4b17      	ldr	r3, [pc, #92]	@ (80042ec <MX_TIM2_Init+0x98>)
 8004290:	2200      	movs	r2, #0
 8004292:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004294:	4b15      	ldr	r3, [pc, #84]	@ (80042ec <MX_TIM2_Init+0x98>)
 8004296:	2200      	movs	r2, #0
 8004298:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800429a:	4814      	ldr	r0, [pc, #80]	@ (80042ec <MX_TIM2_Init+0x98>)
 800429c:	f002 fc2c 	bl	8006af8 <HAL_TIM_Base_Init>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d001      	beq.n	80042aa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80042a6:	f001 f8a9 	bl	80053fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042ae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80042b0:	f107 0308 	add.w	r3, r7, #8
 80042b4:	4619      	mov	r1, r3
 80042b6:	480d      	ldr	r0, [pc, #52]	@ (80042ec <MX_TIM2_Init+0x98>)
 80042b8:	f002 ffa4 	bl	8007204 <HAL_TIM_ConfigClockSource>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80042c2:	f001 f89b 	bl	80053fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042c6:	2300      	movs	r3, #0
 80042c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042ca:	2300      	movs	r3, #0
 80042cc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80042ce:	463b      	mov	r3, r7
 80042d0:	4619      	mov	r1, r3
 80042d2:	4806      	ldr	r0, [pc, #24]	@ (80042ec <MX_TIM2_Init+0x98>)
 80042d4:	f003 fb52 	bl	800797c <HAL_TIMEx_MasterConfigSynchronization>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d001      	beq.n	80042e2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80042de:	f001 f88d 	bl	80053fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80042e2:	bf00      	nop
 80042e4:	3718      	adds	r7, #24
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	200006c8 	.word	0x200006c8

080042f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042f6:	f107 0308 	add.w	r3, r7, #8
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	605a      	str	r2, [r3, #4]
 8004300:	609a      	str	r2, [r3, #8]
 8004302:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004304:	463b      	mov	r3, r7
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]
 800430a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800430c:	4b1d      	ldr	r3, [pc, #116]	@ (8004384 <MX_TIM3_Init+0x94>)
 800430e:	4a1e      	ldr	r2, [pc, #120]	@ (8004388 <MX_TIM3_Init+0x98>)
 8004310:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4200-1;
 8004312:	4b1c      	ldr	r3, [pc, #112]	@ (8004384 <MX_TIM3_Init+0x94>)
 8004314:	f241 0267 	movw	r2, #4199	@ 0x1067
 8004318:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800431a:	4b1a      	ldr	r3, [pc, #104]	@ (8004384 <MX_TIM3_Init+0x94>)
 800431c:	2200      	movs	r2, #0
 800431e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8004320:	4b18      	ldr	r3, [pc, #96]	@ (8004384 <MX_TIM3_Init+0x94>)
 8004322:	2263      	movs	r2, #99	@ 0x63
 8004324:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004326:	4b17      	ldr	r3, [pc, #92]	@ (8004384 <MX_TIM3_Init+0x94>)
 8004328:	2200      	movs	r2, #0
 800432a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800432c:	4b15      	ldr	r3, [pc, #84]	@ (8004384 <MX_TIM3_Init+0x94>)
 800432e:	2200      	movs	r2, #0
 8004330:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004332:	4814      	ldr	r0, [pc, #80]	@ (8004384 <MX_TIM3_Init+0x94>)
 8004334:	f002 fbe0 	bl	8006af8 <HAL_TIM_Base_Init>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800433e:	f001 f85d 	bl	80053fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004342:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004346:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004348:	f107 0308 	add.w	r3, r7, #8
 800434c:	4619      	mov	r1, r3
 800434e:	480d      	ldr	r0, [pc, #52]	@ (8004384 <MX_TIM3_Init+0x94>)
 8004350:	f002 ff58 	bl	8007204 <HAL_TIM_ConfigClockSource>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800435a:	f001 f84f 	bl	80053fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800435e:	2300      	movs	r3, #0
 8004360:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004362:	2300      	movs	r3, #0
 8004364:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004366:	463b      	mov	r3, r7
 8004368:	4619      	mov	r1, r3
 800436a:	4806      	ldr	r0, [pc, #24]	@ (8004384 <MX_TIM3_Init+0x94>)
 800436c:	f003 fb06 	bl	800797c <HAL_TIMEx_MasterConfigSynchronization>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8004376:	f001 f841 	bl	80053fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800437a:	bf00      	nop
 800437c:	3718      	adds	r7, #24
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	20000710 	.word	0x20000710
 8004388:	40000400 	.word	0x40000400

0800438c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b08e      	sub	sp, #56	@ 0x38
 8004390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004392:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004396:	2200      	movs	r2, #0
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	605a      	str	r2, [r3, #4]
 800439c:	609a      	str	r2, [r3, #8]
 800439e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043a0:	f107 0320 	add.w	r3, r7, #32
 80043a4:	2200      	movs	r2, #0
 80043a6:	601a      	str	r2, [r3, #0]
 80043a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80043aa:	1d3b      	adds	r3, r7, #4
 80043ac:	2200      	movs	r2, #0
 80043ae:	601a      	str	r2, [r3, #0]
 80043b0:	605a      	str	r2, [r3, #4]
 80043b2:	609a      	str	r2, [r3, #8]
 80043b4:	60da      	str	r2, [r3, #12]
 80043b6:	611a      	str	r2, [r3, #16]
 80043b8:	615a      	str	r2, [r3, #20]
 80043ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80043bc:	4b3d      	ldr	r3, [pc, #244]	@ (80044b4 <MX_TIM4_Init+0x128>)
 80043be:	4a3e      	ldr	r2, [pc, #248]	@ (80044b8 <MX_TIM4_Init+0x12c>)
 80043c0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80043c2:	4b3c      	ldr	r3, [pc, #240]	@ (80044b4 <MX_TIM4_Init+0x128>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80043c8:	4b3a      	ldr	r3, [pc, #232]	@ (80044b4 <MX_TIM4_Init+0x128>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 41999;
 80043ce:	4b39      	ldr	r3, [pc, #228]	@ (80044b4 <MX_TIM4_Init+0x128>)
 80043d0:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 80043d4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043d6:	4b37      	ldr	r3, [pc, #220]	@ (80044b4 <MX_TIM4_Init+0x128>)
 80043d8:	2200      	movs	r2, #0
 80043da:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80043dc:	4b35      	ldr	r3, [pc, #212]	@ (80044b4 <MX_TIM4_Init+0x128>)
 80043de:	2280      	movs	r2, #128	@ 0x80
 80043e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80043e2:	4834      	ldr	r0, [pc, #208]	@ (80044b4 <MX_TIM4_Init+0x128>)
 80043e4:	f002 fb88 	bl	8006af8 <HAL_TIM_Base_Init>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80043ee:	f001 f805 	bl	80053fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80043f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80043f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80043f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80043fc:	4619      	mov	r1, r3
 80043fe:	482d      	ldr	r0, [pc, #180]	@ (80044b4 <MX_TIM4_Init+0x128>)
 8004400:	f002 ff00 	bl	8007204 <HAL_TIM_ConfigClockSource>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800440a:	f000 fff7 	bl	80053fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800440e:	4829      	ldr	r0, [pc, #164]	@ (80044b4 <MX_TIM4_Init+0x128>)
 8004410:	f002 fc24 	bl	8006c5c <HAL_TIM_PWM_Init>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d001      	beq.n	800441e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800441a:	f000 ffef 	bl	80053fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800441e:	2300      	movs	r3, #0
 8004420:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004422:	2300      	movs	r3, #0
 8004424:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004426:	f107 0320 	add.w	r3, r7, #32
 800442a:	4619      	mov	r1, r3
 800442c:	4821      	ldr	r0, [pc, #132]	@ (80044b4 <MX_TIM4_Init+0x128>)
 800442e:	f003 faa5 	bl	800797c <HAL_TIMEx_MasterConfigSynchronization>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d001      	beq.n	800443c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8004438:	f000 ffe0 	bl	80053fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800443c:	2360      	movs	r3, #96	@ 0x60
 800443e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004440:	2300      	movs	r3, #0
 8004442:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004444:	2300      	movs	r3, #0
 8004446:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004448:	2304      	movs	r3, #4
 800444a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800444c:	1d3b      	adds	r3, r7, #4
 800444e:	2200      	movs	r2, #0
 8004450:	4619      	mov	r1, r3
 8004452:	4818      	ldr	r0, [pc, #96]	@ (80044b4 <MX_TIM4_Init+0x128>)
 8004454:	f002 fe14 	bl	8007080 <HAL_TIM_PWM_ConfigChannel>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800445e:	f000 ffcd 	bl	80053fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004462:	1d3b      	adds	r3, r7, #4
 8004464:	2204      	movs	r2, #4
 8004466:	4619      	mov	r1, r3
 8004468:	4812      	ldr	r0, [pc, #72]	@ (80044b4 <MX_TIM4_Init+0x128>)
 800446a:	f002 fe09 	bl	8007080 <HAL_TIM_PWM_ConfigChannel>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d001      	beq.n	8004478 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8004474:	f000 ffc2 	bl	80053fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004478:	1d3b      	adds	r3, r7, #4
 800447a:	2208      	movs	r2, #8
 800447c:	4619      	mov	r1, r3
 800447e:	480d      	ldr	r0, [pc, #52]	@ (80044b4 <MX_TIM4_Init+0x128>)
 8004480:	f002 fdfe 	bl	8007080 <HAL_TIM_PWM_ConfigChannel>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d001      	beq.n	800448e <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 800448a:	f000 ffb7 	bl	80053fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800448e:	1d3b      	adds	r3, r7, #4
 8004490:	220c      	movs	r2, #12
 8004492:	4619      	mov	r1, r3
 8004494:	4807      	ldr	r0, [pc, #28]	@ (80044b4 <MX_TIM4_Init+0x128>)
 8004496:	f002 fdf3 	bl	8007080 <HAL_TIM_PWM_ConfigChannel>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d001      	beq.n	80044a4 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 80044a0:	f000 ffac 	bl	80053fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80044a4:	4803      	ldr	r0, [pc, #12]	@ (80044b4 <MX_TIM4_Init+0x128>)
 80044a6:	f001 f831 	bl	800550c <HAL_TIM_MspPostInit>

}
 80044aa:	bf00      	nop
 80044ac:	3738      	adds	r7, #56	@ 0x38
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	20000758 	.word	0x20000758
 80044b8:	40000800 	.word	0x40000800

080044bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80044c0:	4b11      	ldr	r3, [pc, #68]	@ (8004508 <MX_USART1_UART_Init+0x4c>)
 80044c2:	4a12      	ldr	r2, [pc, #72]	@ (800450c <MX_USART1_UART_Init+0x50>)
 80044c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80044c6:	4b10      	ldr	r3, [pc, #64]	@ (8004508 <MX_USART1_UART_Init+0x4c>)
 80044c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80044cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80044ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004508 <MX_USART1_UART_Init+0x4c>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80044d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004508 <MX_USART1_UART_Init+0x4c>)
 80044d6:	2200      	movs	r2, #0
 80044d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80044da:	4b0b      	ldr	r3, [pc, #44]	@ (8004508 <MX_USART1_UART_Init+0x4c>)
 80044dc:	2200      	movs	r2, #0
 80044de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80044e0:	4b09      	ldr	r3, [pc, #36]	@ (8004508 <MX_USART1_UART_Init+0x4c>)
 80044e2:	220c      	movs	r2, #12
 80044e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044e6:	4b08      	ldr	r3, [pc, #32]	@ (8004508 <MX_USART1_UART_Init+0x4c>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80044ec:	4b06      	ldr	r3, [pc, #24]	@ (8004508 <MX_USART1_UART_Init+0x4c>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80044f2:	4805      	ldr	r0, [pc, #20]	@ (8004508 <MX_USART1_UART_Init+0x4c>)
 80044f4:	f003 fac4 	bl	8007a80 <HAL_UART_Init>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d001      	beq.n	8004502 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80044fe:	f000 ff7d 	bl	80053fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004502:	bf00      	nop
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	200007a0 	.word	0x200007a0
 800450c:	40011000 	.word	0x40011000

08004510 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004514:	4b11      	ldr	r3, [pc, #68]	@ (800455c <MX_USART2_UART_Init+0x4c>)
 8004516:	4a12      	ldr	r2, [pc, #72]	@ (8004560 <MX_USART2_UART_Init+0x50>)
 8004518:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800451a:	4b10      	ldr	r3, [pc, #64]	@ (800455c <MX_USART2_UART_Init+0x4c>)
 800451c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004520:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004522:	4b0e      	ldr	r3, [pc, #56]	@ (800455c <MX_USART2_UART_Init+0x4c>)
 8004524:	2200      	movs	r2, #0
 8004526:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004528:	4b0c      	ldr	r3, [pc, #48]	@ (800455c <MX_USART2_UART_Init+0x4c>)
 800452a:	2200      	movs	r2, #0
 800452c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800452e:	4b0b      	ldr	r3, [pc, #44]	@ (800455c <MX_USART2_UART_Init+0x4c>)
 8004530:	2200      	movs	r2, #0
 8004532:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004534:	4b09      	ldr	r3, [pc, #36]	@ (800455c <MX_USART2_UART_Init+0x4c>)
 8004536:	220c      	movs	r2, #12
 8004538:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800453a:	4b08      	ldr	r3, [pc, #32]	@ (800455c <MX_USART2_UART_Init+0x4c>)
 800453c:	2200      	movs	r2, #0
 800453e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004540:	4b06      	ldr	r3, [pc, #24]	@ (800455c <MX_USART2_UART_Init+0x4c>)
 8004542:	2200      	movs	r2, #0
 8004544:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004546:	4805      	ldr	r0, [pc, #20]	@ (800455c <MX_USART2_UART_Init+0x4c>)
 8004548:	f003 fa9a 	bl	8007a80 <HAL_UART_Init>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004552:	f000 ff53 	bl	80053fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004556:	bf00      	nop
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	200007e4 	.word	0x200007e4
 8004560:	40004400 	.word	0x40004400

08004564 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004568:	4b11      	ldr	r3, [pc, #68]	@ (80045b0 <MX_USART6_UART_Init+0x4c>)
 800456a:	4a12      	ldr	r2, [pc, #72]	@ (80045b4 <MX_USART6_UART_Init+0x50>)
 800456c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800456e:	4b10      	ldr	r3, [pc, #64]	@ (80045b0 <MX_USART6_UART_Init+0x4c>)
 8004570:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004574:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004576:	4b0e      	ldr	r3, [pc, #56]	@ (80045b0 <MX_USART6_UART_Init+0x4c>)
 8004578:	2200      	movs	r2, #0
 800457a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800457c:	4b0c      	ldr	r3, [pc, #48]	@ (80045b0 <MX_USART6_UART_Init+0x4c>)
 800457e:	2200      	movs	r2, #0
 8004580:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004582:	4b0b      	ldr	r3, [pc, #44]	@ (80045b0 <MX_USART6_UART_Init+0x4c>)
 8004584:	2200      	movs	r2, #0
 8004586:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004588:	4b09      	ldr	r3, [pc, #36]	@ (80045b0 <MX_USART6_UART_Init+0x4c>)
 800458a:	220c      	movs	r2, #12
 800458c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800458e:	4b08      	ldr	r3, [pc, #32]	@ (80045b0 <MX_USART6_UART_Init+0x4c>)
 8004590:	2200      	movs	r2, #0
 8004592:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004594:	4b06      	ldr	r3, [pc, #24]	@ (80045b0 <MX_USART6_UART_Init+0x4c>)
 8004596:	2200      	movs	r2, #0
 8004598:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800459a:	4805      	ldr	r0, [pc, #20]	@ (80045b0 <MX_USART6_UART_Init+0x4c>)
 800459c:	f003 fa70 	bl	8007a80 <HAL_UART_Init>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80045a6:	f000 ff29 	bl	80053fc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80045aa:	bf00      	nop
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	20000828 	.word	0x20000828
 80045b4:	40011400 	.word	0x40011400

080045b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b086      	sub	sp, #24
 80045bc:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045be:	463b      	mov	r3, r7
 80045c0:	2200      	movs	r2, #0
 80045c2:	601a      	str	r2, [r3, #0]
 80045c4:	605a      	str	r2, [r3, #4]
 80045c6:	609a      	str	r2, [r3, #8]
 80045c8:	60da      	str	r2, [r3, #12]
 80045ca:	611a      	str	r2, [r3, #16]
 80045cc:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80045ce:	2004      	movs	r0, #4
 80045d0:	f7fe ffda 	bl	8003588 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80045d4:	2080      	movs	r0, #128	@ 0x80
 80045d6:	f7fe ffd7 	bl	8003588 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80045da:	2001      	movs	r0, #1
 80045dc:	f7fe ffd4 	bl	8003588 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80045e0:	2002      	movs	r0, #2
 80045e2:	f7fe ffd1 	bl	8003588 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LED_Pin|Buzzer_Pin);
 80045e6:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80045ea:	482c      	ldr	r0, [pc, #176]	@ (800469c <MX_GPIO_Init+0xe4>)
 80045ec:	f7fe ffbd 	bl	800356a <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, CS_ICM_Pin|CS_MS56_Pin|CS_BNO_Pin);
 80045f0:	f241 4102 	movw	r1, #5122	@ 0x1402
 80045f4:	482a      	ldr	r0, [pc, #168]	@ (80046a0 <MX_GPIO_Init+0xe8>)
 80045f6:	f7fe ffb8 	bl	800356a <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, WAKE_Pin|RST_Pin);
 80045fa:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80045fe:	4829      	ldr	r0, [pc, #164]	@ (80046a4 <MX_GPIO_Init+0xec>)
 8004600:	f7fe ffb3 	bl	800356a <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LED_Pin|Buzzer_Pin;
 8004604:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8004608:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800460a:	2301      	movs	r3, #1
 800460c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800460e:	2300      	movs	r3, #0
 8004610:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004612:	2300      	movs	r3, #0
 8004614:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004616:	2300      	movs	r3, #0
 8004618:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800461a:	463b      	mov	r3, r7
 800461c:	4619      	mov	r1, r3
 800461e:	481f      	ldr	r0, [pc, #124]	@ (800469c <MX_GPIO_Init+0xe4>)
 8004620:	f004 fae5 	bl	8008bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = INT_ICM_Pin;
 8004624:	2301      	movs	r3, #1
 8004626:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8004628:	2300      	movs	r3, #0
 800462a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800462c:	2300      	movs	r3, #0
 800462e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(INT_ICM_GPIO_Port, &GPIO_InitStruct);
 8004630:	463b      	mov	r3, r7
 8004632:	4619      	mov	r1, r3
 8004634:	481a      	ldr	r0, [pc, #104]	@ (80046a0 <MX_GPIO_Init+0xe8>)
 8004636:	f004 fada 	bl	8008bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_ICM_Pin|CS_MS56_Pin|CS_BNO_Pin;
 800463a:	f241 4302 	movw	r3, #5122	@ 0x1402
 800463e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004640:	2301      	movs	r3, #1
 8004642:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004644:	2300      	movs	r3, #0
 8004646:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004648:	2300      	movs	r3, #0
 800464a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800464c:	2300      	movs	r3, #0
 800464e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004650:	463b      	mov	r3, r7
 8004652:	4619      	mov	r1, r3
 8004654:	4812      	ldr	r0, [pc, #72]	@ (80046a0 <MX_GPIO_Init+0xe8>)
 8004656:	f004 faca 	bl	8008bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = WAKE_Pin|RST_Pin;
 800465a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800465e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004660:	2301      	movs	r3, #1
 8004662:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004664:	2300      	movs	r3, #0
 8004666:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004668:	2300      	movs	r3, #0
 800466a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800466c:	2300      	movs	r3, #0
 800466e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004670:	463b      	mov	r3, r7
 8004672:	4619      	mov	r1, r3
 8004674:	480b      	ldr	r0, [pc, #44]	@ (80046a4 <MX_GPIO_Init+0xec>)
 8004676:	f004 faba 	bl	8008bee <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = INT_Pin;
 800467a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800467e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8004680:	2300      	movs	r3, #0
 8004682:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004684:	2300      	movs	r3, #0
 8004686:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8004688:	463b      	mov	r3, r7
 800468a:	4619      	mov	r1, r3
 800468c:	4805      	ldr	r0, [pc, #20]	@ (80046a4 <MX_GPIO_Init+0xec>)
 800468e:	f004 faae 	bl	8008bee <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004692:	bf00      	nop
 8004694:	3718      	adds	r7, #24
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	40020800 	.word	0x40020800
 80046a0:	40020400 	.word	0x40020400
 80046a4:	40020000 	.word	0x40020000

080046a8 <MS5611_C>:

/* USER CODE BEGIN 4 */
void MS5611_C()
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
	  uint8_t test[3] = {0};
 80046ae:	4b71      	ldr	r3, [pc, #452]	@ (8004874 <MS5611_C+0x1cc>)
 80046b0:	881b      	ldrh	r3, [r3, #0]
 80046b2:	80bb      	strh	r3, [r7, #4]
 80046b4:	2300      	movs	r3, #0
 80046b6:	71bb      	strb	r3, [r7, #6]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80046b8:	2200      	movs	r2, #0
 80046ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80046be:	486e      	ldr	r0, [pc, #440]	@ (8004878 <MS5611_C+0x1d0>)
 80046c0:	f001 fd4e 	bl	8006160 <HAL_GPIO_WritePin>

	  SPI1_Write8(0xA2);
 80046c4:	20a2      	movs	r0, #162	@ 0xa2
 80046c6:	f000 fb21 	bl	8004d0c <SPI1_Write8>
	  test[0]=SPI1_Read8();
 80046ca:	f000 fb41 	bl	8004d50 <SPI1_Read8>
 80046ce:	4603      	mov	r3, r0
 80046d0:	713b      	strb	r3, [r7, #4]
	  test[1]=SPI1_Read8();
 80046d2:	f000 fb3d 	bl	8004d50 <SPI1_Read8>
 80046d6:	4603      	mov	r3, r0
 80046d8:	717b      	strb	r3, [r7, #5]
	  MS5611.C1 = (test[0]<<8) + (test[1]);
 80046da:	793b      	ldrb	r3, [r7, #4]
 80046dc:	021b      	lsls	r3, r3, #8
 80046de:	b29b      	uxth	r3, r3
 80046e0:	797a      	ldrb	r2, [r7, #5]
 80046e2:	4413      	add	r3, r2
 80046e4:	b29a      	uxth	r2, r3
 80046e6:	4b65      	ldr	r3, [pc, #404]	@ (800487c <MS5611_C+0x1d4>)
 80046e8:	801a      	strh	r2, [r3, #0]

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 80046ea:	2201      	movs	r2, #1
 80046ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80046f0:	4861      	ldr	r0, [pc, #388]	@ (8004878 <MS5611_C+0x1d0>)
 80046f2:	f001 fd35 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80046f6:	2200      	movs	r2, #0
 80046f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80046fc:	485e      	ldr	r0, [pc, #376]	@ (8004878 <MS5611_C+0x1d0>)
 80046fe:	f001 fd2f 	bl	8006160 <HAL_GPIO_WritePin>

	  SPI1_Write8(0xA4);
 8004702:	20a4      	movs	r0, #164	@ 0xa4
 8004704:	f000 fb02 	bl	8004d0c <SPI1_Write8>
	  test[0]=SPI1_Read8();
 8004708:	f000 fb22 	bl	8004d50 <SPI1_Read8>
 800470c:	4603      	mov	r3, r0
 800470e:	713b      	strb	r3, [r7, #4]
	  test[1]=SPI1_Read8();
 8004710:	f000 fb1e 	bl	8004d50 <SPI1_Read8>
 8004714:	4603      	mov	r3, r0
 8004716:	717b      	strb	r3, [r7, #5]
	  MS5611.C2 = (test[0]<<8) + (test[1]);
 8004718:	793b      	ldrb	r3, [r7, #4]
 800471a:	021b      	lsls	r3, r3, #8
 800471c:	b29b      	uxth	r3, r3
 800471e:	797a      	ldrb	r2, [r7, #5]
 8004720:	4413      	add	r3, r2
 8004722:	b29a      	uxth	r2, r3
 8004724:	4b55      	ldr	r3, [pc, #340]	@ (800487c <MS5611_C+0x1d4>)
 8004726:	805a      	strh	r2, [r3, #2]

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 8004728:	2201      	movs	r2, #1
 800472a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800472e:	4852      	ldr	r0, [pc, #328]	@ (8004878 <MS5611_C+0x1d0>)
 8004730:	f001 fd16 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 8004734:	2200      	movs	r2, #0
 8004736:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800473a:	484f      	ldr	r0, [pc, #316]	@ (8004878 <MS5611_C+0x1d0>)
 800473c:	f001 fd10 	bl	8006160 <HAL_GPIO_WritePin>

	  SPI1_Write8(0xA6);
 8004740:	20a6      	movs	r0, #166	@ 0xa6
 8004742:	f000 fae3 	bl	8004d0c <SPI1_Write8>
	  test[0]=SPI1_Read8();
 8004746:	f000 fb03 	bl	8004d50 <SPI1_Read8>
 800474a:	4603      	mov	r3, r0
 800474c:	713b      	strb	r3, [r7, #4]
	  test[1]=SPI1_Read8();
 800474e:	f000 faff 	bl	8004d50 <SPI1_Read8>
 8004752:	4603      	mov	r3, r0
 8004754:	717b      	strb	r3, [r7, #5]
	  MS5611.C3 = (test[0]<<8) + (test[1]);
 8004756:	793b      	ldrb	r3, [r7, #4]
 8004758:	021b      	lsls	r3, r3, #8
 800475a:	b29b      	uxth	r3, r3
 800475c:	797a      	ldrb	r2, [r7, #5]
 800475e:	4413      	add	r3, r2
 8004760:	b29a      	uxth	r2, r3
 8004762:	4b46      	ldr	r3, [pc, #280]	@ (800487c <MS5611_C+0x1d4>)
 8004764:	809a      	strh	r2, [r3, #4]

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 8004766:	2201      	movs	r2, #1
 8004768:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800476c:	4842      	ldr	r0, [pc, #264]	@ (8004878 <MS5611_C+0x1d0>)
 800476e:	f001 fcf7 	bl	8006160 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 8004772:	2200      	movs	r2, #0
 8004774:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004778:	483f      	ldr	r0, [pc, #252]	@ (8004878 <MS5611_C+0x1d0>)
 800477a:	f001 fcf1 	bl	8006160 <HAL_GPIO_WritePin>

	  SPI1_Write8(0xA8);
 800477e:	20a8      	movs	r0, #168	@ 0xa8
 8004780:	f000 fac4 	bl	8004d0c <SPI1_Write8>
	  test[0]=SPI1_Read8();
 8004784:	f000 fae4 	bl	8004d50 <SPI1_Read8>
 8004788:	4603      	mov	r3, r0
 800478a:	713b      	strb	r3, [r7, #4]
	  test[1]=SPI1_Read8();
 800478c:	f000 fae0 	bl	8004d50 <SPI1_Read8>
 8004790:	4603      	mov	r3, r0
 8004792:	717b      	strb	r3, [r7, #5]
	  MS5611.C4 = (test[0]<<8) + (test[1]);
 8004794:	793b      	ldrb	r3, [r7, #4]
 8004796:	021b      	lsls	r3, r3, #8
 8004798:	b29b      	uxth	r3, r3
 800479a:	797a      	ldrb	r2, [r7, #5]
 800479c:	4413      	add	r3, r2
 800479e:	b29a      	uxth	r2, r3
 80047a0:	4b36      	ldr	r3, [pc, #216]	@ (800487c <MS5611_C+0x1d4>)
 80047a2:	80da      	strh	r2, [r3, #6]

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 80047a4:	2201      	movs	r2, #1
 80047a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80047aa:	4833      	ldr	r0, [pc, #204]	@ (8004878 <MS5611_C+0x1d0>)
 80047ac:	f001 fcd8 	bl	8006160 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80047b0:	2200      	movs	r2, #0
 80047b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80047b6:	4830      	ldr	r0, [pc, #192]	@ (8004878 <MS5611_C+0x1d0>)
 80047b8:	f001 fcd2 	bl	8006160 <HAL_GPIO_WritePin>

	  SPI1_Write8(0xAA);
 80047bc:	20aa      	movs	r0, #170	@ 0xaa
 80047be:	f000 faa5 	bl	8004d0c <SPI1_Write8>
	  test[0]=SPI1_Read8();
 80047c2:	f000 fac5 	bl	8004d50 <SPI1_Read8>
 80047c6:	4603      	mov	r3, r0
 80047c8:	713b      	strb	r3, [r7, #4]
	  test[1]=SPI1_Read8();
 80047ca:	f000 fac1 	bl	8004d50 <SPI1_Read8>
 80047ce:	4603      	mov	r3, r0
 80047d0:	717b      	strb	r3, [r7, #5]
	  MS5611.C5 = (test[0]<<8) + (test[1]);
 80047d2:	793b      	ldrb	r3, [r7, #4]
 80047d4:	021b      	lsls	r3, r3, #8
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	797a      	ldrb	r2, [r7, #5]
 80047da:	4413      	add	r3, r2
 80047dc:	b29a      	uxth	r2, r3
 80047de:	4b27      	ldr	r3, [pc, #156]	@ (800487c <MS5611_C+0x1d4>)
 80047e0:	811a      	strh	r2, [r3, #8]

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 80047e2:	2201      	movs	r2, #1
 80047e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80047e8:	4823      	ldr	r0, [pc, #140]	@ (8004878 <MS5611_C+0x1d0>)
 80047ea:	f001 fcb9 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80047ee:	2200      	movs	r2, #0
 80047f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80047f4:	4820      	ldr	r0, [pc, #128]	@ (8004878 <MS5611_C+0x1d0>)
 80047f6:	f001 fcb3 	bl	8006160 <HAL_GPIO_WritePin>

	  SPI1_Write8(0xAC);
 80047fa:	20ac      	movs	r0, #172	@ 0xac
 80047fc:	f000 fa86 	bl	8004d0c <SPI1_Write8>
	  test[0]=SPI1_Read8();
 8004800:	f000 faa6 	bl	8004d50 <SPI1_Read8>
 8004804:	4603      	mov	r3, r0
 8004806:	713b      	strb	r3, [r7, #4]
	  test[1]=SPI1_Read8();
 8004808:	f000 faa2 	bl	8004d50 <SPI1_Read8>
 800480c:	4603      	mov	r3, r0
 800480e:	717b      	strb	r3, [r7, #5]
	  MS5611.C6 = (test[0]<<8) + (test[1]);
 8004810:	793b      	ldrb	r3, [r7, #4]
 8004812:	021b      	lsls	r3, r3, #8
 8004814:	b29b      	uxth	r3, r3
 8004816:	797a      	ldrb	r2, [r7, #5]
 8004818:	4413      	add	r3, r2
 800481a:	b29a      	uxth	r2, r3
 800481c:	4b17      	ldr	r3, [pc, #92]	@ (800487c <MS5611_C+0x1d4>)
 800481e:	815a      	strh	r2, [r3, #10]

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 8004820:	2201      	movs	r2, #1
 8004822:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004826:	4814      	ldr	r0, [pc, #80]	@ (8004878 <MS5611_C+0x1d0>)
 8004828:	f001 fc9a 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 800482c:	2200      	movs	r2, #0
 800482e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004832:	4811      	ldr	r0, [pc, #68]	@ (8004878 <MS5611_C+0x1d0>)
 8004834:	f001 fc94 	bl	8006160 <HAL_GPIO_WritePin>

	  SPI1_Write8(0xAE);
 8004838:	20ae      	movs	r0, #174	@ 0xae
 800483a:	f000 fa67 	bl	8004d0c <SPI1_Write8>
	  test[0]=SPI1_Read8();
 800483e:	f000 fa87 	bl	8004d50 <SPI1_Read8>
 8004842:	4603      	mov	r3, r0
 8004844:	713b      	strb	r3, [r7, #4]
	  test[1]=SPI1_Read8();
 8004846:	f000 fa83 	bl	8004d50 <SPI1_Read8>
 800484a:	4603      	mov	r3, r0
 800484c:	717b      	strb	r3, [r7, #5]
	  MS5611.C7 = (test[0]<<8) + (test[1]);
 800484e:	793b      	ldrb	r3, [r7, #4]
 8004850:	021b      	lsls	r3, r3, #8
 8004852:	b29b      	uxth	r3, r3
 8004854:	797a      	ldrb	r2, [r7, #5]
 8004856:	4413      	add	r3, r2
 8004858:	b29a      	uxth	r2, r3
 800485a:	4b08      	ldr	r3, [pc, #32]	@ (800487c <MS5611_C+0x1d4>)
 800485c:	819a      	strh	r2, [r3, #12]

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 800485e:	2201      	movs	r2, #1
 8004860:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004864:	4804      	ldr	r0, [pc, #16]	@ (8004878 <MS5611_C+0x1d0>)
 8004866:	f001 fc7b 	bl	8006160 <HAL_GPIO_WritePin>





}
 800486a:	bf00      	nop
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	0800d76c 	.word	0x0800d76c
 8004878:	40020400 	.word	0x40020400
 800487c:	20000550 	.word	0x20000550

08004880 <MS5611_D_Convertion>:

void MS5611_D_Convertion()
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
	uint8_t test[3] = {0};
 8004886:	4b3b      	ldr	r3, [pc, #236]	@ (8004974 <MS5611_D_Convertion+0xf4>)
 8004888:	881b      	ldrh	r3, [r3, #0]
 800488a:	80bb      	strh	r3, [r7, #4]
 800488c:	2300      	movs	r3, #0
 800488e:	71bb      	strb	r3, [r7, #6]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 8004890:	2200      	movs	r2, #0
 8004892:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004896:	4838      	ldr	r0, [pc, #224]	@ (8004978 <MS5611_D_Convertion+0xf8>)
 8004898:	f001 fc62 	bl	8006160 <HAL_GPIO_WritePin>

	  SPI1_Write8(0x48);
 800489c:	2048      	movs	r0, #72	@ 0x48
 800489e:	f000 fa35 	bl	8004d0c <SPI1_Write8>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 80048a2:	2201      	movs	r2, #1
 80048a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80048a8:	4833      	ldr	r0, [pc, #204]	@ (8004978 <MS5611_D_Convertion+0xf8>)
 80048aa:	f001 fc59 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(11);
 80048ae:	200b      	movs	r0, #11
 80048b0:	f001 f90a 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80048b4:	2200      	movs	r2, #0
 80048b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80048ba:	482f      	ldr	r0, [pc, #188]	@ (8004978 <MS5611_D_Convertion+0xf8>)
 80048bc:	f001 fc50 	bl	8006160 <HAL_GPIO_WritePin>
	  SPI1_Write8(0x00);
 80048c0:	2000      	movs	r0, #0
 80048c2:	f000 fa23 	bl	8004d0c <SPI1_Write8>
	  test[0]=SPI1_Read8();
 80048c6:	f000 fa43 	bl	8004d50 <SPI1_Read8>
 80048ca:	4603      	mov	r3, r0
 80048cc:	713b      	strb	r3, [r7, #4]
	  test[1]=SPI1_Read8();
 80048ce:	f000 fa3f 	bl	8004d50 <SPI1_Read8>
 80048d2:	4603      	mov	r3, r0
 80048d4:	717b      	strb	r3, [r7, #5]
	  test[2]=SPI1_Read8();
 80048d6:	f000 fa3b 	bl	8004d50 <SPI1_Read8>
 80048da:	4603      	mov	r3, r0
 80048dc:	71bb      	strb	r3, [r7, #6]
	  MS5611.D1 = ((test[0]<<16) + (test[1]<<8) + ( test[2]) );
 80048de:	793b      	ldrb	r3, [r7, #4]
 80048e0:	041a      	lsls	r2, r3, #16
 80048e2:	797b      	ldrb	r3, [r7, #5]
 80048e4:	021b      	lsls	r3, r3, #8
 80048e6:	4413      	add	r3, r2
 80048e8:	79ba      	ldrb	r2, [r7, #6]
 80048ea:	4413      	add	r3, r2
 80048ec:	461a      	mov	r2, r3
 80048ee:	4b23      	ldr	r3, [pc, #140]	@ (800497c <MS5611_D_Convertion+0xfc>)
 80048f0:	611a      	str	r2, [r3, #16]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 80048f2:	2201      	movs	r2, #1
 80048f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80048f8:	481f      	ldr	r0, [pc, #124]	@ (8004978 <MS5611_D_Convertion+0xf8>)
 80048fa:	f001 fc31 	bl	8006160 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80048fe:	2200      	movs	r2, #0
 8004900:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004904:	481c      	ldr	r0, [pc, #112]	@ (8004978 <MS5611_D_Convertion+0xf8>)
 8004906:	f001 fc2b 	bl	8006160 <HAL_GPIO_WritePin>

	  SPI1_Write8(0x58);
 800490a:	2058      	movs	r0, #88	@ 0x58
 800490c:	f000 f9fe 	bl	8004d0c <SPI1_Write8>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 8004910:	2201      	movs	r2, #1
 8004912:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004916:	4818      	ldr	r0, [pc, #96]	@ (8004978 <MS5611_D_Convertion+0xf8>)
 8004918:	f001 fc22 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(11);
 800491c:	200b      	movs	r0, #11
 800491e:	f001 f8d3 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 8004922:	2200      	movs	r2, #0
 8004924:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004928:	4813      	ldr	r0, [pc, #76]	@ (8004978 <MS5611_D_Convertion+0xf8>)
 800492a:	f001 fc19 	bl	8006160 <HAL_GPIO_WritePin>
	  SPI1_Write8(0x00);
 800492e:	2000      	movs	r0, #0
 8004930:	f000 f9ec 	bl	8004d0c <SPI1_Write8>
	  test[0]=SPI1_Read8();
 8004934:	f000 fa0c 	bl	8004d50 <SPI1_Read8>
 8004938:	4603      	mov	r3, r0
 800493a:	713b      	strb	r3, [r7, #4]
	  test[1]=SPI1_Read8();
 800493c:	f000 fa08 	bl	8004d50 <SPI1_Read8>
 8004940:	4603      	mov	r3, r0
 8004942:	717b      	strb	r3, [r7, #5]
	  test[2]=SPI1_Read8();
 8004944:	f000 fa04 	bl	8004d50 <SPI1_Read8>
 8004948:	4603      	mov	r3, r0
 800494a:	71bb      	strb	r3, [r7, #6]
	  MS5611.D2 = ((test[0]<<16) + (test[1]<<8) + ( test[2]) );
 800494c:	793b      	ldrb	r3, [r7, #4]
 800494e:	041a      	lsls	r2, r3, #16
 8004950:	797b      	ldrb	r3, [r7, #5]
 8004952:	021b      	lsls	r3, r3, #8
 8004954:	4413      	add	r3, r2
 8004956:	79ba      	ldrb	r2, [r7, #6]
 8004958:	4413      	add	r3, r2
 800495a:	461a      	mov	r2, r3
 800495c:	4b07      	ldr	r3, [pc, #28]	@ (800497c <MS5611_D_Convertion+0xfc>)
 800495e:	615a      	str	r2, [r3, #20]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 8004960:	2201      	movs	r2, #1
 8004962:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004966:	4804      	ldr	r0, [pc, #16]	@ (8004978 <MS5611_D_Convertion+0xf8>)
 8004968:	f001 fbfa 	bl	8006160 <HAL_GPIO_WritePin>
}
 800496c:	bf00      	nop
 800496e:	3708      	adds	r7, #8
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	0800d76c 	.word	0x0800d76c
 8004978:	40020400 	.word	0x40020400
 800497c:	20000550 	.word	0x20000550

08004980 <MS5611_calc>:
void MS5611_calc(void)
{
 8004980:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004984:	b0a4      	sub	sp, #144	@ 0x90
 8004986:	af00      	add	r7, sp, #0
	MS5611.dT = MS5611.D2 - ((uint32_t)MS5611.C5 * 256);
 8004988:	4bcb      	ldr	r3, [pc, #812]	@ (8004cb8 <MS5611_calc+0x338>)
 800498a:	695a      	ldr	r2, [r3, #20]
 800498c:	4bca      	ldr	r3, [pc, #808]	@ (8004cb8 <MS5611_calc+0x338>)
 800498e:	891b      	ldrh	r3, [r3, #8]
 8004990:	021b      	lsls	r3, r3, #8
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	461a      	mov	r2, r3
 8004996:	4bc8      	ldr	r3, [pc, #800]	@ (8004cb8 <MS5611_calc+0x338>)
 8004998:	619a      	str	r2, [r3, #24]
	MS5611.TEMP = 2000 + (((int64_t)MS5611.dT * MS5611.C6) / 8388608);
 800499a:	4bc7      	ldr	r3, [pc, #796]	@ (8004cb8 <MS5611_calc+0x338>)
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	17da      	asrs	r2, r3, #31
 80049a0:	4698      	mov	r8, r3
 80049a2:	4691      	mov	r9, r2
 80049a4:	4bc4      	ldr	r3, [pc, #784]	@ (8004cb8 <MS5611_calc+0x338>)
 80049a6:	895b      	ldrh	r3, [r3, #10]
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	2200      	movs	r2, #0
 80049ac:	4618      	mov	r0, r3
 80049ae:	4611      	mov	r1, r2
 80049b0:	fb00 f209 	mul.w	r2, r0, r9
 80049b4:	fb08 f301 	mul.w	r3, r8, r1
 80049b8:	4413      	add	r3, r2
 80049ba:	fba8 4500 	umull	r4, r5, r8, r0
 80049be:	442b      	add	r3, r5
 80049c0:	461d      	mov	r5, r3
 80049c2:	4622      	mov	r2, r4
 80049c4:	462b      	mov	r3, r5
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	da06      	bge.n	80049d8 <MS5611_calc+0x58>
 80049ca:	49bc      	ldr	r1, [pc, #752]	@ (8004cbc <MS5611_calc+0x33c>)
 80049cc:	eb12 0a01 	adds.w	sl, r2, r1
 80049d0:	f143 0b00 	adc.w	fp, r3, #0
 80049d4:	4652      	mov	r2, sl
 80049d6:	465b      	mov	r3, fp
 80049d8:	f04f 0000 	mov.w	r0, #0
 80049dc:	f04f 0100 	mov.w	r1, #0
 80049e0:	0dd0      	lsrs	r0, r2, #23
 80049e2:	ea40 2043 	orr.w	r0, r0, r3, lsl #9
 80049e6:	15d9      	asrs	r1, r3, #23
 80049e8:	4602      	mov	r2, r0
 80049ea:	460b      	mov	r3, r1
 80049ec:	4613      	mov	r3, r2
 80049ee:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80049f2:	461a      	mov	r2, r3
 80049f4:	4bb0      	ldr	r3, [pc, #704]	@ (8004cb8 <MS5611_calc+0x338>)
 80049f6:	61da      	str	r2, [r3, #28]
	Temp = MS5611.TEMP/100.0;
 80049f8:	4baf      	ldr	r3, [pc, #700]	@ (8004cb8 <MS5611_calc+0x338>)
 80049fa:	69db      	ldr	r3, [r3, #28]
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7fb fd91 	bl	8000524 <__aeabi_i2d>
 8004a02:	f04f 0200 	mov.w	r2, #0
 8004a06:	4bae      	ldr	r3, [pc, #696]	@ (8004cc0 <MS5611_calc+0x340>)
 8004a08:	f7fb ff20 	bl	800084c <__aeabi_ddiv>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	460b      	mov	r3, r1
 8004a10:	4610      	mov	r0, r2
 8004a12:	4619      	mov	r1, r3
 8004a14:	f7fc f8e8 	bl	8000be8 <__aeabi_d2f>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	4baa      	ldr	r3, [pc, #680]	@ (8004cc4 <MS5611_calc+0x344>)
 8004a1c:	601a      	str	r2, [r3, #0]

	MS5611.OFF = (int64_t)MS5611.C2*65535 + (int64_t)MS5611.C4*MS5611.dT/128;	//5611
 8004a1e:	4ba6      	ldr	r3, [pc, #664]	@ (8004cb8 <MS5611_calc+0x338>)
 8004a20:	885b      	ldrh	r3, [r3, #2]
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	2200      	movs	r2, #0
 8004a26:	673b      	str	r3, [r7, #112]	@ 0x70
 8004a28:	677a      	str	r2, [r7, #116]	@ 0x74
 8004a2a:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8004a2e:	4622      	mov	r2, r4
 8004a30:	462b      	mov	r3, r5
 8004a32:	f04f 0000 	mov.w	r0, #0
 8004a36:	f04f 0100 	mov.w	r1, #0
 8004a3a:	0419      	lsls	r1, r3, #16
 8004a3c:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 8004a40:	0410      	lsls	r0, r2, #16
 8004a42:	4602      	mov	r2, r0
 8004a44:	460b      	mov	r3, r1
 8004a46:	4621      	mov	r1, r4
 8004a48:	1a51      	subs	r1, r2, r1
 8004a4a:	66b9      	str	r1, [r7, #104]	@ 0x68
 8004a4c:	4629      	mov	r1, r5
 8004a4e:	eb63 0301 	sbc.w	r3, r3, r1
 8004a52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a54:	4b98      	ldr	r3, [pc, #608]	@ (8004cb8 <MS5611_calc+0x338>)
 8004a56:	88db      	ldrh	r3, [r3, #6]
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a5e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004a60:	4b95      	ldr	r3, [pc, #596]	@ (8004cb8 <MS5611_calc+0x338>)
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	17da      	asrs	r2, r3, #31
 8004a66:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a68:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004a6a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004a6e:	462b      	mov	r3, r5
 8004a70:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8004a74:	4642      	mov	r2, r8
 8004a76:	fb02 f203 	mul.w	r2, r2, r3
 8004a7a:	464b      	mov	r3, r9
 8004a7c:	4621      	mov	r1, r4
 8004a7e:	fb01 f303 	mul.w	r3, r1, r3
 8004a82:	4413      	add	r3, r2
 8004a84:	4622      	mov	r2, r4
 8004a86:	4641      	mov	r1, r8
 8004a88:	fba2 1201 	umull	r1, r2, r2, r1
 8004a8c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a90:	460a      	mov	r2, r1
 8004a92:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8004a96:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8004a9a:	4413      	add	r3, r2
 8004a9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004aa0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	da07      	bge.n	8004ab8 <MS5611_calc+0x138>
 8004aa8:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8004aac:	61b9      	str	r1, [r7, #24]
 8004aae:	f143 0300 	adc.w	r3, r3, #0
 8004ab2:	61fb      	str	r3, [r7, #28]
 8004ab4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ab8:	f04f 0000 	mov.w	r0, #0
 8004abc:	f04f 0100 	mov.w	r1, #0
 8004ac0:	09d0      	lsrs	r0, r2, #7
 8004ac2:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 8004ac6:	11d9      	asrs	r1, r3, #7
 8004ac8:	4602      	mov	r2, r0
 8004aca:	460b      	mov	r3, r1
 8004acc:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8004ad0:	4621      	mov	r1, r4
 8004ad2:	1889      	adds	r1, r1, r2
 8004ad4:	6539      	str	r1, [r7, #80]	@ 0x50
 8004ad6:	4629      	mov	r1, r5
 8004ad8:	eb43 0101 	adc.w	r1, r3, r1
 8004adc:	6579      	str	r1, [r7, #84]	@ 0x54
 8004ade:	4b76      	ldr	r3, [pc, #472]	@ (8004cb8 <MS5611_calc+0x338>)
 8004ae0:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004ae4:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
	//MS5611.OFF = (int64_t)MS5611.C2*131072 + (int64_t)MS5611.C4*MS5611.dT/64;	//5607
	MS5611.SENS = (int64_t)MS5611.C1*32768 + (int64_t)MS5611.C3*MS5611.dT/256;	//5611
 8004ae8:	4b73      	ldr	r3, [pc, #460]	@ (8004cb8 <MS5611_calc+0x338>)
 8004aea:	881b      	ldrh	r3, [r3, #0]
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	2200      	movs	r2, #0
 8004af0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004af2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004af4:	f04f 0400 	mov.w	r4, #0
 8004af8:	f04f 0500 	mov.w	r5, #0
 8004afc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004b00:	4613      	mov	r3, r2
 8004b02:	03dd      	lsls	r5, r3, #15
 8004b04:	460b      	mov	r3, r1
 8004b06:	ea45 4553 	orr.w	r5, r5, r3, lsr #17
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	03dc      	lsls	r4, r3, #15
 8004b0e:	4b6a      	ldr	r3, [pc, #424]	@ (8004cb8 <MS5611_calc+0x338>)
 8004b10:	889b      	ldrh	r3, [r3, #4]
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	2200      	movs	r2, #0
 8004b16:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b18:	647a      	str	r2, [r7, #68]	@ 0x44
 8004b1a:	4b67      	ldr	r3, [pc, #412]	@ (8004cb8 <MS5611_calc+0x338>)
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	17da      	asrs	r2, r3, #31
 8004b20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b22:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b24:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004b28:	464b      	mov	r3, r9
 8004b2a:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	@ 0x38
 8004b2e:	4652      	mov	r2, sl
 8004b30:	fb02 f203 	mul.w	r2, r2, r3
 8004b34:	465b      	mov	r3, fp
 8004b36:	4641      	mov	r1, r8
 8004b38:	fb01 f303 	mul.w	r3, r1, r3
 8004b3c:	4413      	add	r3, r2
 8004b3e:	4642      	mov	r2, r8
 8004b40:	4651      	mov	r1, sl
 8004b42:	fba2 1201 	umull	r1, r2, r2, r1
 8004b46:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004b4a:	460a      	mov	r2, r1
 8004b4c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b50:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004b54:	4413      	add	r3, r2
 8004b56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004b5a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	da07      	bge.n	8004b72 <MS5611_calc+0x1f2>
 8004b62:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8004b66:	6139      	str	r1, [r7, #16]
 8004b68:	f143 0300 	adc.w	r3, r3, #0
 8004b6c:	617b      	str	r3, [r7, #20]
 8004b6e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004b72:	f04f 0000 	mov.w	r0, #0
 8004b76:	f04f 0100 	mov.w	r1, #0
 8004b7a:	0a10      	lsrs	r0, r2, #8
 8004b7c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8004b80:	1219      	asrs	r1, r3, #8
 8004b82:	4602      	mov	r2, r0
 8004b84:	460b      	mov	r3, r1
 8004b86:	18a1      	adds	r1, r4, r2
 8004b88:	6339      	str	r1, [r7, #48]	@ 0x30
 8004b8a:	eb45 0303 	adc.w	r3, r5, r3
 8004b8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b90:	4b49      	ldr	r3, [pc, #292]	@ (8004cb8 <MS5611_calc+0x338>)
 8004b92:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004b96:	e9c3 120c 	strd	r1, r2, [r3, #48]	@ 0x30
	//MS5611.SENS = (int64_t)MS5611.C1*65536 + (int64_t)MS5611.C3*MS5611.dT/128;	//5607
	MS5611.P = (MS5611.D1*MS5611.SENS/2097152 - MS5611.OFF)/32768;
 8004b9a:	4b47      	ldr	r3, [pc, #284]	@ (8004cb8 <MS5611_calc+0x338>)
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ba2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ba4:	4b44      	ldr	r3, [pc, #272]	@ (8004cb8 <MS5611_calc+0x338>)
 8004ba6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8004baa:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8004bae:	4629      	mov	r1, r5
 8004bb0:	fb02 f001 	mul.w	r0, r2, r1
 8004bb4:	4621      	mov	r1, r4
 8004bb6:	fb01 f103 	mul.w	r1, r1, r3
 8004bba:	4401      	add	r1, r0
 8004bbc:	4620      	mov	r0, r4
 8004bbe:	fba0 2302 	umull	r2, r3, r0, r2
 8004bc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bc8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bca:	18cb      	adds	r3, r1, r3
 8004bcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004bce:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	da07      	bge.n	8004be6 <MS5611_calc+0x266>
 8004bd6:	493c      	ldr	r1, [pc, #240]	@ (8004cc8 <MS5611_calc+0x348>)
 8004bd8:	1851      	adds	r1, r2, r1
 8004bda:	60b9      	str	r1, [r7, #8]
 8004bdc:	f143 0300 	adc.w	r3, r3, #0
 8004be0:	60fb      	str	r3, [r7, #12]
 8004be2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004be6:	f04f 0000 	mov.w	r0, #0
 8004bea:	f04f 0100 	mov.w	r1, #0
 8004bee:	0d50      	lsrs	r0, r2, #21
 8004bf0:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 8004bf4:	1559      	asrs	r1, r3, #21
 8004bf6:	4b30      	ldr	r3, [pc, #192]	@ (8004cb8 <MS5611_calc+0x338>)
 8004bf8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8004bfc:	1a84      	subs	r4, r0, r2
 8004bfe:	623c      	str	r4, [r7, #32]
 8004c00:	eb61 0303 	sbc.w	r3, r1, r3
 8004c04:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	da08      	bge.n	8004c20 <MS5611_calc+0x2a0>
 8004c0e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8004c12:	1851      	adds	r1, r2, r1
 8004c14:	6039      	str	r1, [r7, #0]
 8004c16:	f143 0300 	adc.w	r3, r3, #0
 8004c1a:	607b      	str	r3, [r7, #4]
 8004c1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c20:	f04f 0000 	mov.w	r0, #0
 8004c24:	f04f 0100 	mov.w	r1, #0
 8004c28:	0bd0      	lsrs	r0, r2, #15
 8004c2a:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8004c2e:	13d9      	asrs	r1, r3, #15
 8004c30:	4602      	mov	r2, r0
 8004c32:	460b      	mov	r3, r1
 8004c34:	4b20      	ldr	r3, [pc, #128]	@ (8004cb8 <MS5611_calc+0x338>)
 8004c36:	621a      	str	r2, [r3, #32]
	Pressure = MS5611.P/100.0;
 8004c38:	4b1f      	ldr	r3, [pc, #124]	@ (8004cb8 <MS5611_calc+0x338>)
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f7fb fc71 	bl	8000524 <__aeabi_i2d>
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	4b1e      	ldr	r3, [pc, #120]	@ (8004cc0 <MS5611_calc+0x340>)
 8004c48:	f7fb fe00 	bl	800084c <__aeabi_ddiv>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4610      	mov	r0, r2
 8004c52:	4619      	mov	r1, r3
 8004c54:	f7fb ffc8 	bl	8000be8 <__aeabi_d2f>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8004ccc <MS5611_calc+0x34c>)
 8004c5c:	6013      	str	r3, [r2, #0]
	Altitude_meas = (1 - pow((Pressure / 1013.25),0.190284)) * 44191.4;
 8004c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8004ccc <MS5611_calc+0x34c>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7fb fc70 	bl	8000548 <__aeabi_f2d>
 8004c68:	a30f      	add	r3, pc, #60	@ (adr r3, 8004ca8 <MS5611_calc+0x328>)
 8004c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6e:	f7fb fded 	bl	800084c <__aeabi_ddiv>
 8004c72:	4602      	mov	r2, r0
 8004c74:	460b      	mov	r3, r1
 8004c76:	ec43 2b17 	vmov	d7, r2, r3
 8004c7a:	ed9f 1b0d 	vldr	d1, [pc, #52]	@ 8004cb0 <MS5611_calc+0x330>
 8004c7e:	eeb0 0a47 	vmov.f32	s0, s14
 8004c82:	eef0 0a67 	vmov.f32	s1, s15
 8004c86:	f006 ff0b 	bl	800baa0 <pow>
 8004c8a:	ec53 2b10 	vmov	r2, r3, d0
 8004c8e:	f04f 0000 	mov.w	r0, #0
 8004c92:	490f      	ldr	r1, [pc, #60]	@ (8004cd0 <MS5611_calc+0x350>)
 8004c94:	f7fb faf8 	bl	8000288 <__aeabi_dsub>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4610      	mov	r0, r2
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	e018      	b.n	8004cd4 <MS5611_calc+0x354>
 8004ca2:	bf00      	nop
 8004ca4:	f3af 8000 	nop.w
 8004ca8:	00000000 	.word	0x00000000
 8004cac:	408faa00 	.word	0x408faa00
 8004cb0:	e279dd3c 	.word	0xe279dd3c
 8004cb4:	3fc85b39 	.word	0x3fc85b39
 8004cb8:	20000550 	.word	0x20000550
 8004cbc:	007fffff 	.word	0x007fffff
 8004cc0:	40590000 	.word	0x40590000
 8004cc4:	200005a8 	.word	0x200005a8
 8004cc8:	001fffff 	.word	0x001fffff
 8004ccc:	200005ac 	.word	0x200005ac
 8004cd0:	3ff00000 	.word	0x3ff00000
 8004cd4:	a30b      	add	r3, pc, #44	@ (adr r3, 8004d04 <MS5611_calc+0x384>)
 8004cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cda:	f7fb fc8d 	bl	80005f8 <__aeabi_dmul>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	4610      	mov	r0, r2
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	f7fb ff7f 	bl	8000be8 <__aeabi_d2f>
 8004cea:	4603      	mov	r3, r0
 8004cec:	4a04      	ldr	r2, [pc, #16]	@ (8004d00 <MS5611_calc+0x380>)
 8004cee:	6013      	str	r3, [r2, #0]

}
 8004cf0:	bf00      	nop
 8004cf2:	3790      	adds	r7, #144	@ 0x90
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cfa:	bf00      	nop
 8004cfc:	f3af 8000 	nop.w
 8004d00:	200005b0 	.word	0x200005b0
 8004d04:	cccccccd 	.word	0xcccccccd
 8004d08:	40e593ec 	.word	0x40e593ec

08004d0c <SPI1_Write8>:
//
// 8-bit veri yazma
void SPI1_Write8(uint8_t data) {
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	4603      	mov	r3, r0
 8004d14:	71fb      	strb	r3, [r7, #7]
    while (!LL_SPI_IsActiveFlag_TXE(SPI1))
 8004d16:	bf00      	nop
 8004d18:	480c      	ldr	r0, [pc, #48]	@ (8004d4c <SPI1_Write8+0x40>)
 8004d1a:	f7fe fbf3 	bl	8003504 <LL_SPI_IsActiveFlag_TXE>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0f9      	beq.n	8004d18 <SPI1_Write8+0xc>
        ;
    LL_SPI_TransmitData8(SPI1, data);
 8004d24:	79fb      	ldrb	r3, [r7, #7]
 8004d26:	4619      	mov	r1, r3
 8004d28:	4808      	ldr	r0, [pc, #32]	@ (8004d4c <SPI1_Write8+0x40>)
 8004d2a:	f7fe fc0c 	bl	8003546 <LL_SPI_TransmitData8>
    while (!LL_SPI_IsActiveFlag_RXNE(SPI1))
 8004d2e:	bf00      	nop
 8004d30:	4806      	ldr	r0, [pc, #24]	@ (8004d4c <SPI1_Write8+0x40>)
 8004d32:	f7fe fbd4 	bl	80034de <LL_SPI_IsActiveFlag_RXNE>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d0f9      	beq.n	8004d30 <SPI1_Write8+0x24>
        ;
    LL_SPI_ReceiveData8(SPI1);
 8004d3c:	4803      	ldr	r0, [pc, #12]	@ (8004d4c <SPI1_Write8+0x40>)
 8004d3e:	f7fe fbf4 	bl	800352a <LL_SPI_ReceiveData8>
}
 8004d42:	bf00      	nop
 8004d44:	3708      	adds	r7, #8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	40013000 	.word	0x40013000

08004d50 <SPI1_Read8>:

// 8-bit veri okuma
uint8_t SPI1_Read8(void) {
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0
    while (!LL_SPI_IsActiveFlag_TXE(SPI1))
 8004d54:	bf00      	nop
 8004d56:	480b      	ldr	r0, [pc, #44]	@ (8004d84 <SPI1_Read8+0x34>)
 8004d58:	f7fe fbd4 	bl	8003504 <LL_SPI_IsActiveFlag_TXE>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d0f9      	beq.n	8004d56 <SPI1_Read8+0x6>
        ;
    LL_SPI_TransmitData8(SPI1, 0xFF);
 8004d62:	21ff      	movs	r1, #255	@ 0xff
 8004d64:	4807      	ldr	r0, [pc, #28]	@ (8004d84 <SPI1_Read8+0x34>)
 8004d66:	f7fe fbee 	bl	8003546 <LL_SPI_TransmitData8>
    while (!LL_SPI_IsActiveFlag_RXNE(SPI1))
 8004d6a:	bf00      	nop
 8004d6c:	4805      	ldr	r0, [pc, #20]	@ (8004d84 <SPI1_Read8+0x34>)
 8004d6e:	f7fe fbb6 	bl	80034de <LL_SPI_IsActiveFlag_RXNE>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d0f9      	beq.n	8004d6c <SPI1_Read8+0x1c>
        ;
    return LL_SPI_ReceiveData8(SPI1);
 8004d78:	4802      	ldr	r0, [pc, #8]	@ (8004d84 <SPI1_Read8+0x34>)
 8004d7a:	f7fe fbd6 	bl	800352a <LL_SPI_ReceiveData8>
 8004d7e:	4603      	mov	r3, r0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	40013000 	.word	0x40013000

08004d88 <Buzzer>:
uint32_t map( long A , long B , long C , long D, long E)
{
	return ( A - B) * (E - D ) / (C - B )+ D ;
}

void Buzzer(){
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004d92:	482b      	ldr	r0, [pc, #172]	@ (8004e40 <Buzzer+0xb8>)
 8004d94:	f001 f9e4 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(300);
 8004d98:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004d9c:	f000 fe94 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, RESET);
 8004da0:	2200      	movs	r2, #0
 8004da2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004da6:	4826      	ldr	r0, [pc, #152]	@ (8004e40 <Buzzer+0xb8>)
 8004da8:	f001 f9da 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8004dac:	2064      	movs	r0, #100	@ 0x64
 8004dae:	f000 fe8b 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 8004db2:	2201      	movs	r2, #1
 8004db4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004db8:	4821      	ldr	r0, [pc, #132]	@ (8004e40 <Buzzer+0xb8>)
 8004dba:	f001 f9d1 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(150);
 8004dbe:	2096      	movs	r0, #150	@ 0x96
 8004dc0:	f000 fe82 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, RESET);
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004dca:	481d      	ldr	r0, [pc, #116]	@ (8004e40 <Buzzer+0xb8>)
 8004dcc:	f001 f9c8 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8004dd0:	2064      	movs	r0, #100	@ 0x64
 8004dd2:	f000 fe79 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004ddc:	4818      	ldr	r0, [pc, #96]	@ (8004e40 <Buzzer+0xb8>)
 8004dde:	f001 f9bf 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8004de2:	2064      	movs	r0, #100	@ 0x64
 8004de4:	f000 fe70 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, RESET);
 8004de8:	2200      	movs	r2, #0
 8004dea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004dee:	4814      	ldr	r0, [pc, #80]	@ (8004e40 <Buzzer+0xb8>)
 8004df0:	f001 f9b6 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8004df4:	2064      	movs	r0, #100	@ 0x64
 8004df6:	f000 fe67 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004e00:	480f      	ldr	r0, [pc, #60]	@ (8004e40 <Buzzer+0xb8>)
 8004e02:	f001 f9ad 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8004e06:	2064      	movs	r0, #100	@ 0x64
 8004e08:	f000 fe5e 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, RESET);
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004e12:	480b      	ldr	r0, [pc, #44]	@ (8004e40 <Buzzer+0xb8>)
 8004e14:	f001 f9a4 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8004e18:	2064      	movs	r0, #100	@ 0x64
 8004e1a:	f000 fe55 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004e24:	4806      	ldr	r0, [pc, #24]	@ (8004e40 <Buzzer+0xb8>)
 8004e26:	f001 f99b 	bl	8006160 <HAL_GPIO_WritePin>
	  HAL_Delay(250);
 8004e2a:	20fa      	movs	r0, #250	@ 0xfa
 8004e2c:	f000 fe4c 	bl	8005ac8 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, RESET);
 8004e30:	2200      	movs	r2, #0
 8004e32:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004e36:	4802      	ldr	r0, [pc, #8]	@ (8004e40 <Buzzer+0xb8>)
 8004e38:	f001 f992 	bl	8006160 <HAL_GPIO_WritePin>
}
 8004e3c:	bf00      	nop
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	40020800 	.word	0x40020800

08004e44 <_write>:

int _write(int file , char*p, int len)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
//	{
//		//HAL_UART_Transmit(huart, *(p+i), Size, Timeout)
//	}


	return len;
 8004e50:	687b      	ldr	r3, [r7, #4]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3714      	adds	r7, #20
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
	...

08004e60 <send>:

}


void send()
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	af00      	add	r7, sp, #0

	 Tx_Buff[0] = 0x0;
 8004e64:	4b4a      	ldr	r3, [pc, #296]	@ (8004f90 <send+0x130>)
 8004e66:	2200      	movs	r2, #0
 8004e68:	701a      	strb	r2, [r3, #0]
	 Tx_Buff[1] = 0x1;
 8004e6a:	4b49      	ldr	r3, [pc, #292]	@ (8004f90 <send+0x130>)
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	705a      	strb	r2, [r3, #1]
	 Tx_Buff[2] = 0x17;
 8004e70:	4b47      	ldr	r3, [pc, #284]	@ (8004f90 <send+0x130>)
 8004e72:	2217      	movs	r2, #23
 8004e74:	709a      	strb	r2, [r3, #2]

	 converter.f =BNO080_Yaw ;
 8004e76:	4b47      	ldr	r3, [pc, #284]	@ (8004f94 <send+0x134>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a47      	ldr	r2, [pc, #284]	@ (8004f98 <send+0x138>)
 8004e7c:	6013      	str	r3, [r2, #0]

	 Tx_Buff[3]=converter.b[0];
 8004e7e:	4b46      	ldr	r3, [pc, #280]	@ (8004f98 <send+0x138>)
 8004e80:	781a      	ldrb	r2, [r3, #0]
 8004e82:	4b43      	ldr	r3, [pc, #268]	@ (8004f90 <send+0x130>)
 8004e84:	70da      	strb	r2, [r3, #3]
	 Tx_Buff[4]=converter.b[1];
 8004e86:	4b44      	ldr	r3, [pc, #272]	@ (8004f98 <send+0x138>)
 8004e88:	785a      	ldrb	r2, [r3, #1]
 8004e8a:	4b41      	ldr	r3, [pc, #260]	@ (8004f90 <send+0x130>)
 8004e8c:	711a      	strb	r2, [r3, #4]
	 Tx_Buff[5]=converter.b[2];
 8004e8e:	4b42      	ldr	r3, [pc, #264]	@ (8004f98 <send+0x138>)
 8004e90:	789a      	ldrb	r2, [r3, #2]
 8004e92:	4b3f      	ldr	r3, [pc, #252]	@ (8004f90 <send+0x130>)
 8004e94:	715a      	strb	r2, [r3, #5]
	 Tx_Buff[6]=converter.b[3];
 8004e96:	4b40      	ldr	r3, [pc, #256]	@ (8004f98 <send+0x138>)
 8004e98:	78da      	ldrb	r2, [r3, #3]
 8004e9a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f90 <send+0x130>)
 8004e9c:	719a      	strb	r2, [r3, #6]

	 converter.f =BNO080_Roll ;
 8004e9e:	4b3f      	ldr	r3, [pc, #252]	@ (8004f9c <send+0x13c>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a3d      	ldr	r2, [pc, #244]	@ (8004f98 <send+0x138>)
 8004ea4:	6013      	str	r3, [r2, #0]

	 Tx_Buff[7]=converter.b[0];
 8004ea6:	4b3c      	ldr	r3, [pc, #240]	@ (8004f98 <send+0x138>)
 8004ea8:	781a      	ldrb	r2, [r3, #0]
 8004eaa:	4b39      	ldr	r3, [pc, #228]	@ (8004f90 <send+0x130>)
 8004eac:	71da      	strb	r2, [r3, #7]
	 Tx_Buff[8]=converter.b[1];
 8004eae:	4b3a      	ldr	r3, [pc, #232]	@ (8004f98 <send+0x138>)
 8004eb0:	785a      	ldrb	r2, [r3, #1]
 8004eb2:	4b37      	ldr	r3, [pc, #220]	@ (8004f90 <send+0x130>)
 8004eb4:	721a      	strb	r2, [r3, #8]
	 Tx_Buff[9]=converter.b[2];
 8004eb6:	4b38      	ldr	r3, [pc, #224]	@ (8004f98 <send+0x138>)
 8004eb8:	789a      	ldrb	r2, [r3, #2]
 8004eba:	4b35      	ldr	r3, [pc, #212]	@ (8004f90 <send+0x130>)
 8004ebc:	725a      	strb	r2, [r3, #9]
	 Tx_Buff[10]=converter.b[3];
 8004ebe:	4b36      	ldr	r3, [pc, #216]	@ (8004f98 <send+0x138>)
 8004ec0:	78da      	ldrb	r2, [r3, #3]
 8004ec2:	4b33      	ldr	r3, [pc, #204]	@ (8004f90 <send+0x130>)
 8004ec4:	729a      	strb	r2, [r3, #10]

	 converter.f =BNO080_Pitch ;
 8004ec6:	4b36      	ldr	r3, [pc, #216]	@ (8004fa0 <send+0x140>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a33      	ldr	r2, [pc, #204]	@ (8004f98 <send+0x138>)
 8004ecc:	6013      	str	r3, [r2, #0]

	 Tx_Buff[11]=converter.b[0];
 8004ece:	4b32      	ldr	r3, [pc, #200]	@ (8004f98 <send+0x138>)
 8004ed0:	781a      	ldrb	r2, [r3, #0]
 8004ed2:	4b2f      	ldr	r3, [pc, #188]	@ (8004f90 <send+0x130>)
 8004ed4:	72da      	strb	r2, [r3, #11]
	 Tx_Buff[12]=converter.b[1];
 8004ed6:	4b30      	ldr	r3, [pc, #192]	@ (8004f98 <send+0x138>)
 8004ed8:	785a      	ldrb	r2, [r3, #1]
 8004eda:	4b2d      	ldr	r3, [pc, #180]	@ (8004f90 <send+0x130>)
 8004edc:	731a      	strb	r2, [r3, #12]
	 Tx_Buff[13]=converter.b[2];
 8004ede:	4b2e      	ldr	r3, [pc, #184]	@ (8004f98 <send+0x138>)
 8004ee0:	789a      	ldrb	r2, [r3, #2]
 8004ee2:	4b2b      	ldr	r3, [pc, #172]	@ (8004f90 <send+0x130>)
 8004ee4:	735a      	strb	r2, [r3, #13]
	 Tx_Buff[14]=converter.b[3];
 8004ee6:	4b2c      	ldr	r3, [pc, #176]	@ (8004f98 <send+0x138>)
 8004ee8:	78da      	ldrb	r2, [r3, #3]
 8004eea:	4b29      	ldr	r3, [pc, #164]	@ (8004f90 <send+0x130>)
 8004eec:	739a      	strb	r2, [r3, #14]

	 converter.f = gps.latitude ;
 8004eee:	4b2d      	ldr	r3, [pc, #180]	@ (8004fa4 <send+0x144>)
 8004ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef4:	4610      	mov	r0, r2
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	f7fb fe76 	bl	8000be8 <__aeabi_d2f>
 8004efc:	4603      	mov	r3, r0
 8004efe:	4a26      	ldr	r2, [pc, #152]	@ (8004f98 <send+0x138>)
 8004f00:	6013      	str	r3, [r2, #0]

	 Tx_Buff[15]=converter.b[0];
 8004f02:	4b25      	ldr	r3, [pc, #148]	@ (8004f98 <send+0x138>)
 8004f04:	781a      	ldrb	r2, [r3, #0]
 8004f06:	4b22      	ldr	r3, [pc, #136]	@ (8004f90 <send+0x130>)
 8004f08:	73da      	strb	r2, [r3, #15]
	 Tx_Buff[16]=converter.b[1];
 8004f0a:	4b23      	ldr	r3, [pc, #140]	@ (8004f98 <send+0x138>)
 8004f0c:	785a      	ldrb	r2, [r3, #1]
 8004f0e:	4b20      	ldr	r3, [pc, #128]	@ (8004f90 <send+0x130>)
 8004f10:	741a      	strb	r2, [r3, #16]
	 Tx_Buff[17]=converter.b[2];
 8004f12:	4b21      	ldr	r3, [pc, #132]	@ (8004f98 <send+0x138>)
 8004f14:	789a      	ldrb	r2, [r3, #2]
 8004f16:	4b1e      	ldr	r3, [pc, #120]	@ (8004f90 <send+0x130>)
 8004f18:	745a      	strb	r2, [r3, #17]
	 Tx_Buff[18]=converter.b[3];
 8004f1a:	4b1f      	ldr	r3, [pc, #124]	@ (8004f98 <send+0x138>)
 8004f1c:	78da      	ldrb	r2, [r3, #3]
 8004f1e:	4b1c      	ldr	r3, [pc, #112]	@ (8004f90 <send+0x130>)
 8004f20:	749a      	strb	r2, [r3, #18]

	 converter.f = gps.longitude;
 8004f22:	4b20      	ldr	r3, [pc, #128]	@ (8004fa4 <send+0x144>)
 8004f24:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004f28:	4610      	mov	r0, r2
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	f7fb fe5c 	bl	8000be8 <__aeabi_d2f>
 8004f30:	4603      	mov	r3, r0
 8004f32:	4a19      	ldr	r2, [pc, #100]	@ (8004f98 <send+0x138>)
 8004f34:	6013      	str	r3, [r2, #0]

	 Tx_Buff[19]=converter.b[0];
 8004f36:	4b18      	ldr	r3, [pc, #96]	@ (8004f98 <send+0x138>)
 8004f38:	781a      	ldrb	r2, [r3, #0]
 8004f3a:	4b15      	ldr	r3, [pc, #84]	@ (8004f90 <send+0x130>)
 8004f3c:	74da      	strb	r2, [r3, #19]
	 Tx_Buff[20]=converter.b[1];
 8004f3e:	4b16      	ldr	r3, [pc, #88]	@ (8004f98 <send+0x138>)
 8004f40:	785a      	ldrb	r2, [r3, #1]
 8004f42:	4b13      	ldr	r3, [pc, #76]	@ (8004f90 <send+0x130>)
 8004f44:	751a      	strb	r2, [r3, #20]
	 Tx_Buff[21]=converter.b[2];
 8004f46:	4b14      	ldr	r3, [pc, #80]	@ (8004f98 <send+0x138>)
 8004f48:	789a      	ldrb	r2, [r3, #2]
 8004f4a:	4b11      	ldr	r3, [pc, #68]	@ (8004f90 <send+0x130>)
 8004f4c:	755a      	strb	r2, [r3, #21]
	 Tx_Buff[22]=converter.b[3];
 8004f4e:	4b12      	ldr	r3, [pc, #72]	@ (8004f98 <send+0x138>)
 8004f50:	78da      	ldrb	r2, [r3, #3]
 8004f52:	4b0f      	ldr	r3, [pc, #60]	@ (8004f90 <send+0x130>)
 8004f54:	759a      	strb	r2, [r3, #22]

	 converter.f = 31.1;
 8004f56:	4b10      	ldr	r3, [pc, #64]	@ (8004f98 <send+0x138>)
 8004f58:	4a13      	ldr	r2, [pc, #76]	@ (8004fa8 <send+0x148>)
 8004f5a:	601a      	str	r2, [r3, #0]

	Tx_Buff[23]=converter.b[0];
 8004f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8004f98 <send+0x138>)
 8004f5e:	781a      	ldrb	r2, [r3, #0]
 8004f60:	4b0b      	ldr	r3, [pc, #44]	@ (8004f90 <send+0x130>)
 8004f62:	75da      	strb	r2, [r3, #23]
	Tx_Buff[24]=converter.b[1];
 8004f64:	4b0c      	ldr	r3, [pc, #48]	@ (8004f98 <send+0x138>)
 8004f66:	785a      	ldrb	r2, [r3, #1]
 8004f68:	4b09      	ldr	r3, [pc, #36]	@ (8004f90 <send+0x130>)
 8004f6a:	761a      	strb	r2, [r3, #24]
	Tx_Buff[25]=converter.b[2];
 8004f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f98 <send+0x138>)
 8004f6e:	789a      	ldrb	r2, [r3, #2]
 8004f70:	4b07      	ldr	r3, [pc, #28]	@ (8004f90 <send+0x130>)
 8004f72:	765a      	strb	r2, [r3, #25]
	Tx_Buff[26]=converter.b[3];
 8004f74:	4b08      	ldr	r3, [pc, #32]	@ (8004f98 <send+0x138>)
 8004f76:	78da      	ldrb	r2, [r3, #3]
 8004f78:	4b05      	ldr	r3, [pc, #20]	@ (8004f90 <send+0x130>)
 8004f7a:	769a      	strb	r2, [r3, #26]
	 Tx_Buff[27]='\n';
 8004f7c:	4b04      	ldr	r3, [pc, #16]	@ (8004f90 <send+0x130>)
 8004f7e:	220a      	movs	r2, #10
 8004f80:	76da      	strb	r2, [r3, #27]


	//HAL_UART_Transmit(&huart6, &Low_Addr, 1, 100);
	//HAL_UART_Transmit(&huart6, &High_Addr, 1, 100);
	//HAL_UART_Transmit(&huart6, &CH, 1, 100);
	HAL_UART_Transmit_IT(&huart6, Tx_Buff, sizeof(Tx_Buff));
 8004f82:	221c      	movs	r2, #28
 8004f84:	4902      	ldr	r1, [pc, #8]	@ (8004f90 <send+0x130>)
 8004f86:	4809      	ldr	r0, [pc, #36]	@ (8004fac <send+0x14c>)
 8004f88:	f002 fdc7 	bl	8007b1a <HAL_UART_Transmit_IT>

	//HAL_UART_Transmit_IT(&huart6, Tx_Buff, 11);

}
 8004f8c:	bf00      	nop
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	200006a8 	.word	0x200006a8
 8004f94:	20000484 	.word	0x20000484
 8004f98:	20000588 	.word	0x20000588
 8004f9c:	2000047c 	.word	0x2000047c
 8004fa0:	20000480 	.word	0x20000480
 8004fa4:	20000488 	.word	0x20000488
 8004fa8:	41f8cccd 	.word	0x41f8cccd
 8004fac:	20000828 	.word	0x20000828

08004fb0 <iBus_isActiveFailsafe>:

unsigned char iBus_isActiveFailsafe(FSiA6B_iBus* iBus)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
	return iBus->FailSafe != 0;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	7d1b      	ldrb	r3, [r3, #20]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	bf14      	ite	ne
 8004fc0:	2301      	movne	r3, #1
 8004fc2:	2300      	moveq	r3, #0
 8004fc4:	b2db      	uxtb	r3, r3
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
	...

08004fd4 <PID_Coef_Config>:


void PID_Coef_Config(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0



	  roll.in.kd = 0.15;
 8004fd8:	4b23      	ldr	r3, [pc, #140]	@ (8005068 <PID_Coef_Config+0x94>)
 8004fda:	4a24      	ldr	r2, [pc, #144]	@ (800506c <PID_Coef_Config+0x98>)
 8004fdc:	609a      	str	r2, [r3, #8]
	  roll.in.kp = 2;
 8004fde:	4b22      	ldr	r3, [pc, #136]	@ (8005068 <PID_Coef_Config+0x94>)
 8004fe0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004fe4:	601a      	str	r2, [r3, #0]
	  roll.in.ki = 0.3;
 8004fe6:	4b20      	ldr	r3, [pc, #128]	@ (8005068 <PID_Coef_Config+0x94>)
 8004fe8:	4a21      	ldr	r2, [pc, #132]	@ (8005070 <PID_Coef_Config+0x9c>)
 8004fea:	605a      	str	r2, [r3, #4]

	  roll.out.kd = 4.5;
 8004fec:	4b1e      	ldr	r3, [pc, #120]	@ (8005068 <PID_Coef_Config+0x94>)
 8004fee:	4a21      	ldr	r2, [pc, #132]	@ (8005074 <PID_Coef_Config+0xa0>)
 8004ff0:	641a      	str	r2, [r3, #64]	@ 0x40
	  roll.out.kp = 15;
 8004ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8005068 <PID_Coef_Config+0x94>)
 8004ff4:	4a20      	ldr	r2, [pc, #128]	@ (8005078 <PID_Coef_Config+0xa4>)
 8004ff6:	639a      	str	r2, [r3, #56]	@ 0x38
	  roll.out.ki =3.5;
 8004ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8005068 <PID_Coef_Config+0x94>)
 8004ffa:	4a20      	ldr	r2, [pc, #128]	@ (800507c <PID_Coef_Config+0xa8>)
 8004ffc:	63da      	str	r2, [r3, #60]	@ 0x3c

	  pitch.in.kd = 0.15;
 8004ffe:	4b20      	ldr	r3, [pc, #128]	@ (8005080 <PID_Coef_Config+0xac>)
 8005000:	4a1a      	ldr	r2, [pc, #104]	@ (800506c <PID_Coef_Config+0x98>)
 8005002:	609a      	str	r2, [r3, #8]
	  pitch.in.kp = 2;
 8005004:	4b1e      	ldr	r3, [pc, #120]	@ (8005080 <PID_Coef_Config+0xac>)
 8005006:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800500a:	601a      	str	r2, [r3, #0]
	  pitch.in.ki = 0.3;
 800500c:	4b1c      	ldr	r3, [pc, #112]	@ (8005080 <PID_Coef_Config+0xac>)
 800500e:	4a18      	ldr	r2, [pc, #96]	@ (8005070 <PID_Coef_Config+0x9c>)
 8005010:	605a      	str	r2, [r3, #4]

	  pitch.out.kd = 4.5;
 8005012:	4b1b      	ldr	r3, [pc, #108]	@ (8005080 <PID_Coef_Config+0xac>)
 8005014:	4a17      	ldr	r2, [pc, #92]	@ (8005074 <PID_Coef_Config+0xa0>)
 8005016:	641a      	str	r2, [r3, #64]	@ 0x40
	  pitch.out.kp = 15;
 8005018:	4b19      	ldr	r3, [pc, #100]	@ (8005080 <PID_Coef_Config+0xac>)
 800501a:	4a17      	ldr	r2, [pc, #92]	@ (8005078 <PID_Coef_Config+0xa4>)
 800501c:	639a      	str	r2, [r3, #56]	@ 0x38
	  pitch.out.ki = 3.5;
 800501e:	4b18      	ldr	r3, [pc, #96]	@ (8005080 <PID_Coef_Config+0xac>)
 8005020:	4a16      	ldr	r2, [pc, #88]	@ (800507c <PID_Coef_Config+0xa8>)
 8005022:	63da      	str	r2, [r3, #60]	@ 0x3c

	//
	  yaw_heading.kd = 15.0;
 8005024:	4b17      	ldr	r3, [pc, #92]	@ (8005084 <PID_Coef_Config+0xb0>)
 8005026:	4a14      	ldr	r2, [pc, #80]	@ (8005078 <PID_Coef_Config+0xa4>)
 8005028:	609a      	str	r2, [r3, #8]
	  yaw_heading.kp = 30;
 800502a:	4b16      	ldr	r3, [pc, #88]	@ (8005084 <PID_Coef_Config+0xb0>)
 800502c:	4a16      	ldr	r2, [pc, #88]	@ (8005088 <PID_Coef_Config+0xb4>)
 800502e:	601a      	str	r2, [r3, #0]
	  yaw_heading.ki =0.0001;
 8005030:	4b14      	ldr	r3, [pc, #80]	@ (8005084 <PID_Coef_Config+0xb0>)
 8005032:	4a16      	ldr	r2, [pc, #88]	@ (800508c <PID_Coef_Config+0xb8>)
 8005034:	605a      	str	r2, [r3, #4]

	  yaw_rate.kd = 0.05;
 8005036:	4b16      	ldr	r3, [pc, #88]	@ (8005090 <PID_Coef_Config+0xbc>)
 8005038:	4a16      	ldr	r2, [pc, #88]	@ (8005094 <PID_Coef_Config+0xc0>)
 800503a:	609a      	str	r2, [r3, #8]
	  yaw_rate.kp = 4;
 800503c:	4b14      	ldr	r3, [pc, #80]	@ (8005090 <PID_Coef_Config+0xbc>)
 800503e:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8005042:	601a      	str	r2, [r3, #0]
	  yaw_rate.ki = 0.0;
 8005044:	4b12      	ldr	r3, [pc, #72]	@ (8005090 <PID_Coef_Config+0xbc>)
 8005046:	f04f 0200 	mov.w	r2, #0
 800504a:	605a      	str	r2, [r3, #4]

	  altitude.kd = 0.01;
 800504c:	4b12      	ldr	r3, [pc, #72]	@ (8005098 <PID_Coef_Config+0xc4>)
 800504e:	4a13      	ldr	r2, [pc, #76]	@ (800509c <PID_Coef_Config+0xc8>)
 8005050:	609a      	str	r2, [r3, #8]
	  altitude.kp = 3;
 8005052:	4b11      	ldr	r3, [pc, #68]	@ (8005098 <PID_Coef_Config+0xc4>)
 8005054:	4a12      	ldr	r2, [pc, #72]	@ (80050a0 <PID_Coef_Config+0xcc>)
 8005056:	601a      	str	r2, [r3, #0]
	  altitude.ki = 0.001;
 8005058:	4b0f      	ldr	r3, [pc, #60]	@ (8005098 <PID_Coef_Config+0xc4>)
 800505a:	4a12      	ldr	r2, [pc, #72]	@ (80050a4 <PID_Coef_Config+0xd0>)
 800505c:	605a      	str	r2, [r3, #4]
}
 800505e:	bf00      	nop
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr
 8005068:	200002f4 	.word	0x200002f4
 800506c:	3e19999a 	.word	0x3e19999a
 8005070:	3e99999a 	.word	0x3e99999a
 8005074:	40900000 	.word	0x40900000
 8005078:	41700000 	.word	0x41700000
 800507c:	40600000 	.word	0x40600000
 8005080:	20000364 	.word	0x20000364
 8005084:	200003d4 	.word	0x200003d4
 8005088:	41f00000 	.word	0x41f00000
 800508c:	38d1b717 	.word	0x38d1b717
 8005090:	2000040c 	.word	0x2000040c
 8005094:	3d4ccccd 	.word	0x3d4ccccd
 8005098:	20000444 	.word	0x20000444
 800509c:	3c23d70a 	.word	0x3c23d70a
 80050a0:	40400000 	.word	0x40400000
 80050a4:	3a83126f 	.word	0x3a83126f

080050a8 <PID_CONFIG_LORA>:

void PID_CONFIG_LORA()
{
 80050a8:	b480      	push	{r7}
 80050aa:	af00      	add	r7, sp, #0
	converter.b[0] = rx_buffer_PID[0];
 80050ac:	4b99      	ldr	r3, [pc, #612]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80050ae:	781a      	ldrb	r2, [r3, #0]
 80050b0:	4b99      	ldr	r3, [pc, #612]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80050b2:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[1];
 80050b4:	4b97      	ldr	r3, [pc, #604]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80050b6:	785a      	ldrb	r2, [r3, #1]
 80050b8:	4b97      	ldr	r3, [pc, #604]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80050ba:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[2];
 80050bc:	4b95      	ldr	r3, [pc, #596]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80050be:	789a      	ldrb	r2, [r3, #2]
 80050c0:	4b95      	ldr	r3, [pc, #596]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80050c2:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[3];
 80050c4:	4b93      	ldr	r3, [pc, #588]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80050c6:	78da      	ldrb	r2, [r3, #3]
 80050c8:	4b93      	ldr	r3, [pc, #588]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80050ca:	70da      	strb	r2, [r3, #3]
	roll.in.kd = converter.f;
 80050cc:	4b92      	ldr	r3, [pc, #584]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a92      	ldr	r2, [pc, #584]	@ (800531c <PID_CONFIG_LORA+0x274>)
 80050d2:	6093      	str	r3, [r2, #8]

	converter.b[0] = rx_buffer_PID[4];
 80050d4:	4b8f      	ldr	r3, [pc, #572]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80050d6:	791a      	ldrb	r2, [r3, #4]
 80050d8:	4b8f      	ldr	r3, [pc, #572]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80050da:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[5];
 80050dc:	4b8d      	ldr	r3, [pc, #564]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80050de:	795a      	ldrb	r2, [r3, #5]
 80050e0:	4b8d      	ldr	r3, [pc, #564]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80050e2:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[6];
 80050e4:	4b8b      	ldr	r3, [pc, #556]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80050e6:	799a      	ldrb	r2, [r3, #6]
 80050e8:	4b8b      	ldr	r3, [pc, #556]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80050ea:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[7];
 80050ec:	4b89      	ldr	r3, [pc, #548]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80050ee:	79da      	ldrb	r2, [r3, #7]
 80050f0:	4b89      	ldr	r3, [pc, #548]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80050f2:	70da      	strb	r2, [r3, #3]
	roll.in.ki = converter.f;
 80050f4:	4b88      	ldr	r3, [pc, #544]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a88      	ldr	r2, [pc, #544]	@ (800531c <PID_CONFIG_LORA+0x274>)
 80050fa:	6053      	str	r3, [r2, #4]

	converter.b[0] = rx_buffer_PID[8];
 80050fc:	4b85      	ldr	r3, [pc, #532]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80050fe:	7a1a      	ldrb	r2, [r3, #8]
 8005100:	4b85      	ldr	r3, [pc, #532]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005102:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[9];
 8005104:	4b83      	ldr	r3, [pc, #524]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005106:	7a5a      	ldrb	r2, [r3, #9]
 8005108:	4b83      	ldr	r3, [pc, #524]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800510a:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[10];
 800510c:	4b81      	ldr	r3, [pc, #516]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800510e:	7a9a      	ldrb	r2, [r3, #10]
 8005110:	4b81      	ldr	r3, [pc, #516]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005112:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[11];
 8005114:	4b7f      	ldr	r3, [pc, #508]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005116:	7ada      	ldrb	r2, [r3, #11]
 8005118:	4b7f      	ldr	r3, [pc, #508]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800511a:	70da      	strb	r2, [r3, #3]
	roll.in.kp = converter.f;
 800511c:	4b7e      	ldr	r3, [pc, #504]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a7e      	ldr	r2, [pc, #504]	@ (800531c <PID_CONFIG_LORA+0x274>)
 8005122:	6013      	str	r3, [r2, #0]

	converter.b[0] = rx_buffer_PID[12];
 8005124:	4b7b      	ldr	r3, [pc, #492]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005126:	7b1a      	ldrb	r2, [r3, #12]
 8005128:	4b7b      	ldr	r3, [pc, #492]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800512a:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[13];
 800512c:	4b79      	ldr	r3, [pc, #484]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800512e:	7b5a      	ldrb	r2, [r3, #13]
 8005130:	4b79      	ldr	r3, [pc, #484]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005132:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[14];
 8005134:	4b77      	ldr	r3, [pc, #476]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005136:	7b9a      	ldrb	r2, [r3, #14]
 8005138:	4b77      	ldr	r3, [pc, #476]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800513a:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[15];
 800513c:	4b75      	ldr	r3, [pc, #468]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800513e:	7bda      	ldrb	r2, [r3, #15]
 8005140:	4b75      	ldr	r3, [pc, #468]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005142:	70da      	strb	r2, [r3, #3]
	roll.out.kd = converter.f;
 8005144:	4b74      	ldr	r3, [pc, #464]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a74      	ldr	r2, [pc, #464]	@ (800531c <PID_CONFIG_LORA+0x274>)
 800514a:	6413      	str	r3, [r2, #64]	@ 0x40

	converter.b[0] = rx_buffer_PID[16];
 800514c:	4b71      	ldr	r3, [pc, #452]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800514e:	7c1a      	ldrb	r2, [r3, #16]
 8005150:	4b71      	ldr	r3, [pc, #452]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005152:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[17];
 8005154:	4b6f      	ldr	r3, [pc, #444]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005156:	7c5a      	ldrb	r2, [r3, #17]
 8005158:	4b6f      	ldr	r3, [pc, #444]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800515a:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[18];
 800515c:	4b6d      	ldr	r3, [pc, #436]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800515e:	7c9a      	ldrb	r2, [r3, #18]
 8005160:	4b6d      	ldr	r3, [pc, #436]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005162:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[19];
 8005164:	4b6b      	ldr	r3, [pc, #428]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005166:	7cda      	ldrb	r2, [r3, #19]
 8005168:	4b6b      	ldr	r3, [pc, #428]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800516a:	70da      	strb	r2, [r3, #3]
	roll.out.ki = converter.f;
 800516c:	4b6a      	ldr	r3, [pc, #424]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a6a      	ldr	r2, [pc, #424]	@ (800531c <PID_CONFIG_LORA+0x274>)
 8005172:	63d3      	str	r3, [r2, #60]	@ 0x3c

	converter.b[0] = rx_buffer_PID[20];
 8005174:	4b67      	ldr	r3, [pc, #412]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005176:	7d1a      	ldrb	r2, [r3, #20]
 8005178:	4b67      	ldr	r3, [pc, #412]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800517a:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[21];
 800517c:	4b65      	ldr	r3, [pc, #404]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800517e:	7d5a      	ldrb	r2, [r3, #21]
 8005180:	4b65      	ldr	r3, [pc, #404]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005182:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[22];
 8005184:	4b63      	ldr	r3, [pc, #396]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005186:	7d9a      	ldrb	r2, [r3, #22]
 8005188:	4b63      	ldr	r3, [pc, #396]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800518a:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[23];
 800518c:	4b61      	ldr	r3, [pc, #388]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800518e:	7dda      	ldrb	r2, [r3, #23]
 8005190:	4b61      	ldr	r3, [pc, #388]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005192:	70da      	strb	r2, [r3, #3]
	roll.out.kp = converter.f;
 8005194:	4b60      	ldr	r3, [pc, #384]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a60      	ldr	r2, [pc, #384]	@ (800531c <PID_CONFIG_LORA+0x274>)
 800519a:	6393      	str	r3, [r2, #56]	@ 0x38

	converter.b[0] = rx_buffer_PID[24];
 800519c:	4b5d      	ldr	r3, [pc, #372]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800519e:	7e1a      	ldrb	r2, [r3, #24]
 80051a0:	4b5d      	ldr	r3, [pc, #372]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051a2:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[25];
 80051a4:	4b5b      	ldr	r3, [pc, #364]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80051a6:	7e5a      	ldrb	r2, [r3, #25]
 80051a8:	4b5b      	ldr	r3, [pc, #364]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051aa:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[26];
 80051ac:	4b59      	ldr	r3, [pc, #356]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80051ae:	7e9a      	ldrb	r2, [r3, #26]
 80051b0:	4b59      	ldr	r3, [pc, #356]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051b2:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[27];
 80051b4:	4b57      	ldr	r3, [pc, #348]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80051b6:	7eda      	ldrb	r2, [r3, #27]
 80051b8:	4b57      	ldr	r3, [pc, #348]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051ba:	70da      	strb	r2, [r3, #3]
	pitch.in.kd = converter.f;
 80051bc:	4b56      	ldr	r3, [pc, #344]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a57      	ldr	r2, [pc, #348]	@ (8005320 <PID_CONFIG_LORA+0x278>)
 80051c2:	6093      	str	r3, [r2, #8]

	converter.b[0] = rx_buffer_PID[28];
 80051c4:	4b53      	ldr	r3, [pc, #332]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80051c6:	7f1a      	ldrb	r2, [r3, #28]
 80051c8:	4b53      	ldr	r3, [pc, #332]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051ca:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[29];
 80051cc:	4b51      	ldr	r3, [pc, #324]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80051ce:	7f5a      	ldrb	r2, [r3, #29]
 80051d0:	4b51      	ldr	r3, [pc, #324]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051d2:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[30];
 80051d4:	4b4f      	ldr	r3, [pc, #316]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80051d6:	7f9a      	ldrb	r2, [r3, #30]
 80051d8:	4b4f      	ldr	r3, [pc, #316]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051da:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[31];
 80051dc:	4b4d      	ldr	r3, [pc, #308]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80051de:	7fda      	ldrb	r2, [r3, #31]
 80051e0:	4b4d      	ldr	r3, [pc, #308]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051e2:	70da      	strb	r2, [r3, #3]
	pitch.in.ki = converter.f;
 80051e4:	4b4c      	ldr	r3, [pc, #304]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a4d      	ldr	r2, [pc, #308]	@ (8005320 <PID_CONFIG_LORA+0x278>)
 80051ea:	6053      	str	r3, [r2, #4]

	converter.b[0] = rx_buffer_PID[32];
 80051ec:	4b49      	ldr	r3, [pc, #292]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80051ee:	f893 2020 	ldrb.w	r2, [r3, #32]
 80051f2:	4b49      	ldr	r3, [pc, #292]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051f4:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[33];
 80051f6:	4b47      	ldr	r3, [pc, #284]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80051f8:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80051fc:	4b46      	ldr	r3, [pc, #280]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80051fe:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[34];
 8005200:	4b44      	ldr	r3, [pc, #272]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005202:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8005206:	4b44      	ldr	r3, [pc, #272]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005208:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[35];
 800520a:	4b42      	ldr	r3, [pc, #264]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800520c:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8005210:	4b41      	ldr	r3, [pc, #260]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005212:	70da      	strb	r2, [r3, #3]
	pitch.in.kp = converter.f;
 8005214:	4b40      	ldr	r3, [pc, #256]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a41      	ldr	r2, [pc, #260]	@ (8005320 <PID_CONFIG_LORA+0x278>)
 800521a:	6013      	str	r3, [r2, #0]

	converter.b[0] = rx_buffer_PID[36];
 800521c:	4b3d      	ldr	r3, [pc, #244]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800521e:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8005222:	4b3d      	ldr	r3, [pc, #244]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005224:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[37];
 8005226:	4b3b      	ldr	r3, [pc, #236]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005228:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800522c:	4b3a      	ldr	r3, [pc, #232]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800522e:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[38];
 8005230:	4b38      	ldr	r3, [pc, #224]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005232:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 8005236:	4b38      	ldr	r3, [pc, #224]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005238:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[39];
 800523a:	4b36      	ldr	r3, [pc, #216]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800523c:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 8005240:	4b35      	ldr	r3, [pc, #212]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005242:	70da      	strb	r2, [r3, #3]
	pitch.out.kd = converter.f;
 8005244:	4b34      	ldr	r3, [pc, #208]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a35      	ldr	r2, [pc, #212]	@ (8005320 <PID_CONFIG_LORA+0x278>)
 800524a:	6413      	str	r3, [r2, #64]	@ 0x40

	converter.b[0] = rx_buffer_PID[40];
 800524c:	4b31      	ldr	r3, [pc, #196]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800524e:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 8005252:	4b31      	ldr	r3, [pc, #196]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005254:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[41];
 8005256:	4b2f      	ldr	r3, [pc, #188]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005258:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 800525c:	4b2e      	ldr	r3, [pc, #184]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800525e:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[42];
 8005260:	4b2c      	ldr	r3, [pc, #176]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005262:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 8005266:	4b2c      	ldr	r3, [pc, #176]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005268:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[43];
 800526a:	4b2a      	ldr	r3, [pc, #168]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800526c:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 8005270:	4b29      	ldr	r3, [pc, #164]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005272:	70da      	strb	r2, [r3, #3]
	pitch.out.ki = converter.f;
 8005274:	4b28      	ldr	r3, [pc, #160]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a29      	ldr	r2, [pc, #164]	@ (8005320 <PID_CONFIG_LORA+0x278>)
 800527a:	63d3      	str	r3, [r2, #60]	@ 0x3c

	converter.b[0] = rx_buffer_PID[44];
 800527c:	4b25      	ldr	r3, [pc, #148]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800527e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005282:	4b25      	ldr	r3, [pc, #148]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005284:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[45];
 8005286:	4b23      	ldr	r3, [pc, #140]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005288:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 800528c:	4b22      	ldr	r3, [pc, #136]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 800528e:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[46];
 8005290:	4b20      	ldr	r3, [pc, #128]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 8005292:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8005296:	4b20      	ldr	r3, [pc, #128]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005298:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[47];
 800529a:	4b1e      	ldr	r3, [pc, #120]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800529c:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80052a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80052a2:	70da      	strb	r2, [r3, #3]
	pitch.out.kp = converter.f;
 80052a4:	4b1c      	ldr	r3, [pc, #112]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005320 <PID_CONFIG_LORA+0x278>)
 80052aa:	6393      	str	r3, [r2, #56]	@ 0x38

	converter.b[0] = rx_buffer_PID[48];
 80052ac:	4b19      	ldr	r3, [pc, #100]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80052ae:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80052b2:	4b19      	ldr	r3, [pc, #100]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80052b4:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[49];
 80052b6:	4b17      	ldr	r3, [pc, #92]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80052b8:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 80052bc:	4b16      	ldr	r3, [pc, #88]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80052be:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[50];
 80052c0:	4b14      	ldr	r3, [pc, #80]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80052c2:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80052c6:	4b14      	ldr	r3, [pc, #80]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80052c8:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[51];
 80052ca:	4b12      	ldr	r3, [pc, #72]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80052cc:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 80052d0:	4b11      	ldr	r3, [pc, #68]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80052d2:	70da      	strb	r2, [r3, #3]
	yaw_heading.kd = converter.f;
 80052d4:	4b10      	ldr	r3, [pc, #64]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a12      	ldr	r2, [pc, #72]	@ (8005324 <PID_CONFIG_LORA+0x27c>)
 80052da:	6093      	str	r3, [r2, #8]

	converter.b[0] = rx_buffer_PID[52];
 80052dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80052de:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 80052e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80052e4:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[53];
 80052e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80052e8:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 80052ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80052ee:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[54];
 80052f0:	4b08      	ldr	r3, [pc, #32]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80052f2:	f893 2036 	ldrb.w	r2, [r3, #54]	@ 0x36
 80052f6:	4b08      	ldr	r3, [pc, #32]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 80052f8:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[55];
 80052fa:	4b06      	ldr	r3, [pc, #24]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 80052fc:	f893 2037 	ldrb.w	r2, [r3, #55]	@ 0x37
 8005300:	4b05      	ldr	r3, [pc, #20]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005302:	70da      	strb	r2, [r3, #3]
	yaw_heading.ki = converter.f;
 8005304:	4b04      	ldr	r3, [pc, #16]	@ (8005318 <PID_CONFIG_LORA+0x270>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a06      	ldr	r2, [pc, #24]	@ (8005324 <PID_CONFIG_LORA+0x27c>)
 800530a:	6053      	str	r3, [r2, #4]

	converter.b[0] = rx_buffer_PID[56];
 800530c:	4b01      	ldr	r3, [pc, #4]	@ (8005314 <PID_CONFIG_LORA+0x26c>)
 800530e:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8005312:	e009      	b.n	8005328 <PID_CONFIG_LORA+0x280>
 8005314:	20000638 	.word	0x20000638
 8005318:	20000588 	.word	0x20000588
 800531c:	200002f4 	.word	0x200002f4
 8005320:	20000364 	.word	0x20000364
 8005324:	200003d4 	.word	0x200003d4
 8005328:	4b30      	ldr	r3, [pc, #192]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 800532a:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[57];
 800532c:	4b30      	ldr	r3, [pc, #192]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 800532e:	f893 2039 	ldrb.w	r2, [r3, #57]	@ 0x39
 8005332:	4b2e      	ldr	r3, [pc, #184]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 8005334:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[58];
 8005336:	4b2e      	ldr	r3, [pc, #184]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 8005338:	f893 203a 	ldrb.w	r2, [r3, #58]	@ 0x3a
 800533c:	4b2b      	ldr	r3, [pc, #172]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 800533e:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[59];
 8005340:	4b2b      	ldr	r3, [pc, #172]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 8005342:	f893 203b 	ldrb.w	r2, [r3, #59]	@ 0x3b
 8005346:	4b29      	ldr	r3, [pc, #164]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 8005348:	70da      	strb	r2, [r3, #3]
	yaw_heading.kp = converter.f;
 800534a:	4b28      	ldr	r3, [pc, #160]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a29      	ldr	r2, [pc, #164]	@ (80053f4 <PID_CONFIG_LORA+0x34c>)
 8005350:	6013      	str	r3, [r2, #0]

	converter.b[0] = rx_buffer_PID[60];
 8005352:	4b27      	ldr	r3, [pc, #156]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 8005354:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 8005358:	4b24      	ldr	r3, [pc, #144]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 800535a:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[61];
 800535c:	4b24      	ldr	r3, [pc, #144]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 800535e:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 8005362:	4b22      	ldr	r3, [pc, #136]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 8005364:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[62];
 8005366:	4b22      	ldr	r3, [pc, #136]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 8005368:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 800536c:	4b1f      	ldr	r3, [pc, #124]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 800536e:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[63];
 8005370:	4b1f      	ldr	r3, [pc, #124]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 8005372:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 8005376:	4b1d      	ldr	r3, [pc, #116]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 8005378:	70da      	strb	r2, [r3, #3]
	yaw_rate.kd = converter.f;
 800537a:	4b1c      	ldr	r3, [pc, #112]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a1e      	ldr	r2, [pc, #120]	@ (80053f8 <PID_CONFIG_LORA+0x350>)
 8005380:	6093      	str	r3, [r2, #8]

	converter.b[0] = rx_buffer_PID[64];
 8005382:	4b1b      	ldr	r3, [pc, #108]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 8005384:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8005388:	4b18      	ldr	r3, [pc, #96]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 800538a:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[65];
 800538c:	4b18      	ldr	r3, [pc, #96]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 800538e:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8005392:	4b16      	ldr	r3, [pc, #88]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 8005394:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[66];
 8005396:	4b16      	ldr	r3, [pc, #88]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 8005398:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 800539c:	4b13      	ldr	r3, [pc, #76]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 800539e:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[67];
 80053a0:	4b13      	ldr	r3, [pc, #76]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 80053a2:	f893 2043 	ldrb.w	r2, [r3, #67]	@ 0x43
 80053a6:	4b11      	ldr	r3, [pc, #68]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 80053a8:	70da      	strb	r2, [r3, #3]
	yaw_rate.ki = converter.f;
 80053aa:	4b10      	ldr	r3, [pc, #64]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a12      	ldr	r2, [pc, #72]	@ (80053f8 <PID_CONFIG_LORA+0x350>)
 80053b0:	6053      	str	r3, [r2, #4]

	converter.b[0] = rx_buffer_PID[68];
 80053b2:	4b0f      	ldr	r3, [pc, #60]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 80053b4:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80053b8:	4b0c      	ldr	r3, [pc, #48]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 80053ba:	701a      	strb	r2, [r3, #0]
	converter.b[1] = rx_buffer_PID[69];
 80053bc:	4b0c      	ldr	r3, [pc, #48]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 80053be:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80053c2:	4b0a      	ldr	r3, [pc, #40]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 80053c4:	705a      	strb	r2, [r3, #1]
	converter.b[2] = rx_buffer_PID[70];
 80053c6:	4b0a      	ldr	r3, [pc, #40]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 80053c8:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80053cc:	4b07      	ldr	r3, [pc, #28]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 80053ce:	709a      	strb	r2, [r3, #2]
	converter.b[3] = rx_buffer_PID[71];
 80053d0:	4b07      	ldr	r3, [pc, #28]	@ (80053f0 <PID_CONFIG_LORA+0x348>)
 80053d2:	f893 2047 	ldrb.w	r2, [r3, #71]	@ 0x47
 80053d6:	4b05      	ldr	r3, [pc, #20]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 80053d8:	70da      	strb	r2, [r3, #3]
	yaw_rate.kp = converter.f;
 80053da:	4b04      	ldr	r3, [pc, #16]	@ (80053ec <PID_CONFIG_LORA+0x344>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a06      	ldr	r2, [pc, #24]	@ (80053f8 <PID_CONFIG_LORA+0x350>)
 80053e0:	6013      	str	r3, [r2, #0]


}
 80053e2:	bf00      	nop
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr
 80053ec:	20000588 	.word	0x20000588
 80053f0:	20000638 	.word	0x20000638
 80053f4:	200003d4 	.word	0x200003d4
 80053f8:	2000040c 	.word	0x2000040c

080053fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80053fc:	b480      	push	{r7}
 80053fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005400:	b672      	cpsid	i
}
 8005402:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005404:	bf00      	nop
 8005406:	e7fd      	b.n	8005404 <Error_Handler+0x8>

08005408 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800540e:	2300      	movs	r3, #0
 8005410:	607b      	str	r3, [r7, #4]
 8005412:	4b10      	ldr	r3, [pc, #64]	@ (8005454 <HAL_MspInit+0x4c>)
 8005414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005416:	4a0f      	ldr	r2, [pc, #60]	@ (8005454 <HAL_MspInit+0x4c>)
 8005418:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800541c:	6453      	str	r3, [r2, #68]	@ 0x44
 800541e:	4b0d      	ldr	r3, [pc, #52]	@ (8005454 <HAL_MspInit+0x4c>)
 8005420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005422:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005426:	607b      	str	r3, [r7, #4]
 8005428:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800542a:	2300      	movs	r3, #0
 800542c:	603b      	str	r3, [r7, #0]
 800542e:	4b09      	ldr	r3, [pc, #36]	@ (8005454 <HAL_MspInit+0x4c>)
 8005430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005432:	4a08      	ldr	r2, [pc, #32]	@ (8005454 <HAL_MspInit+0x4c>)
 8005434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005438:	6413      	str	r3, [r2, #64]	@ 0x40
 800543a:	4b06      	ldr	r3, [pc, #24]	@ (8005454 <HAL_MspInit+0x4c>)
 800543c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005442:	603b      	str	r3, [r7, #0]
 8005444:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005446:	bf00      	nop
 8005448:	370c      	adds	r7, #12
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	40023800 	.word	0x40023800

08005458 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b086      	sub	sp, #24
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005468:	d116      	bne.n	8005498 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800546a:	2300      	movs	r3, #0
 800546c:	617b      	str	r3, [r7, #20]
 800546e:	4b24      	ldr	r3, [pc, #144]	@ (8005500 <HAL_TIM_Base_MspInit+0xa8>)
 8005470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005472:	4a23      	ldr	r2, [pc, #140]	@ (8005500 <HAL_TIM_Base_MspInit+0xa8>)
 8005474:	f043 0301 	orr.w	r3, r3, #1
 8005478:	6413      	str	r3, [r2, #64]	@ 0x40
 800547a:	4b21      	ldr	r3, [pc, #132]	@ (8005500 <HAL_TIM_Base_MspInit+0xa8>)
 800547c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547e:	f003 0301 	and.w	r3, r3, #1
 8005482:	617b      	str	r3, [r7, #20]
 8005484:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005486:	2200      	movs	r2, #0
 8005488:	2100      	movs	r1, #0
 800548a:	201c      	movs	r0, #28
 800548c:	f000 fc1b 	bl	8005cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005490:	201c      	movs	r0, #28
 8005492:	f000 fc34 	bl	8005cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005496:	e02e      	b.n	80054f6 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a19      	ldr	r2, [pc, #100]	@ (8005504 <HAL_TIM_Base_MspInit+0xac>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d116      	bne.n	80054d0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80054a2:	2300      	movs	r3, #0
 80054a4:	613b      	str	r3, [r7, #16]
 80054a6:	4b16      	ldr	r3, [pc, #88]	@ (8005500 <HAL_TIM_Base_MspInit+0xa8>)
 80054a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054aa:	4a15      	ldr	r2, [pc, #84]	@ (8005500 <HAL_TIM_Base_MspInit+0xa8>)
 80054ac:	f043 0302 	orr.w	r3, r3, #2
 80054b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80054b2:	4b13      	ldr	r3, [pc, #76]	@ (8005500 <HAL_TIM_Base_MspInit+0xa8>)
 80054b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b6:	f003 0302 	and.w	r3, r3, #2
 80054ba:	613b      	str	r3, [r7, #16]
 80054bc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80054be:	2200      	movs	r2, #0
 80054c0:	2100      	movs	r1, #0
 80054c2:	201d      	movs	r0, #29
 80054c4:	f000 fbff 	bl	8005cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80054c8:	201d      	movs	r0, #29
 80054ca:	f000 fc18 	bl	8005cfe <HAL_NVIC_EnableIRQ>
}
 80054ce:	e012      	b.n	80054f6 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM4)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a0c      	ldr	r2, [pc, #48]	@ (8005508 <HAL_TIM_Base_MspInit+0xb0>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d10d      	bne.n	80054f6 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80054da:	2300      	movs	r3, #0
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	4b08      	ldr	r3, [pc, #32]	@ (8005500 <HAL_TIM_Base_MspInit+0xa8>)
 80054e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e2:	4a07      	ldr	r2, [pc, #28]	@ (8005500 <HAL_TIM_Base_MspInit+0xa8>)
 80054e4:	f043 0304 	orr.w	r3, r3, #4
 80054e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80054ea:	4b05      	ldr	r3, [pc, #20]	@ (8005500 <HAL_TIM_Base_MspInit+0xa8>)
 80054ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ee:	f003 0304 	and.w	r3, r3, #4
 80054f2:	60fb      	str	r3, [r7, #12]
 80054f4:	68fb      	ldr	r3, [r7, #12]
}
 80054f6:	bf00      	nop
 80054f8:	3718      	adds	r7, #24
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	bf00      	nop
 8005500:	40023800 	.word	0x40023800
 8005504:	40000400 	.word	0x40000400
 8005508:	40000800 	.word	0x40000800

0800550c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b088      	sub	sp, #32
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005514:	f107 030c 	add.w	r3, r7, #12
 8005518:	2200      	movs	r2, #0
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	605a      	str	r2, [r3, #4]
 800551e:	609a      	str	r2, [r3, #8]
 8005520:	60da      	str	r2, [r3, #12]
 8005522:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a12      	ldr	r2, [pc, #72]	@ (8005574 <HAL_TIM_MspPostInit+0x68>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d11e      	bne.n	800556c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800552e:	2300      	movs	r3, #0
 8005530:	60bb      	str	r3, [r7, #8]
 8005532:	4b11      	ldr	r3, [pc, #68]	@ (8005578 <HAL_TIM_MspPostInit+0x6c>)
 8005534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005536:	4a10      	ldr	r2, [pc, #64]	@ (8005578 <HAL_TIM_MspPostInit+0x6c>)
 8005538:	f043 0302 	orr.w	r3, r3, #2
 800553c:	6313      	str	r3, [r2, #48]	@ 0x30
 800553e:	4b0e      	ldr	r3, [pc, #56]	@ (8005578 <HAL_TIM_MspPostInit+0x6c>)
 8005540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	60bb      	str	r3, [r7, #8]
 8005548:	68bb      	ldr	r3, [r7, #8]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800554a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800554e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005550:	2302      	movs	r3, #2
 8005552:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005554:	2300      	movs	r3, #0
 8005556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005558:	2300      	movs	r3, #0
 800555a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800555c:	2302      	movs	r3, #2
 800555e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005560:	f107 030c 	add.w	r3, r7, #12
 8005564:	4619      	mov	r1, r3
 8005566:	4805      	ldr	r0, [pc, #20]	@ (800557c <HAL_TIM_MspPostInit+0x70>)
 8005568:	f000 fc76 	bl	8005e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800556c:	bf00      	nop
 800556e:	3720      	adds	r7, #32
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	40000800 	.word	0x40000800
 8005578:	40023800 	.word	0x40023800
 800557c:	40020400 	.word	0x40020400

08005580 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b08e      	sub	sp, #56	@ 0x38
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005588:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800558c:	2200      	movs	r2, #0
 800558e:	601a      	str	r2, [r3, #0]
 8005590:	605a      	str	r2, [r3, #4]
 8005592:	609a      	str	r2, [r3, #8]
 8005594:	60da      	str	r2, [r3, #12]
 8005596:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a67      	ldr	r2, [pc, #412]	@ (800573c <HAL_UART_MspInit+0x1bc>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d153      	bne.n	800564a <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80055a2:	2300      	movs	r3, #0
 80055a4:	623b      	str	r3, [r7, #32]
 80055a6:	4b66      	ldr	r3, [pc, #408]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80055a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055aa:	4a65      	ldr	r2, [pc, #404]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80055ac:	f043 0310 	orr.w	r3, r3, #16
 80055b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80055b2:	4b63      	ldr	r3, [pc, #396]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80055b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b6:	f003 0310 	and.w	r3, r3, #16
 80055ba:	623b      	str	r3, [r7, #32]
 80055bc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055be:	2300      	movs	r3, #0
 80055c0:	61fb      	str	r3, [r7, #28]
 80055c2:	4b5f      	ldr	r3, [pc, #380]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80055c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c6:	4a5e      	ldr	r2, [pc, #376]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80055c8:	f043 0301 	orr.w	r3, r3, #1
 80055cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80055ce:	4b5c      	ldr	r3, [pc, #368]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80055d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	61fb      	str	r3, [r7, #28]
 80055d8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055da:	2300      	movs	r3, #0
 80055dc:	61bb      	str	r3, [r7, #24]
 80055de:	4b58      	ldr	r3, [pc, #352]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80055e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e2:	4a57      	ldr	r2, [pc, #348]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80055e4:	f043 0302 	orr.w	r3, r3, #2
 80055e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80055ea:	4b55      	ldr	r3, [pc, #340]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80055ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ee:	f003 0302 	and.w	r3, r3, #2
 80055f2:	61bb      	str	r3, [r7, #24]
 80055f4:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80055f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055fc:	2302      	movs	r3, #2
 80055fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005600:	2300      	movs	r3, #0
 8005602:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005604:	2303      	movs	r3, #3
 8005606:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005608:	2307      	movs	r3, #7
 800560a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800560c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005610:	4619      	mov	r1, r3
 8005612:	484c      	ldr	r0, [pc, #304]	@ (8005744 <HAL_UART_MspInit+0x1c4>)
 8005614:	f000 fc20 	bl	8005e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005618:	2308      	movs	r3, #8
 800561a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800561c:	2302      	movs	r3, #2
 800561e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005620:	2300      	movs	r3, #0
 8005622:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005624:	2303      	movs	r3, #3
 8005626:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005628:	2307      	movs	r3, #7
 800562a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800562c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005630:	4619      	mov	r1, r3
 8005632:	4845      	ldr	r0, [pc, #276]	@ (8005748 <HAL_UART_MspInit+0x1c8>)
 8005634:	f000 fc10 	bl	8005e58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005638:	2200      	movs	r2, #0
 800563a:	2100      	movs	r1, #0
 800563c:	2025      	movs	r0, #37	@ 0x25
 800563e:	f000 fb42 	bl	8005cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005642:	2025      	movs	r0, #37	@ 0x25
 8005644:	f000 fb5b 	bl	8005cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005648:	e073      	b.n	8005732 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART2)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a3f      	ldr	r2, [pc, #252]	@ (800574c <HAL_UART_MspInit+0x1cc>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d134      	bne.n	80056be <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005654:	2300      	movs	r3, #0
 8005656:	617b      	str	r3, [r7, #20]
 8005658:	4b39      	ldr	r3, [pc, #228]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 800565a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565c:	4a38      	ldr	r2, [pc, #224]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 800565e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005662:	6413      	str	r3, [r2, #64]	@ 0x40
 8005664:	4b36      	ldr	r3, [pc, #216]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 8005666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800566c:	617b      	str	r3, [r7, #20]
 800566e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005670:	2300      	movs	r3, #0
 8005672:	613b      	str	r3, [r7, #16]
 8005674:	4b32      	ldr	r3, [pc, #200]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 8005676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005678:	4a31      	ldr	r2, [pc, #196]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 800567a:	f043 0301 	orr.w	r3, r3, #1
 800567e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005680:	4b2f      	ldr	r3, [pc, #188]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 8005682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	613b      	str	r3, [r7, #16]
 800568a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800568c:	230c      	movs	r3, #12
 800568e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005690:	2302      	movs	r3, #2
 8005692:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005694:	2300      	movs	r3, #0
 8005696:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005698:	2303      	movs	r3, #3
 800569a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800569c:	2307      	movs	r3, #7
 800569e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056a4:	4619      	mov	r1, r3
 80056a6:	4827      	ldr	r0, [pc, #156]	@ (8005744 <HAL_UART_MspInit+0x1c4>)
 80056a8:	f000 fbd6 	bl	8005e58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80056ac:	2200      	movs	r2, #0
 80056ae:	2100      	movs	r1, #0
 80056b0:	2026      	movs	r0, #38	@ 0x26
 80056b2:	f000 fb08 	bl	8005cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80056b6:	2026      	movs	r0, #38	@ 0x26
 80056b8:	f000 fb21 	bl	8005cfe <HAL_NVIC_EnableIRQ>
}
 80056bc:	e039      	b.n	8005732 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART6)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a23      	ldr	r2, [pc, #140]	@ (8005750 <HAL_UART_MspInit+0x1d0>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d134      	bne.n	8005732 <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART6_CLK_ENABLE();
 80056c8:	2300      	movs	r3, #0
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	4b1c      	ldr	r3, [pc, #112]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80056ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056d0:	4a1b      	ldr	r2, [pc, #108]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80056d2:	f043 0320 	orr.w	r3, r3, #32
 80056d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80056d8:	4b19      	ldr	r3, [pc, #100]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80056da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056dc:	f003 0320 	and.w	r3, r3, #32
 80056e0:	60fb      	str	r3, [r7, #12]
 80056e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056e4:	2300      	movs	r3, #0
 80056e6:	60bb      	str	r3, [r7, #8]
 80056e8:	4b15      	ldr	r3, [pc, #84]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80056ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ec:	4a14      	ldr	r2, [pc, #80]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80056ee:	f043 0301 	orr.w	r3, r3, #1
 80056f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80056f4:	4b12      	ldr	r3, [pc, #72]	@ (8005740 <HAL_UART_MspInit+0x1c0>)
 80056f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f8:	f003 0301 	and.w	r3, r3, #1
 80056fc:	60bb      	str	r3, [r7, #8]
 80056fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005700:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005704:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005706:	2302      	movs	r3, #2
 8005708:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800570a:	2300      	movs	r3, #0
 800570c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800570e:	2303      	movs	r3, #3
 8005710:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005712:	2308      	movs	r3, #8
 8005714:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005716:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800571a:	4619      	mov	r1, r3
 800571c:	4809      	ldr	r0, [pc, #36]	@ (8005744 <HAL_UART_MspInit+0x1c4>)
 800571e:	f000 fb9b 	bl	8005e58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8005722:	2200      	movs	r2, #0
 8005724:	2100      	movs	r1, #0
 8005726:	2047      	movs	r0, #71	@ 0x47
 8005728:	f000 facd 	bl	8005cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800572c:	2047      	movs	r0, #71	@ 0x47
 800572e:	f000 fae6 	bl	8005cfe <HAL_NVIC_EnableIRQ>
}
 8005732:	bf00      	nop
 8005734:	3738      	adds	r7, #56	@ 0x38
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	40011000 	.word	0x40011000
 8005740:	40023800 	.word	0x40023800
 8005744:	40020000 	.word	0x40020000
 8005748:	40020400 	.word	0x40020400
 800574c:	40004400 	.word	0x40004400
 8005750:	40011400 	.word	0x40011400

08005754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005754:	b480      	push	{r7}
 8005756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005758:	bf00      	nop
 800575a:	e7fd      	b.n	8005758 <NMI_Handler+0x4>

0800575c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800575c:	b480      	push	{r7}
 800575e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005760:	bf00      	nop
 8005762:	e7fd      	b.n	8005760 <HardFault_Handler+0x4>

08005764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005764:	b480      	push	{r7}
 8005766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005768:	bf00      	nop
 800576a:	e7fd      	b.n	8005768 <MemManage_Handler+0x4>

0800576c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800576c:	b480      	push	{r7}
 800576e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005770:	bf00      	nop
 8005772:	e7fd      	b.n	8005770 <BusFault_Handler+0x4>

08005774 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005774:	b480      	push	{r7}
 8005776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005778:	bf00      	nop
 800577a:	e7fd      	b.n	8005778 <UsageFault_Handler+0x4>

0800577c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800577c:	b480      	push	{r7}
 800577e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005780:	bf00      	nop
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr

0800578a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800578a:	b480      	push	{r7}
 800578c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800578e:	bf00      	nop
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800579c:	bf00      	nop
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr

080057a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80057aa:	f000 f96d 	bl	8005a88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80057ae:	bf00      	nop
 80057b0:	bd80      	pop	{r7, pc}
	...

080057b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80057b8:	4802      	ldr	r0, [pc, #8]	@ (80057c4 <TIM2_IRQHandler+0x10>)
 80057ba:	f001 fb59 	bl	8006e70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80057be:	bf00      	nop
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	200006c8 	.word	0x200006c8

080057c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80057cc:	4802      	ldr	r0, [pc, #8]	@ (80057d8 <TIM3_IRQHandler+0x10>)
 80057ce:	f001 fb4f 	bl	8006e70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80057d2:	bf00      	nop
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	20000710 	.word	0x20000710

080057dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80057e0:	4802      	ldr	r0, [pc, #8]	@ (80057ec <USART1_IRQHandler+0x10>)
 80057e2:	f002 fa0f 	bl	8007c04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80057e6:	bf00      	nop
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	200007a0 	.word	0x200007a0

080057f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80057f4:	4802      	ldr	r0, [pc, #8]	@ (8005800 <USART2_IRQHandler+0x10>)
 80057f6:	f002 fa05 	bl	8007c04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80057fa:	bf00      	nop
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	bf00      	nop
 8005800:	200007e4 	.word	0x200007e4

08005804 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8005808:	4802      	ldr	r0, [pc, #8]	@ (8005814 <USART6_IRQHandler+0x10>)
 800580a:	f002 f9fb 	bl	8007c04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800580e:	bf00      	nop
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	20000828 	.word	0x20000828

08005818 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005818:	b480      	push	{r7}
 800581a:	af00      	add	r7, sp, #0
  return 1;
 800581c:	2301      	movs	r3, #1
}
 800581e:	4618      	mov	r0, r3
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <_kill>:

int _kill(int pid, int sig)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005832:	f004 fb3f 	bl	8009eb4 <__errno>
 8005836:	4603      	mov	r3, r0
 8005838:	2216      	movs	r2, #22
 800583a:	601a      	str	r2, [r3, #0]
  return -1;
 800583c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005840:	4618      	mov	r0, r3
 8005842:	3708      	adds	r7, #8
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <_exit>:

void _exit (int status)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005850:	f04f 31ff 	mov.w	r1, #4294967295
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f7ff ffe7 	bl	8005828 <_kill>
  while (1) {}    /* Make sure we hang here */
 800585a:	bf00      	nop
 800585c:	e7fd      	b.n	800585a <_exit+0x12>

0800585e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800585e:	b580      	push	{r7, lr}
 8005860:	b086      	sub	sp, #24
 8005862:	af00      	add	r7, sp, #0
 8005864:	60f8      	str	r0, [r7, #12]
 8005866:	60b9      	str	r1, [r7, #8]
 8005868:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800586a:	2300      	movs	r3, #0
 800586c:	617b      	str	r3, [r7, #20]
 800586e:	e00a      	b.n	8005886 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005870:	f3af 8000 	nop.w
 8005874:	4601      	mov	r1, r0
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	1c5a      	adds	r2, r3, #1
 800587a:	60ba      	str	r2, [r7, #8]
 800587c:	b2ca      	uxtb	r2, r1
 800587e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	3301      	adds	r3, #1
 8005884:	617b      	str	r3, [r7, #20]
 8005886:	697a      	ldr	r2, [r7, #20]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	429a      	cmp	r2, r3
 800588c:	dbf0      	blt.n	8005870 <_read+0x12>
  }

  return len;
 800588e:	687b      	ldr	r3, [r7, #4]
}
 8005890:	4618      	mov	r0, r3
 8005892:	3718      	adds	r7, #24
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}

08005898 <_close>:
  }
  return len;
}

int _close(int file)
{
 8005898:	b480      	push	{r7}
 800589a:	b083      	sub	sp, #12
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80058a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80058c0:	605a      	str	r2, [r3, #4]
  return 0;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <_isatty>:

int _isatty(int file)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80058d8:	2301      	movs	r3, #1
}
 80058da:	4618      	mov	r0, r3
 80058dc:	370c      	adds	r7, #12
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr

080058e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80058e6:	b480      	push	{r7}
 80058e8:	b085      	sub	sp, #20
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	60f8      	str	r0, [r7, #12]
 80058ee:	60b9      	str	r1, [r7, #8]
 80058f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3714      	adds	r7, #20
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005908:	4a14      	ldr	r2, [pc, #80]	@ (800595c <_sbrk+0x5c>)
 800590a:	4b15      	ldr	r3, [pc, #84]	@ (8005960 <_sbrk+0x60>)
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005914:	4b13      	ldr	r3, [pc, #76]	@ (8005964 <_sbrk+0x64>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d102      	bne.n	8005922 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800591c:	4b11      	ldr	r3, [pc, #68]	@ (8005964 <_sbrk+0x64>)
 800591e:	4a12      	ldr	r2, [pc, #72]	@ (8005968 <_sbrk+0x68>)
 8005920:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005922:	4b10      	ldr	r3, [pc, #64]	@ (8005964 <_sbrk+0x64>)
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4413      	add	r3, r2
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	429a      	cmp	r2, r3
 800592e:	d207      	bcs.n	8005940 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005930:	f004 fac0 	bl	8009eb4 <__errno>
 8005934:	4603      	mov	r3, r0
 8005936:	220c      	movs	r2, #12
 8005938:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800593a:	f04f 33ff 	mov.w	r3, #4294967295
 800593e:	e009      	b.n	8005954 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005940:	4b08      	ldr	r3, [pc, #32]	@ (8005964 <_sbrk+0x64>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005946:	4b07      	ldr	r3, [pc, #28]	@ (8005964 <_sbrk+0x64>)
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4413      	add	r3, r2
 800594e:	4a05      	ldr	r2, [pc, #20]	@ (8005964 <_sbrk+0x64>)
 8005950:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005952:	68fb      	ldr	r3, [r7, #12]
}
 8005954:	4618      	mov	r0, r3
 8005956:	3718      	adds	r7, #24
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	20020000 	.word	0x20020000
 8005960:	00000400 	.word	0x00000400
 8005964:	2000086c 	.word	0x2000086c
 8005968:	200009c0 	.word	0x200009c0

0800596c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800596c:	b480      	push	{r7}
 800596e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005970:	4b06      	ldr	r3, [pc, #24]	@ (800598c <SystemInit+0x20>)
 8005972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005976:	4a05      	ldr	r2, [pc, #20]	@ (800598c <SystemInit+0x20>)
 8005978:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800597c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005980:	bf00      	nop
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr
 800598a:	bf00      	nop
 800598c:	e000ed00 	.word	0xe000ed00

08005990 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005990:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80059c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005994:	480d      	ldr	r0, [pc, #52]	@ (80059cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005996:	490e      	ldr	r1, [pc, #56]	@ (80059d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005998:	4a0e      	ldr	r2, [pc, #56]	@ (80059d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800599a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800599c:	e002      	b.n	80059a4 <LoopCopyDataInit>

0800599e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800599e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80059a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80059a2:	3304      	adds	r3, #4

080059a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80059a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80059a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80059a8:	d3f9      	bcc.n	800599e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80059aa:	4a0b      	ldr	r2, [pc, #44]	@ (80059d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80059ac:	4c0b      	ldr	r4, [pc, #44]	@ (80059dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80059ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80059b0:	e001      	b.n	80059b6 <LoopFillZerobss>

080059b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80059b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80059b4:	3204      	adds	r2, #4

080059b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80059b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80059b8:	d3fb      	bcc.n	80059b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80059ba:	f7ff ffd7 	bl	800596c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80059be:	f004 fa7f 	bl	8009ec0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059c2:	f7fd ff65 	bl	8003890 <main>
  bx  lr    
 80059c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80059c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80059cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80059d0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80059d4:	0800dbd0 	.word	0x0800dbd0
  ldr r2, =_sbss
 80059d8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80059dc:	200009c0 	.word	0x200009c0

080059e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80059e0:	e7fe      	b.n	80059e0 <ADC_IRQHandler>
	...

080059e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80059e8:	4b0e      	ldr	r3, [pc, #56]	@ (8005a24 <HAL_Init+0x40>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a0d      	ldr	r2, [pc, #52]	@ (8005a24 <HAL_Init+0x40>)
 80059ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80059f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80059f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a24 <HAL_Init+0x40>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a0a      	ldr	r2, [pc, #40]	@ (8005a24 <HAL_Init+0x40>)
 80059fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80059fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005a00:	4b08      	ldr	r3, [pc, #32]	@ (8005a24 <HAL_Init+0x40>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a07      	ldr	r2, [pc, #28]	@ (8005a24 <HAL_Init+0x40>)
 8005a06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a0c:	2003      	movs	r0, #3
 8005a0e:	f000 f94f 	bl	8005cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005a12:	200f      	movs	r0, #15
 8005a14:	f000 f808 	bl	8005a28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005a18:	f7ff fcf6 	bl	8005408 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	bd80      	pop	{r7, pc}
 8005a22:	bf00      	nop
 8005a24:	40023c00 	.word	0x40023c00

08005a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b082      	sub	sp, #8
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005a30:	4b12      	ldr	r3, [pc, #72]	@ (8005a7c <HAL_InitTick+0x54>)
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	4b12      	ldr	r3, [pc, #72]	@ (8005a80 <HAL_InitTick+0x58>)
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	4619      	mov	r1, r3
 8005a3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005a3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a46:	4618      	mov	r0, r3
 8005a48:	f000 f967 	bl	8005d1a <HAL_SYSTICK_Config>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d001      	beq.n	8005a56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e00e      	b.n	8005a74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b0f      	cmp	r3, #15
 8005a5a:	d80a      	bhi.n	8005a72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	f04f 30ff 	mov.w	r0, #4294967295
 8005a64:	f000 f92f 	bl	8005cc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005a68:	4a06      	ldr	r2, [pc, #24]	@ (8005a84 <HAL_InitTick+0x5c>)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	e000      	b.n	8005a74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3708      	adds	r7, #8
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	20000004 	.word	0x20000004
 8005a80:	2000000c 	.word	0x2000000c
 8005a84:	20000008 	.word	0x20000008

08005a88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a8c:	4b06      	ldr	r3, [pc, #24]	@ (8005aa8 <HAL_IncTick+0x20>)
 8005a8e:	781b      	ldrb	r3, [r3, #0]
 8005a90:	461a      	mov	r2, r3
 8005a92:	4b06      	ldr	r3, [pc, #24]	@ (8005aac <HAL_IncTick+0x24>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4413      	add	r3, r2
 8005a98:	4a04      	ldr	r2, [pc, #16]	@ (8005aac <HAL_IncTick+0x24>)
 8005a9a:	6013      	str	r3, [r2, #0]
}
 8005a9c:	bf00      	nop
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	2000000c 	.word	0x2000000c
 8005aac:	20000870 	.word	0x20000870

08005ab0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
  return uwTick;
 8005ab4:	4b03      	ldr	r3, [pc, #12]	@ (8005ac4 <HAL_GetTick+0x14>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	20000870 	.word	0x20000870

08005ac8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005ad0:	f7ff ffee 	bl	8005ab0 <HAL_GetTick>
 8005ad4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae0:	d005      	beq.n	8005aee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8005b0c <HAL_Delay+0x44>)
 8005ae4:	781b      	ldrb	r3, [r3, #0]
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	4413      	add	r3, r2
 8005aec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005aee:	bf00      	nop
 8005af0:	f7ff ffde 	bl	8005ab0 <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d8f7      	bhi.n	8005af0 <HAL_Delay+0x28>
  {
  }
}
 8005b00:	bf00      	nop
 8005b02:	bf00      	nop
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
 8005b0a:	bf00      	nop
 8005b0c:	2000000c 	.word	0x2000000c

08005b10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f003 0307 	and.w	r3, r3, #7
 8005b1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b20:	4b0c      	ldr	r3, [pc, #48]	@ (8005b54 <__NVIC_SetPriorityGrouping+0x44>)
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005b38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005b3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005b42:	4a04      	ldr	r2, [pc, #16]	@ (8005b54 <__NVIC_SetPriorityGrouping+0x44>)
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	60d3      	str	r3, [r2, #12]
}
 8005b48:	bf00      	nop
 8005b4a:	3714      	adds	r7, #20
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr
 8005b54:	e000ed00 	.word	0xe000ed00

08005b58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b5c:	4b04      	ldr	r3, [pc, #16]	@ (8005b70 <__NVIC_GetPriorityGrouping+0x18>)
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	0a1b      	lsrs	r3, r3, #8
 8005b62:	f003 0307 	and.w	r3, r3, #7
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr
 8005b70:	e000ed00 	.word	0xe000ed00

08005b74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	db0b      	blt.n	8005b9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b86:	79fb      	ldrb	r3, [r7, #7]
 8005b88:	f003 021f 	and.w	r2, r3, #31
 8005b8c:	4907      	ldr	r1, [pc, #28]	@ (8005bac <__NVIC_EnableIRQ+0x38>)
 8005b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b92:	095b      	lsrs	r3, r3, #5
 8005b94:	2001      	movs	r0, #1
 8005b96:	fa00 f202 	lsl.w	r2, r0, r2
 8005b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005b9e:	bf00      	nop
 8005ba0:	370c      	adds	r7, #12
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	e000e100 	.word	0xe000e100

08005bb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b083      	sub	sp, #12
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	6039      	str	r1, [r7, #0]
 8005bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	db0a      	blt.n	8005bda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	490c      	ldr	r1, [pc, #48]	@ (8005bfc <__NVIC_SetPriority+0x4c>)
 8005bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bce:	0112      	lsls	r2, r2, #4
 8005bd0:	b2d2      	uxtb	r2, r2
 8005bd2:	440b      	add	r3, r1
 8005bd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005bd8:	e00a      	b.n	8005bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	b2da      	uxtb	r2, r3
 8005bde:	4908      	ldr	r1, [pc, #32]	@ (8005c00 <__NVIC_SetPriority+0x50>)
 8005be0:	79fb      	ldrb	r3, [r7, #7]
 8005be2:	f003 030f 	and.w	r3, r3, #15
 8005be6:	3b04      	subs	r3, #4
 8005be8:	0112      	lsls	r2, r2, #4
 8005bea:	b2d2      	uxtb	r2, r2
 8005bec:	440b      	add	r3, r1
 8005bee:	761a      	strb	r2, [r3, #24]
}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr
 8005bfc:	e000e100 	.word	0xe000e100
 8005c00:	e000ed00 	.word	0xe000ed00

08005c04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b089      	sub	sp, #36	@ 0x24
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f003 0307 	and.w	r3, r3, #7
 8005c16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	f1c3 0307 	rsb	r3, r3, #7
 8005c1e:	2b04      	cmp	r3, #4
 8005c20:	bf28      	it	cs
 8005c22:	2304      	movcs	r3, #4
 8005c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	3304      	adds	r3, #4
 8005c2a:	2b06      	cmp	r3, #6
 8005c2c:	d902      	bls.n	8005c34 <NVIC_EncodePriority+0x30>
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	3b03      	subs	r3, #3
 8005c32:	e000      	b.n	8005c36 <NVIC_EncodePriority+0x32>
 8005c34:	2300      	movs	r3, #0
 8005c36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c38:	f04f 32ff 	mov.w	r2, #4294967295
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c42:	43da      	mvns	r2, r3
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	401a      	ands	r2, r3
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	fa01 f303 	lsl.w	r3, r1, r3
 8005c56:	43d9      	mvns	r1, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c5c:	4313      	orrs	r3, r2
         );
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3724      	adds	r7, #36	@ 0x24
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
	...

08005c6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	3b01      	subs	r3, #1
 8005c78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c7c:	d301      	bcc.n	8005c82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e00f      	b.n	8005ca2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005c82:	4a0a      	ldr	r2, [pc, #40]	@ (8005cac <SysTick_Config+0x40>)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	3b01      	subs	r3, #1
 8005c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005c8a:	210f      	movs	r1, #15
 8005c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c90:	f7ff ff8e 	bl	8005bb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005c94:	4b05      	ldr	r3, [pc, #20]	@ (8005cac <SysTick_Config+0x40>)
 8005c96:	2200      	movs	r2, #0
 8005c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c9a:	4b04      	ldr	r3, [pc, #16]	@ (8005cac <SysTick_Config+0x40>)
 8005c9c:	2207      	movs	r2, #7
 8005c9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3708      	adds	r7, #8
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	e000e010 	.word	0xe000e010

08005cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f7ff ff29 	bl	8005b10 <__NVIC_SetPriorityGrouping>
}
 8005cbe:	bf00      	nop
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	b086      	sub	sp, #24
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	4603      	mov	r3, r0
 8005cce:	60b9      	str	r1, [r7, #8]
 8005cd0:	607a      	str	r2, [r7, #4]
 8005cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005cd8:	f7ff ff3e 	bl	8005b58 <__NVIC_GetPriorityGrouping>
 8005cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	68b9      	ldr	r1, [r7, #8]
 8005ce2:	6978      	ldr	r0, [r7, #20]
 8005ce4:	f7ff ff8e 	bl	8005c04 <NVIC_EncodePriority>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cee:	4611      	mov	r1, r2
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7ff ff5d 	bl	8005bb0 <__NVIC_SetPriority>
}
 8005cf6:	bf00      	nop
 8005cf8:	3718      	adds	r7, #24
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}

08005cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cfe:	b580      	push	{r7, lr}
 8005d00:	b082      	sub	sp, #8
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	4603      	mov	r3, r0
 8005d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7ff ff31 	bl	8005b74 <__NVIC_EnableIRQ>
}
 8005d12:	bf00      	nop
 8005d14:	3708      	adds	r7, #8
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}

08005d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005d1a:	b580      	push	{r7, lr}
 8005d1c:	b082      	sub	sp, #8
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f7ff ffa2 	bl	8005c6c <SysTick_Config>
 8005d28:	4603      	mov	r3, r0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3708      	adds	r7, #8
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005d32:	b580      	push	{r7, lr}
 8005d34:	b084      	sub	sp, #16
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d3e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005d40:	f7ff feb6 	bl	8005ab0 <HAL_GetTick>
 8005d44:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d008      	beq.n	8005d64 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2280      	movs	r2, #128	@ 0x80
 8005d56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e052      	b.n	8005e0a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 0216 	bic.w	r2, r2, #22
 8005d72:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	695a      	ldr	r2, [r3, #20]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d82:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d103      	bne.n	8005d94 <HAL_DMA_Abort+0x62>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d007      	beq.n	8005da4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f022 0208 	bic.w	r2, r2, #8
 8005da2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 0201 	bic.w	r2, r2, #1
 8005db2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005db4:	e013      	b.n	8005dde <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005db6:	f7ff fe7b 	bl	8005ab0 <HAL_GetTick>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	1ad3      	subs	r3, r2, r3
 8005dc0:	2b05      	cmp	r3, #5
 8005dc2:	d90c      	bls.n	8005dde <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2220      	movs	r2, #32
 8005dc8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2203      	movs	r2, #3
 8005dce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e015      	b.n	8005e0a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1e4      	bne.n	8005db6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005df0:	223f      	movs	r2, #63	@ 0x3f
 8005df2:	409a      	lsls	r2, r3
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005e12:	b480      	push	{r7}
 8005e14:	b083      	sub	sp, #12
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d004      	beq.n	8005e30 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2280      	movs	r2, #128	@ 0x80
 8005e2a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e00c      	b.n	8005e4a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2205      	movs	r2, #5
 8005e34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 0201 	bic.w	r2, r2, #1
 8005e46:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	370c      	adds	r7, #12
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr
	...

08005e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b089      	sub	sp, #36	@ 0x24
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005e62:	2300      	movs	r3, #0
 8005e64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005e66:	2300      	movs	r3, #0
 8005e68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005e6e:	2300      	movs	r3, #0
 8005e70:	61fb      	str	r3, [r7, #28]
 8005e72:	e159      	b.n	8006128 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005e74:	2201      	movs	r2, #1
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	697a      	ldr	r2, [r7, #20]
 8005e84:	4013      	ands	r3, r2
 8005e86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005e88:	693a      	ldr	r2, [r7, #16]
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	f040 8148 	bne.w	8006122 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	f003 0303 	and.w	r3, r3, #3
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	d005      	beq.n	8005eaa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d130      	bne.n	8005f0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	2203      	movs	r2, #3
 8005eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eba:	43db      	mvns	r3, r3
 8005ebc:	69ba      	ldr	r2, [r7, #24]
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	68da      	ldr	r2, [r3, #12]
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	005b      	lsls	r3, r3, #1
 8005eca:	fa02 f303 	lsl.w	r3, r2, r3
 8005ece:	69ba      	ldr	r2, [r7, #24]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	69ba      	ldr	r2, [r7, #24]
 8005ed8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee8:	43db      	mvns	r3, r3
 8005eea:	69ba      	ldr	r2, [r7, #24]
 8005eec:	4013      	ands	r3, r2
 8005eee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	091b      	lsrs	r3, r3, #4
 8005ef6:	f003 0201 	and.w	r2, r3, #1
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	fa02 f303 	lsl.w	r3, r2, r3
 8005f00:	69ba      	ldr	r2, [r7, #24]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	f003 0303 	and.w	r3, r3, #3
 8005f14:	2b03      	cmp	r3, #3
 8005f16:	d017      	beq.n	8005f48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	2203      	movs	r2, #3
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	43db      	mvns	r3, r3
 8005f2a:	69ba      	ldr	r2, [r7, #24]
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	689a      	ldr	r2, [r3, #8]
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3c:	69ba      	ldr	r2, [r7, #24]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	69ba      	ldr	r2, [r7, #24]
 8005f46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f003 0303 	and.w	r3, r3, #3
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	d123      	bne.n	8005f9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	08da      	lsrs	r2, r3, #3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	3208      	adds	r2, #8
 8005f5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	f003 0307 	and.w	r3, r3, #7
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	220f      	movs	r2, #15
 8005f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f70:	43db      	mvns	r3, r3
 8005f72:	69ba      	ldr	r2, [r7, #24]
 8005f74:	4013      	ands	r3, r2
 8005f76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	691a      	ldr	r2, [r3, #16]
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	f003 0307 	and.w	r3, r3, #7
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	fa02 f303 	lsl.w	r3, r2, r3
 8005f88:	69ba      	ldr	r2, [r7, #24]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	08da      	lsrs	r2, r3, #3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	3208      	adds	r2, #8
 8005f96:	69b9      	ldr	r1, [r7, #24]
 8005f98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	005b      	lsls	r3, r3, #1
 8005fa6:	2203      	movs	r2, #3
 8005fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fac:	43db      	mvns	r3, r3
 8005fae:	69ba      	ldr	r2, [r7, #24]
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f003 0203 	and.w	r2, r3, #3
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	005b      	lsls	r3, r3, #1
 8005fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	69ba      	ldr	r2, [r7, #24]
 8005fce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	f000 80a2 	beq.w	8006122 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005fde:	2300      	movs	r3, #0
 8005fe0:	60fb      	str	r3, [r7, #12]
 8005fe2:	4b57      	ldr	r3, [pc, #348]	@ (8006140 <HAL_GPIO_Init+0x2e8>)
 8005fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fe6:	4a56      	ldr	r2, [pc, #344]	@ (8006140 <HAL_GPIO_Init+0x2e8>)
 8005fe8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005fec:	6453      	str	r3, [r2, #68]	@ 0x44
 8005fee:	4b54      	ldr	r3, [pc, #336]	@ (8006140 <HAL_GPIO_Init+0x2e8>)
 8005ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ff2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ff6:	60fb      	str	r3, [r7, #12]
 8005ff8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ffa:	4a52      	ldr	r2, [pc, #328]	@ (8006144 <HAL_GPIO_Init+0x2ec>)
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	089b      	lsrs	r3, r3, #2
 8006000:	3302      	adds	r3, #2
 8006002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006006:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006008:	69fb      	ldr	r3, [r7, #28]
 800600a:	f003 0303 	and.w	r3, r3, #3
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	220f      	movs	r2, #15
 8006012:	fa02 f303 	lsl.w	r3, r2, r3
 8006016:	43db      	mvns	r3, r3
 8006018:	69ba      	ldr	r2, [r7, #24]
 800601a:	4013      	ands	r3, r2
 800601c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a49      	ldr	r2, [pc, #292]	@ (8006148 <HAL_GPIO_Init+0x2f0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d019      	beq.n	800605a <HAL_GPIO_Init+0x202>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a48      	ldr	r2, [pc, #288]	@ (800614c <HAL_GPIO_Init+0x2f4>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d013      	beq.n	8006056 <HAL_GPIO_Init+0x1fe>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a47      	ldr	r2, [pc, #284]	@ (8006150 <HAL_GPIO_Init+0x2f8>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d00d      	beq.n	8006052 <HAL_GPIO_Init+0x1fa>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a46      	ldr	r2, [pc, #280]	@ (8006154 <HAL_GPIO_Init+0x2fc>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d007      	beq.n	800604e <HAL_GPIO_Init+0x1f6>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a45      	ldr	r2, [pc, #276]	@ (8006158 <HAL_GPIO_Init+0x300>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d101      	bne.n	800604a <HAL_GPIO_Init+0x1f2>
 8006046:	2304      	movs	r3, #4
 8006048:	e008      	b.n	800605c <HAL_GPIO_Init+0x204>
 800604a:	2307      	movs	r3, #7
 800604c:	e006      	b.n	800605c <HAL_GPIO_Init+0x204>
 800604e:	2303      	movs	r3, #3
 8006050:	e004      	b.n	800605c <HAL_GPIO_Init+0x204>
 8006052:	2302      	movs	r3, #2
 8006054:	e002      	b.n	800605c <HAL_GPIO_Init+0x204>
 8006056:	2301      	movs	r3, #1
 8006058:	e000      	b.n	800605c <HAL_GPIO_Init+0x204>
 800605a:	2300      	movs	r3, #0
 800605c:	69fa      	ldr	r2, [r7, #28]
 800605e:	f002 0203 	and.w	r2, r2, #3
 8006062:	0092      	lsls	r2, r2, #2
 8006064:	4093      	lsls	r3, r2
 8006066:	69ba      	ldr	r2, [r7, #24]
 8006068:	4313      	orrs	r3, r2
 800606a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800606c:	4935      	ldr	r1, [pc, #212]	@ (8006144 <HAL_GPIO_Init+0x2ec>)
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	089b      	lsrs	r3, r3, #2
 8006072:	3302      	adds	r3, #2
 8006074:	69ba      	ldr	r2, [r7, #24]
 8006076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800607a:	4b38      	ldr	r3, [pc, #224]	@ (800615c <HAL_GPIO_Init+0x304>)
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	43db      	mvns	r3, r3
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	4013      	ands	r3, r2
 8006088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d003      	beq.n	800609e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006096:	69ba      	ldr	r2, [r7, #24]
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	4313      	orrs	r3, r2
 800609c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800609e:	4a2f      	ldr	r2, [pc, #188]	@ (800615c <HAL_GPIO_Init+0x304>)
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80060a4:	4b2d      	ldr	r3, [pc, #180]	@ (800615c <HAL_GPIO_Init+0x304>)
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	43db      	mvns	r3, r3
 80060ae:	69ba      	ldr	r2, [r7, #24]
 80060b0:	4013      	ands	r3, r2
 80060b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d003      	beq.n	80060c8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80060c0:	69ba      	ldr	r2, [r7, #24]
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80060c8:	4a24      	ldr	r2, [pc, #144]	@ (800615c <HAL_GPIO_Init+0x304>)
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80060ce:	4b23      	ldr	r3, [pc, #140]	@ (800615c <HAL_GPIO_Init+0x304>)
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	43db      	mvns	r3, r3
 80060d8:	69ba      	ldr	r2, [r7, #24]
 80060da:	4013      	ands	r3, r2
 80060dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80060ea:	69ba      	ldr	r2, [r7, #24]
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80060f2:	4a1a      	ldr	r2, [pc, #104]	@ (800615c <HAL_GPIO_Init+0x304>)
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80060f8:	4b18      	ldr	r3, [pc, #96]	@ (800615c <HAL_GPIO_Init+0x304>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	43db      	mvns	r3, r3
 8006102:	69ba      	ldr	r2, [r7, #24]
 8006104:	4013      	ands	r3, r2
 8006106:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006110:	2b00      	cmp	r3, #0
 8006112:	d003      	beq.n	800611c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006114:	69ba      	ldr	r2, [r7, #24]
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	4313      	orrs	r3, r2
 800611a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800611c:	4a0f      	ldr	r2, [pc, #60]	@ (800615c <HAL_GPIO_Init+0x304>)
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	3301      	adds	r3, #1
 8006126:	61fb      	str	r3, [r7, #28]
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	2b0f      	cmp	r3, #15
 800612c:	f67f aea2 	bls.w	8005e74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006130:	bf00      	nop
 8006132:	bf00      	nop
 8006134:	3724      	adds	r7, #36	@ 0x24
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr
 800613e:	bf00      	nop
 8006140:	40023800 	.word	0x40023800
 8006144:	40013800 	.word	0x40013800
 8006148:	40020000 	.word	0x40020000
 800614c:	40020400 	.word	0x40020400
 8006150:	40020800 	.word	0x40020800
 8006154:	40020c00 	.word	0x40020c00
 8006158:	40021000 	.word	0x40021000
 800615c:	40013c00 	.word	0x40013c00

08006160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	460b      	mov	r3, r1
 800616a:	807b      	strh	r3, [r7, #2]
 800616c:	4613      	mov	r3, r2
 800616e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006170:	787b      	ldrb	r3, [r7, #1]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d003      	beq.n	800617e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006176:	887a      	ldrh	r2, [r7, #2]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800617c:	e003      	b.n	8006186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800617e:	887b      	ldrh	r3, [r7, #2]
 8006180:	041a      	lsls	r2, r3, #16
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	619a      	str	r2, [r3, #24]
}
 8006186:	bf00      	nop
 8006188:	370c      	adds	r7, #12
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr

08006192 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006192:	b480      	push	{r7}
 8006194:	b085      	sub	sp, #20
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
 800619a:	460b      	mov	r3, r1
 800619c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	695b      	ldr	r3, [r3, #20]
 80061a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80061a4:	887a      	ldrh	r2, [r7, #2]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	4013      	ands	r3, r2
 80061aa:	041a      	lsls	r2, r3, #16
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	43d9      	mvns	r1, r3
 80061b0:	887b      	ldrh	r3, [r7, #2]
 80061b2:	400b      	ands	r3, r1
 80061b4:	431a      	orrs	r2, r3
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	619a      	str	r2, [r3, #24]
}
 80061ba:	bf00      	nop
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr
	...

080061c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b086      	sub	sp, #24
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e267      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d075      	beq.n	80062d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80061e6:	4b88      	ldr	r3, [pc, #544]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f003 030c 	and.w	r3, r3, #12
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	d00c      	beq.n	800620c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061f2:	4b85      	ldr	r3, [pc, #532]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80061fa:	2b08      	cmp	r3, #8
 80061fc:	d112      	bne.n	8006224 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061fe:	4b82      	ldr	r3, [pc, #520]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006206:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800620a:	d10b      	bne.n	8006224 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800620c:	4b7e      	ldr	r3, [pc, #504]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006214:	2b00      	cmp	r3, #0
 8006216:	d05b      	beq.n	80062d0 <HAL_RCC_OscConfig+0x108>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d157      	bne.n	80062d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e242      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800622c:	d106      	bne.n	800623c <HAL_RCC_OscConfig+0x74>
 800622e:	4b76      	ldr	r3, [pc, #472]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a75      	ldr	r2, [pc, #468]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006234:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006238:	6013      	str	r3, [r2, #0]
 800623a:	e01d      	b.n	8006278 <HAL_RCC_OscConfig+0xb0>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006244:	d10c      	bne.n	8006260 <HAL_RCC_OscConfig+0x98>
 8006246:	4b70      	ldr	r3, [pc, #448]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a6f      	ldr	r2, [pc, #444]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 800624c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006250:	6013      	str	r3, [r2, #0]
 8006252:	4b6d      	ldr	r3, [pc, #436]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a6c      	ldr	r2, [pc, #432]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800625c:	6013      	str	r3, [r2, #0]
 800625e:	e00b      	b.n	8006278 <HAL_RCC_OscConfig+0xb0>
 8006260:	4b69      	ldr	r3, [pc, #420]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a68      	ldr	r2, [pc, #416]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006266:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800626a:	6013      	str	r3, [r2, #0]
 800626c:	4b66      	ldr	r3, [pc, #408]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a65      	ldr	r2, [pc, #404]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006272:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006276:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d013      	beq.n	80062a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006280:	f7ff fc16 	bl	8005ab0 <HAL_GetTick>
 8006284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006286:	e008      	b.n	800629a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006288:	f7ff fc12 	bl	8005ab0 <HAL_GetTick>
 800628c:	4602      	mov	r2, r0
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	1ad3      	subs	r3, r2, r3
 8006292:	2b64      	cmp	r3, #100	@ 0x64
 8006294:	d901      	bls.n	800629a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e207      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800629a:	4b5b      	ldr	r3, [pc, #364]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d0f0      	beq.n	8006288 <HAL_RCC_OscConfig+0xc0>
 80062a6:	e014      	b.n	80062d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062a8:	f7ff fc02 	bl	8005ab0 <HAL_GetTick>
 80062ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062ae:	e008      	b.n	80062c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062b0:	f7ff fbfe 	bl	8005ab0 <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	2b64      	cmp	r3, #100	@ 0x64
 80062bc:	d901      	bls.n	80062c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e1f3      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062c2:	4b51      	ldr	r3, [pc, #324]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1f0      	bne.n	80062b0 <HAL_RCC_OscConfig+0xe8>
 80062ce:	e000      	b.n	80062d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 0302 	and.w	r3, r3, #2
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d063      	beq.n	80063a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80062de:	4b4a      	ldr	r3, [pc, #296]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f003 030c 	and.w	r3, r3, #12
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00b      	beq.n	8006302 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062ea:	4b47      	ldr	r3, [pc, #284]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80062f2:	2b08      	cmp	r3, #8
 80062f4:	d11c      	bne.n	8006330 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062f6:	4b44      	ldr	r3, [pc, #272]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d116      	bne.n	8006330 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006302:	4b41      	ldr	r3, [pc, #260]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 0302 	and.w	r3, r3, #2
 800630a:	2b00      	cmp	r3, #0
 800630c:	d005      	beq.n	800631a <HAL_RCC_OscConfig+0x152>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d001      	beq.n	800631a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e1c7      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800631a:	4b3b      	ldr	r3, [pc, #236]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	00db      	lsls	r3, r3, #3
 8006328:	4937      	ldr	r1, [pc, #220]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 800632a:	4313      	orrs	r3, r2
 800632c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800632e:	e03a      	b.n	80063a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d020      	beq.n	800637a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006338:	4b34      	ldr	r3, [pc, #208]	@ (800640c <HAL_RCC_OscConfig+0x244>)
 800633a:	2201      	movs	r2, #1
 800633c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800633e:	f7ff fbb7 	bl	8005ab0 <HAL_GetTick>
 8006342:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006344:	e008      	b.n	8006358 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006346:	f7ff fbb3 	bl	8005ab0 <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	2b02      	cmp	r3, #2
 8006352:	d901      	bls.n	8006358 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e1a8      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006358:	4b2b      	ldr	r3, [pc, #172]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 0302 	and.w	r3, r3, #2
 8006360:	2b00      	cmp	r3, #0
 8006362:	d0f0      	beq.n	8006346 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006364:	4b28      	ldr	r3, [pc, #160]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	00db      	lsls	r3, r3, #3
 8006372:	4925      	ldr	r1, [pc, #148]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 8006374:	4313      	orrs	r3, r2
 8006376:	600b      	str	r3, [r1, #0]
 8006378:	e015      	b.n	80063a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800637a:	4b24      	ldr	r3, [pc, #144]	@ (800640c <HAL_RCC_OscConfig+0x244>)
 800637c:	2200      	movs	r2, #0
 800637e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006380:	f7ff fb96 	bl	8005ab0 <HAL_GetTick>
 8006384:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006386:	e008      	b.n	800639a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006388:	f7ff fb92 	bl	8005ab0 <HAL_GetTick>
 800638c:	4602      	mov	r2, r0
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	1ad3      	subs	r3, r2, r3
 8006392:	2b02      	cmp	r3, #2
 8006394:	d901      	bls.n	800639a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e187      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800639a:	4b1b      	ldr	r3, [pc, #108]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 0302 	and.w	r3, r3, #2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d1f0      	bne.n	8006388 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 0308 	and.w	r3, r3, #8
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d036      	beq.n	8006420 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d016      	beq.n	80063e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063ba:	4b15      	ldr	r3, [pc, #84]	@ (8006410 <HAL_RCC_OscConfig+0x248>)
 80063bc:	2201      	movs	r2, #1
 80063be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063c0:	f7ff fb76 	bl	8005ab0 <HAL_GetTick>
 80063c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063c6:	e008      	b.n	80063da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063c8:	f7ff fb72 	bl	8005ab0 <HAL_GetTick>
 80063cc:	4602      	mov	r2, r0
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d901      	bls.n	80063da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e167      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063da:	4b0b      	ldr	r3, [pc, #44]	@ (8006408 <HAL_RCC_OscConfig+0x240>)
 80063dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063de:	f003 0302 	and.w	r3, r3, #2
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d0f0      	beq.n	80063c8 <HAL_RCC_OscConfig+0x200>
 80063e6:	e01b      	b.n	8006420 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063e8:	4b09      	ldr	r3, [pc, #36]	@ (8006410 <HAL_RCC_OscConfig+0x248>)
 80063ea:	2200      	movs	r2, #0
 80063ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063ee:	f7ff fb5f 	bl	8005ab0 <HAL_GetTick>
 80063f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063f4:	e00e      	b.n	8006414 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063f6:	f7ff fb5b 	bl	8005ab0 <HAL_GetTick>
 80063fa:	4602      	mov	r2, r0
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	2b02      	cmp	r3, #2
 8006402:	d907      	bls.n	8006414 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006404:	2303      	movs	r3, #3
 8006406:	e150      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
 8006408:	40023800 	.word	0x40023800
 800640c:	42470000 	.word	0x42470000
 8006410:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006414:	4b88      	ldr	r3, [pc, #544]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006416:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006418:	f003 0302 	and.w	r3, r3, #2
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1ea      	bne.n	80063f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0304 	and.w	r3, r3, #4
 8006428:	2b00      	cmp	r3, #0
 800642a:	f000 8097 	beq.w	800655c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800642e:	2300      	movs	r3, #0
 8006430:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006432:	4b81      	ldr	r3, [pc, #516]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d10f      	bne.n	800645e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800643e:	2300      	movs	r3, #0
 8006440:	60bb      	str	r3, [r7, #8]
 8006442:	4b7d      	ldr	r3, [pc, #500]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006446:	4a7c      	ldr	r2, [pc, #496]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006448:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800644c:	6413      	str	r3, [r2, #64]	@ 0x40
 800644e:	4b7a      	ldr	r3, [pc, #488]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006456:	60bb      	str	r3, [r7, #8]
 8006458:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800645a:	2301      	movs	r3, #1
 800645c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800645e:	4b77      	ldr	r3, [pc, #476]	@ (800663c <HAL_RCC_OscConfig+0x474>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006466:	2b00      	cmp	r3, #0
 8006468:	d118      	bne.n	800649c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800646a:	4b74      	ldr	r3, [pc, #464]	@ (800663c <HAL_RCC_OscConfig+0x474>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a73      	ldr	r2, [pc, #460]	@ (800663c <HAL_RCC_OscConfig+0x474>)
 8006470:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006474:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006476:	f7ff fb1b 	bl	8005ab0 <HAL_GetTick>
 800647a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800647c:	e008      	b.n	8006490 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800647e:	f7ff fb17 	bl	8005ab0 <HAL_GetTick>
 8006482:	4602      	mov	r2, r0
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	1ad3      	subs	r3, r2, r3
 8006488:	2b02      	cmp	r3, #2
 800648a:	d901      	bls.n	8006490 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800648c:	2303      	movs	r3, #3
 800648e:	e10c      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006490:	4b6a      	ldr	r3, [pc, #424]	@ (800663c <HAL_RCC_OscConfig+0x474>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006498:	2b00      	cmp	r3, #0
 800649a:	d0f0      	beq.n	800647e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d106      	bne.n	80064b2 <HAL_RCC_OscConfig+0x2ea>
 80064a4:	4b64      	ldr	r3, [pc, #400]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80064a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064a8:	4a63      	ldr	r2, [pc, #396]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80064aa:	f043 0301 	orr.w	r3, r3, #1
 80064ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80064b0:	e01c      	b.n	80064ec <HAL_RCC_OscConfig+0x324>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	2b05      	cmp	r3, #5
 80064b8:	d10c      	bne.n	80064d4 <HAL_RCC_OscConfig+0x30c>
 80064ba:	4b5f      	ldr	r3, [pc, #380]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80064bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064be:	4a5e      	ldr	r2, [pc, #376]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80064c0:	f043 0304 	orr.w	r3, r3, #4
 80064c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80064c6:	4b5c      	ldr	r3, [pc, #368]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80064c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ca:	4a5b      	ldr	r2, [pc, #364]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80064cc:	f043 0301 	orr.w	r3, r3, #1
 80064d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80064d2:	e00b      	b.n	80064ec <HAL_RCC_OscConfig+0x324>
 80064d4:	4b58      	ldr	r3, [pc, #352]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80064d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064d8:	4a57      	ldr	r2, [pc, #348]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80064da:	f023 0301 	bic.w	r3, r3, #1
 80064de:	6713      	str	r3, [r2, #112]	@ 0x70
 80064e0:	4b55      	ldr	r3, [pc, #340]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80064e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064e4:	4a54      	ldr	r2, [pc, #336]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80064e6:	f023 0304 	bic.w	r3, r3, #4
 80064ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d015      	beq.n	8006520 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064f4:	f7ff fadc 	bl	8005ab0 <HAL_GetTick>
 80064f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064fa:	e00a      	b.n	8006512 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064fc:	f7ff fad8 	bl	8005ab0 <HAL_GetTick>
 8006500:	4602      	mov	r2, r0
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	1ad3      	subs	r3, r2, r3
 8006506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800650a:	4293      	cmp	r3, r2
 800650c:	d901      	bls.n	8006512 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800650e:	2303      	movs	r3, #3
 8006510:	e0cb      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006512:	4b49      	ldr	r3, [pc, #292]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006516:	f003 0302 	and.w	r3, r3, #2
 800651a:	2b00      	cmp	r3, #0
 800651c:	d0ee      	beq.n	80064fc <HAL_RCC_OscConfig+0x334>
 800651e:	e014      	b.n	800654a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006520:	f7ff fac6 	bl	8005ab0 <HAL_GetTick>
 8006524:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006526:	e00a      	b.n	800653e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006528:	f7ff fac2 	bl	8005ab0 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006536:	4293      	cmp	r3, r2
 8006538:	d901      	bls.n	800653e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e0b5      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800653e:	4b3e      	ldr	r3, [pc, #248]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1ee      	bne.n	8006528 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800654a:	7dfb      	ldrb	r3, [r7, #23]
 800654c:	2b01      	cmp	r3, #1
 800654e:	d105      	bne.n	800655c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006550:	4b39      	ldr	r3, [pc, #228]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006554:	4a38      	ldr	r2, [pc, #224]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006556:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800655a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 80a1 	beq.w	80066a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006566:	4b34      	ldr	r3, [pc, #208]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f003 030c 	and.w	r3, r3, #12
 800656e:	2b08      	cmp	r3, #8
 8006570:	d05c      	beq.n	800662c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	2b02      	cmp	r3, #2
 8006578:	d141      	bne.n	80065fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800657a:	4b31      	ldr	r3, [pc, #196]	@ (8006640 <HAL_RCC_OscConfig+0x478>)
 800657c:	2200      	movs	r2, #0
 800657e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006580:	f7ff fa96 	bl	8005ab0 <HAL_GetTick>
 8006584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006588:	f7ff fa92 	bl	8005ab0 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b02      	cmp	r3, #2
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e087      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800659a:	4b27      	ldr	r3, [pc, #156]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1f0      	bne.n	8006588 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	69da      	ldr	r2, [r3, #28]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a1b      	ldr	r3, [r3, #32]
 80065ae:	431a      	orrs	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065b4:	019b      	lsls	r3, r3, #6
 80065b6:	431a      	orrs	r2, r3
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065bc:	085b      	lsrs	r3, r3, #1
 80065be:	3b01      	subs	r3, #1
 80065c0:	041b      	lsls	r3, r3, #16
 80065c2:	431a      	orrs	r2, r3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c8:	061b      	lsls	r3, r3, #24
 80065ca:	491b      	ldr	r1, [pc, #108]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80065cc:	4313      	orrs	r3, r2
 80065ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065d0:	4b1b      	ldr	r3, [pc, #108]	@ (8006640 <HAL_RCC_OscConfig+0x478>)
 80065d2:	2201      	movs	r2, #1
 80065d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065d6:	f7ff fa6b 	bl	8005ab0 <HAL_GetTick>
 80065da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065dc:	e008      	b.n	80065f0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065de:	f7ff fa67 	bl	8005ab0 <HAL_GetTick>
 80065e2:	4602      	mov	r2, r0
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	1ad3      	subs	r3, r2, r3
 80065e8:	2b02      	cmp	r3, #2
 80065ea:	d901      	bls.n	80065f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80065ec:	2303      	movs	r3, #3
 80065ee:	e05c      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065f0:	4b11      	ldr	r3, [pc, #68]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d0f0      	beq.n	80065de <HAL_RCC_OscConfig+0x416>
 80065fc:	e054      	b.n	80066a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065fe:	4b10      	ldr	r3, [pc, #64]	@ (8006640 <HAL_RCC_OscConfig+0x478>)
 8006600:	2200      	movs	r2, #0
 8006602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006604:	f7ff fa54 	bl	8005ab0 <HAL_GetTick>
 8006608:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800660a:	e008      	b.n	800661e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800660c:	f7ff fa50 	bl	8005ab0 <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	2b02      	cmp	r3, #2
 8006618:	d901      	bls.n	800661e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e045      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800661e:	4b06      	ldr	r3, [pc, #24]	@ (8006638 <HAL_RCC_OscConfig+0x470>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1f0      	bne.n	800660c <HAL_RCC_OscConfig+0x444>
 800662a:	e03d      	b.n	80066a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d107      	bne.n	8006644 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e038      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
 8006638:	40023800 	.word	0x40023800
 800663c:	40007000 	.word	0x40007000
 8006640:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006644:	4b1b      	ldr	r3, [pc, #108]	@ (80066b4 <HAL_RCC_OscConfig+0x4ec>)
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	699b      	ldr	r3, [r3, #24]
 800664e:	2b01      	cmp	r3, #1
 8006650:	d028      	beq.n	80066a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800665c:	429a      	cmp	r2, r3
 800665e:	d121      	bne.n	80066a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800666a:	429a      	cmp	r2, r3
 800666c:	d11a      	bne.n	80066a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800666e:	68fa      	ldr	r2, [r7, #12]
 8006670:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006674:	4013      	ands	r3, r2
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800667a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800667c:	4293      	cmp	r3, r2
 800667e:	d111      	bne.n	80066a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800668a:	085b      	lsrs	r3, r3, #1
 800668c:	3b01      	subs	r3, #1
 800668e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006690:	429a      	cmp	r2, r3
 8006692:	d107      	bne.n	80066a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d001      	beq.n	80066a8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e000      	b.n	80066aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80066a8:	2300      	movs	r3, #0
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3718      	adds	r7, #24
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	40023800 	.word	0x40023800

080066b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d101      	bne.n	80066cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066c8:	2301      	movs	r3, #1
 80066ca:	e0cc      	b.n	8006866 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066cc:	4b68      	ldr	r3, [pc, #416]	@ (8006870 <HAL_RCC_ClockConfig+0x1b8>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 0307 	and.w	r3, r3, #7
 80066d4:	683a      	ldr	r2, [r7, #0]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d90c      	bls.n	80066f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066da:	4b65      	ldr	r3, [pc, #404]	@ (8006870 <HAL_RCC_ClockConfig+0x1b8>)
 80066dc:	683a      	ldr	r2, [r7, #0]
 80066de:	b2d2      	uxtb	r2, r2
 80066e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066e2:	4b63      	ldr	r3, [pc, #396]	@ (8006870 <HAL_RCC_ClockConfig+0x1b8>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0307 	and.w	r3, r3, #7
 80066ea:	683a      	ldr	r2, [r7, #0]
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d001      	beq.n	80066f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e0b8      	b.n	8006866 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0302 	and.w	r3, r3, #2
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d020      	beq.n	8006742 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0304 	and.w	r3, r3, #4
 8006708:	2b00      	cmp	r3, #0
 800670a:	d005      	beq.n	8006718 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800670c:	4b59      	ldr	r3, [pc, #356]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	4a58      	ldr	r2, [pc, #352]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 8006712:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006716:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0308 	and.w	r3, r3, #8
 8006720:	2b00      	cmp	r3, #0
 8006722:	d005      	beq.n	8006730 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006724:	4b53      	ldr	r3, [pc, #332]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	4a52      	ldr	r2, [pc, #328]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 800672a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800672e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006730:	4b50      	ldr	r3, [pc, #320]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	494d      	ldr	r1, [pc, #308]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 800673e:	4313      	orrs	r3, r2
 8006740:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	2b00      	cmp	r3, #0
 800674c:	d044      	beq.n	80067d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d107      	bne.n	8006766 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006756:	4b47      	ldr	r3, [pc, #284]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d119      	bne.n	8006796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e07f      	b.n	8006866 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	2b02      	cmp	r3, #2
 800676c:	d003      	beq.n	8006776 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006772:	2b03      	cmp	r3, #3
 8006774:	d107      	bne.n	8006786 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006776:	4b3f      	ldr	r3, [pc, #252]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d109      	bne.n	8006796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e06f      	b.n	8006866 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006786:	4b3b      	ldr	r3, [pc, #236]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0302 	and.w	r3, r3, #2
 800678e:	2b00      	cmp	r3, #0
 8006790:	d101      	bne.n	8006796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e067      	b.n	8006866 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006796:	4b37      	ldr	r3, [pc, #220]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f023 0203 	bic.w	r2, r3, #3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	4934      	ldr	r1, [pc, #208]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 80067a4:	4313      	orrs	r3, r2
 80067a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067a8:	f7ff f982 	bl	8005ab0 <HAL_GetTick>
 80067ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067ae:	e00a      	b.n	80067c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067b0:	f7ff f97e 	bl	8005ab0 <HAL_GetTick>
 80067b4:	4602      	mov	r2, r0
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067be:	4293      	cmp	r3, r2
 80067c0:	d901      	bls.n	80067c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e04f      	b.n	8006866 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067c6:	4b2b      	ldr	r3, [pc, #172]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	f003 020c 	and.w	r2, r3, #12
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d1eb      	bne.n	80067b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067d8:	4b25      	ldr	r3, [pc, #148]	@ (8006870 <HAL_RCC_ClockConfig+0x1b8>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0307 	and.w	r3, r3, #7
 80067e0:	683a      	ldr	r2, [r7, #0]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d20c      	bcs.n	8006800 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067e6:	4b22      	ldr	r3, [pc, #136]	@ (8006870 <HAL_RCC_ClockConfig+0x1b8>)
 80067e8:	683a      	ldr	r2, [r7, #0]
 80067ea:	b2d2      	uxtb	r2, r2
 80067ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067ee:	4b20      	ldr	r3, [pc, #128]	@ (8006870 <HAL_RCC_ClockConfig+0x1b8>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0307 	and.w	r3, r3, #7
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d001      	beq.n	8006800 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	e032      	b.n	8006866 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0304 	and.w	r3, r3, #4
 8006808:	2b00      	cmp	r3, #0
 800680a:	d008      	beq.n	800681e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800680c:	4b19      	ldr	r3, [pc, #100]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	68db      	ldr	r3, [r3, #12]
 8006818:	4916      	ldr	r1, [pc, #88]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 800681a:	4313      	orrs	r3, r2
 800681c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 0308 	and.w	r3, r3, #8
 8006826:	2b00      	cmp	r3, #0
 8006828:	d009      	beq.n	800683e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800682a:	4b12      	ldr	r3, [pc, #72]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	691b      	ldr	r3, [r3, #16]
 8006836:	00db      	lsls	r3, r3, #3
 8006838:	490e      	ldr	r1, [pc, #56]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 800683a:	4313      	orrs	r3, r2
 800683c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800683e:	f000 f821 	bl	8006884 <HAL_RCC_GetSysClockFreq>
 8006842:	4602      	mov	r2, r0
 8006844:	4b0b      	ldr	r3, [pc, #44]	@ (8006874 <HAL_RCC_ClockConfig+0x1bc>)
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	091b      	lsrs	r3, r3, #4
 800684a:	f003 030f 	and.w	r3, r3, #15
 800684e:	490a      	ldr	r1, [pc, #40]	@ (8006878 <HAL_RCC_ClockConfig+0x1c0>)
 8006850:	5ccb      	ldrb	r3, [r1, r3]
 8006852:	fa22 f303 	lsr.w	r3, r2, r3
 8006856:	4a09      	ldr	r2, [pc, #36]	@ (800687c <HAL_RCC_ClockConfig+0x1c4>)
 8006858:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800685a:	4b09      	ldr	r3, [pc, #36]	@ (8006880 <HAL_RCC_ClockConfig+0x1c8>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4618      	mov	r0, r3
 8006860:	f7ff f8e2 	bl	8005a28 <HAL_InitTick>

  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	40023c00 	.word	0x40023c00
 8006874:	40023800 	.word	0x40023800
 8006878:	0800d770 	.word	0x0800d770
 800687c:	20000004 	.word	0x20000004
 8006880:	20000008 	.word	0x20000008

08006884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006884:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006888:	b094      	sub	sp, #80	@ 0x50
 800688a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800688c:	2300      	movs	r3, #0
 800688e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006890:	2300      	movs	r3, #0
 8006892:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006894:	2300      	movs	r3, #0
 8006896:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006898:	2300      	movs	r3, #0
 800689a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800689c:	4b79      	ldr	r3, [pc, #484]	@ (8006a84 <HAL_RCC_GetSysClockFreq+0x200>)
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f003 030c 	and.w	r3, r3, #12
 80068a4:	2b08      	cmp	r3, #8
 80068a6:	d00d      	beq.n	80068c4 <HAL_RCC_GetSysClockFreq+0x40>
 80068a8:	2b08      	cmp	r3, #8
 80068aa:	f200 80e1 	bhi.w	8006a70 <HAL_RCC_GetSysClockFreq+0x1ec>
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d002      	beq.n	80068b8 <HAL_RCC_GetSysClockFreq+0x34>
 80068b2:	2b04      	cmp	r3, #4
 80068b4:	d003      	beq.n	80068be <HAL_RCC_GetSysClockFreq+0x3a>
 80068b6:	e0db      	b.n	8006a70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068b8:	4b73      	ldr	r3, [pc, #460]	@ (8006a88 <HAL_RCC_GetSysClockFreq+0x204>)
 80068ba:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80068bc:	e0db      	b.n	8006a76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80068be:	4b73      	ldr	r3, [pc, #460]	@ (8006a8c <HAL_RCC_GetSysClockFreq+0x208>)
 80068c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80068c2:	e0d8      	b.n	8006a76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068c4:	4b6f      	ldr	r3, [pc, #444]	@ (8006a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068cc:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80068ce:	4b6d      	ldr	r3, [pc, #436]	@ (8006a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d063      	beq.n	80069a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068da:	4b6a      	ldr	r3, [pc, #424]	@ (8006a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	099b      	lsrs	r3, r3, #6
 80068e0:	2200      	movs	r2, #0
 80068e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80068e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80068ee:	2300      	movs	r3, #0
 80068f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80068f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80068f6:	4622      	mov	r2, r4
 80068f8:	462b      	mov	r3, r5
 80068fa:	f04f 0000 	mov.w	r0, #0
 80068fe:	f04f 0100 	mov.w	r1, #0
 8006902:	0159      	lsls	r1, r3, #5
 8006904:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006908:	0150      	lsls	r0, r2, #5
 800690a:	4602      	mov	r2, r0
 800690c:	460b      	mov	r3, r1
 800690e:	4621      	mov	r1, r4
 8006910:	1a51      	subs	r1, r2, r1
 8006912:	6139      	str	r1, [r7, #16]
 8006914:	4629      	mov	r1, r5
 8006916:	eb63 0301 	sbc.w	r3, r3, r1
 800691a:	617b      	str	r3, [r7, #20]
 800691c:	f04f 0200 	mov.w	r2, #0
 8006920:	f04f 0300 	mov.w	r3, #0
 8006924:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006928:	4659      	mov	r1, fp
 800692a:	018b      	lsls	r3, r1, #6
 800692c:	4651      	mov	r1, sl
 800692e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006932:	4651      	mov	r1, sl
 8006934:	018a      	lsls	r2, r1, #6
 8006936:	4651      	mov	r1, sl
 8006938:	ebb2 0801 	subs.w	r8, r2, r1
 800693c:	4659      	mov	r1, fp
 800693e:	eb63 0901 	sbc.w	r9, r3, r1
 8006942:	f04f 0200 	mov.w	r2, #0
 8006946:	f04f 0300 	mov.w	r3, #0
 800694a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800694e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006952:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006956:	4690      	mov	r8, r2
 8006958:	4699      	mov	r9, r3
 800695a:	4623      	mov	r3, r4
 800695c:	eb18 0303 	adds.w	r3, r8, r3
 8006960:	60bb      	str	r3, [r7, #8]
 8006962:	462b      	mov	r3, r5
 8006964:	eb49 0303 	adc.w	r3, r9, r3
 8006968:	60fb      	str	r3, [r7, #12]
 800696a:	f04f 0200 	mov.w	r2, #0
 800696e:	f04f 0300 	mov.w	r3, #0
 8006972:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006976:	4629      	mov	r1, r5
 8006978:	024b      	lsls	r3, r1, #9
 800697a:	4621      	mov	r1, r4
 800697c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006980:	4621      	mov	r1, r4
 8006982:	024a      	lsls	r2, r1, #9
 8006984:	4610      	mov	r0, r2
 8006986:	4619      	mov	r1, r3
 8006988:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800698a:	2200      	movs	r2, #0
 800698c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800698e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006990:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006994:	f7fa f978 	bl	8000c88 <__aeabi_uldivmod>
 8006998:	4602      	mov	r2, r0
 800699a:	460b      	mov	r3, r1
 800699c:	4613      	mov	r3, r2
 800699e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069a0:	e058      	b.n	8006a54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80069a2:	4b38      	ldr	r3, [pc, #224]	@ (8006a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	099b      	lsrs	r3, r3, #6
 80069a8:	2200      	movs	r2, #0
 80069aa:	4618      	mov	r0, r3
 80069ac:	4611      	mov	r1, r2
 80069ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80069b2:	623b      	str	r3, [r7, #32]
 80069b4:	2300      	movs	r3, #0
 80069b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80069b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80069bc:	4642      	mov	r2, r8
 80069be:	464b      	mov	r3, r9
 80069c0:	f04f 0000 	mov.w	r0, #0
 80069c4:	f04f 0100 	mov.w	r1, #0
 80069c8:	0159      	lsls	r1, r3, #5
 80069ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80069ce:	0150      	lsls	r0, r2, #5
 80069d0:	4602      	mov	r2, r0
 80069d2:	460b      	mov	r3, r1
 80069d4:	4641      	mov	r1, r8
 80069d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80069da:	4649      	mov	r1, r9
 80069dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80069e0:	f04f 0200 	mov.w	r2, #0
 80069e4:	f04f 0300 	mov.w	r3, #0
 80069e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80069ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80069f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80069f4:	ebb2 040a 	subs.w	r4, r2, sl
 80069f8:	eb63 050b 	sbc.w	r5, r3, fp
 80069fc:	f04f 0200 	mov.w	r2, #0
 8006a00:	f04f 0300 	mov.w	r3, #0
 8006a04:	00eb      	lsls	r3, r5, #3
 8006a06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a0a:	00e2      	lsls	r2, r4, #3
 8006a0c:	4614      	mov	r4, r2
 8006a0e:	461d      	mov	r5, r3
 8006a10:	4643      	mov	r3, r8
 8006a12:	18e3      	adds	r3, r4, r3
 8006a14:	603b      	str	r3, [r7, #0]
 8006a16:	464b      	mov	r3, r9
 8006a18:	eb45 0303 	adc.w	r3, r5, r3
 8006a1c:	607b      	str	r3, [r7, #4]
 8006a1e:	f04f 0200 	mov.w	r2, #0
 8006a22:	f04f 0300 	mov.w	r3, #0
 8006a26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006a2a:	4629      	mov	r1, r5
 8006a2c:	028b      	lsls	r3, r1, #10
 8006a2e:	4621      	mov	r1, r4
 8006a30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006a34:	4621      	mov	r1, r4
 8006a36:	028a      	lsls	r2, r1, #10
 8006a38:	4610      	mov	r0, r2
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a3e:	2200      	movs	r2, #0
 8006a40:	61bb      	str	r3, [r7, #24]
 8006a42:	61fa      	str	r2, [r7, #28]
 8006a44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a48:	f7fa f91e 	bl	8000c88 <__aeabi_uldivmod>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	460b      	mov	r3, r1
 8006a50:	4613      	mov	r3, r2
 8006a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006a54:	4b0b      	ldr	r3, [pc, #44]	@ (8006a84 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	0c1b      	lsrs	r3, r3, #16
 8006a5a:	f003 0303 	and.w	r3, r3, #3
 8006a5e:	3301      	adds	r3, #1
 8006a60:	005b      	lsls	r3, r3, #1
 8006a62:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006a64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a6e:	e002      	b.n	8006a76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a70:	4b05      	ldr	r3, [pc, #20]	@ (8006a88 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a72:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3750      	adds	r7, #80	@ 0x50
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a82:	bf00      	nop
 8006a84:	40023800 	.word	0x40023800
 8006a88:	00f42400 	.word	0x00f42400
 8006a8c:	007a1200 	.word	0x007a1200

08006a90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a90:	b480      	push	{r7}
 8006a92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a94:	4b03      	ldr	r3, [pc, #12]	@ (8006aa4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a96:	681b      	ldr	r3, [r3, #0]
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	20000004 	.word	0x20000004

08006aa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006aac:	f7ff fff0 	bl	8006a90 <HAL_RCC_GetHCLKFreq>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	4b05      	ldr	r3, [pc, #20]	@ (8006ac8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	0a9b      	lsrs	r3, r3, #10
 8006ab8:	f003 0307 	and.w	r3, r3, #7
 8006abc:	4903      	ldr	r1, [pc, #12]	@ (8006acc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006abe:	5ccb      	ldrb	r3, [r1, r3]
 8006ac0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	bd80      	pop	{r7, pc}
 8006ac8:	40023800 	.word	0x40023800
 8006acc:	0800d780 	.word	0x0800d780

08006ad0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006ad4:	f7ff ffdc 	bl	8006a90 <HAL_RCC_GetHCLKFreq>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	4b05      	ldr	r3, [pc, #20]	@ (8006af0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	0b5b      	lsrs	r3, r3, #13
 8006ae0:	f003 0307 	and.w	r3, r3, #7
 8006ae4:	4903      	ldr	r1, [pc, #12]	@ (8006af4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ae6:	5ccb      	ldrb	r3, [r1, r3]
 8006ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	bd80      	pop	{r7, pc}
 8006af0:	40023800 	.word	0x40023800
 8006af4:	0800d780 	.word	0x0800d780

08006af8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d101      	bne.n	8006b0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e041      	b.n	8006b8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d106      	bne.n	8006b24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f7fe fc9a 	bl	8005458 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2202      	movs	r2, #2
 8006b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	3304      	adds	r3, #4
 8006b34:	4619      	mov	r1, r3
 8006b36:	4610      	mov	r0, r2
 8006b38:	f000 fc54 	bl	80073e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2201      	movs	r2, #1
 8006b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3708      	adds	r7, #8
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
	...

08006b98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d001      	beq.n	8006bb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e044      	b.n	8006c3a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2202      	movs	r2, #2
 8006bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	68da      	ldr	r2, [r3, #12]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f042 0201 	orr.w	r2, r2, #1
 8006bc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8006c48 <HAL_TIM_Base_Start_IT+0xb0>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d018      	beq.n	8006c04 <HAL_TIM_Base_Start_IT+0x6c>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bda:	d013      	beq.n	8006c04 <HAL_TIM_Base_Start_IT+0x6c>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a1a      	ldr	r2, [pc, #104]	@ (8006c4c <HAL_TIM_Base_Start_IT+0xb4>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d00e      	beq.n	8006c04 <HAL_TIM_Base_Start_IT+0x6c>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a19      	ldr	r2, [pc, #100]	@ (8006c50 <HAL_TIM_Base_Start_IT+0xb8>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d009      	beq.n	8006c04 <HAL_TIM_Base_Start_IT+0x6c>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a17      	ldr	r2, [pc, #92]	@ (8006c54 <HAL_TIM_Base_Start_IT+0xbc>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d004      	beq.n	8006c04 <HAL_TIM_Base_Start_IT+0x6c>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a16      	ldr	r2, [pc, #88]	@ (8006c58 <HAL_TIM_Base_Start_IT+0xc0>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d111      	bne.n	8006c28 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	f003 0307 	and.w	r3, r3, #7
 8006c0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2b06      	cmp	r3, #6
 8006c14:	d010      	beq.n	8006c38 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f042 0201 	orr.w	r2, r2, #1
 8006c24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c26:	e007      	b.n	8006c38 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f042 0201 	orr.w	r2, r2, #1
 8006c36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3714      	adds	r7, #20
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr
 8006c46:	bf00      	nop
 8006c48:	40010000 	.word	0x40010000
 8006c4c:	40000400 	.word	0x40000400
 8006c50:	40000800 	.word	0x40000800
 8006c54:	40000c00 	.word	0x40000c00
 8006c58:	40014000 	.word	0x40014000

08006c5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b082      	sub	sp, #8
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d101      	bne.n	8006c6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e041      	b.n	8006cf2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d106      	bne.n	8006c88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f000 f839 	bl	8006cfa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2202      	movs	r2, #2
 8006c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	3304      	adds	r3, #4
 8006c98:	4619      	mov	r1, r3
 8006c9a:	4610      	mov	r0, r2
 8006c9c:	f000 fba2 	bl	80073e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3708      	adds	r7, #8
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}

08006cfa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b083      	sub	sp, #12
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006d02:	bf00      	nop
 8006d04:	370c      	adds	r7, #12
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
	...

08006d10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d109      	bne.n	8006d34 <HAL_TIM_PWM_Start+0x24>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	bf14      	ite	ne
 8006d2c:	2301      	movne	r3, #1
 8006d2e:	2300      	moveq	r3, #0
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	e022      	b.n	8006d7a <HAL_TIM_PWM_Start+0x6a>
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	2b04      	cmp	r3, #4
 8006d38:	d109      	bne.n	8006d4e <HAL_TIM_PWM_Start+0x3e>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	bf14      	ite	ne
 8006d46:	2301      	movne	r3, #1
 8006d48:	2300      	moveq	r3, #0
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	e015      	b.n	8006d7a <HAL_TIM_PWM_Start+0x6a>
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2b08      	cmp	r3, #8
 8006d52:	d109      	bne.n	8006d68 <HAL_TIM_PWM_Start+0x58>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	bf14      	ite	ne
 8006d60:	2301      	movne	r3, #1
 8006d62:	2300      	moveq	r3, #0
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	e008      	b.n	8006d7a <HAL_TIM_PWM_Start+0x6a>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	bf14      	ite	ne
 8006d74:	2301      	movne	r3, #1
 8006d76:	2300      	moveq	r3, #0
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d001      	beq.n	8006d82 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e068      	b.n	8006e54 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d104      	bne.n	8006d92 <HAL_TIM_PWM_Start+0x82>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2202      	movs	r2, #2
 8006d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d90:	e013      	b.n	8006dba <HAL_TIM_PWM_Start+0xaa>
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	2b04      	cmp	r3, #4
 8006d96:	d104      	bne.n	8006da2 <HAL_TIM_PWM_Start+0x92>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2202      	movs	r2, #2
 8006d9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006da0:	e00b      	b.n	8006dba <HAL_TIM_PWM_Start+0xaa>
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	2b08      	cmp	r3, #8
 8006da6:	d104      	bne.n	8006db2 <HAL_TIM_PWM_Start+0xa2>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2202      	movs	r2, #2
 8006dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006db0:	e003      	b.n	8006dba <HAL_TIM_PWM_Start+0xaa>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2202      	movs	r2, #2
 8006db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	6839      	ldr	r1, [r7, #0]
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 fdb4 	bl	8007930 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a23      	ldr	r2, [pc, #140]	@ (8006e5c <HAL_TIM_PWM_Start+0x14c>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d107      	bne.n	8006de2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006de0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a1d      	ldr	r2, [pc, #116]	@ (8006e5c <HAL_TIM_PWM_Start+0x14c>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d018      	beq.n	8006e1e <HAL_TIM_PWM_Start+0x10e>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006df4:	d013      	beq.n	8006e1e <HAL_TIM_PWM_Start+0x10e>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a19      	ldr	r2, [pc, #100]	@ (8006e60 <HAL_TIM_PWM_Start+0x150>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d00e      	beq.n	8006e1e <HAL_TIM_PWM_Start+0x10e>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a17      	ldr	r2, [pc, #92]	@ (8006e64 <HAL_TIM_PWM_Start+0x154>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d009      	beq.n	8006e1e <HAL_TIM_PWM_Start+0x10e>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a16      	ldr	r2, [pc, #88]	@ (8006e68 <HAL_TIM_PWM_Start+0x158>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d004      	beq.n	8006e1e <HAL_TIM_PWM_Start+0x10e>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a14      	ldr	r2, [pc, #80]	@ (8006e6c <HAL_TIM_PWM_Start+0x15c>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d111      	bne.n	8006e42 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f003 0307 	and.w	r3, r3, #7
 8006e28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2b06      	cmp	r3, #6
 8006e2e:	d010      	beq.n	8006e52 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f042 0201 	orr.w	r2, r2, #1
 8006e3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e40:	e007      	b.n	8006e52 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681a      	ldr	r2, [r3, #0]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f042 0201 	orr.w	r2, r2, #1
 8006e50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e52:	2300      	movs	r3, #0
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3710      	adds	r7, #16
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	40010000 	.word	0x40010000
 8006e60:	40000400 	.word	0x40000400
 8006e64:	40000800 	.word	0x40000800
 8006e68:	40000c00 	.word	0x40000c00
 8006e6c:	40014000 	.word	0x40014000

08006e70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	691b      	ldr	r3, [r3, #16]
 8006e7e:	f003 0302 	and.w	r3, r3, #2
 8006e82:	2b02      	cmp	r3, #2
 8006e84:	d122      	bne.n	8006ecc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	f003 0302 	and.w	r3, r3, #2
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d11b      	bne.n	8006ecc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f06f 0202 	mvn.w	r2, #2
 8006e9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	699b      	ldr	r3, [r3, #24]
 8006eaa:	f003 0303 	and.w	r3, r3, #3
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d003      	beq.n	8006eba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 fa77 	bl	80073a6 <HAL_TIM_IC_CaptureCallback>
 8006eb8:	e005      	b.n	8006ec6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 fa69 	bl	8007392 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 fa7a 	bl	80073ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	691b      	ldr	r3, [r3, #16]
 8006ed2:	f003 0304 	and.w	r3, r3, #4
 8006ed6:	2b04      	cmp	r3, #4
 8006ed8:	d122      	bne.n	8006f20 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	f003 0304 	and.w	r3, r3, #4
 8006ee4:	2b04      	cmp	r3, #4
 8006ee6:	d11b      	bne.n	8006f20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f06f 0204 	mvn.w	r2, #4
 8006ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2202      	movs	r2, #2
 8006ef6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d003      	beq.n	8006f0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fa4d 	bl	80073a6 <HAL_TIM_IC_CaptureCallback>
 8006f0c:	e005      	b.n	8006f1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 fa3f 	bl	8007392 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 fa50 	bl	80073ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	691b      	ldr	r3, [r3, #16]
 8006f26:	f003 0308 	and.w	r3, r3, #8
 8006f2a:	2b08      	cmp	r3, #8
 8006f2c:	d122      	bne.n	8006f74 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	f003 0308 	and.w	r3, r3, #8
 8006f38:	2b08      	cmp	r3, #8
 8006f3a:	d11b      	bne.n	8006f74 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f06f 0208 	mvn.w	r2, #8
 8006f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2204      	movs	r2, #4
 8006f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	69db      	ldr	r3, [r3, #28]
 8006f52:	f003 0303 	and.w	r3, r3, #3
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d003      	beq.n	8006f62 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 fa23 	bl	80073a6 <HAL_TIM_IC_CaptureCallback>
 8006f60:	e005      	b.n	8006f6e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 fa15 	bl	8007392 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 fa26 	bl	80073ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	691b      	ldr	r3, [r3, #16]
 8006f7a:	f003 0310 	and.w	r3, r3, #16
 8006f7e:	2b10      	cmp	r3, #16
 8006f80:	d122      	bne.n	8006fc8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	f003 0310 	and.w	r3, r3, #16
 8006f8c:	2b10      	cmp	r3, #16
 8006f8e:	d11b      	bne.n	8006fc8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f06f 0210 	mvn.w	r2, #16
 8006f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2208      	movs	r2, #8
 8006f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	69db      	ldr	r3, [r3, #28]
 8006fa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d003      	beq.n	8006fb6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 f9f9 	bl	80073a6 <HAL_TIM_IC_CaptureCallback>
 8006fb4:	e005      	b.n	8006fc2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f000 f9eb 	bl	8007392 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 f9fc 	bl	80073ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	d10e      	bne.n	8006ff4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	68db      	ldr	r3, [r3, #12]
 8006fdc:	f003 0301 	and.w	r3, r3, #1
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d107      	bne.n	8006ff4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f06f 0201 	mvn.w	r2, #1
 8006fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f7fc fb12 	bl	8003618 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ffe:	2b80      	cmp	r3, #128	@ 0x80
 8007000:	d10e      	bne.n	8007020 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800700c:	2b80      	cmp	r3, #128	@ 0x80
 800700e:	d107      	bne.n	8007020 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 fd26 	bl	8007a6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800702a:	2b40      	cmp	r3, #64	@ 0x40
 800702c:	d10e      	bne.n	800704c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007038:	2b40      	cmp	r3, #64	@ 0x40
 800703a:	d107      	bne.n	800704c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f9c1 	bl	80073ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	f003 0320 	and.w	r3, r3, #32
 8007056:	2b20      	cmp	r3, #32
 8007058:	d10e      	bne.n	8007078 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	f003 0320 	and.w	r3, r3, #32
 8007064:	2b20      	cmp	r3, #32
 8007066:	d107      	bne.n	8007078 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f06f 0220 	mvn.w	r2, #32
 8007070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 fcf0 	bl	8007a58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007078:	bf00      	nop
 800707a:	3708      	adds	r7, #8
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800708c:	2300      	movs	r3, #0
 800708e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007096:	2b01      	cmp	r3, #1
 8007098:	d101      	bne.n	800709e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800709a:	2302      	movs	r3, #2
 800709c:	e0ae      	b.n	80071fc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2201      	movs	r2, #1
 80070a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2b0c      	cmp	r3, #12
 80070aa:	f200 809f 	bhi.w	80071ec <HAL_TIM_PWM_ConfigChannel+0x16c>
 80070ae:	a201      	add	r2, pc, #4	@ (adr r2, 80070b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80070b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b4:	080070e9 	.word	0x080070e9
 80070b8:	080071ed 	.word	0x080071ed
 80070bc:	080071ed 	.word	0x080071ed
 80070c0:	080071ed 	.word	0x080071ed
 80070c4:	08007129 	.word	0x08007129
 80070c8:	080071ed 	.word	0x080071ed
 80070cc:	080071ed 	.word	0x080071ed
 80070d0:	080071ed 	.word	0x080071ed
 80070d4:	0800716b 	.word	0x0800716b
 80070d8:	080071ed 	.word	0x080071ed
 80070dc:	080071ed 	.word	0x080071ed
 80070e0:	080071ed 	.word	0x080071ed
 80070e4:	080071ab 	.word	0x080071ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68b9      	ldr	r1, [r7, #8]
 80070ee:	4618      	mov	r0, r3
 80070f0:	f000 f9f8 	bl	80074e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	699a      	ldr	r2, [r3, #24]
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f042 0208 	orr.w	r2, r2, #8
 8007102:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	699a      	ldr	r2, [r3, #24]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f022 0204 	bic.w	r2, r2, #4
 8007112:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	6999      	ldr	r1, [r3, #24]
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	691a      	ldr	r2, [r3, #16]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	430a      	orrs	r2, r1
 8007124:	619a      	str	r2, [r3, #24]
      break;
 8007126:	e064      	b.n	80071f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68b9      	ldr	r1, [r7, #8]
 800712e:	4618      	mov	r0, r3
 8007130:	f000 fa3e 	bl	80075b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	699a      	ldr	r2, [r3, #24]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007142:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	699a      	ldr	r2, [r3, #24]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007152:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	6999      	ldr	r1, [r3, #24]
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	691b      	ldr	r3, [r3, #16]
 800715e:	021a      	lsls	r2, r3, #8
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	430a      	orrs	r2, r1
 8007166:	619a      	str	r2, [r3, #24]
      break;
 8007168:	e043      	b.n	80071f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	68b9      	ldr	r1, [r7, #8]
 8007170:	4618      	mov	r0, r3
 8007172:	f000 fa89 	bl	8007688 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	69da      	ldr	r2, [r3, #28]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f042 0208 	orr.w	r2, r2, #8
 8007184:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	69da      	ldr	r2, [r3, #28]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f022 0204 	bic.w	r2, r2, #4
 8007194:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	69d9      	ldr	r1, [r3, #28]
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	691a      	ldr	r2, [r3, #16]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	430a      	orrs	r2, r1
 80071a6:	61da      	str	r2, [r3, #28]
      break;
 80071a8:	e023      	b.n	80071f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68b9      	ldr	r1, [r7, #8]
 80071b0:	4618      	mov	r0, r3
 80071b2:	f000 fad3 	bl	800775c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	69da      	ldr	r2, [r3, #28]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	69da      	ldr	r2, [r3, #28]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	69d9      	ldr	r1, [r3, #28]
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	021a      	lsls	r2, r3, #8
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	430a      	orrs	r2, r1
 80071e8:	61da      	str	r2, [r3, #28]
      break;
 80071ea:	e002      	b.n	80071f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	75fb      	strb	r3, [r7, #23]
      break;
 80071f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3718      	adds	r7, #24
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}

08007204 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b084      	sub	sp, #16
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800720e:	2300      	movs	r3, #0
 8007210:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007218:	2b01      	cmp	r3, #1
 800721a:	d101      	bne.n	8007220 <HAL_TIM_ConfigClockSource+0x1c>
 800721c:	2302      	movs	r3, #2
 800721e:	e0b4      	b.n	800738a <HAL_TIM_ConfigClockSource+0x186>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800723e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007246:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68ba      	ldr	r2, [r7, #8]
 800724e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007258:	d03e      	beq.n	80072d8 <HAL_TIM_ConfigClockSource+0xd4>
 800725a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800725e:	f200 8087 	bhi.w	8007370 <HAL_TIM_ConfigClockSource+0x16c>
 8007262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007266:	f000 8086 	beq.w	8007376 <HAL_TIM_ConfigClockSource+0x172>
 800726a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800726e:	d87f      	bhi.n	8007370 <HAL_TIM_ConfigClockSource+0x16c>
 8007270:	2b70      	cmp	r3, #112	@ 0x70
 8007272:	d01a      	beq.n	80072aa <HAL_TIM_ConfigClockSource+0xa6>
 8007274:	2b70      	cmp	r3, #112	@ 0x70
 8007276:	d87b      	bhi.n	8007370 <HAL_TIM_ConfigClockSource+0x16c>
 8007278:	2b60      	cmp	r3, #96	@ 0x60
 800727a:	d050      	beq.n	800731e <HAL_TIM_ConfigClockSource+0x11a>
 800727c:	2b60      	cmp	r3, #96	@ 0x60
 800727e:	d877      	bhi.n	8007370 <HAL_TIM_ConfigClockSource+0x16c>
 8007280:	2b50      	cmp	r3, #80	@ 0x50
 8007282:	d03c      	beq.n	80072fe <HAL_TIM_ConfigClockSource+0xfa>
 8007284:	2b50      	cmp	r3, #80	@ 0x50
 8007286:	d873      	bhi.n	8007370 <HAL_TIM_ConfigClockSource+0x16c>
 8007288:	2b40      	cmp	r3, #64	@ 0x40
 800728a:	d058      	beq.n	800733e <HAL_TIM_ConfigClockSource+0x13a>
 800728c:	2b40      	cmp	r3, #64	@ 0x40
 800728e:	d86f      	bhi.n	8007370 <HAL_TIM_ConfigClockSource+0x16c>
 8007290:	2b30      	cmp	r3, #48	@ 0x30
 8007292:	d064      	beq.n	800735e <HAL_TIM_ConfigClockSource+0x15a>
 8007294:	2b30      	cmp	r3, #48	@ 0x30
 8007296:	d86b      	bhi.n	8007370 <HAL_TIM_ConfigClockSource+0x16c>
 8007298:	2b20      	cmp	r3, #32
 800729a:	d060      	beq.n	800735e <HAL_TIM_ConfigClockSource+0x15a>
 800729c:	2b20      	cmp	r3, #32
 800729e:	d867      	bhi.n	8007370 <HAL_TIM_ConfigClockSource+0x16c>
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d05c      	beq.n	800735e <HAL_TIM_ConfigClockSource+0x15a>
 80072a4:	2b10      	cmp	r3, #16
 80072a6:	d05a      	beq.n	800735e <HAL_TIM_ConfigClockSource+0x15a>
 80072a8:	e062      	b.n	8007370 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6818      	ldr	r0, [r3, #0]
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	6899      	ldr	r1, [r3, #8]
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	685a      	ldr	r2, [r3, #4]
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	f000 fb19 	bl	80078f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80072cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	68ba      	ldr	r2, [r7, #8]
 80072d4:	609a      	str	r2, [r3, #8]
      break;
 80072d6:	e04f      	b.n	8007378 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6818      	ldr	r0, [r3, #0]
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	6899      	ldr	r1, [r3, #8]
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	685a      	ldr	r2, [r3, #4]
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	f000 fb02 	bl	80078f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	689a      	ldr	r2, [r3, #8]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072fa:	609a      	str	r2, [r3, #8]
      break;
 80072fc:	e03c      	b.n	8007378 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6818      	ldr	r0, [r3, #0]
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	6859      	ldr	r1, [r3, #4]
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	68db      	ldr	r3, [r3, #12]
 800730a:	461a      	mov	r2, r3
 800730c:	f000 fa76 	bl	80077fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2150      	movs	r1, #80	@ 0x50
 8007316:	4618      	mov	r0, r3
 8007318:	f000 facf 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 800731c:	e02c      	b.n	8007378 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6818      	ldr	r0, [r3, #0]
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	6859      	ldr	r1, [r3, #4]
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	68db      	ldr	r3, [r3, #12]
 800732a:	461a      	mov	r2, r3
 800732c:	f000 fa95 	bl	800785a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2160      	movs	r1, #96	@ 0x60
 8007336:	4618      	mov	r0, r3
 8007338:	f000 fabf 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 800733c:	e01c      	b.n	8007378 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6818      	ldr	r0, [r3, #0]
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	6859      	ldr	r1, [r3, #4]
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	461a      	mov	r2, r3
 800734c:	f000 fa56 	bl	80077fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2140      	movs	r1, #64	@ 0x40
 8007356:	4618      	mov	r0, r3
 8007358:	f000 faaf 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 800735c:	e00c      	b.n	8007378 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4619      	mov	r1, r3
 8007368:	4610      	mov	r0, r2
 800736a:	f000 faa6 	bl	80078ba <TIM_ITRx_SetConfig>
      break;
 800736e:	e003      	b.n	8007378 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	73fb      	strb	r3, [r7, #15]
      break;
 8007374:	e000      	b.n	8007378 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007376:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2200      	movs	r2, #0
 8007384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007388:	7bfb      	ldrb	r3, [r7, #15]
}
 800738a:	4618      	mov	r0, r3
 800738c:	3710      	adds	r7, #16
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}

08007392 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007392:	b480      	push	{r7}
 8007394:	b083      	sub	sp, #12
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800739a:	bf00      	nop
 800739c:	370c      	adds	r7, #12
 800739e:	46bd      	mov	sp, r7
 80073a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a4:	4770      	bx	lr

080073a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80073a6:	b480      	push	{r7}
 80073a8:	b083      	sub	sp, #12
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073ae:	bf00      	nop
 80073b0:	370c      	adds	r7, #12
 80073b2:	46bd      	mov	sp, r7
 80073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b8:	4770      	bx	lr

080073ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80073ba:	b480      	push	{r7}
 80073bc:	b083      	sub	sp, #12
 80073be:	af00      	add	r7, sp, #0
 80073c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073c2:	bf00      	nop
 80073c4:	370c      	adds	r7, #12
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr

080073ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073ce:	b480      	push	{r7}
 80073d0:	b083      	sub	sp, #12
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073d6:	bf00      	nop
 80073d8:	370c      	adds	r7, #12
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr
	...

080073e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b085      	sub	sp, #20
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a34      	ldr	r2, [pc, #208]	@ (80074c8 <TIM_Base_SetConfig+0xe4>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d00f      	beq.n	800741c <TIM_Base_SetConfig+0x38>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007402:	d00b      	beq.n	800741c <TIM_Base_SetConfig+0x38>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	4a31      	ldr	r2, [pc, #196]	@ (80074cc <TIM_Base_SetConfig+0xe8>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d007      	beq.n	800741c <TIM_Base_SetConfig+0x38>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a30      	ldr	r2, [pc, #192]	@ (80074d0 <TIM_Base_SetConfig+0xec>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d003      	beq.n	800741c <TIM_Base_SetConfig+0x38>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	4a2f      	ldr	r2, [pc, #188]	@ (80074d4 <TIM_Base_SetConfig+0xf0>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d108      	bne.n	800742e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007422:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	4313      	orrs	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a25      	ldr	r2, [pc, #148]	@ (80074c8 <TIM_Base_SetConfig+0xe4>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d01b      	beq.n	800746e <TIM_Base_SetConfig+0x8a>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800743c:	d017      	beq.n	800746e <TIM_Base_SetConfig+0x8a>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a22      	ldr	r2, [pc, #136]	@ (80074cc <TIM_Base_SetConfig+0xe8>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d013      	beq.n	800746e <TIM_Base_SetConfig+0x8a>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a21      	ldr	r2, [pc, #132]	@ (80074d0 <TIM_Base_SetConfig+0xec>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d00f      	beq.n	800746e <TIM_Base_SetConfig+0x8a>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4a20      	ldr	r2, [pc, #128]	@ (80074d4 <TIM_Base_SetConfig+0xf0>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d00b      	beq.n	800746e <TIM_Base_SetConfig+0x8a>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	4a1f      	ldr	r2, [pc, #124]	@ (80074d8 <TIM_Base_SetConfig+0xf4>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d007      	beq.n	800746e <TIM_Base_SetConfig+0x8a>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a1e      	ldr	r2, [pc, #120]	@ (80074dc <TIM_Base_SetConfig+0xf8>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d003      	beq.n	800746e <TIM_Base_SetConfig+0x8a>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a1d      	ldr	r2, [pc, #116]	@ (80074e0 <TIM_Base_SetConfig+0xfc>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d108      	bne.n	8007480 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007474:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	68fa      	ldr	r2, [r7, #12]
 800747c:	4313      	orrs	r3, r2
 800747e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	4313      	orrs	r3, r2
 800748c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	68fa      	ldr	r2, [r7, #12]
 8007492:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	689a      	ldr	r2, [r3, #8]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4a08      	ldr	r2, [pc, #32]	@ (80074c8 <TIM_Base_SetConfig+0xe4>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d103      	bne.n	80074b4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	691a      	ldr	r2, [r3, #16]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2201      	movs	r2, #1
 80074b8:	615a      	str	r2, [r3, #20]
}
 80074ba:	bf00      	nop
 80074bc:	3714      	adds	r7, #20
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	40010000 	.word	0x40010000
 80074cc:	40000400 	.word	0x40000400
 80074d0:	40000800 	.word	0x40000800
 80074d4:	40000c00 	.word	0x40000c00
 80074d8:	40014000 	.word	0x40014000
 80074dc:	40014400 	.word	0x40014400
 80074e0:	40014800 	.word	0x40014800

080074e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b087      	sub	sp, #28
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a1b      	ldr	r3, [r3, #32]
 80074f2:	f023 0201 	bic.w	r2, r3, #1
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6a1b      	ldr	r3, [r3, #32]
 80074fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	699b      	ldr	r3, [r3, #24]
 800750a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f023 0303 	bic.w	r3, r3, #3
 800751a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68fa      	ldr	r2, [r7, #12]
 8007522:	4313      	orrs	r3, r2
 8007524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	f023 0302 	bic.w	r3, r3, #2
 800752c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	697a      	ldr	r2, [r7, #20]
 8007534:	4313      	orrs	r3, r2
 8007536:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4a1c      	ldr	r2, [pc, #112]	@ (80075ac <TIM_OC1_SetConfig+0xc8>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d10c      	bne.n	800755a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	f023 0308 	bic.w	r3, r3, #8
 8007546:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	697a      	ldr	r2, [r7, #20]
 800754e:	4313      	orrs	r3, r2
 8007550:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	f023 0304 	bic.w	r3, r3, #4
 8007558:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	4a13      	ldr	r2, [pc, #76]	@ (80075ac <TIM_OC1_SetConfig+0xc8>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d111      	bne.n	8007586 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007568:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007570:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	693a      	ldr	r2, [r7, #16]
 8007578:	4313      	orrs	r3, r2
 800757a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	693a      	ldr	r2, [r7, #16]
 8007582:	4313      	orrs	r3, r2
 8007584:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	693a      	ldr	r2, [r7, #16]
 800758a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	68fa      	ldr	r2, [r7, #12]
 8007590:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	685a      	ldr	r2, [r3, #4]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	697a      	ldr	r2, [r7, #20]
 800759e:	621a      	str	r2, [r3, #32]
}
 80075a0:	bf00      	nop
 80075a2:	371c      	adds	r7, #28
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr
 80075ac:	40010000 	.word	0x40010000

080075b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b087      	sub	sp, #28
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a1b      	ldr	r3, [r3, #32]
 80075be:	f023 0210 	bic.w	r2, r3, #16
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6a1b      	ldr	r3, [r3, #32]
 80075ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	699b      	ldr	r3, [r3, #24]
 80075d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	021b      	lsls	r3, r3, #8
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f023 0320 	bic.w	r3, r3, #32
 80075fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	011b      	lsls	r3, r3, #4
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	4313      	orrs	r3, r2
 8007606:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4a1e      	ldr	r2, [pc, #120]	@ (8007684 <TIM_OC2_SetConfig+0xd4>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d10d      	bne.n	800762c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007616:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	011b      	lsls	r3, r3, #4
 800761e:	697a      	ldr	r2, [r7, #20]
 8007620:	4313      	orrs	r3, r2
 8007622:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800762a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4a15      	ldr	r2, [pc, #84]	@ (8007684 <TIM_OC2_SetConfig+0xd4>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d113      	bne.n	800765c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800763a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007642:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	695b      	ldr	r3, [r3, #20]
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	693a      	ldr	r2, [r7, #16]
 800764c:	4313      	orrs	r3, r2
 800764e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	699b      	ldr	r3, [r3, #24]
 8007654:	009b      	lsls	r3, r3, #2
 8007656:	693a      	ldr	r2, [r7, #16]
 8007658:	4313      	orrs	r3, r2
 800765a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	693a      	ldr	r2, [r7, #16]
 8007660:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	621a      	str	r2, [r3, #32]
}
 8007676:	bf00      	nop
 8007678:	371c      	adds	r7, #28
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	40010000 	.word	0x40010000

08007688 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007688:	b480      	push	{r7}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a1b      	ldr	r3, [r3, #32]
 8007696:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a1b      	ldr	r3, [r3, #32]
 80076a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	69db      	ldr	r3, [r3, #28]
 80076ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f023 0303 	bic.w	r3, r3, #3
 80076be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	68fa      	ldr	r2, [r7, #12]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80076d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	021b      	lsls	r3, r3, #8
 80076d8:	697a      	ldr	r2, [r7, #20]
 80076da:	4313      	orrs	r3, r2
 80076dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a1d      	ldr	r2, [pc, #116]	@ (8007758 <TIM_OC3_SetConfig+0xd0>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d10d      	bne.n	8007702 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80076ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	68db      	ldr	r3, [r3, #12]
 80076f2:	021b      	lsls	r3, r3, #8
 80076f4:	697a      	ldr	r2, [r7, #20]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007700:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a14      	ldr	r2, [pc, #80]	@ (8007758 <TIM_OC3_SetConfig+0xd0>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d113      	bne.n	8007732 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007710:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007718:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	695b      	ldr	r3, [r3, #20]
 800771e:	011b      	lsls	r3, r3, #4
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	4313      	orrs	r3, r2
 8007724:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	699b      	ldr	r3, [r3, #24]
 800772a:	011b      	lsls	r3, r3, #4
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	4313      	orrs	r3, r2
 8007730:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	693a      	ldr	r2, [r7, #16]
 8007736:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	685a      	ldr	r2, [r3, #4]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	697a      	ldr	r2, [r7, #20]
 800774a:	621a      	str	r2, [r3, #32]
}
 800774c:	bf00      	nop
 800774e:	371c      	adds	r7, #28
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr
 8007758:	40010000 	.word	0x40010000

0800775c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800775c:	b480      	push	{r7}
 800775e:	b087      	sub	sp, #28
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6a1b      	ldr	r3, [r3, #32]
 800776a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a1b      	ldr	r3, [r3, #32]
 8007776:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	69db      	ldr	r3, [r3, #28]
 8007782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800778a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007792:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	021b      	lsls	r3, r3, #8
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	4313      	orrs	r3, r2
 800779e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80077a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	031b      	lsls	r3, r3, #12
 80077ae:	693a      	ldr	r2, [r7, #16]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4a10      	ldr	r2, [pc, #64]	@ (80077f8 <TIM_OC4_SetConfig+0x9c>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d109      	bne.n	80077d0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80077c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	695b      	ldr	r3, [r3, #20]
 80077c8:	019b      	lsls	r3, r3, #6
 80077ca:	697a      	ldr	r2, [r7, #20]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	685a      	ldr	r2, [r3, #4]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	693a      	ldr	r2, [r7, #16]
 80077e8:	621a      	str	r2, [r3, #32]
}
 80077ea:	bf00      	nop
 80077ec:	371c      	adds	r7, #28
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr
 80077f6:	bf00      	nop
 80077f8:	40010000 	.word	0x40010000

080077fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b087      	sub	sp, #28
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6a1b      	ldr	r3, [r3, #32]
 800780c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6a1b      	ldr	r3, [r3, #32]
 8007812:	f023 0201 	bic.w	r2, r3, #1
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007826:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	011b      	lsls	r3, r3, #4
 800782c:	693a      	ldr	r2, [r7, #16]
 800782e:	4313      	orrs	r3, r2
 8007830:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f023 030a 	bic.w	r3, r3, #10
 8007838:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800783a:	697a      	ldr	r2, [r7, #20]
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	4313      	orrs	r3, r2
 8007840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	693a      	ldr	r2, [r7, #16]
 8007846:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	621a      	str	r2, [r3, #32]
}
 800784e:	bf00      	nop
 8007850:	371c      	adds	r7, #28
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr

0800785a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800785a:	b480      	push	{r7}
 800785c:	b087      	sub	sp, #28
 800785e:	af00      	add	r7, sp, #0
 8007860:	60f8      	str	r0, [r7, #12]
 8007862:	60b9      	str	r1, [r7, #8]
 8007864:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6a1b      	ldr	r3, [r3, #32]
 800786a:	f023 0210 	bic.w	r2, r3, #16
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6a1b      	ldr	r3, [r3, #32]
 800787c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007884:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	031b      	lsls	r3, r3, #12
 800788a:	697a      	ldr	r2, [r7, #20]
 800788c:	4313      	orrs	r3, r2
 800788e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007896:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	011b      	lsls	r3, r3, #4
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	4313      	orrs	r3, r2
 80078a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	697a      	ldr	r2, [r7, #20]
 80078a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	693a      	ldr	r2, [r7, #16]
 80078ac:	621a      	str	r2, [r3, #32]
}
 80078ae:	bf00      	nop
 80078b0:	371c      	adds	r7, #28
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr

080078ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078ba:	b480      	push	{r7}
 80078bc:	b085      	sub	sp, #20
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
 80078c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078d2:	683a      	ldr	r2, [r7, #0]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	f043 0307 	orr.w	r3, r3, #7
 80078dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	68fa      	ldr	r2, [r7, #12]
 80078e2:	609a      	str	r2, [r3, #8]
}
 80078e4:	bf00      	nop
 80078e6:	3714      	adds	r7, #20
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b087      	sub	sp, #28
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
 80078fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800790a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	021a      	lsls	r2, r3, #8
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	431a      	orrs	r2, r3
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	4313      	orrs	r3, r2
 8007918:	697a      	ldr	r2, [r7, #20]
 800791a:	4313      	orrs	r3, r2
 800791c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	697a      	ldr	r2, [r7, #20]
 8007922:	609a      	str	r2, [r3, #8]
}
 8007924:	bf00      	nop
 8007926:	371c      	adds	r7, #28
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr

08007930 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007930:	b480      	push	{r7}
 8007932:	b087      	sub	sp, #28
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	f003 031f 	and.w	r3, r3, #31
 8007942:	2201      	movs	r2, #1
 8007944:	fa02 f303 	lsl.w	r3, r2, r3
 8007948:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	6a1a      	ldr	r2, [r3, #32]
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	43db      	mvns	r3, r3
 8007952:	401a      	ands	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6a1a      	ldr	r2, [r3, #32]
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	f003 031f 	and.w	r3, r3, #31
 8007962:	6879      	ldr	r1, [r7, #4]
 8007964:	fa01 f303 	lsl.w	r3, r1, r3
 8007968:	431a      	orrs	r2, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	621a      	str	r2, [r3, #32]
}
 800796e:	bf00      	nop
 8007970:	371c      	adds	r7, #28
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr
	...

0800797c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800797c:	b480      	push	{r7}
 800797e:	b085      	sub	sp, #20
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800798c:	2b01      	cmp	r3, #1
 800798e:	d101      	bne.n	8007994 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007990:	2302      	movs	r3, #2
 8007992:	e050      	b.n	8007a36 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2202      	movs	r2, #2
 80079a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	68fa      	ldr	r2, [r7, #12]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a1c      	ldr	r2, [pc, #112]	@ (8007a44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d018      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079e0:	d013      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a18      	ldr	r2, [pc, #96]	@ (8007a48 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d00e      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a16      	ldr	r2, [pc, #88]	@ (8007a4c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d009      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a15      	ldr	r2, [pc, #84]	@ (8007a50 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d004      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a13      	ldr	r2, [pc, #76]	@ (8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d10c      	bne.n	8007a24 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	68ba      	ldr	r2, [r7, #8]
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68ba      	ldr	r2, [r7, #8]
 8007a22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3714      	adds	r7, #20
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	40010000 	.word	0x40010000
 8007a48:	40000400 	.word	0x40000400
 8007a4c:	40000800 	.word	0x40000800
 8007a50:	40000c00 	.word	0x40000c00
 8007a54:	40014000 	.word	0x40014000

08007a58 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b082      	sub	sp, #8
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d101      	bne.n	8007a92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e03f      	b.n	8007b12 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d106      	bne.n	8007aac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f7fd fd6a 	bl	8005580 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2224      	movs	r2, #36	@ 0x24
 8007ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	68da      	ldr	r2, [r3, #12]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ac2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f000 fd19 	bl	80084fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	691a      	ldr	r2, [r3, #16]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007ad8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	695a      	ldr	r2, [r3, #20]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ae8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68da      	ldr	r2, [r3, #12]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007af8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2220      	movs	r2, #32
 8007b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2220      	movs	r2, #32
 8007b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007b10:	2300      	movs	r3, #0
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3708      	adds	r7, #8
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}

08007b1a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007b1a:	b480      	push	{r7}
 8007b1c:	b085      	sub	sp, #20
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	60f8      	str	r0, [r7, #12]
 8007b22:	60b9      	str	r1, [r7, #8]
 8007b24:	4613      	mov	r3, r2
 8007b26:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	2b20      	cmp	r3, #32
 8007b32:	d130      	bne.n	8007b96 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d002      	beq.n	8007b40 <HAL_UART_Transmit_IT+0x26>
 8007b3a:	88fb      	ldrh	r3, [r7, #6]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d101      	bne.n	8007b44 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	e029      	b.n	8007b98 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d101      	bne.n	8007b52 <HAL_UART_Transmit_IT+0x38>
 8007b4e:	2302      	movs	r3, #2
 8007b50:	e022      	b.n	8007b98 <HAL_UART_Transmit_IT+0x7e>
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2201      	movs	r2, #1
 8007b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	68ba      	ldr	r2, [r7, #8]
 8007b5e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	88fa      	ldrh	r2, [r7, #6]
 8007b64:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	88fa      	ldrh	r2, [r7, #6]
 8007b6a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2221      	movs	r2, #33	@ 0x21
 8007b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68da      	ldr	r2, [r3, #12]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007b90:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007b92:	2300      	movs	r3, #0
 8007b94:	e000      	b.n	8007b98 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007b96:	2302      	movs	r3, #2
  }
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3714      	adds	r7, #20
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	4613      	mov	r3, r2
 8007bb0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	2b20      	cmp	r3, #32
 8007bbc:	d11d      	bne.n	8007bfa <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d002      	beq.n	8007bca <HAL_UART_Receive_IT+0x26>
 8007bc4:	88fb      	ldrh	r3, [r7, #6]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d101      	bne.n	8007bce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	e016      	b.n	8007bfc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d101      	bne.n	8007bdc <HAL_UART_Receive_IT+0x38>
 8007bd8:	2302      	movs	r3, #2
 8007bda:	e00f      	b.n	8007bfc <HAL_UART_Receive_IT+0x58>
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2200      	movs	r2, #0
 8007be8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007bea:	88fb      	ldrh	r3, [r7, #6]
 8007bec:	461a      	mov	r2, r3
 8007bee:	68b9      	ldr	r1, [r7, #8]
 8007bf0:	68f8      	ldr	r0, [r7, #12]
 8007bf2:	f000 faab 	bl	800814c <UART_Start_Receive_IT>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	e000      	b.n	8007bfc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007bfa:	2302      	movs	r3, #2
  }
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3710      	adds	r7, #16
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b0ba      	sub	sp, #232	@ 0xe8
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	695b      	ldr	r3, [r3, #20]
 8007c26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007c30:	2300      	movs	r3, #0
 8007c32:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c3a:	f003 030f 	and.w	r3, r3, #15
 8007c3e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007c42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d10f      	bne.n	8007c6a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c4e:	f003 0320 	and.w	r3, r3, #32
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d009      	beq.n	8007c6a <HAL_UART_IRQHandler+0x66>
 8007c56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c5a:	f003 0320 	and.w	r3, r3, #32
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d003      	beq.n	8007c6a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 fb8f 	bl	8008386 <UART_Receive_IT>
      return;
 8007c68:	e256      	b.n	8008118 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007c6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	f000 80de 	beq.w	8007e30 <HAL_UART_IRQHandler+0x22c>
 8007c74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c78:	f003 0301 	and.w	r3, r3, #1
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d106      	bne.n	8007c8e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007c80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c84:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f000 80d1 	beq.w	8007e30 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c92:	f003 0301 	and.w	r3, r3, #1
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00b      	beq.n	8007cb2 <HAL_UART_IRQHandler+0xae>
 8007c9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d005      	beq.n	8007cb2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007caa:	f043 0201 	orr.w	r2, r3, #1
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cb6:	f003 0304 	and.w	r3, r3, #4
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d00b      	beq.n	8007cd6 <HAL_UART_IRQHandler+0xd2>
 8007cbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cc2:	f003 0301 	and.w	r3, r3, #1
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d005      	beq.n	8007cd6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cce:	f043 0202 	orr.w	r2, r3, #2
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cda:	f003 0302 	and.w	r3, r3, #2
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d00b      	beq.n	8007cfa <HAL_UART_IRQHandler+0xf6>
 8007ce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ce6:	f003 0301 	and.w	r3, r3, #1
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d005      	beq.n	8007cfa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf2:	f043 0204 	orr.w	r2, r3, #4
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cfe:	f003 0308 	and.w	r3, r3, #8
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d011      	beq.n	8007d2a <HAL_UART_IRQHandler+0x126>
 8007d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d0a:	f003 0320 	and.w	r3, r3, #32
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d105      	bne.n	8007d1e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007d12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d16:	f003 0301 	and.w	r3, r3, #1
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d005      	beq.n	8007d2a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d22:	f043 0208 	orr.w	r2, r3, #8
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f000 81ed 	beq.w	800810e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d38:	f003 0320 	and.w	r3, r3, #32
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d008      	beq.n	8007d52 <HAL_UART_IRQHandler+0x14e>
 8007d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d44:	f003 0320 	and.w	r3, r3, #32
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d002      	beq.n	8007d52 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f000 fb1a 	bl	8008386 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	695b      	ldr	r3, [r3, #20]
 8007d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d5c:	2b40      	cmp	r3, #64	@ 0x40
 8007d5e:	bf0c      	ite	eq
 8007d60:	2301      	moveq	r3, #1
 8007d62:	2300      	movne	r3, #0
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d6e:	f003 0308 	and.w	r3, r3, #8
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d103      	bne.n	8007d7e <HAL_UART_IRQHandler+0x17a>
 8007d76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d04f      	beq.n	8007e1e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f000 fa22 	bl	80081c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	695b      	ldr	r3, [r3, #20]
 8007d8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d8e:	2b40      	cmp	r3, #64	@ 0x40
 8007d90:	d141      	bne.n	8007e16 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	3314      	adds	r3, #20
 8007d98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007da0:	e853 3f00 	ldrex	r3, [r3]
 8007da4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007da8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007dac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007db0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	3314      	adds	r3, #20
 8007dba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007dbe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007dc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007dca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007dce:	e841 2300 	strex	r3, r2, [r1]
 8007dd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007dd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d1d9      	bne.n	8007d92 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d013      	beq.n	8007e0e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dea:	4a7d      	ldr	r2, [pc, #500]	@ (8007fe0 <HAL_UART_IRQHandler+0x3dc>)
 8007dec:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7fe f80d 	bl	8005e12 <HAL_DMA_Abort_IT>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d016      	beq.n	8007e2c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007e08:	4610      	mov	r0, r2
 8007e0a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e0c:	e00e      	b.n	8007e2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 f986 	bl	8008120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e14:	e00a      	b.n	8007e2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 f982 	bl	8008120 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e1c:	e006      	b.n	8007e2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 f97e 	bl	8008120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8007e2a:	e170      	b.n	800810e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e2c:	bf00      	nop
    return;
 8007e2e:	e16e      	b.n	800810e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	f040 814a 	bne.w	80080ce <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e3e:	f003 0310 	and.w	r3, r3, #16
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	f000 8143 	beq.w	80080ce <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007e48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e4c:	f003 0310 	and.w	r3, r3, #16
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f000 813c 	beq.w	80080ce <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007e56:	2300      	movs	r3, #0
 8007e58:	60bb      	str	r3, [r7, #8]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	60bb      	str	r3, [r7, #8]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	60bb      	str	r3, [r7, #8]
 8007e6a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e76:	2b40      	cmp	r3, #64	@ 0x40
 8007e78:	f040 80b4 	bne.w	8007fe4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007e88:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	f000 8140 	beq.w	8008112 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	f080 8139 	bcs.w	8008112 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007ea6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eac:	69db      	ldr	r3, [r3, #28]
 8007eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007eb2:	f000 8088 	beq.w	8007fc6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	330c      	adds	r3, #12
 8007ebc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007ec4:	e853 3f00 	ldrex	r3, [r3]
 8007ec8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007ecc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ed0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ed4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	330c      	adds	r3, #12
 8007ede:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007ee2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007ee6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007eee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007ef2:	e841 2300 	strex	r3, r2, [r1]
 8007ef6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007efa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d1d9      	bne.n	8007eb6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	3314      	adds	r3, #20
 8007f08:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f0c:	e853 3f00 	ldrex	r3, [r3]
 8007f10:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007f12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f14:	f023 0301 	bic.w	r3, r3, #1
 8007f18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	3314      	adds	r3, #20
 8007f22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007f26:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007f2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007f2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007f32:	e841 2300 	strex	r3, r2, [r1]
 8007f36:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007f38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d1e1      	bne.n	8007f02 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	3314      	adds	r3, #20
 8007f44:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007f48:	e853 3f00 	ldrex	r3, [r3]
 8007f4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007f4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	3314      	adds	r3, #20
 8007f5e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007f62:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007f64:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f66:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007f68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007f6a:	e841 2300 	strex	r3, r2, [r1]
 8007f6e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007f70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d1e3      	bne.n	8007f3e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2220      	movs	r2, #32
 8007f7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	330c      	adds	r3, #12
 8007f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f8e:	e853 3f00 	ldrex	r3, [r3]
 8007f92:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007f94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f96:	f023 0310 	bic.w	r3, r3, #16
 8007f9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	330c      	adds	r3, #12
 8007fa4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007fa8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007faa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007fae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007fb0:	e841 2300 	strex	r3, r2, [r1]
 8007fb4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007fb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d1e3      	bne.n	8007f84 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f7fd feb6 	bl	8005d32 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007fce:	b29b      	uxth	r3, r3
 8007fd0:	1ad3      	subs	r3, r2, r3
 8007fd2:	b29b      	uxth	r3, r3
 8007fd4:	4619      	mov	r1, r3
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 f8ac 	bl	8008134 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007fdc:	e099      	b.n	8008112 <HAL_UART_IRQHandler+0x50e>
 8007fde:	bf00      	nop
 8007fe0:	0800828f 	.word	0x0800828f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f000 808b 	beq.w	8008116 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008000:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008004:	2b00      	cmp	r3, #0
 8008006:	f000 8086 	beq.w	8008116 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	330c      	adds	r3, #12
 8008010:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008014:	e853 3f00 	ldrex	r3, [r3]
 8008018:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800801a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800801c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008020:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	330c      	adds	r3, #12
 800802a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800802e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008030:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008032:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008034:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008036:	e841 2300 	strex	r3, r2, [r1]
 800803a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800803c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800803e:	2b00      	cmp	r3, #0
 8008040:	d1e3      	bne.n	800800a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	3314      	adds	r3, #20
 8008048:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804c:	e853 3f00 	ldrex	r3, [r3]
 8008050:	623b      	str	r3, [r7, #32]
   return(result);
 8008052:	6a3b      	ldr	r3, [r7, #32]
 8008054:	f023 0301 	bic.w	r3, r3, #1
 8008058:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	3314      	adds	r3, #20
 8008062:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008066:	633a      	str	r2, [r7, #48]	@ 0x30
 8008068:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800806c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800806e:	e841 2300 	strex	r3, r2, [r1]
 8008072:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008076:	2b00      	cmp	r3, #0
 8008078:	d1e3      	bne.n	8008042 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2220      	movs	r2, #32
 800807e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2200      	movs	r2, #0
 8008086:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	330c      	adds	r3, #12
 800808e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	e853 3f00 	ldrex	r3, [r3]
 8008096:	60fb      	str	r3, [r7, #12]
   return(result);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f023 0310 	bic.w	r3, r3, #16
 800809e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	330c      	adds	r3, #12
 80080a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80080ac:	61fa      	str	r2, [r7, #28]
 80080ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b0:	69b9      	ldr	r1, [r7, #24]
 80080b2:	69fa      	ldr	r2, [r7, #28]
 80080b4:	e841 2300 	strex	r3, r2, [r1]
 80080b8:	617b      	str	r3, [r7, #20]
   return(result);
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1e3      	bne.n	8008088 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80080c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80080c4:	4619      	mov	r1, r3
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 f834 	bl	8008134 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80080cc:	e023      	b.n	8008116 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80080ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d009      	beq.n	80080ee <HAL_UART_IRQHandler+0x4ea>
 80080da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d003      	beq.n	80080ee <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 f8e5 	bl	80082b6 <UART_Transmit_IT>
    return;
 80080ec:	e014      	b.n	8008118 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80080ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00e      	beq.n	8008118 <HAL_UART_IRQHandler+0x514>
 80080fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008102:	2b00      	cmp	r3, #0
 8008104:	d008      	beq.n	8008118 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 f925 	bl	8008356 <UART_EndTransmit_IT>
    return;
 800810c:	e004      	b.n	8008118 <HAL_UART_IRQHandler+0x514>
    return;
 800810e:	bf00      	nop
 8008110:	e002      	b.n	8008118 <HAL_UART_IRQHandler+0x514>
      return;
 8008112:	bf00      	nop
 8008114:	e000      	b.n	8008118 <HAL_UART_IRQHandler+0x514>
      return;
 8008116:	bf00      	nop
  }
}
 8008118:	37e8      	adds	r7, #232	@ 0xe8
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop

08008120 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008120:	b480      	push	{r7}
 8008122:	b083      	sub	sp, #12
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008128:	bf00      	nop
 800812a:	370c      	adds	r7, #12
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008134:	b480      	push	{r7}
 8008136:	b083      	sub	sp, #12
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	460b      	mov	r3, r1
 800813e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008140:	bf00      	nop
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800814c:	b480      	push	{r7}
 800814e:	b085      	sub	sp, #20
 8008150:	af00      	add	r7, sp, #0
 8008152:	60f8      	str	r0, [r7, #12]
 8008154:	60b9      	str	r1, [r7, #8]
 8008156:	4613      	mov	r3, r2
 8008158:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	68ba      	ldr	r2, [r7, #8]
 800815e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	88fa      	ldrh	r2, [r7, #6]
 8008164:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	88fa      	ldrh	r2, [r7, #6]
 800816a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2200      	movs	r2, #0
 8008170:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2222      	movs	r2, #34	@ 0x22
 8008176:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	691b      	ldr	r3, [r3, #16]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d007      	beq.n	800819a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	68da      	ldr	r2, [r3, #12]
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008198:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	695a      	ldr	r2, [r3, #20]
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f042 0201 	orr.w	r2, r2, #1
 80081a8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68da      	ldr	r2, [r3, #12]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f042 0220 	orr.w	r2, r2, #32
 80081b8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3714      	adds	r7, #20
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b095      	sub	sp, #84	@ 0x54
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	330c      	adds	r3, #12
 80081d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081da:	e853 3f00 	ldrex	r3, [r3]
 80081de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	330c      	adds	r3, #12
 80081ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80081f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80081f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081f8:	e841 2300 	strex	r3, r2, [r1]
 80081fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008200:	2b00      	cmp	r3, #0
 8008202:	d1e5      	bne.n	80081d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	3314      	adds	r3, #20
 800820a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820c:	6a3b      	ldr	r3, [r7, #32]
 800820e:	e853 3f00 	ldrex	r3, [r3]
 8008212:	61fb      	str	r3, [r7, #28]
   return(result);
 8008214:	69fb      	ldr	r3, [r7, #28]
 8008216:	f023 0301 	bic.w	r3, r3, #1
 800821a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	3314      	adds	r3, #20
 8008222:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008224:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008226:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008228:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800822a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800822c:	e841 2300 	strex	r3, r2, [r1]
 8008230:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1e5      	bne.n	8008204 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800823c:	2b01      	cmp	r3, #1
 800823e:	d119      	bne.n	8008274 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	330c      	adds	r3, #12
 8008246:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	e853 3f00 	ldrex	r3, [r3]
 800824e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	f023 0310 	bic.w	r3, r3, #16
 8008256:	647b      	str	r3, [r7, #68]	@ 0x44
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	330c      	adds	r3, #12
 800825e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008260:	61ba      	str	r2, [r7, #24]
 8008262:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008264:	6979      	ldr	r1, [r7, #20]
 8008266:	69ba      	ldr	r2, [r7, #24]
 8008268:	e841 2300 	strex	r3, r2, [r1]
 800826c:	613b      	str	r3, [r7, #16]
   return(result);
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d1e5      	bne.n	8008240 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2220      	movs	r2, #32
 8008278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008282:	bf00      	nop
 8008284:	3754      	adds	r7, #84	@ 0x54
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr

0800828e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b084      	sub	sp, #16
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800829a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2200      	movs	r2, #0
 80082a6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082a8:	68f8      	ldr	r0, [r7, #12]
 80082aa:	f7ff ff39 	bl	8008120 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082ae:	bf00      	nop
 80082b0:	3710      	adds	r7, #16
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}

080082b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80082b6:	b480      	push	{r7}
 80082b8:	b085      	sub	sp, #20
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	2b21      	cmp	r3, #33	@ 0x21
 80082c8:	d13e      	bne.n	8008348 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082d2:	d114      	bne.n	80082fe <UART_Transmit_IT+0x48>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d110      	bne.n	80082fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a1b      	ldr	r3, [r3, #32]
 80082e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	881b      	ldrh	r3, [r3, #0]
 80082e6:	461a      	mov	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80082f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a1b      	ldr	r3, [r3, #32]
 80082f6:	1c9a      	adds	r2, r3, #2
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	621a      	str	r2, [r3, #32]
 80082fc:	e008      	b.n	8008310 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a1b      	ldr	r3, [r3, #32]
 8008302:	1c59      	adds	r1, r3, #1
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	6211      	str	r1, [r2, #32]
 8008308:	781a      	ldrb	r2, [r3, #0]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008314:	b29b      	uxth	r3, r3
 8008316:	3b01      	subs	r3, #1
 8008318:	b29b      	uxth	r3, r3
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	4619      	mov	r1, r3
 800831e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008320:	2b00      	cmp	r3, #0
 8008322:	d10f      	bne.n	8008344 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	68da      	ldr	r2, [r3, #12]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008332:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	68da      	ldr	r2, [r3, #12]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008342:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008344:	2300      	movs	r3, #0
 8008346:	e000      	b.n	800834a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008348:	2302      	movs	r3, #2
  }
}
 800834a:	4618      	mov	r0, r3
 800834c:	3714      	adds	r7, #20
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr

08008356 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008356:	b580      	push	{r7, lr}
 8008358:	b082      	sub	sp, #8
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	68da      	ldr	r2, [r3, #12]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800836c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2220      	movs	r2, #32
 8008372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f7fb fa80 	bl	800387c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	3708      	adds	r7, #8
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}

08008386 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008386:	b580      	push	{r7, lr}
 8008388:	b08c      	sub	sp, #48	@ 0x30
 800838a:	af00      	add	r7, sp, #0
 800838c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008394:	b2db      	uxtb	r3, r3
 8008396:	2b22      	cmp	r3, #34	@ 0x22
 8008398:	f040 80ab 	bne.w	80084f2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083a4:	d117      	bne.n	80083d6 <UART_Receive_IT+0x50>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	691b      	ldr	r3, [r3, #16]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d113      	bne.n	80083d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80083ae:	2300      	movs	r3, #0
 80083b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	b29b      	uxth	r3, r3
 80083c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083c4:	b29a      	uxth	r2, r3
 80083c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ce:	1c9a      	adds	r2, r3, #2
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80083d4:	e026      	b.n	8008424 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80083dc:	2300      	movs	r3, #0
 80083de:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083e8:	d007      	beq.n	80083fa <UART_Receive_IT+0x74>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d10a      	bne.n	8008408 <UART_Receive_IT+0x82>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	691b      	ldr	r3, [r3, #16]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d106      	bne.n	8008408 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	b2da      	uxtb	r2, r3
 8008402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008404:	701a      	strb	r2, [r3, #0]
 8008406:	e008      	b.n	800841a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	b2db      	uxtb	r3, r3
 8008410:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008414:	b2da      	uxtb	r2, r3
 8008416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008418:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800841e:	1c5a      	adds	r2, r3, #1
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008428:	b29b      	uxth	r3, r3
 800842a:	3b01      	subs	r3, #1
 800842c:	b29b      	uxth	r3, r3
 800842e:	687a      	ldr	r2, [r7, #4]
 8008430:	4619      	mov	r1, r3
 8008432:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008434:	2b00      	cmp	r3, #0
 8008436:	d15a      	bne.n	80084ee <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	68da      	ldr	r2, [r3, #12]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f022 0220 	bic.w	r2, r2, #32
 8008446:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	68da      	ldr	r2, [r3, #12]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008456:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	695a      	ldr	r2, [r3, #20]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f022 0201 	bic.w	r2, r2, #1
 8008466:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2220      	movs	r2, #32
 800846c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008474:	2b01      	cmp	r3, #1
 8008476:	d135      	bne.n	80084e4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	330c      	adds	r3, #12
 8008484:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	e853 3f00 	ldrex	r3, [r3]
 800848c:	613b      	str	r3, [r7, #16]
   return(result);
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	f023 0310 	bic.w	r3, r3, #16
 8008494:	627b      	str	r3, [r7, #36]	@ 0x24
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	330c      	adds	r3, #12
 800849c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800849e:	623a      	str	r2, [r7, #32]
 80084a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a2:	69f9      	ldr	r1, [r7, #28]
 80084a4:	6a3a      	ldr	r2, [r7, #32]
 80084a6:	e841 2300 	strex	r3, r2, [r1]
 80084aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80084ac:	69bb      	ldr	r3, [r7, #24]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d1e5      	bne.n	800847e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 0310 	and.w	r3, r3, #16
 80084bc:	2b10      	cmp	r3, #16
 80084be:	d10a      	bne.n	80084d6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80084c0:	2300      	movs	r3, #0
 80084c2:	60fb      	str	r3, [r7, #12]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	60fb      	str	r3, [r7, #12]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	60fb      	str	r3, [r7, #12]
 80084d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80084da:	4619      	mov	r1, r3
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f7ff fe29 	bl	8008134 <HAL_UARTEx_RxEventCallback>
 80084e2:	e002      	b.n	80084ea <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f7fb f8ef 	bl	80036c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80084ea:	2300      	movs	r3, #0
 80084ec:	e002      	b.n	80084f4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80084ee:	2300      	movs	r3, #0
 80084f0:	e000      	b.n	80084f4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80084f2:	2302      	movs	r3, #2
  }
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3730      	adds	r7, #48	@ 0x30
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80084fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008500:	b0c0      	sub	sp, #256	@ 0x100
 8008502:	af00      	add	r7, sp, #0
 8008504:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	691b      	ldr	r3, [r3, #16]
 8008510:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008518:	68d9      	ldr	r1, [r3, #12]
 800851a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	ea40 0301 	orr.w	r3, r0, r1
 8008524:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800852a:	689a      	ldr	r2, [r3, #8]
 800852c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008530:	691b      	ldr	r3, [r3, #16]
 8008532:	431a      	orrs	r2, r3
 8008534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008538:	695b      	ldr	r3, [r3, #20]
 800853a:	431a      	orrs	r2, r3
 800853c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008540:	69db      	ldr	r3, [r3, #28]
 8008542:	4313      	orrs	r3, r2
 8008544:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008554:	f021 010c 	bic.w	r1, r1, #12
 8008558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800855c:	681a      	ldr	r2, [r3, #0]
 800855e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008562:	430b      	orrs	r3, r1
 8008564:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	695b      	ldr	r3, [r3, #20]
 800856e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008576:	6999      	ldr	r1, [r3, #24]
 8008578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	ea40 0301 	orr.w	r3, r0, r1
 8008582:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008588:	681a      	ldr	r2, [r3, #0]
 800858a:	4b8f      	ldr	r3, [pc, #572]	@ (80087c8 <UART_SetConfig+0x2cc>)
 800858c:	429a      	cmp	r2, r3
 800858e:	d005      	beq.n	800859c <UART_SetConfig+0xa0>
 8008590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	4b8d      	ldr	r3, [pc, #564]	@ (80087cc <UART_SetConfig+0x2d0>)
 8008598:	429a      	cmp	r2, r3
 800859a:	d104      	bne.n	80085a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800859c:	f7fe fa98 	bl	8006ad0 <HAL_RCC_GetPCLK2Freq>
 80085a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80085a4:	e003      	b.n	80085ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80085a6:	f7fe fa7f 	bl	8006aa8 <HAL_RCC_GetPCLK1Freq>
 80085aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085b2:	69db      	ldr	r3, [r3, #28]
 80085b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085b8:	f040 810c 	bne.w	80087d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80085bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085c0:	2200      	movs	r2, #0
 80085c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80085c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80085ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80085ce:	4622      	mov	r2, r4
 80085d0:	462b      	mov	r3, r5
 80085d2:	1891      	adds	r1, r2, r2
 80085d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80085d6:	415b      	adcs	r3, r3
 80085d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80085de:	4621      	mov	r1, r4
 80085e0:	eb12 0801 	adds.w	r8, r2, r1
 80085e4:	4629      	mov	r1, r5
 80085e6:	eb43 0901 	adc.w	r9, r3, r1
 80085ea:	f04f 0200 	mov.w	r2, #0
 80085ee:	f04f 0300 	mov.w	r3, #0
 80085f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80085f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80085fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80085fe:	4690      	mov	r8, r2
 8008600:	4699      	mov	r9, r3
 8008602:	4623      	mov	r3, r4
 8008604:	eb18 0303 	adds.w	r3, r8, r3
 8008608:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800860c:	462b      	mov	r3, r5
 800860e:	eb49 0303 	adc.w	r3, r9, r3
 8008612:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	2200      	movs	r2, #0
 800861e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008622:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008626:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800862a:	460b      	mov	r3, r1
 800862c:	18db      	adds	r3, r3, r3
 800862e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008630:	4613      	mov	r3, r2
 8008632:	eb42 0303 	adc.w	r3, r2, r3
 8008636:	657b      	str	r3, [r7, #84]	@ 0x54
 8008638:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800863c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008640:	f7f8 fb22 	bl	8000c88 <__aeabi_uldivmod>
 8008644:	4602      	mov	r2, r0
 8008646:	460b      	mov	r3, r1
 8008648:	4b61      	ldr	r3, [pc, #388]	@ (80087d0 <UART_SetConfig+0x2d4>)
 800864a:	fba3 2302 	umull	r2, r3, r3, r2
 800864e:	095b      	lsrs	r3, r3, #5
 8008650:	011c      	lsls	r4, r3, #4
 8008652:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008656:	2200      	movs	r2, #0
 8008658:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800865c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008660:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008664:	4642      	mov	r2, r8
 8008666:	464b      	mov	r3, r9
 8008668:	1891      	adds	r1, r2, r2
 800866a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800866c:	415b      	adcs	r3, r3
 800866e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008670:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008674:	4641      	mov	r1, r8
 8008676:	eb12 0a01 	adds.w	sl, r2, r1
 800867a:	4649      	mov	r1, r9
 800867c:	eb43 0b01 	adc.w	fp, r3, r1
 8008680:	f04f 0200 	mov.w	r2, #0
 8008684:	f04f 0300 	mov.w	r3, #0
 8008688:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800868c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008690:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008694:	4692      	mov	sl, r2
 8008696:	469b      	mov	fp, r3
 8008698:	4643      	mov	r3, r8
 800869a:	eb1a 0303 	adds.w	r3, sl, r3
 800869e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086a2:	464b      	mov	r3, r9
 80086a4:	eb4b 0303 	adc.w	r3, fp, r3
 80086a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80086ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80086b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80086bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80086c0:	460b      	mov	r3, r1
 80086c2:	18db      	adds	r3, r3, r3
 80086c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80086c6:	4613      	mov	r3, r2
 80086c8:	eb42 0303 	adc.w	r3, r2, r3
 80086cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80086ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80086d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80086d6:	f7f8 fad7 	bl	8000c88 <__aeabi_uldivmod>
 80086da:	4602      	mov	r2, r0
 80086dc:	460b      	mov	r3, r1
 80086de:	4611      	mov	r1, r2
 80086e0:	4b3b      	ldr	r3, [pc, #236]	@ (80087d0 <UART_SetConfig+0x2d4>)
 80086e2:	fba3 2301 	umull	r2, r3, r3, r1
 80086e6:	095b      	lsrs	r3, r3, #5
 80086e8:	2264      	movs	r2, #100	@ 0x64
 80086ea:	fb02 f303 	mul.w	r3, r2, r3
 80086ee:	1acb      	subs	r3, r1, r3
 80086f0:	00db      	lsls	r3, r3, #3
 80086f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80086f6:	4b36      	ldr	r3, [pc, #216]	@ (80087d0 <UART_SetConfig+0x2d4>)
 80086f8:	fba3 2302 	umull	r2, r3, r3, r2
 80086fc:	095b      	lsrs	r3, r3, #5
 80086fe:	005b      	lsls	r3, r3, #1
 8008700:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008704:	441c      	add	r4, r3
 8008706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800870a:	2200      	movs	r2, #0
 800870c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008710:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008714:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008718:	4642      	mov	r2, r8
 800871a:	464b      	mov	r3, r9
 800871c:	1891      	adds	r1, r2, r2
 800871e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008720:	415b      	adcs	r3, r3
 8008722:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008724:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008728:	4641      	mov	r1, r8
 800872a:	1851      	adds	r1, r2, r1
 800872c:	6339      	str	r1, [r7, #48]	@ 0x30
 800872e:	4649      	mov	r1, r9
 8008730:	414b      	adcs	r3, r1
 8008732:	637b      	str	r3, [r7, #52]	@ 0x34
 8008734:	f04f 0200 	mov.w	r2, #0
 8008738:	f04f 0300 	mov.w	r3, #0
 800873c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008740:	4659      	mov	r1, fp
 8008742:	00cb      	lsls	r3, r1, #3
 8008744:	4651      	mov	r1, sl
 8008746:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800874a:	4651      	mov	r1, sl
 800874c:	00ca      	lsls	r2, r1, #3
 800874e:	4610      	mov	r0, r2
 8008750:	4619      	mov	r1, r3
 8008752:	4603      	mov	r3, r0
 8008754:	4642      	mov	r2, r8
 8008756:	189b      	adds	r3, r3, r2
 8008758:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800875c:	464b      	mov	r3, r9
 800875e:	460a      	mov	r2, r1
 8008760:	eb42 0303 	adc.w	r3, r2, r3
 8008764:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008774:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008778:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800877c:	460b      	mov	r3, r1
 800877e:	18db      	adds	r3, r3, r3
 8008780:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008782:	4613      	mov	r3, r2
 8008784:	eb42 0303 	adc.w	r3, r2, r3
 8008788:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800878a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800878e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008792:	f7f8 fa79 	bl	8000c88 <__aeabi_uldivmod>
 8008796:	4602      	mov	r2, r0
 8008798:	460b      	mov	r3, r1
 800879a:	4b0d      	ldr	r3, [pc, #52]	@ (80087d0 <UART_SetConfig+0x2d4>)
 800879c:	fba3 1302 	umull	r1, r3, r3, r2
 80087a0:	095b      	lsrs	r3, r3, #5
 80087a2:	2164      	movs	r1, #100	@ 0x64
 80087a4:	fb01 f303 	mul.w	r3, r1, r3
 80087a8:	1ad3      	subs	r3, r2, r3
 80087aa:	00db      	lsls	r3, r3, #3
 80087ac:	3332      	adds	r3, #50	@ 0x32
 80087ae:	4a08      	ldr	r2, [pc, #32]	@ (80087d0 <UART_SetConfig+0x2d4>)
 80087b0:	fba2 2303 	umull	r2, r3, r2, r3
 80087b4:	095b      	lsrs	r3, r3, #5
 80087b6:	f003 0207 	and.w	r2, r3, #7
 80087ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4422      	add	r2, r4
 80087c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80087c4:	e106      	b.n	80089d4 <UART_SetConfig+0x4d8>
 80087c6:	bf00      	nop
 80087c8:	40011000 	.word	0x40011000
 80087cc:	40011400 	.word	0x40011400
 80087d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80087d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087d8:	2200      	movs	r2, #0
 80087da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80087de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80087e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80087e6:	4642      	mov	r2, r8
 80087e8:	464b      	mov	r3, r9
 80087ea:	1891      	adds	r1, r2, r2
 80087ec:	6239      	str	r1, [r7, #32]
 80087ee:	415b      	adcs	r3, r3
 80087f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80087f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80087f6:	4641      	mov	r1, r8
 80087f8:	1854      	adds	r4, r2, r1
 80087fa:	4649      	mov	r1, r9
 80087fc:	eb43 0501 	adc.w	r5, r3, r1
 8008800:	f04f 0200 	mov.w	r2, #0
 8008804:	f04f 0300 	mov.w	r3, #0
 8008808:	00eb      	lsls	r3, r5, #3
 800880a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800880e:	00e2      	lsls	r2, r4, #3
 8008810:	4614      	mov	r4, r2
 8008812:	461d      	mov	r5, r3
 8008814:	4643      	mov	r3, r8
 8008816:	18e3      	adds	r3, r4, r3
 8008818:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800881c:	464b      	mov	r3, r9
 800881e:	eb45 0303 	adc.w	r3, r5, r3
 8008822:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008832:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008836:	f04f 0200 	mov.w	r2, #0
 800883a:	f04f 0300 	mov.w	r3, #0
 800883e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008842:	4629      	mov	r1, r5
 8008844:	008b      	lsls	r3, r1, #2
 8008846:	4621      	mov	r1, r4
 8008848:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800884c:	4621      	mov	r1, r4
 800884e:	008a      	lsls	r2, r1, #2
 8008850:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008854:	f7f8 fa18 	bl	8000c88 <__aeabi_uldivmod>
 8008858:	4602      	mov	r2, r0
 800885a:	460b      	mov	r3, r1
 800885c:	4b60      	ldr	r3, [pc, #384]	@ (80089e0 <UART_SetConfig+0x4e4>)
 800885e:	fba3 2302 	umull	r2, r3, r3, r2
 8008862:	095b      	lsrs	r3, r3, #5
 8008864:	011c      	lsls	r4, r3, #4
 8008866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800886a:	2200      	movs	r2, #0
 800886c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008870:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008874:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008878:	4642      	mov	r2, r8
 800887a:	464b      	mov	r3, r9
 800887c:	1891      	adds	r1, r2, r2
 800887e:	61b9      	str	r1, [r7, #24]
 8008880:	415b      	adcs	r3, r3
 8008882:	61fb      	str	r3, [r7, #28]
 8008884:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008888:	4641      	mov	r1, r8
 800888a:	1851      	adds	r1, r2, r1
 800888c:	6139      	str	r1, [r7, #16]
 800888e:	4649      	mov	r1, r9
 8008890:	414b      	adcs	r3, r1
 8008892:	617b      	str	r3, [r7, #20]
 8008894:	f04f 0200 	mov.w	r2, #0
 8008898:	f04f 0300 	mov.w	r3, #0
 800889c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80088a0:	4659      	mov	r1, fp
 80088a2:	00cb      	lsls	r3, r1, #3
 80088a4:	4651      	mov	r1, sl
 80088a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088aa:	4651      	mov	r1, sl
 80088ac:	00ca      	lsls	r2, r1, #3
 80088ae:	4610      	mov	r0, r2
 80088b0:	4619      	mov	r1, r3
 80088b2:	4603      	mov	r3, r0
 80088b4:	4642      	mov	r2, r8
 80088b6:	189b      	adds	r3, r3, r2
 80088b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80088bc:	464b      	mov	r3, r9
 80088be:	460a      	mov	r2, r1
 80088c0:	eb42 0303 	adc.w	r3, r2, r3
 80088c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80088c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80088d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80088d4:	f04f 0200 	mov.w	r2, #0
 80088d8:	f04f 0300 	mov.w	r3, #0
 80088dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80088e0:	4649      	mov	r1, r9
 80088e2:	008b      	lsls	r3, r1, #2
 80088e4:	4641      	mov	r1, r8
 80088e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088ea:	4641      	mov	r1, r8
 80088ec:	008a      	lsls	r2, r1, #2
 80088ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80088f2:	f7f8 f9c9 	bl	8000c88 <__aeabi_uldivmod>
 80088f6:	4602      	mov	r2, r0
 80088f8:	460b      	mov	r3, r1
 80088fa:	4611      	mov	r1, r2
 80088fc:	4b38      	ldr	r3, [pc, #224]	@ (80089e0 <UART_SetConfig+0x4e4>)
 80088fe:	fba3 2301 	umull	r2, r3, r3, r1
 8008902:	095b      	lsrs	r3, r3, #5
 8008904:	2264      	movs	r2, #100	@ 0x64
 8008906:	fb02 f303 	mul.w	r3, r2, r3
 800890a:	1acb      	subs	r3, r1, r3
 800890c:	011b      	lsls	r3, r3, #4
 800890e:	3332      	adds	r3, #50	@ 0x32
 8008910:	4a33      	ldr	r2, [pc, #204]	@ (80089e0 <UART_SetConfig+0x4e4>)
 8008912:	fba2 2303 	umull	r2, r3, r2, r3
 8008916:	095b      	lsrs	r3, r3, #5
 8008918:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800891c:	441c      	add	r4, r3
 800891e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008922:	2200      	movs	r2, #0
 8008924:	673b      	str	r3, [r7, #112]	@ 0x70
 8008926:	677a      	str	r2, [r7, #116]	@ 0x74
 8008928:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800892c:	4642      	mov	r2, r8
 800892e:	464b      	mov	r3, r9
 8008930:	1891      	adds	r1, r2, r2
 8008932:	60b9      	str	r1, [r7, #8]
 8008934:	415b      	adcs	r3, r3
 8008936:	60fb      	str	r3, [r7, #12]
 8008938:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800893c:	4641      	mov	r1, r8
 800893e:	1851      	adds	r1, r2, r1
 8008940:	6039      	str	r1, [r7, #0]
 8008942:	4649      	mov	r1, r9
 8008944:	414b      	adcs	r3, r1
 8008946:	607b      	str	r3, [r7, #4]
 8008948:	f04f 0200 	mov.w	r2, #0
 800894c:	f04f 0300 	mov.w	r3, #0
 8008950:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008954:	4659      	mov	r1, fp
 8008956:	00cb      	lsls	r3, r1, #3
 8008958:	4651      	mov	r1, sl
 800895a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800895e:	4651      	mov	r1, sl
 8008960:	00ca      	lsls	r2, r1, #3
 8008962:	4610      	mov	r0, r2
 8008964:	4619      	mov	r1, r3
 8008966:	4603      	mov	r3, r0
 8008968:	4642      	mov	r2, r8
 800896a:	189b      	adds	r3, r3, r2
 800896c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800896e:	464b      	mov	r3, r9
 8008970:	460a      	mov	r2, r1
 8008972:	eb42 0303 	adc.w	r3, r2, r3
 8008976:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	663b      	str	r3, [r7, #96]	@ 0x60
 8008982:	667a      	str	r2, [r7, #100]	@ 0x64
 8008984:	f04f 0200 	mov.w	r2, #0
 8008988:	f04f 0300 	mov.w	r3, #0
 800898c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008990:	4649      	mov	r1, r9
 8008992:	008b      	lsls	r3, r1, #2
 8008994:	4641      	mov	r1, r8
 8008996:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800899a:	4641      	mov	r1, r8
 800899c:	008a      	lsls	r2, r1, #2
 800899e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80089a2:	f7f8 f971 	bl	8000c88 <__aeabi_uldivmod>
 80089a6:	4602      	mov	r2, r0
 80089a8:	460b      	mov	r3, r1
 80089aa:	4b0d      	ldr	r3, [pc, #52]	@ (80089e0 <UART_SetConfig+0x4e4>)
 80089ac:	fba3 1302 	umull	r1, r3, r3, r2
 80089b0:	095b      	lsrs	r3, r3, #5
 80089b2:	2164      	movs	r1, #100	@ 0x64
 80089b4:	fb01 f303 	mul.w	r3, r1, r3
 80089b8:	1ad3      	subs	r3, r2, r3
 80089ba:	011b      	lsls	r3, r3, #4
 80089bc:	3332      	adds	r3, #50	@ 0x32
 80089be:	4a08      	ldr	r2, [pc, #32]	@ (80089e0 <UART_SetConfig+0x4e4>)
 80089c0:	fba2 2303 	umull	r2, r3, r2, r3
 80089c4:	095b      	lsrs	r3, r3, #5
 80089c6:	f003 020f 	and.w	r2, r3, #15
 80089ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4422      	add	r2, r4
 80089d2:	609a      	str	r2, [r3, #8]
}
 80089d4:	bf00      	nop
 80089d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80089da:	46bd      	mov	sp, r7
 80089dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80089e0:	51eb851f 	.word	0x51eb851f

080089e4 <LL_GPIO_SetPinMode>:
{
 80089e4:	b480      	push	{r7}
 80089e6:	b089      	sub	sp, #36	@ 0x24
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	60f8      	str	r0, [r7, #12]
 80089ec:	60b9      	str	r1, [r7, #8]
 80089ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	fa93 f3a3 	rbit	r3, r3
 80089fe:	613b      	str	r3, [r7, #16]
  return result;
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	fab3 f383 	clz	r3, r3
 8008a06:	b2db      	uxtb	r3, r3
 8008a08:	005b      	lsls	r3, r3, #1
 8008a0a:	2103      	movs	r1, #3
 8008a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8008a10:	43db      	mvns	r3, r3
 8008a12:	401a      	ands	r2, r3
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	fa93 f3a3 	rbit	r3, r3
 8008a1e:	61bb      	str	r3, [r7, #24]
  return result;
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	fab3 f383 	clz	r3, r3
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	005b      	lsls	r3, r3, #1
 8008a2a:	6879      	ldr	r1, [r7, #4]
 8008a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8008a30:	431a      	orrs	r2, r3
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	601a      	str	r2, [r3, #0]
}
 8008a36:	bf00      	nop
 8008a38:	3724      	adds	r7, #36	@ 0x24
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr

08008a42 <LL_GPIO_SetPinOutputType>:
{
 8008a42:	b480      	push	{r7}
 8008a44:	b085      	sub	sp, #20
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	60f8      	str	r0, [r7, #12]
 8008a4a:	60b9      	str	r1, [r7, #8]
 8008a4c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	685a      	ldr	r2, [r3, #4]
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	43db      	mvns	r3, r3
 8008a56:	401a      	ands	r2, r3
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	6879      	ldr	r1, [r7, #4]
 8008a5c:	fb01 f303 	mul.w	r3, r1, r3
 8008a60:	431a      	orrs	r2, r3
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	605a      	str	r2, [r3, #4]
}
 8008a66:	bf00      	nop
 8008a68:	3714      	adds	r7, #20
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr

08008a72 <LL_GPIO_SetPinSpeed>:
{
 8008a72:	b480      	push	{r7}
 8008a74:	b089      	sub	sp, #36	@ 0x24
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	60f8      	str	r0, [r7, #12]
 8008a7a:	60b9      	str	r1, [r7, #8]
 8008a7c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	689a      	ldr	r2, [r3, #8]
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	fa93 f3a3 	rbit	r3, r3
 8008a8c:	613b      	str	r3, [r7, #16]
  return result;
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	fab3 f383 	clz	r3, r3
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	005b      	lsls	r3, r3, #1
 8008a98:	2103      	movs	r1, #3
 8008a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8008a9e:	43db      	mvns	r3, r3
 8008aa0:	401a      	ands	r2, r3
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008aa6:	69fb      	ldr	r3, [r7, #28]
 8008aa8:	fa93 f3a3 	rbit	r3, r3
 8008aac:	61bb      	str	r3, [r7, #24]
  return result;
 8008aae:	69bb      	ldr	r3, [r7, #24]
 8008ab0:	fab3 f383 	clz	r3, r3
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	005b      	lsls	r3, r3, #1
 8008ab8:	6879      	ldr	r1, [r7, #4]
 8008aba:	fa01 f303 	lsl.w	r3, r1, r3
 8008abe:	431a      	orrs	r2, r3
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	609a      	str	r2, [r3, #8]
}
 8008ac4:	bf00      	nop
 8008ac6:	3724      	adds	r7, #36	@ 0x24
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <LL_GPIO_SetPinPull>:
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b089      	sub	sp, #36	@ 0x24
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	68da      	ldr	r2, [r3, #12]
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	fa93 f3a3 	rbit	r3, r3
 8008aea:	613b      	str	r3, [r7, #16]
  return result;
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	fab3 f383 	clz	r3, r3
 8008af2:	b2db      	uxtb	r3, r3
 8008af4:	005b      	lsls	r3, r3, #1
 8008af6:	2103      	movs	r1, #3
 8008af8:	fa01 f303 	lsl.w	r3, r1, r3
 8008afc:	43db      	mvns	r3, r3
 8008afe:	401a      	ands	r2, r3
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b04:	69fb      	ldr	r3, [r7, #28]
 8008b06:	fa93 f3a3 	rbit	r3, r3
 8008b0a:	61bb      	str	r3, [r7, #24]
  return result;
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	fab3 f383 	clz	r3, r3
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	005b      	lsls	r3, r3, #1
 8008b16:	6879      	ldr	r1, [r7, #4]
 8008b18:	fa01 f303 	lsl.w	r3, r1, r3
 8008b1c:	431a      	orrs	r2, r3
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	60da      	str	r2, [r3, #12]
}
 8008b22:	bf00      	nop
 8008b24:	3724      	adds	r7, #36	@ 0x24
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr

08008b2e <LL_GPIO_SetAFPin_0_7>:
{
 8008b2e:	b480      	push	{r7}
 8008b30:	b089      	sub	sp, #36	@ 0x24
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	60f8      	str	r0, [r7, #12]
 8008b36:	60b9      	str	r1, [r7, #8]
 8008b38:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	6a1a      	ldr	r2, [r3, #32]
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	fa93 f3a3 	rbit	r3, r3
 8008b48:	613b      	str	r3, [r7, #16]
  return result;
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	fab3 f383 	clz	r3, r3
 8008b50:	b2db      	uxtb	r3, r3
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	210f      	movs	r1, #15
 8008b56:	fa01 f303 	lsl.w	r3, r1, r3
 8008b5a:	43db      	mvns	r3, r3
 8008b5c:	401a      	ands	r2, r3
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b62:	69fb      	ldr	r3, [r7, #28]
 8008b64:	fa93 f3a3 	rbit	r3, r3
 8008b68:	61bb      	str	r3, [r7, #24]
  return result;
 8008b6a:	69bb      	ldr	r3, [r7, #24]
 8008b6c:	fab3 f383 	clz	r3, r3
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	6879      	ldr	r1, [r7, #4]
 8008b76:	fa01 f303 	lsl.w	r3, r1, r3
 8008b7a:	431a      	orrs	r2, r3
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	621a      	str	r2, [r3, #32]
}
 8008b80:	bf00      	nop
 8008b82:	3724      	adds	r7, #36	@ 0x24
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr

08008b8c <LL_GPIO_SetAFPin_8_15>:
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b089      	sub	sp, #36	@ 0x24
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	60f8      	str	r0, [r7, #12]
 8008b94:	60b9      	str	r1, [r7, #8]
 8008b96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	0a1b      	lsrs	r3, r3, #8
 8008ba0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	fa93 f3a3 	rbit	r3, r3
 8008ba8:	613b      	str	r3, [r7, #16]
  return result;
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	fab3 f383 	clz	r3, r3
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	210f      	movs	r1, #15
 8008bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8008bba:	43db      	mvns	r3, r3
 8008bbc:	401a      	ands	r2, r3
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	0a1b      	lsrs	r3, r3, #8
 8008bc2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bc4:	69fb      	ldr	r3, [r7, #28]
 8008bc6:	fa93 f3a3 	rbit	r3, r3
 8008bca:	61bb      	str	r3, [r7, #24]
  return result;
 8008bcc:	69bb      	ldr	r3, [r7, #24]
 8008bce:	fab3 f383 	clz	r3, r3
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	6879      	ldr	r1, [r7, #4]
 8008bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bdc:	431a      	orrs	r2, r3
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8008be2:	bf00      	nop
 8008be4:	3724      	adds	r7, #36	@ 0x24
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr

08008bee <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8008bee:	b580      	push	{r7, lr}
 8008bf0:	b088      	sub	sp, #32
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	6078      	str	r0, [r7, #4]
 8008bf6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	fa93 f3a3 	rbit	r3, r3
 8008c0c:	613b      	str	r3, [r7, #16]
  return result;
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	fab3 f383 	clz	r3, r3
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8008c18:	e050      	b.n	8008cbc <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	2101      	movs	r1, #1
 8008c20:	69fb      	ldr	r3, [r7, #28]
 8008c22:	fa01 f303 	lsl.w	r3, r1, r3
 8008c26:	4013      	ands	r3, r2
 8008c28:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8008c2a:	69bb      	ldr	r3, [r7, #24]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d042      	beq.n	8008cb6 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	d003      	beq.n	8008c40 <LL_GPIO_Init+0x52>
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	d10d      	bne.n	8008c5c <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	689b      	ldr	r3, [r3, #8]
 8008c44:	461a      	mov	r2, r3
 8008c46:	69b9      	ldr	r1, [r7, #24]
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f7ff ff12 	bl	8008a72 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	68db      	ldr	r3, [r3, #12]
 8008c52:	461a      	mov	r2, r3
 8008c54:	69b9      	ldr	r1, [r7, #24]
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f7ff fef3 	bl	8008a42 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	691b      	ldr	r3, [r3, #16]
 8008c60:	461a      	mov	r2, r3
 8008c62:	69b9      	ldr	r1, [r7, #24]
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f7ff ff33 	bl	8008ad0 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	2b02      	cmp	r3, #2
 8008c70:	d11a      	bne.n	8008ca8 <LL_GPIO_Init+0xba>
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	fa93 f3a3 	rbit	r3, r3
 8008c7c:	60bb      	str	r3, [r7, #8]
  return result;
 8008c7e:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8008c80:	fab3 f383 	clz	r3, r3
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	2b07      	cmp	r3, #7
 8008c88:	d807      	bhi.n	8008c9a <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	695b      	ldr	r3, [r3, #20]
 8008c8e:	461a      	mov	r2, r3
 8008c90:	69b9      	ldr	r1, [r7, #24]
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7ff ff4b 	bl	8008b2e <LL_GPIO_SetAFPin_0_7>
 8008c98:	e006      	b.n	8008ca8 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	695b      	ldr	r3, [r3, #20]
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	69b9      	ldr	r1, [r7, #24]
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f7ff ff72 	bl	8008b8c <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	461a      	mov	r2, r3
 8008cae:	69b9      	ldr	r1, [r7, #24]
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f7ff fe97 	bl	80089e4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8008cb6:	69fb      	ldr	r3, [r7, #28]
 8008cb8:	3301      	adds	r3, #1
 8008cba:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	69fb      	ldr	r3, [r7, #28]
 8008cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1a7      	bne.n	8008c1a <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8008cca:	2300      	movs	r3, #0
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3720      	adds	r7, #32
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <LL_SPI_IsEnabled>:
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b083      	sub	sp, #12
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ce4:	2b40      	cmp	r3, #64	@ 0x40
 8008ce6:	d101      	bne.n	8008cec <LL_SPI_IsEnabled+0x18>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e000      	b.n	8008cee <LL_SPI_IsEnabled+0x1a>
 8008cec:	2300      	movs	r3, #0
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	370c      	adds	r7, #12
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr

08008cfa <LL_SPI_SetCRCPolynomial>:
{
 8008cfa:	b480      	push	{r7}
 8008cfc:	b083      	sub	sp, #12
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
 8008d02:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	461a      	mov	r2, r3
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	611a      	str	r2, [r3, #16]
}
 8008d0e:	bf00      	nop
 8008d10:	370c      	adds	r7, #12
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr

08008d1a <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8008d1a:	b580      	push	{r7, lr}
 8008d1c:	b084      	sub	sp, #16
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	6078      	str	r0, [r7, #4]
 8008d22:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8008d24:	2301      	movs	r3, #1
 8008d26:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f7ff ffd3 	bl	8008cd4 <LL_SPI_IsEnabled>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d139      	bne.n	8008da8 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d3c:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8008d40:	683a      	ldr	r2, [r7, #0]
 8008d42:	6811      	ldr	r1, [r2, #0]
 8008d44:	683a      	ldr	r2, [r7, #0]
 8008d46:	6852      	ldr	r2, [r2, #4]
 8008d48:	4311      	orrs	r1, r2
 8008d4a:	683a      	ldr	r2, [r7, #0]
 8008d4c:	6892      	ldr	r2, [r2, #8]
 8008d4e:	4311      	orrs	r1, r2
 8008d50:	683a      	ldr	r2, [r7, #0]
 8008d52:	68d2      	ldr	r2, [r2, #12]
 8008d54:	4311      	orrs	r1, r2
 8008d56:	683a      	ldr	r2, [r7, #0]
 8008d58:	6912      	ldr	r2, [r2, #16]
 8008d5a:	4311      	orrs	r1, r2
 8008d5c:	683a      	ldr	r2, [r7, #0]
 8008d5e:	6952      	ldr	r2, [r2, #20]
 8008d60:	4311      	orrs	r1, r2
 8008d62:	683a      	ldr	r2, [r7, #0]
 8008d64:	6992      	ldr	r2, [r2, #24]
 8008d66:	4311      	orrs	r1, r2
 8008d68:	683a      	ldr	r2, [r7, #0]
 8008d6a:	69d2      	ldr	r2, [r2, #28]
 8008d6c:	4311      	orrs	r1, r2
 8008d6e:	683a      	ldr	r2, [r7, #0]
 8008d70:	6a12      	ldr	r2, [r2, #32]
 8008d72:	430a      	orrs	r2, r1
 8008d74:	431a      	orrs	r2, r3
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	f023 0204 	bic.w	r2, r3, #4
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	695b      	ldr	r3, [r3, #20]
 8008d86:	0c1b      	lsrs	r3, r3, #16
 8008d88:	431a      	orrs	r2, r3
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	6a1b      	ldr	r3, [r3, #32]
 8008d92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d96:	d105      	bne.n	8008da4 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f7ff ffab 	bl	8008cfa <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8008da4:	2300      	movs	r3, #0
 8008da6:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	69db      	ldr	r3, [r3, #28]
 8008dac:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	61da      	str	r2, [r3, #28]
  return status;
 8008db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3710      	adds	r7, #16
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}

08008dbe <sulp>:
 8008dbe:	b570      	push	{r4, r5, r6, lr}
 8008dc0:	4604      	mov	r4, r0
 8008dc2:	460d      	mov	r5, r1
 8008dc4:	ec45 4b10 	vmov	d0, r4, r5
 8008dc8:	4616      	mov	r6, r2
 8008dca:	f002 f877 	bl	800aebc <__ulp>
 8008dce:	ec51 0b10 	vmov	r0, r1, d0
 8008dd2:	b17e      	cbz	r6, 8008df4 <sulp+0x36>
 8008dd4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008dd8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	dd09      	ble.n	8008df4 <sulp+0x36>
 8008de0:	051b      	lsls	r3, r3, #20
 8008de2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008de6:	2400      	movs	r4, #0
 8008de8:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008dec:	4622      	mov	r2, r4
 8008dee:	462b      	mov	r3, r5
 8008df0:	f7f7 fc02 	bl	80005f8 <__aeabi_dmul>
 8008df4:	ec41 0b10 	vmov	d0, r0, r1
 8008df8:	bd70      	pop	{r4, r5, r6, pc}
 8008dfa:	0000      	movs	r0, r0
 8008dfc:	0000      	movs	r0, r0
	...

08008e00 <_strtod_l>:
 8008e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e04:	b09f      	sub	sp, #124	@ 0x7c
 8008e06:	460c      	mov	r4, r1
 8008e08:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	921a      	str	r2, [sp, #104]	@ 0x68
 8008e0e:	9005      	str	r0, [sp, #20]
 8008e10:	f04f 0a00 	mov.w	sl, #0
 8008e14:	f04f 0b00 	mov.w	fp, #0
 8008e18:	460a      	mov	r2, r1
 8008e1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e1c:	7811      	ldrb	r1, [r2, #0]
 8008e1e:	292b      	cmp	r1, #43	@ 0x2b
 8008e20:	d04a      	beq.n	8008eb8 <_strtod_l+0xb8>
 8008e22:	d838      	bhi.n	8008e96 <_strtod_l+0x96>
 8008e24:	290d      	cmp	r1, #13
 8008e26:	d832      	bhi.n	8008e8e <_strtod_l+0x8e>
 8008e28:	2908      	cmp	r1, #8
 8008e2a:	d832      	bhi.n	8008e92 <_strtod_l+0x92>
 8008e2c:	2900      	cmp	r1, #0
 8008e2e:	d03b      	beq.n	8008ea8 <_strtod_l+0xa8>
 8008e30:	2200      	movs	r2, #0
 8008e32:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008e34:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008e36:	782a      	ldrb	r2, [r5, #0]
 8008e38:	2a30      	cmp	r2, #48	@ 0x30
 8008e3a:	f040 80b3 	bne.w	8008fa4 <_strtod_l+0x1a4>
 8008e3e:	786a      	ldrb	r2, [r5, #1]
 8008e40:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008e44:	2a58      	cmp	r2, #88	@ 0x58
 8008e46:	d16e      	bne.n	8008f26 <_strtod_l+0x126>
 8008e48:	9302      	str	r3, [sp, #8]
 8008e4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e4c:	9301      	str	r3, [sp, #4]
 8008e4e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008e50:	9300      	str	r3, [sp, #0]
 8008e52:	4a8e      	ldr	r2, [pc, #568]	@ (800908c <_strtod_l+0x28c>)
 8008e54:	9805      	ldr	r0, [sp, #20]
 8008e56:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008e58:	a919      	add	r1, sp, #100	@ 0x64
 8008e5a:	f001 f929 	bl	800a0b0 <__gethex>
 8008e5e:	f010 060f 	ands.w	r6, r0, #15
 8008e62:	4604      	mov	r4, r0
 8008e64:	d005      	beq.n	8008e72 <_strtod_l+0x72>
 8008e66:	2e06      	cmp	r6, #6
 8008e68:	d128      	bne.n	8008ebc <_strtod_l+0xbc>
 8008e6a:	3501      	adds	r5, #1
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008e70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	f040 858e 	bne.w	8009996 <_strtod_l+0xb96>
 8008e7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e7c:	b1cb      	cbz	r3, 8008eb2 <_strtod_l+0xb2>
 8008e7e:	4652      	mov	r2, sl
 8008e80:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008e84:	ec43 2b10 	vmov	d0, r2, r3
 8008e88:	b01f      	add	sp, #124	@ 0x7c
 8008e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e8e:	2920      	cmp	r1, #32
 8008e90:	d1ce      	bne.n	8008e30 <_strtod_l+0x30>
 8008e92:	3201      	adds	r2, #1
 8008e94:	e7c1      	b.n	8008e1a <_strtod_l+0x1a>
 8008e96:	292d      	cmp	r1, #45	@ 0x2d
 8008e98:	d1ca      	bne.n	8008e30 <_strtod_l+0x30>
 8008e9a:	2101      	movs	r1, #1
 8008e9c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008e9e:	1c51      	adds	r1, r2, #1
 8008ea0:	9119      	str	r1, [sp, #100]	@ 0x64
 8008ea2:	7852      	ldrb	r2, [r2, #1]
 8008ea4:	2a00      	cmp	r2, #0
 8008ea6:	d1c5      	bne.n	8008e34 <_strtod_l+0x34>
 8008ea8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008eaa:	9419      	str	r4, [sp, #100]	@ 0x64
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	f040 8570 	bne.w	8009992 <_strtod_l+0xb92>
 8008eb2:	4652      	mov	r2, sl
 8008eb4:	465b      	mov	r3, fp
 8008eb6:	e7e5      	b.n	8008e84 <_strtod_l+0x84>
 8008eb8:	2100      	movs	r1, #0
 8008eba:	e7ef      	b.n	8008e9c <_strtod_l+0x9c>
 8008ebc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008ebe:	b13a      	cbz	r2, 8008ed0 <_strtod_l+0xd0>
 8008ec0:	2135      	movs	r1, #53	@ 0x35
 8008ec2:	a81c      	add	r0, sp, #112	@ 0x70
 8008ec4:	f002 f8f4 	bl	800b0b0 <__copybits>
 8008ec8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008eca:	9805      	ldr	r0, [sp, #20]
 8008ecc:	f001 fcc2 	bl	800a854 <_Bfree>
 8008ed0:	3e01      	subs	r6, #1
 8008ed2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008ed4:	2e04      	cmp	r6, #4
 8008ed6:	d806      	bhi.n	8008ee6 <_strtod_l+0xe6>
 8008ed8:	e8df f006 	tbb	[pc, r6]
 8008edc:	201d0314 	.word	0x201d0314
 8008ee0:	14          	.byte	0x14
 8008ee1:	00          	.byte	0x00
 8008ee2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008ee6:	05e1      	lsls	r1, r4, #23
 8008ee8:	bf48      	it	mi
 8008eea:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008eee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008ef2:	0d1b      	lsrs	r3, r3, #20
 8008ef4:	051b      	lsls	r3, r3, #20
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1bb      	bne.n	8008e72 <_strtod_l+0x72>
 8008efa:	f000 ffdb 	bl	8009eb4 <__errno>
 8008efe:	2322      	movs	r3, #34	@ 0x22
 8008f00:	6003      	str	r3, [r0, #0]
 8008f02:	e7b6      	b.n	8008e72 <_strtod_l+0x72>
 8008f04:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008f08:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008f0c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008f10:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008f14:	e7e7      	b.n	8008ee6 <_strtod_l+0xe6>
 8008f16:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009094 <_strtod_l+0x294>
 8008f1a:	e7e4      	b.n	8008ee6 <_strtod_l+0xe6>
 8008f1c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008f20:	f04f 3aff 	mov.w	sl, #4294967295
 8008f24:	e7df      	b.n	8008ee6 <_strtod_l+0xe6>
 8008f26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f28:	1c5a      	adds	r2, r3, #1
 8008f2a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f2c:	785b      	ldrb	r3, [r3, #1]
 8008f2e:	2b30      	cmp	r3, #48	@ 0x30
 8008f30:	d0f9      	beq.n	8008f26 <_strtod_l+0x126>
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d09d      	beq.n	8008e72 <_strtod_l+0x72>
 8008f36:	2301      	movs	r3, #1
 8008f38:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f3c:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f3e:	2300      	movs	r3, #0
 8008f40:	9308      	str	r3, [sp, #32]
 8008f42:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f44:	461f      	mov	r7, r3
 8008f46:	220a      	movs	r2, #10
 8008f48:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008f4a:	7805      	ldrb	r5, [r0, #0]
 8008f4c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008f50:	b2d9      	uxtb	r1, r3
 8008f52:	2909      	cmp	r1, #9
 8008f54:	d928      	bls.n	8008fa8 <_strtod_l+0x1a8>
 8008f56:	494e      	ldr	r1, [pc, #312]	@ (8009090 <_strtod_l+0x290>)
 8008f58:	2201      	movs	r2, #1
 8008f5a:	f000 ff53 	bl	8009e04 <strncmp>
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	d032      	beq.n	8008fc8 <_strtod_l+0x1c8>
 8008f62:	2000      	movs	r0, #0
 8008f64:	462a      	mov	r2, r5
 8008f66:	4681      	mov	r9, r0
 8008f68:	463d      	mov	r5, r7
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2a65      	cmp	r2, #101	@ 0x65
 8008f6e:	d001      	beq.n	8008f74 <_strtod_l+0x174>
 8008f70:	2a45      	cmp	r2, #69	@ 0x45
 8008f72:	d114      	bne.n	8008f9e <_strtod_l+0x19e>
 8008f74:	b91d      	cbnz	r5, 8008f7e <_strtod_l+0x17e>
 8008f76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f78:	4302      	orrs	r2, r0
 8008f7a:	d095      	beq.n	8008ea8 <_strtod_l+0xa8>
 8008f7c:	2500      	movs	r5, #0
 8008f7e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008f80:	1c62      	adds	r2, r4, #1
 8008f82:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f84:	7862      	ldrb	r2, [r4, #1]
 8008f86:	2a2b      	cmp	r2, #43	@ 0x2b
 8008f88:	d077      	beq.n	800907a <_strtod_l+0x27a>
 8008f8a:	2a2d      	cmp	r2, #45	@ 0x2d
 8008f8c:	d07b      	beq.n	8009086 <_strtod_l+0x286>
 8008f8e:	f04f 0c00 	mov.w	ip, #0
 8008f92:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008f96:	2909      	cmp	r1, #9
 8008f98:	f240 8082 	bls.w	80090a0 <_strtod_l+0x2a0>
 8008f9c:	9419      	str	r4, [sp, #100]	@ 0x64
 8008f9e:	f04f 0800 	mov.w	r8, #0
 8008fa2:	e0a2      	b.n	80090ea <_strtod_l+0x2ea>
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	e7c7      	b.n	8008f38 <_strtod_l+0x138>
 8008fa8:	2f08      	cmp	r7, #8
 8008faa:	bfd5      	itete	le
 8008fac:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008fae:	9908      	ldrgt	r1, [sp, #32]
 8008fb0:	fb02 3301 	mlale	r3, r2, r1, r3
 8008fb4:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008fb8:	f100 0001 	add.w	r0, r0, #1
 8008fbc:	bfd4      	ite	le
 8008fbe:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008fc0:	9308      	strgt	r3, [sp, #32]
 8008fc2:	3701      	adds	r7, #1
 8008fc4:	9019      	str	r0, [sp, #100]	@ 0x64
 8008fc6:	e7bf      	b.n	8008f48 <_strtod_l+0x148>
 8008fc8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fca:	1c5a      	adds	r2, r3, #1
 8008fcc:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fce:	785a      	ldrb	r2, [r3, #1]
 8008fd0:	b37f      	cbz	r7, 8009032 <_strtod_l+0x232>
 8008fd2:	4681      	mov	r9, r0
 8008fd4:	463d      	mov	r5, r7
 8008fd6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008fda:	2b09      	cmp	r3, #9
 8008fdc:	d912      	bls.n	8009004 <_strtod_l+0x204>
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e7c4      	b.n	8008f6c <_strtod_l+0x16c>
 8008fe2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fe4:	1c5a      	adds	r2, r3, #1
 8008fe6:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fe8:	785a      	ldrb	r2, [r3, #1]
 8008fea:	3001      	adds	r0, #1
 8008fec:	2a30      	cmp	r2, #48	@ 0x30
 8008fee:	d0f8      	beq.n	8008fe2 <_strtod_l+0x1e2>
 8008ff0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008ff4:	2b08      	cmp	r3, #8
 8008ff6:	f200 84d3 	bhi.w	80099a0 <_strtod_l+0xba0>
 8008ffa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ffc:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ffe:	4681      	mov	r9, r0
 8009000:	2000      	movs	r0, #0
 8009002:	4605      	mov	r5, r0
 8009004:	3a30      	subs	r2, #48	@ 0x30
 8009006:	f100 0301 	add.w	r3, r0, #1
 800900a:	d02a      	beq.n	8009062 <_strtod_l+0x262>
 800900c:	4499      	add	r9, r3
 800900e:	eb00 0c05 	add.w	ip, r0, r5
 8009012:	462b      	mov	r3, r5
 8009014:	210a      	movs	r1, #10
 8009016:	4563      	cmp	r3, ip
 8009018:	d10d      	bne.n	8009036 <_strtod_l+0x236>
 800901a:	1c69      	adds	r1, r5, #1
 800901c:	4401      	add	r1, r0
 800901e:	4428      	add	r0, r5
 8009020:	2808      	cmp	r0, #8
 8009022:	dc16      	bgt.n	8009052 <_strtod_l+0x252>
 8009024:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009026:	230a      	movs	r3, #10
 8009028:	fb03 2300 	mla	r3, r3, r0, r2
 800902c:	930a      	str	r3, [sp, #40]	@ 0x28
 800902e:	2300      	movs	r3, #0
 8009030:	e018      	b.n	8009064 <_strtod_l+0x264>
 8009032:	4638      	mov	r0, r7
 8009034:	e7da      	b.n	8008fec <_strtod_l+0x1ec>
 8009036:	2b08      	cmp	r3, #8
 8009038:	f103 0301 	add.w	r3, r3, #1
 800903c:	dc03      	bgt.n	8009046 <_strtod_l+0x246>
 800903e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009040:	434e      	muls	r6, r1
 8009042:	960a      	str	r6, [sp, #40]	@ 0x28
 8009044:	e7e7      	b.n	8009016 <_strtod_l+0x216>
 8009046:	2b10      	cmp	r3, #16
 8009048:	bfde      	ittt	le
 800904a:	9e08      	ldrle	r6, [sp, #32]
 800904c:	434e      	mulle	r6, r1
 800904e:	9608      	strle	r6, [sp, #32]
 8009050:	e7e1      	b.n	8009016 <_strtod_l+0x216>
 8009052:	280f      	cmp	r0, #15
 8009054:	dceb      	bgt.n	800902e <_strtod_l+0x22e>
 8009056:	9808      	ldr	r0, [sp, #32]
 8009058:	230a      	movs	r3, #10
 800905a:	fb03 2300 	mla	r3, r3, r0, r2
 800905e:	9308      	str	r3, [sp, #32]
 8009060:	e7e5      	b.n	800902e <_strtod_l+0x22e>
 8009062:	4629      	mov	r1, r5
 8009064:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009066:	1c50      	adds	r0, r2, #1
 8009068:	9019      	str	r0, [sp, #100]	@ 0x64
 800906a:	7852      	ldrb	r2, [r2, #1]
 800906c:	4618      	mov	r0, r3
 800906e:	460d      	mov	r5, r1
 8009070:	e7b1      	b.n	8008fd6 <_strtod_l+0x1d6>
 8009072:	f04f 0900 	mov.w	r9, #0
 8009076:	2301      	movs	r3, #1
 8009078:	e77d      	b.n	8008f76 <_strtod_l+0x176>
 800907a:	f04f 0c00 	mov.w	ip, #0
 800907e:	1ca2      	adds	r2, r4, #2
 8009080:	9219      	str	r2, [sp, #100]	@ 0x64
 8009082:	78a2      	ldrb	r2, [r4, #2]
 8009084:	e785      	b.n	8008f92 <_strtod_l+0x192>
 8009086:	f04f 0c01 	mov.w	ip, #1
 800908a:	e7f8      	b.n	800907e <_strtod_l+0x27e>
 800908c:	0800d7ac 	.word	0x0800d7ac
 8009090:	0800d788 	.word	0x0800d788
 8009094:	7ff00000 	.word	0x7ff00000
 8009098:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800909a:	1c51      	adds	r1, r2, #1
 800909c:	9119      	str	r1, [sp, #100]	@ 0x64
 800909e:	7852      	ldrb	r2, [r2, #1]
 80090a0:	2a30      	cmp	r2, #48	@ 0x30
 80090a2:	d0f9      	beq.n	8009098 <_strtod_l+0x298>
 80090a4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80090a8:	2908      	cmp	r1, #8
 80090aa:	f63f af78 	bhi.w	8008f9e <_strtod_l+0x19e>
 80090ae:	3a30      	subs	r2, #48	@ 0x30
 80090b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80090b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80090b4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80090b6:	f04f 080a 	mov.w	r8, #10
 80090ba:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80090bc:	1c56      	adds	r6, r2, #1
 80090be:	9619      	str	r6, [sp, #100]	@ 0x64
 80090c0:	7852      	ldrb	r2, [r2, #1]
 80090c2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80090c6:	f1be 0f09 	cmp.w	lr, #9
 80090ca:	d939      	bls.n	8009140 <_strtod_l+0x340>
 80090cc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80090ce:	1a76      	subs	r6, r6, r1
 80090d0:	2e08      	cmp	r6, #8
 80090d2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80090d6:	dc03      	bgt.n	80090e0 <_strtod_l+0x2e0>
 80090d8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80090da:	4588      	cmp	r8, r1
 80090dc:	bfa8      	it	ge
 80090de:	4688      	movge	r8, r1
 80090e0:	f1bc 0f00 	cmp.w	ip, #0
 80090e4:	d001      	beq.n	80090ea <_strtod_l+0x2ea>
 80090e6:	f1c8 0800 	rsb	r8, r8, #0
 80090ea:	2d00      	cmp	r5, #0
 80090ec:	d14e      	bne.n	800918c <_strtod_l+0x38c>
 80090ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80090f0:	4308      	orrs	r0, r1
 80090f2:	f47f aebe 	bne.w	8008e72 <_strtod_l+0x72>
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	f47f aed6 	bne.w	8008ea8 <_strtod_l+0xa8>
 80090fc:	2a69      	cmp	r2, #105	@ 0x69
 80090fe:	d028      	beq.n	8009152 <_strtod_l+0x352>
 8009100:	dc25      	bgt.n	800914e <_strtod_l+0x34e>
 8009102:	2a49      	cmp	r2, #73	@ 0x49
 8009104:	d025      	beq.n	8009152 <_strtod_l+0x352>
 8009106:	2a4e      	cmp	r2, #78	@ 0x4e
 8009108:	f47f aece 	bne.w	8008ea8 <_strtod_l+0xa8>
 800910c:	499b      	ldr	r1, [pc, #620]	@ (800937c <_strtod_l+0x57c>)
 800910e:	a819      	add	r0, sp, #100	@ 0x64
 8009110:	f001 f9f0 	bl	800a4f4 <__match>
 8009114:	2800      	cmp	r0, #0
 8009116:	f43f aec7 	beq.w	8008ea8 <_strtod_l+0xa8>
 800911a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800911c:	781b      	ldrb	r3, [r3, #0]
 800911e:	2b28      	cmp	r3, #40	@ 0x28
 8009120:	d12e      	bne.n	8009180 <_strtod_l+0x380>
 8009122:	4997      	ldr	r1, [pc, #604]	@ (8009380 <_strtod_l+0x580>)
 8009124:	aa1c      	add	r2, sp, #112	@ 0x70
 8009126:	a819      	add	r0, sp, #100	@ 0x64
 8009128:	f001 f9f8 	bl	800a51c <__hexnan>
 800912c:	2805      	cmp	r0, #5
 800912e:	d127      	bne.n	8009180 <_strtod_l+0x380>
 8009130:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009132:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009136:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800913a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800913e:	e698      	b.n	8008e72 <_strtod_l+0x72>
 8009140:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009142:	fb08 2101 	mla	r1, r8, r1, r2
 8009146:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800914a:	920e      	str	r2, [sp, #56]	@ 0x38
 800914c:	e7b5      	b.n	80090ba <_strtod_l+0x2ba>
 800914e:	2a6e      	cmp	r2, #110	@ 0x6e
 8009150:	e7da      	b.n	8009108 <_strtod_l+0x308>
 8009152:	498c      	ldr	r1, [pc, #560]	@ (8009384 <_strtod_l+0x584>)
 8009154:	a819      	add	r0, sp, #100	@ 0x64
 8009156:	f001 f9cd 	bl	800a4f4 <__match>
 800915a:	2800      	cmp	r0, #0
 800915c:	f43f aea4 	beq.w	8008ea8 <_strtod_l+0xa8>
 8009160:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009162:	4989      	ldr	r1, [pc, #548]	@ (8009388 <_strtod_l+0x588>)
 8009164:	3b01      	subs	r3, #1
 8009166:	a819      	add	r0, sp, #100	@ 0x64
 8009168:	9319      	str	r3, [sp, #100]	@ 0x64
 800916a:	f001 f9c3 	bl	800a4f4 <__match>
 800916e:	b910      	cbnz	r0, 8009176 <_strtod_l+0x376>
 8009170:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009172:	3301      	adds	r3, #1
 8009174:	9319      	str	r3, [sp, #100]	@ 0x64
 8009176:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009398 <_strtod_l+0x598>
 800917a:	f04f 0a00 	mov.w	sl, #0
 800917e:	e678      	b.n	8008e72 <_strtod_l+0x72>
 8009180:	4882      	ldr	r0, [pc, #520]	@ (800938c <_strtod_l+0x58c>)
 8009182:	f000 fed5 	bl	8009f30 <nan>
 8009186:	ec5b ab10 	vmov	sl, fp, d0
 800918a:	e672      	b.n	8008e72 <_strtod_l+0x72>
 800918c:	eba8 0309 	sub.w	r3, r8, r9
 8009190:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009192:	9309      	str	r3, [sp, #36]	@ 0x24
 8009194:	2f00      	cmp	r7, #0
 8009196:	bf08      	it	eq
 8009198:	462f      	moveq	r7, r5
 800919a:	2d10      	cmp	r5, #16
 800919c:	462c      	mov	r4, r5
 800919e:	bfa8      	it	ge
 80091a0:	2410      	movge	r4, #16
 80091a2:	f7f7 f9af 	bl	8000504 <__aeabi_ui2d>
 80091a6:	2d09      	cmp	r5, #9
 80091a8:	4682      	mov	sl, r0
 80091aa:	468b      	mov	fp, r1
 80091ac:	dc13      	bgt.n	80091d6 <_strtod_l+0x3d6>
 80091ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	f43f ae5e 	beq.w	8008e72 <_strtod_l+0x72>
 80091b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091b8:	dd78      	ble.n	80092ac <_strtod_l+0x4ac>
 80091ba:	2b16      	cmp	r3, #22
 80091bc:	dc5f      	bgt.n	800927e <_strtod_l+0x47e>
 80091be:	4974      	ldr	r1, [pc, #464]	@ (8009390 <_strtod_l+0x590>)
 80091c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80091c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091c8:	4652      	mov	r2, sl
 80091ca:	465b      	mov	r3, fp
 80091cc:	f7f7 fa14 	bl	80005f8 <__aeabi_dmul>
 80091d0:	4682      	mov	sl, r0
 80091d2:	468b      	mov	fp, r1
 80091d4:	e64d      	b.n	8008e72 <_strtod_l+0x72>
 80091d6:	4b6e      	ldr	r3, [pc, #440]	@ (8009390 <_strtod_l+0x590>)
 80091d8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80091dc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80091e0:	f7f7 fa0a 	bl	80005f8 <__aeabi_dmul>
 80091e4:	4682      	mov	sl, r0
 80091e6:	9808      	ldr	r0, [sp, #32]
 80091e8:	468b      	mov	fp, r1
 80091ea:	f7f7 f98b 	bl	8000504 <__aeabi_ui2d>
 80091ee:	4602      	mov	r2, r0
 80091f0:	460b      	mov	r3, r1
 80091f2:	4650      	mov	r0, sl
 80091f4:	4659      	mov	r1, fp
 80091f6:	f7f7 f849 	bl	800028c <__adddf3>
 80091fa:	2d0f      	cmp	r5, #15
 80091fc:	4682      	mov	sl, r0
 80091fe:	468b      	mov	fp, r1
 8009200:	ddd5      	ble.n	80091ae <_strtod_l+0x3ae>
 8009202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009204:	1b2c      	subs	r4, r5, r4
 8009206:	441c      	add	r4, r3
 8009208:	2c00      	cmp	r4, #0
 800920a:	f340 8096 	ble.w	800933a <_strtod_l+0x53a>
 800920e:	f014 030f 	ands.w	r3, r4, #15
 8009212:	d00a      	beq.n	800922a <_strtod_l+0x42a>
 8009214:	495e      	ldr	r1, [pc, #376]	@ (8009390 <_strtod_l+0x590>)
 8009216:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800921a:	4652      	mov	r2, sl
 800921c:	465b      	mov	r3, fp
 800921e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009222:	f7f7 f9e9 	bl	80005f8 <__aeabi_dmul>
 8009226:	4682      	mov	sl, r0
 8009228:	468b      	mov	fp, r1
 800922a:	f034 040f 	bics.w	r4, r4, #15
 800922e:	d073      	beq.n	8009318 <_strtod_l+0x518>
 8009230:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009234:	dd48      	ble.n	80092c8 <_strtod_l+0x4c8>
 8009236:	2400      	movs	r4, #0
 8009238:	46a0      	mov	r8, r4
 800923a:	940a      	str	r4, [sp, #40]	@ 0x28
 800923c:	46a1      	mov	r9, r4
 800923e:	9a05      	ldr	r2, [sp, #20]
 8009240:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009398 <_strtod_l+0x598>
 8009244:	2322      	movs	r3, #34	@ 0x22
 8009246:	6013      	str	r3, [r2, #0]
 8009248:	f04f 0a00 	mov.w	sl, #0
 800924c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800924e:	2b00      	cmp	r3, #0
 8009250:	f43f ae0f 	beq.w	8008e72 <_strtod_l+0x72>
 8009254:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009256:	9805      	ldr	r0, [sp, #20]
 8009258:	f001 fafc 	bl	800a854 <_Bfree>
 800925c:	9805      	ldr	r0, [sp, #20]
 800925e:	4649      	mov	r1, r9
 8009260:	f001 faf8 	bl	800a854 <_Bfree>
 8009264:	9805      	ldr	r0, [sp, #20]
 8009266:	4641      	mov	r1, r8
 8009268:	f001 faf4 	bl	800a854 <_Bfree>
 800926c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800926e:	9805      	ldr	r0, [sp, #20]
 8009270:	f001 faf0 	bl	800a854 <_Bfree>
 8009274:	9805      	ldr	r0, [sp, #20]
 8009276:	4621      	mov	r1, r4
 8009278:	f001 faec 	bl	800a854 <_Bfree>
 800927c:	e5f9      	b.n	8008e72 <_strtod_l+0x72>
 800927e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009280:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009284:	4293      	cmp	r3, r2
 8009286:	dbbc      	blt.n	8009202 <_strtod_l+0x402>
 8009288:	4c41      	ldr	r4, [pc, #260]	@ (8009390 <_strtod_l+0x590>)
 800928a:	f1c5 050f 	rsb	r5, r5, #15
 800928e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009292:	4652      	mov	r2, sl
 8009294:	465b      	mov	r3, fp
 8009296:	e9d1 0100 	ldrd	r0, r1, [r1]
 800929a:	f7f7 f9ad 	bl	80005f8 <__aeabi_dmul>
 800929e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092a0:	1b5d      	subs	r5, r3, r5
 80092a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80092a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80092aa:	e78f      	b.n	80091cc <_strtod_l+0x3cc>
 80092ac:	3316      	adds	r3, #22
 80092ae:	dba8      	blt.n	8009202 <_strtod_l+0x402>
 80092b0:	4b37      	ldr	r3, [pc, #220]	@ (8009390 <_strtod_l+0x590>)
 80092b2:	eba9 0808 	sub.w	r8, r9, r8
 80092b6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80092ba:	e9d8 2300 	ldrd	r2, r3, [r8]
 80092be:	4650      	mov	r0, sl
 80092c0:	4659      	mov	r1, fp
 80092c2:	f7f7 fac3 	bl	800084c <__aeabi_ddiv>
 80092c6:	e783      	b.n	80091d0 <_strtod_l+0x3d0>
 80092c8:	4b32      	ldr	r3, [pc, #200]	@ (8009394 <_strtod_l+0x594>)
 80092ca:	9308      	str	r3, [sp, #32]
 80092cc:	2300      	movs	r3, #0
 80092ce:	1124      	asrs	r4, r4, #4
 80092d0:	4650      	mov	r0, sl
 80092d2:	4659      	mov	r1, fp
 80092d4:	461e      	mov	r6, r3
 80092d6:	2c01      	cmp	r4, #1
 80092d8:	dc21      	bgt.n	800931e <_strtod_l+0x51e>
 80092da:	b10b      	cbz	r3, 80092e0 <_strtod_l+0x4e0>
 80092dc:	4682      	mov	sl, r0
 80092de:	468b      	mov	fp, r1
 80092e0:	492c      	ldr	r1, [pc, #176]	@ (8009394 <_strtod_l+0x594>)
 80092e2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80092e6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80092ea:	4652      	mov	r2, sl
 80092ec:	465b      	mov	r3, fp
 80092ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092f2:	f7f7 f981 	bl	80005f8 <__aeabi_dmul>
 80092f6:	4b28      	ldr	r3, [pc, #160]	@ (8009398 <_strtod_l+0x598>)
 80092f8:	460a      	mov	r2, r1
 80092fa:	400b      	ands	r3, r1
 80092fc:	4927      	ldr	r1, [pc, #156]	@ (800939c <_strtod_l+0x59c>)
 80092fe:	428b      	cmp	r3, r1
 8009300:	4682      	mov	sl, r0
 8009302:	d898      	bhi.n	8009236 <_strtod_l+0x436>
 8009304:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009308:	428b      	cmp	r3, r1
 800930a:	bf86      	itte	hi
 800930c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80093a0 <_strtod_l+0x5a0>
 8009310:	f04f 3aff 	movhi.w	sl, #4294967295
 8009314:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009318:	2300      	movs	r3, #0
 800931a:	9308      	str	r3, [sp, #32]
 800931c:	e07a      	b.n	8009414 <_strtod_l+0x614>
 800931e:	07e2      	lsls	r2, r4, #31
 8009320:	d505      	bpl.n	800932e <_strtod_l+0x52e>
 8009322:	9b08      	ldr	r3, [sp, #32]
 8009324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009328:	f7f7 f966 	bl	80005f8 <__aeabi_dmul>
 800932c:	2301      	movs	r3, #1
 800932e:	9a08      	ldr	r2, [sp, #32]
 8009330:	3208      	adds	r2, #8
 8009332:	3601      	adds	r6, #1
 8009334:	1064      	asrs	r4, r4, #1
 8009336:	9208      	str	r2, [sp, #32]
 8009338:	e7cd      	b.n	80092d6 <_strtod_l+0x4d6>
 800933a:	d0ed      	beq.n	8009318 <_strtod_l+0x518>
 800933c:	4264      	negs	r4, r4
 800933e:	f014 020f 	ands.w	r2, r4, #15
 8009342:	d00a      	beq.n	800935a <_strtod_l+0x55a>
 8009344:	4b12      	ldr	r3, [pc, #72]	@ (8009390 <_strtod_l+0x590>)
 8009346:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800934a:	4650      	mov	r0, sl
 800934c:	4659      	mov	r1, fp
 800934e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009352:	f7f7 fa7b 	bl	800084c <__aeabi_ddiv>
 8009356:	4682      	mov	sl, r0
 8009358:	468b      	mov	fp, r1
 800935a:	1124      	asrs	r4, r4, #4
 800935c:	d0dc      	beq.n	8009318 <_strtod_l+0x518>
 800935e:	2c1f      	cmp	r4, #31
 8009360:	dd20      	ble.n	80093a4 <_strtod_l+0x5a4>
 8009362:	2400      	movs	r4, #0
 8009364:	46a0      	mov	r8, r4
 8009366:	940a      	str	r4, [sp, #40]	@ 0x28
 8009368:	46a1      	mov	r9, r4
 800936a:	9a05      	ldr	r2, [sp, #20]
 800936c:	2322      	movs	r3, #34	@ 0x22
 800936e:	f04f 0a00 	mov.w	sl, #0
 8009372:	f04f 0b00 	mov.w	fp, #0
 8009376:	6013      	str	r3, [r2, #0]
 8009378:	e768      	b.n	800924c <_strtod_l+0x44c>
 800937a:	bf00      	nop
 800937c:	0800d793 	.word	0x0800d793
 8009380:	0800d798 	.word	0x0800d798
 8009384:	0800d78a 	.word	0x0800d78a
 8009388:	0800d78d 	.word	0x0800d78d
 800938c:	0800db3f 	.word	0x0800db3f
 8009390:	0800d908 	.word	0x0800d908
 8009394:	0800d8e0 	.word	0x0800d8e0
 8009398:	7ff00000 	.word	0x7ff00000
 800939c:	7ca00000 	.word	0x7ca00000
 80093a0:	7fefffff 	.word	0x7fefffff
 80093a4:	f014 0310 	ands.w	r3, r4, #16
 80093a8:	bf18      	it	ne
 80093aa:	236a      	movne	r3, #106	@ 0x6a
 80093ac:	4ea9      	ldr	r6, [pc, #676]	@ (8009654 <_strtod_l+0x854>)
 80093ae:	9308      	str	r3, [sp, #32]
 80093b0:	4650      	mov	r0, sl
 80093b2:	4659      	mov	r1, fp
 80093b4:	2300      	movs	r3, #0
 80093b6:	07e2      	lsls	r2, r4, #31
 80093b8:	d504      	bpl.n	80093c4 <_strtod_l+0x5c4>
 80093ba:	e9d6 2300 	ldrd	r2, r3, [r6]
 80093be:	f7f7 f91b 	bl	80005f8 <__aeabi_dmul>
 80093c2:	2301      	movs	r3, #1
 80093c4:	1064      	asrs	r4, r4, #1
 80093c6:	f106 0608 	add.w	r6, r6, #8
 80093ca:	d1f4      	bne.n	80093b6 <_strtod_l+0x5b6>
 80093cc:	b10b      	cbz	r3, 80093d2 <_strtod_l+0x5d2>
 80093ce:	4682      	mov	sl, r0
 80093d0:	468b      	mov	fp, r1
 80093d2:	9b08      	ldr	r3, [sp, #32]
 80093d4:	b1b3      	cbz	r3, 8009404 <_strtod_l+0x604>
 80093d6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80093da:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80093de:	2b00      	cmp	r3, #0
 80093e0:	4659      	mov	r1, fp
 80093e2:	dd0f      	ble.n	8009404 <_strtod_l+0x604>
 80093e4:	2b1f      	cmp	r3, #31
 80093e6:	dd55      	ble.n	8009494 <_strtod_l+0x694>
 80093e8:	2b34      	cmp	r3, #52	@ 0x34
 80093ea:	bfde      	ittt	le
 80093ec:	f04f 33ff 	movle.w	r3, #4294967295
 80093f0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80093f4:	4093      	lslle	r3, r2
 80093f6:	f04f 0a00 	mov.w	sl, #0
 80093fa:	bfcc      	ite	gt
 80093fc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009400:	ea03 0b01 	andle.w	fp, r3, r1
 8009404:	2200      	movs	r2, #0
 8009406:	2300      	movs	r3, #0
 8009408:	4650      	mov	r0, sl
 800940a:	4659      	mov	r1, fp
 800940c:	f7f7 fb5c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009410:	2800      	cmp	r0, #0
 8009412:	d1a6      	bne.n	8009362 <_strtod_l+0x562>
 8009414:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009416:	9300      	str	r3, [sp, #0]
 8009418:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800941a:	9805      	ldr	r0, [sp, #20]
 800941c:	462b      	mov	r3, r5
 800941e:	463a      	mov	r2, r7
 8009420:	f001 fa80 	bl	800a924 <__s2b>
 8009424:	900a      	str	r0, [sp, #40]	@ 0x28
 8009426:	2800      	cmp	r0, #0
 8009428:	f43f af05 	beq.w	8009236 <_strtod_l+0x436>
 800942c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800942e:	2a00      	cmp	r2, #0
 8009430:	eba9 0308 	sub.w	r3, r9, r8
 8009434:	bfa8      	it	ge
 8009436:	2300      	movge	r3, #0
 8009438:	9312      	str	r3, [sp, #72]	@ 0x48
 800943a:	2400      	movs	r4, #0
 800943c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009440:	9316      	str	r3, [sp, #88]	@ 0x58
 8009442:	46a0      	mov	r8, r4
 8009444:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009446:	9805      	ldr	r0, [sp, #20]
 8009448:	6859      	ldr	r1, [r3, #4]
 800944a:	f001 f9c3 	bl	800a7d4 <_Balloc>
 800944e:	4681      	mov	r9, r0
 8009450:	2800      	cmp	r0, #0
 8009452:	f43f aef4 	beq.w	800923e <_strtod_l+0x43e>
 8009456:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009458:	691a      	ldr	r2, [r3, #16]
 800945a:	3202      	adds	r2, #2
 800945c:	f103 010c 	add.w	r1, r3, #12
 8009460:	0092      	lsls	r2, r2, #2
 8009462:	300c      	adds	r0, #12
 8009464:	f000 fd53 	bl	8009f0e <memcpy>
 8009468:	ec4b ab10 	vmov	d0, sl, fp
 800946c:	9805      	ldr	r0, [sp, #20]
 800946e:	aa1c      	add	r2, sp, #112	@ 0x70
 8009470:	a91b      	add	r1, sp, #108	@ 0x6c
 8009472:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009476:	f001 fd91 	bl	800af9c <__d2b>
 800947a:	901a      	str	r0, [sp, #104]	@ 0x68
 800947c:	2800      	cmp	r0, #0
 800947e:	f43f aede 	beq.w	800923e <_strtod_l+0x43e>
 8009482:	9805      	ldr	r0, [sp, #20]
 8009484:	2101      	movs	r1, #1
 8009486:	f001 fae3 	bl	800aa50 <__i2b>
 800948a:	4680      	mov	r8, r0
 800948c:	b948      	cbnz	r0, 80094a2 <_strtod_l+0x6a2>
 800948e:	f04f 0800 	mov.w	r8, #0
 8009492:	e6d4      	b.n	800923e <_strtod_l+0x43e>
 8009494:	f04f 32ff 	mov.w	r2, #4294967295
 8009498:	fa02 f303 	lsl.w	r3, r2, r3
 800949c:	ea03 0a0a 	and.w	sl, r3, sl
 80094a0:	e7b0      	b.n	8009404 <_strtod_l+0x604>
 80094a2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80094a4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80094a6:	2d00      	cmp	r5, #0
 80094a8:	bfab      	itete	ge
 80094aa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80094ac:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80094ae:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80094b0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80094b2:	bfac      	ite	ge
 80094b4:	18ef      	addge	r7, r5, r3
 80094b6:	1b5e      	sublt	r6, r3, r5
 80094b8:	9b08      	ldr	r3, [sp, #32]
 80094ba:	1aed      	subs	r5, r5, r3
 80094bc:	4415      	add	r5, r2
 80094be:	4b66      	ldr	r3, [pc, #408]	@ (8009658 <_strtod_l+0x858>)
 80094c0:	3d01      	subs	r5, #1
 80094c2:	429d      	cmp	r5, r3
 80094c4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80094c8:	da50      	bge.n	800956c <_strtod_l+0x76c>
 80094ca:	1b5b      	subs	r3, r3, r5
 80094cc:	2b1f      	cmp	r3, #31
 80094ce:	eba2 0203 	sub.w	r2, r2, r3
 80094d2:	f04f 0101 	mov.w	r1, #1
 80094d6:	dc3d      	bgt.n	8009554 <_strtod_l+0x754>
 80094d8:	fa01 f303 	lsl.w	r3, r1, r3
 80094dc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80094de:	2300      	movs	r3, #0
 80094e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80094e2:	18bd      	adds	r5, r7, r2
 80094e4:	9b08      	ldr	r3, [sp, #32]
 80094e6:	42af      	cmp	r7, r5
 80094e8:	4416      	add	r6, r2
 80094ea:	441e      	add	r6, r3
 80094ec:	463b      	mov	r3, r7
 80094ee:	bfa8      	it	ge
 80094f0:	462b      	movge	r3, r5
 80094f2:	42b3      	cmp	r3, r6
 80094f4:	bfa8      	it	ge
 80094f6:	4633      	movge	r3, r6
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	bfc2      	ittt	gt
 80094fc:	1aed      	subgt	r5, r5, r3
 80094fe:	1af6      	subgt	r6, r6, r3
 8009500:	1aff      	subgt	r7, r7, r3
 8009502:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009504:	2b00      	cmp	r3, #0
 8009506:	dd16      	ble.n	8009536 <_strtod_l+0x736>
 8009508:	4641      	mov	r1, r8
 800950a:	9805      	ldr	r0, [sp, #20]
 800950c:	461a      	mov	r2, r3
 800950e:	f001 fb5f 	bl	800abd0 <__pow5mult>
 8009512:	4680      	mov	r8, r0
 8009514:	2800      	cmp	r0, #0
 8009516:	d0ba      	beq.n	800948e <_strtod_l+0x68e>
 8009518:	4601      	mov	r1, r0
 800951a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800951c:	9805      	ldr	r0, [sp, #20]
 800951e:	f001 faad 	bl	800aa7c <__multiply>
 8009522:	900e      	str	r0, [sp, #56]	@ 0x38
 8009524:	2800      	cmp	r0, #0
 8009526:	f43f ae8a 	beq.w	800923e <_strtod_l+0x43e>
 800952a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800952c:	9805      	ldr	r0, [sp, #20]
 800952e:	f001 f991 	bl	800a854 <_Bfree>
 8009532:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009534:	931a      	str	r3, [sp, #104]	@ 0x68
 8009536:	2d00      	cmp	r5, #0
 8009538:	dc1d      	bgt.n	8009576 <_strtod_l+0x776>
 800953a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800953c:	2b00      	cmp	r3, #0
 800953e:	dd23      	ble.n	8009588 <_strtod_l+0x788>
 8009540:	4649      	mov	r1, r9
 8009542:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009544:	9805      	ldr	r0, [sp, #20]
 8009546:	f001 fb43 	bl	800abd0 <__pow5mult>
 800954a:	4681      	mov	r9, r0
 800954c:	b9e0      	cbnz	r0, 8009588 <_strtod_l+0x788>
 800954e:	f04f 0900 	mov.w	r9, #0
 8009552:	e674      	b.n	800923e <_strtod_l+0x43e>
 8009554:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009558:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800955c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009560:	35e2      	adds	r5, #226	@ 0xe2
 8009562:	fa01 f305 	lsl.w	r3, r1, r5
 8009566:	9310      	str	r3, [sp, #64]	@ 0x40
 8009568:	9113      	str	r1, [sp, #76]	@ 0x4c
 800956a:	e7ba      	b.n	80094e2 <_strtod_l+0x6e2>
 800956c:	2300      	movs	r3, #0
 800956e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009570:	2301      	movs	r3, #1
 8009572:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009574:	e7b5      	b.n	80094e2 <_strtod_l+0x6e2>
 8009576:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009578:	9805      	ldr	r0, [sp, #20]
 800957a:	462a      	mov	r2, r5
 800957c:	f001 fb82 	bl	800ac84 <__lshift>
 8009580:	901a      	str	r0, [sp, #104]	@ 0x68
 8009582:	2800      	cmp	r0, #0
 8009584:	d1d9      	bne.n	800953a <_strtod_l+0x73a>
 8009586:	e65a      	b.n	800923e <_strtod_l+0x43e>
 8009588:	2e00      	cmp	r6, #0
 800958a:	dd07      	ble.n	800959c <_strtod_l+0x79c>
 800958c:	4649      	mov	r1, r9
 800958e:	9805      	ldr	r0, [sp, #20]
 8009590:	4632      	mov	r2, r6
 8009592:	f001 fb77 	bl	800ac84 <__lshift>
 8009596:	4681      	mov	r9, r0
 8009598:	2800      	cmp	r0, #0
 800959a:	d0d8      	beq.n	800954e <_strtod_l+0x74e>
 800959c:	2f00      	cmp	r7, #0
 800959e:	dd08      	ble.n	80095b2 <_strtod_l+0x7b2>
 80095a0:	4641      	mov	r1, r8
 80095a2:	9805      	ldr	r0, [sp, #20]
 80095a4:	463a      	mov	r2, r7
 80095a6:	f001 fb6d 	bl	800ac84 <__lshift>
 80095aa:	4680      	mov	r8, r0
 80095ac:	2800      	cmp	r0, #0
 80095ae:	f43f ae46 	beq.w	800923e <_strtod_l+0x43e>
 80095b2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095b4:	9805      	ldr	r0, [sp, #20]
 80095b6:	464a      	mov	r2, r9
 80095b8:	f001 fbec 	bl	800ad94 <__mdiff>
 80095bc:	4604      	mov	r4, r0
 80095be:	2800      	cmp	r0, #0
 80095c0:	f43f ae3d 	beq.w	800923e <_strtod_l+0x43e>
 80095c4:	68c3      	ldr	r3, [r0, #12]
 80095c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80095c8:	2300      	movs	r3, #0
 80095ca:	60c3      	str	r3, [r0, #12]
 80095cc:	4641      	mov	r1, r8
 80095ce:	f001 fbc5 	bl	800ad5c <__mcmp>
 80095d2:	2800      	cmp	r0, #0
 80095d4:	da46      	bge.n	8009664 <_strtod_l+0x864>
 80095d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095d8:	ea53 030a 	orrs.w	r3, r3, sl
 80095dc:	d16c      	bne.n	80096b8 <_strtod_l+0x8b8>
 80095de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d168      	bne.n	80096b8 <_strtod_l+0x8b8>
 80095e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80095ea:	0d1b      	lsrs	r3, r3, #20
 80095ec:	051b      	lsls	r3, r3, #20
 80095ee:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80095f2:	d961      	bls.n	80096b8 <_strtod_l+0x8b8>
 80095f4:	6963      	ldr	r3, [r4, #20]
 80095f6:	b913      	cbnz	r3, 80095fe <_strtod_l+0x7fe>
 80095f8:	6923      	ldr	r3, [r4, #16]
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	dd5c      	ble.n	80096b8 <_strtod_l+0x8b8>
 80095fe:	4621      	mov	r1, r4
 8009600:	2201      	movs	r2, #1
 8009602:	9805      	ldr	r0, [sp, #20]
 8009604:	f001 fb3e 	bl	800ac84 <__lshift>
 8009608:	4641      	mov	r1, r8
 800960a:	4604      	mov	r4, r0
 800960c:	f001 fba6 	bl	800ad5c <__mcmp>
 8009610:	2800      	cmp	r0, #0
 8009612:	dd51      	ble.n	80096b8 <_strtod_l+0x8b8>
 8009614:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009618:	9a08      	ldr	r2, [sp, #32]
 800961a:	0d1b      	lsrs	r3, r3, #20
 800961c:	051b      	lsls	r3, r3, #20
 800961e:	2a00      	cmp	r2, #0
 8009620:	d06b      	beq.n	80096fa <_strtod_l+0x8fa>
 8009622:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009626:	d868      	bhi.n	80096fa <_strtod_l+0x8fa>
 8009628:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800962c:	f67f ae9d 	bls.w	800936a <_strtod_l+0x56a>
 8009630:	4b0a      	ldr	r3, [pc, #40]	@ (800965c <_strtod_l+0x85c>)
 8009632:	4650      	mov	r0, sl
 8009634:	4659      	mov	r1, fp
 8009636:	2200      	movs	r2, #0
 8009638:	f7f6 ffde 	bl	80005f8 <__aeabi_dmul>
 800963c:	4b08      	ldr	r3, [pc, #32]	@ (8009660 <_strtod_l+0x860>)
 800963e:	400b      	ands	r3, r1
 8009640:	4682      	mov	sl, r0
 8009642:	468b      	mov	fp, r1
 8009644:	2b00      	cmp	r3, #0
 8009646:	f47f ae05 	bne.w	8009254 <_strtod_l+0x454>
 800964a:	9a05      	ldr	r2, [sp, #20]
 800964c:	2322      	movs	r3, #34	@ 0x22
 800964e:	6013      	str	r3, [r2, #0]
 8009650:	e600      	b.n	8009254 <_strtod_l+0x454>
 8009652:	bf00      	nop
 8009654:	0800d7c0 	.word	0x0800d7c0
 8009658:	fffffc02 	.word	0xfffffc02
 800965c:	39500000 	.word	0x39500000
 8009660:	7ff00000 	.word	0x7ff00000
 8009664:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009668:	d165      	bne.n	8009736 <_strtod_l+0x936>
 800966a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800966c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009670:	b35a      	cbz	r2, 80096ca <_strtod_l+0x8ca>
 8009672:	4a9f      	ldr	r2, [pc, #636]	@ (80098f0 <_strtod_l+0xaf0>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d12b      	bne.n	80096d0 <_strtod_l+0x8d0>
 8009678:	9b08      	ldr	r3, [sp, #32]
 800967a:	4651      	mov	r1, sl
 800967c:	b303      	cbz	r3, 80096c0 <_strtod_l+0x8c0>
 800967e:	4b9d      	ldr	r3, [pc, #628]	@ (80098f4 <_strtod_l+0xaf4>)
 8009680:	465a      	mov	r2, fp
 8009682:	4013      	ands	r3, r2
 8009684:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009688:	f04f 32ff 	mov.w	r2, #4294967295
 800968c:	d81b      	bhi.n	80096c6 <_strtod_l+0x8c6>
 800968e:	0d1b      	lsrs	r3, r3, #20
 8009690:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009694:	fa02 f303 	lsl.w	r3, r2, r3
 8009698:	4299      	cmp	r1, r3
 800969a:	d119      	bne.n	80096d0 <_strtod_l+0x8d0>
 800969c:	4b96      	ldr	r3, [pc, #600]	@ (80098f8 <_strtod_l+0xaf8>)
 800969e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d102      	bne.n	80096aa <_strtod_l+0x8aa>
 80096a4:	3101      	adds	r1, #1
 80096a6:	f43f adca 	beq.w	800923e <_strtod_l+0x43e>
 80096aa:	4b92      	ldr	r3, [pc, #584]	@ (80098f4 <_strtod_l+0xaf4>)
 80096ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096ae:	401a      	ands	r2, r3
 80096b0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80096b4:	f04f 0a00 	mov.w	sl, #0
 80096b8:	9b08      	ldr	r3, [sp, #32]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d1b8      	bne.n	8009630 <_strtod_l+0x830>
 80096be:	e5c9      	b.n	8009254 <_strtod_l+0x454>
 80096c0:	f04f 33ff 	mov.w	r3, #4294967295
 80096c4:	e7e8      	b.n	8009698 <_strtod_l+0x898>
 80096c6:	4613      	mov	r3, r2
 80096c8:	e7e6      	b.n	8009698 <_strtod_l+0x898>
 80096ca:	ea53 030a 	orrs.w	r3, r3, sl
 80096ce:	d0a1      	beq.n	8009614 <_strtod_l+0x814>
 80096d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80096d2:	b1db      	cbz	r3, 800970c <_strtod_l+0x90c>
 80096d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096d6:	4213      	tst	r3, r2
 80096d8:	d0ee      	beq.n	80096b8 <_strtod_l+0x8b8>
 80096da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096dc:	9a08      	ldr	r2, [sp, #32]
 80096de:	4650      	mov	r0, sl
 80096e0:	4659      	mov	r1, fp
 80096e2:	b1bb      	cbz	r3, 8009714 <_strtod_l+0x914>
 80096e4:	f7ff fb6b 	bl	8008dbe <sulp>
 80096e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80096ec:	ec53 2b10 	vmov	r2, r3, d0
 80096f0:	f7f6 fdcc 	bl	800028c <__adddf3>
 80096f4:	4682      	mov	sl, r0
 80096f6:	468b      	mov	fp, r1
 80096f8:	e7de      	b.n	80096b8 <_strtod_l+0x8b8>
 80096fa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80096fe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009702:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009706:	f04f 3aff 	mov.w	sl, #4294967295
 800970a:	e7d5      	b.n	80096b8 <_strtod_l+0x8b8>
 800970c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800970e:	ea13 0f0a 	tst.w	r3, sl
 8009712:	e7e1      	b.n	80096d8 <_strtod_l+0x8d8>
 8009714:	f7ff fb53 	bl	8008dbe <sulp>
 8009718:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800971c:	ec53 2b10 	vmov	r2, r3, d0
 8009720:	f7f6 fdb2 	bl	8000288 <__aeabi_dsub>
 8009724:	2200      	movs	r2, #0
 8009726:	2300      	movs	r3, #0
 8009728:	4682      	mov	sl, r0
 800972a:	468b      	mov	fp, r1
 800972c:	f7f7 f9cc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009730:	2800      	cmp	r0, #0
 8009732:	d0c1      	beq.n	80096b8 <_strtod_l+0x8b8>
 8009734:	e619      	b.n	800936a <_strtod_l+0x56a>
 8009736:	4641      	mov	r1, r8
 8009738:	4620      	mov	r0, r4
 800973a:	f001 fc87 	bl	800b04c <__ratio>
 800973e:	ec57 6b10 	vmov	r6, r7, d0
 8009742:	2200      	movs	r2, #0
 8009744:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009748:	4630      	mov	r0, r6
 800974a:	4639      	mov	r1, r7
 800974c:	f7f7 f9d0 	bl	8000af0 <__aeabi_dcmple>
 8009750:	2800      	cmp	r0, #0
 8009752:	d06f      	beq.n	8009834 <_strtod_l+0xa34>
 8009754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009756:	2b00      	cmp	r3, #0
 8009758:	d17a      	bne.n	8009850 <_strtod_l+0xa50>
 800975a:	f1ba 0f00 	cmp.w	sl, #0
 800975e:	d158      	bne.n	8009812 <_strtod_l+0xa12>
 8009760:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009762:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009766:	2b00      	cmp	r3, #0
 8009768:	d15a      	bne.n	8009820 <_strtod_l+0xa20>
 800976a:	4b64      	ldr	r3, [pc, #400]	@ (80098fc <_strtod_l+0xafc>)
 800976c:	2200      	movs	r2, #0
 800976e:	4630      	mov	r0, r6
 8009770:	4639      	mov	r1, r7
 8009772:	f7f7 f9b3 	bl	8000adc <__aeabi_dcmplt>
 8009776:	2800      	cmp	r0, #0
 8009778:	d159      	bne.n	800982e <_strtod_l+0xa2e>
 800977a:	4630      	mov	r0, r6
 800977c:	4639      	mov	r1, r7
 800977e:	4b60      	ldr	r3, [pc, #384]	@ (8009900 <_strtod_l+0xb00>)
 8009780:	2200      	movs	r2, #0
 8009782:	f7f6 ff39 	bl	80005f8 <__aeabi_dmul>
 8009786:	4606      	mov	r6, r0
 8009788:	460f      	mov	r7, r1
 800978a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800978e:	9606      	str	r6, [sp, #24]
 8009790:	9307      	str	r3, [sp, #28]
 8009792:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009796:	4d57      	ldr	r5, [pc, #348]	@ (80098f4 <_strtod_l+0xaf4>)
 8009798:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800979c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800979e:	401d      	ands	r5, r3
 80097a0:	4b58      	ldr	r3, [pc, #352]	@ (8009904 <_strtod_l+0xb04>)
 80097a2:	429d      	cmp	r5, r3
 80097a4:	f040 80b2 	bne.w	800990c <_strtod_l+0xb0c>
 80097a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097aa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80097ae:	ec4b ab10 	vmov	d0, sl, fp
 80097b2:	f001 fb83 	bl	800aebc <__ulp>
 80097b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80097ba:	ec51 0b10 	vmov	r0, r1, d0
 80097be:	f7f6 ff1b 	bl	80005f8 <__aeabi_dmul>
 80097c2:	4652      	mov	r2, sl
 80097c4:	465b      	mov	r3, fp
 80097c6:	f7f6 fd61 	bl	800028c <__adddf3>
 80097ca:	460b      	mov	r3, r1
 80097cc:	4949      	ldr	r1, [pc, #292]	@ (80098f4 <_strtod_l+0xaf4>)
 80097ce:	4a4e      	ldr	r2, [pc, #312]	@ (8009908 <_strtod_l+0xb08>)
 80097d0:	4019      	ands	r1, r3
 80097d2:	4291      	cmp	r1, r2
 80097d4:	4682      	mov	sl, r0
 80097d6:	d942      	bls.n	800985e <_strtod_l+0xa5e>
 80097d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80097da:	4b47      	ldr	r3, [pc, #284]	@ (80098f8 <_strtod_l+0xaf8>)
 80097dc:	429a      	cmp	r2, r3
 80097de:	d103      	bne.n	80097e8 <_strtod_l+0x9e8>
 80097e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80097e2:	3301      	adds	r3, #1
 80097e4:	f43f ad2b 	beq.w	800923e <_strtod_l+0x43e>
 80097e8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80098f8 <_strtod_l+0xaf8>
 80097ec:	f04f 3aff 	mov.w	sl, #4294967295
 80097f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80097f2:	9805      	ldr	r0, [sp, #20]
 80097f4:	f001 f82e 	bl	800a854 <_Bfree>
 80097f8:	9805      	ldr	r0, [sp, #20]
 80097fa:	4649      	mov	r1, r9
 80097fc:	f001 f82a 	bl	800a854 <_Bfree>
 8009800:	9805      	ldr	r0, [sp, #20]
 8009802:	4641      	mov	r1, r8
 8009804:	f001 f826 	bl	800a854 <_Bfree>
 8009808:	9805      	ldr	r0, [sp, #20]
 800980a:	4621      	mov	r1, r4
 800980c:	f001 f822 	bl	800a854 <_Bfree>
 8009810:	e618      	b.n	8009444 <_strtod_l+0x644>
 8009812:	f1ba 0f01 	cmp.w	sl, #1
 8009816:	d103      	bne.n	8009820 <_strtod_l+0xa20>
 8009818:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800981a:	2b00      	cmp	r3, #0
 800981c:	f43f ada5 	beq.w	800936a <_strtod_l+0x56a>
 8009820:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80098d0 <_strtod_l+0xad0>
 8009824:	4f35      	ldr	r7, [pc, #212]	@ (80098fc <_strtod_l+0xafc>)
 8009826:	ed8d 7b06 	vstr	d7, [sp, #24]
 800982a:	2600      	movs	r6, #0
 800982c:	e7b1      	b.n	8009792 <_strtod_l+0x992>
 800982e:	4f34      	ldr	r7, [pc, #208]	@ (8009900 <_strtod_l+0xb00>)
 8009830:	2600      	movs	r6, #0
 8009832:	e7aa      	b.n	800978a <_strtod_l+0x98a>
 8009834:	4b32      	ldr	r3, [pc, #200]	@ (8009900 <_strtod_l+0xb00>)
 8009836:	4630      	mov	r0, r6
 8009838:	4639      	mov	r1, r7
 800983a:	2200      	movs	r2, #0
 800983c:	f7f6 fedc 	bl	80005f8 <__aeabi_dmul>
 8009840:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009842:	4606      	mov	r6, r0
 8009844:	460f      	mov	r7, r1
 8009846:	2b00      	cmp	r3, #0
 8009848:	d09f      	beq.n	800978a <_strtod_l+0x98a>
 800984a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800984e:	e7a0      	b.n	8009792 <_strtod_l+0x992>
 8009850:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80098d8 <_strtod_l+0xad8>
 8009854:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009858:	ec57 6b17 	vmov	r6, r7, d7
 800985c:	e799      	b.n	8009792 <_strtod_l+0x992>
 800985e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009862:	9b08      	ldr	r3, [sp, #32]
 8009864:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009868:	2b00      	cmp	r3, #0
 800986a:	d1c1      	bne.n	80097f0 <_strtod_l+0x9f0>
 800986c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009870:	0d1b      	lsrs	r3, r3, #20
 8009872:	051b      	lsls	r3, r3, #20
 8009874:	429d      	cmp	r5, r3
 8009876:	d1bb      	bne.n	80097f0 <_strtod_l+0x9f0>
 8009878:	4630      	mov	r0, r6
 800987a:	4639      	mov	r1, r7
 800987c:	f7f7 fa1c 	bl	8000cb8 <__aeabi_d2lz>
 8009880:	f7f6 fe8c 	bl	800059c <__aeabi_l2d>
 8009884:	4602      	mov	r2, r0
 8009886:	460b      	mov	r3, r1
 8009888:	4630      	mov	r0, r6
 800988a:	4639      	mov	r1, r7
 800988c:	f7f6 fcfc 	bl	8000288 <__aeabi_dsub>
 8009890:	460b      	mov	r3, r1
 8009892:	4602      	mov	r2, r0
 8009894:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009898:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800989c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800989e:	ea46 060a 	orr.w	r6, r6, sl
 80098a2:	431e      	orrs	r6, r3
 80098a4:	d06f      	beq.n	8009986 <_strtod_l+0xb86>
 80098a6:	a30e      	add	r3, pc, #56	@ (adr r3, 80098e0 <_strtod_l+0xae0>)
 80098a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ac:	f7f7 f916 	bl	8000adc <__aeabi_dcmplt>
 80098b0:	2800      	cmp	r0, #0
 80098b2:	f47f accf 	bne.w	8009254 <_strtod_l+0x454>
 80098b6:	a30c      	add	r3, pc, #48	@ (adr r3, 80098e8 <_strtod_l+0xae8>)
 80098b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098c0:	f7f7 f92a 	bl	8000b18 <__aeabi_dcmpgt>
 80098c4:	2800      	cmp	r0, #0
 80098c6:	d093      	beq.n	80097f0 <_strtod_l+0x9f0>
 80098c8:	e4c4      	b.n	8009254 <_strtod_l+0x454>
 80098ca:	bf00      	nop
 80098cc:	f3af 8000 	nop.w
 80098d0:	00000000 	.word	0x00000000
 80098d4:	bff00000 	.word	0xbff00000
 80098d8:	00000000 	.word	0x00000000
 80098dc:	3ff00000 	.word	0x3ff00000
 80098e0:	94a03595 	.word	0x94a03595
 80098e4:	3fdfffff 	.word	0x3fdfffff
 80098e8:	35afe535 	.word	0x35afe535
 80098ec:	3fe00000 	.word	0x3fe00000
 80098f0:	000fffff 	.word	0x000fffff
 80098f4:	7ff00000 	.word	0x7ff00000
 80098f8:	7fefffff 	.word	0x7fefffff
 80098fc:	3ff00000 	.word	0x3ff00000
 8009900:	3fe00000 	.word	0x3fe00000
 8009904:	7fe00000 	.word	0x7fe00000
 8009908:	7c9fffff 	.word	0x7c9fffff
 800990c:	9b08      	ldr	r3, [sp, #32]
 800990e:	b323      	cbz	r3, 800995a <_strtod_l+0xb5a>
 8009910:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009914:	d821      	bhi.n	800995a <_strtod_l+0xb5a>
 8009916:	a328      	add	r3, pc, #160	@ (adr r3, 80099b8 <_strtod_l+0xbb8>)
 8009918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800991c:	4630      	mov	r0, r6
 800991e:	4639      	mov	r1, r7
 8009920:	f7f7 f8e6 	bl	8000af0 <__aeabi_dcmple>
 8009924:	b1a0      	cbz	r0, 8009950 <_strtod_l+0xb50>
 8009926:	4639      	mov	r1, r7
 8009928:	4630      	mov	r0, r6
 800992a:	f7f7 f93d 	bl	8000ba8 <__aeabi_d2uiz>
 800992e:	2801      	cmp	r0, #1
 8009930:	bf38      	it	cc
 8009932:	2001      	movcc	r0, #1
 8009934:	f7f6 fde6 	bl	8000504 <__aeabi_ui2d>
 8009938:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800993a:	4606      	mov	r6, r0
 800993c:	460f      	mov	r7, r1
 800993e:	b9fb      	cbnz	r3, 8009980 <_strtod_l+0xb80>
 8009940:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009944:	9014      	str	r0, [sp, #80]	@ 0x50
 8009946:	9315      	str	r3, [sp, #84]	@ 0x54
 8009948:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800994c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009950:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009952:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009956:	1b5b      	subs	r3, r3, r5
 8009958:	9311      	str	r3, [sp, #68]	@ 0x44
 800995a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800995e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009962:	f001 faab 	bl	800aebc <__ulp>
 8009966:	4650      	mov	r0, sl
 8009968:	ec53 2b10 	vmov	r2, r3, d0
 800996c:	4659      	mov	r1, fp
 800996e:	f7f6 fe43 	bl	80005f8 <__aeabi_dmul>
 8009972:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009976:	f7f6 fc89 	bl	800028c <__adddf3>
 800997a:	4682      	mov	sl, r0
 800997c:	468b      	mov	fp, r1
 800997e:	e770      	b.n	8009862 <_strtod_l+0xa62>
 8009980:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009984:	e7e0      	b.n	8009948 <_strtod_l+0xb48>
 8009986:	a30e      	add	r3, pc, #56	@ (adr r3, 80099c0 <_strtod_l+0xbc0>)
 8009988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800998c:	f7f7 f8a6 	bl	8000adc <__aeabi_dcmplt>
 8009990:	e798      	b.n	80098c4 <_strtod_l+0xac4>
 8009992:	2300      	movs	r3, #0
 8009994:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009996:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009998:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800999a:	6013      	str	r3, [r2, #0]
 800999c:	f7ff ba6d 	b.w	8008e7a <_strtod_l+0x7a>
 80099a0:	2a65      	cmp	r2, #101	@ 0x65
 80099a2:	f43f ab66 	beq.w	8009072 <_strtod_l+0x272>
 80099a6:	2a45      	cmp	r2, #69	@ 0x45
 80099a8:	f43f ab63 	beq.w	8009072 <_strtod_l+0x272>
 80099ac:	2301      	movs	r3, #1
 80099ae:	f7ff bb9e 	b.w	80090ee <_strtod_l+0x2ee>
 80099b2:	bf00      	nop
 80099b4:	f3af 8000 	nop.w
 80099b8:	ffc00000 	.word	0xffc00000
 80099bc:	41dfffff 	.word	0x41dfffff
 80099c0:	94a03595 	.word	0x94a03595
 80099c4:	3fcfffff 	.word	0x3fcfffff

080099c8 <strtod>:
 80099c8:	460a      	mov	r2, r1
 80099ca:	4601      	mov	r1, r0
 80099cc:	4802      	ldr	r0, [pc, #8]	@ (80099d8 <strtod+0x10>)
 80099ce:	4b03      	ldr	r3, [pc, #12]	@ (80099dc <strtod+0x14>)
 80099d0:	6800      	ldr	r0, [r0, #0]
 80099d2:	f7ff ba15 	b.w	8008e00 <_strtod_l>
 80099d6:	bf00      	nop
 80099d8:	20000188 	.word	0x20000188
 80099dc:	2000001c 	.word	0x2000001c

080099e0 <std>:
 80099e0:	2300      	movs	r3, #0
 80099e2:	b510      	push	{r4, lr}
 80099e4:	4604      	mov	r4, r0
 80099e6:	e9c0 3300 	strd	r3, r3, [r0]
 80099ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099ee:	6083      	str	r3, [r0, #8]
 80099f0:	8181      	strh	r1, [r0, #12]
 80099f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80099f4:	81c2      	strh	r2, [r0, #14]
 80099f6:	6183      	str	r3, [r0, #24]
 80099f8:	4619      	mov	r1, r3
 80099fa:	2208      	movs	r2, #8
 80099fc:	305c      	adds	r0, #92	@ 0x5c
 80099fe:	f000 f9f9 	bl	8009df4 <memset>
 8009a02:	4b0d      	ldr	r3, [pc, #52]	@ (8009a38 <std+0x58>)
 8009a04:	6263      	str	r3, [r4, #36]	@ 0x24
 8009a06:	4b0d      	ldr	r3, [pc, #52]	@ (8009a3c <std+0x5c>)
 8009a08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009a40 <std+0x60>)
 8009a0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8009a44 <std+0x64>)
 8009a10:	6323      	str	r3, [r4, #48]	@ 0x30
 8009a12:	4b0d      	ldr	r3, [pc, #52]	@ (8009a48 <std+0x68>)
 8009a14:	6224      	str	r4, [r4, #32]
 8009a16:	429c      	cmp	r4, r3
 8009a18:	d006      	beq.n	8009a28 <std+0x48>
 8009a1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009a1e:	4294      	cmp	r4, r2
 8009a20:	d002      	beq.n	8009a28 <std+0x48>
 8009a22:	33d0      	adds	r3, #208	@ 0xd0
 8009a24:	429c      	cmp	r4, r3
 8009a26:	d105      	bne.n	8009a34 <std+0x54>
 8009a28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a30:	f000 ba6a 	b.w	8009f08 <__retarget_lock_init_recursive>
 8009a34:	bd10      	pop	{r4, pc}
 8009a36:	bf00      	nop
 8009a38:	08009c45 	.word	0x08009c45
 8009a3c:	08009c67 	.word	0x08009c67
 8009a40:	08009c9f 	.word	0x08009c9f
 8009a44:	08009cc3 	.word	0x08009cc3
 8009a48:	20000874 	.word	0x20000874

08009a4c <stdio_exit_handler>:
 8009a4c:	4a02      	ldr	r2, [pc, #8]	@ (8009a58 <stdio_exit_handler+0xc>)
 8009a4e:	4903      	ldr	r1, [pc, #12]	@ (8009a5c <stdio_exit_handler+0x10>)
 8009a50:	4803      	ldr	r0, [pc, #12]	@ (8009a60 <stdio_exit_handler+0x14>)
 8009a52:	f000 b869 	b.w	8009b28 <_fwalk_sglue>
 8009a56:	bf00      	nop
 8009a58:	20000010 	.word	0x20000010
 8009a5c:	0800b7f9 	.word	0x0800b7f9
 8009a60:	2000018c 	.word	0x2000018c

08009a64 <cleanup_stdio>:
 8009a64:	6841      	ldr	r1, [r0, #4]
 8009a66:	4b0c      	ldr	r3, [pc, #48]	@ (8009a98 <cleanup_stdio+0x34>)
 8009a68:	4299      	cmp	r1, r3
 8009a6a:	b510      	push	{r4, lr}
 8009a6c:	4604      	mov	r4, r0
 8009a6e:	d001      	beq.n	8009a74 <cleanup_stdio+0x10>
 8009a70:	f001 fec2 	bl	800b7f8 <_fflush_r>
 8009a74:	68a1      	ldr	r1, [r4, #8]
 8009a76:	4b09      	ldr	r3, [pc, #36]	@ (8009a9c <cleanup_stdio+0x38>)
 8009a78:	4299      	cmp	r1, r3
 8009a7a:	d002      	beq.n	8009a82 <cleanup_stdio+0x1e>
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	f001 febb 	bl	800b7f8 <_fflush_r>
 8009a82:	68e1      	ldr	r1, [r4, #12]
 8009a84:	4b06      	ldr	r3, [pc, #24]	@ (8009aa0 <cleanup_stdio+0x3c>)
 8009a86:	4299      	cmp	r1, r3
 8009a88:	d004      	beq.n	8009a94 <cleanup_stdio+0x30>
 8009a8a:	4620      	mov	r0, r4
 8009a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a90:	f001 beb2 	b.w	800b7f8 <_fflush_r>
 8009a94:	bd10      	pop	{r4, pc}
 8009a96:	bf00      	nop
 8009a98:	20000874 	.word	0x20000874
 8009a9c:	200008dc 	.word	0x200008dc
 8009aa0:	20000944 	.word	0x20000944

08009aa4 <global_stdio_init.part.0>:
 8009aa4:	b510      	push	{r4, lr}
 8009aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8009ad4 <global_stdio_init.part.0+0x30>)
 8009aa8:	4c0b      	ldr	r4, [pc, #44]	@ (8009ad8 <global_stdio_init.part.0+0x34>)
 8009aaa:	4a0c      	ldr	r2, [pc, #48]	@ (8009adc <global_stdio_init.part.0+0x38>)
 8009aac:	601a      	str	r2, [r3, #0]
 8009aae:	4620      	mov	r0, r4
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	2104      	movs	r1, #4
 8009ab4:	f7ff ff94 	bl	80099e0 <std>
 8009ab8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009abc:	2201      	movs	r2, #1
 8009abe:	2109      	movs	r1, #9
 8009ac0:	f7ff ff8e 	bl	80099e0 <std>
 8009ac4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009ac8:	2202      	movs	r2, #2
 8009aca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ace:	2112      	movs	r1, #18
 8009ad0:	f7ff bf86 	b.w	80099e0 <std>
 8009ad4:	200009ac 	.word	0x200009ac
 8009ad8:	20000874 	.word	0x20000874
 8009adc:	08009a4d 	.word	0x08009a4d

08009ae0 <__sfp_lock_acquire>:
 8009ae0:	4801      	ldr	r0, [pc, #4]	@ (8009ae8 <__sfp_lock_acquire+0x8>)
 8009ae2:	f000 ba12 	b.w	8009f0a <__retarget_lock_acquire_recursive>
 8009ae6:	bf00      	nop
 8009ae8:	200009b5 	.word	0x200009b5

08009aec <__sfp_lock_release>:
 8009aec:	4801      	ldr	r0, [pc, #4]	@ (8009af4 <__sfp_lock_release+0x8>)
 8009aee:	f000 ba0d 	b.w	8009f0c <__retarget_lock_release_recursive>
 8009af2:	bf00      	nop
 8009af4:	200009b5 	.word	0x200009b5

08009af8 <__sinit>:
 8009af8:	b510      	push	{r4, lr}
 8009afa:	4604      	mov	r4, r0
 8009afc:	f7ff fff0 	bl	8009ae0 <__sfp_lock_acquire>
 8009b00:	6a23      	ldr	r3, [r4, #32]
 8009b02:	b11b      	cbz	r3, 8009b0c <__sinit+0x14>
 8009b04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b08:	f7ff bff0 	b.w	8009aec <__sfp_lock_release>
 8009b0c:	4b04      	ldr	r3, [pc, #16]	@ (8009b20 <__sinit+0x28>)
 8009b0e:	6223      	str	r3, [r4, #32]
 8009b10:	4b04      	ldr	r3, [pc, #16]	@ (8009b24 <__sinit+0x2c>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d1f5      	bne.n	8009b04 <__sinit+0xc>
 8009b18:	f7ff ffc4 	bl	8009aa4 <global_stdio_init.part.0>
 8009b1c:	e7f2      	b.n	8009b04 <__sinit+0xc>
 8009b1e:	bf00      	nop
 8009b20:	08009a65 	.word	0x08009a65
 8009b24:	200009ac 	.word	0x200009ac

08009b28 <_fwalk_sglue>:
 8009b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b2c:	4607      	mov	r7, r0
 8009b2e:	4688      	mov	r8, r1
 8009b30:	4614      	mov	r4, r2
 8009b32:	2600      	movs	r6, #0
 8009b34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b38:	f1b9 0901 	subs.w	r9, r9, #1
 8009b3c:	d505      	bpl.n	8009b4a <_fwalk_sglue+0x22>
 8009b3e:	6824      	ldr	r4, [r4, #0]
 8009b40:	2c00      	cmp	r4, #0
 8009b42:	d1f7      	bne.n	8009b34 <_fwalk_sglue+0xc>
 8009b44:	4630      	mov	r0, r6
 8009b46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b4a:	89ab      	ldrh	r3, [r5, #12]
 8009b4c:	2b01      	cmp	r3, #1
 8009b4e:	d907      	bls.n	8009b60 <_fwalk_sglue+0x38>
 8009b50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b54:	3301      	adds	r3, #1
 8009b56:	d003      	beq.n	8009b60 <_fwalk_sglue+0x38>
 8009b58:	4629      	mov	r1, r5
 8009b5a:	4638      	mov	r0, r7
 8009b5c:	47c0      	blx	r8
 8009b5e:	4306      	orrs	r6, r0
 8009b60:	3568      	adds	r5, #104	@ 0x68
 8009b62:	e7e9      	b.n	8009b38 <_fwalk_sglue+0x10>

08009b64 <iprintf>:
 8009b64:	b40f      	push	{r0, r1, r2, r3}
 8009b66:	b507      	push	{r0, r1, r2, lr}
 8009b68:	4906      	ldr	r1, [pc, #24]	@ (8009b84 <iprintf+0x20>)
 8009b6a:	ab04      	add	r3, sp, #16
 8009b6c:	6808      	ldr	r0, [r1, #0]
 8009b6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b72:	6881      	ldr	r1, [r0, #8]
 8009b74:	9301      	str	r3, [sp, #4]
 8009b76:	f001 fb15 	bl	800b1a4 <_vfiprintf_r>
 8009b7a:	b003      	add	sp, #12
 8009b7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b80:	b004      	add	sp, #16
 8009b82:	4770      	bx	lr
 8009b84:	20000188 	.word	0x20000188

08009b88 <_puts_r>:
 8009b88:	6a03      	ldr	r3, [r0, #32]
 8009b8a:	b570      	push	{r4, r5, r6, lr}
 8009b8c:	6884      	ldr	r4, [r0, #8]
 8009b8e:	4605      	mov	r5, r0
 8009b90:	460e      	mov	r6, r1
 8009b92:	b90b      	cbnz	r3, 8009b98 <_puts_r+0x10>
 8009b94:	f7ff ffb0 	bl	8009af8 <__sinit>
 8009b98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b9a:	07db      	lsls	r3, r3, #31
 8009b9c:	d405      	bmi.n	8009baa <_puts_r+0x22>
 8009b9e:	89a3      	ldrh	r3, [r4, #12]
 8009ba0:	0598      	lsls	r0, r3, #22
 8009ba2:	d402      	bmi.n	8009baa <_puts_r+0x22>
 8009ba4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ba6:	f000 f9b0 	bl	8009f0a <__retarget_lock_acquire_recursive>
 8009baa:	89a3      	ldrh	r3, [r4, #12]
 8009bac:	0719      	lsls	r1, r3, #28
 8009bae:	d502      	bpl.n	8009bb6 <_puts_r+0x2e>
 8009bb0:	6923      	ldr	r3, [r4, #16]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d135      	bne.n	8009c22 <_puts_r+0x9a>
 8009bb6:	4621      	mov	r1, r4
 8009bb8:	4628      	mov	r0, r5
 8009bba:	f000 f8c5 	bl	8009d48 <__swsetup_r>
 8009bbe:	b380      	cbz	r0, 8009c22 <_puts_r+0x9a>
 8009bc0:	f04f 35ff 	mov.w	r5, #4294967295
 8009bc4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bc6:	07da      	lsls	r2, r3, #31
 8009bc8:	d405      	bmi.n	8009bd6 <_puts_r+0x4e>
 8009bca:	89a3      	ldrh	r3, [r4, #12]
 8009bcc:	059b      	lsls	r3, r3, #22
 8009bce:	d402      	bmi.n	8009bd6 <_puts_r+0x4e>
 8009bd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bd2:	f000 f99b 	bl	8009f0c <__retarget_lock_release_recursive>
 8009bd6:	4628      	mov	r0, r5
 8009bd8:	bd70      	pop	{r4, r5, r6, pc}
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	da04      	bge.n	8009be8 <_puts_r+0x60>
 8009bde:	69a2      	ldr	r2, [r4, #24]
 8009be0:	429a      	cmp	r2, r3
 8009be2:	dc17      	bgt.n	8009c14 <_puts_r+0x8c>
 8009be4:	290a      	cmp	r1, #10
 8009be6:	d015      	beq.n	8009c14 <_puts_r+0x8c>
 8009be8:	6823      	ldr	r3, [r4, #0]
 8009bea:	1c5a      	adds	r2, r3, #1
 8009bec:	6022      	str	r2, [r4, #0]
 8009bee:	7019      	strb	r1, [r3, #0]
 8009bf0:	68a3      	ldr	r3, [r4, #8]
 8009bf2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009bf6:	3b01      	subs	r3, #1
 8009bf8:	60a3      	str	r3, [r4, #8]
 8009bfa:	2900      	cmp	r1, #0
 8009bfc:	d1ed      	bne.n	8009bda <_puts_r+0x52>
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	da11      	bge.n	8009c26 <_puts_r+0x9e>
 8009c02:	4622      	mov	r2, r4
 8009c04:	210a      	movs	r1, #10
 8009c06:	4628      	mov	r0, r5
 8009c08:	f000 f85f 	bl	8009cca <__swbuf_r>
 8009c0c:	3001      	adds	r0, #1
 8009c0e:	d0d7      	beq.n	8009bc0 <_puts_r+0x38>
 8009c10:	250a      	movs	r5, #10
 8009c12:	e7d7      	b.n	8009bc4 <_puts_r+0x3c>
 8009c14:	4622      	mov	r2, r4
 8009c16:	4628      	mov	r0, r5
 8009c18:	f000 f857 	bl	8009cca <__swbuf_r>
 8009c1c:	3001      	adds	r0, #1
 8009c1e:	d1e7      	bne.n	8009bf0 <_puts_r+0x68>
 8009c20:	e7ce      	b.n	8009bc0 <_puts_r+0x38>
 8009c22:	3e01      	subs	r6, #1
 8009c24:	e7e4      	b.n	8009bf0 <_puts_r+0x68>
 8009c26:	6823      	ldr	r3, [r4, #0]
 8009c28:	1c5a      	adds	r2, r3, #1
 8009c2a:	6022      	str	r2, [r4, #0]
 8009c2c:	220a      	movs	r2, #10
 8009c2e:	701a      	strb	r2, [r3, #0]
 8009c30:	e7ee      	b.n	8009c10 <_puts_r+0x88>
	...

08009c34 <puts>:
 8009c34:	4b02      	ldr	r3, [pc, #8]	@ (8009c40 <puts+0xc>)
 8009c36:	4601      	mov	r1, r0
 8009c38:	6818      	ldr	r0, [r3, #0]
 8009c3a:	f7ff bfa5 	b.w	8009b88 <_puts_r>
 8009c3e:	bf00      	nop
 8009c40:	20000188 	.word	0x20000188

08009c44 <__sread>:
 8009c44:	b510      	push	{r4, lr}
 8009c46:	460c      	mov	r4, r1
 8009c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c4c:	f000 f90e 	bl	8009e6c <_read_r>
 8009c50:	2800      	cmp	r0, #0
 8009c52:	bfab      	itete	ge
 8009c54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009c56:	89a3      	ldrhlt	r3, [r4, #12]
 8009c58:	181b      	addge	r3, r3, r0
 8009c5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009c5e:	bfac      	ite	ge
 8009c60:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009c62:	81a3      	strhlt	r3, [r4, #12]
 8009c64:	bd10      	pop	{r4, pc}

08009c66 <__swrite>:
 8009c66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c6a:	461f      	mov	r7, r3
 8009c6c:	898b      	ldrh	r3, [r1, #12]
 8009c6e:	05db      	lsls	r3, r3, #23
 8009c70:	4605      	mov	r5, r0
 8009c72:	460c      	mov	r4, r1
 8009c74:	4616      	mov	r6, r2
 8009c76:	d505      	bpl.n	8009c84 <__swrite+0x1e>
 8009c78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c7c:	2302      	movs	r3, #2
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f000 f8e2 	bl	8009e48 <_lseek_r>
 8009c84:	89a3      	ldrh	r3, [r4, #12]
 8009c86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c8e:	81a3      	strh	r3, [r4, #12]
 8009c90:	4632      	mov	r2, r6
 8009c92:	463b      	mov	r3, r7
 8009c94:	4628      	mov	r0, r5
 8009c96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c9a:	f000 b8f9 	b.w	8009e90 <_write_r>

08009c9e <__sseek>:
 8009c9e:	b510      	push	{r4, lr}
 8009ca0:	460c      	mov	r4, r1
 8009ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca6:	f000 f8cf 	bl	8009e48 <_lseek_r>
 8009caa:	1c43      	adds	r3, r0, #1
 8009cac:	89a3      	ldrh	r3, [r4, #12]
 8009cae:	bf15      	itete	ne
 8009cb0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009cb2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009cb6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009cba:	81a3      	strheq	r3, [r4, #12]
 8009cbc:	bf18      	it	ne
 8009cbe:	81a3      	strhne	r3, [r4, #12]
 8009cc0:	bd10      	pop	{r4, pc}

08009cc2 <__sclose>:
 8009cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cc6:	f000 b8af 	b.w	8009e28 <_close_r>

08009cca <__swbuf_r>:
 8009cca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ccc:	460e      	mov	r6, r1
 8009cce:	4614      	mov	r4, r2
 8009cd0:	4605      	mov	r5, r0
 8009cd2:	b118      	cbz	r0, 8009cdc <__swbuf_r+0x12>
 8009cd4:	6a03      	ldr	r3, [r0, #32]
 8009cd6:	b90b      	cbnz	r3, 8009cdc <__swbuf_r+0x12>
 8009cd8:	f7ff ff0e 	bl	8009af8 <__sinit>
 8009cdc:	69a3      	ldr	r3, [r4, #24]
 8009cde:	60a3      	str	r3, [r4, #8]
 8009ce0:	89a3      	ldrh	r3, [r4, #12]
 8009ce2:	071a      	lsls	r2, r3, #28
 8009ce4:	d501      	bpl.n	8009cea <__swbuf_r+0x20>
 8009ce6:	6923      	ldr	r3, [r4, #16]
 8009ce8:	b943      	cbnz	r3, 8009cfc <__swbuf_r+0x32>
 8009cea:	4621      	mov	r1, r4
 8009cec:	4628      	mov	r0, r5
 8009cee:	f000 f82b 	bl	8009d48 <__swsetup_r>
 8009cf2:	b118      	cbz	r0, 8009cfc <__swbuf_r+0x32>
 8009cf4:	f04f 37ff 	mov.w	r7, #4294967295
 8009cf8:	4638      	mov	r0, r7
 8009cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cfc:	6823      	ldr	r3, [r4, #0]
 8009cfe:	6922      	ldr	r2, [r4, #16]
 8009d00:	1a98      	subs	r0, r3, r2
 8009d02:	6963      	ldr	r3, [r4, #20]
 8009d04:	b2f6      	uxtb	r6, r6
 8009d06:	4283      	cmp	r3, r0
 8009d08:	4637      	mov	r7, r6
 8009d0a:	dc05      	bgt.n	8009d18 <__swbuf_r+0x4e>
 8009d0c:	4621      	mov	r1, r4
 8009d0e:	4628      	mov	r0, r5
 8009d10:	f001 fd72 	bl	800b7f8 <_fflush_r>
 8009d14:	2800      	cmp	r0, #0
 8009d16:	d1ed      	bne.n	8009cf4 <__swbuf_r+0x2a>
 8009d18:	68a3      	ldr	r3, [r4, #8]
 8009d1a:	3b01      	subs	r3, #1
 8009d1c:	60a3      	str	r3, [r4, #8]
 8009d1e:	6823      	ldr	r3, [r4, #0]
 8009d20:	1c5a      	adds	r2, r3, #1
 8009d22:	6022      	str	r2, [r4, #0]
 8009d24:	701e      	strb	r6, [r3, #0]
 8009d26:	6962      	ldr	r2, [r4, #20]
 8009d28:	1c43      	adds	r3, r0, #1
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d004      	beq.n	8009d38 <__swbuf_r+0x6e>
 8009d2e:	89a3      	ldrh	r3, [r4, #12]
 8009d30:	07db      	lsls	r3, r3, #31
 8009d32:	d5e1      	bpl.n	8009cf8 <__swbuf_r+0x2e>
 8009d34:	2e0a      	cmp	r6, #10
 8009d36:	d1df      	bne.n	8009cf8 <__swbuf_r+0x2e>
 8009d38:	4621      	mov	r1, r4
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	f001 fd5c 	bl	800b7f8 <_fflush_r>
 8009d40:	2800      	cmp	r0, #0
 8009d42:	d0d9      	beq.n	8009cf8 <__swbuf_r+0x2e>
 8009d44:	e7d6      	b.n	8009cf4 <__swbuf_r+0x2a>
	...

08009d48 <__swsetup_r>:
 8009d48:	b538      	push	{r3, r4, r5, lr}
 8009d4a:	4b29      	ldr	r3, [pc, #164]	@ (8009df0 <__swsetup_r+0xa8>)
 8009d4c:	4605      	mov	r5, r0
 8009d4e:	6818      	ldr	r0, [r3, #0]
 8009d50:	460c      	mov	r4, r1
 8009d52:	b118      	cbz	r0, 8009d5c <__swsetup_r+0x14>
 8009d54:	6a03      	ldr	r3, [r0, #32]
 8009d56:	b90b      	cbnz	r3, 8009d5c <__swsetup_r+0x14>
 8009d58:	f7ff fece 	bl	8009af8 <__sinit>
 8009d5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d60:	0719      	lsls	r1, r3, #28
 8009d62:	d422      	bmi.n	8009daa <__swsetup_r+0x62>
 8009d64:	06da      	lsls	r2, r3, #27
 8009d66:	d407      	bmi.n	8009d78 <__swsetup_r+0x30>
 8009d68:	2209      	movs	r2, #9
 8009d6a:	602a      	str	r2, [r5, #0]
 8009d6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d70:	81a3      	strh	r3, [r4, #12]
 8009d72:	f04f 30ff 	mov.w	r0, #4294967295
 8009d76:	e033      	b.n	8009de0 <__swsetup_r+0x98>
 8009d78:	0758      	lsls	r0, r3, #29
 8009d7a:	d512      	bpl.n	8009da2 <__swsetup_r+0x5a>
 8009d7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d7e:	b141      	cbz	r1, 8009d92 <__swsetup_r+0x4a>
 8009d80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d84:	4299      	cmp	r1, r3
 8009d86:	d002      	beq.n	8009d8e <__swsetup_r+0x46>
 8009d88:	4628      	mov	r0, r5
 8009d8a:	f000 f8df 	bl	8009f4c <_free_r>
 8009d8e:	2300      	movs	r3, #0
 8009d90:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d92:	89a3      	ldrh	r3, [r4, #12]
 8009d94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009d98:	81a3      	strh	r3, [r4, #12]
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	6063      	str	r3, [r4, #4]
 8009d9e:	6923      	ldr	r3, [r4, #16]
 8009da0:	6023      	str	r3, [r4, #0]
 8009da2:	89a3      	ldrh	r3, [r4, #12]
 8009da4:	f043 0308 	orr.w	r3, r3, #8
 8009da8:	81a3      	strh	r3, [r4, #12]
 8009daa:	6923      	ldr	r3, [r4, #16]
 8009dac:	b94b      	cbnz	r3, 8009dc2 <__swsetup_r+0x7a>
 8009dae:	89a3      	ldrh	r3, [r4, #12]
 8009db0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009db4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009db8:	d003      	beq.n	8009dc2 <__swsetup_r+0x7a>
 8009dba:	4621      	mov	r1, r4
 8009dbc:	4628      	mov	r0, r5
 8009dbe:	f001 fd69 	bl	800b894 <__smakebuf_r>
 8009dc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dc6:	f013 0201 	ands.w	r2, r3, #1
 8009dca:	d00a      	beq.n	8009de2 <__swsetup_r+0x9a>
 8009dcc:	2200      	movs	r2, #0
 8009dce:	60a2      	str	r2, [r4, #8]
 8009dd0:	6962      	ldr	r2, [r4, #20]
 8009dd2:	4252      	negs	r2, r2
 8009dd4:	61a2      	str	r2, [r4, #24]
 8009dd6:	6922      	ldr	r2, [r4, #16]
 8009dd8:	b942      	cbnz	r2, 8009dec <__swsetup_r+0xa4>
 8009dda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009dde:	d1c5      	bne.n	8009d6c <__swsetup_r+0x24>
 8009de0:	bd38      	pop	{r3, r4, r5, pc}
 8009de2:	0799      	lsls	r1, r3, #30
 8009de4:	bf58      	it	pl
 8009de6:	6962      	ldrpl	r2, [r4, #20]
 8009de8:	60a2      	str	r2, [r4, #8]
 8009dea:	e7f4      	b.n	8009dd6 <__swsetup_r+0x8e>
 8009dec:	2000      	movs	r0, #0
 8009dee:	e7f7      	b.n	8009de0 <__swsetup_r+0x98>
 8009df0:	20000188 	.word	0x20000188

08009df4 <memset>:
 8009df4:	4402      	add	r2, r0
 8009df6:	4603      	mov	r3, r0
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d100      	bne.n	8009dfe <memset+0xa>
 8009dfc:	4770      	bx	lr
 8009dfe:	f803 1b01 	strb.w	r1, [r3], #1
 8009e02:	e7f9      	b.n	8009df8 <memset+0x4>

08009e04 <strncmp>:
 8009e04:	b510      	push	{r4, lr}
 8009e06:	b16a      	cbz	r2, 8009e24 <strncmp+0x20>
 8009e08:	3901      	subs	r1, #1
 8009e0a:	1884      	adds	r4, r0, r2
 8009e0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e10:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009e14:	429a      	cmp	r2, r3
 8009e16:	d103      	bne.n	8009e20 <strncmp+0x1c>
 8009e18:	42a0      	cmp	r0, r4
 8009e1a:	d001      	beq.n	8009e20 <strncmp+0x1c>
 8009e1c:	2a00      	cmp	r2, #0
 8009e1e:	d1f5      	bne.n	8009e0c <strncmp+0x8>
 8009e20:	1ad0      	subs	r0, r2, r3
 8009e22:	bd10      	pop	{r4, pc}
 8009e24:	4610      	mov	r0, r2
 8009e26:	e7fc      	b.n	8009e22 <strncmp+0x1e>

08009e28 <_close_r>:
 8009e28:	b538      	push	{r3, r4, r5, lr}
 8009e2a:	4d06      	ldr	r5, [pc, #24]	@ (8009e44 <_close_r+0x1c>)
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	4604      	mov	r4, r0
 8009e30:	4608      	mov	r0, r1
 8009e32:	602b      	str	r3, [r5, #0]
 8009e34:	f7fb fd30 	bl	8005898 <_close>
 8009e38:	1c43      	adds	r3, r0, #1
 8009e3a:	d102      	bne.n	8009e42 <_close_r+0x1a>
 8009e3c:	682b      	ldr	r3, [r5, #0]
 8009e3e:	b103      	cbz	r3, 8009e42 <_close_r+0x1a>
 8009e40:	6023      	str	r3, [r4, #0]
 8009e42:	bd38      	pop	{r3, r4, r5, pc}
 8009e44:	200009b0 	.word	0x200009b0

08009e48 <_lseek_r>:
 8009e48:	b538      	push	{r3, r4, r5, lr}
 8009e4a:	4d07      	ldr	r5, [pc, #28]	@ (8009e68 <_lseek_r+0x20>)
 8009e4c:	4604      	mov	r4, r0
 8009e4e:	4608      	mov	r0, r1
 8009e50:	4611      	mov	r1, r2
 8009e52:	2200      	movs	r2, #0
 8009e54:	602a      	str	r2, [r5, #0]
 8009e56:	461a      	mov	r2, r3
 8009e58:	f7fb fd45 	bl	80058e6 <_lseek>
 8009e5c:	1c43      	adds	r3, r0, #1
 8009e5e:	d102      	bne.n	8009e66 <_lseek_r+0x1e>
 8009e60:	682b      	ldr	r3, [r5, #0]
 8009e62:	b103      	cbz	r3, 8009e66 <_lseek_r+0x1e>
 8009e64:	6023      	str	r3, [r4, #0]
 8009e66:	bd38      	pop	{r3, r4, r5, pc}
 8009e68:	200009b0 	.word	0x200009b0

08009e6c <_read_r>:
 8009e6c:	b538      	push	{r3, r4, r5, lr}
 8009e6e:	4d07      	ldr	r5, [pc, #28]	@ (8009e8c <_read_r+0x20>)
 8009e70:	4604      	mov	r4, r0
 8009e72:	4608      	mov	r0, r1
 8009e74:	4611      	mov	r1, r2
 8009e76:	2200      	movs	r2, #0
 8009e78:	602a      	str	r2, [r5, #0]
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	f7fb fcef 	bl	800585e <_read>
 8009e80:	1c43      	adds	r3, r0, #1
 8009e82:	d102      	bne.n	8009e8a <_read_r+0x1e>
 8009e84:	682b      	ldr	r3, [r5, #0]
 8009e86:	b103      	cbz	r3, 8009e8a <_read_r+0x1e>
 8009e88:	6023      	str	r3, [r4, #0]
 8009e8a:	bd38      	pop	{r3, r4, r5, pc}
 8009e8c:	200009b0 	.word	0x200009b0

08009e90 <_write_r>:
 8009e90:	b538      	push	{r3, r4, r5, lr}
 8009e92:	4d07      	ldr	r5, [pc, #28]	@ (8009eb0 <_write_r+0x20>)
 8009e94:	4604      	mov	r4, r0
 8009e96:	4608      	mov	r0, r1
 8009e98:	4611      	mov	r1, r2
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	602a      	str	r2, [r5, #0]
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	f7fa ffd0 	bl	8004e44 <_write>
 8009ea4:	1c43      	adds	r3, r0, #1
 8009ea6:	d102      	bne.n	8009eae <_write_r+0x1e>
 8009ea8:	682b      	ldr	r3, [r5, #0]
 8009eaa:	b103      	cbz	r3, 8009eae <_write_r+0x1e>
 8009eac:	6023      	str	r3, [r4, #0]
 8009eae:	bd38      	pop	{r3, r4, r5, pc}
 8009eb0:	200009b0 	.word	0x200009b0

08009eb4 <__errno>:
 8009eb4:	4b01      	ldr	r3, [pc, #4]	@ (8009ebc <__errno+0x8>)
 8009eb6:	6818      	ldr	r0, [r3, #0]
 8009eb8:	4770      	bx	lr
 8009eba:	bf00      	nop
 8009ebc:	20000188 	.word	0x20000188

08009ec0 <__libc_init_array>:
 8009ec0:	b570      	push	{r4, r5, r6, lr}
 8009ec2:	4d0d      	ldr	r5, [pc, #52]	@ (8009ef8 <__libc_init_array+0x38>)
 8009ec4:	4c0d      	ldr	r4, [pc, #52]	@ (8009efc <__libc_init_array+0x3c>)
 8009ec6:	1b64      	subs	r4, r4, r5
 8009ec8:	10a4      	asrs	r4, r4, #2
 8009eca:	2600      	movs	r6, #0
 8009ecc:	42a6      	cmp	r6, r4
 8009ece:	d109      	bne.n	8009ee4 <__libc_init_array+0x24>
 8009ed0:	4d0b      	ldr	r5, [pc, #44]	@ (8009f00 <__libc_init_array+0x40>)
 8009ed2:	4c0c      	ldr	r4, [pc, #48]	@ (8009f04 <__libc_init_array+0x44>)
 8009ed4:	f003 fb94 	bl	800d600 <_init>
 8009ed8:	1b64      	subs	r4, r4, r5
 8009eda:	10a4      	asrs	r4, r4, #2
 8009edc:	2600      	movs	r6, #0
 8009ede:	42a6      	cmp	r6, r4
 8009ee0:	d105      	bne.n	8009eee <__libc_init_array+0x2e>
 8009ee2:	bd70      	pop	{r4, r5, r6, pc}
 8009ee4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ee8:	4798      	blx	r3
 8009eea:	3601      	adds	r6, #1
 8009eec:	e7ee      	b.n	8009ecc <__libc_init_array+0xc>
 8009eee:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ef2:	4798      	blx	r3
 8009ef4:	3601      	adds	r6, #1
 8009ef6:	e7f2      	b.n	8009ede <__libc_init_array+0x1e>
 8009ef8:	0800dbc8 	.word	0x0800dbc8
 8009efc:	0800dbc8 	.word	0x0800dbc8
 8009f00:	0800dbc8 	.word	0x0800dbc8
 8009f04:	0800dbcc 	.word	0x0800dbcc

08009f08 <__retarget_lock_init_recursive>:
 8009f08:	4770      	bx	lr

08009f0a <__retarget_lock_acquire_recursive>:
 8009f0a:	4770      	bx	lr

08009f0c <__retarget_lock_release_recursive>:
 8009f0c:	4770      	bx	lr

08009f0e <memcpy>:
 8009f0e:	440a      	add	r2, r1
 8009f10:	4291      	cmp	r1, r2
 8009f12:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f16:	d100      	bne.n	8009f1a <memcpy+0xc>
 8009f18:	4770      	bx	lr
 8009f1a:	b510      	push	{r4, lr}
 8009f1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f24:	4291      	cmp	r1, r2
 8009f26:	d1f9      	bne.n	8009f1c <memcpy+0xe>
 8009f28:	bd10      	pop	{r4, pc}
 8009f2a:	0000      	movs	r0, r0
 8009f2c:	0000      	movs	r0, r0
	...

08009f30 <nan>:
 8009f30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009f38 <nan+0x8>
 8009f34:	4770      	bx	lr
 8009f36:	bf00      	nop
 8009f38:	00000000 	.word	0x00000000
 8009f3c:	7ff80000 	.word	0x7ff80000

08009f40 <nanf>:
 8009f40:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009f48 <nanf+0x8>
 8009f44:	4770      	bx	lr
 8009f46:	bf00      	nop
 8009f48:	7fc00000 	.word	0x7fc00000

08009f4c <_free_r>:
 8009f4c:	b538      	push	{r3, r4, r5, lr}
 8009f4e:	4605      	mov	r5, r0
 8009f50:	2900      	cmp	r1, #0
 8009f52:	d041      	beq.n	8009fd8 <_free_r+0x8c>
 8009f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f58:	1f0c      	subs	r4, r1, #4
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	bfb8      	it	lt
 8009f5e:	18e4      	addlt	r4, r4, r3
 8009f60:	f000 fc2c 	bl	800a7bc <__malloc_lock>
 8009f64:	4a1d      	ldr	r2, [pc, #116]	@ (8009fdc <_free_r+0x90>)
 8009f66:	6813      	ldr	r3, [r2, #0]
 8009f68:	b933      	cbnz	r3, 8009f78 <_free_r+0x2c>
 8009f6a:	6063      	str	r3, [r4, #4]
 8009f6c:	6014      	str	r4, [r2, #0]
 8009f6e:	4628      	mov	r0, r5
 8009f70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f74:	f000 bc28 	b.w	800a7c8 <__malloc_unlock>
 8009f78:	42a3      	cmp	r3, r4
 8009f7a:	d908      	bls.n	8009f8e <_free_r+0x42>
 8009f7c:	6820      	ldr	r0, [r4, #0]
 8009f7e:	1821      	adds	r1, r4, r0
 8009f80:	428b      	cmp	r3, r1
 8009f82:	bf01      	itttt	eq
 8009f84:	6819      	ldreq	r1, [r3, #0]
 8009f86:	685b      	ldreq	r3, [r3, #4]
 8009f88:	1809      	addeq	r1, r1, r0
 8009f8a:	6021      	streq	r1, [r4, #0]
 8009f8c:	e7ed      	b.n	8009f6a <_free_r+0x1e>
 8009f8e:	461a      	mov	r2, r3
 8009f90:	685b      	ldr	r3, [r3, #4]
 8009f92:	b10b      	cbz	r3, 8009f98 <_free_r+0x4c>
 8009f94:	42a3      	cmp	r3, r4
 8009f96:	d9fa      	bls.n	8009f8e <_free_r+0x42>
 8009f98:	6811      	ldr	r1, [r2, #0]
 8009f9a:	1850      	adds	r0, r2, r1
 8009f9c:	42a0      	cmp	r0, r4
 8009f9e:	d10b      	bne.n	8009fb8 <_free_r+0x6c>
 8009fa0:	6820      	ldr	r0, [r4, #0]
 8009fa2:	4401      	add	r1, r0
 8009fa4:	1850      	adds	r0, r2, r1
 8009fa6:	4283      	cmp	r3, r0
 8009fa8:	6011      	str	r1, [r2, #0]
 8009faa:	d1e0      	bne.n	8009f6e <_free_r+0x22>
 8009fac:	6818      	ldr	r0, [r3, #0]
 8009fae:	685b      	ldr	r3, [r3, #4]
 8009fb0:	6053      	str	r3, [r2, #4]
 8009fb2:	4408      	add	r0, r1
 8009fb4:	6010      	str	r0, [r2, #0]
 8009fb6:	e7da      	b.n	8009f6e <_free_r+0x22>
 8009fb8:	d902      	bls.n	8009fc0 <_free_r+0x74>
 8009fba:	230c      	movs	r3, #12
 8009fbc:	602b      	str	r3, [r5, #0]
 8009fbe:	e7d6      	b.n	8009f6e <_free_r+0x22>
 8009fc0:	6820      	ldr	r0, [r4, #0]
 8009fc2:	1821      	adds	r1, r4, r0
 8009fc4:	428b      	cmp	r3, r1
 8009fc6:	bf04      	itt	eq
 8009fc8:	6819      	ldreq	r1, [r3, #0]
 8009fca:	685b      	ldreq	r3, [r3, #4]
 8009fcc:	6063      	str	r3, [r4, #4]
 8009fce:	bf04      	itt	eq
 8009fd0:	1809      	addeq	r1, r1, r0
 8009fd2:	6021      	streq	r1, [r4, #0]
 8009fd4:	6054      	str	r4, [r2, #4]
 8009fd6:	e7ca      	b.n	8009f6e <_free_r+0x22>
 8009fd8:	bd38      	pop	{r3, r4, r5, pc}
 8009fda:	bf00      	nop
 8009fdc:	200009bc 	.word	0x200009bc

08009fe0 <rshift>:
 8009fe0:	6903      	ldr	r3, [r0, #16]
 8009fe2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009fe6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009fea:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009fee:	f100 0414 	add.w	r4, r0, #20
 8009ff2:	dd45      	ble.n	800a080 <rshift+0xa0>
 8009ff4:	f011 011f 	ands.w	r1, r1, #31
 8009ff8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009ffc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a000:	d10c      	bne.n	800a01c <rshift+0x3c>
 800a002:	f100 0710 	add.w	r7, r0, #16
 800a006:	4629      	mov	r1, r5
 800a008:	42b1      	cmp	r1, r6
 800a00a:	d334      	bcc.n	800a076 <rshift+0x96>
 800a00c:	1a9b      	subs	r3, r3, r2
 800a00e:	009b      	lsls	r3, r3, #2
 800a010:	1eea      	subs	r2, r5, #3
 800a012:	4296      	cmp	r6, r2
 800a014:	bf38      	it	cc
 800a016:	2300      	movcc	r3, #0
 800a018:	4423      	add	r3, r4
 800a01a:	e015      	b.n	800a048 <rshift+0x68>
 800a01c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a020:	f1c1 0820 	rsb	r8, r1, #32
 800a024:	40cf      	lsrs	r7, r1
 800a026:	f105 0e04 	add.w	lr, r5, #4
 800a02a:	46a1      	mov	r9, r4
 800a02c:	4576      	cmp	r6, lr
 800a02e:	46f4      	mov	ip, lr
 800a030:	d815      	bhi.n	800a05e <rshift+0x7e>
 800a032:	1a9a      	subs	r2, r3, r2
 800a034:	0092      	lsls	r2, r2, #2
 800a036:	3a04      	subs	r2, #4
 800a038:	3501      	adds	r5, #1
 800a03a:	42ae      	cmp	r6, r5
 800a03c:	bf38      	it	cc
 800a03e:	2200      	movcc	r2, #0
 800a040:	18a3      	adds	r3, r4, r2
 800a042:	50a7      	str	r7, [r4, r2]
 800a044:	b107      	cbz	r7, 800a048 <rshift+0x68>
 800a046:	3304      	adds	r3, #4
 800a048:	1b1a      	subs	r2, r3, r4
 800a04a:	42a3      	cmp	r3, r4
 800a04c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a050:	bf08      	it	eq
 800a052:	2300      	moveq	r3, #0
 800a054:	6102      	str	r2, [r0, #16]
 800a056:	bf08      	it	eq
 800a058:	6143      	streq	r3, [r0, #20]
 800a05a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a05e:	f8dc c000 	ldr.w	ip, [ip]
 800a062:	fa0c fc08 	lsl.w	ip, ip, r8
 800a066:	ea4c 0707 	orr.w	r7, ip, r7
 800a06a:	f849 7b04 	str.w	r7, [r9], #4
 800a06e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a072:	40cf      	lsrs	r7, r1
 800a074:	e7da      	b.n	800a02c <rshift+0x4c>
 800a076:	f851 cb04 	ldr.w	ip, [r1], #4
 800a07a:	f847 cf04 	str.w	ip, [r7, #4]!
 800a07e:	e7c3      	b.n	800a008 <rshift+0x28>
 800a080:	4623      	mov	r3, r4
 800a082:	e7e1      	b.n	800a048 <rshift+0x68>

0800a084 <__hexdig_fun>:
 800a084:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a088:	2b09      	cmp	r3, #9
 800a08a:	d802      	bhi.n	800a092 <__hexdig_fun+0xe>
 800a08c:	3820      	subs	r0, #32
 800a08e:	b2c0      	uxtb	r0, r0
 800a090:	4770      	bx	lr
 800a092:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a096:	2b05      	cmp	r3, #5
 800a098:	d801      	bhi.n	800a09e <__hexdig_fun+0x1a>
 800a09a:	3847      	subs	r0, #71	@ 0x47
 800a09c:	e7f7      	b.n	800a08e <__hexdig_fun+0xa>
 800a09e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a0a2:	2b05      	cmp	r3, #5
 800a0a4:	d801      	bhi.n	800a0aa <__hexdig_fun+0x26>
 800a0a6:	3827      	subs	r0, #39	@ 0x27
 800a0a8:	e7f1      	b.n	800a08e <__hexdig_fun+0xa>
 800a0aa:	2000      	movs	r0, #0
 800a0ac:	4770      	bx	lr
	...

0800a0b0 <__gethex>:
 800a0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0b4:	b085      	sub	sp, #20
 800a0b6:	468a      	mov	sl, r1
 800a0b8:	9302      	str	r3, [sp, #8]
 800a0ba:	680b      	ldr	r3, [r1, #0]
 800a0bc:	9001      	str	r0, [sp, #4]
 800a0be:	4690      	mov	r8, r2
 800a0c0:	1c9c      	adds	r4, r3, #2
 800a0c2:	46a1      	mov	r9, r4
 800a0c4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a0c8:	2830      	cmp	r0, #48	@ 0x30
 800a0ca:	d0fa      	beq.n	800a0c2 <__gethex+0x12>
 800a0cc:	eba9 0303 	sub.w	r3, r9, r3
 800a0d0:	f1a3 0b02 	sub.w	fp, r3, #2
 800a0d4:	f7ff ffd6 	bl	800a084 <__hexdig_fun>
 800a0d8:	4605      	mov	r5, r0
 800a0da:	2800      	cmp	r0, #0
 800a0dc:	d168      	bne.n	800a1b0 <__gethex+0x100>
 800a0de:	49a0      	ldr	r1, [pc, #640]	@ (800a360 <__gethex+0x2b0>)
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	4648      	mov	r0, r9
 800a0e4:	f7ff fe8e 	bl	8009e04 <strncmp>
 800a0e8:	4607      	mov	r7, r0
 800a0ea:	2800      	cmp	r0, #0
 800a0ec:	d167      	bne.n	800a1be <__gethex+0x10e>
 800a0ee:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a0f2:	4626      	mov	r6, r4
 800a0f4:	f7ff ffc6 	bl	800a084 <__hexdig_fun>
 800a0f8:	2800      	cmp	r0, #0
 800a0fa:	d062      	beq.n	800a1c2 <__gethex+0x112>
 800a0fc:	4623      	mov	r3, r4
 800a0fe:	7818      	ldrb	r0, [r3, #0]
 800a100:	2830      	cmp	r0, #48	@ 0x30
 800a102:	4699      	mov	r9, r3
 800a104:	f103 0301 	add.w	r3, r3, #1
 800a108:	d0f9      	beq.n	800a0fe <__gethex+0x4e>
 800a10a:	f7ff ffbb 	bl	800a084 <__hexdig_fun>
 800a10e:	fab0 f580 	clz	r5, r0
 800a112:	096d      	lsrs	r5, r5, #5
 800a114:	f04f 0b01 	mov.w	fp, #1
 800a118:	464a      	mov	r2, r9
 800a11a:	4616      	mov	r6, r2
 800a11c:	3201      	adds	r2, #1
 800a11e:	7830      	ldrb	r0, [r6, #0]
 800a120:	f7ff ffb0 	bl	800a084 <__hexdig_fun>
 800a124:	2800      	cmp	r0, #0
 800a126:	d1f8      	bne.n	800a11a <__gethex+0x6a>
 800a128:	498d      	ldr	r1, [pc, #564]	@ (800a360 <__gethex+0x2b0>)
 800a12a:	2201      	movs	r2, #1
 800a12c:	4630      	mov	r0, r6
 800a12e:	f7ff fe69 	bl	8009e04 <strncmp>
 800a132:	2800      	cmp	r0, #0
 800a134:	d13f      	bne.n	800a1b6 <__gethex+0x106>
 800a136:	b944      	cbnz	r4, 800a14a <__gethex+0x9a>
 800a138:	1c74      	adds	r4, r6, #1
 800a13a:	4622      	mov	r2, r4
 800a13c:	4616      	mov	r6, r2
 800a13e:	3201      	adds	r2, #1
 800a140:	7830      	ldrb	r0, [r6, #0]
 800a142:	f7ff ff9f 	bl	800a084 <__hexdig_fun>
 800a146:	2800      	cmp	r0, #0
 800a148:	d1f8      	bne.n	800a13c <__gethex+0x8c>
 800a14a:	1ba4      	subs	r4, r4, r6
 800a14c:	00a7      	lsls	r7, r4, #2
 800a14e:	7833      	ldrb	r3, [r6, #0]
 800a150:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a154:	2b50      	cmp	r3, #80	@ 0x50
 800a156:	d13e      	bne.n	800a1d6 <__gethex+0x126>
 800a158:	7873      	ldrb	r3, [r6, #1]
 800a15a:	2b2b      	cmp	r3, #43	@ 0x2b
 800a15c:	d033      	beq.n	800a1c6 <__gethex+0x116>
 800a15e:	2b2d      	cmp	r3, #45	@ 0x2d
 800a160:	d034      	beq.n	800a1cc <__gethex+0x11c>
 800a162:	1c71      	adds	r1, r6, #1
 800a164:	2400      	movs	r4, #0
 800a166:	7808      	ldrb	r0, [r1, #0]
 800a168:	f7ff ff8c 	bl	800a084 <__hexdig_fun>
 800a16c:	1e43      	subs	r3, r0, #1
 800a16e:	b2db      	uxtb	r3, r3
 800a170:	2b18      	cmp	r3, #24
 800a172:	d830      	bhi.n	800a1d6 <__gethex+0x126>
 800a174:	f1a0 0210 	sub.w	r2, r0, #16
 800a178:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a17c:	f7ff ff82 	bl	800a084 <__hexdig_fun>
 800a180:	f100 3cff 	add.w	ip, r0, #4294967295
 800a184:	fa5f fc8c 	uxtb.w	ip, ip
 800a188:	f1bc 0f18 	cmp.w	ip, #24
 800a18c:	f04f 030a 	mov.w	r3, #10
 800a190:	d91e      	bls.n	800a1d0 <__gethex+0x120>
 800a192:	b104      	cbz	r4, 800a196 <__gethex+0xe6>
 800a194:	4252      	negs	r2, r2
 800a196:	4417      	add	r7, r2
 800a198:	f8ca 1000 	str.w	r1, [sl]
 800a19c:	b1ed      	cbz	r5, 800a1da <__gethex+0x12a>
 800a19e:	f1bb 0f00 	cmp.w	fp, #0
 800a1a2:	bf0c      	ite	eq
 800a1a4:	2506      	moveq	r5, #6
 800a1a6:	2500      	movne	r5, #0
 800a1a8:	4628      	mov	r0, r5
 800a1aa:	b005      	add	sp, #20
 800a1ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1b0:	2500      	movs	r5, #0
 800a1b2:	462c      	mov	r4, r5
 800a1b4:	e7b0      	b.n	800a118 <__gethex+0x68>
 800a1b6:	2c00      	cmp	r4, #0
 800a1b8:	d1c7      	bne.n	800a14a <__gethex+0x9a>
 800a1ba:	4627      	mov	r7, r4
 800a1bc:	e7c7      	b.n	800a14e <__gethex+0x9e>
 800a1be:	464e      	mov	r6, r9
 800a1c0:	462f      	mov	r7, r5
 800a1c2:	2501      	movs	r5, #1
 800a1c4:	e7c3      	b.n	800a14e <__gethex+0x9e>
 800a1c6:	2400      	movs	r4, #0
 800a1c8:	1cb1      	adds	r1, r6, #2
 800a1ca:	e7cc      	b.n	800a166 <__gethex+0xb6>
 800a1cc:	2401      	movs	r4, #1
 800a1ce:	e7fb      	b.n	800a1c8 <__gethex+0x118>
 800a1d0:	fb03 0002 	mla	r0, r3, r2, r0
 800a1d4:	e7ce      	b.n	800a174 <__gethex+0xc4>
 800a1d6:	4631      	mov	r1, r6
 800a1d8:	e7de      	b.n	800a198 <__gethex+0xe8>
 800a1da:	eba6 0309 	sub.w	r3, r6, r9
 800a1de:	3b01      	subs	r3, #1
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	2b07      	cmp	r3, #7
 800a1e4:	dc0a      	bgt.n	800a1fc <__gethex+0x14c>
 800a1e6:	9801      	ldr	r0, [sp, #4]
 800a1e8:	f000 faf4 	bl	800a7d4 <_Balloc>
 800a1ec:	4604      	mov	r4, r0
 800a1ee:	b940      	cbnz	r0, 800a202 <__gethex+0x152>
 800a1f0:	4b5c      	ldr	r3, [pc, #368]	@ (800a364 <__gethex+0x2b4>)
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	21e4      	movs	r1, #228	@ 0xe4
 800a1f6:	485c      	ldr	r0, [pc, #368]	@ (800a368 <__gethex+0x2b8>)
 800a1f8:	f001 fbba 	bl	800b970 <__assert_func>
 800a1fc:	3101      	adds	r1, #1
 800a1fe:	105b      	asrs	r3, r3, #1
 800a200:	e7ef      	b.n	800a1e2 <__gethex+0x132>
 800a202:	f100 0a14 	add.w	sl, r0, #20
 800a206:	2300      	movs	r3, #0
 800a208:	4655      	mov	r5, sl
 800a20a:	469b      	mov	fp, r3
 800a20c:	45b1      	cmp	r9, r6
 800a20e:	d337      	bcc.n	800a280 <__gethex+0x1d0>
 800a210:	f845 bb04 	str.w	fp, [r5], #4
 800a214:	eba5 050a 	sub.w	r5, r5, sl
 800a218:	10ad      	asrs	r5, r5, #2
 800a21a:	6125      	str	r5, [r4, #16]
 800a21c:	4658      	mov	r0, fp
 800a21e:	f000 fbcb 	bl	800a9b8 <__hi0bits>
 800a222:	016d      	lsls	r5, r5, #5
 800a224:	f8d8 6000 	ldr.w	r6, [r8]
 800a228:	1a2d      	subs	r5, r5, r0
 800a22a:	42b5      	cmp	r5, r6
 800a22c:	dd54      	ble.n	800a2d8 <__gethex+0x228>
 800a22e:	1bad      	subs	r5, r5, r6
 800a230:	4629      	mov	r1, r5
 800a232:	4620      	mov	r0, r4
 800a234:	f000 ff5f 	bl	800b0f6 <__any_on>
 800a238:	4681      	mov	r9, r0
 800a23a:	b178      	cbz	r0, 800a25c <__gethex+0x1ac>
 800a23c:	1e6b      	subs	r3, r5, #1
 800a23e:	1159      	asrs	r1, r3, #5
 800a240:	f003 021f 	and.w	r2, r3, #31
 800a244:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a248:	f04f 0901 	mov.w	r9, #1
 800a24c:	fa09 f202 	lsl.w	r2, r9, r2
 800a250:	420a      	tst	r2, r1
 800a252:	d003      	beq.n	800a25c <__gethex+0x1ac>
 800a254:	454b      	cmp	r3, r9
 800a256:	dc36      	bgt.n	800a2c6 <__gethex+0x216>
 800a258:	f04f 0902 	mov.w	r9, #2
 800a25c:	4629      	mov	r1, r5
 800a25e:	4620      	mov	r0, r4
 800a260:	f7ff febe 	bl	8009fe0 <rshift>
 800a264:	442f      	add	r7, r5
 800a266:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a26a:	42bb      	cmp	r3, r7
 800a26c:	da42      	bge.n	800a2f4 <__gethex+0x244>
 800a26e:	9801      	ldr	r0, [sp, #4]
 800a270:	4621      	mov	r1, r4
 800a272:	f000 faef 	bl	800a854 <_Bfree>
 800a276:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a278:	2300      	movs	r3, #0
 800a27a:	6013      	str	r3, [r2, #0]
 800a27c:	25a3      	movs	r5, #163	@ 0xa3
 800a27e:	e793      	b.n	800a1a8 <__gethex+0xf8>
 800a280:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a284:	2a2e      	cmp	r2, #46	@ 0x2e
 800a286:	d012      	beq.n	800a2ae <__gethex+0x1fe>
 800a288:	2b20      	cmp	r3, #32
 800a28a:	d104      	bne.n	800a296 <__gethex+0x1e6>
 800a28c:	f845 bb04 	str.w	fp, [r5], #4
 800a290:	f04f 0b00 	mov.w	fp, #0
 800a294:	465b      	mov	r3, fp
 800a296:	7830      	ldrb	r0, [r6, #0]
 800a298:	9303      	str	r3, [sp, #12]
 800a29a:	f7ff fef3 	bl	800a084 <__hexdig_fun>
 800a29e:	9b03      	ldr	r3, [sp, #12]
 800a2a0:	f000 000f 	and.w	r0, r0, #15
 800a2a4:	4098      	lsls	r0, r3
 800a2a6:	ea4b 0b00 	orr.w	fp, fp, r0
 800a2aa:	3304      	adds	r3, #4
 800a2ac:	e7ae      	b.n	800a20c <__gethex+0x15c>
 800a2ae:	45b1      	cmp	r9, r6
 800a2b0:	d8ea      	bhi.n	800a288 <__gethex+0x1d8>
 800a2b2:	492b      	ldr	r1, [pc, #172]	@ (800a360 <__gethex+0x2b0>)
 800a2b4:	9303      	str	r3, [sp, #12]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	f7ff fda3 	bl	8009e04 <strncmp>
 800a2be:	9b03      	ldr	r3, [sp, #12]
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	d1e1      	bne.n	800a288 <__gethex+0x1d8>
 800a2c4:	e7a2      	b.n	800a20c <__gethex+0x15c>
 800a2c6:	1ea9      	subs	r1, r5, #2
 800a2c8:	4620      	mov	r0, r4
 800a2ca:	f000 ff14 	bl	800b0f6 <__any_on>
 800a2ce:	2800      	cmp	r0, #0
 800a2d0:	d0c2      	beq.n	800a258 <__gethex+0x1a8>
 800a2d2:	f04f 0903 	mov.w	r9, #3
 800a2d6:	e7c1      	b.n	800a25c <__gethex+0x1ac>
 800a2d8:	da09      	bge.n	800a2ee <__gethex+0x23e>
 800a2da:	1b75      	subs	r5, r6, r5
 800a2dc:	4621      	mov	r1, r4
 800a2de:	9801      	ldr	r0, [sp, #4]
 800a2e0:	462a      	mov	r2, r5
 800a2e2:	f000 fccf 	bl	800ac84 <__lshift>
 800a2e6:	1b7f      	subs	r7, r7, r5
 800a2e8:	4604      	mov	r4, r0
 800a2ea:	f100 0a14 	add.w	sl, r0, #20
 800a2ee:	f04f 0900 	mov.w	r9, #0
 800a2f2:	e7b8      	b.n	800a266 <__gethex+0x1b6>
 800a2f4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a2f8:	42bd      	cmp	r5, r7
 800a2fa:	dd6f      	ble.n	800a3dc <__gethex+0x32c>
 800a2fc:	1bed      	subs	r5, r5, r7
 800a2fe:	42ae      	cmp	r6, r5
 800a300:	dc34      	bgt.n	800a36c <__gethex+0x2bc>
 800a302:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a306:	2b02      	cmp	r3, #2
 800a308:	d022      	beq.n	800a350 <__gethex+0x2a0>
 800a30a:	2b03      	cmp	r3, #3
 800a30c:	d024      	beq.n	800a358 <__gethex+0x2a8>
 800a30e:	2b01      	cmp	r3, #1
 800a310:	d115      	bne.n	800a33e <__gethex+0x28e>
 800a312:	42ae      	cmp	r6, r5
 800a314:	d113      	bne.n	800a33e <__gethex+0x28e>
 800a316:	2e01      	cmp	r6, #1
 800a318:	d10b      	bne.n	800a332 <__gethex+0x282>
 800a31a:	9a02      	ldr	r2, [sp, #8]
 800a31c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a320:	6013      	str	r3, [r2, #0]
 800a322:	2301      	movs	r3, #1
 800a324:	6123      	str	r3, [r4, #16]
 800a326:	f8ca 3000 	str.w	r3, [sl]
 800a32a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a32c:	2562      	movs	r5, #98	@ 0x62
 800a32e:	601c      	str	r4, [r3, #0]
 800a330:	e73a      	b.n	800a1a8 <__gethex+0xf8>
 800a332:	1e71      	subs	r1, r6, #1
 800a334:	4620      	mov	r0, r4
 800a336:	f000 fede 	bl	800b0f6 <__any_on>
 800a33a:	2800      	cmp	r0, #0
 800a33c:	d1ed      	bne.n	800a31a <__gethex+0x26a>
 800a33e:	9801      	ldr	r0, [sp, #4]
 800a340:	4621      	mov	r1, r4
 800a342:	f000 fa87 	bl	800a854 <_Bfree>
 800a346:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a348:	2300      	movs	r3, #0
 800a34a:	6013      	str	r3, [r2, #0]
 800a34c:	2550      	movs	r5, #80	@ 0x50
 800a34e:	e72b      	b.n	800a1a8 <__gethex+0xf8>
 800a350:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a352:	2b00      	cmp	r3, #0
 800a354:	d1f3      	bne.n	800a33e <__gethex+0x28e>
 800a356:	e7e0      	b.n	800a31a <__gethex+0x26a>
 800a358:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d1dd      	bne.n	800a31a <__gethex+0x26a>
 800a35e:	e7ee      	b.n	800a33e <__gethex+0x28e>
 800a360:	0800d788 	.word	0x0800d788
 800a364:	0800d7f0 	.word	0x0800d7f0
 800a368:	0800d801 	.word	0x0800d801
 800a36c:	1e6f      	subs	r7, r5, #1
 800a36e:	f1b9 0f00 	cmp.w	r9, #0
 800a372:	d130      	bne.n	800a3d6 <__gethex+0x326>
 800a374:	b127      	cbz	r7, 800a380 <__gethex+0x2d0>
 800a376:	4639      	mov	r1, r7
 800a378:	4620      	mov	r0, r4
 800a37a:	f000 febc 	bl	800b0f6 <__any_on>
 800a37e:	4681      	mov	r9, r0
 800a380:	117a      	asrs	r2, r7, #5
 800a382:	2301      	movs	r3, #1
 800a384:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a388:	f007 071f 	and.w	r7, r7, #31
 800a38c:	40bb      	lsls	r3, r7
 800a38e:	4213      	tst	r3, r2
 800a390:	4629      	mov	r1, r5
 800a392:	4620      	mov	r0, r4
 800a394:	bf18      	it	ne
 800a396:	f049 0902 	orrne.w	r9, r9, #2
 800a39a:	f7ff fe21 	bl	8009fe0 <rshift>
 800a39e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a3a2:	1b76      	subs	r6, r6, r5
 800a3a4:	2502      	movs	r5, #2
 800a3a6:	f1b9 0f00 	cmp.w	r9, #0
 800a3aa:	d047      	beq.n	800a43c <__gethex+0x38c>
 800a3ac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a3b0:	2b02      	cmp	r3, #2
 800a3b2:	d015      	beq.n	800a3e0 <__gethex+0x330>
 800a3b4:	2b03      	cmp	r3, #3
 800a3b6:	d017      	beq.n	800a3e8 <__gethex+0x338>
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d109      	bne.n	800a3d0 <__gethex+0x320>
 800a3bc:	f019 0f02 	tst.w	r9, #2
 800a3c0:	d006      	beq.n	800a3d0 <__gethex+0x320>
 800a3c2:	f8da 3000 	ldr.w	r3, [sl]
 800a3c6:	ea49 0903 	orr.w	r9, r9, r3
 800a3ca:	f019 0f01 	tst.w	r9, #1
 800a3ce:	d10e      	bne.n	800a3ee <__gethex+0x33e>
 800a3d0:	f045 0510 	orr.w	r5, r5, #16
 800a3d4:	e032      	b.n	800a43c <__gethex+0x38c>
 800a3d6:	f04f 0901 	mov.w	r9, #1
 800a3da:	e7d1      	b.n	800a380 <__gethex+0x2d0>
 800a3dc:	2501      	movs	r5, #1
 800a3de:	e7e2      	b.n	800a3a6 <__gethex+0x2f6>
 800a3e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3e2:	f1c3 0301 	rsb	r3, r3, #1
 800a3e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a3e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d0f0      	beq.n	800a3d0 <__gethex+0x320>
 800a3ee:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a3f2:	f104 0314 	add.w	r3, r4, #20
 800a3f6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a3fa:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a3fe:	f04f 0c00 	mov.w	ip, #0
 800a402:	4618      	mov	r0, r3
 800a404:	f853 2b04 	ldr.w	r2, [r3], #4
 800a408:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a40c:	d01b      	beq.n	800a446 <__gethex+0x396>
 800a40e:	3201      	adds	r2, #1
 800a410:	6002      	str	r2, [r0, #0]
 800a412:	2d02      	cmp	r5, #2
 800a414:	f104 0314 	add.w	r3, r4, #20
 800a418:	d13c      	bne.n	800a494 <__gethex+0x3e4>
 800a41a:	f8d8 2000 	ldr.w	r2, [r8]
 800a41e:	3a01      	subs	r2, #1
 800a420:	42b2      	cmp	r2, r6
 800a422:	d109      	bne.n	800a438 <__gethex+0x388>
 800a424:	1171      	asrs	r1, r6, #5
 800a426:	2201      	movs	r2, #1
 800a428:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a42c:	f006 061f 	and.w	r6, r6, #31
 800a430:	fa02 f606 	lsl.w	r6, r2, r6
 800a434:	421e      	tst	r6, r3
 800a436:	d13a      	bne.n	800a4ae <__gethex+0x3fe>
 800a438:	f045 0520 	orr.w	r5, r5, #32
 800a43c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a43e:	601c      	str	r4, [r3, #0]
 800a440:	9b02      	ldr	r3, [sp, #8]
 800a442:	601f      	str	r7, [r3, #0]
 800a444:	e6b0      	b.n	800a1a8 <__gethex+0xf8>
 800a446:	4299      	cmp	r1, r3
 800a448:	f843 cc04 	str.w	ip, [r3, #-4]
 800a44c:	d8d9      	bhi.n	800a402 <__gethex+0x352>
 800a44e:	68a3      	ldr	r3, [r4, #8]
 800a450:	459b      	cmp	fp, r3
 800a452:	db17      	blt.n	800a484 <__gethex+0x3d4>
 800a454:	6861      	ldr	r1, [r4, #4]
 800a456:	9801      	ldr	r0, [sp, #4]
 800a458:	3101      	adds	r1, #1
 800a45a:	f000 f9bb 	bl	800a7d4 <_Balloc>
 800a45e:	4681      	mov	r9, r0
 800a460:	b918      	cbnz	r0, 800a46a <__gethex+0x3ba>
 800a462:	4b1a      	ldr	r3, [pc, #104]	@ (800a4cc <__gethex+0x41c>)
 800a464:	4602      	mov	r2, r0
 800a466:	2184      	movs	r1, #132	@ 0x84
 800a468:	e6c5      	b.n	800a1f6 <__gethex+0x146>
 800a46a:	6922      	ldr	r2, [r4, #16]
 800a46c:	3202      	adds	r2, #2
 800a46e:	f104 010c 	add.w	r1, r4, #12
 800a472:	0092      	lsls	r2, r2, #2
 800a474:	300c      	adds	r0, #12
 800a476:	f7ff fd4a 	bl	8009f0e <memcpy>
 800a47a:	4621      	mov	r1, r4
 800a47c:	9801      	ldr	r0, [sp, #4]
 800a47e:	f000 f9e9 	bl	800a854 <_Bfree>
 800a482:	464c      	mov	r4, r9
 800a484:	6923      	ldr	r3, [r4, #16]
 800a486:	1c5a      	adds	r2, r3, #1
 800a488:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a48c:	6122      	str	r2, [r4, #16]
 800a48e:	2201      	movs	r2, #1
 800a490:	615a      	str	r2, [r3, #20]
 800a492:	e7be      	b.n	800a412 <__gethex+0x362>
 800a494:	6922      	ldr	r2, [r4, #16]
 800a496:	455a      	cmp	r2, fp
 800a498:	dd0b      	ble.n	800a4b2 <__gethex+0x402>
 800a49a:	2101      	movs	r1, #1
 800a49c:	4620      	mov	r0, r4
 800a49e:	f7ff fd9f 	bl	8009fe0 <rshift>
 800a4a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a4a6:	3701      	adds	r7, #1
 800a4a8:	42bb      	cmp	r3, r7
 800a4aa:	f6ff aee0 	blt.w	800a26e <__gethex+0x1be>
 800a4ae:	2501      	movs	r5, #1
 800a4b0:	e7c2      	b.n	800a438 <__gethex+0x388>
 800a4b2:	f016 061f 	ands.w	r6, r6, #31
 800a4b6:	d0fa      	beq.n	800a4ae <__gethex+0x3fe>
 800a4b8:	4453      	add	r3, sl
 800a4ba:	f1c6 0620 	rsb	r6, r6, #32
 800a4be:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a4c2:	f000 fa79 	bl	800a9b8 <__hi0bits>
 800a4c6:	42b0      	cmp	r0, r6
 800a4c8:	dbe7      	blt.n	800a49a <__gethex+0x3ea>
 800a4ca:	e7f0      	b.n	800a4ae <__gethex+0x3fe>
 800a4cc:	0800d7f0 	.word	0x0800d7f0

0800a4d0 <L_shift>:
 800a4d0:	f1c2 0208 	rsb	r2, r2, #8
 800a4d4:	0092      	lsls	r2, r2, #2
 800a4d6:	b570      	push	{r4, r5, r6, lr}
 800a4d8:	f1c2 0620 	rsb	r6, r2, #32
 800a4dc:	6843      	ldr	r3, [r0, #4]
 800a4de:	6804      	ldr	r4, [r0, #0]
 800a4e0:	fa03 f506 	lsl.w	r5, r3, r6
 800a4e4:	432c      	orrs	r4, r5
 800a4e6:	40d3      	lsrs	r3, r2
 800a4e8:	6004      	str	r4, [r0, #0]
 800a4ea:	f840 3f04 	str.w	r3, [r0, #4]!
 800a4ee:	4288      	cmp	r0, r1
 800a4f0:	d3f4      	bcc.n	800a4dc <L_shift+0xc>
 800a4f2:	bd70      	pop	{r4, r5, r6, pc}

0800a4f4 <__match>:
 800a4f4:	b530      	push	{r4, r5, lr}
 800a4f6:	6803      	ldr	r3, [r0, #0]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4fe:	b914      	cbnz	r4, 800a506 <__match+0x12>
 800a500:	6003      	str	r3, [r0, #0]
 800a502:	2001      	movs	r0, #1
 800a504:	bd30      	pop	{r4, r5, pc}
 800a506:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a50a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a50e:	2d19      	cmp	r5, #25
 800a510:	bf98      	it	ls
 800a512:	3220      	addls	r2, #32
 800a514:	42a2      	cmp	r2, r4
 800a516:	d0f0      	beq.n	800a4fa <__match+0x6>
 800a518:	2000      	movs	r0, #0
 800a51a:	e7f3      	b.n	800a504 <__match+0x10>

0800a51c <__hexnan>:
 800a51c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a520:	680b      	ldr	r3, [r1, #0]
 800a522:	6801      	ldr	r1, [r0, #0]
 800a524:	115e      	asrs	r6, r3, #5
 800a526:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a52a:	f013 031f 	ands.w	r3, r3, #31
 800a52e:	b087      	sub	sp, #28
 800a530:	bf18      	it	ne
 800a532:	3604      	addne	r6, #4
 800a534:	2500      	movs	r5, #0
 800a536:	1f37      	subs	r7, r6, #4
 800a538:	4682      	mov	sl, r0
 800a53a:	4690      	mov	r8, r2
 800a53c:	9301      	str	r3, [sp, #4]
 800a53e:	f846 5c04 	str.w	r5, [r6, #-4]
 800a542:	46b9      	mov	r9, r7
 800a544:	463c      	mov	r4, r7
 800a546:	9502      	str	r5, [sp, #8]
 800a548:	46ab      	mov	fp, r5
 800a54a:	784a      	ldrb	r2, [r1, #1]
 800a54c:	1c4b      	adds	r3, r1, #1
 800a54e:	9303      	str	r3, [sp, #12]
 800a550:	b342      	cbz	r2, 800a5a4 <__hexnan+0x88>
 800a552:	4610      	mov	r0, r2
 800a554:	9105      	str	r1, [sp, #20]
 800a556:	9204      	str	r2, [sp, #16]
 800a558:	f7ff fd94 	bl	800a084 <__hexdig_fun>
 800a55c:	2800      	cmp	r0, #0
 800a55e:	d151      	bne.n	800a604 <__hexnan+0xe8>
 800a560:	9a04      	ldr	r2, [sp, #16]
 800a562:	9905      	ldr	r1, [sp, #20]
 800a564:	2a20      	cmp	r2, #32
 800a566:	d818      	bhi.n	800a59a <__hexnan+0x7e>
 800a568:	9b02      	ldr	r3, [sp, #8]
 800a56a:	459b      	cmp	fp, r3
 800a56c:	dd13      	ble.n	800a596 <__hexnan+0x7a>
 800a56e:	454c      	cmp	r4, r9
 800a570:	d206      	bcs.n	800a580 <__hexnan+0x64>
 800a572:	2d07      	cmp	r5, #7
 800a574:	dc04      	bgt.n	800a580 <__hexnan+0x64>
 800a576:	462a      	mov	r2, r5
 800a578:	4649      	mov	r1, r9
 800a57a:	4620      	mov	r0, r4
 800a57c:	f7ff ffa8 	bl	800a4d0 <L_shift>
 800a580:	4544      	cmp	r4, r8
 800a582:	d952      	bls.n	800a62a <__hexnan+0x10e>
 800a584:	2300      	movs	r3, #0
 800a586:	f1a4 0904 	sub.w	r9, r4, #4
 800a58a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a58e:	f8cd b008 	str.w	fp, [sp, #8]
 800a592:	464c      	mov	r4, r9
 800a594:	461d      	mov	r5, r3
 800a596:	9903      	ldr	r1, [sp, #12]
 800a598:	e7d7      	b.n	800a54a <__hexnan+0x2e>
 800a59a:	2a29      	cmp	r2, #41	@ 0x29
 800a59c:	d157      	bne.n	800a64e <__hexnan+0x132>
 800a59e:	3102      	adds	r1, #2
 800a5a0:	f8ca 1000 	str.w	r1, [sl]
 800a5a4:	f1bb 0f00 	cmp.w	fp, #0
 800a5a8:	d051      	beq.n	800a64e <__hexnan+0x132>
 800a5aa:	454c      	cmp	r4, r9
 800a5ac:	d206      	bcs.n	800a5bc <__hexnan+0xa0>
 800a5ae:	2d07      	cmp	r5, #7
 800a5b0:	dc04      	bgt.n	800a5bc <__hexnan+0xa0>
 800a5b2:	462a      	mov	r2, r5
 800a5b4:	4649      	mov	r1, r9
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	f7ff ff8a 	bl	800a4d0 <L_shift>
 800a5bc:	4544      	cmp	r4, r8
 800a5be:	d936      	bls.n	800a62e <__hexnan+0x112>
 800a5c0:	f1a8 0204 	sub.w	r2, r8, #4
 800a5c4:	4623      	mov	r3, r4
 800a5c6:	f853 1b04 	ldr.w	r1, [r3], #4
 800a5ca:	f842 1f04 	str.w	r1, [r2, #4]!
 800a5ce:	429f      	cmp	r7, r3
 800a5d0:	d2f9      	bcs.n	800a5c6 <__hexnan+0xaa>
 800a5d2:	1b3b      	subs	r3, r7, r4
 800a5d4:	f023 0303 	bic.w	r3, r3, #3
 800a5d8:	3304      	adds	r3, #4
 800a5da:	3401      	adds	r4, #1
 800a5dc:	3e03      	subs	r6, #3
 800a5de:	42b4      	cmp	r4, r6
 800a5e0:	bf88      	it	hi
 800a5e2:	2304      	movhi	r3, #4
 800a5e4:	4443      	add	r3, r8
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	f843 2b04 	str.w	r2, [r3], #4
 800a5ec:	429f      	cmp	r7, r3
 800a5ee:	d2fb      	bcs.n	800a5e8 <__hexnan+0xcc>
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	b91b      	cbnz	r3, 800a5fc <__hexnan+0xe0>
 800a5f4:	4547      	cmp	r7, r8
 800a5f6:	d128      	bne.n	800a64a <__hexnan+0x12e>
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	603b      	str	r3, [r7, #0]
 800a5fc:	2005      	movs	r0, #5
 800a5fe:	b007      	add	sp, #28
 800a600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a604:	3501      	adds	r5, #1
 800a606:	2d08      	cmp	r5, #8
 800a608:	f10b 0b01 	add.w	fp, fp, #1
 800a60c:	dd06      	ble.n	800a61c <__hexnan+0x100>
 800a60e:	4544      	cmp	r4, r8
 800a610:	d9c1      	bls.n	800a596 <__hexnan+0x7a>
 800a612:	2300      	movs	r3, #0
 800a614:	f844 3c04 	str.w	r3, [r4, #-4]
 800a618:	2501      	movs	r5, #1
 800a61a:	3c04      	subs	r4, #4
 800a61c:	6822      	ldr	r2, [r4, #0]
 800a61e:	f000 000f 	and.w	r0, r0, #15
 800a622:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a626:	6020      	str	r0, [r4, #0]
 800a628:	e7b5      	b.n	800a596 <__hexnan+0x7a>
 800a62a:	2508      	movs	r5, #8
 800a62c:	e7b3      	b.n	800a596 <__hexnan+0x7a>
 800a62e:	9b01      	ldr	r3, [sp, #4]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d0dd      	beq.n	800a5f0 <__hexnan+0xd4>
 800a634:	f1c3 0320 	rsb	r3, r3, #32
 800a638:	f04f 32ff 	mov.w	r2, #4294967295
 800a63c:	40da      	lsrs	r2, r3
 800a63e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a642:	4013      	ands	r3, r2
 800a644:	f846 3c04 	str.w	r3, [r6, #-4]
 800a648:	e7d2      	b.n	800a5f0 <__hexnan+0xd4>
 800a64a:	3f04      	subs	r7, #4
 800a64c:	e7d0      	b.n	800a5f0 <__hexnan+0xd4>
 800a64e:	2004      	movs	r0, #4
 800a650:	e7d5      	b.n	800a5fe <__hexnan+0xe2>
	...

0800a654 <sbrk_aligned>:
 800a654:	b570      	push	{r4, r5, r6, lr}
 800a656:	4e0f      	ldr	r6, [pc, #60]	@ (800a694 <sbrk_aligned+0x40>)
 800a658:	460c      	mov	r4, r1
 800a65a:	6831      	ldr	r1, [r6, #0]
 800a65c:	4605      	mov	r5, r0
 800a65e:	b911      	cbnz	r1, 800a666 <sbrk_aligned+0x12>
 800a660:	f001 f976 	bl	800b950 <_sbrk_r>
 800a664:	6030      	str	r0, [r6, #0]
 800a666:	4621      	mov	r1, r4
 800a668:	4628      	mov	r0, r5
 800a66a:	f001 f971 	bl	800b950 <_sbrk_r>
 800a66e:	1c43      	adds	r3, r0, #1
 800a670:	d103      	bne.n	800a67a <sbrk_aligned+0x26>
 800a672:	f04f 34ff 	mov.w	r4, #4294967295
 800a676:	4620      	mov	r0, r4
 800a678:	bd70      	pop	{r4, r5, r6, pc}
 800a67a:	1cc4      	adds	r4, r0, #3
 800a67c:	f024 0403 	bic.w	r4, r4, #3
 800a680:	42a0      	cmp	r0, r4
 800a682:	d0f8      	beq.n	800a676 <sbrk_aligned+0x22>
 800a684:	1a21      	subs	r1, r4, r0
 800a686:	4628      	mov	r0, r5
 800a688:	f001 f962 	bl	800b950 <_sbrk_r>
 800a68c:	3001      	adds	r0, #1
 800a68e:	d1f2      	bne.n	800a676 <sbrk_aligned+0x22>
 800a690:	e7ef      	b.n	800a672 <sbrk_aligned+0x1e>
 800a692:	bf00      	nop
 800a694:	200009b8 	.word	0x200009b8

0800a698 <_malloc_r>:
 800a698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a69c:	1ccd      	adds	r5, r1, #3
 800a69e:	f025 0503 	bic.w	r5, r5, #3
 800a6a2:	3508      	adds	r5, #8
 800a6a4:	2d0c      	cmp	r5, #12
 800a6a6:	bf38      	it	cc
 800a6a8:	250c      	movcc	r5, #12
 800a6aa:	2d00      	cmp	r5, #0
 800a6ac:	4606      	mov	r6, r0
 800a6ae:	db01      	blt.n	800a6b4 <_malloc_r+0x1c>
 800a6b0:	42a9      	cmp	r1, r5
 800a6b2:	d904      	bls.n	800a6be <_malloc_r+0x26>
 800a6b4:	230c      	movs	r3, #12
 800a6b6:	6033      	str	r3, [r6, #0]
 800a6b8:	2000      	movs	r0, #0
 800a6ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a794 <_malloc_r+0xfc>
 800a6c2:	f000 f87b 	bl	800a7bc <__malloc_lock>
 800a6c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a6ca:	461c      	mov	r4, r3
 800a6cc:	bb44      	cbnz	r4, 800a720 <_malloc_r+0x88>
 800a6ce:	4629      	mov	r1, r5
 800a6d0:	4630      	mov	r0, r6
 800a6d2:	f7ff ffbf 	bl	800a654 <sbrk_aligned>
 800a6d6:	1c43      	adds	r3, r0, #1
 800a6d8:	4604      	mov	r4, r0
 800a6da:	d158      	bne.n	800a78e <_malloc_r+0xf6>
 800a6dc:	f8d8 4000 	ldr.w	r4, [r8]
 800a6e0:	4627      	mov	r7, r4
 800a6e2:	2f00      	cmp	r7, #0
 800a6e4:	d143      	bne.n	800a76e <_malloc_r+0xd6>
 800a6e6:	2c00      	cmp	r4, #0
 800a6e8:	d04b      	beq.n	800a782 <_malloc_r+0xea>
 800a6ea:	6823      	ldr	r3, [r4, #0]
 800a6ec:	4639      	mov	r1, r7
 800a6ee:	4630      	mov	r0, r6
 800a6f0:	eb04 0903 	add.w	r9, r4, r3
 800a6f4:	f001 f92c 	bl	800b950 <_sbrk_r>
 800a6f8:	4581      	cmp	r9, r0
 800a6fa:	d142      	bne.n	800a782 <_malloc_r+0xea>
 800a6fc:	6821      	ldr	r1, [r4, #0]
 800a6fe:	1a6d      	subs	r5, r5, r1
 800a700:	4629      	mov	r1, r5
 800a702:	4630      	mov	r0, r6
 800a704:	f7ff ffa6 	bl	800a654 <sbrk_aligned>
 800a708:	3001      	adds	r0, #1
 800a70a:	d03a      	beq.n	800a782 <_malloc_r+0xea>
 800a70c:	6823      	ldr	r3, [r4, #0]
 800a70e:	442b      	add	r3, r5
 800a710:	6023      	str	r3, [r4, #0]
 800a712:	f8d8 3000 	ldr.w	r3, [r8]
 800a716:	685a      	ldr	r2, [r3, #4]
 800a718:	bb62      	cbnz	r2, 800a774 <_malloc_r+0xdc>
 800a71a:	f8c8 7000 	str.w	r7, [r8]
 800a71e:	e00f      	b.n	800a740 <_malloc_r+0xa8>
 800a720:	6822      	ldr	r2, [r4, #0]
 800a722:	1b52      	subs	r2, r2, r5
 800a724:	d420      	bmi.n	800a768 <_malloc_r+0xd0>
 800a726:	2a0b      	cmp	r2, #11
 800a728:	d917      	bls.n	800a75a <_malloc_r+0xc2>
 800a72a:	1961      	adds	r1, r4, r5
 800a72c:	42a3      	cmp	r3, r4
 800a72e:	6025      	str	r5, [r4, #0]
 800a730:	bf18      	it	ne
 800a732:	6059      	strne	r1, [r3, #4]
 800a734:	6863      	ldr	r3, [r4, #4]
 800a736:	bf08      	it	eq
 800a738:	f8c8 1000 	streq.w	r1, [r8]
 800a73c:	5162      	str	r2, [r4, r5]
 800a73e:	604b      	str	r3, [r1, #4]
 800a740:	4630      	mov	r0, r6
 800a742:	f000 f841 	bl	800a7c8 <__malloc_unlock>
 800a746:	f104 000b 	add.w	r0, r4, #11
 800a74a:	1d23      	adds	r3, r4, #4
 800a74c:	f020 0007 	bic.w	r0, r0, #7
 800a750:	1ac2      	subs	r2, r0, r3
 800a752:	bf1c      	itt	ne
 800a754:	1a1b      	subne	r3, r3, r0
 800a756:	50a3      	strne	r3, [r4, r2]
 800a758:	e7af      	b.n	800a6ba <_malloc_r+0x22>
 800a75a:	6862      	ldr	r2, [r4, #4]
 800a75c:	42a3      	cmp	r3, r4
 800a75e:	bf0c      	ite	eq
 800a760:	f8c8 2000 	streq.w	r2, [r8]
 800a764:	605a      	strne	r2, [r3, #4]
 800a766:	e7eb      	b.n	800a740 <_malloc_r+0xa8>
 800a768:	4623      	mov	r3, r4
 800a76a:	6864      	ldr	r4, [r4, #4]
 800a76c:	e7ae      	b.n	800a6cc <_malloc_r+0x34>
 800a76e:	463c      	mov	r4, r7
 800a770:	687f      	ldr	r7, [r7, #4]
 800a772:	e7b6      	b.n	800a6e2 <_malloc_r+0x4a>
 800a774:	461a      	mov	r2, r3
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	42a3      	cmp	r3, r4
 800a77a:	d1fb      	bne.n	800a774 <_malloc_r+0xdc>
 800a77c:	2300      	movs	r3, #0
 800a77e:	6053      	str	r3, [r2, #4]
 800a780:	e7de      	b.n	800a740 <_malloc_r+0xa8>
 800a782:	230c      	movs	r3, #12
 800a784:	6033      	str	r3, [r6, #0]
 800a786:	4630      	mov	r0, r6
 800a788:	f000 f81e 	bl	800a7c8 <__malloc_unlock>
 800a78c:	e794      	b.n	800a6b8 <_malloc_r+0x20>
 800a78e:	6005      	str	r5, [r0, #0]
 800a790:	e7d6      	b.n	800a740 <_malloc_r+0xa8>
 800a792:	bf00      	nop
 800a794:	200009bc 	.word	0x200009bc

0800a798 <__ascii_mbtowc>:
 800a798:	b082      	sub	sp, #8
 800a79a:	b901      	cbnz	r1, 800a79e <__ascii_mbtowc+0x6>
 800a79c:	a901      	add	r1, sp, #4
 800a79e:	b142      	cbz	r2, 800a7b2 <__ascii_mbtowc+0x1a>
 800a7a0:	b14b      	cbz	r3, 800a7b6 <__ascii_mbtowc+0x1e>
 800a7a2:	7813      	ldrb	r3, [r2, #0]
 800a7a4:	600b      	str	r3, [r1, #0]
 800a7a6:	7812      	ldrb	r2, [r2, #0]
 800a7a8:	1e10      	subs	r0, r2, #0
 800a7aa:	bf18      	it	ne
 800a7ac:	2001      	movne	r0, #1
 800a7ae:	b002      	add	sp, #8
 800a7b0:	4770      	bx	lr
 800a7b2:	4610      	mov	r0, r2
 800a7b4:	e7fb      	b.n	800a7ae <__ascii_mbtowc+0x16>
 800a7b6:	f06f 0001 	mvn.w	r0, #1
 800a7ba:	e7f8      	b.n	800a7ae <__ascii_mbtowc+0x16>

0800a7bc <__malloc_lock>:
 800a7bc:	4801      	ldr	r0, [pc, #4]	@ (800a7c4 <__malloc_lock+0x8>)
 800a7be:	f7ff bba4 	b.w	8009f0a <__retarget_lock_acquire_recursive>
 800a7c2:	bf00      	nop
 800a7c4:	200009b4 	.word	0x200009b4

0800a7c8 <__malloc_unlock>:
 800a7c8:	4801      	ldr	r0, [pc, #4]	@ (800a7d0 <__malloc_unlock+0x8>)
 800a7ca:	f7ff bb9f 	b.w	8009f0c <__retarget_lock_release_recursive>
 800a7ce:	bf00      	nop
 800a7d0:	200009b4 	.word	0x200009b4

0800a7d4 <_Balloc>:
 800a7d4:	b570      	push	{r4, r5, r6, lr}
 800a7d6:	69c6      	ldr	r6, [r0, #28]
 800a7d8:	4604      	mov	r4, r0
 800a7da:	460d      	mov	r5, r1
 800a7dc:	b976      	cbnz	r6, 800a7fc <_Balloc+0x28>
 800a7de:	2010      	movs	r0, #16
 800a7e0:	f001 f8f8 	bl	800b9d4 <malloc>
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	61e0      	str	r0, [r4, #28]
 800a7e8:	b920      	cbnz	r0, 800a7f4 <_Balloc+0x20>
 800a7ea:	4b18      	ldr	r3, [pc, #96]	@ (800a84c <_Balloc+0x78>)
 800a7ec:	4818      	ldr	r0, [pc, #96]	@ (800a850 <_Balloc+0x7c>)
 800a7ee:	216b      	movs	r1, #107	@ 0x6b
 800a7f0:	f001 f8be 	bl	800b970 <__assert_func>
 800a7f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a7f8:	6006      	str	r6, [r0, #0]
 800a7fa:	60c6      	str	r6, [r0, #12]
 800a7fc:	69e6      	ldr	r6, [r4, #28]
 800a7fe:	68f3      	ldr	r3, [r6, #12]
 800a800:	b183      	cbz	r3, 800a824 <_Balloc+0x50>
 800a802:	69e3      	ldr	r3, [r4, #28]
 800a804:	68db      	ldr	r3, [r3, #12]
 800a806:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a80a:	b9b8      	cbnz	r0, 800a83c <_Balloc+0x68>
 800a80c:	2101      	movs	r1, #1
 800a80e:	fa01 f605 	lsl.w	r6, r1, r5
 800a812:	1d72      	adds	r2, r6, #5
 800a814:	0092      	lsls	r2, r2, #2
 800a816:	4620      	mov	r0, r4
 800a818:	f001 f8c8 	bl	800b9ac <_calloc_r>
 800a81c:	b160      	cbz	r0, 800a838 <_Balloc+0x64>
 800a81e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a822:	e00e      	b.n	800a842 <_Balloc+0x6e>
 800a824:	2221      	movs	r2, #33	@ 0x21
 800a826:	2104      	movs	r1, #4
 800a828:	4620      	mov	r0, r4
 800a82a:	f001 f8bf 	bl	800b9ac <_calloc_r>
 800a82e:	69e3      	ldr	r3, [r4, #28]
 800a830:	60f0      	str	r0, [r6, #12]
 800a832:	68db      	ldr	r3, [r3, #12]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d1e4      	bne.n	800a802 <_Balloc+0x2e>
 800a838:	2000      	movs	r0, #0
 800a83a:	bd70      	pop	{r4, r5, r6, pc}
 800a83c:	6802      	ldr	r2, [r0, #0]
 800a83e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a842:	2300      	movs	r3, #0
 800a844:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a848:	e7f7      	b.n	800a83a <_Balloc+0x66>
 800a84a:	bf00      	nop
 800a84c:	0800d861 	.word	0x0800d861
 800a850:	0800d878 	.word	0x0800d878

0800a854 <_Bfree>:
 800a854:	b570      	push	{r4, r5, r6, lr}
 800a856:	69c6      	ldr	r6, [r0, #28]
 800a858:	4605      	mov	r5, r0
 800a85a:	460c      	mov	r4, r1
 800a85c:	b976      	cbnz	r6, 800a87c <_Bfree+0x28>
 800a85e:	2010      	movs	r0, #16
 800a860:	f001 f8b8 	bl	800b9d4 <malloc>
 800a864:	4602      	mov	r2, r0
 800a866:	61e8      	str	r0, [r5, #28]
 800a868:	b920      	cbnz	r0, 800a874 <_Bfree+0x20>
 800a86a:	4b09      	ldr	r3, [pc, #36]	@ (800a890 <_Bfree+0x3c>)
 800a86c:	4809      	ldr	r0, [pc, #36]	@ (800a894 <_Bfree+0x40>)
 800a86e:	218f      	movs	r1, #143	@ 0x8f
 800a870:	f001 f87e 	bl	800b970 <__assert_func>
 800a874:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a878:	6006      	str	r6, [r0, #0]
 800a87a:	60c6      	str	r6, [r0, #12]
 800a87c:	b13c      	cbz	r4, 800a88e <_Bfree+0x3a>
 800a87e:	69eb      	ldr	r3, [r5, #28]
 800a880:	6862      	ldr	r2, [r4, #4]
 800a882:	68db      	ldr	r3, [r3, #12]
 800a884:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a888:	6021      	str	r1, [r4, #0]
 800a88a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a88e:	bd70      	pop	{r4, r5, r6, pc}
 800a890:	0800d861 	.word	0x0800d861
 800a894:	0800d878 	.word	0x0800d878

0800a898 <__multadd>:
 800a898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a89c:	690d      	ldr	r5, [r1, #16]
 800a89e:	4607      	mov	r7, r0
 800a8a0:	460c      	mov	r4, r1
 800a8a2:	461e      	mov	r6, r3
 800a8a4:	f101 0c14 	add.w	ip, r1, #20
 800a8a8:	2000      	movs	r0, #0
 800a8aa:	f8dc 3000 	ldr.w	r3, [ip]
 800a8ae:	b299      	uxth	r1, r3
 800a8b0:	fb02 6101 	mla	r1, r2, r1, r6
 800a8b4:	0c1e      	lsrs	r6, r3, #16
 800a8b6:	0c0b      	lsrs	r3, r1, #16
 800a8b8:	fb02 3306 	mla	r3, r2, r6, r3
 800a8bc:	b289      	uxth	r1, r1
 800a8be:	3001      	adds	r0, #1
 800a8c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a8c4:	4285      	cmp	r5, r0
 800a8c6:	f84c 1b04 	str.w	r1, [ip], #4
 800a8ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a8ce:	dcec      	bgt.n	800a8aa <__multadd+0x12>
 800a8d0:	b30e      	cbz	r6, 800a916 <__multadd+0x7e>
 800a8d2:	68a3      	ldr	r3, [r4, #8]
 800a8d4:	42ab      	cmp	r3, r5
 800a8d6:	dc19      	bgt.n	800a90c <__multadd+0x74>
 800a8d8:	6861      	ldr	r1, [r4, #4]
 800a8da:	4638      	mov	r0, r7
 800a8dc:	3101      	adds	r1, #1
 800a8de:	f7ff ff79 	bl	800a7d4 <_Balloc>
 800a8e2:	4680      	mov	r8, r0
 800a8e4:	b928      	cbnz	r0, 800a8f2 <__multadd+0x5a>
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	4b0c      	ldr	r3, [pc, #48]	@ (800a91c <__multadd+0x84>)
 800a8ea:	480d      	ldr	r0, [pc, #52]	@ (800a920 <__multadd+0x88>)
 800a8ec:	21ba      	movs	r1, #186	@ 0xba
 800a8ee:	f001 f83f 	bl	800b970 <__assert_func>
 800a8f2:	6922      	ldr	r2, [r4, #16]
 800a8f4:	3202      	adds	r2, #2
 800a8f6:	f104 010c 	add.w	r1, r4, #12
 800a8fa:	0092      	lsls	r2, r2, #2
 800a8fc:	300c      	adds	r0, #12
 800a8fe:	f7ff fb06 	bl	8009f0e <memcpy>
 800a902:	4621      	mov	r1, r4
 800a904:	4638      	mov	r0, r7
 800a906:	f7ff ffa5 	bl	800a854 <_Bfree>
 800a90a:	4644      	mov	r4, r8
 800a90c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a910:	3501      	adds	r5, #1
 800a912:	615e      	str	r6, [r3, #20]
 800a914:	6125      	str	r5, [r4, #16]
 800a916:	4620      	mov	r0, r4
 800a918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a91c:	0800d7f0 	.word	0x0800d7f0
 800a920:	0800d878 	.word	0x0800d878

0800a924 <__s2b>:
 800a924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a928:	460c      	mov	r4, r1
 800a92a:	4615      	mov	r5, r2
 800a92c:	461f      	mov	r7, r3
 800a92e:	2209      	movs	r2, #9
 800a930:	3308      	adds	r3, #8
 800a932:	4606      	mov	r6, r0
 800a934:	fb93 f3f2 	sdiv	r3, r3, r2
 800a938:	2100      	movs	r1, #0
 800a93a:	2201      	movs	r2, #1
 800a93c:	429a      	cmp	r2, r3
 800a93e:	db09      	blt.n	800a954 <__s2b+0x30>
 800a940:	4630      	mov	r0, r6
 800a942:	f7ff ff47 	bl	800a7d4 <_Balloc>
 800a946:	b940      	cbnz	r0, 800a95a <__s2b+0x36>
 800a948:	4602      	mov	r2, r0
 800a94a:	4b19      	ldr	r3, [pc, #100]	@ (800a9b0 <__s2b+0x8c>)
 800a94c:	4819      	ldr	r0, [pc, #100]	@ (800a9b4 <__s2b+0x90>)
 800a94e:	21d3      	movs	r1, #211	@ 0xd3
 800a950:	f001 f80e 	bl	800b970 <__assert_func>
 800a954:	0052      	lsls	r2, r2, #1
 800a956:	3101      	adds	r1, #1
 800a958:	e7f0      	b.n	800a93c <__s2b+0x18>
 800a95a:	9b08      	ldr	r3, [sp, #32]
 800a95c:	6143      	str	r3, [r0, #20]
 800a95e:	2d09      	cmp	r5, #9
 800a960:	f04f 0301 	mov.w	r3, #1
 800a964:	6103      	str	r3, [r0, #16]
 800a966:	dd16      	ble.n	800a996 <__s2b+0x72>
 800a968:	f104 0909 	add.w	r9, r4, #9
 800a96c:	46c8      	mov	r8, r9
 800a96e:	442c      	add	r4, r5
 800a970:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a974:	4601      	mov	r1, r0
 800a976:	3b30      	subs	r3, #48	@ 0x30
 800a978:	220a      	movs	r2, #10
 800a97a:	4630      	mov	r0, r6
 800a97c:	f7ff ff8c 	bl	800a898 <__multadd>
 800a980:	45a0      	cmp	r8, r4
 800a982:	d1f5      	bne.n	800a970 <__s2b+0x4c>
 800a984:	f1a5 0408 	sub.w	r4, r5, #8
 800a988:	444c      	add	r4, r9
 800a98a:	1b2d      	subs	r5, r5, r4
 800a98c:	1963      	adds	r3, r4, r5
 800a98e:	42bb      	cmp	r3, r7
 800a990:	db04      	blt.n	800a99c <__s2b+0x78>
 800a992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a996:	340a      	adds	r4, #10
 800a998:	2509      	movs	r5, #9
 800a99a:	e7f6      	b.n	800a98a <__s2b+0x66>
 800a99c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a9a0:	4601      	mov	r1, r0
 800a9a2:	3b30      	subs	r3, #48	@ 0x30
 800a9a4:	220a      	movs	r2, #10
 800a9a6:	4630      	mov	r0, r6
 800a9a8:	f7ff ff76 	bl	800a898 <__multadd>
 800a9ac:	e7ee      	b.n	800a98c <__s2b+0x68>
 800a9ae:	bf00      	nop
 800a9b0:	0800d7f0 	.word	0x0800d7f0
 800a9b4:	0800d878 	.word	0x0800d878

0800a9b8 <__hi0bits>:
 800a9b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a9bc:	4603      	mov	r3, r0
 800a9be:	bf36      	itet	cc
 800a9c0:	0403      	lslcc	r3, r0, #16
 800a9c2:	2000      	movcs	r0, #0
 800a9c4:	2010      	movcc	r0, #16
 800a9c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a9ca:	bf3c      	itt	cc
 800a9cc:	021b      	lslcc	r3, r3, #8
 800a9ce:	3008      	addcc	r0, #8
 800a9d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9d4:	bf3c      	itt	cc
 800a9d6:	011b      	lslcc	r3, r3, #4
 800a9d8:	3004      	addcc	r0, #4
 800a9da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9de:	bf3c      	itt	cc
 800a9e0:	009b      	lslcc	r3, r3, #2
 800a9e2:	3002      	addcc	r0, #2
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	db05      	blt.n	800a9f4 <__hi0bits+0x3c>
 800a9e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a9ec:	f100 0001 	add.w	r0, r0, #1
 800a9f0:	bf08      	it	eq
 800a9f2:	2020      	moveq	r0, #32
 800a9f4:	4770      	bx	lr

0800a9f6 <__lo0bits>:
 800a9f6:	6803      	ldr	r3, [r0, #0]
 800a9f8:	4602      	mov	r2, r0
 800a9fa:	f013 0007 	ands.w	r0, r3, #7
 800a9fe:	d00b      	beq.n	800aa18 <__lo0bits+0x22>
 800aa00:	07d9      	lsls	r1, r3, #31
 800aa02:	d421      	bmi.n	800aa48 <__lo0bits+0x52>
 800aa04:	0798      	lsls	r0, r3, #30
 800aa06:	bf49      	itett	mi
 800aa08:	085b      	lsrmi	r3, r3, #1
 800aa0a:	089b      	lsrpl	r3, r3, #2
 800aa0c:	2001      	movmi	r0, #1
 800aa0e:	6013      	strmi	r3, [r2, #0]
 800aa10:	bf5c      	itt	pl
 800aa12:	6013      	strpl	r3, [r2, #0]
 800aa14:	2002      	movpl	r0, #2
 800aa16:	4770      	bx	lr
 800aa18:	b299      	uxth	r1, r3
 800aa1a:	b909      	cbnz	r1, 800aa20 <__lo0bits+0x2a>
 800aa1c:	0c1b      	lsrs	r3, r3, #16
 800aa1e:	2010      	movs	r0, #16
 800aa20:	b2d9      	uxtb	r1, r3
 800aa22:	b909      	cbnz	r1, 800aa28 <__lo0bits+0x32>
 800aa24:	3008      	adds	r0, #8
 800aa26:	0a1b      	lsrs	r3, r3, #8
 800aa28:	0719      	lsls	r1, r3, #28
 800aa2a:	bf04      	itt	eq
 800aa2c:	091b      	lsreq	r3, r3, #4
 800aa2e:	3004      	addeq	r0, #4
 800aa30:	0799      	lsls	r1, r3, #30
 800aa32:	bf04      	itt	eq
 800aa34:	089b      	lsreq	r3, r3, #2
 800aa36:	3002      	addeq	r0, #2
 800aa38:	07d9      	lsls	r1, r3, #31
 800aa3a:	d403      	bmi.n	800aa44 <__lo0bits+0x4e>
 800aa3c:	085b      	lsrs	r3, r3, #1
 800aa3e:	f100 0001 	add.w	r0, r0, #1
 800aa42:	d003      	beq.n	800aa4c <__lo0bits+0x56>
 800aa44:	6013      	str	r3, [r2, #0]
 800aa46:	4770      	bx	lr
 800aa48:	2000      	movs	r0, #0
 800aa4a:	4770      	bx	lr
 800aa4c:	2020      	movs	r0, #32
 800aa4e:	4770      	bx	lr

0800aa50 <__i2b>:
 800aa50:	b510      	push	{r4, lr}
 800aa52:	460c      	mov	r4, r1
 800aa54:	2101      	movs	r1, #1
 800aa56:	f7ff febd 	bl	800a7d4 <_Balloc>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	b928      	cbnz	r0, 800aa6a <__i2b+0x1a>
 800aa5e:	4b05      	ldr	r3, [pc, #20]	@ (800aa74 <__i2b+0x24>)
 800aa60:	4805      	ldr	r0, [pc, #20]	@ (800aa78 <__i2b+0x28>)
 800aa62:	f240 1145 	movw	r1, #325	@ 0x145
 800aa66:	f000 ff83 	bl	800b970 <__assert_func>
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	6144      	str	r4, [r0, #20]
 800aa6e:	6103      	str	r3, [r0, #16]
 800aa70:	bd10      	pop	{r4, pc}
 800aa72:	bf00      	nop
 800aa74:	0800d7f0 	.word	0x0800d7f0
 800aa78:	0800d878 	.word	0x0800d878

0800aa7c <__multiply>:
 800aa7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa80:	4614      	mov	r4, r2
 800aa82:	690a      	ldr	r2, [r1, #16]
 800aa84:	6923      	ldr	r3, [r4, #16]
 800aa86:	429a      	cmp	r2, r3
 800aa88:	bfa8      	it	ge
 800aa8a:	4623      	movge	r3, r4
 800aa8c:	460f      	mov	r7, r1
 800aa8e:	bfa4      	itt	ge
 800aa90:	460c      	movge	r4, r1
 800aa92:	461f      	movge	r7, r3
 800aa94:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800aa98:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800aa9c:	68a3      	ldr	r3, [r4, #8]
 800aa9e:	6861      	ldr	r1, [r4, #4]
 800aaa0:	eb0a 0609 	add.w	r6, sl, r9
 800aaa4:	42b3      	cmp	r3, r6
 800aaa6:	b085      	sub	sp, #20
 800aaa8:	bfb8      	it	lt
 800aaaa:	3101      	addlt	r1, #1
 800aaac:	f7ff fe92 	bl	800a7d4 <_Balloc>
 800aab0:	b930      	cbnz	r0, 800aac0 <__multiply+0x44>
 800aab2:	4602      	mov	r2, r0
 800aab4:	4b44      	ldr	r3, [pc, #272]	@ (800abc8 <__multiply+0x14c>)
 800aab6:	4845      	ldr	r0, [pc, #276]	@ (800abcc <__multiply+0x150>)
 800aab8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aabc:	f000 ff58 	bl	800b970 <__assert_func>
 800aac0:	f100 0514 	add.w	r5, r0, #20
 800aac4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aac8:	462b      	mov	r3, r5
 800aaca:	2200      	movs	r2, #0
 800aacc:	4543      	cmp	r3, r8
 800aace:	d321      	bcc.n	800ab14 <__multiply+0x98>
 800aad0:	f107 0114 	add.w	r1, r7, #20
 800aad4:	f104 0214 	add.w	r2, r4, #20
 800aad8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800aadc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800aae0:	9302      	str	r3, [sp, #8]
 800aae2:	1b13      	subs	r3, r2, r4
 800aae4:	3b15      	subs	r3, #21
 800aae6:	f023 0303 	bic.w	r3, r3, #3
 800aaea:	3304      	adds	r3, #4
 800aaec:	f104 0715 	add.w	r7, r4, #21
 800aaf0:	42ba      	cmp	r2, r7
 800aaf2:	bf38      	it	cc
 800aaf4:	2304      	movcc	r3, #4
 800aaf6:	9301      	str	r3, [sp, #4]
 800aaf8:	9b02      	ldr	r3, [sp, #8]
 800aafa:	9103      	str	r1, [sp, #12]
 800aafc:	428b      	cmp	r3, r1
 800aafe:	d80c      	bhi.n	800ab1a <__multiply+0x9e>
 800ab00:	2e00      	cmp	r6, #0
 800ab02:	dd03      	ble.n	800ab0c <__multiply+0x90>
 800ab04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d05b      	beq.n	800abc4 <__multiply+0x148>
 800ab0c:	6106      	str	r6, [r0, #16]
 800ab0e:	b005      	add	sp, #20
 800ab10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab14:	f843 2b04 	str.w	r2, [r3], #4
 800ab18:	e7d8      	b.n	800aacc <__multiply+0x50>
 800ab1a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ab1e:	f1ba 0f00 	cmp.w	sl, #0
 800ab22:	d024      	beq.n	800ab6e <__multiply+0xf2>
 800ab24:	f104 0e14 	add.w	lr, r4, #20
 800ab28:	46a9      	mov	r9, r5
 800ab2a:	f04f 0c00 	mov.w	ip, #0
 800ab2e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ab32:	f8d9 3000 	ldr.w	r3, [r9]
 800ab36:	fa1f fb87 	uxth.w	fp, r7
 800ab3a:	b29b      	uxth	r3, r3
 800ab3c:	fb0a 330b 	mla	r3, sl, fp, r3
 800ab40:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ab44:	f8d9 7000 	ldr.w	r7, [r9]
 800ab48:	4463      	add	r3, ip
 800ab4a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ab4e:	fb0a c70b 	mla	r7, sl, fp, ip
 800ab52:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ab56:	b29b      	uxth	r3, r3
 800ab58:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ab5c:	4572      	cmp	r2, lr
 800ab5e:	f849 3b04 	str.w	r3, [r9], #4
 800ab62:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ab66:	d8e2      	bhi.n	800ab2e <__multiply+0xb2>
 800ab68:	9b01      	ldr	r3, [sp, #4]
 800ab6a:	f845 c003 	str.w	ip, [r5, r3]
 800ab6e:	9b03      	ldr	r3, [sp, #12]
 800ab70:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ab74:	3104      	adds	r1, #4
 800ab76:	f1b9 0f00 	cmp.w	r9, #0
 800ab7a:	d021      	beq.n	800abc0 <__multiply+0x144>
 800ab7c:	682b      	ldr	r3, [r5, #0]
 800ab7e:	f104 0c14 	add.w	ip, r4, #20
 800ab82:	46ae      	mov	lr, r5
 800ab84:	f04f 0a00 	mov.w	sl, #0
 800ab88:	f8bc b000 	ldrh.w	fp, [ip]
 800ab8c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ab90:	fb09 770b 	mla	r7, r9, fp, r7
 800ab94:	4457      	add	r7, sl
 800ab96:	b29b      	uxth	r3, r3
 800ab98:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ab9c:	f84e 3b04 	str.w	r3, [lr], #4
 800aba0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aba4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aba8:	f8be 3000 	ldrh.w	r3, [lr]
 800abac:	fb09 330a 	mla	r3, r9, sl, r3
 800abb0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800abb4:	4562      	cmp	r2, ip
 800abb6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800abba:	d8e5      	bhi.n	800ab88 <__multiply+0x10c>
 800abbc:	9f01      	ldr	r7, [sp, #4]
 800abbe:	51eb      	str	r3, [r5, r7]
 800abc0:	3504      	adds	r5, #4
 800abc2:	e799      	b.n	800aaf8 <__multiply+0x7c>
 800abc4:	3e01      	subs	r6, #1
 800abc6:	e79b      	b.n	800ab00 <__multiply+0x84>
 800abc8:	0800d7f0 	.word	0x0800d7f0
 800abcc:	0800d878 	.word	0x0800d878

0800abd0 <__pow5mult>:
 800abd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abd4:	4615      	mov	r5, r2
 800abd6:	f012 0203 	ands.w	r2, r2, #3
 800abda:	4607      	mov	r7, r0
 800abdc:	460e      	mov	r6, r1
 800abde:	d007      	beq.n	800abf0 <__pow5mult+0x20>
 800abe0:	4c25      	ldr	r4, [pc, #148]	@ (800ac78 <__pow5mult+0xa8>)
 800abe2:	3a01      	subs	r2, #1
 800abe4:	2300      	movs	r3, #0
 800abe6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800abea:	f7ff fe55 	bl	800a898 <__multadd>
 800abee:	4606      	mov	r6, r0
 800abf0:	10ad      	asrs	r5, r5, #2
 800abf2:	d03d      	beq.n	800ac70 <__pow5mult+0xa0>
 800abf4:	69fc      	ldr	r4, [r7, #28]
 800abf6:	b97c      	cbnz	r4, 800ac18 <__pow5mult+0x48>
 800abf8:	2010      	movs	r0, #16
 800abfa:	f000 feeb 	bl	800b9d4 <malloc>
 800abfe:	4602      	mov	r2, r0
 800ac00:	61f8      	str	r0, [r7, #28]
 800ac02:	b928      	cbnz	r0, 800ac10 <__pow5mult+0x40>
 800ac04:	4b1d      	ldr	r3, [pc, #116]	@ (800ac7c <__pow5mult+0xac>)
 800ac06:	481e      	ldr	r0, [pc, #120]	@ (800ac80 <__pow5mult+0xb0>)
 800ac08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ac0c:	f000 feb0 	bl	800b970 <__assert_func>
 800ac10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ac14:	6004      	str	r4, [r0, #0]
 800ac16:	60c4      	str	r4, [r0, #12]
 800ac18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ac1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ac20:	b94c      	cbnz	r4, 800ac36 <__pow5mult+0x66>
 800ac22:	f240 2171 	movw	r1, #625	@ 0x271
 800ac26:	4638      	mov	r0, r7
 800ac28:	f7ff ff12 	bl	800aa50 <__i2b>
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ac32:	4604      	mov	r4, r0
 800ac34:	6003      	str	r3, [r0, #0]
 800ac36:	f04f 0900 	mov.w	r9, #0
 800ac3a:	07eb      	lsls	r3, r5, #31
 800ac3c:	d50a      	bpl.n	800ac54 <__pow5mult+0x84>
 800ac3e:	4631      	mov	r1, r6
 800ac40:	4622      	mov	r2, r4
 800ac42:	4638      	mov	r0, r7
 800ac44:	f7ff ff1a 	bl	800aa7c <__multiply>
 800ac48:	4631      	mov	r1, r6
 800ac4a:	4680      	mov	r8, r0
 800ac4c:	4638      	mov	r0, r7
 800ac4e:	f7ff fe01 	bl	800a854 <_Bfree>
 800ac52:	4646      	mov	r6, r8
 800ac54:	106d      	asrs	r5, r5, #1
 800ac56:	d00b      	beq.n	800ac70 <__pow5mult+0xa0>
 800ac58:	6820      	ldr	r0, [r4, #0]
 800ac5a:	b938      	cbnz	r0, 800ac6c <__pow5mult+0x9c>
 800ac5c:	4622      	mov	r2, r4
 800ac5e:	4621      	mov	r1, r4
 800ac60:	4638      	mov	r0, r7
 800ac62:	f7ff ff0b 	bl	800aa7c <__multiply>
 800ac66:	6020      	str	r0, [r4, #0]
 800ac68:	f8c0 9000 	str.w	r9, [r0]
 800ac6c:	4604      	mov	r4, r0
 800ac6e:	e7e4      	b.n	800ac3a <__pow5mult+0x6a>
 800ac70:	4630      	mov	r0, r6
 800ac72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac76:	bf00      	nop
 800ac78:	0800d8d4 	.word	0x0800d8d4
 800ac7c:	0800d861 	.word	0x0800d861
 800ac80:	0800d878 	.word	0x0800d878

0800ac84 <__lshift>:
 800ac84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac88:	460c      	mov	r4, r1
 800ac8a:	6849      	ldr	r1, [r1, #4]
 800ac8c:	6923      	ldr	r3, [r4, #16]
 800ac8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ac92:	68a3      	ldr	r3, [r4, #8]
 800ac94:	4607      	mov	r7, r0
 800ac96:	4691      	mov	r9, r2
 800ac98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac9c:	f108 0601 	add.w	r6, r8, #1
 800aca0:	42b3      	cmp	r3, r6
 800aca2:	db0b      	blt.n	800acbc <__lshift+0x38>
 800aca4:	4638      	mov	r0, r7
 800aca6:	f7ff fd95 	bl	800a7d4 <_Balloc>
 800acaa:	4605      	mov	r5, r0
 800acac:	b948      	cbnz	r0, 800acc2 <__lshift+0x3e>
 800acae:	4602      	mov	r2, r0
 800acb0:	4b28      	ldr	r3, [pc, #160]	@ (800ad54 <__lshift+0xd0>)
 800acb2:	4829      	ldr	r0, [pc, #164]	@ (800ad58 <__lshift+0xd4>)
 800acb4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800acb8:	f000 fe5a 	bl	800b970 <__assert_func>
 800acbc:	3101      	adds	r1, #1
 800acbe:	005b      	lsls	r3, r3, #1
 800acc0:	e7ee      	b.n	800aca0 <__lshift+0x1c>
 800acc2:	2300      	movs	r3, #0
 800acc4:	f100 0114 	add.w	r1, r0, #20
 800acc8:	f100 0210 	add.w	r2, r0, #16
 800accc:	4618      	mov	r0, r3
 800acce:	4553      	cmp	r3, sl
 800acd0:	db33      	blt.n	800ad3a <__lshift+0xb6>
 800acd2:	6920      	ldr	r0, [r4, #16]
 800acd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800acd8:	f104 0314 	add.w	r3, r4, #20
 800acdc:	f019 091f 	ands.w	r9, r9, #31
 800ace0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ace4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ace8:	d02b      	beq.n	800ad42 <__lshift+0xbe>
 800acea:	f1c9 0e20 	rsb	lr, r9, #32
 800acee:	468a      	mov	sl, r1
 800acf0:	2200      	movs	r2, #0
 800acf2:	6818      	ldr	r0, [r3, #0]
 800acf4:	fa00 f009 	lsl.w	r0, r0, r9
 800acf8:	4310      	orrs	r0, r2
 800acfa:	f84a 0b04 	str.w	r0, [sl], #4
 800acfe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad02:	459c      	cmp	ip, r3
 800ad04:	fa22 f20e 	lsr.w	r2, r2, lr
 800ad08:	d8f3      	bhi.n	800acf2 <__lshift+0x6e>
 800ad0a:	ebac 0304 	sub.w	r3, ip, r4
 800ad0e:	3b15      	subs	r3, #21
 800ad10:	f023 0303 	bic.w	r3, r3, #3
 800ad14:	3304      	adds	r3, #4
 800ad16:	f104 0015 	add.w	r0, r4, #21
 800ad1a:	4584      	cmp	ip, r0
 800ad1c:	bf38      	it	cc
 800ad1e:	2304      	movcc	r3, #4
 800ad20:	50ca      	str	r2, [r1, r3]
 800ad22:	b10a      	cbz	r2, 800ad28 <__lshift+0xa4>
 800ad24:	f108 0602 	add.w	r6, r8, #2
 800ad28:	3e01      	subs	r6, #1
 800ad2a:	4638      	mov	r0, r7
 800ad2c:	612e      	str	r6, [r5, #16]
 800ad2e:	4621      	mov	r1, r4
 800ad30:	f7ff fd90 	bl	800a854 <_Bfree>
 800ad34:	4628      	mov	r0, r5
 800ad36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad3a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ad3e:	3301      	adds	r3, #1
 800ad40:	e7c5      	b.n	800acce <__lshift+0x4a>
 800ad42:	3904      	subs	r1, #4
 800ad44:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad48:	f841 2f04 	str.w	r2, [r1, #4]!
 800ad4c:	459c      	cmp	ip, r3
 800ad4e:	d8f9      	bhi.n	800ad44 <__lshift+0xc0>
 800ad50:	e7ea      	b.n	800ad28 <__lshift+0xa4>
 800ad52:	bf00      	nop
 800ad54:	0800d7f0 	.word	0x0800d7f0
 800ad58:	0800d878 	.word	0x0800d878

0800ad5c <__mcmp>:
 800ad5c:	690a      	ldr	r2, [r1, #16]
 800ad5e:	4603      	mov	r3, r0
 800ad60:	6900      	ldr	r0, [r0, #16]
 800ad62:	1a80      	subs	r0, r0, r2
 800ad64:	b530      	push	{r4, r5, lr}
 800ad66:	d10e      	bne.n	800ad86 <__mcmp+0x2a>
 800ad68:	3314      	adds	r3, #20
 800ad6a:	3114      	adds	r1, #20
 800ad6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ad70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ad74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ad78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ad7c:	4295      	cmp	r5, r2
 800ad7e:	d003      	beq.n	800ad88 <__mcmp+0x2c>
 800ad80:	d205      	bcs.n	800ad8e <__mcmp+0x32>
 800ad82:	f04f 30ff 	mov.w	r0, #4294967295
 800ad86:	bd30      	pop	{r4, r5, pc}
 800ad88:	42a3      	cmp	r3, r4
 800ad8a:	d3f3      	bcc.n	800ad74 <__mcmp+0x18>
 800ad8c:	e7fb      	b.n	800ad86 <__mcmp+0x2a>
 800ad8e:	2001      	movs	r0, #1
 800ad90:	e7f9      	b.n	800ad86 <__mcmp+0x2a>
	...

0800ad94 <__mdiff>:
 800ad94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad98:	4689      	mov	r9, r1
 800ad9a:	4606      	mov	r6, r0
 800ad9c:	4611      	mov	r1, r2
 800ad9e:	4648      	mov	r0, r9
 800ada0:	4614      	mov	r4, r2
 800ada2:	f7ff ffdb 	bl	800ad5c <__mcmp>
 800ada6:	1e05      	subs	r5, r0, #0
 800ada8:	d112      	bne.n	800add0 <__mdiff+0x3c>
 800adaa:	4629      	mov	r1, r5
 800adac:	4630      	mov	r0, r6
 800adae:	f7ff fd11 	bl	800a7d4 <_Balloc>
 800adb2:	4602      	mov	r2, r0
 800adb4:	b928      	cbnz	r0, 800adc2 <__mdiff+0x2e>
 800adb6:	4b3f      	ldr	r3, [pc, #252]	@ (800aeb4 <__mdiff+0x120>)
 800adb8:	f240 2137 	movw	r1, #567	@ 0x237
 800adbc:	483e      	ldr	r0, [pc, #248]	@ (800aeb8 <__mdiff+0x124>)
 800adbe:	f000 fdd7 	bl	800b970 <__assert_func>
 800adc2:	2301      	movs	r3, #1
 800adc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800adc8:	4610      	mov	r0, r2
 800adca:	b003      	add	sp, #12
 800adcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800add0:	bfbc      	itt	lt
 800add2:	464b      	movlt	r3, r9
 800add4:	46a1      	movlt	r9, r4
 800add6:	4630      	mov	r0, r6
 800add8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800addc:	bfba      	itte	lt
 800adde:	461c      	movlt	r4, r3
 800ade0:	2501      	movlt	r5, #1
 800ade2:	2500      	movge	r5, #0
 800ade4:	f7ff fcf6 	bl	800a7d4 <_Balloc>
 800ade8:	4602      	mov	r2, r0
 800adea:	b918      	cbnz	r0, 800adf4 <__mdiff+0x60>
 800adec:	4b31      	ldr	r3, [pc, #196]	@ (800aeb4 <__mdiff+0x120>)
 800adee:	f240 2145 	movw	r1, #581	@ 0x245
 800adf2:	e7e3      	b.n	800adbc <__mdiff+0x28>
 800adf4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800adf8:	6926      	ldr	r6, [r4, #16]
 800adfa:	60c5      	str	r5, [r0, #12]
 800adfc:	f109 0310 	add.w	r3, r9, #16
 800ae00:	f109 0514 	add.w	r5, r9, #20
 800ae04:	f104 0e14 	add.w	lr, r4, #20
 800ae08:	f100 0b14 	add.w	fp, r0, #20
 800ae0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ae10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ae14:	9301      	str	r3, [sp, #4]
 800ae16:	46d9      	mov	r9, fp
 800ae18:	f04f 0c00 	mov.w	ip, #0
 800ae1c:	9b01      	ldr	r3, [sp, #4]
 800ae1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ae22:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ae26:	9301      	str	r3, [sp, #4]
 800ae28:	fa1f f38a 	uxth.w	r3, sl
 800ae2c:	4619      	mov	r1, r3
 800ae2e:	b283      	uxth	r3, r0
 800ae30:	1acb      	subs	r3, r1, r3
 800ae32:	0c00      	lsrs	r0, r0, #16
 800ae34:	4463      	add	r3, ip
 800ae36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ae3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ae3e:	b29b      	uxth	r3, r3
 800ae40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ae44:	4576      	cmp	r6, lr
 800ae46:	f849 3b04 	str.w	r3, [r9], #4
 800ae4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ae4e:	d8e5      	bhi.n	800ae1c <__mdiff+0x88>
 800ae50:	1b33      	subs	r3, r6, r4
 800ae52:	3b15      	subs	r3, #21
 800ae54:	f023 0303 	bic.w	r3, r3, #3
 800ae58:	3415      	adds	r4, #21
 800ae5a:	3304      	adds	r3, #4
 800ae5c:	42a6      	cmp	r6, r4
 800ae5e:	bf38      	it	cc
 800ae60:	2304      	movcc	r3, #4
 800ae62:	441d      	add	r5, r3
 800ae64:	445b      	add	r3, fp
 800ae66:	461e      	mov	r6, r3
 800ae68:	462c      	mov	r4, r5
 800ae6a:	4544      	cmp	r4, r8
 800ae6c:	d30e      	bcc.n	800ae8c <__mdiff+0xf8>
 800ae6e:	f108 0103 	add.w	r1, r8, #3
 800ae72:	1b49      	subs	r1, r1, r5
 800ae74:	f021 0103 	bic.w	r1, r1, #3
 800ae78:	3d03      	subs	r5, #3
 800ae7a:	45a8      	cmp	r8, r5
 800ae7c:	bf38      	it	cc
 800ae7e:	2100      	movcc	r1, #0
 800ae80:	440b      	add	r3, r1
 800ae82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae86:	b191      	cbz	r1, 800aeae <__mdiff+0x11a>
 800ae88:	6117      	str	r7, [r2, #16]
 800ae8a:	e79d      	b.n	800adc8 <__mdiff+0x34>
 800ae8c:	f854 1b04 	ldr.w	r1, [r4], #4
 800ae90:	46e6      	mov	lr, ip
 800ae92:	0c08      	lsrs	r0, r1, #16
 800ae94:	fa1c fc81 	uxtah	ip, ip, r1
 800ae98:	4471      	add	r1, lr
 800ae9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ae9e:	b289      	uxth	r1, r1
 800aea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aea4:	f846 1b04 	str.w	r1, [r6], #4
 800aea8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aeac:	e7dd      	b.n	800ae6a <__mdiff+0xd6>
 800aeae:	3f01      	subs	r7, #1
 800aeb0:	e7e7      	b.n	800ae82 <__mdiff+0xee>
 800aeb2:	bf00      	nop
 800aeb4:	0800d7f0 	.word	0x0800d7f0
 800aeb8:	0800d878 	.word	0x0800d878

0800aebc <__ulp>:
 800aebc:	b082      	sub	sp, #8
 800aebe:	ed8d 0b00 	vstr	d0, [sp]
 800aec2:	9a01      	ldr	r2, [sp, #4]
 800aec4:	4b0f      	ldr	r3, [pc, #60]	@ (800af04 <__ulp+0x48>)
 800aec6:	4013      	ands	r3, r2
 800aec8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800aecc:	2b00      	cmp	r3, #0
 800aece:	dc08      	bgt.n	800aee2 <__ulp+0x26>
 800aed0:	425b      	negs	r3, r3
 800aed2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800aed6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aeda:	da04      	bge.n	800aee6 <__ulp+0x2a>
 800aedc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aee0:	4113      	asrs	r3, r2
 800aee2:	2200      	movs	r2, #0
 800aee4:	e008      	b.n	800aef8 <__ulp+0x3c>
 800aee6:	f1a2 0314 	sub.w	r3, r2, #20
 800aeea:	2b1e      	cmp	r3, #30
 800aeec:	bfda      	itte	le
 800aeee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800aef2:	40da      	lsrle	r2, r3
 800aef4:	2201      	movgt	r2, #1
 800aef6:	2300      	movs	r3, #0
 800aef8:	4619      	mov	r1, r3
 800aefa:	4610      	mov	r0, r2
 800aefc:	ec41 0b10 	vmov	d0, r0, r1
 800af00:	b002      	add	sp, #8
 800af02:	4770      	bx	lr
 800af04:	7ff00000 	.word	0x7ff00000

0800af08 <__b2d>:
 800af08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af0c:	6906      	ldr	r6, [r0, #16]
 800af0e:	f100 0814 	add.w	r8, r0, #20
 800af12:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800af16:	1f37      	subs	r7, r6, #4
 800af18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800af1c:	4610      	mov	r0, r2
 800af1e:	f7ff fd4b 	bl	800a9b8 <__hi0bits>
 800af22:	f1c0 0320 	rsb	r3, r0, #32
 800af26:	280a      	cmp	r0, #10
 800af28:	600b      	str	r3, [r1, #0]
 800af2a:	491b      	ldr	r1, [pc, #108]	@ (800af98 <__b2d+0x90>)
 800af2c:	dc15      	bgt.n	800af5a <__b2d+0x52>
 800af2e:	f1c0 0c0b 	rsb	ip, r0, #11
 800af32:	fa22 f30c 	lsr.w	r3, r2, ip
 800af36:	45b8      	cmp	r8, r7
 800af38:	ea43 0501 	orr.w	r5, r3, r1
 800af3c:	bf34      	ite	cc
 800af3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800af42:	2300      	movcs	r3, #0
 800af44:	3015      	adds	r0, #21
 800af46:	fa02 f000 	lsl.w	r0, r2, r0
 800af4a:	fa23 f30c 	lsr.w	r3, r3, ip
 800af4e:	4303      	orrs	r3, r0
 800af50:	461c      	mov	r4, r3
 800af52:	ec45 4b10 	vmov	d0, r4, r5
 800af56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af5a:	45b8      	cmp	r8, r7
 800af5c:	bf3a      	itte	cc
 800af5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800af62:	f1a6 0708 	subcc.w	r7, r6, #8
 800af66:	2300      	movcs	r3, #0
 800af68:	380b      	subs	r0, #11
 800af6a:	d012      	beq.n	800af92 <__b2d+0x8a>
 800af6c:	f1c0 0120 	rsb	r1, r0, #32
 800af70:	fa23 f401 	lsr.w	r4, r3, r1
 800af74:	4082      	lsls	r2, r0
 800af76:	4322      	orrs	r2, r4
 800af78:	4547      	cmp	r7, r8
 800af7a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800af7e:	bf8c      	ite	hi
 800af80:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800af84:	2200      	movls	r2, #0
 800af86:	4083      	lsls	r3, r0
 800af88:	40ca      	lsrs	r2, r1
 800af8a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800af8e:	4313      	orrs	r3, r2
 800af90:	e7de      	b.n	800af50 <__b2d+0x48>
 800af92:	ea42 0501 	orr.w	r5, r2, r1
 800af96:	e7db      	b.n	800af50 <__b2d+0x48>
 800af98:	3ff00000 	.word	0x3ff00000

0800af9c <__d2b>:
 800af9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800afa0:	460f      	mov	r7, r1
 800afa2:	2101      	movs	r1, #1
 800afa4:	ec59 8b10 	vmov	r8, r9, d0
 800afa8:	4616      	mov	r6, r2
 800afaa:	f7ff fc13 	bl	800a7d4 <_Balloc>
 800afae:	4604      	mov	r4, r0
 800afb0:	b930      	cbnz	r0, 800afc0 <__d2b+0x24>
 800afb2:	4602      	mov	r2, r0
 800afb4:	4b23      	ldr	r3, [pc, #140]	@ (800b044 <__d2b+0xa8>)
 800afb6:	4824      	ldr	r0, [pc, #144]	@ (800b048 <__d2b+0xac>)
 800afb8:	f240 310f 	movw	r1, #783	@ 0x30f
 800afbc:	f000 fcd8 	bl	800b970 <__assert_func>
 800afc0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800afc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800afc8:	b10d      	cbz	r5, 800afce <__d2b+0x32>
 800afca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800afce:	9301      	str	r3, [sp, #4]
 800afd0:	f1b8 0300 	subs.w	r3, r8, #0
 800afd4:	d023      	beq.n	800b01e <__d2b+0x82>
 800afd6:	4668      	mov	r0, sp
 800afd8:	9300      	str	r3, [sp, #0]
 800afda:	f7ff fd0c 	bl	800a9f6 <__lo0bits>
 800afde:	e9dd 1200 	ldrd	r1, r2, [sp]
 800afe2:	b1d0      	cbz	r0, 800b01a <__d2b+0x7e>
 800afe4:	f1c0 0320 	rsb	r3, r0, #32
 800afe8:	fa02 f303 	lsl.w	r3, r2, r3
 800afec:	430b      	orrs	r3, r1
 800afee:	40c2      	lsrs	r2, r0
 800aff0:	6163      	str	r3, [r4, #20]
 800aff2:	9201      	str	r2, [sp, #4]
 800aff4:	9b01      	ldr	r3, [sp, #4]
 800aff6:	61a3      	str	r3, [r4, #24]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	bf0c      	ite	eq
 800affc:	2201      	moveq	r2, #1
 800affe:	2202      	movne	r2, #2
 800b000:	6122      	str	r2, [r4, #16]
 800b002:	b1a5      	cbz	r5, 800b02e <__d2b+0x92>
 800b004:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b008:	4405      	add	r5, r0
 800b00a:	603d      	str	r5, [r7, #0]
 800b00c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b010:	6030      	str	r0, [r6, #0]
 800b012:	4620      	mov	r0, r4
 800b014:	b003      	add	sp, #12
 800b016:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b01a:	6161      	str	r1, [r4, #20]
 800b01c:	e7ea      	b.n	800aff4 <__d2b+0x58>
 800b01e:	a801      	add	r0, sp, #4
 800b020:	f7ff fce9 	bl	800a9f6 <__lo0bits>
 800b024:	9b01      	ldr	r3, [sp, #4]
 800b026:	6163      	str	r3, [r4, #20]
 800b028:	3020      	adds	r0, #32
 800b02a:	2201      	movs	r2, #1
 800b02c:	e7e8      	b.n	800b000 <__d2b+0x64>
 800b02e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b032:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b036:	6038      	str	r0, [r7, #0]
 800b038:	6918      	ldr	r0, [r3, #16]
 800b03a:	f7ff fcbd 	bl	800a9b8 <__hi0bits>
 800b03e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b042:	e7e5      	b.n	800b010 <__d2b+0x74>
 800b044:	0800d7f0 	.word	0x0800d7f0
 800b048:	0800d878 	.word	0x0800d878

0800b04c <__ratio>:
 800b04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b050:	b085      	sub	sp, #20
 800b052:	e9cd 1000 	strd	r1, r0, [sp]
 800b056:	a902      	add	r1, sp, #8
 800b058:	f7ff ff56 	bl	800af08 <__b2d>
 800b05c:	9800      	ldr	r0, [sp, #0]
 800b05e:	a903      	add	r1, sp, #12
 800b060:	ec55 4b10 	vmov	r4, r5, d0
 800b064:	f7ff ff50 	bl	800af08 <__b2d>
 800b068:	9b01      	ldr	r3, [sp, #4]
 800b06a:	6919      	ldr	r1, [r3, #16]
 800b06c:	9b00      	ldr	r3, [sp, #0]
 800b06e:	691b      	ldr	r3, [r3, #16]
 800b070:	1ac9      	subs	r1, r1, r3
 800b072:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b076:	1a9b      	subs	r3, r3, r2
 800b078:	ec5b ab10 	vmov	sl, fp, d0
 800b07c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b080:	2b00      	cmp	r3, #0
 800b082:	bfce      	itee	gt
 800b084:	462a      	movgt	r2, r5
 800b086:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b08a:	465a      	movle	r2, fp
 800b08c:	462f      	mov	r7, r5
 800b08e:	46d9      	mov	r9, fp
 800b090:	bfcc      	ite	gt
 800b092:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b096:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b09a:	464b      	mov	r3, r9
 800b09c:	4652      	mov	r2, sl
 800b09e:	4620      	mov	r0, r4
 800b0a0:	4639      	mov	r1, r7
 800b0a2:	f7f5 fbd3 	bl	800084c <__aeabi_ddiv>
 800b0a6:	ec41 0b10 	vmov	d0, r0, r1
 800b0aa:	b005      	add	sp, #20
 800b0ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b0b0 <__copybits>:
 800b0b0:	3901      	subs	r1, #1
 800b0b2:	b570      	push	{r4, r5, r6, lr}
 800b0b4:	1149      	asrs	r1, r1, #5
 800b0b6:	6914      	ldr	r4, [r2, #16]
 800b0b8:	3101      	adds	r1, #1
 800b0ba:	f102 0314 	add.w	r3, r2, #20
 800b0be:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b0c2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b0c6:	1f05      	subs	r5, r0, #4
 800b0c8:	42a3      	cmp	r3, r4
 800b0ca:	d30c      	bcc.n	800b0e6 <__copybits+0x36>
 800b0cc:	1aa3      	subs	r3, r4, r2
 800b0ce:	3b11      	subs	r3, #17
 800b0d0:	f023 0303 	bic.w	r3, r3, #3
 800b0d4:	3211      	adds	r2, #17
 800b0d6:	42a2      	cmp	r2, r4
 800b0d8:	bf88      	it	hi
 800b0da:	2300      	movhi	r3, #0
 800b0dc:	4418      	add	r0, r3
 800b0de:	2300      	movs	r3, #0
 800b0e0:	4288      	cmp	r0, r1
 800b0e2:	d305      	bcc.n	800b0f0 <__copybits+0x40>
 800b0e4:	bd70      	pop	{r4, r5, r6, pc}
 800b0e6:	f853 6b04 	ldr.w	r6, [r3], #4
 800b0ea:	f845 6f04 	str.w	r6, [r5, #4]!
 800b0ee:	e7eb      	b.n	800b0c8 <__copybits+0x18>
 800b0f0:	f840 3b04 	str.w	r3, [r0], #4
 800b0f4:	e7f4      	b.n	800b0e0 <__copybits+0x30>

0800b0f6 <__any_on>:
 800b0f6:	f100 0214 	add.w	r2, r0, #20
 800b0fa:	6900      	ldr	r0, [r0, #16]
 800b0fc:	114b      	asrs	r3, r1, #5
 800b0fe:	4298      	cmp	r0, r3
 800b100:	b510      	push	{r4, lr}
 800b102:	db11      	blt.n	800b128 <__any_on+0x32>
 800b104:	dd0a      	ble.n	800b11c <__any_on+0x26>
 800b106:	f011 011f 	ands.w	r1, r1, #31
 800b10a:	d007      	beq.n	800b11c <__any_on+0x26>
 800b10c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b110:	fa24 f001 	lsr.w	r0, r4, r1
 800b114:	fa00 f101 	lsl.w	r1, r0, r1
 800b118:	428c      	cmp	r4, r1
 800b11a:	d10b      	bne.n	800b134 <__any_on+0x3e>
 800b11c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b120:	4293      	cmp	r3, r2
 800b122:	d803      	bhi.n	800b12c <__any_on+0x36>
 800b124:	2000      	movs	r0, #0
 800b126:	bd10      	pop	{r4, pc}
 800b128:	4603      	mov	r3, r0
 800b12a:	e7f7      	b.n	800b11c <__any_on+0x26>
 800b12c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b130:	2900      	cmp	r1, #0
 800b132:	d0f5      	beq.n	800b120 <__any_on+0x2a>
 800b134:	2001      	movs	r0, #1
 800b136:	e7f6      	b.n	800b126 <__any_on+0x30>

0800b138 <__ascii_wctomb>:
 800b138:	4603      	mov	r3, r0
 800b13a:	4608      	mov	r0, r1
 800b13c:	b141      	cbz	r1, 800b150 <__ascii_wctomb+0x18>
 800b13e:	2aff      	cmp	r2, #255	@ 0xff
 800b140:	d904      	bls.n	800b14c <__ascii_wctomb+0x14>
 800b142:	228a      	movs	r2, #138	@ 0x8a
 800b144:	601a      	str	r2, [r3, #0]
 800b146:	f04f 30ff 	mov.w	r0, #4294967295
 800b14a:	4770      	bx	lr
 800b14c:	700a      	strb	r2, [r1, #0]
 800b14e:	2001      	movs	r0, #1
 800b150:	4770      	bx	lr

0800b152 <__sfputc_r>:
 800b152:	6893      	ldr	r3, [r2, #8]
 800b154:	3b01      	subs	r3, #1
 800b156:	2b00      	cmp	r3, #0
 800b158:	b410      	push	{r4}
 800b15a:	6093      	str	r3, [r2, #8]
 800b15c:	da08      	bge.n	800b170 <__sfputc_r+0x1e>
 800b15e:	6994      	ldr	r4, [r2, #24]
 800b160:	42a3      	cmp	r3, r4
 800b162:	db01      	blt.n	800b168 <__sfputc_r+0x16>
 800b164:	290a      	cmp	r1, #10
 800b166:	d103      	bne.n	800b170 <__sfputc_r+0x1e>
 800b168:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b16c:	f7fe bdad 	b.w	8009cca <__swbuf_r>
 800b170:	6813      	ldr	r3, [r2, #0]
 800b172:	1c58      	adds	r0, r3, #1
 800b174:	6010      	str	r0, [r2, #0]
 800b176:	7019      	strb	r1, [r3, #0]
 800b178:	4608      	mov	r0, r1
 800b17a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b17e:	4770      	bx	lr

0800b180 <__sfputs_r>:
 800b180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b182:	4606      	mov	r6, r0
 800b184:	460f      	mov	r7, r1
 800b186:	4614      	mov	r4, r2
 800b188:	18d5      	adds	r5, r2, r3
 800b18a:	42ac      	cmp	r4, r5
 800b18c:	d101      	bne.n	800b192 <__sfputs_r+0x12>
 800b18e:	2000      	movs	r0, #0
 800b190:	e007      	b.n	800b1a2 <__sfputs_r+0x22>
 800b192:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b196:	463a      	mov	r2, r7
 800b198:	4630      	mov	r0, r6
 800b19a:	f7ff ffda 	bl	800b152 <__sfputc_r>
 800b19e:	1c43      	adds	r3, r0, #1
 800b1a0:	d1f3      	bne.n	800b18a <__sfputs_r+0xa>
 800b1a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b1a4 <_vfiprintf_r>:
 800b1a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1a8:	460d      	mov	r5, r1
 800b1aa:	b09d      	sub	sp, #116	@ 0x74
 800b1ac:	4614      	mov	r4, r2
 800b1ae:	4698      	mov	r8, r3
 800b1b0:	4606      	mov	r6, r0
 800b1b2:	b118      	cbz	r0, 800b1bc <_vfiprintf_r+0x18>
 800b1b4:	6a03      	ldr	r3, [r0, #32]
 800b1b6:	b90b      	cbnz	r3, 800b1bc <_vfiprintf_r+0x18>
 800b1b8:	f7fe fc9e 	bl	8009af8 <__sinit>
 800b1bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1be:	07d9      	lsls	r1, r3, #31
 800b1c0:	d405      	bmi.n	800b1ce <_vfiprintf_r+0x2a>
 800b1c2:	89ab      	ldrh	r3, [r5, #12]
 800b1c4:	059a      	lsls	r2, r3, #22
 800b1c6:	d402      	bmi.n	800b1ce <_vfiprintf_r+0x2a>
 800b1c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1ca:	f7fe fe9e 	bl	8009f0a <__retarget_lock_acquire_recursive>
 800b1ce:	89ab      	ldrh	r3, [r5, #12]
 800b1d0:	071b      	lsls	r3, r3, #28
 800b1d2:	d501      	bpl.n	800b1d8 <_vfiprintf_r+0x34>
 800b1d4:	692b      	ldr	r3, [r5, #16]
 800b1d6:	b99b      	cbnz	r3, 800b200 <_vfiprintf_r+0x5c>
 800b1d8:	4629      	mov	r1, r5
 800b1da:	4630      	mov	r0, r6
 800b1dc:	f7fe fdb4 	bl	8009d48 <__swsetup_r>
 800b1e0:	b170      	cbz	r0, 800b200 <_vfiprintf_r+0x5c>
 800b1e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1e4:	07dc      	lsls	r4, r3, #31
 800b1e6:	d504      	bpl.n	800b1f2 <_vfiprintf_r+0x4e>
 800b1e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b1ec:	b01d      	add	sp, #116	@ 0x74
 800b1ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1f2:	89ab      	ldrh	r3, [r5, #12]
 800b1f4:	0598      	lsls	r0, r3, #22
 800b1f6:	d4f7      	bmi.n	800b1e8 <_vfiprintf_r+0x44>
 800b1f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1fa:	f7fe fe87 	bl	8009f0c <__retarget_lock_release_recursive>
 800b1fe:	e7f3      	b.n	800b1e8 <_vfiprintf_r+0x44>
 800b200:	2300      	movs	r3, #0
 800b202:	9309      	str	r3, [sp, #36]	@ 0x24
 800b204:	2320      	movs	r3, #32
 800b206:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b20a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b20e:	2330      	movs	r3, #48	@ 0x30
 800b210:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b3c0 <_vfiprintf_r+0x21c>
 800b214:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b218:	f04f 0901 	mov.w	r9, #1
 800b21c:	4623      	mov	r3, r4
 800b21e:	469a      	mov	sl, r3
 800b220:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b224:	b10a      	cbz	r2, 800b22a <_vfiprintf_r+0x86>
 800b226:	2a25      	cmp	r2, #37	@ 0x25
 800b228:	d1f9      	bne.n	800b21e <_vfiprintf_r+0x7a>
 800b22a:	ebba 0b04 	subs.w	fp, sl, r4
 800b22e:	d00b      	beq.n	800b248 <_vfiprintf_r+0xa4>
 800b230:	465b      	mov	r3, fp
 800b232:	4622      	mov	r2, r4
 800b234:	4629      	mov	r1, r5
 800b236:	4630      	mov	r0, r6
 800b238:	f7ff ffa2 	bl	800b180 <__sfputs_r>
 800b23c:	3001      	adds	r0, #1
 800b23e:	f000 80a7 	beq.w	800b390 <_vfiprintf_r+0x1ec>
 800b242:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b244:	445a      	add	r2, fp
 800b246:	9209      	str	r2, [sp, #36]	@ 0x24
 800b248:	f89a 3000 	ldrb.w	r3, [sl]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	f000 809f 	beq.w	800b390 <_vfiprintf_r+0x1ec>
 800b252:	2300      	movs	r3, #0
 800b254:	f04f 32ff 	mov.w	r2, #4294967295
 800b258:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b25c:	f10a 0a01 	add.w	sl, sl, #1
 800b260:	9304      	str	r3, [sp, #16]
 800b262:	9307      	str	r3, [sp, #28]
 800b264:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b268:	931a      	str	r3, [sp, #104]	@ 0x68
 800b26a:	4654      	mov	r4, sl
 800b26c:	2205      	movs	r2, #5
 800b26e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b272:	4853      	ldr	r0, [pc, #332]	@ (800b3c0 <_vfiprintf_r+0x21c>)
 800b274:	f7f4 ffb4 	bl	80001e0 <memchr>
 800b278:	9a04      	ldr	r2, [sp, #16]
 800b27a:	b9d8      	cbnz	r0, 800b2b4 <_vfiprintf_r+0x110>
 800b27c:	06d1      	lsls	r1, r2, #27
 800b27e:	bf44      	itt	mi
 800b280:	2320      	movmi	r3, #32
 800b282:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b286:	0713      	lsls	r3, r2, #28
 800b288:	bf44      	itt	mi
 800b28a:	232b      	movmi	r3, #43	@ 0x2b
 800b28c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b290:	f89a 3000 	ldrb.w	r3, [sl]
 800b294:	2b2a      	cmp	r3, #42	@ 0x2a
 800b296:	d015      	beq.n	800b2c4 <_vfiprintf_r+0x120>
 800b298:	9a07      	ldr	r2, [sp, #28]
 800b29a:	4654      	mov	r4, sl
 800b29c:	2000      	movs	r0, #0
 800b29e:	f04f 0c0a 	mov.w	ip, #10
 800b2a2:	4621      	mov	r1, r4
 800b2a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2a8:	3b30      	subs	r3, #48	@ 0x30
 800b2aa:	2b09      	cmp	r3, #9
 800b2ac:	d94b      	bls.n	800b346 <_vfiprintf_r+0x1a2>
 800b2ae:	b1b0      	cbz	r0, 800b2de <_vfiprintf_r+0x13a>
 800b2b0:	9207      	str	r2, [sp, #28]
 800b2b2:	e014      	b.n	800b2de <_vfiprintf_r+0x13a>
 800b2b4:	eba0 0308 	sub.w	r3, r0, r8
 800b2b8:	fa09 f303 	lsl.w	r3, r9, r3
 800b2bc:	4313      	orrs	r3, r2
 800b2be:	9304      	str	r3, [sp, #16]
 800b2c0:	46a2      	mov	sl, r4
 800b2c2:	e7d2      	b.n	800b26a <_vfiprintf_r+0xc6>
 800b2c4:	9b03      	ldr	r3, [sp, #12]
 800b2c6:	1d19      	adds	r1, r3, #4
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	9103      	str	r1, [sp, #12]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	bfbb      	ittet	lt
 800b2d0:	425b      	neglt	r3, r3
 800b2d2:	f042 0202 	orrlt.w	r2, r2, #2
 800b2d6:	9307      	strge	r3, [sp, #28]
 800b2d8:	9307      	strlt	r3, [sp, #28]
 800b2da:	bfb8      	it	lt
 800b2dc:	9204      	strlt	r2, [sp, #16]
 800b2de:	7823      	ldrb	r3, [r4, #0]
 800b2e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2e2:	d10a      	bne.n	800b2fa <_vfiprintf_r+0x156>
 800b2e4:	7863      	ldrb	r3, [r4, #1]
 800b2e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2e8:	d132      	bne.n	800b350 <_vfiprintf_r+0x1ac>
 800b2ea:	9b03      	ldr	r3, [sp, #12]
 800b2ec:	1d1a      	adds	r2, r3, #4
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	9203      	str	r2, [sp, #12]
 800b2f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b2f6:	3402      	adds	r4, #2
 800b2f8:	9305      	str	r3, [sp, #20]
 800b2fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b3d0 <_vfiprintf_r+0x22c>
 800b2fe:	7821      	ldrb	r1, [r4, #0]
 800b300:	2203      	movs	r2, #3
 800b302:	4650      	mov	r0, sl
 800b304:	f7f4 ff6c 	bl	80001e0 <memchr>
 800b308:	b138      	cbz	r0, 800b31a <_vfiprintf_r+0x176>
 800b30a:	9b04      	ldr	r3, [sp, #16]
 800b30c:	eba0 000a 	sub.w	r0, r0, sl
 800b310:	2240      	movs	r2, #64	@ 0x40
 800b312:	4082      	lsls	r2, r0
 800b314:	4313      	orrs	r3, r2
 800b316:	3401      	adds	r4, #1
 800b318:	9304      	str	r3, [sp, #16]
 800b31a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b31e:	4829      	ldr	r0, [pc, #164]	@ (800b3c4 <_vfiprintf_r+0x220>)
 800b320:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b324:	2206      	movs	r2, #6
 800b326:	f7f4 ff5b 	bl	80001e0 <memchr>
 800b32a:	2800      	cmp	r0, #0
 800b32c:	d03f      	beq.n	800b3ae <_vfiprintf_r+0x20a>
 800b32e:	4b26      	ldr	r3, [pc, #152]	@ (800b3c8 <_vfiprintf_r+0x224>)
 800b330:	bb1b      	cbnz	r3, 800b37a <_vfiprintf_r+0x1d6>
 800b332:	9b03      	ldr	r3, [sp, #12]
 800b334:	3307      	adds	r3, #7
 800b336:	f023 0307 	bic.w	r3, r3, #7
 800b33a:	3308      	adds	r3, #8
 800b33c:	9303      	str	r3, [sp, #12]
 800b33e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b340:	443b      	add	r3, r7
 800b342:	9309      	str	r3, [sp, #36]	@ 0x24
 800b344:	e76a      	b.n	800b21c <_vfiprintf_r+0x78>
 800b346:	fb0c 3202 	mla	r2, ip, r2, r3
 800b34a:	460c      	mov	r4, r1
 800b34c:	2001      	movs	r0, #1
 800b34e:	e7a8      	b.n	800b2a2 <_vfiprintf_r+0xfe>
 800b350:	2300      	movs	r3, #0
 800b352:	3401      	adds	r4, #1
 800b354:	9305      	str	r3, [sp, #20]
 800b356:	4619      	mov	r1, r3
 800b358:	f04f 0c0a 	mov.w	ip, #10
 800b35c:	4620      	mov	r0, r4
 800b35e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b362:	3a30      	subs	r2, #48	@ 0x30
 800b364:	2a09      	cmp	r2, #9
 800b366:	d903      	bls.n	800b370 <_vfiprintf_r+0x1cc>
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d0c6      	beq.n	800b2fa <_vfiprintf_r+0x156>
 800b36c:	9105      	str	r1, [sp, #20]
 800b36e:	e7c4      	b.n	800b2fa <_vfiprintf_r+0x156>
 800b370:	fb0c 2101 	mla	r1, ip, r1, r2
 800b374:	4604      	mov	r4, r0
 800b376:	2301      	movs	r3, #1
 800b378:	e7f0      	b.n	800b35c <_vfiprintf_r+0x1b8>
 800b37a:	ab03      	add	r3, sp, #12
 800b37c:	9300      	str	r3, [sp, #0]
 800b37e:	462a      	mov	r2, r5
 800b380:	4b12      	ldr	r3, [pc, #72]	@ (800b3cc <_vfiprintf_r+0x228>)
 800b382:	a904      	add	r1, sp, #16
 800b384:	4630      	mov	r0, r6
 800b386:	f3af 8000 	nop.w
 800b38a:	4607      	mov	r7, r0
 800b38c:	1c78      	adds	r0, r7, #1
 800b38e:	d1d6      	bne.n	800b33e <_vfiprintf_r+0x19a>
 800b390:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b392:	07d9      	lsls	r1, r3, #31
 800b394:	d405      	bmi.n	800b3a2 <_vfiprintf_r+0x1fe>
 800b396:	89ab      	ldrh	r3, [r5, #12]
 800b398:	059a      	lsls	r2, r3, #22
 800b39a:	d402      	bmi.n	800b3a2 <_vfiprintf_r+0x1fe>
 800b39c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b39e:	f7fe fdb5 	bl	8009f0c <__retarget_lock_release_recursive>
 800b3a2:	89ab      	ldrh	r3, [r5, #12]
 800b3a4:	065b      	lsls	r3, r3, #25
 800b3a6:	f53f af1f 	bmi.w	800b1e8 <_vfiprintf_r+0x44>
 800b3aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3ac:	e71e      	b.n	800b1ec <_vfiprintf_r+0x48>
 800b3ae:	ab03      	add	r3, sp, #12
 800b3b0:	9300      	str	r3, [sp, #0]
 800b3b2:	462a      	mov	r2, r5
 800b3b4:	4b05      	ldr	r3, [pc, #20]	@ (800b3cc <_vfiprintf_r+0x228>)
 800b3b6:	a904      	add	r1, sp, #16
 800b3b8:	4630      	mov	r0, r6
 800b3ba:	f000 f879 	bl	800b4b0 <_printf_i>
 800b3be:	e7e4      	b.n	800b38a <_vfiprintf_r+0x1e6>
 800b3c0:	0800dad1 	.word	0x0800dad1
 800b3c4:	0800dadb 	.word	0x0800dadb
 800b3c8:	00000000 	.word	0x00000000
 800b3cc:	0800b181 	.word	0x0800b181
 800b3d0:	0800dad7 	.word	0x0800dad7

0800b3d4 <_printf_common>:
 800b3d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3d8:	4616      	mov	r6, r2
 800b3da:	4698      	mov	r8, r3
 800b3dc:	688a      	ldr	r2, [r1, #8]
 800b3de:	690b      	ldr	r3, [r1, #16]
 800b3e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b3e4:	4293      	cmp	r3, r2
 800b3e6:	bfb8      	it	lt
 800b3e8:	4613      	movlt	r3, r2
 800b3ea:	6033      	str	r3, [r6, #0]
 800b3ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b3f0:	4607      	mov	r7, r0
 800b3f2:	460c      	mov	r4, r1
 800b3f4:	b10a      	cbz	r2, 800b3fa <_printf_common+0x26>
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	6033      	str	r3, [r6, #0]
 800b3fa:	6823      	ldr	r3, [r4, #0]
 800b3fc:	0699      	lsls	r1, r3, #26
 800b3fe:	bf42      	ittt	mi
 800b400:	6833      	ldrmi	r3, [r6, #0]
 800b402:	3302      	addmi	r3, #2
 800b404:	6033      	strmi	r3, [r6, #0]
 800b406:	6825      	ldr	r5, [r4, #0]
 800b408:	f015 0506 	ands.w	r5, r5, #6
 800b40c:	d106      	bne.n	800b41c <_printf_common+0x48>
 800b40e:	f104 0a19 	add.w	sl, r4, #25
 800b412:	68e3      	ldr	r3, [r4, #12]
 800b414:	6832      	ldr	r2, [r6, #0]
 800b416:	1a9b      	subs	r3, r3, r2
 800b418:	42ab      	cmp	r3, r5
 800b41a:	dc26      	bgt.n	800b46a <_printf_common+0x96>
 800b41c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b420:	6822      	ldr	r2, [r4, #0]
 800b422:	3b00      	subs	r3, #0
 800b424:	bf18      	it	ne
 800b426:	2301      	movne	r3, #1
 800b428:	0692      	lsls	r2, r2, #26
 800b42a:	d42b      	bmi.n	800b484 <_printf_common+0xb0>
 800b42c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b430:	4641      	mov	r1, r8
 800b432:	4638      	mov	r0, r7
 800b434:	47c8      	blx	r9
 800b436:	3001      	adds	r0, #1
 800b438:	d01e      	beq.n	800b478 <_printf_common+0xa4>
 800b43a:	6823      	ldr	r3, [r4, #0]
 800b43c:	6922      	ldr	r2, [r4, #16]
 800b43e:	f003 0306 	and.w	r3, r3, #6
 800b442:	2b04      	cmp	r3, #4
 800b444:	bf02      	ittt	eq
 800b446:	68e5      	ldreq	r5, [r4, #12]
 800b448:	6833      	ldreq	r3, [r6, #0]
 800b44a:	1aed      	subeq	r5, r5, r3
 800b44c:	68a3      	ldr	r3, [r4, #8]
 800b44e:	bf0c      	ite	eq
 800b450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b454:	2500      	movne	r5, #0
 800b456:	4293      	cmp	r3, r2
 800b458:	bfc4      	itt	gt
 800b45a:	1a9b      	subgt	r3, r3, r2
 800b45c:	18ed      	addgt	r5, r5, r3
 800b45e:	2600      	movs	r6, #0
 800b460:	341a      	adds	r4, #26
 800b462:	42b5      	cmp	r5, r6
 800b464:	d11a      	bne.n	800b49c <_printf_common+0xc8>
 800b466:	2000      	movs	r0, #0
 800b468:	e008      	b.n	800b47c <_printf_common+0xa8>
 800b46a:	2301      	movs	r3, #1
 800b46c:	4652      	mov	r2, sl
 800b46e:	4641      	mov	r1, r8
 800b470:	4638      	mov	r0, r7
 800b472:	47c8      	blx	r9
 800b474:	3001      	adds	r0, #1
 800b476:	d103      	bne.n	800b480 <_printf_common+0xac>
 800b478:	f04f 30ff 	mov.w	r0, #4294967295
 800b47c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b480:	3501      	adds	r5, #1
 800b482:	e7c6      	b.n	800b412 <_printf_common+0x3e>
 800b484:	18e1      	adds	r1, r4, r3
 800b486:	1c5a      	adds	r2, r3, #1
 800b488:	2030      	movs	r0, #48	@ 0x30
 800b48a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b48e:	4422      	add	r2, r4
 800b490:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b494:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b498:	3302      	adds	r3, #2
 800b49a:	e7c7      	b.n	800b42c <_printf_common+0x58>
 800b49c:	2301      	movs	r3, #1
 800b49e:	4622      	mov	r2, r4
 800b4a0:	4641      	mov	r1, r8
 800b4a2:	4638      	mov	r0, r7
 800b4a4:	47c8      	blx	r9
 800b4a6:	3001      	adds	r0, #1
 800b4a8:	d0e6      	beq.n	800b478 <_printf_common+0xa4>
 800b4aa:	3601      	adds	r6, #1
 800b4ac:	e7d9      	b.n	800b462 <_printf_common+0x8e>
	...

0800b4b0 <_printf_i>:
 800b4b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4b4:	7e0f      	ldrb	r7, [r1, #24]
 800b4b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b4b8:	2f78      	cmp	r7, #120	@ 0x78
 800b4ba:	4691      	mov	r9, r2
 800b4bc:	4680      	mov	r8, r0
 800b4be:	460c      	mov	r4, r1
 800b4c0:	469a      	mov	sl, r3
 800b4c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b4c6:	d807      	bhi.n	800b4d8 <_printf_i+0x28>
 800b4c8:	2f62      	cmp	r7, #98	@ 0x62
 800b4ca:	d80a      	bhi.n	800b4e2 <_printf_i+0x32>
 800b4cc:	2f00      	cmp	r7, #0
 800b4ce:	f000 80d2 	beq.w	800b676 <_printf_i+0x1c6>
 800b4d2:	2f58      	cmp	r7, #88	@ 0x58
 800b4d4:	f000 80b9 	beq.w	800b64a <_printf_i+0x19a>
 800b4d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b4e0:	e03a      	b.n	800b558 <_printf_i+0xa8>
 800b4e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b4e6:	2b15      	cmp	r3, #21
 800b4e8:	d8f6      	bhi.n	800b4d8 <_printf_i+0x28>
 800b4ea:	a101      	add	r1, pc, #4	@ (adr r1, 800b4f0 <_printf_i+0x40>)
 800b4ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4f0:	0800b549 	.word	0x0800b549
 800b4f4:	0800b55d 	.word	0x0800b55d
 800b4f8:	0800b4d9 	.word	0x0800b4d9
 800b4fc:	0800b4d9 	.word	0x0800b4d9
 800b500:	0800b4d9 	.word	0x0800b4d9
 800b504:	0800b4d9 	.word	0x0800b4d9
 800b508:	0800b55d 	.word	0x0800b55d
 800b50c:	0800b4d9 	.word	0x0800b4d9
 800b510:	0800b4d9 	.word	0x0800b4d9
 800b514:	0800b4d9 	.word	0x0800b4d9
 800b518:	0800b4d9 	.word	0x0800b4d9
 800b51c:	0800b65d 	.word	0x0800b65d
 800b520:	0800b587 	.word	0x0800b587
 800b524:	0800b617 	.word	0x0800b617
 800b528:	0800b4d9 	.word	0x0800b4d9
 800b52c:	0800b4d9 	.word	0x0800b4d9
 800b530:	0800b67f 	.word	0x0800b67f
 800b534:	0800b4d9 	.word	0x0800b4d9
 800b538:	0800b587 	.word	0x0800b587
 800b53c:	0800b4d9 	.word	0x0800b4d9
 800b540:	0800b4d9 	.word	0x0800b4d9
 800b544:	0800b61f 	.word	0x0800b61f
 800b548:	6833      	ldr	r3, [r6, #0]
 800b54a:	1d1a      	adds	r2, r3, #4
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	6032      	str	r2, [r6, #0]
 800b550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b554:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b558:	2301      	movs	r3, #1
 800b55a:	e09d      	b.n	800b698 <_printf_i+0x1e8>
 800b55c:	6833      	ldr	r3, [r6, #0]
 800b55e:	6820      	ldr	r0, [r4, #0]
 800b560:	1d19      	adds	r1, r3, #4
 800b562:	6031      	str	r1, [r6, #0]
 800b564:	0606      	lsls	r6, r0, #24
 800b566:	d501      	bpl.n	800b56c <_printf_i+0xbc>
 800b568:	681d      	ldr	r5, [r3, #0]
 800b56a:	e003      	b.n	800b574 <_printf_i+0xc4>
 800b56c:	0645      	lsls	r5, r0, #25
 800b56e:	d5fb      	bpl.n	800b568 <_printf_i+0xb8>
 800b570:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b574:	2d00      	cmp	r5, #0
 800b576:	da03      	bge.n	800b580 <_printf_i+0xd0>
 800b578:	232d      	movs	r3, #45	@ 0x2d
 800b57a:	426d      	negs	r5, r5
 800b57c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b580:	4859      	ldr	r0, [pc, #356]	@ (800b6e8 <_printf_i+0x238>)
 800b582:	230a      	movs	r3, #10
 800b584:	e011      	b.n	800b5aa <_printf_i+0xfa>
 800b586:	6821      	ldr	r1, [r4, #0]
 800b588:	6833      	ldr	r3, [r6, #0]
 800b58a:	0608      	lsls	r0, r1, #24
 800b58c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b590:	d402      	bmi.n	800b598 <_printf_i+0xe8>
 800b592:	0649      	lsls	r1, r1, #25
 800b594:	bf48      	it	mi
 800b596:	b2ad      	uxthmi	r5, r5
 800b598:	2f6f      	cmp	r7, #111	@ 0x6f
 800b59a:	4853      	ldr	r0, [pc, #332]	@ (800b6e8 <_printf_i+0x238>)
 800b59c:	6033      	str	r3, [r6, #0]
 800b59e:	bf14      	ite	ne
 800b5a0:	230a      	movne	r3, #10
 800b5a2:	2308      	moveq	r3, #8
 800b5a4:	2100      	movs	r1, #0
 800b5a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b5aa:	6866      	ldr	r6, [r4, #4]
 800b5ac:	60a6      	str	r6, [r4, #8]
 800b5ae:	2e00      	cmp	r6, #0
 800b5b0:	bfa2      	ittt	ge
 800b5b2:	6821      	ldrge	r1, [r4, #0]
 800b5b4:	f021 0104 	bicge.w	r1, r1, #4
 800b5b8:	6021      	strge	r1, [r4, #0]
 800b5ba:	b90d      	cbnz	r5, 800b5c0 <_printf_i+0x110>
 800b5bc:	2e00      	cmp	r6, #0
 800b5be:	d04b      	beq.n	800b658 <_printf_i+0x1a8>
 800b5c0:	4616      	mov	r6, r2
 800b5c2:	fbb5 f1f3 	udiv	r1, r5, r3
 800b5c6:	fb03 5711 	mls	r7, r3, r1, r5
 800b5ca:	5dc7      	ldrb	r7, [r0, r7]
 800b5cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b5d0:	462f      	mov	r7, r5
 800b5d2:	42bb      	cmp	r3, r7
 800b5d4:	460d      	mov	r5, r1
 800b5d6:	d9f4      	bls.n	800b5c2 <_printf_i+0x112>
 800b5d8:	2b08      	cmp	r3, #8
 800b5da:	d10b      	bne.n	800b5f4 <_printf_i+0x144>
 800b5dc:	6823      	ldr	r3, [r4, #0]
 800b5de:	07df      	lsls	r7, r3, #31
 800b5e0:	d508      	bpl.n	800b5f4 <_printf_i+0x144>
 800b5e2:	6923      	ldr	r3, [r4, #16]
 800b5e4:	6861      	ldr	r1, [r4, #4]
 800b5e6:	4299      	cmp	r1, r3
 800b5e8:	bfde      	ittt	le
 800b5ea:	2330      	movle	r3, #48	@ 0x30
 800b5ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b5f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b5f4:	1b92      	subs	r2, r2, r6
 800b5f6:	6122      	str	r2, [r4, #16]
 800b5f8:	f8cd a000 	str.w	sl, [sp]
 800b5fc:	464b      	mov	r3, r9
 800b5fe:	aa03      	add	r2, sp, #12
 800b600:	4621      	mov	r1, r4
 800b602:	4640      	mov	r0, r8
 800b604:	f7ff fee6 	bl	800b3d4 <_printf_common>
 800b608:	3001      	adds	r0, #1
 800b60a:	d14a      	bne.n	800b6a2 <_printf_i+0x1f2>
 800b60c:	f04f 30ff 	mov.w	r0, #4294967295
 800b610:	b004      	add	sp, #16
 800b612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b616:	6823      	ldr	r3, [r4, #0]
 800b618:	f043 0320 	orr.w	r3, r3, #32
 800b61c:	6023      	str	r3, [r4, #0]
 800b61e:	4833      	ldr	r0, [pc, #204]	@ (800b6ec <_printf_i+0x23c>)
 800b620:	2778      	movs	r7, #120	@ 0x78
 800b622:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b626:	6823      	ldr	r3, [r4, #0]
 800b628:	6831      	ldr	r1, [r6, #0]
 800b62a:	061f      	lsls	r7, r3, #24
 800b62c:	f851 5b04 	ldr.w	r5, [r1], #4
 800b630:	d402      	bmi.n	800b638 <_printf_i+0x188>
 800b632:	065f      	lsls	r7, r3, #25
 800b634:	bf48      	it	mi
 800b636:	b2ad      	uxthmi	r5, r5
 800b638:	6031      	str	r1, [r6, #0]
 800b63a:	07d9      	lsls	r1, r3, #31
 800b63c:	bf44      	itt	mi
 800b63e:	f043 0320 	orrmi.w	r3, r3, #32
 800b642:	6023      	strmi	r3, [r4, #0]
 800b644:	b11d      	cbz	r5, 800b64e <_printf_i+0x19e>
 800b646:	2310      	movs	r3, #16
 800b648:	e7ac      	b.n	800b5a4 <_printf_i+0xf4>
 800b64a:	4827      	ldr	r0, [pc, #156]	@ (800b6e8 <_printf_i+0x238>)
 800b64c:	e7e9      	b.n	800b622 <_printf_i+0x172>
 800b64e:	6823      	ldr	r3, [r4, #0]
 800b650:	f023 0320 	bic.w	r3, r3, #32
 800b654:	6023      	str	r3, [r4, #0]
 800b656:	e7f6      	b.n	800b646 <_printf_i+0x196>
 800b658:	4616      	mov	r6, r2
 800b65a:	e7bd      	b.n	800b5d8 <_printf_i+0x128>
 800b65c:	6833      	ldr	r3, [r6, #0]
 800b65e:	6825      	ldr	r5, [r4, #0]
 800b660:	6961      	ldr	r1, [r4, #20]
 800b662:	1d18      	adds	r0, r3, #4
 800b664:	6030      	str	r0, [r6, #0]
 800b666:	062e      	lsls	r6, r5, #24
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	d501      	bpl.n	800b670 <_printf_i+0x1c0>
 800b66c:	6019      	str	r1, [r3, #0]
 800b66e:	e002      	b.n	800b676 <_printf_i+0x1c6>
 800b670:	0668      	lsls	r0, r5, #25
 800b672:	d5fb      	bpl.n	800b66c <_printf_i+0x1bc>
 800b674:	8019      	strh	r1, [r3, #0]
 800b676:	2300      	movs	r3, #0
 800b678:	6123      	str	r3, [r4, #16]
 800b67a:	4616      	mov	r6, r2
 800b67c:	e7bc      	b.n	800b5f8 <_printf_i+0x148>
 800b67e:	6833      	ldr	r3, [r6, #0]
 800b680:	1d1a      	adds	r2, r3, #4
 800b682:	6032      	str	r2, [r6, #0]
 800b684:	681e      	ldr	r6, [r3, #0]
 800b686:	6862      	ldr	r2, [r4, #4]
 800b688:	2100      	movs	r1, #0
 800b68a:	4630      	mov	r0, r6
 800b68c:	f7f4 fda8 	bl	80001e0 <memchr>
 800b690:	b108      	cbz	r0, 800b696 <_printf_i+0x1e6>
 800b692:	1b80      	subs	r0, r0, r6
 800b694:	6060      	str	r0, [r4, #4]
 800b696:	6863      	ldr	r3, [r4, #4]
 800b698:	6123      	str	r3, [r4, #16]
 800b69a:	2300      	movs	r3, #0
 800b69c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6a0:	e7aa      	b.n	800b5f8 <_printf_i+0x148>
 800b6a2:	6923      	ldr	r3, [r4, #16]
 800b6a4:	4632      	mov	r2, r6
 800b6a6:	4649      	mov	r1, r9
 800b6a8:	4640      	mov	r0, r8
 800b6aa:	47d0      	blx	sl
 800b6ac:	3001      	adds	r0, #1
 800b6ae:	d0ad      	beq.n	800b60c <_printf_i+0x15c>
 800b6b0:	6823      	ldr	r3, [r4, #0]
 800b6b2:	079b      	lsls	r3, r3, #30
 800b6b4:	d413      	bmi.n	800b6de <_printf_i+0x22e>
 800b6b6:	68e0      	ldr	r0, [r4, #12]
 800b6b8:	9b03      	ldr	r3, [sp, #12]
 800b6ba:	4298      	cmp	r0, r3
 800b6bc:	bfb8      	it	lt
 800b6be:	4618      	movlt	r0, r3
 800b6c0:	e7a6      	b.n	800b610 <_printf_i+0x160>
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	4632      	mov	r2, r6
 800b6c6:	4649      	mov	r1, r9
 800b6c8:	4640      	mov	r0, r8
 800b6ca:	47d0      	blx	sl
 800b6cc:	3001      	adds	r0, #1
 800b6ce:	d09d      	beq.n	800b60c <_printf_i+0x15c>
 800b6d0:	3501      	adds	r5, #1
 800b6d2:	68e3      	ldr	r3, [r4, #12]
 800b6d4:	9903      	ldr	r1, [sp, #12]
 800b6d6:	1a5b      	subs	r3, r3, r1
 800b6d8:	42ab      	cmp	r3, r5
 800b6da:	dcf2      	bgt.n	800b6c2 <_printf_i+0x212>
 800b6dc:	e7eb      	b.n	800b6b6 <_printf_i+0x206>
 800b6de:	2500      	movs	r5, #0
 800b6e0:	f104 0619 	add.w	r6, r4, #25
 800b6e4:	e7f5      	b.n	800b6d2 <_printf_i+0x222>
 800b6e6:	bf00      	nop
 800b6e8:	0800dae2 	.word	0x0800dae2
 800b6ec:	0800daf3 	.word	0x0800daf3

0800b6f0 <__sflush_r>:
 800b6f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b6f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6f8:	0716      	lsls	r6, r2, #28
 800b6fa:	4605      	mov	r5, r0
 800b6fc:	460c      	mov	r4, r1
 800b6fe:	d454      	bmi.n	800b7aa <__sflush_r+0xba>
 800b700:	684b      	ldr	r3, [r1, #4]
 800b702:	2b00      	cmp	r3, #0
 800b704:	dc02      	bgt.n	800b70c <__sflush_r+0x1c>
 800b706:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b708:	2b00      	cmp	r3, #0
 800b70a:	dd48      	ble.n	800b79e <__sflush_r+0xae>
 800b70c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b70e:	2e00      	cmp	r6, #0
 800b710:	d045      	beq.n	800b79e <__sflush_r+0xae>
 800b712:	2300      	movs	r3, #0
 800b714:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b718:	682f      	ldr	r7, [r5, #0]
 800b71a:	6a21      	ldr	r1, [r4, #32]
 800b71c:	602b      	str	r3, [r5, #0]
 800b71e:	d030      	beq.n	800b782 <__sflush_r+0x92>
 800b720:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b722:	89a3      	ldrh	r3, [r4, #12]
 800b724:	0759      	lsls	r1, r3, #29
 800b726:	d505      	bpl.n	800b734 <__sflush_r+0x44>
 800b728:	6863      	ldr	r3, [r4, #4]
 800b72a:	1ad2      	subs	r2, r2, r3
 800b72c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b72e:	b10b      	cbz	r3, 800b734 <__sflush_r+0x44>
 800b730:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b732:	1ad2      	subs	r2, r2, r3
 800b734:	2300      	movs	r3, #0
 800b736:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b738:	6a21      	ldr	r1, [r4, #32]
 800b73a:	4628      	mov	r0, r5
 800b73c:	47b0      	blx	r6
 800b73e:	1c43      	adds	r3, r0, #1
 800b740:	89a3      	ldrh	r3, [r4, #12]
 800b742:	d106      	bne.n	800b752 <__sflush_r+0x62>
 800b744:	6829      	ldr	r1, [r5, #0]
 800b746:	291d      	cmp	r1, #29
 800b748:	d82b      	bhi.n	800b7a2 <__sflush_r+0xb2>
 800b74a:	4a2a      	ldr	r2, [pc, #168]	@ (800b7f4 <__sflush_r+0x104>)
 800b74c:	410a      	asrs	r2, r1
 800b74e:	07d6      	lsls	r6, r2, #31
 800b750:	d427      	bmi.n	800b7a2 <__sflush_r+0xb2>
 800b752:	2200      	movs	r2, #0
 800b754:	6062      	str	r2, [r4, #4]
 800b756:	04d9      	lsls	r1, r3, #19
 800b758:	6922      	ldr	r2, [r4, #16]
 800b75a:	6022      	str	r2, [r4, #0]
 800b75c:	d504      	bpl.n	800b768 <__sflush_r+0x78>
 800b75e:	1c42      	adds	r2, r0, #1
 800b760:	d101      	bne.n	800b766 <__sflush_r+0x76>
 800b762:	682b      	ldr	r3, [r5, #0]
 800b764:	b903      	cbnz	r3, 800b768 <__sflush_r+0x78>
 800b766:	6560      	str	r0, [r4, #84]	@ 0x54
 800b768:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b76a:	602f      	str	r7, [r5, #0]
 800b76c:	b1b9      	cbz	r1, 800b79e <__sflush_r+0xae>
 800b76e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b772:	4299      	cmp	r1, r3
 800b774:	d002      	beq.n	800b77c <__sflush_r+0x8c>
 800b776:	4628      	mov	r0, r5
 800b778:	f7fe fbe8 	bl	8009f4c <_free_r>
 800b77c:	2300      	movs	r3, #0
 800b77e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b780:	e00d      	b.n	800b79e <__sflush_r+0xae>
 800b782:	2301      	movs	r3, #1
 800b784:	4628      	mov	r0, r5
 800b786:	47b0      	blx	r6
 800b788:	4602      	mov	r2, r0
 800b78a:	1c50      	adds	r0, r2, #1
 800b78c:	d1c9      	bne.n	800b722 <__sflush_r+0x32>
 800b78e:	682b      	ldr	r3, [r5, #0]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d0c6      	beq.n	800b722 <__sflush_r+0x32>
 800b794:	2b1d      	cmp	r3, #29
 800b796:	d001      	beq.n	800b79c <__sflush_r+0xac>
 800b798:	2b16      	cmp	r3, #22
 800b79a:	d11e      	bne.n	800b7da <__sflush_r+0xea>
 800b79c:	602f      	str	r7, [r5, #0]
 800b79e:	2000      	movs	r0, #0
 800b7a0:	e022      	b.n	800b7e8 <__sflush_r+0xf8>
 800b7a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7a6:	b21b      	sxth	r3, r3
 800b7a8:	e01b      	b.n	800b7e2 <__sflush_r+0xf2>
 800b7aa:	690f      	ldr	r7, [r1, #16]
 800b7ac:	2f00      	cmp	r7, #0
 800b7ae:	d0f6      	beq.n	800b79e <__sflush_r+0xae>
 800b7b0:	0793      	lsls	r3, r2, #30
 800b7b2:	680e      	ldr	r6, [r1, #0]
 800b7b4:	bf08      	it	eq
 800b7b6:	694b      	ldreq	r3, [r1, #20]
 800b7b8:	600f      	str	r7, [r1, #0]
 800b7ba:	bf18      	it	ne
 800b7bc:	2300      	movne	r3, #0
 800b7be:	eba6 0807 	sub.w	r8, r6, r7
 800b7c2:	608b      	str	r3, [r1, #8]
 800b7c4:	f1b8 0f00 	cmp.w	r8, #0
 800b7c8:	dde9      	ble.n	800b79e <__sflush_r+0xae>
 800b7ca:	6a21      	ldr	r1, [r4, #32]
 800b7cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b7ce:	4643      	mov	r3, r8
 800b7d0:	463a      	mov	r2, r7
 800b7d2:	4628      	mov	r0, r5
 800b7d4:	47b0      	blx	r6
 800b7d6:	2800      	cmp	r0, #0
 800b7d8:	dc08      	bgt.n	800b7ec <__sflush_r+0xfc>
 800b7da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7e2:	81a3      	strh	r3, [r4, #12]
 800b7e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b7e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7ec:	4407      	add	r7, r0
 800b7ee:	eba8 0800 	sub.w	r8, r8, r0
 800b7f2:	e7e7      	b.n	800b7c4 <__sflush_r+0xd4>
 800b7f4:	dfbffffe 	.word	0xdfbffffe

0800b7f8 <_fflush_r>:
 800b7f8:	b538      	push	{r3, r4, r5, lr}
 800b7fa:	690b      	ldr	r3, [r1, #16]
 800b7fc:	4605      	mov	r5, r0
 800b7fe:	460c      	mov	r4, r1
 800b800:	b913      	cbnz	r3, 800b808 <_fflush_r+0x10>
 800b802:	2500      	movs	r5, #0
 800b804:	4628      	mov	r0, r5
 800b806:	bd38      	pop	{r3, r4, r5, pc}
 800b808:	b118      	cbz	r0, 800b812 <_fflush_r+0x1a>
 800b80a:	6a03      	ldr	r3, [r0, #32]
 800b80c:	b90b      	cbnz	r3, 800b812 <_fflush_r+0x1a>
 800b80e:	f7fe f973 	bl	8009af8 <__sinit>
 800b812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d0f3      	beq.n	800b802 <_fflush_r+0xa>
 800b81a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b81c:	07d0      	lsls	r0, r2, #31
 800b81e:	d404      	bmi.n	800b82a <_fflush_r+0x32>
 800b820:	0599      	lsls	r1, r3, #22
 800b822:	d402      	bmi.n	800b82a <_fflush_r+0x32>
 800b824:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b826:	f7fe fb70 	bl	8009f0a <__retarget_lock_acquire_recursive>
 800b82a:	4628      	mov	r0, r5
 800b82c:	4621      	mov	r1, r4
 800b82e:	f7ff ff5f 	bl	800b6f0 <__sflush_r>
 800b832:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b834:	07da      	lsls	r2, r3, #31
 800b836:	4605      	mov	r5, r0
 800b838:	d4e4      	bmi.n	800b804 <_fflush_r+0xc>
 800b83a:	89a3      	ldrh	r3, [r4, #12]
 800b83c:	059b      	lsls	r3, r3, #22
 800b83e:	d4e1      	bmi.n	800b804 <_fflush_r+0xc>
 800b840:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b842:	f7fe fb63 	bl	8009f0c <__retarget_lock_release_recursive>
 800b846:	e7dd      	b.n	800b804 <_fflush_r+0xc>

0800b848 <__swhatbuf_r>:
 800b848:	b570      	push	{r4, r5, r6, lr}
 800b84a:	460c      	mov	r4, r1
 800b84c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b850:	2900      	cmp	r1, #0
 800b852:	b096      	sub	sp, #88	@ 0x58
 800b854:	4615      	mov	r5, r2
 800b856:	461e      	mov	r6, r3
 800b858:	da0d      	bge.n	800b876 <__swhatbuf_r+0x2e>
 800b85a:	89a3      	ldrh	r3, [r4, #12]
 800b85c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b860:	f04f 0100 	mov.w	r1, #0
 800b864:	bf14      	ite	ne
 800b866:	2340      	movne	r3, #64	@ 0x40
 800b868:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b86c:	2000      	movs	r0, #0
 800b86e:	6031      	str	r1, [r6, #0]
 800b870:	602b      	str	r3, [r5, #0]
 800b872:	b016      	add	sp, #88	@ 0x58
 800b874:	bd70      	pop	{r4, r5, r6, pc}
 800b876:	466a      	mov	r2, sp
 800b878:	f000 f848 	bl	800b90c <_fstat_r>
 800b87c:	2800      	cmp	r0, #0
 800b87e:	dbec      	blt.n	800b85a <__swhatbuf_r+0x12>
 800b880:	9901      	ldr	r1, [sp, #4]
 800b882:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b886:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b88a:	4259      	negs	r1, r3
 800b88c:	4159      	adcs	r1, r3
 800b88e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b892:	e7eb      	b.n	800b86c <__swhatbuf_r+0x24>

0800b894 <__smakebuf_r>:
 800b894:	898b      	ldrh	r3, [r1, #12]
 800b896:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b898:	079d      	lsls	r5, r3, #30
 800b89a:	4606      	mov	r6, r0
 800b89c:	460c      	mov	r4, r1
 800b89e:	d507      	bpl.n	800b8b0 <__smakebuf_r+0x1c>
 800b8a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b8a4:	6023      	str	r3, [r4, #0]
 800b8a6:	6123      	str	r3, [r4, #16]
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	6163      	str	r3, [r4, #20]
 800b8ac:	b003      	add	sp, #12
 800b8ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8b0:	ab01      	add	r3, sp, #4
 800b8b2:	466a      	mov	r2, sp
 800b8b4:	f7ff ffc8 	bl	800b848 <__swhatbuf_r>
 800b8b8:	9f00      	ldr	r7, [sp, #0]
 800b8ba:	4605      	mov	r5, r0
 800b8bc:	4639      	mov	r1, r7
 800b8be:	4630      	mov	r0, r6
 800b8c0:	f7fe feea 	bl	800a698 <_malloc_r>
 800b8c4:	b948      	cbnz	r0, 800b8da <__smakebuf_r+0x46>
 800b8c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8ca:	059a      	lsls	r2, r3, #22
 800b8cc:	d4ee      	bmi.n	800b8ac <__smakebuf_r+0x18>
 800b8ce:	f023 0303 	bic.w	r3, r3, #3
 800b8d2:	f043 0302 	orr.w	r3, r3, #2
 800b8d6:	81a3      	strh	r3, [r4, #12]
 800b8d8:	e7e2      	b.n	800b8a0 <__smakebuf_r+0xc>
 800b8da:	89a3      	ldrh	r3, [r4, #12]
 800b8dc:	6020      	str	r0, [r4, #0]
 800b8de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8e2:	81a3      	strh	r3, [r4, #12]
 800b8e4:	9b01      	ldr	r3, [sp, #4]
 800b8e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b8ea:	b15b      	cbz	r3, 800b904 <__smakebuf_r+0x70>
 800b8ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8f0:	4630      	mov	r0, r6
 800b8f2:	f000 f81d 	bl	800b930 <_isatty_r>
 800b8f6:	b128      	cbz	r0, 800b904 <__smakebuf_r+0x70>
 800b8f8:	89a3      	ldrh	r3, [r4, #12]
 800b8fa:	f023 0303 	bic.w	r3, r3, #3
 800b8fe:	f043 0301 	orr.w	r3, r3, #1
 800b902:	81a3      	strh	r3, [r4, #12]
 800b904:	89a3      	ldrh	r3, [r4, #12]
 800b906:	431d      	orrs	r5, r3
 800b908:	81a5      	strh	r5, [r4, #12]
 800b90a:	e7cf      	b.n	800b8ac <__smakebuf_r+0x18>

0800b90c <_fstat_r>:
 800b90c:	b538      	push	{r3, r4, r5, lr}
 800b90e:	4d07      	ldr	r5, [pc, #28]	@ (800b92c <_fstat_r+0x20>)
 800b910:	2300      	movs	r3, #0
 800b912:	4604      	mov	r4, r0
 800b914:	4608      	mov	r0, r1
 800b916:	4611      	mov	r1, r2
 800b918:	602b      	str	r3, [r5, #0]
 800b91a:	f7f9 ffc9 	bl	80058b0 <_fstat>
 800b91e:	1c43      	adds	r3, r0, #1
 800b920:	d102      	bne.n	800b928 <_fstat_r+0x1c>
 800b922:	682b      	ldr	r3, [r5, #0]
 800b924:	b103      	cbz	r3, 800b928 <_fstat_r+0x1c>
 800b926:	6023      	str	r3, [r4, #0]
 800b928:	bd38      	pop	{r3, r4, r5, pc}
 800b92a:	bf00      	nop
 800b92c:	200009b0 	.word	0x200009b0

0800b930 <_isatty_r>:
 800b930:	b538      	push	{r3, r4, r5, lr}
 800b932:	4d06      	ldr	r5, [pc, #24]	@ (800b94c <_isatty_r+0x1c>)
 800b934:	2300      	movs	r3, #0
 800b936:	4604      	mov	r4, r0
 800b938:	4608      	mov	r0, r1
 800b93a:	602b      	str	r3, [r5, #0]
 800b93c:	f7f9 ffc8 	bl	80058d0 <_isatty>
 800b940:	1c43      	adds	r3, r0, #1
 800b942:	d102      	bne.n	800b94a <_isatty_r+0x1a>
 800b944:	682b      	ldr	r3, [r5, #0]
 800b946:	b103      	cbz	r3, 800b94a <_isatty_r+0x1a>
 800b948:	6023      	str	r3, [r4, #0]
 800b94a:	bd38      	pop	{r3, r4, r5, pc}
 800b94c:	200009b0 	.word	0x200009b0

0800b950 <_sbrk_r>:
 800b950:	b538      	push	{r3, r4, r5, lr}
 800b952:	4d06      	ldr	r5, [pc, #24]	@ (800b96c <_sbrk_r+0x1c>)
 800b954:	2300      	movs	r3, #0
 800b956:	4604      	mov	r4, r0
 800b958:	4608      	mov	r0, r1
 800b95a:	602b      	str	r3, [r5, #0]
 800b95c:	f7f9 ffd0 	bl	8005900 <_sbrk>
 800b960:	1c43      	adds	r3, r0, #1
 800b962:	d102      	bne.n	800b96a <_sbrk_r+0x1a>
 800b964:	682b      	ldr	r3, [r5, #0]
 800b966:	b103      	cbz	r3, 800b96a <_sbrk_r+0x1a>
 800b968:	6023      	str	r3, [r4, #0]
 800b96a:	bd38      	pop	{r3, r4, r5, pc}
 800b96c:	200009b0 	.word	0x200009b0

0800b970 <__assert_func>:
 800b970:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b972:	4614      	mov	r4, r2
 800b974:	461a      	mov	r2, r3
 800b976:	4b09      	ldr	r3, [pc, #36]	@ (800b99c <__assert_func+0x2c>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	4605      	mov	r5, r0
 800b97c:	68d8      	ldr	r0, [r3, #12]
 800b97e:	b954      	cbnz	r4, 800b996 <__assert_func+0x26>
 800b980:	4b07      	ldr	r3, [pc, #28]	@ (800b9a0 <__assert_func+0x30>)
 800b982:	461c      	mov	r4, r3
 800b984:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b988:	9100      	str	r1, [sp, #0]
 800b98a:	462b      	mov	r3, r5
 800b98c:	4905      	ldr	r1, [pc, #20]	@ (800b9a4 <__assert_func+0x34>)
 800b98e:	f000 f829 	bl	800b9e4 <fiprintf>
 800b992:	f000 f839 	bl	800ba08 <abort>
 800b996:	4b04      	ldr	r3, [pc, #16]	@ (800b9a8 <__assert_func+0x38>)
 800b998:	e7f4      	b.n	800b984 <__assert_func+0x14>
 800b99a:	bf00      	nop
 800b99c:	20000188 	.word	0x20000188
 800b9a0:	0800db3f 	.word	0x0800db3f
 800b9a4:	0800db11 	.word	0x0800db11
 800b9a8:	0800db04 	.word	0x0800db04

0800b9ac <_calloc_r>:
 800b9ac:	b570      	push	{r4, r5, r6, lr}
 800b9ae:	fba1 5402 	umull	r5, r4, r1, r2
 800b9b2:	b93c      	cbnz	r4, 800b9c4 <_calloc_r+0x18>
 800b9b4:	4629      	mov	r1, r5
 800b9b6:	f7fe fe6f 	bl	800a698 <_malloc_r>
 800b9ba:	4606      	mov	r6, r0
 800b9bc:	b928      	cbnz	r0, 800b9ca <_calloc_r+0x1e>
 800b9be:	2600      	movs	r6, #0
 800b9c0:	4630      	mov	r0, r6
 800b9c2:	bd70      	pop	{r4, r5, r6, pc}
 800b9c4:	220c      	movs	r2, #12
 800b9c6:	6002      	str	r2, [r0, #0]
 800b9c8:	e7f9      	b.n	800b9be <_calloc_r+0x12>
 800b9ca:	462a      	mov	r2, r5
 800b9cc:	4621      	mov	r1, r4
 800b9ce:	f7fe fa11 	bl	8009df4 <memset>
 800b9d2:	e7f5      	b.n	800b9c0 <_calloc_r+0x14>

0800b9d4 <malloc>:
 800b9d4:	4b02      	ldr	r3, [pc, #8]	@ (800b9e0 <malloc+0xc>)
 800b9d6:	4601      	mov	r1, r0
 800b9d8:	6818      	ldr	r0, [r3, #0]
 800b9da:	f7fe be5d 	b.w	800a698 <_malloc_r>
 800b9de:	bf00      	nop
 800b9e0:	20000188 	.word	0x20000188

0800b9e4 <fiprintf>:
 800b9e4:	b40e      	push	{r1, r2, r3}
 800b9e6:	b503      	push	{r0, r1, lr}
 800b9e8:	4601      	mov	r1, r0
 800b9ea:	ab03      	add	r3, sp, #12
 800b9ec:	4805      	ldr	r0, [pc, #20]	@ (800ba04 <fiprintf+0x20>)
 800b9ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9f2:	6800      	ldr	r0, [r0, #0]
 800b9f4:	9301      	str	r3, [sp, #4]
 800b9f6:	f7ff fbd5 	bl	800b1a4 <_vfiprintf_r>
 800b9fa:	b002      	add	sp, #8
 800b9fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba00:	b003      	add	sp, #12
 800ba02:	4770      	bx	lr
 800ba04:	20000188 	.word	0x20000188

0800ba08 <abort>:
 800ba08:	b508      	push	{r3, lr}
 800ba0a:	2006      	movs	r0, #6
 800ba0c:	f000 f82c 	bl	800ba68 <raise>
 800ba10:	2001      	movs	r0, #1
 800ba12:	f7f9 ff19 	bl	8005848 <_exit>

0800ba16 <_raise_r>:
 800ba16:	291f      	cmp	r1, #31
 800ba18:	b538      	push	{r3, r4, r5, lr}
 800ba1a:	4605      	mov	r5, r0
 800ba1c:	460c      	mov	r4, r1
 800ba1e:	d904      	bls.n	800ba2a <_raise_r+0x14>
 800ba20:	2316      	movs	r3, #22
 800ba22:	6003      	str	r3, [r0, #0]
 800ba24:	f04f 30ff 	mov.w	r0, #4294967295
 800ba28:	bd38      	pop	{r3, r4, r5, pc}
 800ba2a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ba2c:	b112      	cbz	r2, 800ba34 <_raise_r+0x1e>
 800ba2e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba32:	b94b      	cbnz	r3, 800ba48 <_raise_r+0x32>
 800ba34:	4628      	mov	r0, r5
 800ba36:	f000 f831 	bl	800ba9c <_getpid_r>
 800ba3a:	4622      	mov	r2, r4
 800ba3c:	4601      	mov	r1, r0
 800ba3e:	4628      	mov	r0, r5
 800ba40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba44:	f000 b818 	b.w	800ba78 <_kill_r>
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	d00a      	beq.n	800ba62 <_raise_r+0x4c>
 800ba4c:	1c59      	adds	r1, r3, #1
 800ba4e:	d103      	bne.n	800ba58 <_raise_r+0x42>
 800ba50:	2316      	movs	r3, #22
 800ba52:	6003      	str	r3, [r0, #0]
 800ba54:	2001      	movs	r0, #1
 800ba56:	e7e7      	b.n	800ba28 <_raise_r+0x12>
 800ba58:	2100      	movs	r1, #0
 800ba5a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ba5e:	4620      	mov	r0, r4
 800ba60:	4798      	blx	r3
 800ba62:	2000      	movs	r0, #0
 800ba64:	e7e0      	b.n	800ba28 <_raise_r+0x12>
	...

0800ba68 <raise>:
 800ba68:	4b02      	ldr	r3, [pc, #8]	@ (800ba74 <raise+0xc>)
 800ba6a:	4601      	mov	r1, r0
 800ba6c:	6818      	ldr	r0, [r3, #0]
 800ba6e:	f7ff bfd2 	b.w	800ba16 <_raise_r>
 800ba72:	bf00      	nop
 800ba74:	20000188 	.word	0x20000188

0800ba78 <_kill_r>:
 800ba78:	b538      	push	{r3, r4, r5, lr}
 800ba7a:	4d07      	ldr	r5, [pc, #28]	@ (800ba98 <_kill_r+0x20>)
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	4604      	mov	r4, r0
 800ba80:	4608      	mov	r0, r1
 800ba82:	4611      	mov	r1, r2
 800ba84:	602b      	str	r3, [r5, #0]
 800ba86:	f7f9 fecf 	bl	8005828 <_kill>
 800ba8a:	1c43      	adds	r3, r0, #1
 800ba8c:	d102      	bne.n	800ba94 <_kill_r+0x1c>
 800ba8e:	682b      	ldr	r3, [r5, #0]
 800ba90:	b103      	cbz	r3, 800ba94 <_kill_r+0x1c>
 800ba92:	6023      	str	r3, [r4, #0]
 800ba94:	bd38      	pop	{r3, r4, r5, pc}
 800ba96:	bf00      	nop
 800ba98:	200009b0 	.word	0x200009b0

0800ba9c <_getpid_r>:
 800ba9c:	f7f9 bebc 	b.w	8005818 <_getpid>

0800baa0 <pow>:
 800baa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baa2:	ed2d 8b02 	vpush	{d8}
 800baa6:	eeb0 8a40 	vmov.f32	s16, s0
 800baaa:	eef0 8a60 	vmov.f32	s17, s1
 800baae:	ec55 4b11 	vmov	r4, r5, d1
 800bab2:	f000 f9e1 	bl	800be78 <__ieee754_pow>
 800bab6:	4622      	mov	r2, r4
 800bab8:	462b      	mov	r3, r5
 800baba:	4620      	mov	r0, r4
 800babc:	4629      	mov	r1, r5
 800babe:	ec57 6b10 	vmov	r6, r7, d0
 800bac2:	f7f5 f833 	bl	8000b2c <__aeabi_dcmpun>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	d13b      	bne.n	800bb42 <pow+0xa2>
 800baca:	ec51 0b18 	vmov	r0, r1, d8
 800bace:	2200      	movs	r2, #0
 800bad0:	2300      	movs	r3, #0
 800bad2:	f7f4 fff9 	bl	8000ac8 <__aeabi_dcmpeq>
 800bad6:	b1b8      	cbz	r0, 800bb08 <pow+0x68>
 800bad8:	2200      	movs	r2, #0
 800bada:	2300      	movs	r3, #0
 800badc:	4620      	mov	r0, r4
 800bade:	4629      	mov	r1, r5
 800bae0:	f7f4 fff2 	bl	8000ac8 <__aeabi_dcmpeq>
 800bae4:	2800      	cmp	r0, #0
 800bae6:	d146      	bne.n	800bb76 <pow+0xd6>
 800bae8:	ec45 4b10 	vmov	d0, r4, r5
 800baec:	f000 f8d4 	bl	800bc98 <finite>
 800baf0:	b338      	cbz	r0, 800bb42 <pow+0xa2>
 800baf2:	2200      	movs	r2, #0
 800baf4:	2300      	movs	r3, #0
 800baf6:	4620      	mov	r0, r4
 800baf8:	4629      	mov	r1, r5
 800bafa:	f7f4 ffef 	bl	8000adc <__aeabi_dcmplt>
 800bafe:	b300      	cbz	r0, 800bb42 <pow+0xa2>
 800bb00:	f7fe f9d8 	bl	8009eb4 <__errno>
 800bb04:	2322      	movs	r3, #34	@ 0x22
 800bb06:	e01b      	b.n	800bb40 <pow+0xa0>
 800bb08:	ec47 6b10 	vmov	d0, r6, r7
 800bb0c:	f000 f8c4 	bl	800bc98 <finite>
 800bb10:	b9e0      	cbnz	r0, 800bb4c <pow+0xac>
 800bb12:	eeb0 0a48 	vmov.f32	s0, s16
 800bb16:	eef0 0a68 	vmov.f32	s1, s17
 800bb1a:	f000 f8bd 	bl	800bc98 <finite>
 800bb1e:	b1a8      	cbz	r0, 800bb4c <pow+0xac>
 800bb20:	ec45 4b10 	vmov	d0, r4, r5
 800bb24:	f000 f8b8 	bl	800bc98 <finite>
 800bb28:	b180      	cbz	r0, 800bb4c <pow+0xac>
 800bb2a:	4632      	mov	r2, r6
 800bb2c:	463b      	mov	r3, r7
 800bb2e:	4630      	mov	r0, r6
 800bb30:	4639      	mov	r1, r7
 800bb32:	f7f4 fffb 	bl	8000b2c <__aeabi_dcmpun>
 800bb36:	2800      	cmp	r0, #0
 800bb38:	d0e2      	beq.n	800bb00 <pow+0x60>
 800bb3a:	f7fe f9bb 	bl	8009eb4 <__errno>
 800bb3e:	2321      	movs	r3, #33	@ 0x21
 800bb40:	6003      	str	r3, [r0, #0]
 800bb42:	ecbd 8b02 	vpop	{d8}
 800bb46:	ec47 6b10 	vmov	d0, r6, r7
 800bb4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	2300      	movs	r3, #0
 800bb50:	4630      	mov	r0, r6
 800bb52:	4639      	mov	r1, r7
 800bb54:	f7f4 ffb8 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb58:	2800      	cmp	r0, #0
 800bb5a:	d0f2      	beq.n	800bb42 <pow+0xa2>
 800bb5c:	eeb0 0a48 	vmov.f32	s0, s16
 800bb60:	eef0 0a68 	vmov.f32	s1, s17
 800bb64:	f000 f898 	bl	800bc98 <finite>
 800bb68:	2800      	cmp	r0, #0
 800bb6a:	d0ea      	beq.n	800bb42 <pow+0xa2>
 800bb6c:	ec45 4b10 	vmov	d0, r4, r5
 800bb70:	f000 f892 	bl	800bc98 <finite>
 800bb74:	e7c3      	b.n	800bafe <pow+0x5e>
 800bb76:	4f01      	ldr	r7, [pc, #4]	@ (800bb7c <pow+0xdc>)
 800bb78:	2600      	movs	r6, #0
 800bb7a:	e7e2      	b.n	800bb42 <pow+0xa2>
 800bb7c:	3ff00000 	.word	0x3ff00000

0800bb80 <asinf>:
 800bb80:	b508      	push	{r3, lr}
 800bb82:	ed2d 8b02 	vpush	{d8}
 800bb86:	eeb0 8a40 	vmov.f32	s16, s0
 800bb8a:	f000 fec1 	bl	800c910 <__ieee754_asinf>
 800bb8e:	eeb4 8a48 	vcmp.f32	s16, s16
 800bb92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb96:	eef0 8a40 	vmov.f32	s17, s0
 800bb9a:	d615      	bvs.n	800bbc8 <asinf+0x48>
 800bb9c:	eeb0 0a48 	vmov.f32	s0, s16
 800bba0:	f000 f873 	bl	800bc8a <fabsf>
 800bba4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bba8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800bbac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbb0:	dd0a      	ble.n	800bbc8 <asinf+0x48>
 800bbb2:	f7fe f97f 	bl	8009eb4 <__errno>
 800bbb6:	ecbd 8b02 	vpop	{d8}
 800bbba:	2321      	movs	r3, #33	@ 0x21
 800bbbc:	6003      	str	r3, [r0, #0]
 800bbbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800bbc2:	4804      	ldr	r0, [pc, #16]	@ (800bbd4 <asinf+0x54>)
 800bbc4:	f7fe b9bc 	b.w	8009f40 <nanf>
 800bbc8:	eeb0 0a68 	vmov.f32	s0, s17
 800bbcc:	ecbd 8b02 	vpop	{d8}
 800bbd0:	bd08      	pop	{r3, pc}
 800bbd2:	bf00      	nop
 800bbd4:	0800db3f 	.word	0x0800db3f

0800bbd8 <atan2f>:
 800bbd8:	f000 bf80 	b.w	800cadc <__ieee754_atan2f>

0800bbdc <powf>:
 800bbdc:	b508      	push	{r3, lr}
 800bbde:	ed2d 8b04 	vpush	{d8-d9}
 800bbe2:	eeb0 8a60 	vmov.f32	s16, s1
 800bbe6:	eeb0 9a40 	vmov.f32	s18, s0
 800bbea:	f001 f817 	bl	800cc1c <__ieee754_powf>
 800bbee:	eeb4 8a48 	vcmp.f32	s16, s16
 800bbf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbf6:	eef0 8a40 	vmov.f32	s17, s0
 800bbfa:	d63e      	bvs.n	800bc7a <powf+0x9e>
 800bbfc:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800bc00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc04:	d112      	bne.n	800bc2c <powf+0x50>
 800bc06:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800bc0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc0e:	d039      	beq.n	800bc84 <powf+0xa8>
 800bc10:	eeb0 0a48 	vmov.f32	s0, s16
 800bc14:	f000 f84b 	bl	800bcae <finitef>
 800bc18:	b378      	cbz	r0, 800bc7a <powf+0x9e>
 800bc1a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800bc1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc22:	d52a      	bpl.n	800bc7a <powf+0x9e>
 800bc24:	f7fe f946 	bl	8009eb4 <__errno>
 800bc28:	2322      	movs	r3, #34	@ 0x22
 800bc2a:	e014      	b.n	800bc56 <powf+0x7a>
 800bc2c:	f000 f83f 	bl	800bcae <finitef>
 800bc30:	b998      	cbnz	r0, 800bc5a <powf+0x7e>
 800bc32:	eeb0 0a49 	vmov.f32	s0, s18
 800bc36:	f000 f83a 	bl	800bcae <finitef>
 800bc3a:	b170      	cbz	r0, 800bc5a <powf+0x7e>
 800bc3c:	eeb0 0a48 	vmov.f32	s0, s16
 800bc40:	f000 f835 	bl	800bcae <finitef>
 800bc44:	b148      	cbz	r0, 800bc5a <powf+0x7e>
 800bc46:	eef4 8a68 	vcmp.f32	s17, s17
 800bc4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc4e:	d7e9      	bvc.n	800bc24 <powf+0x48>
 800bc50:	f7fe f930 	bl	8009eb4 <__errno>
 800bc54:	2321      	movs	r3, #33	@ 0x21
 800bc56:	6003      	str	r3, [r0, #0]
 800bc58:	e00f      	b.n	800bc7a <powf+0x9e>
 800bc5a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800bc5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc62:	d10a      	bne.n	800bc7a <powf+0x9e>
 800bc64:	eeb0 0a49 	vmov.f32	s0, s18
 800bc68:	f000 f821 	bl	800bcae <finitef>
 800bc6c:	b128      	cbz	r0, 800bc7a <powf+0x9e>
 800bc6e:	eeb0 0a48 	vmov.f32	s0, s16
 800bc72:	f000 f81c 	bl	800bcae <finitef>
 800bc76:	2800      	cmp	r0, #0
 800bc78:	d1d4      	bne.n	800bc24 <powf+0x48>
 800bc7a:	eeb0 0a68 	vmov.f32	s0, s17
 800bc7e:	ecbd 8b04 	vpop	{d8-d9}
 800bc82:	bd08      	pop	{r3, pc}
 800bc84:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800bc88:	e7f7      	b.n	800bc7a <powf+0x9e>

0800bc8a <fabsf>:
 800bc8a:	ee10 3a10 	vmov	r3, s0
 800bc8e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bc92:	ee00 3a10 	vmov	s0, r3
 800bc96:	4770      	bx	lr

0800bc98 <finite>:
 800bc98:	b082      	sub	sp, #8
 800bc9a:	ed8d 0b00 	vstr	d0, [sp]
 800bc9e:	9801      	ldr	r0, [sp, #4]
 800bca0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800bca4:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800bca8:	0fc0      	lsrs	r0, r0, #31
 800bcaa:	b002      	add	sp, #8
 800bcac:	4770      	bx	lr

0800bcae <finitef>:
 800bcae:	ee10 3a10 	vmov	r3, s0
 800bcb2:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800bcb6:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800bcba:	bfac      	ite	ge
 800bcbc:	2000      	movge	r0, #0
 800bcbe:	2001      	movlt	r0, #1
 800bcc0:	4770      	bx	lr
	...

0800bcc4 <__ieee754_sqrt>:
 800bcc4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcc8:	4a68      	ldr	r2, [pc, #416]	@ (800be6c <__ieee754_sqrt+0x1a8>)
 800bcca:	ec55 4b10 	vmov	r4, r5, d0
 800bcce:	43aa      	bics	r2, r5
 800bcd0:	462b      	mov	r3, r5
 800bcd2:	4621      	mov	r1, r4
 800bcd4:	d110      	bne.n	800bcf8 <__ieee754_sqrt+0x34>
 800bcd6:	4622      	mov	r2, r4
 800bcd8:	4620      	mov	r0, r4
 800bcda:	4629      	mov	r1, r5
 800bcdc:	f7f4 fc8c 	bl	80005f8 <__aeabi_dmul>
 800bce0:	4602      	mov	r2, r0
 800bce2:	460b      	mov	r3, r1
 800bce4:	4620      	mov	r0, r4
 800bce6:	4629      	mov	r1, r5
 800bce8:	f7f4 fad0 	bl	800028c <__adddf3>
 800bcec:	4604      	mov	r4, r0
 800bcee:	460d      	mov	r5, r1
 800bcf0:	ec45 4b10 	vmov	d0, r4, r5
 800bcf4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf8:	2d00      	cmp	r5, #0
 800bcfa:	dc0e      	bgt.n	800bd1a <__ieee754_sqrt+0x56>
 800bcfc:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800bd00:	4322      	orrs	r2, r4
 800bd02:	d0f5      	beq.n	800bcf0 <__ieee754_sqrt+0x2c>
 800bd04:	b19d      	cbz	r5, 800bd2e <__ieee754_sqrt+0x6a>
 800bd06:	4622      	mov	r2, r4
 800bd08:	4620      	mov	r0, r4
 800bd0a:	4629      	mov	r1, r5
 800bd0c:	f7f4 fabc 	bl	8000288 <__aeabi_dsub>
 800bd10:	4602      	mov	r2, r0
 800bd12:	460b      	mov	r3, r1
 800bd14:	f7f4 fd9a 	bl	800084c <__aeabi_ddiv>
 800bd18:	e7e8      	b.n	800bcec <__ieee754_sqrt+0x28>
 800bd1a:	152a      	asrs	r2, r5, #20
 800bd1c:	d115      	bne.n	800bd4a <__ieee754_sqrt+0x86>
 800bd1e:	2000      	movs	r0, #0
 800bd20:	e009      	b.n	800bd36 <__ieee754_sqrt+0x72>
 800bd22:	0acb      	lsrs	r3, r1, #11
 800bd24:	3a15      	subs	r2, #21
 800bd26:	0549      	lsls	r1, r1, #21
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d0fa      	beq.n	800bd22 <__ieee754_sqrt+0x5e>
 800bd2c:	e7f7      	b.n	800bd1e <__ieee754_sqrt+0x5a>
 800bd2e:	462a      	mov	r2, r5
 800bd30:	e7fa      	b.n	800bd28 <__ieee754_sqrt+0x64>
 800bd32:	005b      	lsls	r3, r3, #1
 800bd34:	3001      	adds	r0, #1
 800bd36:	02dc      	lsls	r4, r3, #11
 800bd38:	d5fb      	bpl.n	800bd32 <__ieee754_sqrt+0x6e>
 800bd3a:	1e44      	subs	r4, r0, #1
 800bd3c:	1b12      	subs	r2, r2, r4
 800bd3e:	f1c0 0420 	rsb	r4, r0, #32
 800bd42:	fa21 f404 	lsr.w	r4, r1, r4
 800bd46:	4323      	orrs	r3, r4
 800bd48:	4081      	lsls	r1, r0
 800bd4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd4e:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800bd52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd56:	07d2      	lsls	r2, r2, #31
 800bd58:	bf5c      	itt	pl
 800bd5a:	005b      	lslpl	r3, r3, #1
 800bd5c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800bd60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bd64:	bf58      	it	pl
 800bd66:	0049      	lslpl	r1, r1, #1
 800bd68:	2600      	movs	r6, #0
 800bd6a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800bd6e:	106d      	asrs	r5, r5, #1
 800bd70:	0049      	lsls	r1, r1, #1
 800bd72:	2016      	movs	r0, #22
 800bd74:	4632      	mov	r2, r6
 800bd76:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800bd7a:	1917      	adds	r7, r2, r4
 800bd7c:	429f      	cmp	r7, r3
 800bd7e:	bfde      	ittt	le
 800bd80:	193a      	addle	r2, r7, r4
 800bd82:	1bdb      	suble	r3, r3, r7
 800bd84:	1936      	addle	r6, r6, r4
 800bd86:	0fcf      	lsrs	r7, r1, #31
 800bd88:	3801      	subs	r0, #1
 800bd8a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800bd8e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bd92:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800bd96:	d1f0      	bne.n	800bd7a <__ieee754_sqrt+0xb6>
 800bd98:	4604      	mov	r4, r0
 800bd9a:	2720      	movs	r7, #32
 800bd9c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800bda0:	429a      	cmp	r2, r3
 800bda2:	eb00 0e0c 	add.w	lr, r0, ip
 800bda6:	db02      	blt.n	800bdae <__ieee754_sqrt+0xea>
 800bda8:	d113      	bne.n	800bdd2 <__ieee754_sqrt+0x10e>
 800bdaa:	458e      	cmp	lr, r1
 800bdac:	d811      	bhi.n	800bdd2 <__ieee754_sqrt+0x10e>
 800bdae:	f1be 0f00 	cmp.w	lr, #0
 800bdb2:	eb0e 000c 	add.w	r0, lr, ip
 800bdb6:	da42      	bge.n	800be3e <__ieee754_sqrt+0x17a>
 800bdb8:	2800      	cmp	r0, #0
 800bdba:	db40      	blt.n	800be3e <__ieee754_sqrt+0x17a>
 800bdbc:	f102 0801 	add.w	r8, r2, #1
 800bdc0:	1a9b      	subs	r3, r3, r2
 800bdc2:	458e      	cmp	lr, r1
 800bdc4:	bf88      	it	hi
 800bdc6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800bdca:	eba1 010e 	sub.w	r1, r1, lr
 800bdce:	4464      	add	r4, ip
 800bdd0:	4642      	mov	r2, r8
 800bdd2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800bdd6:	3f01      	subs	r7, #1
 800bdd8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800bddc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bde0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800bde4:	d1dc      	bne.n	800bda0 <__ieee754_sqrt+0xdc>
 800bde6:	4319      	orrs	r1, r3
 800bde8:	d01b      	beq.n	800be22 <__ieee754_sqrt+0x15e>
 800bdea:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800be70 <__ieee754_sqrt+0x1ac>
 800bdee:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800be74 <__ieee754_sqrt+0x1b0>
 800bdf2:	e9da 0100 	ldrd	r0, r1, [sl]
 800bdf6:	e9db 2300 	ldrd	r2, r3, [fp]
 800bdfa:	f7f4 fa45 	bl	8000288 <__aeabi_dsub>
 800bdfe:	e9da 8900 	ldrd	r8, r9, [sl]
 800be02:	4602      	mov	r2, r0
 800be04:	460b      	mov	r3, r1
 800be06:	4640      	mov	r0, r8
 800be08:	4649      	mov	r1, r9
 800be0a:	f7f4 fe71 	bl	8000af0 <__aeabi_dcmple>
 800be0e:	b140      	cbz	r0, 800be22 <__ieee754_sqrt+0x15e>
 800be10:	f1b4 3fff 	cmp.w	r4, #4294967295
 800be14:	e9da 0100 	ldrd	r0, r1, [sl]
 800be18:	e9db 2300 	ldrd	r2, r3, [fp]
 800be1c:	d111      	bne.n	800be42 <__ieee754_sqrt+0x17e>
 800be1e:	3601      	adds	r6, #1
 800be20:	463c      	mov	r4, r7
 800be22:	1072      	asrs	r2, r6, #1
 800be24:	0863      	lsrs	r3, r4, #1
 800be26:	07f1      	lsls	r1, r6, #31
 800be28:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800be2c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800be30:	bf48      	it	mi
 800be32:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800be36:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800be3a:	4618      	mov	r0, r3
 800be3c:	e756      	b.n	800bcec <__ieee754_sqrt+0x28>
 800be3e:	4690      	mov	r8, r2
 800be40:	e7be      	b.n	800bdc0 <__ieee754_sqrt+0xfc>
 800be42:	f7f4 fa23 	bl	800028c <__adddf3>
 800be46:	e9da 8900 	ldrd	r8, r9, [sl]
 800be4a:	4602      	mov	r2, r0
 800be4c:	460b      	mov	r3, r1
 800be4e:	4640      	mov	r0, r8
 800be50:	4649      	mov	r1, r9
 800be52:	f7f4 fe43 	bl	8000adc <__aeabi_dcmplt>
 800be56:	b120      	cbz	r0, 800be62 <__ieee754_sqrt+0x19e>
 800be58:	1ca0      	adds	r0, r4, #2
 800be5a:	bf08      	it	eq
 800be5c:	3601      	addeq	r6, #1
 800be5e:	3402      	adds	r4, #2
 800be60:	e7df      	b.n	800be22 <__ieee754_sqrt+0x15e>
 800be62:	1c63      	adds	r3, r4, #1
 800be64:	f023 0401 	bic.w	r4, r3, #1
 800be68:	e7db      	b.n	800be22 <__ieee754_sqrt+0x15e>
 800be6a:	bf00      	nop
 800be6c:	7ff00000 	.word	0x7ff00000
 800be70:	200001e0 	.word	0x200001e0
 800be74:	200001d8 	.word	0x200001d8

0800be78 <__ieee754_pow>:
 800be78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be7c:	b091      	sub	sp, #68	@ 0x44
 800be7e:	ed8d 1b00 	vstr	d1, [sp]
 800be82:	e9dd 1900 	ldrd	r1, r9, [sp]
 800be86:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800be8a:	ea5a 0001 	orrs.w	r0, sl, r1
 800be8e:	ec57 6b10 	vmov	r6, r7, d0
 800be92:	d113      	bne.n	800bebc <__ieee754_pow+0x44>
 800be94:	19b3      	adds	r3, r6, r6
 800be96:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800be9a:	4152      	adcs	r2, r2
 800be9c:	4298      	cmp	r0, r3
 800be9e:	4b98      	ldr	r3, [pc, #608]	@ (800c100 <__ieee754_pow+0x288>)
 800bea0:	4193      	sbcs	r3, r2
 800bea2:	f080 84ea 	bcs.w	800c87a <__ieee754_pow+0xa02>
 800bea6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800beaa:	4630      	mov	r0, r6
 800beac:	4639      	mov	r1, r7
 800beae:	f7f4 f9ed 	bl	800028c <__adddf3>
 800beb2:	ec41 0b10 	vmov	d0, r0, r1
 800beb6:	b011      	add	sp, #68	@ 0x44
 800beb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bebc:	4a91      	ldr	r2, [pc, #580]	@ (800c104 <__ieee754_pow+0x28c>)
 800bebe:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bec2:	4590      	cmp	r8, r2
 800bec4:	463d      	mov	r5, r7
 800bec6:	4633      	mov	r3, r6
 800bec8:	d806      	bhi.n	800bed8 <__ieee754_pow+0x60>
 800beca:	d101      	bne.n	800bed0 <__ieee754_pow+0x58>
 800becc:	2e00      	cmp	r6, #0
 800bece:	d1ea      	bne.n	800bea6 <__ieee754_pow+0x2e>
 800bed0:	4592      	cmp	sl, r2
 800bed2:	d801      	bhi.n	800bed8 <__ieee754_pow+0x60>
 800bed4:	d10e      	bne.n	800bef4 <__ieee754_pow+0x7c>
 800bed6:	b169      	cbz	r1, 800bef4 <__ieee754_pow+0x7c>
 800bed8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800bedc:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800bee0:	431d      	orrs	r5, r3
 800bee2:	d1e0      	bne.n	800bea6 <__ieee754_pow+0x2e>
 800bee4:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bee8:	18db      	adds	r3, r3, r3
 800beea:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800beee:	4152      	adcs	r2, r2
 800bef0:	429d      	cmp	r5, r3
 800bef2:	e7d4      	b.n	800be9e <__ieee754_pow+0x26>
 800bef4:	2d00      	cmp	r5, #0
 800bef6:	46c3      	mov	fp, r8
 800bef8:	da3a      	bge.n	800bf70 <__ieee754_pow+0xf8>
 800befa:	4a83      	ldr	r2, [pc, #524]	@ (800c108 <__ieee754_pow+0x290>)
 800befc:	4592      	cmp	sl, r2
 800befe:	d84d      	bhi.n	800bf9c <__ieee754_pow+0x124>
 800bf00:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800bf04:	4592      	cmp	sl, r2
 800bf06:	f240 84c7 	bls.w	800c898 <__ieee754_pow+0xa20>
 800bf0a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800bf0e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800bf12:	2a14      	cmp	r2, #20
 800bf14:	dd0f      	ble.n	800bf36 <__ieee754_pow+0xbe>
 800bf16:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800bf1a:	fa21 f402 	lsr.w	r4, r1, r2
 800bf1e:	fa04 f202 	lsl.w	r2, r4, r2
 800bf22:	428a      	cmp	r2, r1
 800bf24:	f040 84b8 	bne.w	800c898 <__ieee754_pow+0xa20>
 800bf28:	f004 0401 	and.w	r4, r4, #1
 800bf2c:	f1c4 0402 	rsb	r4, r4, #2
 800bf30:	2900      	cmp	r1, #0
 800bf32:	d158      	bne.n	800bfe6 <__ieee754_pow+0x16e>
 800bf34:	e00e      	b.n	800bf54 <__ieee754_pow+0xdc>
 800bf36:	2900      	cmp	r1, #0
 800bf38:	d154      	bne.n	800bfe4 <__ieee754_pow+0x16c>
 800bf3a:	f1c2 0214 	rsb	r2, r2, #20
 800bf3e:	fa4a f402 	asr.w	r4, sl, r2
 800bf42:	fa04 f202 	lsl.w	r2, r4, r2
 800bf46:	4552      	cmp	r2, sl
 800bf48:	f040 84a3 	bne.w	800c892 <__ieee754_pow+0xa1a>
 800bf4c:	f004 0401 	and.w	r4, r4, #1
 800bf50:	f1c4 0402 	rsb	r4, r4, #2
 800bf54:	4a6d      	ldr	r2, [pc, #436]	@ (800c10c <__ieee754_pow+0x294>)
 800bf56:	4592      	cmp	sl, r2
 800bf58:	d12e      	bne.n	800bfb8 <__ieee754_pow+0x140>
 800bf5a:	f1b9 0f00 	cmp.w	r9, #0
 800bf5e:	f280 8494 	bge.w	800c88a <__ieee754_pow+0xa12>
 800bf62:	496a      	ldr	r1, [pc, #424]	@ (800c10c <__ieee754_pow+0x294>)
 800bf64:	4632      	mov	r2, r6
 800bf66:	463b      	mov	r3, r7
 800bf68:	2000      	movs	r0, #0
 800bf6a:	f7f4 fc6f 	bl	800084c <__aeabi_ddiv>
 800bf6e:	e7a0      	b.n	800beb2 <__ieee754_pow+0x3a>
 800bf70:	2400      	movs	r4, #0
 800bf72:	bbc1      	cbnz	r1, 800bfe6 <__ieee754_pow+0x16e>
 800bf74:	4a63      	ldr	r2, [pc, #396]	@ (800c104 <__ieee754_pow+0x28c>)
 800bf76:	4592      	cmp	sl, r2
 800bf78:	d1ec      	bne.n	800bf54 <__ieee754_pow+0xdc>
 800bf7a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800bf7e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800bf82:	431a      	orrs	r2, r3
 800bf84:	f000 8479 	beq.w	800c87a <__ieee754_pow+0xa02>
 800bf88:	4b61      	ldr	r3, [pc, #388]	@ (800c110 <__ieee754_pow+0x298>)
 800bf8a:	4598      	cmp	r8, r3
 800bf8c:	d908      	bls.n	800bfa0 <__ieee754_pow+0x128>
 800bf8e:	f1b9 0f00 	cmp.w	r9, #0
 800bf92:	f2c0 8476 	blt.w	800c882 <__ieee754_pow+0xa0a>
 800bf96:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf9a:	e78a      	b.n	800beb2 <__ieee754_pow+0x3a>
 800bf9c:	2402      	movs	r4, #2
 800bf9e:	e7e8      	b.n	800bf72 <__ieee754_pow+0xfa>
 800bfa0:	f1b9 0f00 	cmp.w	r9, #0
 800bfa4:	f04f 0000 	mov.w	r0, #0
 800bfa8:	f04f 0100 	mov.w	r1, #0
 800bfac:	da81      	bge.n	800beb2 <__ieee754_pow+0x3a>
 800bfae:	e9dd 0300 	ldrd	r0, r3, [sp]
 800bfb2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800bfb6:	e77c      	b.n	800beb2 <__ieee754_pow+0x3a>
 800bfb8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800bfbc:	d106      	bne.n	800bfcc <__ieee754_pow+0x154>
 800bfbe:	4632      	mov	r2, r6
 800bfc0:	463b      	mov	r3, r7
 800bfc2:	4630      	mov	r0, r6
 800bfc4:	4639      	mov	r1, r7
 800bfc6:	f7f4 fb17 	bl	80005f8 <__aeabi_dmul>
 800bfca:	e772      	b.n	800beb2 <__ieee754_pow+0x3a>
 800bfcc:	4a51      	ldr	r2, [pc, #324]	@ (800c114 <__ieee754_pow+0x29c>)
 800bfce:	4591      	cmp	r9, r2
 800bfd0:	d109      	bne.n	800bfe6 <__ieee754_pow+0x16e>
 800bfd2:	2d00      	cmp	r5, #0
 800bfd4:	db07      	blt.n	800bfe6 <__ieee754_pow+0x16e>
 800bfd6:	ec47 6b10 	vmov	d0, r6, r7
 800bfda:	b011      	add	sp, #68	@ 0x44
 800bfdc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfe0:	f7ff be70 	b.w	800bcc4 <__ieee754_sqrt>
 800bfe4:	2400      	movs	r4, #0
 800bfe6:	ec47 6b10 	vmov	d0, r6, r7
 800bfea:	9302      	str	r3, [sp, #8]
 800bfec:	f000 fc88 	bl	800c900 <fabs>
 800bff0:	9b02      	ldr	r3, [sp, #8]
 800bff2:	ec51 0b10 	vmov	r0, r1, d0
 800bff6:	bb53      	cbnz	r3, 800c04e <__ieee754_pow+0x1d6>
 800bff8:	4b44      	ldr	r3, [pc, #272]	@ (800c10c <__ieee754_pow+0x294>)
 800bffa:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800bffe:	429a      	cmp	r2, r3
 800c000:	d002      	beq.n	800c008 <__ieee754_pow+0x190>
 800c002:	f1b8 0f00 	cmp.w	r8, #0
 800c006:	d122      	bne.n	800c04e <__ieee754_pow+0x1d6>
 800c008:	f1b9 0f00 	cmp.w	r9, #0
 800c00c:	da05      	bge.n	800c01a <__ieee754_pow+0x1a2>
 800c00e:	4602      	mov	r2, r0
 800c010:	460b      	mov	r3, r1
 800c012:	2000      	movs	r0, #0
 800c014:	493d      	ldr	r1, [pc, #244]	@ (800c10c <__ieee754_pow+0x294>)
 800c016:	f7f4 fc19 	bl	800084c <__aeabi_ddiv>
 800c01a:	2d00      	cmp	r5, #0
 800c01c:	f6bf af49 	bge.w	800beb2 <__ieee754_pow+0x3a>
 800c020:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800c024:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800c028:	ea58 0804 	orrs.w	r8, r8, r4
 800c02c:	d108      	bne.n	800c040 <__ieee754_pow+0x1c8>
 800c02e:	4602      	mov	r2, r0
 800c030:	460b      	mov	r3, r1
 800c032:	4610      	mov	r0, r2
 800c034:	4619      	mov	r1, r3
 800c036:	f7f4 f927 	bl	8000288 <__aeabi_dsub>
 800c03a:	4602      	mov	r2, r0
 800c03c:	460b      	mov	r3, r1
 800c03e:	e794      	b.n	800bf6a <__ieee754_pow+0xf2>
 800c040:	2c01      	cmp	r4, #1
 800c042:	f47f af36 	bne.w	800beb2 <__ieee754_pow+0x3a>
 800c046:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c04a:	4619      	mov	r1, r3
 800c04c:	e731      	b.n	800beb2 <__ieee754_pow+0x3a>
 800c04e:	0feb      	lsrs	r3, r5, #31
 800c050:	3b01      	subs	r3, #1
 800c052:	ea53 0204 	orrs.w	r2, r3, r4
 800c056:	d102      	bne.n	800c05e <__ieee754_pow+0x1e6>
 800c058:	4632      	mov	r2, r6
 800c05a:	463b      	mov	r3, r7
 800c05c:	e7e9      	b.n	800c032 <__ieee754_pow+0x1ba>
 800c05e:	3c01      	subs	r4, #1
 800c060:	431c      	orrs	r4, r3
 800c062:	d016      	beq.n	800c092 <__ieee754_pow+0x21a>
 800c064:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800c0f0 <__ieee754_pow+0x278>
 800c068:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800c06c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c070:	f240 8112 	bls.w	800c298 <__ieee754_pow+0x420>
 800c074:	4b28      	ldr	r3, [pc, #160]	@ (800c118 <__ieee754_pow+0x2a0>)
 800c076:	459a      	cmp	sl, r3
 800c078:	4b25      	ldr	r3, [pc, #148]	@ (800c110 <__ieee754_pow+0x298>)
 800c07a:	d916      	bls.n	800c0aa <__ieee754_pow+0x232>
 800c07c:	4598      	cmp	r8, r3
 800c07e:	d80b      	bhi.n	800c098 <__ieee754_pow+0x220>
 800c080:	f1b9 0f00 	cmp.w	r9, #0
 800c084:	da0b      	bge.n	800c09e <__ieee754_pow+0x226>
 800c086:	2000      	movs	r0, #0
 800c088:	b011      	add	sp, #68	@ 0x44
 800c08a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c08e:	f001 ba1f 	b.w	800d4d0 <__math_oflow>
 800c092:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800c0f8 <__ieee754_pow+0x280>
 800c096:	e7e7      	b.n	800c068 <__ieee754_pow+0x1f0>
 800c098:	f1b9 0f00 	cmp.w	r9, #0
 800c09c:	dcf3      	bgt.n	800c086 <__ieee754_pow+0x20e>
 800c09e:	2000      	movs	r0, #0
 800c0a0:	b011      	add	sp, #68	@ 0x44
 800c0a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0a6:	f001 ba0b 	b.w	800d4c0 <__math_uflow>
 800c0aa:	4598      	cmp	r8, r3
 800c0ac:	d20c      	bcs.n	800c0c8 <__ieee754_pow+0x250>
 800c0ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	f7f4 fd11 	bl	8000adc <__aeabi_dcmplt>
 800c0ba:	3800      	subs	r0, #0
 800c0bc:	bf18      	it	ne
 800c0be:	2001      	movne	r0, #1
 800c0c0:	f1b9 0f00 	cmp.w	r9, #0
 800c0c4:	daec      	bge.n	800c0a0 <__ieee754_pow+0x228>
 800c0c6:	e7df      	b.n	800c088 <__ieee754_pow+0x210>
 800c0c8:	4b10      	ldr	r3, [pc, #64]	@ (800c10c <__ieee754_pow+0x294>)
 800c0ca:	4598      	cmp	r8, r3
 800c0cc:	f04f 0200 	mov.w	r2, #0
 800c0d0:	d924      	bls.n	800c11c <__ieee754_pow+0x2a4>
 800c0d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	f7f4 fd00 	bl	8000adc <__aeabi_dcmplt>
 800c0dc:	3800      	subs	r0, #0
 800c0de:	bf18      	it	ne
 800c0e0:	2001      	movne	r0, #1
 800c0e2:	f1b9 0f00 	cmp.w	r9, #0
 800c0e6:	dccf      	bgt.n	800c088 <__ieee754_pow+0x210>
 800c0e8:	e7da      	b.n	800c0a0 <__ieee754_pow+0x228>
 800c0ea:	bf00      	nop
 800c0ec:	f3af 8000 	nop.w
 800c0f0:	00000000 	.word	0x00000000
 800c0f4:	3ff00000 	.word	0x3ff00000
 800c0f8:	00000000 	.word	0x00000000
 800c0fc:	bff00000 	.word	0xbff00000
 800c100:	fff00000 	.word	0xfff00000
 800c104:	7ff00000 	.word	0x7ff00000
 800c108:	433fffff 	.word	0x433fffff
 800c10c:	3ff00000 	.word	0x3ff00000
 800c110:	3fefffff 	.word	0x3fefffff
 800c114:	3fe00000 	.word	0x3fe00000
 800c118:	43f00000 	.word	0x43f00000
 800c11c:	4b5a      	ldr	r3, [pc, #360]	@ (800c288 <__ieee754_pow+0x410>)
 800c11e:	f7f4 f8b3 	bl	8000288 <__aeabi_dsub>
 800c122:	a351      	add	r3, pc, #324	@ (adr r3, 800c268 <__ieee754_pow+0x3f0>)
 800c124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c128:	4604      	mov	r4, r0
 800c12a:	460d      	mov	r5, r1
 800c12c:	f7f4 fa64 	bl	80005f8 <__aeabi_dmul>
 800c130:	a34f      	add	r3, pc, #316	@ (adr r3, 800c270 <__ieee754_pow+0x3f8>)
 800c132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c136:	4606      	mov	r6, r0
 800c138:	460f      	mov	r7, r1
 800c13a:	4620      	mov	r0, r4
 800c13c:	4629      	mov	r1, r5
 800c13e:	f7f4 fa5b 	bl	80005f8 <__aeabi_dmul>
 800c142:	4b52      	ldr	r3, [pc, #328]	@ (800c28c <__ieee754_pow+0x414>)
 800c144:	4682      	mov	sl, r0
 800c146:	468b      	mov	fp, r1
 800c148:	2200      	movs	r2, #0
 800c14a:	4620      	mov	r0, r4
 800c14c:	4629      	mov	r1, r5
 800c14e:	f7f4 fa53 	bl	80005f8 <__aeabi_dmul>
 800c152:	4602      	mov	r2, r0
 800c154:	460b      	mov	r3, r1
 800c156:	a148      	add	r1, pc, #288	@ (adr r1, 800c278 <__ieee754_pow+0x400>)
 800c158:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c15c:	f7f4 f894 	bl	8000288 <__aeabi_dsub>
 800c160:	4622      	mov	r2, r4
 800c162:	462b      	mov	r3, r5
 800c164:	f7f4 fa48 	bl	80005f8 <__aeabi_dmul>
 800c168:	4602      	mov	r2, r0
 800c16a:	460b      	mov	r3, r1
 800c16c:	2000      	movs	r0, #0
 800c16e:	4948      	ldr	r1, [pc, #288]	@ (800c290 <__ieee754_pow+0x418>)
 800c170:	f7f4 f88a 	bl	8000288 <__aeabi_dsub>
 800c174:	4622      	mov	r2, r4
 800c176:	4680      	mov	r8, r0
 800c178:	4689      	mov	r9, r1
 800c17a:	462b      	mov	r3, r5
 800c17c:	4620      	mov	r0, r4
 800c17e:	4629      	mov	r1, r5
 800c180:	f7f4 fa3a 	bl	80005f8 <__aeabi_dmul>
 800c184:	4602      	mov	r2, r0
 800c186:	460b      	mov	r3, r1
 800c188:	4640      	mov	r0, r8
 800c18a:	4649      	mov	r1, r9
 800c18c:	f7f4 fa34 	bl	80005f8 <__aeabi_dmul>
 800c190:	a33b      	add	r3, pc, #236	@ (adr r3, 800c280 <__ieee754_pow+0x408>)
 800c192:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c196:	f7f4 fa2f 	bl	80005f8 <__aeabi_dmul>
 800c19a:	4602      	mov	r2, r0
 800c19c:	460b      	mov	r3, r1
 800c19e:	4650      	mov	r0, sl
 800c1a0:	4659      	mov	r1, fp
 800c1a2:	f7f4 f871 	bl	8000288 <__aeabi_dsub>
 800c1a6:	4602      	mov	r2, r0
 800c1a8:	460b      	mov	r3, r1
 800c1aa:	4680      	mov	r8, r0
 800c1ac:	4689      	mov	r9, r1
 800c1ae:	4630      	mov	r0, r6
 800c1b0:	4639      	mov	r1, r7
 800c1b2:	f7f4 f86b 	bl	800028c <__adddf3>
 800c1b6:	2400      	movs	r4, #0
 800c1b8:	4632      	mov	r2, r6
 800c1ba:	463b      	mov	r3, r7
 800c1bc:	4620      	mov	r0, r4
 800c1be:	460d      	mov	r5, r1
 800c1c0:	f7f4 f862 	bl	8000288 <__aeabi_dsub>
 800c1c4:	4602      	mov	r2, r0
 800c1c6:	460b      	mov	r3, r1
 800c1c8:	4640      	mov	r0, r8
 800c1ca:	4649      	mov	r1, r9
 800c1cc:	f7f4 f85c 	bl	8000288 <__aeabi_dsub>
 800c1d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c1d8:	2300      	movs	r3, #0
 800c1da:	9304      	str	r3, [sp, #16]
 800c1dc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800c1e0:	4606      	mov	r6, r0
 800c1e2:	460f      	mov	r7, r1
 800c1e4:	4652      	mov	r2, sl
 800c1e6:	465b      	mov	r3, fp
 800c1e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1ec:	f7f4 f84c 	bl	8000288 <__aeabi_dsub>
 800c1f0:	4622      	mov	r2, r4
 800c1f2:	462b      	mov	r3, r5
 800c1f4:	f7f4 fa00 	bl	80005f8 <__aeabi_dmul>
 800c1f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1fc:	4680      	mov	r8, r0
 800c1fe:	4689      	mov	r9, r1
 800c200:	4630      	mov	r0, r6
 800c202:	4639      	mov	r1, r7
 800c204:	f7f4 f9f8 	bl	80005f8 <__aeabi_dmul>
 800c208:	4602      	mov	r2, r0
 800c20a:	460b      	mov	r3, r1
 800c20c:	4640      	mov	r0, r8
 800c20e:	4649      	mov	r1, r9
 800c210:	f7f4 f83c 	bl	800028c <__adddf3>
 800c214:	4652      	mov	r2, sl
 800c216:	465b      	mov	r3, fp
 800c218:	4606      	mov	r6, r0
 800c21a:	460f      	mov	r7, r1
 800c21c:	4620      	mov	r0, r4
 800c21e:	4629      	mov	r1, r5
 800c220:	f7f4 f9ea 	bl	80005f8 <__aeabi_dmul>
 800c224:	460b      	mov	r3, r1
 800c226:	4602      	mov	r2, r0
 800c228:	4680      	mov	r8, r0
 800c22a:	4689      	mov	r9, r1
 800c22c:	4630      	mov	r0, r6
 800c22e:	4639      	mov	r1, r7
 800c230:	f7f4 f82c 	bl	800028c <__adddf3>
 800c234:	4b17      	ldr	r3, [pc, #92]	@ (800c294 <__ieee754_pow+0x41c>)
 800c236:	4299      	cmp	r1, r3
 800c238:	4604      	mov	r4, r0
 800c23a:	460d      	mov	r5, r1
 800c23c:	468a      	mov	sl, r1
 800c23e:	468b      	mov	fp, r1
 800c240:	f340 82ef 	ble.w	800c822 <__ieee754_pow+0x9aa>
 800c244:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800c248:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800c24c:	4303      	orrs	r3, r0
 800c24e:	f000 81e8 	beq.w	800c622 <__ieee754_pow+0x7aa>
 800c252:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c256:	2200      	movs	r2, #0
 800c258:	2300      	movs	r3, #0
 800c25a:	f7f4 fc3f 	bl	8000adc <__aeabi_dcmplt>
 800c25e:	3800      	subs	r0, #0
 800c260:	bf18      	it	ne
 800c262:	2001      	movne	r0, #1
 800c264:	e710      	b.n	800c088 <__ieee754_pow+0x210>
 800c266:	bf00      	nop
 800c268:	60000000 	.word	0x60000000
 800c26c:	3ff71547 	.word	0x3ff71547
 800c270:	f85ddf44 	.word	0xf85ddf44
 800c274:	3e54ae0b 	.word	0x3e54ae0b
 800c278:	55555555 	.word	0x55555555
 800c27c:	3fd55555 	.word	0x3fd55555
 800c280:	652b82fe 	.word	0x652b82fe
 800c284:	3ff71547 	.word	0x3ff71547
 800c288:	3ff00000 	.word	0x3ff00000
 800c28c:	3fd00000 	.word	0x3fd00000
 800c290:	3fe00000 	.word	0x3fe00000
 800c294:	408fffff 	.word	0x408fffff
 800c298:	4bd5      	ldr	r3, [pc, #852]	@ (800c5f0 <__ieee754_pow+0x778>)
 800c29a:	402b      	ands	r3, r5
 800c29c:	2200      	movs	r2, #0
 800c29e:	b92b      	cbnz	r3, 800c2ac <__ieee754_pow+0x434>
 800c2a0:	4bd4      	ldr	r3, [pc, #848]	@ (800c5f4 <__ieee754_pow+0x77c>)
 800c2a2:	f7f4 f9a9 	bl	80005f8 <__aeabi_dmul>
 800c2a6:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800c2aa:	468b      	mov	fp, r1
 800c2ac:	ea4f 532b 	mov.w	r3, fp, asr #20
 800c2b0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c2b4:	4413      	add	r3, r2
 800c2b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2b8:	4bcf      	ldr	r3, [pc, #828]	@ (800c5f8 <__ieee754_pow+0x780>)
 800c2ba:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800c2be:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800c2c2:	459b      	cmp	fp, r3
 800c2c4:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c2c8:	dd08      	ble.n	800c2dc <__ieee754_pow+0x464>
 800c2ca:	4bcc      	ldr	r3, [pc, #816]	@ (800c5fc <__ieee754_pow+0x784>)
 800c2cc:	459b      	cmp	fp, r3
 800c2ce:	f340 81a5 	ble.w	800c61c <__ieee754_pow+0x7a4>
 800c2d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2d4:	3301      	adds	r3, #1
 800c2d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2d8:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800c2dc:	f04f 0a00 	mov.w	sl, #0
 800c2e0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c2e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c2e6:	4bc6      	ldr	r3, [pc, #792]	@ (800c600 <__ieee754_pow+0x788>)
 800c2e8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c2ec:	ed93 7b00 	vldr	d7, [r3]
 800c2f0:	4629      	mov	r1, r5
 800c2f2:	ec53 2b17 	vmov	r2, r3, d7
 800c2f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c2fa:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c2fe:	f7f3 ffc3 	bl	8000288 <__aeabi_dsub>
 800c302:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c306:	4606      	mov	r6, r0
 800c308:	460f      	mov	r7, r1
 800c30a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c30e:	f7f3 ffbd 	bl	800028c <__adddf3>
 800c312:	4602      	mov	r2, r0
 800c314:	460b      	mov	r3, r1
 800c316:	2000      	movs	r0, #0
 800c318:	49ba      	ldr	r1, [pc, #744]	@ (800c604 <__ieee754_pow+0x78c>)
 800c31a:	f7f4 fa97 	bl	800084c <__aeabi_ddiv>
 800c31e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800c322:	4602      	mov	r2, r0
 800c324:	460b      	mov	r3, r1
 800c326:	4630      	mov	r0, r6
 800c328:	4639      	mov	r1, r7
 800c32a:	f7f4 f965 	bl	80005f8 <__aeabi_dmul>
 800c32e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c332:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800c336:	106d      	asrs	r5, r5, #1
 800c338:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800c33c:	f04f 0b00 	mov.w	fp, #0
 800c340:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800c344:	4661      	mov	r1, ip
 800c346:	2200      	movs	r2, #0
 800c348:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800c34c:	4658      	mov	r0, fp
 800c34e:	46e1      	mov	r9, ip
 800c350:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800c354:	4614      	mov	r4, r2
 800c356:	461d      	mov	r5, r3
 800c358:	f7f4 f94e 	bl	80005f8 <__aeabi_dmul>
 800c35c:	4602      	mov	r2, r0
 800c35e:	460b      	mov	r3, r1
 800c360:	4630      	mov	r0, r6
 800c362:	4639      	mov	r1, r7
 800c364:	f7f3 ff90 	bl	8000288 <__aeabi_dsub>
 800c368:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c36c:	4606      	mov	r6, r0
 800c36e:	460f      	mov	r7, r1
 800c370:	4620      	mov	r0, r4
 800c372:	4629      	mov	r1, r5
 800c374:	f7f3 ff88 	bl	8000288 <__aeabi_dsub>
 800c378:	4602      	mov	r2, r0
 800c37a:	460b      	mov	r3, r1
 800c37c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c380:	f7f3 ff82 	bl	8000288 <__aeabi_dsub>
 800c384:	465a      	mov	r2, fp
 800c386:	464b      	mov	r3, r9
 800c388:	f7f4 f936 	bl	80005f8 <__aeabi_dmul>
 800c38c:	4602      	mov	r2, r0
 800c38e:	460b      	mov	r3, r1
 800c390:	4630      	mov	r0, r6
 800c392:	4639      	mov	r1, r7
 800c394:	f7f3 ff78 	bl	8000288 <__aeabi_dsub>
 800c398:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c39c:	f7f4 f92c 	bl	80005f8 <__aeabi_dmul>
 800c3a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c3a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c3a8:	4610      	mov	r0, r2
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	f7f4 f924 	bl	80005f8 <__aeabi_dmul>
 800c3b0:	a37d      	add	r3, pc, #500	@ (adr r3, 800c5a8 <__ieee754_pow+0x730>)
 800c3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b6:	4604      	mov	r4, r0
 800c3b8:	460d      	mov	r5, r1
 800c3ba:	f7f4 f91d 	bl	80005f8 <__aeabi_dmul>
 800c3be:	a37c      	add	r3, pc, #496	@ (adr r3, 800c5b0 <__ieee754_pow+0x738>)
 800c3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3c4:	f7f3 ff62 	bl	800028c <__adddf3>
 800c3c8:	4622      	mov	r2, r4
 800c3ca:	462b      	mov	r3, r5
 800c3cc:	f7f4 f914 	bl	80005f8 <__aeabi_dmul>
 800c3d0:	a379      	add	r3, pc, #484	@ (adr r3, 800c5b8 <__ieee754_pow+0x740>)
 800c3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d6:	f7f3 ff59 	bl	800028c <__adddf3>
 800c3da:	4622      	mov	r2, r4
 800c3dc:	462b      	mov	r3, r5
 800c3de:	f7f4 f90b 	bl	80005f8 <__aeabi_dmul>
 800c3e2:	a377      	add	r3, pc, #476	@ (adr r3, 800c5c0 <__ieee754_pow+0x748>)
 800c3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e8:	f7f3 ff50 	bl	800028c <__adddf3>
 800c3ec:	4622      	mov	r2, r4
 800c3ee:	462b      	mov	r3, r5
 800c3f0:	f7f4 f902 	bl	80005f8 <__aeabi_dmul>
 800c3f4:	a374      	add	r3, pc, #464	@ (adr r3, 800c5c8 <__ieee754_pow+0x750>)
 800c3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3fa:	f7f3 ff47 	bl	800028c <__adddf3>
 800c3fe:	4622      	mov	r2, r4
 800c400:	462b      	mov	r3, r5
 800c402:	f7f4 f8f9 	bl	80005f8 <__aeabi_dmul>
 800c406:	a372      	add	r3, pc, #456	@ (adr r3, 800c5d0 <__ieee754_pow+0x758>)
 800c408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40c:	f7f3 ff3e 	bl	800028c <__adddf3>
 800c410:	4622      	mov	r2, r4
 800c412:	4606      	mov	r6, r0
 800c414:	460f      	mov	r7, r1
 800c416:	462b      	mov	r3, r5
 800c418:	4620      	mov	r0, r4
 800c41a:	4629      	mov	r1, r5
 800c41c:	f7f4 f8ec 	bl	80005f8 <__aeabi_dmul>
 800c420:	4602      	mov	r2, r0
 800c422:	460b      	mov	r3, r1
 800c424:	4630      	mov	r0, r6
 800c426:	4639      	mov	r1, r7
 800c428:	f7f4 f8e6 	bl	80005f8 <__aeabi_dmul>
 800c42c:	465a      	mov	r2, fp
 800c42e:	4604      	mov	r4, r0
 800c430:	460d      	mov	r5, r1
 800c432:	464b      	mov	r3, r9
 800c434:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c438:	f7f3 ff28 	bl	800028c <__adddf3>
 800c43c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c440:	f7f4 f8da 	bl	80005f8 <__aeabi_dmul>
 800c444:	4622      	mov	r2, r4
 800c446:	462b      	mov	r3, r5
 800c448:	f7f3 ff20 	bl	800028c <__adddf3>
 800c44c:	465a      	mov	r2, fp
 800c44e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c452:	464b      	mov	r3, r9
 800c454:	4658      	mov	r0, fp
 800c456:	4649      	mov	r1, r9
 800c458:	f7f4 f8ce 	bl	80005f8 <__aeabi_dmul>
 800c45c:	4b6a      	ldr	r3, [pc, #424]	@ (800c608 <__ieee754_pow+0x790>)
 800c45e:	2200      	movs	r2, #0
 800c460:	4606      	mov	r6, r0
 800c462:	460f      	mov	r7, r1
 800c464:	f7f3 ff12 	bl	800028c <__adddf3>
 800c468:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c46c:	f7f3 ff0e 	bl	800028c <__adddf3>
 800c470:	46d8      	mov	r8, fp
 800c472:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800c476:	460d      	mov	r5, r1
 800c478:	465a      	mov	r2, fp
 800c47a:	460b      	mov	r3, r1
 800c47c:	4640      	mov	r0, r8
 800c47e:	4649      	mov	r1, r9
 800c480:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800c484:	f7f4 f8b8 	bl	80005f8 <__aeabi_dmul>
 800c488:	465c      	mov	r4, fp
 800c48a:	4680      	mov	r8, r0
 800c48c:	4689      	mov	r9, r1
 800c48e:	4b5e      	ldr	r3, [pc, #376]	@ (800c608 <__ieee754_pow+0x790>)
 800c490:	2200      	movs	r2, #0
 800c492:	4620      	mov	r0, r4
 800c494:	4629      	mov	r1, r5
 800c496:	f7f3 fef7 	bl	8000288 <__aeabi_dsub>
 800c49a:	4632      	mov	r2, r6
 800c49c:	463b      	mov	r3, r7
 800c49e:	f7f3 fef3 	bl	8000288 <__aeabi_dsub>
 800c4a2:	4602      	mov	r2, r0
 800c4a4:	460b      	mov	r3, r1
 800c4a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c4aa:	f7f3 feed 	bl	8000288 <__aeabi_dsub>
 800c4ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4b2:	f7f4 f8a1 	bl	80005f8 <__aeabi_dmul>
 800c4b6:	4622      	mov	r2, r4
 800c4b8:	4606      	mov	r6, r0
 800c4ba:	460f      	mov	r7, r1
 800c4bc:	462b      	mov	r3, r5
 800c4be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4c2:	f7f4 f899 	bl	80005f8 <__aeabi_dmul>
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	460b      	mov	r3, r1
 800c4ca:	4630      	mov	r0, r6
 800c4cc:	4639      	mov	r1, r7
 800c4ce:	f7f3 fedd 	bl	800028c <__adddf3>
 800c4d2:	4606      	mov	r6, r0
 800c4d4:	460f      	mov	r7, r1
 800c4d6:	4602      	mov	r2, r0
 800c4d8:	460b      	mov	r3, r1
 800c4da:	4640      	mov	r0, r8
 800c4dc:	4649      	mov	r1, r9
 800c4de:	f7f3 fed5 	bl	800028c <__adddf3>
 800c4e2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800c4e6:	a33c      	add	r3, pc, #240	@ (adr r3, 800c5d8 <__ieee754_pow+0x760>)
 800c4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ec:	4658      	mov	r0, fp
 800c4ee:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800c4f2:	460d      	mov	r5, r1
 800c4f4:	f7f4 f880 	bl	80005f8 <__aeabi_dmul>
 800c4f8:	465c      	mov	r4, fp
 800c4fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4fe:	4642      	mov	r2, r8
 800c500:	464b      	mov	r3, r9
 800c502:	4620      	mov	r0, r4
 800c504:	4629      	mov	r1, r5
 800c506:	f7f3 febf 	bl	8000288 <__aeabi_dsub>
 800c50a:	4602      	mov	r2, r0
 800c50c:	460b      	mov	r3, r1
 800c50e:	4630      	mov	r0, r6
 800c510:	4639      	mov	r1, r7
 800c512:	f7f3 feb9 	bl	8000288 <__aeabi_dsub>
 800c516:	a332      	add	r3, pc, #200	@ (adr r3, 800c5e0 <__ieee754_pow+0x768>)
 800c518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c51c:	f7f4 f86c 	bl	80005f8 <__aeabi_dmul>
 800c520:	a331      	add	r3, pc, #196	@ (adr r3, 800c5e8 <__ieee754_pow+0x770>)
 800c522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c526:	4606      	mov	r6, r0
 800c528:	460f      	mov	r7, r1
 800c52a:	4620      	mov	r0, r4
 800c52c:	4629      	mov	r1, r5
 800c52e:	f7f4 f863 	bl	80005f8 <__aeabi_dmul>
 800c532:	4602      	mov	r2, r0
 800c534:	460b      	mov	r3, r1
 800c536:	4630      	mov	r0, r6
 800c538:	4639      	mov	r1, r7
 800c53a:	f7f3 fea7 	bl	800028c <__adddf3>
 800c53e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c540:	4b32      	ldr	r3, [pc, #200]	@ (800c60c <__ieee754_pow+0x794>)
 800c542:	4413      	add	r3, r2
 800c544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c548:	f7f3 fea0 	bl	800028c <__adddf3>
 800c54c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c550:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c552:	f7f3 ffe7 	bl	8000524 <__aeabi_i2d>
 800c556:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c558:	4b2d      	ldr	r3, [pc, #180]	@ (800c610 <__ieee754_pow+0x798>)
 800c55a:	4413      	add	r3, r2
 800c55c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c560:	4606      	mov	r6, r0
 800c562:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c566:	460f      	mov	r7, r1
 800c568:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c56c:	f7f3 fe8e 	bl	800028c <__adddf3>
 800c570:	4642      	mov	r2, r8
 800c572:	464b      	mov	r3, r9
 800c574:	f7f3 fe8a 	bl	800028c <__adddf3>
 800c578:	4632      	mov	r2, r6
 800c57a:	463b      	mov	r3, r7
 800c57c:	f7f3 fe86 	bl	800028c <__adddf3>
 800c580:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800c584:	4632      	mov	r2, r6
 800c586:	463b      	mov	r3, r7
 800c588:	4658      	mov	r0, fp
 800c58a:	460d      	mov	r5, r1
 800c58c:	f7f3 fe7c 	bl	8000288 <__aeabi_dsub>
 800c590:	4642      	mov	r2, r8
 800c592:	464b      	mov	r3, r9
 800c594:	f7f3 fe78 	bl	8000288 <__aeabi_dsub>
 800c598:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c59c:	f7f3 fe74 	bl	8000288 <__aeabi_dsub>
 800c5a0:	465c      	mov	r4, fp
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	e036      	b.n	800c614 <__ieee754_pow+0x79c>
 800c5a6:	bf00      	nop
 800c5a8:	4a454eef 	.word	0x4a454eef
 800c5ac:	3fca7e28 	.word	0x3fca7e28
 800c5b0:	93c9db65 	.word	0x93c9db65
 800c5b4:	3fcd864a 	.word	0x3fcd864a
 800c5b8:	a91d4101 	.word	0xa91d4101
 800c5bc:	3fd17460 	.word	0x3fd17460
 800c5c0:	518f264d 	.word	0x518f264d
 800c5c4:	3fd55555 	.word	0x3fd55555
 800c5c8:	db6fabff 	.word	0xdb6fabff
 800c5cc:	3fdb6db6 	.word	0x3fdb6db6
 800c5d0:	33333303 	.word	0x33333303
 800c5d4:	3fe33333 	.word	0x3fe33333
 800c5d8:	e0000000 	.word	0xe0000000
 800c5dc:	3feec709 	.word	0x3feec709
 800c5e0:	dc3a03fd 	.word	0xdc3a03fd
 800c5e4:	3feec709 	.word	0x3feec709
 800c5e8:	145b01f5 	.word	0x145b01f5
 800c5ec:	be3e2fe0 	.word	0xbe3e2fe0
 800c5f0:	7ff00000 	.word	0x7ff00000
 800c5f4:	43400000 	.word	0x43400000
 800c5f8:	0003988e 	.word	0x0003988e
 800c5fc:	000bb679 	.word	0x000bb679
 800c600:	0800db60 	.word	0x0800db60
 800c604:	3ff00000 	.word	0x3ff00000
 800c608:	40080000 	.word	0x40080000
 800c60c:	0800db40 	.word	0x0800db40
 800c610:	0800db50 	.word	0x0800db50
 800c614:	460b      	mov	r3, r1
 800c616:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c61a:	e5d7      	b.n	800c1cc <__ieee754_pow+0x354>
 800c61c:	f04f 0a01 	mov.w	sl, #1
 800c620:	e65e      	b.n	800c2e0 <__ieee754_pow+0x468>
 800c622:	a3b4      	add	r3, pc, #720	@ (adr r3, 800c8f4 <__ieee754_pow+0xa7c>)
 800c624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c628:	4630      	mov	r0, r6
 800c62a:	4639      	mov	r1, r7
 800c62c:	f7f3 fe2e 	bl	800028c <__adddf3>
 800c630:	4642      	mov	r2, r8
 800c632:	e9cd 0100 	strd	r0, r1, [sp]
 800c636:	464b      	mov	r3, r9
 800c638:	4620      	mov	r0, r4
 800c63a:	4629      	mov	r1, r5
 800c63c:	f7f3 fe24 	bl	8000288 <__aeabi_dsub>
 800c640:	4602      	mov	r2, r0
 800c642:	460b      	mov	r3, r1
 800c644:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c648:	f7f4 fa66 	bl	8000b18 <__aeabi_dcmpgt>
 800c64c:	2800      	cmp	r0, #0
 800c64e:	f47f ae00 	bne.w	800c252 <__ieee754_pow+0x3da>
 800c652:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800c656:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c65a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800c65e:	fa43 fa0a 	asr.w	sl, r3, sl
 800c662:	44da      	add	sl, fp
 800c664:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800c668:	489d      	ldr	r0, [pc, #628]	@ (800c8e0 <__ieee754_pow+0xa68>)
 800c66a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800c66e:	4108      	asrs	r0, r1
 800c670:	ea00 030a 	and.w	r3, r0, sl
 800c674:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c678:	f1c1 0114 	rsb	r1, r1, #20
 800c67c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800c680:	fa4a fa01 	asr.w	sl, sl, r1
 800c684:	f1bb 0f00 	cmp.w	fp, #0
 800c688:	4640      	mov	r0, r8
 800c68a:	4649      	mov	r1, r9
 800c68c:	f04f 0200 	mov.w	r2, #0
 800c690:	bfb8      	it	lt
 800c692:	f1ca 0a00 	rsblt	sl, sl, #0
 800c696:	f7f3 fdf7 	bl	8000288 <__aeabi_dsub>
 800c69a:	4680      	mov	r8, r0
 800c69c:	4689      	mov	r9, r1
 800c69e:	4632      	mov	r2, r6
 800c6a0:	463b      	mov	r3, r7
 800c6a2:	4640      	mov	r0, r8
 800c6a4:	4649      	mov	r1, r9
 800c6a6:	f7f3 fdf1 	bl	800028c <__adddf3>
 800c6aa:	2400      	movs	r4, #0
 800c6ac:	a37c      	add	r3, pc, #496	@ (adr r3, 800c8a0 <__ieee754_pow+0xa28>)
 800c6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	460d      	mov	r5, r1
 800c6b6:	f7f3 ff9f 	bl	80005f8 <__aeabi_dmul>
 800c6ba:	4642      	mov	r2, r8
 800c6bc:	e9cd 0100 	strd	r0, r1, [sp]
 800c6c0:	464b      	mov	r3, r9
 800c6c2:	4620      	mov	r0, r4
 800c6c4:	4629      	mov	r1, r5
 800c6c6:	f7f3 fddf 	bl	8000288 <__aeabi_dsub>
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	460b      	mov	r3, r1
 800c6ce:	4630      	mov	r0, r6
 800c6d0:	4639      	mov	r1, r7
 800c6d2:	f7f3 fdd9 	bl	8000288 <__aeabi_dsub>
 800c6d6:	a374      	add	r3, pc, #464	@ (adr r3, 800c8a8 <__ieee754_pow+0xa30>)
 800c6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6dc:	f7f3 ff8c 	bl	80005f8 <__aeabi_dmul>
 800c6e0:	a373      	add	r3, pc, #460	@ (adr r3, 800c8b0 <__ieee754_pow+0xa38>)
 800c6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e6:	4680      	mov	r8, r0
 800c6e8:	4689      	mov	r9, r1
 800c6ea:	4620      	mov	r0, r4
 800c6ec:	4629      	mov	r1, r5
 800c6ee:	f7f3 ff83 	bl	80005f8 <__aeabi_dmul>
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	4640      	mov	r0, r8
 800c6f8:	4649      	mov	r1, r9
 800c6fa:	f7f3 fdc7 	bl	800028c <__adddf3>
 800c6fe:	4604      	mov	r4, r0
 800c700:	460d      	mov	r5, r1
 800c702:	4602      	mov	r2, r0
 800c704:	460b      	mov	r3, r1
 800c706:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c70a:	f7f3 fdbf 	bl	800028c <__adddf3>
 800c70e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c712:	4680      	mov	r8, r0
 800c714:	4689      	mov	r9, r1
 800c716:	f7f3 fdb7 	bl	8000288 <__aeabi_dsub>
 800c71a:	4602      	mov	r2, r0
 800c71c:	460b      	mov	r3, r1
 800c71e:	4620      	mov	r0, r4
 800c720:	4629      	mov	r1, r5
 800c722:	f7f3 fdb1 	bl	8000288 <__aeabi_dsub>
 800c726:	4642      	mov	r2, r8
 800c728:	4606      	mov	r6, r0
 800c72a:	460f      	mov	r7, r1
 800c72c:	464b      	mov	r3, r9
 800c72e:	4640      	mov	r0, r8
 800c730:	4649      	mov	r1, r9
 800c732:	f7f3 ff61 	bl	80005f8 <__aeabi_dmul>
 800c736:	a360      	add	r3, pc, #384	@ (adr r3, 800c8b8 <__ieee754_pow+0xa40>)
 800c738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73c:	4604      	mov	r4, r0
 800c73e:	460d      	mov	r5, r1
 800c740:	f7f3 ff5a 	bl	80005f8 <__aeabi_dmul>
 800c744:	a35e      	add	r3, pc, #376	@ (adr r3, 800c8c0 <__ieee754_pow+0xa48>)
 800c746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74a:	f7f3 fd9d 	bl	8000288 <__aeabi_dsub>
 800c74e:	4622      	mov	r2, r4
 800c750:	462b      	mov	r3, r5
 800c752:	f7f3 ff51 	bl	80005f8 <__aeabi_dmul>
 800c756:	a35c      	add	r3, pc, #368	@ (adr r3, 800c8c8 <__ieee754_pow+0xa50>)
 800c758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c75c:	f7f3 fd96 	bl	800028c <__adddf3>
 800c760:	4622      	mov	r2, r4
 800c762:	462b      	mov	r3, r5
 800c764:	f7f3 ff48 	bl	80005f8 <__aeabi_dmul>
 800c768:	a359      	add	r3, pc, #356	@ (adr r3, 800c8d0 <__ieee754_pow+0xa58>)
 800c76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c76e:	f7f3 fd8b 	bl	8000288 <__aeabi_dsub>
 800c772:	4622      	mov	r2, r4
 800c774:	462b      	mov	r3, r5
 800c776:	f7f3 ff3f 	bl	80005f8 <__aeabi_dmul>
 800c77a:	a357      	add	r3, pc, #348	@ (adr r3, 800c8d8 <__ieee754_pow+0xa60>)
 800c77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c780:	f7f3 fd84 	bl	800028c <__adddf3>
 800c784:	4622      	mov	r2, r4
 800c786:	462b      	mov	r3, r5
 800c788:	f7f3 ff36 	bl	80005f8 <__aeabi_dmul>
 800c78c:	4602      	mov	r2, r0
 800c78e:	460b      	mov	r3, r1
 800c790:	4640      	mov	r0, r8
 800c792:	4649      	mov	r1, r9
 800c794:	f7f3 fd78 	bl	8000288 <__aeabi_dsub>
 800c798:	4604      	mov	r4, r0
 800c79a:	460d      	mov	r5, r1
 800c79c:	4602      	mov	r2, r0
 800c79e:	460b      	mov	r3, r1
 800c7a0:	4640      	mov	r0, r8
 800c7a2:	4649      	mov	r1, r9
 800c7a4:	f7f3 ff28 	bl	80005f8 <__aeabi_dmul>
 800c7a8:	2200      	movs	r2, #0
 800c7aa:	e9cd 0100 	strd	r0, r1, [sp]
 800c7ae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c7b2:	4620      	mov	r0, r4
 800c7b4:	4629      	mov	r1, r5
 800c7b6:	f7f3 fd67 	bl	8000288 <__aeabi_dsub>
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	460b      	mov	r3, r1
 800c7be:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7c2:	f7f4 f843 	bl	800084c <__aeabi_ddiv>
 800c7c6:	4632      	mov	r2, r6
 800c7c8:	4604      	mov	r4, r0
 800c7ca:	460d      	mov	r5, r1
 800c7cc:	463b      	mov	r3, r7
 800c7ce:	4640      	mov	r0, r8
 800c7d0:	4649      	mov	r1, r9
 800c7d2:	f7f3 ff11 	bl	80005f8 <__aeabi_dmul>
 800c7d6:	4632      	mov	r2, r6
 800c7d8:	463b      	mov	r3, r7
 800c7da:	f7f3 fd57 	bl	800028c <__adddf3>
 800c7de:	4602      	mov	r2, r0
 800c7e0:	460b      	mov	r3, r1
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	4629      	mov	r1, r5
 800c7e6:	f7f3 fd4f 	bl	8000288 <__aeabi_dsub>
 800c7ea:	4642      	mov	r2, r8
 800c7ec:	464b      	mov	r3, r9
 800c7ee:	f7f3 fd4b 	bl	8000288 <__aeabi_dsub>
 800c7f2:	460b      	mov	r3, r1
 800c7f4:	4602      	mov	r2, r0
 800c7f6:	493b      	ldr	r1, [pc, #236]	@ (800c8e4 <__ieee754_pow+0xa6c>)
 800c7f8:	2000      	movs	r0, #0
 800c7fa:	f7f3 fd45 	bl	8000288 <__aeabi_dsub>
 800c7fe:	ec41 0b10 	vmov	d0, r0, r1
 800c802:	ee10 3a90 	vmov	r3, s1
 800c806:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c80a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c80e:	da30      	bge.n	800c872 <__ieee754_pow+0x9fa>
 800c810:	4650      	mov	r0, sl
 800c812:	f000 fda9 	bl	800d368 <scalbn>
 800c816:	ec51 0b10 	vmov	r0, r1, d0
 800c81a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c81e:	f7ff bbd2 	b.w	800bfc6 <__ieee754_pow+0x14e>
 800c822:	4c31      	ldr	r4, [pc, #196]	@ (800c8e8 <__ieee754_pow+0xa70>)
 800c824:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c828:	42a3      	cmp	r3, r4
 800c82a:	d91a      	bls.n	800c862 <__ieee754_pow+0x9ea>
 800c82c:	4b2f      	ldr	r3, [pc, #188]	@ (800c8ec <__ieee754_pow+0xa74>)
 800c82e:	440b      	add	r3, r1
 800c830:	4303      	orrs	r3, r0
 800c832:	d009      	beq.n	800c848 <__ieee754_pow+0x9d0>
 800c834:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c838:	2200      	movs	r2, #0
 800c83a:	2300      	movs	r3, #0
 800c83c:	f7f4 f94e 	bl	8000adc <__aeabi_dcmplt>
 800c840:	3800      	subs	r0, #0
 800c842:	bf18      	it	ne
 800c844:	2001      	movne	r0, #1
 800c846:	e42b      	b.n	800c0a0 <__ieee754_pow+0x228>
 800c848:	4642      	mov	r2, r8
 800c84a:	464b      	mov	r3, r9
 800c84c:	f7f3 fd1c 	bl	8000288 <__aeabi_dsub>
 800c850:	4632      	mov	r2, r6
 800c852:	463b      	mov	r3, r7
 800c854:	f7f4 f956 	bl	8000b04 <__aeabi_dcmpge>
 800c858:	2800      	cmp	r0, #0
 800c85a:	d1eb      	bne.n	800c834 <__ieee754_pow+0x9bc>
 800c85c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800c8fc <__ieee754_pow+0xa84>
 800c860:	e6f7      	b.n	800c652 <__ieee754_pow+0x7da>
 800c862:	469a      	mov	sl, r3
 800c864:	4b22      	ldr	r3, [pc, #136]	@ (800c8f0 <__ieee754_pow+0xa78>)
 800c866:	459a      	cmp	sl, r3
 800c868:	f63f aef3 	bhi.w	800c652 <__ieee754_pow+0x7da>
 800c86c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c870:	e715      	b.n	800c69e <__ieee754_pow+0x826>
 800c872:	ec51 0b10 	vmov	r0, r1, d0
 800c876:	4619      	mov	r1, r3
 800c878:	e7cf      	b.n	800c81a <__ieee754_pow+0x9a2>
 800c87a:	491a      	ldr	r1, [pc, #104]	@ (800c8e4 <__ieee754_pow+0xa6c>)
 800c87c:	2000      	movs	r0, #0
 800c87e:	f7ff bb18 	b.w	800beb2 <__ieee754_pow+0x3a>
 800c882:	2000      	movs	r0, #0
 800c884:	2100      	movs	r1, #0
 800c886:	f7ff bb14 	b.w	800beb2 <__ieee754_pow+0x3a>
 800c88a:	4630      	mov	r0, r6
 800c88c:	4639      	mov	r1, r7
 800c88e:	f7ff bb10 	b.w	800beb2 <__ieee754_pow+0x3a>
 800c892:	460c      	mov	r4, r1
 800c894:	f7ff bb5e 	b.w	800bf54 <__ieee754_pow+0xdc>
 800c898:	2400      	movs	r4, #0
 800c89a:	f7ff bb49 	b.w	800bf30 <__ieee754_pow+0xb8>
 800c89e:	bf00      	nop
 800c8a0:	00000000 	.word	0x00000000
 800c8a4:	3fe62e43 	.word	0x3fe62e43
 800c8a8:	fefa39ef 	.word	0xfefa39ef
 800c8ac:	3fe62e42 	.word	0x3fe62e42
 800c8b0:	0ca86c39 	.word	0x0ca86c39
 800c8b4:	be205c61 	.word	0xbe205c61
 800c8b8:	72bea4d0 	.word	0x72bea4d0
 800c8bc:	3e663769 	.word	0x3e663769
 800c8c0:	c5d26bf1 	.word	0xc5d26bf1
 800c8c4:	3ebbbd41 	.word	0x3ebbbd41
 800c8c8:	af25de2c 	.word	0xaf25de2c
 800c8cc:	3f11566a 	.word	0x3f11566a
 800c8d0:	16bebd93 	.word	0x16bebd93
 800c8d4:	3f66c16c 	.word	0x3f66c16c
 800c8d8:	5555553e 	.word	0x5555553e
 800c8dc:	3fc55555 	.word	0x3fc55555
 800c8e0:	fff00000 	.word	0xfff00000
 800c8e4:	3ff00000 	.word	0x3ff00000
 800c8e8:	4090cbff 	.word	0x4090cbff
 800c8ec:	3f6f3400 	.word	0x3f6f3400
 800c8f0:	3fe00000 	.word	0x3fe00000
 800c8f4:	652b82fe 	.word	0x652b82fe
 800c8f8:	3c971547 	.word	0x3c971547
 800c8fc:	4090cc00 	.word	0x4090cc00

0800c900 <fabs>:
 800c900:	ec51 0b10 	vmov	r0, r1, d0
 800c904:	4602      	mov	r2, r0
 800c906:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c90a:	ec43 2b10 	vmov	d0, r2, r3
 800c90e:	4770      	bx	lr

0800c910 <__ieee754_asinf>:
 800c910:	b538      	push	{r3, r4, r5, lr}
 800c912:	ee10 5a10 	vmov	r5, s0
 800c916:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800c91a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800c91e:	ed2d 8b04 	vpush	{d8-d9}
 800c922:	d10c      	bne.n	800c93e <__ieee754_asinf+0x2e>
 800c924:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 800ca9c <__ieee754_asinf+0x18c>
 800c928:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 800caa0 <__ieee754_asinf+0x190>
 800c92c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c930:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c934:	eeb0 0a67 	vmov.f32	s0, s15
 800c938:	ecbd 8b04 	vpop	{d8-d9}
 800c93c:	bd38      	pop	{r3, r4, r5, pc}
 800c93e:	d904      	bls.n	800c94a <__ieee754_asinf+0x3a>
 800c940:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c944:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c948:	e7f6      	b.n	800c938 <__ieee754_asinf+0x28>
 800c94a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800c94e:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800c952:	d20b      	bcs.n	800c96c <__ieee754_asinf+0x5c>
 800c954:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800c958:	d252      	bcs.n	800ca00 <__ieee754_asinf+0xf0>
 800c95a:	eddf 7a52 	vldr	s15, [pc, #328]	@ 800caa4 <__ieee754_asinf+0x194>
 800c95e:	ee70 7a27 	vadd.f32	s15, s0, s15
 800c962:	eef4 7ae8 	vcmpe.f32	s15, s17
 800c966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c96a:	dce5      	bgt.n	800c938 <__ieee754_asinf+0x28>
 800c96c:	f7ff f98d 	bl	800bc8a <fabsf>
 800c970:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800c974:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c978:	ee28 8a27 	vmul.f32	s16, s16, s15
 800c97c:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800caa8 <__ieee754_asinf+0x198>
 800c980:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 800caac <__ieee754_asinf+0x19c>
 800c984:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 800cab0 <__ieee754_asinf+0x1a0>
 800c988:	eea8 7a27 	vfma.f32	s14, s16, s15
 800c98c:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800cab4 <__ieee754_asinf+0x1a4>
 800c990:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c994:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800cab8 <__ieee754_asinf+0x1a8>
 800c998:	eea7 7a88 	vfma.f32	s14, s15, s16
 800c99c:	eddf 7a47 	vldr	s15, [pc, #284]	@ 800cabc <__ieee754_asinf+0x1ac>
 800c9a0:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c9a4:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800cac0 <__ieee754_asinf+0x1b0>
 800c9a8:	eea7 9a88 	vfma.f32	s18, s15, s16
 800c9ac:	eddf 7a45 	vldr	s15, [pc, #276]	@ 800cac4 <__ieee754_asinf+0x1b4>
 800c9b0:	eee8 7a07 	vfma.f32	s15, s16, s14
 800c9b4:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800cac8 <__ieee754_asinf+0x1b8>
 800c9b8:	eea7 7a88 	vfma.f32	s14, s15, s16
 800c9bc:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800cacc <__ieee754_asinf+0x1bc>
 800c9c0:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c9c4:	eeb0 0a48 	vmov.f32	s0, s16
 800c9c8:	eee7 8a88 	vfma.f32	s17, s15, s16
 800c9cc:	f000 fe14 	bl	800d5f8 <__ieee754_sqrtf>
 800c9d0:	4b3f      	ldr	r3, [pc, #252]	@ (800cad0 <__ieee754_asinf+0x1c0>)
 800c9d2:	ee29 9a08 	vmul.f32	s18, s18, s16
 800c9d6:	429c      	cmp	r4, r3
 800c9d8:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800c9dc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800c9e0:	d93d      	bls.n	800ca5e <__ieee754_asinf+0x14e>
 800c9e2:	eea0 0a06 	vfma.f32	s0, s0, s12
 800c9e6:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 800cad4 <__ieee754_asinf+0x1c4>
 800c9ea:	eee0 7a26 	vfma.f32	s15, s0, s13
 800c9ee:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 800caa0 <__ieee754_asinf+0x190>
 800c9f2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c9f6:	2d00      	cmp	r5, #0
 800c9f8:	bfd8      	it	le
 800c9fa:	eeb1 0a40 	vnegle.f32	s0, s0
 800c9fe:	e79b      	b.n	800c938 <__ieee754_asinf+0x28>
 800ca00:	ee60 7a00 	vmul.f32	s15, s0, s0
 800ca04:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800caac <__ieee754_asinf+0x19c>
 800ca08:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800caa8 <__ieee754_asinf+0x198>
 800ca0c:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 800cac0 <__ieee754_asinf+0x1b0>
 800ca10:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800ca14:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800cab4 <__ieee754_asinf+0x1a4>
 800ca18:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ca1c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800cab8 <__ieee754_asinf+0x1a8>
 800ca20:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ca24:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800cabc <__ieee754_asinf+0x1ac>
 800ca28:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ca2c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800cab0 <__ieee754_asinf+0x1a0>
 800ca30:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ca34:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800cac4 <__ieee754_asinf+0x1b4>
 800ca38:	eee7 6a86 	vfma.f32	s13, s15, s12
 800ca3c:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800cac8 <__ieee754_asinf+0x1b8>
 800ca40:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800ca44:	eddf 6a21 	vldr	s13, [pc, #132]	@ 800cacc <__ieee754_asinf+0x1bc>
 800ca48:	eee6 6a27 	vfma.f32	s13, s12, s15
 800ca4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ca50:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800ca54:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800ca58:	eea0 0a27 	vfma.f32	s0, s0, s15
 800ca5c:	e76c      	b.n	800c938 <__ieee754_asinf+0x28>
 800ca5e:	ee10 3a10 	vmov	r3, s0
 800ca62:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800ca66:	f023 030f 	bic.w	r3, r3, #15
 800ca6a:	ee07 3a10 	vmov	s14, r3
 800ca6e:	eea7 8a47 	vfms.f32	s16, s14, s14
 800ca72:	ee70 5a00 	vadd.f32	s11, s0, s0
 800ca76:	ee30 0a07 	vadd.f32	s0, s0, s14
 800ca7a:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800ca9c <__ieee754_asinf+0x18c>
 800ca7e:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800ca82:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800cad8 <__ieee754_asinf+0x1c8>
 800ca86:	eee5 7a66 	vfms.f32	s15, s10, s13
 800ca8a:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800ca8e:	eeb0 6a40 	vmov.f32	s12, s0
 800ca92:	eea7 6a66 	vfms.f32	s12, s14, s13
 800ca96:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ca9a:	e7aa      	b.n	800c9f2 <__ieee754_asinf+0xe2>
 800ca9c:	b33bbd2e 	.word	0xb33bbd2e
 800caa0:	3fc90fdb 	.word	0x3fc90fdb
 800caa4:	7149f2ca 	.word	0x7149f2ca
 800caa8:	3a4f7f04 	.word	0x3a4f7f04
 800caac:	3811ef08 	.word	0x3811ef08
 800cab0:	3e2aaaab 	.word	0x3e2aaaab
 800cab4:	bd241146 	.word	0xbd241146
 800cab8:	3e4e0aa8 	.word	0x3e4e0aa8
 800cabc:	bea6b090 	.word	0xbea6b090
 800cac0:	3d9dc62e 	.word	0x3d9dc62e
 800cac4:	bf303361 	.word	0xbf303361
 800cac8:	4001572d 	.word	0x4001572d
 800cacc:	c019d139 	.word	0xc019d139
 800cad0:	3f799999 	.word	0x3f799999
 800cad4:	333bbd2e 	.word	0x333bbd2e
 800cad8:	3f490fdb 	.word	0x3f490fdb

0800cadc <__ieee754_atan2f>:
 800cadc:	ee10 2a90 	vmov	r2, s1
 800cae0:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800cae4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800cae8:	b510      	push	{r4, lr}
 800caea:	eef0 7a40 	vmov.f32	s15, s0
 800caee:	d806      	bhi.n	800cafe <__ieee754_atan2f+0x22>
 800caf0:	ee10 0a10 	vmov	r0, s0
 800caf4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800caf8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cafc:	d904      	bls.n	800cb08 <__ieee754_atan2f+0x2c>
 800cafe:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800cb02:	eeb0 0a67 	vmov.f32	s0, s15
 800cb06:	bd10      	pop	{r4, pc}
 800cb08:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800cb0c:	d103      	bne.n	800cb16 <__ieee754_atan2f+0x3a>
 800cb0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb12:	f000 bb53 	b.w	800d1bc <atanf>
 800cb16:	1794      	asrs	r4, r2, #30
 800cb18:	f004 0402 	and.w	r4, r4, #2
 800cb1c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800cb20:	b943      	cbnz	r3, 800cb34 <__ieee754_atan2f+0x58>
 800cb22:	2c02      	cmp	r4, #2
 800cb24:	d05e      	beq.n	800cbe4 <__ieee754_atan2f+0x108>
 800cb26:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800cbf8 <__ieee754_atan2f+0x11c>
 800cb2a:	2c03      	cmp	r4, #3
 800cb2c:	bf08      	it	eq
 800cb2e:	eef0 7a47 	vmoveq.f32	s15, s14
 800cb32:	e7e6      	b.n	800cb02 <__ieee754_atan2f+0x26>
 800cb34:	b941      	cbnz	r1, 800cb48 <__ieee754_atan2f+0x6c>
 800cb36:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800cbfc <__ieee754_atan2f+0x120>
 800cb3a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800cc00 <__ieee754_atan2f+0x124>
 800cb3e:	2800      	cmp	r0, #0
 800cb40:	bfb8      	it	lt
 800cb42:	eef0 7a47 	vmovlt.f32	s15, s14
 800cb46:	e7dc      	b.n	800cb02 <__ieee754_atan2f+0x26>
 800cb48:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800cb4c:	d110      	bne.n	800cb70 <__ieee754_atan2f+0x94>
 800cb4e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cb52:	f104 34ff 	add.w	r4, r4, #4294967295
 800cb56:	d107      	bne.n	800cb68 <__ieee754_atan2f+0x8c>
 800cb58:	2c02      	cmp	r4, #2
 800cb5a:	d846      	bhi.n	800cbea <__ieee754_atan2f+0x10e>
 800cb5c:	4b29      	ldr	r3, [pc, #164]	@ (800cc04 <__ieee754_atan2f+0x128>)
 800cb5e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cb62:	edd3 7a00 	vldr	s15, [r3]
 800cb66:	e7cc      	b.n	800cb02 <__ieee754_atan2f+0x26>
 800cb68:	2c02      	cmp	r4, #2
 800cb6a:	d841      	bhi.n	800cbf0 <__ieee754_atan2f+0x114>
 800cb6c:	4b26      	ldr	r3, [pc, #152]	@ (800cc08 <__ieee754_atan2f+0x12c>)
 800cb6e:	e7f6      	b.n	800cb5e <__ieee754_atan2f+0x82>
 800cb70:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cb74:	d0df      	beq.n	800cb36 <__ieee754_atan2f+0x5a>
 800cb76:	1a5b      	subs	r3, r3, r1
 800cb78:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800cb7c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800cb80:	da1a      	bge.n	800cbb8 <__ieee754_atan2f+0xdc>
 800cb82:	2a00      	cmp	r2, #0
 800cb84:	da01      	bge.n	800cb8a <__ieee754_atan2f+0xae>
 800cb86:	313c      	adds	r1, #60	@ 0x3c
 800cb88:	db19      	blt.n	800cbbe <__ieee754_atan2f+0xe2>
 800cb8a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800cb8e:	f7ff f87c 	bl	800bc8a <fabsf>
 800cb92:	f000 fb13 	bl	800d1bc <atanf>
 800cb96:	eef0 7a40 	vmov.f32	s15, s0
 800cb9a:	2c01      	cmp	r4, #1
 800cb9c:	d012      	beq.n	800cbc4 <__ieee754_atan2f+0xe8>
 800cb9e:	2c02      	cmp	r4, #2
 800cba0:	d017      	beq.n	800cbd2 <__ieee754_atan2f+0xf6>
 800cba2:	2c00      	cmp	r4, #0
 800cba4:	d0ad      	beq.n	800cb02 <__ieee754_atan2f+0x26>
 800cba6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800cc0c <__ieee754_atan2f+0x130>
 800cbaa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cbae:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800cc10 <__ieee754_atan2f+0x134>
 800cbb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cbb6:	e7a4      	b.n	800cb02 <__ieee754_atan2f+0x26>
 800cbb8:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800cbfc <__ieee754_atan2f+0x120>
 800cbbc:	e7ed      	b.n	800cb9a <__ieee754_atan2f+0xbe>
 800cbbe:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800cc14 <__ieee754_atan2f+0x138>
 800cbc2:	e7ea      	b.n	800cb9a <__ieee754_atan2f+0xbe>
 800cbc4:	ee17 3a90 	vmov	r3, s15
 800cbc8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800cbcc:	ee07 3a90 	vmov	s15, r3
 800cbd0:	e797      	b.n	800cb02 <__ieee754_atan2f+0x26>
 800cbd2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800cc0c <__ieee754_atan2f+0x130>
 800cbd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cbda:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800cc10 <__ieee754_atan2f+0x134>
 800cbde:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cbe2:	e78e      	b.n	800cb02 <__ieee754_atan2f+0x26>
 800cbe4:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800cc10 <__ieee754_atan2f+0x134>
 800cbe8:	e78b      	b.n	800cb02 <__ieee754_atan2f+0x26>
 800cbea:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800cc18 <__ieee754_atan2f+0x13c>
 800cbee:	e788      	b.n	800cb02 <__ieee754_atan2f+0x26>
 800cbf0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800cc14 <__ieee754_atan2f+0x138>
 800cbf4:	e785      	b.n	800cb02 <__ieee754_atan2f+0x26>
 800cbf6:	bf00      	nop
 800cbf8:	c0490fdb 	.word	0xc0490fdb
 800cbfc:	3fc90fdb 	.word	0x3fc90fdb
 800cc00:	bfc90fdb 	.word	0xbfc90fdb
 800cc04:	0800db7c 	.word	0x0800db7c
 800cc08:	0800db70 	.word	0x0800db70
 800cc0c:	33bbbd2e 	.word	0x33bbbd2e
 800cc10:	40490fdb 	.word	0x40490fdb
 800cc14:	00000000 	.word	0x00000000
 800cc18:	3f490fdb 	.word	0x3f490fdb

0800cc1c <__ieee754_powf>:
 800cc1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc20:	ee10 4a90 	vmov	r4, s1
 800cc24:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800cc28:	ed2d 8b02 	vpush	{d8}
 800cc2c:	ee10 6a10 	vmov	r6, s0
 800cc30:	eeb0 8a40 	vmov.f32	s16, s0
 800cc34:	eef0 8a60 	vmov.f32	s17, s1
 800cc38:	d10c      	bne.n	800cc54 <__ieee754_powf+0x38>
 800cc3a:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800cc3e:	0076      	lsls	r6, r6, #1
 800cc40:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800cc44:	f240 829c 	bls.w	800d180 <__ieee754_powf+0x564>
 800cc48:	ee38 0a28 	vadd.f32	s0, s16, s17
 800cc4c:	ecbd 8b02 	vpop	{d8}
 800cc50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc54:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800cc58:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800cc5c:	d802      	bhi.n	800cc64 <__ieee754_powf+0x48>
 800cc5e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800cc62:	d908      	bls.n	800cc76 <__ieee754_powf+0x5a>
 800cc64:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800cc68:	d1ee      	bne.n	800cc48 <__ieee754_powf+0x2c>
 800cc6a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800cc6e:	0064      	lsls	r4, r4, #1
 800cc70:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800cc74:	e7e6      	b.n	800cc44 <__ieee754_powf+0x28>
 800cc76:	2e00      	cmp	r6, #0
 800cc78:	da1e      	bge.n	800ccb8 <__ieee754_powf+0x9c>
 800cc7a:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800cc7e:	d22b      	bcs.n	800ccd8 <__ieee754_powf+0xbc>
 800cc80:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800cc84:	d332      	bcc.n	800ccec <__ieee754_powf+0xd0>
 800cc86:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800cc8a:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800cc8e:	fa49 f503 	asr.w	r5, r9, r3
 800cc92:	fa05 f303 	lsl.w	r3, r5, r3
 800cc96:	454b      	cmp	r3, r9
 800cc98:	d126      	bne.n	800cce8 <__ieee754_powf+0xcc>
 800cc9a:	f005 0501 	and.w	r5, r5, #1
 800cc9e:	f1c5 0502 	rsb	r5, r5, #2
 800cca2:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800cca6:	d122      	bne.n	800ccee <__ieee754_powf+0xd2>
 800cca8:	2c00      	cmp	r4, #0
 800ccaa:	f280 826f 	bge.w	800d18c <__ieee754_powf+0x570>
 800ccae:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ccb2:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800ccb6:	e7c9      	b.n	800cc4c <__ieee754_powf+0x30>
 800ccb8:	2500      	movs	r5, #0
 800ccba:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800ccbe:	d1f0      	bne.n	800cca2 <__ieee754_powf+0x86>
 800ccc0:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800ccc4:	f000 825c 	beq.w	800d180 <__ieee754_powf+0x564>
 800ccc8:	d908      	bls.n	800ccdc <__ieee754_powf+0xc0>
 800ccca:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800d02c <__ieee754_powf+0x410>
 800ccce:	2c00      	cmp	r4, #0
 800ccd0:	bfa8      	it	ge
 800ccd2:	eeb0 0a68 	vmovge.f32	s0, s17
 800ccd6:	e7b9      	b.n	800cc4c <__ieee754_powf+0x30>
 800ccd8:	2502      	movs	r5, #2
 800ccda:	e7ee      	b.n	800ccba <__ieee754_powf+0x9e>
 800ccdc:	2c00      	cmp	r4, #0
 800ccde:	f280 8252 	bge.w	800d186 <__ieee754_powf+0x56a>
 800cce2:	eeb1 0a68 	vneg.f32	s0, s17
 800cce6:	e7b1      	b.n	800cc4c <__ieee754_powf+0x30>
 800cce8:	2500      	movs	r5, #0
 800ccea:	e7da      	b.n	800cca2 <__ieee754_powf+0x86>
 800ccec:	2500      	movs	r5, #0
 800ccee:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800ccf2:	d102      	bne.n	800ccfa <__ieee754_powf+0xde>
 800ccf4:	ee28 0a08 	vmul.f32	s0, s16, s16
 800ccf8:	e7a8      	b.n	800cc4c <__ieee754_powf+0x30>
 800ccfa:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800ccfe:	d109      	bne.n	800cd14 <__ieee754_powf+0xf8>
 800cd00:	2e00      	cmp	r6, #0
 800cd02:	db07      	blt.n	800cd14 <__ieee754_powf+0xf8>
 800cd04:	eeb0 0a48 	vmov.f32	s0, s16
 800cd08:	ecbd 8b02 	vpop	{d8}
 800cd0c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd10:	f000 bc72 	b.w	800d5f8 <__ieee754_sqrtf>
 800cd14:	eeb0 0a48 	vmov.f32	s0, s16
 800cd18:	f7fe ffb7 	bl	800bc8a <fabsf>
 800cd1c:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800cd20:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800cd24:	4647      	mov	r7, r8
 800cd26:	d002      	beq.n	800cd2e <__ieee754_powf+0x112>
 800cd28:	f1b8 0f00 	cmp.w	r8, #0
 800cd2c:	d117      	bne.n	800cd5e <__ieee754_powf+0x142>
 800cd2e:	2c00      	cmp	r4, #0
 800cd30:	bfbc      	itt	lt
 800cd32:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800cd36:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800cd3a:	2e00      	cmp	r6, #0
 800cd3c:	da86      	bge.n	800cc4c <__ieee754_powf+0x30>
 800cd3e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800cd42:	ea58 0805 	orrs.w	r8, r8, r5
 800cd46:	d104      	bne.n	800cd52 <__ieee754_powf+0x136>
 800cd48:	ee70 7a40 	vsub.f32	s15, s0, s0
 800cd4c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800cd50:	e77c      	b.n	800cc4c <__ieee754_powf+0x30>
 800cd52:	2d01      	cmp	r5, #1
 800cd54:	f47f af7a 	bne.w	800cc4c <__ieee754_powf+0x30>
 800cd58:	eeb1 0a40 	vneg.f32	s0, s0
 800cd5c:	e776      	b.n	800cc4c <__ieee754_powf+0x30>
 800cd5e:	0ff0      	lsrs	r0, r6, #31
 800cd60:	3801      	subs	r0, #1
 800cd62:	ea55 0300 	orrs.w	r3, r5, r0
 800cd66:	d104      	bne.n	800cd72 <__ieee754_powf+0x156>
 800cd68:	ee38 8a48 	vsub.f32	s16, s16, s16
 800cd6c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800cd70:	e76c      	b.n	800cc4c <__ieee754_powf+0x30>
 800cd72:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800cd76:	d973      	bls.n	800ce60 <__ieee754_powf+0x244>
 800cd78:	4bad      	ldr	r3, [pc, #692]	@ (800d030 <__ieee754_powf+0x414>)
 800cd7a:	4598      	cmp	r8, r3
 800cd7c:	d808      	bhi.n	800cd90 <__ieee754_powf+0x174>
 800cd7e:	2c00      	cmp	r4, #0
 800cd80:	da0b      	bge.n	800cd9a <__ieee754_powf+0x17e>
 800cd82:	2000      	movs	r0, #0
 800cd84:	ecbd 8b02 	vpop	{d8}
 800cd88:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd8c:	f000 bc2e 	b.w	800d5ec <__math_oflowf>
 800cd90:	4ba8      	ldr	r3, [pc, #672]	@ (800d034 <__ieee754_powf+0x418>)
 800cd92:	4598      	cmp	r8, r3
 800cd94:	d908      	bls.n	800cda8 <__ieee754_powf+0x18c>
 800cd96:	2c00      	cmp	r4, #0
 800cd98:	dcf3      	bgt.n	800cd82 <__ieee754_powf+0x166>
 800cd9a:	2000      	movs	r0, #0
 800cd9c:	ecbd 8b02 	vpop	{d8}
 800cda0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cda4:	f000 bc1c 	b.w	800d5e0 <__math_uflowf>
 800cda8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cdac:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cdb0:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800d038 <__ieee754_powf+0x41c>
 800cdb4:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800cdb8:	eee0 6a67 	vfms.f32	s13, s0, s15
 800cdbc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cdc0:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800cdc4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cdc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cdcc:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800d03c <__ieee754_powf+0x420>
 800cdd0:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800cdd4:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800d040 <__ieee754_powf+0x424>
 800cdd8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cddc:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800d044 <__ieee754_powf+0x428>
 800cde0:	eef0 6a67 	vmov.f32	s13, s15
 800cde4:	eee0 6a07 	vfma.f32	s13, s0, s14
 800cde8:	ee16 3a90 	vmov	r3, s13
 800cdec:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800cdf0:	f023 030f 	bic.w	r3, r3, #15
 800cdf4:	ee06 3a90 	vmov	s13, r3
 800cdf8:	eee0 6a47 	vfms.f32	s13, s0, s14
 800cdfc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ce00:	3d01      	subs	r5, #1
 800ce02:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800ce06:	4305      	orrs	r5, r0
 800ce08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ce0c:	f024 040f 	bic.w	r4, r4, #15
 800ce10:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800ce14:	bf18      	it	ne
 800ce16:	eeb0 8a47 	vmovne.f32	s16, s14
 800ce1a:	ee07 4a10 	vmov	s14, r4
 800ce1e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800ce22:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800ce26:	ee07 3a90 	vmov	s15, r3
 800ce2a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800ce2e:	ee07 4a10 	vmov	s14, r4
 800ce32:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ce36:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800ce3a:	ee17 1a10 	vmov	r1, s14
 800ce3e:	2900      	cmp	r1, #0
 800ce40:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ce44:	f340 80dd 	ble.w	800d002 <__ieee754_powf+0x3e6>
 800ce48:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800ce4c:	f240 80ca 	bls.w	800cfe4 <__ieee754_powf+0x3c8>
 800ce50:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ce54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce58:	bf4c      	ite	mi
 800ce5a:	2001      	movmi	r0, #1
 800ce5c:	2000      	movpl	r0, #0
 800ce5e:	e791      	b.n	800cd84 <__ieee754_powf+0x168>
 800ce60:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800ce64:	bf01      	itttt	eq
 800ce66:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800d048 <__ieee754_powf+0x42c>
 800ce6a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800ce6e:	f06f 0317 	mvneq.w	r3, #23
 800ce72:	ee17 7a90 	vmoveq	r7, s15
 800ce76:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800ce7a:	bf18      	it	ne
 800ce7c:	2300      	movne	r3, #0
 800ce7e:	3a7f      	subs	r2, #127	@ 0x7f
 800ce80:	441a      	add	r2, r3
 800ce82:	4b72      	ldr	r3, [pc, #456]	@ (800d04c <__ieee754_powf+0x430>)
 800ce84:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800ce88:	429f      	cmp	r7, r3
 800ce8a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800ce8e:	dd06      	ble.n	800ce9e <__ieee754_powf+0x282>
 800ce90:	4b6f      	ldr	r3, [pc, #444]	@ (800d050 <__ieee754_powf+0x434>)
 800ce92:	429f      	cmp	r7, r3
 800ce94:	f340 80a4 	ble.w	800cfe0 <__ieee754_powf+0x3c4>
 800ce98:	3201      	adds	r2, #1
 800ce9a:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800ce9e:	2600      	movs	r6, #0
 800cea0:	4b6c      	ldr	r3, [pc, #432]	@ (800d054 <__ieee754_powf+0x438>)
 800cea2:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800cea6:	ee07 1a10 	vmov	s14, r1
 800ceaa:	edd3 5a00 	vldr	s11, [r3]
 800ceae:	4b6a      	ldr	r3, [pc, #424]	@ (800d058 <__ieee754_powf+0x43c>)
 800ceb0:	ee75 7a87 	vadd.f32	s15, s11, s14
 800ceb4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ceb8:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800cebc:	1049      	asrs	r1, r1, #1
 800cebe:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800cec2:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800cec6:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800ceca:	ee37 6a65 	vsub.f32	s12, s14, s11
 800cece:	ee07 1a90 	vmov	s15, r1
 800ced2:	ee26 5a24 	vmul.f32	s10, s12, s9
 800ced6:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800ceda:	ee15 7a10 	vmov	r7, s10
 800cede:	401f      	ands	r7, r3
 800cee0:	ee06 7a90 	vmov	s13, r7
 800cee4:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800cee8:	ee37 7a65 	vsub.f32	s14, s14, s11
 800ceec:	ee65 7a05 	vmul.f32	s15, s10, s10
 800cef0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800cef4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800d05c <__ieee754_powf+0x440>
 800cef8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800d060 <__ieee754_powf+0x444>
 800cefc:	eee7 5a87 	vfma.f32	s11, s15, s14
 800cf00:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800d064 <__ieee754_powf+0x448>
 800cf04:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800cf08:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800d038 <__ieee754_powf+0x41c>
 800cf0c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800cf10:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800d068 <__ieee754_powf+0x44c>
 800cf14:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800cf18:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800d06c <__ieee754_powf+0x450>
 800cf1c:	ee26 6a24 	vmul.f32	s12, s12, s9
 800cf20:	eee7 5a27 	vfma.f32	s11, s14, s15
 800cf24:	ee35 7a26 	vadd.f32	s14, s10, s13
 800cf28:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800cf2c:	ee27 7a06 	vmul.f32	s14, s14, s12
 800cf30:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800cf34:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800cf38:	eef0 5a67 	vmov.f32	s11, s15
 800cf3c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800cf40:	ee75 5a87 	vadd.f32	s11, s11, s14
 800cf44:	ee15 1a90 	vmov	r1, s11
 800cf48:	4019      	ands	r1, r3
 800cf4a:	ee05 1a90 	vmov	s11, r1
 800cf4e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800cf52:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800cf56:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf5a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800cf5e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cf62:	eeb0 6a67 	vmov.f32	s12, s15
 800cf66:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800cf6a:	ee16 1a10 	vmov	r1, s12
 800cf6e:	4019      	ands	r1, r3
 800cf70:	ee06 1a10 	vmov	s12, r1
 800cf74:	eeb0 7a46 	vmov.f32	s14, s12
 800cf78:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800cf7c:	493c      	ldr	r1, [pc, #240]	@ (800d070 <__ieee754_powf+0x454>)
 800cf7e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800cf82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cf86:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800d074 <__ieee754_powf+0x458>
 800cf8a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800d078 <__ieee754_powf+0x45c>
 800cf8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cf92:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800d07c <__ieee754_powf+0x460>
 800cf96:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cf9a:	ed91 7a00 	vldr	s14, [r1]
 800cf9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cfa2:	ee07 2a10 	vmov	s14, r2
 800cfa6:	eef0 6a67 	vmov.f32	s13, s15
 800cfaa:	4a35      	ldr	r2, [pc, #212]	@ (800d080 <__ieee754_powf+0x464>)
 800cfac:	eee6 6a25 	vfma.f32	s13, s12, s11
 800cfb0:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800cfb4:	ed92 5a00 	vldr	s10, [r2]
 800cfb8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cfbc:	ee76 6a85 	vadd.f32	s13, s13, s10
 800cfc0:	ee76 6a87 	vadd.f32	s13, s13, s14
 800cfc4:	ee16 2a90 	vmov	r2, s13
 800cfc8:	4013      	ands	r3, r2
 800cfca:	ee06 3a90 	vmov	s13, r3
 800cfce:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800cfd2:	ee37 7a45 	vsub.f32	s14, s14, s10
 800cfd6:	eea6 7a65 	vfms.f32	s14, s12, s11
 800cfda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cfde:	e70f      	b.n	800ce00 <__ieee754_powf+0x1e4>
 800cfe0:	2601      	movs	r6, #1
 800cfe2:	e75d      	b.n	800cea0 <__ieee754_powf+0x284>
 800cfe4:	d152      	bne.n	800d08c <__ieee754_powf+0x470>
 800cfe6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800d084 <__ieee754_powf+0x468>
 800cfea:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cfee:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800cff2:	eef4 6ac7 	vcmpe.f32	s13, s14
 800cff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cffa:	f73f af29 	bgt.w	800ce50 <__ieee754_powf+0x234>
 800cffe:	2386      	movs	r3, #134	@ 0x86
 800d000:	e048      	b.n	800d094 <__ieee754_powf+0x478>
 800d002:	4a21      	ldr	r2, [pc, #132]	@ (800d088 <__ieee754_powf+0x46c>)
 800d004:	4293      	cmp	r3, r2
 800d006:	d907      	bls.n	800d018 <__ieee754_powf+0x3fc>
 800d008:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d00c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d010:	bf4c      	ite	mi
 800d012:	2001      	movmi	r0, #1
 800d014:	2000      	movpl	r0, #0
 800d016:	e6c1      	b.n	800cd9c <__ieee754_powf+0x180>
 800d018:	d138      	bne.n	800d08c <__ieee754_powf+0x470>
 800d01a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d01e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800d022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d026:	dbea      	blt.n	800cffe <__ieee754_powf+0x3e2>
 800d028:	e7ee      	b.n	800d008 <__ieee754_powf+0x3ec>
 800d02a:	bf00      	nop
 800d02c:	00000000 	.word	0x00000000
 800d030:	3f7ffff3 	.word	0x3f7ffff3
 800d034:	3f800007 	.word	0x3f800007
 800d038:	3eaaaaab 	.word	0x3eaaaaab
 800d03c:	3fb8aa3b 	.word	0x3fb8aa3b
 800d040:	36eca570 	.word	0x36eca570
 800d044:	3fb8aa00 	.word	0x3fb8aa00
 800d048:	4b800000 	.word	0x4b800000
 800d04c:	001cc471 	.word	0x001cc471
 800d050:	005db3d6 	.word	0x005db3d6
 800d054:	0800db98 	.word	0x0800db98
 800d058:	fffff000 	.word	0xfffff000
 800d05c:	3e6c3255 	.word	0x3e6c3255
 800d060:	3e53f142 	.word	0x3e53f142
 800d064:	3e8ba305 	.word	0x3e8ba305
 800d068:	3edb6db7 	.word	0x3edb6db7
 800d06c:	3f19999a 	.word	0x3f19999a
 800d070:	0800db88 	.word	0x0800db88
 800d074:	3f76384f 	.word	0x3f76384f
 800d078:	3f763800 	.word	0x3f763800
 800d07c:	369dc3a0 	.word	0x369dc3a0
 800d080:	0800db90 	.word	0x0800db90
 800d084:	3338aa3c 	.word	0x3338aa3c
 800d088:	43160000 	.word	0x43160000
 800d08c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800d090:	d971      	bls.n	800d176 <__ieee754_powf+0x55a>
 800d092:	15db      	asrs	r3, r3, #23
 800d094:	3b7e      	subs	r3, #126	@ 0x7e
 800d096:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800d09a:	4118      	asrs	r0, r3
 800d09c:	4408      	add	r0, r1
 800d09e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800d0a2:	4a3c      	ldr	r2, [pc, #240]	@ (800d194 <__ieee754_powf+0x578>)
 800d0a4:	3b7f      	subs	r3, #127	@ 0x7f
 800d0a6:	411a      	asrs	r2, r3
 800d0a8:	4002      	ands	r2, r0
 800d0aa:	ee07 2a10 	vmov	s14, r2
 800d0ae:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800d0b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800d0b6:	f1c3 0317 	rsb	r3, r3, #23
 800d0ba:	4118      	asrs	r0, r3
 800d0bc:	2900      	cmp	r1, #0
 800d0be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d0c2:	bfb8      	it	lt
 800d0c4:	4240      	neglt	r0, r0
 800d0c6:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800d0ca:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800d198 <__ieee754_powf+0x57c>
 800d0ce:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800d19c <__ieee754_powf+0x580>
 800d0d2:	ee17 3a10 	vmov	r3, s14
 800d0d6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800d0da:	f023 030f 	bic.w	r3, r3, #15
 800d0de:	ee07 3a10 	vmov	s14, r3
 800d0e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d0e6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d0ea:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800d0ee:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800d1a0 <__ieee754_powf+0x584>
 800d0f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d0f6:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800d0fa:	eef0 6a67 	vmov.f32	s13, s15
 800d0fe:	eee7 6a06 	vfma.f32	s13, s14, s12
 800d102:	eef0 5a66 	vmov.f32	s11, s13
 800d106:	eee7 5a46 	vfms.f32	s11, s14, s12
 800d10a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800d10e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d112:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800d1a4 <__ieee754_powf+0x588>
 800d116:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800d1a8 <__ieee754_powf+0x58c>
 800d11a:	eea7 6a25 	vfma.f32	s12, s14, s11
 800d11e:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800d1ac <__ieee754_powf+0x590>
 800d122:	eee6 5a07 	vfma.f32	s11, s12, s14
 800d126:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800d1b0 <__ieee754_powf+0x594>
 800d12a:	eea5 6a87 	vfma.f32	s12, s11, s14
 800d12e:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800d1b4 <__ieee754_powf+0x598>
 800d132:	eee6 5a07 	vfma.f32	s11, s12, s14
 800d136:	eeb0 6a66 	vmov.f32	s12, s13
 800d13a:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800d13e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800d142:	ee66 5a86 	vmul.f32	s11, s13, s12
 800d146:	ee36 6a47 	vsub.f32	s12, s12, s14
 800d14a:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800d14e:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800d152:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d156:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d15a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d15e:	ee10 3a10 	vmov	r3, s0
 800d162:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800d166:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d16a:	da06      	bge.n	800d17a <__ieee754_powf+0x55e>
 800d16c:	f000 f9b8 	bl	800d4e0 <scalbnf>
 800d170:	ee20 0a08 	vmul.f32	s0, s0, s16
 800d174:	e56a      	b.n	800cc4c <__ieee754_powf+0x30>
 800d176:	2000      	movs	r0, #0
 800d178:	e7a5      	b.n	800d0c6 <__ieee754_powf+0x4aa>
 800d17a:	ee00 3a10 	vmov	s0, r3
 800d17e:	e7f7      	b.n	800d170 <__ieee754_powf+0x554>
 800d180:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d184:	e562      	b.n	800cc4c <__ieee754_powf+0x30>
 800d186:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800d1b8 <__ieee754_powf+0x59c>
 800d18a:	e55f      	b.n	800cc4c <__ieee754_powf+0x30>
 800d18c:	eeb0 0a48 	vmov.f32	s0, s16
 800d190:	e55c      	b.n	800cc4c <__ieee754_powf+0x30>
 800d192:	bf00      	nop
 800d194:	ff800000 	.word	0xff800000
 800d198:	3f317218 	.word	0x3f317218
 800d19c:	3f317200 	.word	0x3f317200
 800d1a0:	35bfbe8c 	.word	0x35bfbe8c
 800d1a4:	b5ddea0e 	.word	0xb5ddea0e
 800d1a8:	3331bb4c 	.word	0x3331bb4c
 800d1ac:	388ab355 	.word	0x388ab355
 800d1b0:	bb360b61 	.word	0xbb360b61
 800d1b4:	3e2aaaab 	.word	0x3e2aaaab
 800d1b8:	00000000 	.word	0x00000000

0800d1bc <atanf>:
 800d1bc:	b538      	push	{r3, r4, r5, lr}
 800d1be:	ee10 5a10 	vmov	r5, s0
 800d1c2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800d1c6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800d1ca:	eef0 7a40 	vmov.f32	s15, s0
 800d1ce:	d310      	bcc.n	800d1f2 <atanf+0x36>
 800d1d0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800d1d4:	d904      	bls.n	800d1e0 <atanf+0x24>
 800d1d6:	ee70 7a00 	vadd.f32	s15, s0, s0
 800d1da:	eeb0 0a67 	vmov.f32	s0, s15
 800d1de:	bd38      	pop	{r3, r4, r5, pc}
 800d1e0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800d318 <atanf+0x15c>
 800d1e4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800d31c <atanf+0x160>
 800d1e8:	2d00      	cmp	r5, #0
 800d1ea:	bfc8      	it	gt
 800d1ec:	eef0 7a47 	vmovgt.f32	s15, s14
 800d1f0:	e7f3      	b.n	800d1da <atanf+0x1e>
 800d1f2:	4b4b      	ldr	r3, [pc, #300]	@ (800d320 <atanf+0x164>)
 800d1f4:	429c      	cmp	r4, r3
 800d1f6:	d810      	bhi.n	800d21a <atanf+0x5e>
 800d1f8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800d1fc:	d20a      	bcs.n	800d214 <atanf+0x58>
 800d1fe:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800d324 <atanf+0x168>
 800d202:	ee30 7a07 	vadd.f32	s14, s0, s14
 800d206:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d20a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d20e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d212:	dce2      	bgt.n	800d1da <atanf+0x1e>
 800d214:	f04f 33ff 	mov.w	r3, #4294967295
 800d218:	e013      	b.n	800d242 <atanf+0x86>
 800d21a:	f7fe fd36 	bl	800bc8a <fabsf>
 800d21e:	4b42      	ldr	r3, [pc, #264]	@ (800d328 <atanf+0x16c>)
 800d220:	429c      	cmp	r4, r3
 800d222:	d84f      	bhi.n	800d2c4 <atanf+0x108>
 800d224:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800d228:	429c      	cmp	r4, r3
 800d22a:	d841      	bhi.n	800d2b0 <atanf+0xf4>
 800d22c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800d230:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d234:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d238:	2300      	movs	r3, #0
 800d23a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d23e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d242:	1c5a      	adds	r2, r3, #1
 800d244:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800d248:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800d32c <atanf+0x170>
 800d24c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800d330 <atanf+0x174>
 800d250:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800d334 <atanf+0x178>
 800d254:	ee66 6a06 	vmul.f32	s13, s12, s12
 800d258:	eee6 5a87 	vfma.f32	s11, s13, s14
 800d25c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800d338 <atanf+0x17c>
 800d260:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d264:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800d33c <atanf+0x180>
 800d268:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d26c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800d340 <atanf+0x184>
 800d270:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d274:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d344 <atanf+0x188>
 800d278:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d27c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800d348 <atanf+0x18c>
 800d280:	eea6 5a87 	vfma.f32	s10, s13, s14
 800d284:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800d34c <atanf+0x190>
 800d288:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d28c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800d350 <atanf+0x194>
 800d290:	eea7 5a26 	vfma.f32	s10, s14, s13
 800d294:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800d354 <atanf+0x198>
 800d298:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d29c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d2a0:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d2a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d2a8:	d121      	bne.n	800d2ee <atanf+0x132>
 800d2aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d2ae:	e794      	b.n	800d1da <atanf+0x1e>
 800d2b0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d2b4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d2b8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d2bc:	2301      	movs	r3, #1
 800d2be:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d2c2:	e7be      	b.n	800d242 <atanf+0x86>
 800d2c4:	4b24      	ldr	r3, [pc, #144]	@ (800d358 <atanf+0x19c>)
 800d2c6:	429c      	cmp	r4, r3
 800d2c8:	d80b      	bhi.n	800d2e2 <atanf+0x126>
 800d2ca:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800d2ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d2d2:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d2d6:	2302      	movs	r3, #2
 800d2d8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d2dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2e0:	e7af      	b.n	800d242 <atanf+0x86>
 800d2e2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d2e6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d2ea:	2303      	movs	r3, #3
 800d2ec:	e7a9      	b.n	800d242 <atanf+0x86>
 800d2ee:	4a1b      	ldr	r2, [pc, #108]	@ (800d35c <atanf+0x1a0>)
 800d2f0:	491b      	ldr	r1, [pc, #108]	@ (800d360 <atanf+0x1a4>)
 800d2f2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d2f6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d2fa:	edd3 6a00 	vldr	s13, [r3]
 800d2fe:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d302:	2d00      	cmp	r5, #0
 800d304:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d308:	edd2 7a00 	vldr	s15, [r2]
 800d30c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d310:	bfb8      	it	lt
 800d312:	eef1 7a67 	vneglt.f32	s15, s15
 800d316:	e760      	b.n	800d1da <atanf+0x1e>
 800d318:	bfc90fdb 	.word	0xbfc90fdb
 800d31c:	3fc90fdb 	.word	0x3fc90fdb
 800d320:	3edfffff 	.word	0x3edfffff
 800d324:	7149f2ca 	.word	0x7149f2ca
 800d328:	3f97ffff 	.word	0x3f97ffff
 800d32c:	3c8569d7 	.word	0x3c8569d7
 800d330:	3d4bda59 	.word	0x3d4bda59
 800d334:	bd6ef16b 	.word	0xbd6ef16b
 800d338:	3d886b35 	.word	0x3d886b35
 800d33c:	3dba2e6e 	.word	0x3dba2e6e
 800d340:	3e124925 	.word	0x3e124925
 800d344:	3eaaaaab 	.word	0x3eaaaaab
 800d348:	bd15a221 	.word	0xbd15a221
 800d34c:	bd9d8795 	.word	0xbd9d8795
 800d350:	bde38e38 	.word	0xbde38e38
 800d354:	be4ccccd 	.word	0xbe4ccccd
 800d358:	401bffff 	.word	0x401bffff
 800d35c:	0800dbb0 	.word	0x0800dbb0
 800d360:	0800dba0 	.word	0x0800dba0
 800d364:	00000000 	.word	0x00000000

0800d368 <scalbn>:
 800d368:	b570      	push	{r4, r5, r6, lr}
 800d36a:	ec55 4b10 	vmov	r4, r5, d0
 800d36e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800d372:	4606      	mov	r6, r0
 800d374:	462b      	mov	r3, r5
 800d376:	b991      	cbnz	r1, 800d39e <scalbn+0x36>
 800d378:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800d37c:	4323      	orrs	r3, r4
 800d37e:	d03d      	beq.n	800d3fc <scalbn+0x94>
 800d380:	4b35      	ldr	r3, [pc, #212]	@ (800d458 <scalbn+0xf0>)
 800d382:	4620      	mov	r0, r4
 800d384:	4629      	mov	r1, r5
 800d386:	2200      	movs	r2, #0
 800d388:	f7f3 f936 	bl	80005f8 <__aeabi_dmul>
 800d38c:	4b33      	ldr	r3, [pc, #204]	@ (800d45c <scalbn+0xf4>)
 800d38e:	429e      	cmp	r6, r3
 800d390:	4604      	mov	r4, r0
 800d392:	460d      	mov	r5, r1
 800d394:	da0f      	bge.n	800d3b6 <scalbn+0x4e>
 800d396:	a328      	add	r3, pc, #160	@ (adr r3, 800d438 <scalbn+0xd0>)
 800d398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d39c:	e01e      	b.n	800d3dc <scalbn+0x74>
 800d39e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800d3a2:	4291      	cmp	r1, r2
 800d3a4:	d10b      	bne.n	800d3be <scalbn+0x56>
 800d3a6:	4622      	mov	r2, r4
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	4629      	mov	r1, r5
 800d3ac:	f7f2 ff6e 	bl	800028c <__adddf3>
 800d3b0:	4604      	mov	r4, r0
 800d3b2:	460d      	mov	r5, r1
 800d3b4:	e022      	b.n	800d3fc <scalbn+0x94>
 800d3b6:	460b      	mov	r3, r1
 800d3b8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800d3bc:	3936      	subs	r1, #54	@ 0x36
 800d3be:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800d3c2:	4296      	cmp	r6, r2
 800d3c4:	dd0d      	ble.n	800d3e2 <scalbn+0x7a>
 800d3c6:	2d00      	cmp	r5, #0
 800d3c8:	a11d      	add	r1, pc, #116	@ (adr r1, 800d440 <scalbn+0xd8>)
 800d3ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3ce:	da02      	bge.n	800d3d6 <scalbn+0x6e>
 800d3d0:	a11d      	add	r1, pc, #116	@ (adr r1, 800d448 <scalbn+0xe0>)
 800d3d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3d6:	a31a      	add	r3, pc, #104	@ (adr r3, 800d440 <scalbn+0xd8>)
 800d3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3dc:	f7f3 f90c 	bl	80005f8 <__aeabi_dmul>
 800d3e0:	e7e6      	b.n	800d3b0 <scalbn+0x48>
 800d3e2:	1872      	adds	r2, r6, r1
 800d3e4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800d3e8:	428a      	cmp	r2, r1
 800d3ea:	dcec      	bgt.n	800d3c6 <scalbn+0x5e>
 800d3ec:	2a00      	cmp	r2, #0
 800d3ee:	dd08      	ble.n	800d402 <scalbn+0x9a>
 800d3f0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d3f4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d3f8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d3fc:	ec45 4b10 	vmov	d0, r4, r5
 800d400:	bd70      	pop	{r4, r5, r6, pc}
 800d402:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800d406:	da08      	bge.n	800d41a <scalbn+0xb2>
 800d408:	2d00      	cmp	r5, #0
 800d40a:	a10b      	add	r1, pc, #44	@ (adr r1, 800d438 <scalbn+0xd0>)
 800d40c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d410:	dac1      	bge.n	800d396 <scalbn+0x2e>
 800d412:	a10f      	add	r1, pc, #60	@ (adr r1, 800d450 <scalbn+0xe8>)
 800d414:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d418:	e7bd      	b.n	800d396 <scalbn+0x2e>
 800d41a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d41e:	3236      	adds	r2, #54	@ 0x36
 800d420:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d424:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d428:	4620      	mov	r0, r4
 800d42a:	4b0d      	ldr	r3, [pc, #52]	@ (800d460 <scalbn+0xf8>)
 800d42c:	4629      	mov	r1, r5
 800d42e:	2200      	movs	r2, #0
 800d430:	e7d4      	b.n	800d3dc <scalbn+0x74>
 800d432:	bf00      	nop
 800d434:	f3af 8000 	nop.w
 800d438:	c2f8f359 	.word	0xc2f8f359
 800d43c:	01a56e1f 	.word	0x01a56e1f
 800d440:	8800759c 	.word	0x8800759c
 800d444:	7e37e43c 	.word	0x7e37e43c
 800d448:	8800759c 	.word	0x8800759c
 800d44c:	fe37e43c 	.word	0xfe37e43c
 800d450:	c2f8f359 	.word	0xc2f8f359
 800d454:	81a56e1f 	.word	0x81a56e1f
 800d458:	43500000 	.word	0x43500000
 800d45c:	ffff3cb0 	.word	0xffff3cb0
 800d460:	3c900000 	.word	0x3c900000

0800d464 <with_errno>:
 800d464:	b510      	push	{r4, lr}
 800d466:	ed2d 8b02 	vpush	{d8}
 800d46a:	eeb0 8a40 	vmov.f32	s16, s0
 800d46e:	eef0 8a60 	vmov.f32	s17, s1
 800d472:	4604      	mov	r4, r0
 800d474:	f7fc fd1e 	bl	8009eb4 <__errno>
 800d478:	eeb0 0a48 	vmov.f32	s0, s16
 800d47c:	eef0 0a68 	vmov.f32	s1, s17
 800d480:	ecbd 8b02 	vpop	{d8}
 800d484:	6004      	str	r4, [r0, #0]
 800d486:	bd10      	pop	{r4, pc}

0800d488 <xflow>:
 800d488:	4603      	mov	r3, r0
 800d48a:	b507      	push	{r0, r1, r2, lr}
 800d48c:	ec51 0b10 	vmov	r0, r1, d0
 800d490:	b183      	cbz	r3, 800d4b4 <xflow+0x2c>
 800d492:	4602      	mov	r2, r0
 800d494:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d498:	e9cd 2300 	strd	r2, r3, [sp]
 800d49c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d4a0:	f7f3 f8aa 	bl	80005f8 <__aeabi_dmul>
 800d4a4:	ec41 0b10 	vmov	d0, r0, r1
 800d4a8:	2022      	movs	r0, #34	@ 0x22
 800d4aa:	b003      	add	sp, #12
 800d4ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800d4b0:	f7ff bfd8 	b.w	800d464 <with_errno>
 800d4b4:	4602      	mov	r2, r0
 800d4b6:	460b      	mov	r3, r1
 800d4b8:	e7ee      	b.n	800d498 <xflow+0x10>
 800d4ba:	0000      	movs	r0, r0
 800d4bc:	0000      	movs	r0, r0
	...

0800d4c0 <__math_uflow>:
 800d4c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d4c8 <__math_uflow+0x8>
 800d4c4:	f7ff bfe0 	b.w	800d488 <xflow>
 800d4c8:	00000000 	.word	0x00000000
 800d4cc:	10000000 	.word	0x10000000

0800d4d0 <__math_oflow>:
 800d4d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d4d8 <__math_oflow+0x8>
 800d4d4:	f7ff bfd8 	b.w	800d488 <xflow>
 800d4d8:	00000000 	.word	0x00000000
 800d4dc:	70000000 	.word	0x70000000

0800d4e0 <scalbnf>:
 800d4e0:	ee10 3a10 	vmov	r3, s0
 800d4e4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d4e8:	d02b      	beq.n	800d542 <scalbnf+0x62>
 800d4ea:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d4ee:	d302      	bcc.n	800d4f6 <scalbnf+0x16>
 800d4f0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d4f4:	4770      	bx	lr
 800d4f6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d4fa:	d123      	bne.n	800d544 <scalbnf+0x64>
 800d4fc:	4b24      	ldr	r3, [pc, #144]	@ (800d590 <scalbnf+0xb0>)
 800d4fe:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800d594 <scalbnf+0xb4>
 800d502:	4298      	cmp	r0, r3
 800d504:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d508:	db17      	blt.n	800d53a <scalbnf+0x5a>
 800d50a:	ee10 3a10 	vmov	r3, s0
 800d50e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d512:	3a19      	subs	r2, #25
 800d514:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d518:	4288      	cmp	r0, r1
 800d51a:	dd15      	ble.n	800d548 <scalbnf+0x68>
 800d51c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800d598 <scalbnf+0xb8>
 800d520:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800d59c <scalbnf+0xbc>
 800d524:	ee10 3a10 	vmov	r3, s0
 800d528:	eeb0 7a67 	vmov.f32	s14, s15
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	bfb8      	it	lt
 800d530:	eef0 7a66 	vmovlt.f32	s15, s13
 800d534:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d538:	4770      	bx	lr
 800d53a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d5a0 <scalbnf+0xc0>
 800d53e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d542:	4770      	bx	lr
 800d544:	0dd2      	lsrs	r2, r2, #23
 800d546:	e7e5      	b.n	800d514 <scalbnf+0x34>
 800d548:	4410      	add	r0, r2
 800d54a:	28fe      	cmp	r0, #254	@ 0xfe
 800d54c:	dce6      	bgt.n	800d51c <scalbnf+0x3c>
 800d54e:	2800      	cmp	r0, #0
 800d550:	dd06      	ble.n	800d560 <scalbnf+0x80>
 800d552:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d556:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d55a:	ee00 3a10 	vmov	s0, r3
 800d55e:	4770      	bx	lr
 800d560:	f110 0f16 	cmn.w	r0, #22
 800d564:	da09      	bge.n	800d57a <scalbnf+0x9a>
 800d566:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800d5a0 <scalbnf+0xc0>
 800d56a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800d5a4 <scalbnf+0xc4>
 800d56e:	ee10 3a10 	vmov	r3, s0
 800d572:	eeb0 7a67 	vmov.f32	s14, s15
 800d576:	2b00      	cmp	r3, #0
 800d578:	e7d9      	b.n	800d52e <scalbnf+0x4e>
 800d57a:	3019      	adds	r0, #25
 800d57c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d580:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d584:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d5a8 <scalbnf+0xc8>
 800d588:	ee07 3a90 	vmov	s15, r3
 800d58c:	e7d7      	b.n	800d53e <scalbnf+0x5e>
 800d58e:	bf00      	nop
 800d590:	ffff3cb0 	.word	0xffff3cb0
 800d594:	4c000000 	.word	0x4c000000
 800d598:	7149f2ca 	.word	0x7149f2ca
 800d59c:	f149f2ca 	.word	0xf149f2ca
 800d5a0:	0da24260 	.word	0x0da24260
 800d5a4:	8da24260 	.word	0x8da24260
 800d5a8:	33000000 	.word	0x33000000

0800d5ac <with_errnof>:
 800d5ac:	b510      	push	{r4, lr}
 800d5ae:	ed2d 8b02 	vpush	{d8}
 800d5b2:	eeb0 8a40 	vmov.f32	s16, s0
 800d5b6:	4604      	mov	r4, r0
 800d5b8:	f7fc fc7c 	bl	8009eb4 <__errno>
 800d5bc:	eeb0 0a48 	vmov.f32	s0, s16
 800d5c0:	ecbd 8b02 	vpop	{d8}
 800d5c4:	6004      	str	r4, [r0, #0]
 800d5c6:	bd10      	pop	{r4, pc}

0800d5c8 <xflowf>:
 800d5c8:	b130      	cbz	r0, 800d5d8 <xflowf+0x10>
 800d5ca:	eef1 7a40 	vneg.f32	s15, s0
 800d5ce:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d5d2:	2022      	movs	r0, #34	@ 0x22
 800d5d4:	f7ff bfea 	b.w	800d5ac <with_errnof>
 800d5d8:	eef0 7a40 	vmov.f32	s15, s0
 800d5dc:	e7f7      	b.n	800d5ce <xflowf+0x6>
	...

0800d5e0 <__math_uflowf>:
 800d5e0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d5e8 <__math_uflowf+0x8>
 800d5e4:	f7ff bff0 	b.w	800d5c8 <xflowf>
 800d5e8:	10000000 	.word	0x10000000

0800d5ec <__math_oflowf>:
 800d5ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d5f4 <__math_oflowf+0x8>
 800d5f0:	f7ff bfea 	b.w	800d5c8 <xflowf>
 800d5f4:	70000000 	.word	0x70000000

0800d5f8 <__ieee754_sqrtf>:
 800d5f8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d5fc:	4770      	bx	lr
	...

0800d600 <_init>:
 800d600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d602:	bf00      	nop
 800d604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d606:	bc08      	pop	{r3}
 800d608:	469e      	mov	lr, r3
 800d60a:	4770      	bx	lr

0800d60c <_fini>:
 800d60c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d60e:	bf00      	nop
 800d610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d612:	bc08      	pop	{r3}
 800d614:	469e      	mov	lr, r3
 800d616:	4770      	bx	lr
