Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr  4 22:46:43 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   678 |
|    Minimum number of control sets                        |   678 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1943 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   678 |
| >= 0 to < 4        |    76 |
| >= 4 to < 6        |   115 |
| >= 6 to < 8        |    39 |
| >= 8 to < 10       |    85 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    37 |
| >= 14 to < 16      |    40 |
| >= 16              |   272 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1464 |          464 |
| No           | No                    | Yes                    |             234 |           87 |
| No           | Yes                   | No                     |             900 |          405 |
| Yes          | No                    | No                     |            3801 |          933 |
| Yes          | No                    | Yes                    |             282 |           87 |
| Yes          | Yes                   | No                     |            4928 |         1308 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                |                                                                                                                          Enable Signal                                                                                                                          |                                                                                                               Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_2_i/SPI_ip_0/inst/u_clkdiv8/clk_div8                                |                                                                                                                                                                                                                                                                 | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                              | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                            |                1 |              1 |         1.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG |                                                                                                                                                                                                                                                                 | design_2_i/TxFIFO/inst/m00_axis_tvalid_reg_i_2_n_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                              | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/mux_out      |                                                                                                                                                                                                                                                                 | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/SPI_ip_0/inst/u_clkdiv2/clk_div2                                |                                                                                                                                                                                                                                                                 | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/SPI_ip_0/inst/u_clkdiv4/clk_div4                                |                                                                                                                                                                                                                                                                 | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG |                                                                                                                                                                                                                                                                 | design_2_i/RxFIFO/inst/u_txfifo_wr_chn/clear                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                             |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                           |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                           |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                               |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                               |                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i              |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                        |                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                           |                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[5].w_issuing_cnt_reg[42][0]                                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[26][0]                                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG |                                                                                                                                                                                                                                                                 | design_2_i/txclk_reset_domain/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                        | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[18][0]                                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                        |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                         | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                 | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                 | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                      | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q_reg_BUFG               | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                                          | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                              | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                              | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[34][0]                                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                 | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                                                                        | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                          |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[41][0]                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                          | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q_reg_BUFG               |                                                                                                                                                                                                                                                                 | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[49][0]                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[17][0]                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                              | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                 | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                 | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                           |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[25][0]                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[33][0]                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                            |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                            |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                            |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[9][0]                                                                    | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                            |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[57][0]                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                            |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                       | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                  |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                  | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                            | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                               |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                            | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/clk_reset_domain/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                  | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                  |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                            | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              5 |         1.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                            | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                          |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                            | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                    | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              5 |         1.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                               | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                             |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                    | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                  |                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              5 |         1.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                          |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/clk_reset_domain/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_2_i/clk_reset_domain/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                    | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/wptr                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_0                                                                                                                                                                                                | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/txclk_reset_domain/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | design_2_i/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                  |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                    | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                           |                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                              |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                         |                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                             |                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                            | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                             |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              7 |         1.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              7 |         1.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              7 |         1.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              7 |         1.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                           |                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              7 |         1.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                           |                2 |              7 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                      | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[m_valid_i]_0                                                                                                                                                                           | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rlast_0[0]                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                     | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                    | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                    | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[18]                                                                                                                                                                                      | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                 | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                           |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                 | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                      | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                    | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                          | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                          | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/p_1_in[3]                                                                                                                                                                                                     | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                           | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                           | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                         |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                       | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                            | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                  |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                            | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                            | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1[0]                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                   | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                               | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                     |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                   | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                   |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                      | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                   |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                          | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                           | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                     | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                          | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                          | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                          | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                  | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                4 |              8 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                          | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                          | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                          | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                              | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                            | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                            | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                            | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                            | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                6 |              9 |         1.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                                            | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0] |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              9 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                    | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                   |                2 |              9 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/SR[0]                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                3 |              9 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                5 |             10 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                5 |             10 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                             | design_2_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                               |                3 |             10 |         3.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                4 |             10 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             10 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                6 |             11 |         1.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                     |                                                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                7 |             12 |         1.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                            | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                               | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                            | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                          | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                6 |             12 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                            | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]_0[0]                                                                                            |                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                7 |             13 |         1.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                5 |             13 |         2.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                       | design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/RxFIFO/inst/u_txfifo_wr_chn/rx_fifo_push                                                                                                                                                                                                             | design_2_i/RxFIFO/inst/u_txfifo_wr_chn/clear                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                7 |             13 |         1.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             13 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rx_fifo_pop                                                                                                                                                                                                       | design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n_0                                                                                                                                                                            |                5 |             14 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                              |                7 |             14 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             14 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                5 |             14 |         2.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                5 |             15 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                4 |             15 |         3.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                4 |             15 |         3.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                       |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                5 |             15 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                      | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                3 |             15 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                2 |             15 |         7.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                     | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                4 |             15 |         3.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                              |               10 |             16 |         1.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q_reg_BUFG               | design_2_i/SPI_ip_0/inst/spi_rdata_1                                                                                                                                                                                                                            | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/pipe[15]_i_1_n_0                                                                                                                                                                                  | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1                                                                                                                                                           |                6 |             16 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                              |                9 |             16 |         1.78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |               10 |             16 |         1.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/updt_data_reg                                           | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_data_in/srl_stack_reg[3][0]_srl4_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |                7 |             17 |         2.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                         |                                                                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                               |                7 |             17 |         2.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                              |                                                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                       |                5 |             18 |         3.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                7 |             18 |         2.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                3 |             18 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                              |                8 |             18 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                            | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                          |                3 |             19 |         6.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                          | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                5 |             20 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                4 |             20 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_coelsc_reg                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                            |                3 |             20 |         6.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                          |               10 |             21 |         2.10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                8 |             21 |         2.63 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                         |                                                                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |               11 |             24 |         2.18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                9 |             24 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |               10 |             24 |         2.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                7 |             24 |         3.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                8 |             24 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                8 |             25 |         3.13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                               |               10 |             25 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                6 |             26 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                            | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                8 |             26 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                             | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                5 |             26 |         5.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                              |               11 |             26 |         2.36 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                   | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                5 |             26 |         5.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_interr_set_reg_2[0]                                                                                                                        | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                5 |             26 |         5.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                       |                                                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                7 |             26 |         3.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_2[0]                                                                                                             | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                8 |             26 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                7 |             26 |         3.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                6 |             26 |         4.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                8 |             26 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                                                                            |                                                                                                                                                                                                                                              |                8 |             26 |         3.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                        | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                5 |             26 |         5.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                5 |             26 |         5.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                           | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                          |                7 |             26 |         3.71 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                             | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                9 |             26 |         2.89 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_1[0]                                                                                                                                             | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |               11 |             26 |         2.36 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                              |                8 |             27 |         3.38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                              |                4 |             27 |         6.75 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG |                                                                                                                                                                                                                                                                 | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1                                                                                                                                                           |                9 |             27 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |               10 |             27 |         2.70 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                               | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                  |                5 |             27 |         5.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                               | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |               13 |             27 |         2.08 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/p_0_in                                                                                                                                                                                                            | design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/tx_rstn_0                                                                                                                                                                          |                8 |             27 |         3.38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ch1_updt_curdesc_wren                                                                                                                           | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                7 |             27 |         3.86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                           | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                6 |             28 |         4.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                               | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                  |                5 |             28 |         5.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                         |                8 |             28 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                          | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                8 |             28 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                              |                8 |             28 |         3.50 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q_reg_BUFG               | design_2_i/SPI_ip_0/inst/shift_reg_0                                                                                                                                                                                                                            | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |                6 |             29 |         4.83 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                |                7 |             30 |         4.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/fifo_wren                                                                                                                                                                                                                | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |               10 |             30 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                     | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                5 |             30 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               11 |             30 |         2.73 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                |                8 |             31 |         3.88 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                        | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                7 |             31 |         4.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                     | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                        |                7 |             31 |         4.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                              | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                9 |             31 |         3.44 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |               10 |             31 |         3.10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                 | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | design_2_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                               |               13 |             32 |         2.46 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                          | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                       |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                               | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                              |                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                              |                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                     | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/clear                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                           | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                      |                6 |             32 |         5.33 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                  |               14 |             32 |         2.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               13 |             33 |         2.54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                              |                8 |             33 |         4.13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                              |                7 |             33 |         4.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                      | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                        |               13 |             33 |         2.54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                     |                5 |             34 |         6.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                        | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                     |                5 |             34 |         6.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                    |                8 |             34 |         4.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                              |               11 |             35 |         3.18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                              |               10 |             35 |         3.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                              |               10 |             36 |         3.60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                       |                                                                                                                                                                                                                                              |                9 |             36 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                              |                9 |             36 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                       |                                                                                                                                                                                                                                              |                6 |             36 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                    |                8 |             36 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                              |                8 |             37 |         4.63 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                              |                6 |             37 |         6.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                              |                6 |             37 |         6.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                              |                7 |             37 |         5.29 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1                                                                                                                                          |               12 |             38 |         3.17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                              |                5 |             39 |         7.80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                              |                6 |             39 |         6.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                              |                6 |             39 |         6.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                              |                9 |             40 |         4.44 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                              |                5 |             40 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                              |                8 |             40 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                              |                7 |             40 |         5.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                              |                8 |             40 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               10 |             41 |         4.10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                              |               11 |             41 |         3.73 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               13 |             41 |         3.15 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                        |               12 |             41 |         3.42 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                              |               10 |             41 |         4.10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                7 |             42 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                7 |             43 |         6.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |               15 |             43 |         2.87 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[9]_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[7]_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[9]_5                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[7]_6                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[8]_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[8]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[7]_5                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[7]_3                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               11 |             44 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[9]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[7]_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[9]_4                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[9]_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[9]_3                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[10]_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                              |               11 |             44 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[6]_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[6]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[10]_3                                                                                                                                                                                                  |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[10]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[6]_4                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               11 |             44 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[6]_3                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               11 |             44 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[7]_4                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               11 |             44 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[6]_5                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               11 |             44 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[6]_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[8]_7                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               11 |             44 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[8]_6                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[8]_5                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[7]_7                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               11 |             44 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[8]_4                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[8]_3                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[10]_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[8]_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/TxFIFO/inst/u_txfifo_wr_chn/write_pointer_reg[7]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               12 |             44 |         3.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                              |                8 |             45 |         5.63 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                              |                7 |             45 |         6.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                              |                8 |             45 |         5.63 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                              |               10 |             45 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                            |                                                                                                                                                                                                                                              |               14 |             45 |         3.21 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[5]_0[0]                                                                                            |                                                                                                                                                                                                                                              |               10 |             45 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                          |                                                                                                                                                                                                                                              |               13 |             45 |         3.46 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                              |               12 |             45 |         3.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                              |                9 |             45 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                              |               11 |             45 |         4.09 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                              |               11 |             45 |         4.09 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                              |                7 |             45 |         6.43 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                               |                                                                                                                                                                                                                                              |               10 |             45 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                              |               10 |             45 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                              |                9 |             45 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/AXI_Register_Demux/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                              |               10 |             45 |         4.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                            | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               13 |             47 |         3.62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                  | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |               12 |             48 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                              |               15 |             49 |         3.27 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                              |                8 |             49 |         6.13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                              |                8 |             49 |         6.13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg[47]_i_1_n_0                                                                                                                                                                                          | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1                                                                                                                                                           |               10 |             54 |         5.40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               24 |             54 |         2.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |               22 |             55 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                              |               11 |             55 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                              |               11 |             55 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/wrstn_syncr/rst_n_0                                                                                                                                                                            |               21 |             57 |         2.71 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG |                                                                                                                                                                                                                                                                 | design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rrstn_syncr/tx_rstn_0                                                                                                                                                                          |               22 |             58 |         2.64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                                                              |               20 |             60 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                              |                                                                                                                                                                                                                                              |               21 |             66 |         3.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                              |               13 |             67 |         5.15 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                              |               12 |             67 |         5.58 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               16 |             70 |         4.38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                |               15 |             73 |         4.87 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                   | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                |               20 |             73 |         3.65 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                              |               20 |             73 |         3.65 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                              |               16 |             73 |         4.56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                               | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               15 |             75 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                               | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               16 |             75 |         4.69 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               16 |             76 |         4.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                  | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               16 |             76 |         4.75 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               15 |             78 |         5.20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               16 |             79 |         4.94 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               15 |             79 |         5.27 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               16 |             82 |         5.13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               16 |             82 |         5.13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               16 |             85 |         5.31 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               16 |             85 |         5.31 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                            |               22 |             87 |         3.95 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                          | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                            |               21 |             87 |         4.14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                          |               30 |             90 |         3.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                              |               13 |            100 |         7.69 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                              |               13 |            100 |         7.69 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                              |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                              |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                              |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                              |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                              |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                              |               13 |            104 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                              |               14 |            108 |         7.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                              |               14 |            108 |         7.71 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                              |               14 |            108 |         7.71 |
|  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG | design_2_i/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/pop                                                                                                                                                                                                 | design_2_i/TxFIFO/inst/m00_axis_tvalid_reg_i_2_n_0                                                                                                                                                                                           |               44 |            110 |         2.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                              |               14 |            112 |         8.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                             |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                              |              458 |           1441 |         3.15 |
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


