_svd: "../esp32h2.base.svd"

_add:
  CLINT:
    description: Core Local Interrupts
    groupName: CLINT
    baseAddress: 0x20000000
    addressBlocks:
      - offset: 0x0
        size: 0x180
        usage: registers
    registers:
      MSIP:
        addressOffset: 0x1800
        size: 0x20
        resetValue: 0x0
        fields:
          MSIP:
            description: Configures the pending status of the machine software interrupt.
            bitOffset: 0
            bitWidth: 1
            access: read-write
      MTIMECTL:
        addressOffset: 0x1804
        size: 0x20
        resetValue: 0x0
        fields:
          MTCE:
            description: Configures whether to enable the CLINT timer counter.
            bitOffset: 0
            bitWidth: 1
            access: read-write
          MTIE:
            description: Write 1 to enable the machine timer interrupt.
            bitOffset: 1
            bitWidth: 1
            access: read-write
          MTIP:
            description: Represents the pending status of the machine timer interrupt.
            bitOffset: 2
            bitWidth: 1
            access: read-only
          MTOF:
            description: Configures whether the machine timer overflows.
            bitOffset: 3
            bitWidth: 1
            access: read-write
      MTIME:
        addressOffset: 0x1808
        size: 0x40
        resetValue: 0x0
        fields:
          MTIME:
            description: Configures the 64-bit CLINT timer counter value.
            bitOffset: 0
            bitWidth: 64
            access: read-write
      MTIMECMP:
        addressOffset: 0x1810
        size: 0x40
        resetValue: 0x0
        fields:
          MTIMECMP:
            description: Configures the 64-bit machine timer compare value.
            bitOffset: 0
            bitWidth: 64
            access: read-write
      USIP:
        addressOffset: 0x1C00
        size: 0x20
        resetValue: 0x0
        fields:
          USIP:
            description: Configures the pending status of the user software interrupt.
            bitOffset: 0
            bitWidth: 1
            access: read-write
      UTIMECTL:
        addressOffset: 0x1C04
        size: 0x20
        resetValue: 0x0
        fields:
          UTIE:
            description: Write 1 to enable the user timer interrupt.
            bitOffset: 1
            bitWidth: 1
            access: read-write
          UTIP:
            description: Represents the pending status of the user timer interrupt.
            bitOffset: 2
            bitWidth: 1
            access: read-only
          UTOF:
            description: Configures whether the user timer overflows.
            bitOffset: 3
            bitWidth: 1
            access: read-write
      UTIME:
        addressOffset: 0x1C08
        size: 0x40
        resetValue: 0x0
        fields:
          UTIME:
            description: Represents the read-only 64-bit CLINT timer counter value.
            bitOffset: 0
            bitWidth: 64
            access: read-only
      UTIMECMP:
        addressOffset: 0x1C10
        size: 0x40
        resetValue: 0x0
        fields:
          UTIMECMP:
            description: Configures the 64-bit user timer compare value.
            bitOffset: 0
            bitWidth: 64
            access: read-write
  PLIC_MX:
    description: PLIC Peripheral
    baseAddress: 0x20001000
    groupName: PLIC
    addressBlock:
      offset: 0x0
      size: 0x98
      usage: registers
    registers:
      MXINT_ENABLE:
        description: "PLIC MX Interrupt Enable Register"
        addressOffset: 0x0000
        size: 32
        access: read-write
        fields:
          CPU_MXINT_ENABLE:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      MXINT_TYPE:
        description: "PLIC MX Interrupt Type Register"
        addressOffset: 0x0004
        size: 32
        access: read-write
        fields:
          CPU_MXINT_TYPE:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      MXINT_CLEAR:
        description: "PLIC MX Interrupt Clear Register"
        addressOffset: 0x0008
        size: 32
        access: read-write
        fields:
          CPU_MXINT_CLEAR:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      EMIP_STATUS:
        description: "PLIC EMIP Status Register"
        addressOffset: 0x000C
        size: 32
        access: read-only
        fields:
          CPU_EIP_STATUS:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-only
      MXINT%s_PRI:
        dim: 32
        dimIncrement: 0x4
        description: "PLIC MX Interrupt %s Priority Register"
        addressOffset: 0x0010
        size: 32
        access: read-write
        fields:
          CPU_MXINT_PRI:
            description: ""
            bitOffset: 0
            bitWidth: 4
            access: read-write
      MXINT_THRESH:
        description: "PLIC MX Interrupt Threshold Register"
        addressOffset: 0x0090
        size: 32
        access: read-write
        fields:
          CPU_MXINT_THRESH:
            description: ""
            bitOffset: 0
            bitWidth: 8
            access: read-write
      MXINT_CLAIM:
        description: "PLIC MX Interrupt Claim Register"
        addressOffset: 0x0094
        size: 32
        access: read-write
        fields:
          CPU_MXINT_CLAIM:
            description: "hp_mb_int is generated after writing 32'h20200721 to core0_lp_intr_flag."
            bitOffset: 0
            bitWidth: 32
            access: read-write

  PLIC_UX:
    description: PLIC Peripheral
    baseAddress: 0x20001400
    groupName: PLIC
    addressBlock:
      offset: 0x0
      size: 0x98
      usage: registers
    registers:
      UXINT_ENABLE:
        description: "PLIC UX Interrupt Enable Register"
        addressOffset: 0x0000
        size: 32
        access: read-write
        fields:
          CPU_UXINT_ENABLE:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      UXINT_TYPE:
        description: "PLIC UX Interrupt Type Register"
        addressOffset: 0x0004
        size: 32
        access: read-write
        fields:
          CPU_UXINT_TYPE:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      UXINT_CLEAR:
        description: "PLIC UX Interrupt Clear Register"
        addressOffset: 0x0008
        size: 32
        access: read-write
        fields:
          CPU_UXINT_CLEAR:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-write
      EUIP_STATUS:
        description: "PLIC EMIP Status Register"
        addressOffset: 0x000C
        size: 32
        access: read-only
        fields:
          CPU_EIP_STATUS:
            description: ""
            bitOffset: 0
            bitWidth: 32
            access: read-only
      UXINT%s_PRI:
        dim: 32
        dimIncrement: 0x4
        description: "PLIC UX Interrupt %s Priority Register"
        addressOffset: 0x0010
        size: 32
        access: read-write
        fields:
          CPU_UXINT_PRI:
            description: ""
            bitOffset: 0
            bitWidth: 4
            access: read-write
      UXINT_THRESH:
        description: "PLIC UX Interrupt Threshold Register"
        addressOffset: 0x0090
        size: 32
        access: read-write
        fields:
          CPU_UXINT_THRESH:
            description: ""
            bitOffset: 0
            bitWidth: 8
            access: read-write
      UXINT_CLAIM:
        description: "PLIC UX Interrupt Claim Register"
        addressOffset: 0x0094
        size: 32
        access: read-write
        fields:
          CPU_UXINT_CLAIM:
            description: "hp_mb_int is generated after writing 32'h20200721 to core0_lp_intr_flag."
            bitOffset: 0
            bitWidth: 32
            access: read-write

_modify:
  IEEE802154:
    baseAddress: 0x600A3000
  SPI?:
    groupName: SPI

AES:
  _include: ../../../common_patches/aes.yaml

APB_SARADC:
  _modify:
    APB_TSENS_WAKE:
      name: TSENS_WAKE
    APB_TSENS_SAMPLE:
      name: TSENS_SAMPLE
  TSENS_SAMPLE:
    _strip: TSENS_SAMPLE_
  _include:
    - ../../../common_patches/int_strip.yaml
    - ../../../common_patches/adc.yaml

I2C0:
  _modify:
    INT_STATUS:
      name: INT_ST
  _include:
    - ../../../common_patches/i2c0.yaml

HP_APM,LP_APM:
  _include: ../../../common_patches/hp_apm.yaml

LP_WDT:
  _modify:
    INT_ST_RTC:
      name: INT_ST
    INT_ENA_RTC:
      name: INT_ENA
    INT_CLR_RTC:
      name: INT_CLR
  WDTFEED:
    _modify:
      RTC_WDT_FEED:
        name: WDT_FEED

SPI[01]:
  _strip: SPI_MEM_
  "*":
    _strip: SPI_MEM_

"EFUSE,I2C0,I2S0,UART0,SPI[01],LP_WDT,PARL_IO,PAU,GPIO_SD,USB_DEVICE":
  _include: ../../../common_patches/int_strip.yaml

LEDC:
  _include:
    - ../../../common_patches/ledc_collect.yaml
    - ../../../common_patches/ledc_int.yaml

ECC:
  _include: ../../../common_patches/ecc_int_strip.yaml

LP_ANA:
  _include: ../../../common_patches/lpana_int_strip.yaml

PMU:
  _include: ../../../common_patches/pmu_int_strip.yaml

GPIO_SD:
  _include: ../../../common_patches/gpiosd_ext.yaml

UHCI0:
  _include:
    - ../../../common_patches/uhci_collect.yaml
    - ../../../common_patches/int_strip.yaml

TEE:
  _include: ../../../common_patches/tee.yaml

TIMG0:
  _include: ../../../common_patches/tim_collect.yaml

INTPRI:
  CPU_INT_PRI_*:
    _modify:
      CPU_PRI_*_MAP:
        name: MAP
  _array:
    CPU_INT_PRI_*:
      name: CPU_INT_PRI%s

PCNT:
  _include: ../../../common_patches/pcnt.yaml

SPI[12]:
  _include: ../../../common_patches/spi_w.yaml

SPI2:
  _include: ../../../common_patches/spi_dma_int_strip.yaml
  _modify:
    _interrupts:
      GPSPI2:
        name: SPI2

MCPWM0:
  _include: ../../../common_patches/mcpwm_collect.yaml

SOC_ETM:
  _include: ../../../common_patches/etm_collect.yaml

SYSTIMER:
  _include:
    - ../../../common_patches/int_strip.yaml
    - ../../../common_patches/systimer.yaml
    - ../../../common_patches/systimer_real_target.yaml

DMA:
  _modify:
    OUT_CONF0_CH%s:
      addressOffset: 0xD0

  _expand_array:
    IN_INT_RAW_CH%s: {}
    IN_INT_ST_CH%s: {}
    IN_INT_ENA_CH%s: {}
    IN_INT_CLR_CH%s: {}

    OUT_INT_RAW_CH%s: {}
    OUT_INT_ST_CH%s: {}
    OUT_INT_ENA_CH%s: {}
    OUT_INT_CLR_CH%s: {}

    IN_CONF0_CH%s: {}
    IN_CONF1_CH%s: {}
    INFIFO_STATUS_CH%s: {}
    IN_POP_CH%s: {}
    IN_LINK_CH%s: {}
    IN_STATE_CH%s: {}
    IN_SUC_EOF_DES_ADDR_CH%s: {}
    IN_ERR_EOF_DES_ADDR_CH%s: {}
    IN_DSCR_CH%s: {}
    IN_DSCR_BF0_CH%s: {}
    IN_DSCR_BF1_CH%s: {}
    IN_PRI_CH%s: {}
    IN_PERI_SEL_CH%s: {}
    OUT_CONF0_CH%s: {}
    OUT_CONF1_CH%s: {}
    OUTFIFO_STATUS_CH%s: {}
    OUT_PUSH_CH%s: {}
    OUT_LINK_CH%s: {}
    OUT_STATE_CH%s: {}
    OUT_EOF_DES_ADDR_CH%s: {}
    OUT_EOF_BFR_DES_ADDR_CH%s: {}
    OUT_DSCR_CH%s: {}
    OUT_DSCR_BF0_CH%s: {}
    OUT_DSCR_BF1_CH%s: {}
    OUT_PRI_CH%s: {}
    OUT_PERI_SEL_CH%s: {}

  _cluster:
    IN_INT_CH%s:
      IN_INT_RAW_CH?:
        name: RAW
      IN_INT_ST_CH?:
        name: ST
      IN_INT_ENA_CH?:
        name: ENA
      IN_INT_CLR_CH?:
        name: CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear

    OUT_INT_CH%s:
      OUT_INT_RAW_CH?:
        name: RAW
      OUT_INT_ST_CH?:
        name: ST
      OUT_INT_ENA_CH?:
        name: ENA
      OUT_INT_CLR_CH?:
        name: CLR
        _modify:
          "*":
            modifiedWriteValues: oneToClear

    CH%s:
      IN_CONF0_CH?:
        name: IN_CONF0
      IN_CONF1_CH?:
        name: IN_CONF1
      INFIFO_STATUS_CH?:
        name: INFIFO_STATUS
      IN_POP_CH?:
        name: IN_POP
      IN_LINK_CH?:
        name: IN_LINK
      IN_STATE_CH?:
        name: IN_STATE
      IN_SUC_EOF_DES_ADDR_CH?:
        name: IN_SUC_EOF_DES_ADDR
      IN_ERR_EOF_DES_ADDR_CH?:
        name: IN_ERR_EOF_DES_ADDR
      IN_DSCR_CH?:
        name: IN_DSCR
      IN_DSCR_BF0_CH?:
        name: IN_DSCR_BF0
      IN_DSCR_BF1_CH?:
        name: IN_DSCR_BF1
      IN_PRI_CH?:
        name: IN_PRI
      IN_PERI_SEL_CH?:
        name: IN_PERI_SEL
      OUT_CONF0_CH?:
        name: OUT_CONF0
      OUT_CONF1_CH?:
        name: OUT_CONF1
      OUTFIFO_STATUS_CH?:
        name: OUTFIFO_STATUS
      OUT_PUSH_CH?:
        name: OUT_PUSH
      OUT_LINK_CH?:
        name: OUT_LINK
      OUT_STATE_CH?:
        name: OUT_STATE
      OUT_EOF_DES_ADDR_CH?:
        name: OUT_EOF_DES_ADDR
      OUT_EOF_BFR_DES_ADDR_CH?:
        name: OUT_EOF_BFR_DES_ADDR
      OUT_DSCR_CH?:
        name: OUT_DSCR
      OUT_DSCR_BF0_CH?:
        name: OUT_DSCR_BF0
      OUT_DSCR_BF1_CH?:
        name: OUT_DSCR_BF1
      OUT_PRI_CH?:
        name: OUT_PRI
      OUT_PERI_SEL_CH?:
        name: OUT_PERI_SEL

TWAI0:
  _modify:
    RX_MESSAGE_COUNTER:
      name: RX_MESSAGE_CNT

  MODE:
    _modify:
      ACCEPTANCE_FILTER_MODE:
        name: RX_FILTER_MODE

  CMD:
    _modify:
      TX_REQUEST:
        name: TX_REQ
      RELEASE_BUFFER:
        name: RELEASE_BUF

  STATUS:
    _modify:
      RECEIVE_BUFFER:
        name: RX_BUF_ST
      TRANSMIT_BUFFER:
        name: TX_BUF_ST
      NODE_BUS_OFF:
        name: BUS_OFF_ST
      MISS:
        name: MISS_ST

  BUS_TIMING_1:
    _modify:
      TIME_SEGMENT1:
        name: TIME_SEG1
      TIME_SEGMENT2:
        name: TIME_SEG2
      TIME_SAMPLING:
        name: TIME_SAMP

  DATA*:
    _modify:
      "?~DATA_0":
        name: TX_BYTE_0
      "?~DATA_1":
        name: TX_BYTE_1
      "?~DATA_2":
        name: TX_BYTE_2
      "?~DATA_3":
        name: TX_BYTE_3
      "?~DATA_4":
        name: TX_BYTE_4
      "?~DATA_5":
        name: TX_BYTE_5
      "?~DATA_6":
        name: TX_BYTE_6
      "?~DATA_7":
        name: TX_BYTE_7
      "?~DATA_8":
        name: TX_BYTE_8
      "?~DATA_9":
        name: TX_BYTE_9
      "?~DATA_10":
        name: TX_BYTE_10
      "?~DATA_11":
        name: TX_BYTE_11
      "?~DATA_12":
        name: TX_BYTE_12

ASSIST_DEBUG:
  _include: ../../../common_patches/assist_debug.yaml

RMT:
  SYS_CONF:
    _delete:
      - SCLK_DIV_NUM
      - SCLK_DIV_A
      - SCLK_DIV_B
      - SCLK_SEL
      - SCLK_ACTIVE

RSA:
  INT_CLR:
    _modify:
      CLEAR_INTERRUPT:
        name: INT_CLR
        access: read-write

TWAI*:
  CMD:
    _modify:
      SELF_RX_REQUEST:
        name: SELF_RX_REQ

  ERR_CODE_CAP:
    _modify:
      ERR_CAPTURE_CODE_DIRECTION:
        name: ECC_DIRECTION
