
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009823                       # Number of seconds simulated
sim_ticks                                  9823473200                       # Number of ticks simulated
final_tick                                 9823473200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79350                       # Simulator instruction rate (inst/s)
host_op_rate                                   158027                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66835463                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826760                       # Number of bytes of host memory used
host_seconds                                   146.98                       # Real time elapsed on the host
sim_insts                                    11662807                       # Number of instructions simulated
sim_ops                                      23226834                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          388160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          777216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1165376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       388160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        388160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       109248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          109248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             6065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1707                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1707                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           39513520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           79118249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             118631769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      39513520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39513520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11121118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11121118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11121118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          39513520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          79118249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            129752886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       18209                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1707                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18209                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1707                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1164736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  107392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1165376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               109248                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              182                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9823454800                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18209                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1707                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.472172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.332705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.902137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2077     41.43%     41.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1209     24.12%     65.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          529     10.55%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          332      6.62%     82.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          258      5.15%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          178      3.55%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          105      2.09%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           67      1.34%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          258      5.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5013                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           98                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     185.510204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.988325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1247.594033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            96     97.96%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      1.02%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      1.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            98                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           98                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.122449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.090678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               44     44.90%     44.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.02%     45.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               51     52.04%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.02%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            98                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    418309500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               759540750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   90995000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22985.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41735.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       118.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    118.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    13811                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1047                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     493244.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15872220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8424900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                61696740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3288600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         661967280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            287881920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             26847840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2134874580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       764691360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        665158710                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4630819020                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            471.403410                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9122029350                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     42024350                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     280896000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2448856950                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1991366500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     378523500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4681805900                       # Time in different power states
system.mem_ctrls_1.actEnergy                 19963440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10599435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                68244120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5470560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         634308480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            299803470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             26945280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2020204260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       703728960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        760038810                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4549471275                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            463.122455                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           9095453800                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     43028800                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     269208000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2832579850                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1832569050                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     415734950                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4430352550                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 5550674                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5550674                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            894434                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4989518                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  352132                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             131957                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4989518                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             958253                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          4031265                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       644147                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  102                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         24558684                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7776143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       23544726                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5550674                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1310385                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      14114996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1792207                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  773                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4801                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3369842                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                273820                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           22792917                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.060590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.921192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9991976     43.84%     43.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   760822      3.34%     47.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   592967      2.60%     49.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   768498      3.37%     53.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10678654     46.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             22792917                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.226017                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.958713                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6183031                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1917883                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  13594591                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                201309                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 896103                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               40313830                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 896103                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6929592                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1225961                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2937                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  13037368                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                700956                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               38130967                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2442                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9115                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   9503                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 665884                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            41633987                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              92227062                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         54034848                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            412841                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              25654964                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 15979023                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                117                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             94                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     85984                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4211579                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2520996                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             56359                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60862                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   33663023                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               39203                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  31454731                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4236                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10475392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11700254                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          36700                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      22792917                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.380022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.510728                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10615370     46.57%     46.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1974065      8.66%     55.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4007592     17.58%     72.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3966540     17.40%     90.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1690600      7.42%     97.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              429038      1.88%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              109712      0.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        22792917                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    70      0.97%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2515     34.98%     35.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3352     46.63%     82.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1062     14.77%     97.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              190      2.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            337981      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              24741159     78.66%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  674      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   562      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              170674      0.54%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3871267     12.31%     92.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2283236      7.26%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           42069      0.13%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7109      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               31454731                       # Type of FU issued
system.cpu.iq.rate                           1.280799                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        7189                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000229                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           85233387                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          43889510                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     28879000                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              480417                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             289511                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       229676                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               30883098                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  240841                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           138512                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1448500                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        18325                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1440                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       728993                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1368                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 896103                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  937944                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                178403                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            33702226                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            690550                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4211579                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2520996                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              12698                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    936                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                176528                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1440                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         215498                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       778239                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               993737                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              29615535                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3658477                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1839196                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5803081                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3159544                       # Number of branches executed
system.cpu.iew.exec_stores                    2144604                       # Number of stores executed
system.cpu.iew.exec_rate                     1.205909                       # Inst execution rate
system.cpu.iew.wb_sent                       29289942                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      29108676                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  19904230                       # num instructions producing a value
system.cpu.iew.wb_consumers                  29340080                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.185270                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.678397                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        10475562                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2503                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            894968                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     21037848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.104050                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.320411                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11311270     53.77%     53.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2274027     10.81%     64.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1404846      6.68%     71.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6047705     28.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21037848                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11662807                       # Number of instructions committed
system.cpu.commit.committedOps               23226834                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4555082                       # Number of memory references committed
system.cpu.commit.loads                       2763079                       # Number of loads committed
system.cpu.commit.membars                        1600                       # Number of memory barriers committed
system.cpu.commit.branches                    2738417                       # Number of branches committed
system.cpu.commit.fp_insts                     208113                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  22957116                       # Number of committed integer instructions.
system.cpu.commit.function_calls               201129                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       130293      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         18384964     79.15%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             578      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              560      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         155357      0.67%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2732110     11.76%     92.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1788273      7.70%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        30969      0.13%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3730      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          23226834                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6047705                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     48692539                       # The number of ROB reads
system.cpu.rob.rob_writes                    69172579                       # The number of ROB writes
system.cpu.timesIdled                          145062                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1765767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11662807                       # Number of Instructions Simulated
system.cpu.committedOps                      23226834                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.105727                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.105727                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.474895                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.474895                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 40862751                       # number of integer regfile reads
system.cpu.int_regfile_writes                23475677                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    377596                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   185069                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  14853413                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8331695                       # number of cc regfile writes
system.cpu.misc_regfile_reads                13315982                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             80157                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.462522                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5138887                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80669                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.703368                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          66439600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.462522                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42135437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42135437                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      3364446                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3364446                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1774342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1774342                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       5138788                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5138788                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      5138788                       # number of overall hits
system.cpu.dcache.overall_hits::total         5138788                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       100345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        100345                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        17713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17713                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       118058                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118058                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       118058                       # number of overall misses
system.cpu.dcache.overall_misses::total        118058                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1377028000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1377028000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    956897199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    956897199                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2333925199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2333925199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2333925199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2333925199                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3464791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3464791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1792055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1792055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      5256846                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5256846                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      5256846                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5256846                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.028961                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028961                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009884                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022458                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022458                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022458                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022458                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13722.935871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13722.935871                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54022.311240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54022.311240                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19769.309992                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19769.309992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19769.309992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19769.309992                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3337                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          387                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.700680                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    96.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        56792                       # number of writebacks
system.cpu.dcache.writebacks::total             56792                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        37189                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        37189                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        37302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        37302                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37302                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        63156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        63156                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        17600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17600                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        80756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        80756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        80756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80756                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    800536800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    800536800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    940966799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    940966799                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1741503599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1741503599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1741503599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1741503599                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009821                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009821                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015362                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015362                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015362                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015362                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12675.546266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12675.546266                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53464.022670                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53464.022670                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21565.005684                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21565.005684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21565.005684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21565.005684                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            312286                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.963451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3016149                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            312797                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.642513                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         265160400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   509.963451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27271582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27271582                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3016149                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3016149                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3016149                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3016149                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3016149                       # number of overall hits
system.cpu.icache.overall_hits::total         3016149                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       353690                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        353690                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       353690                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         353690                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       353690                       # number of overall misses
system.cpu.icache.overall_misses::total        353690                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4095939197                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4095939197                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4095939197                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4095939197                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4095939197                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4095939197                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3369839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3369839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3369839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3369839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3369839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3369839                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.104958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.104958                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.104958                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.104958                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.104958                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.104958                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11580.590904                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11580.590904                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11580.590904                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11580.590904                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11580.590904                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11580.590904                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2164                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                99                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.858586                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    75.666667                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       312286                       # number of writebacks
system.cpu.icache.writebacks::total            312286                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        40819                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        40819                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        40819                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        40819                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        40819                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        40819                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       312871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       312871                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       312871                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       312871                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       312871                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       312871                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3514945997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3514945997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3514945997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3514945997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3514945997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3514945997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.092844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.092844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.092844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.092844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.092844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.092844                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11234.489604                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11234.489604                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11234.489604                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11234.489604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11234.489604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11234.489604                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2459                       # number of replacements
system.l2.tags.tagsinuse                 11582.768154                       # Cycle average of tags in use
system.l2.tags.total_refs                      767533                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18216                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     42.135101                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.365927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       4317.642452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7263.759775                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.263528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.443345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.706956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15164                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.961731                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6304216                       # Number of tag accesses
system.l2.tags.data_accesses                  6304216                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        56792                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56792                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       312137                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           312137                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                87                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   87                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               7090                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7090                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          306658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             306658                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          61435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61435                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                306658                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 68525                       # number of demand (read+write) hits
system.l2.demand_hits::total                   375183                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               306658                       # number of overall hits
system.l2.overall_hits::cpu.data                68525                       # number of overall hits
system.l2.overall_hits::total                  375183                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            10431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10431                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          6066                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6066                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1713                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1713                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                6066                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               12144                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18210                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               6066                       # number of overall misses
system.l2.overall_misses::cpu.data              12144                       # number of overall misses
system.l2.overall_misses::total                 18210                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    859073200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     859073200                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    556600000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    556600000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    205061200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    205061200                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     556600000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1064134400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1620734400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    556600000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1064134400                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1620734400                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        56792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       312137                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       312137                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               87                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          17521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       312724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         312724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        63148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         63148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            312724                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             80669                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               393393                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           312724                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            80669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              393393                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.595343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.595343                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.019397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019397                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.027127                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027127                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.019397                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.150541                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.046290                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.019397                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.150541                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.046290                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82357.703001                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82357.703001                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 91757.335971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91757.335971                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 119708.814945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119708.814945                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 91757.335971                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 87626.350461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89002.438221                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 91757.335971                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 87626.350461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89002.438221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1707                       # number of writebacks
system.l2.writebacks::total                      1707                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        10431                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10431                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         6066                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6066                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1713                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1713                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           6066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          12144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18210                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          6066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         12144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18210                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    774265600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    774265600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    507383600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    507383600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    191160800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    191160800                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    507383600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    965426400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1472810000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    507383600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    965426400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1472810000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.595343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.595343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.019397                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019397                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.027127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027127                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.019397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.150541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.019397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.150541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.046290                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74227.360752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74227.360752                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83643.850973                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83643.850973                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 111594.162288                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111594.162288                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83643.850973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79498.221344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80879.187260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83643.850973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79498.221344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80879.187260                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         20660                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7778                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1707                       # Transaction distribution
system.membus.trans_dist::CleanEvict              744                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10431                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10431                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7778                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1274624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1274624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1274624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18209                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18209                       # Request fanout histogram
system.membus.reqLayer2.occupancy            36368800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96800800                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       786070                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       392532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          255                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              8                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   9823473200                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            376018                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        58499                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       312286                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24117                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              87                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17521                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17521                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        312871                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        63148                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       937880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       241669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1179549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     40000576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8797504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48798080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2606                       # Total snoops (count)
system.tol2bus.snoopTraffic                    118656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           396086                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000853                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029200                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 395748     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    338      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             396086                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          609690400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         375463950                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          96880293                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
