cocci_test_suite() {
	const struct dpu_format *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 83 */;
	const struct intf_timing_params *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 82 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 64 */;
	struct dpu_hw_blk_reg_map *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 62 */;
	void __iomem *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 61 */;
	struct dpu_mdss_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 60 */;
	enum dpu_intf cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 59 */;
	struct dpu_intf_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 59 */;
	struct dpu_hw_intf *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 292 */;
	struct dpu_hw_blk_ops cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 259 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 250 */;
	struct dpu_hw_intf_ops *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 249 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 249 */;
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 237 */;
	struct intf_status *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 223 */;
	const struct intf_prog_fetch *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 199 */;
	u8 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c 190 */;
}
