# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do MAC_32_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:32 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/simple gates with trivial architectures.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andgate
# -- Compiling architecture trivial of andgate
# -- Compiling entity xorgate
# -- Compiling architecture trivial of xorgate
# -- Compiling entity abcgate
# -- Compiling architecture trivial of abcgate
# -- Compiling entity Cin_map_G
# -- Compiling architecture trivial of Cin_map_G
# -- Compiling entity FA
# -- Compiling architecture trivial of FA
# -- Compiling entity HA
# -- Compiling architecture trivial of HA
# End time: 22:44:32 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/MAC_32.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:32 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/MAC_32.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MAC_32
# -- Compiling architecture a1 of MAC_32
# End time: 22:44:32 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/brent_kung_adder_32.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:32 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/brent_kung_adder_32.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity brent_kung
# -- Compiling architecture rtl of brent_kung
# End time: 22:44:32 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:32 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 22:44:32 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/testbench_org.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:32 on Nov 09,2023
# vcom -reportprogress 300 -93 -work work E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 4/Assignment-4/MAC with Dadda Reduction Scheme/testbench_org.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 22:44:32 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 22:44:32 on Nov 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading ieee.numeric_std(body)
# Loading work.mac_32(a1)
# Loading work.andgate(trivial)
# Loading work.ha(trivial)
# Loading work.xorgate(trivial)
# Loading work.fa(trivial)
# Loading work.cin_map_g(trivial)
# Loading work.brent_kung(rtl)
# Loading work.abcgate(trivial)
# ** Warning: Design size of 16864 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: satvi  Hostname: MSI  ProcessID: 28288
#           Attempting to use alternate WLF file "./wlftratmnm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftratmnm
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 140 ns  Iteration: 0  Instance: /testbench
# End time: 22:44:48 on Nov 09,2023, Elapsed time: 0:00:16
# Errors: 0, Warnings: 3
