Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 21 17:29:53 2025
| Host         : DESKTOP-0NF6N2J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AES_WRAPPER_control_sets_placed.rpt
| Design       : AES_WRAPPER
| Device       : xczu7ev
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             395 |          139 |
| No           | No                    | Yes                    |             148 |           66 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1039 |          302 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+--------------------------------------+-------------------+------------------+----------------+
|                  Clock Signal                  |             Enable Signal            |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------------------+--------------------------------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG                                 | p_0_in                               | rst_n_IBUF_inst/O |                1 |              1 |
|  clk_IBUF_BUFG                                 | aes_enable_i_1_n_2                   | rst_n_IBUF_inst/O |                1 |              1 |
|  aes_inst/ADD_ROUND_TOP/done_reg_1[0]          |                                      |                   |                1 |              3 |
|  aes_inst/EXPANSION_TOP/current_state_reg[0]_0 |                                      |                   |                2 |              4 |
|  clk_IBUF_BUFG                                 | key_buf[5][7]_i_1_n_2                | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[14][7]_i_1_n_2               | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[1][7]_i_1_n_2                | rst_n_IBUF_inst/O |                7 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[10][7]_i_1_n_2               | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[4][7]_i_1_n_2                | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[7][7]_i_1_n_2                | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[15][7]_i_1_n_2               | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[8][7]_i_1_n_2                | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[11][7]_i_1_n_2               | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[13][7]_i_1_n_2               | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | key_buf                              | rst_n_IBUF_inst/O |                7 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[2][7]_i_1_n_2                | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[9][7]_i_1_n_2                | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[12][7]_i_1_n_2               | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[7][7]_i_1_n_2              | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[8][7]_i_1_n_2              | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[11][7]_i_1_n_2             | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[14][7]_i_1_n_2             | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[12][7]_i_1_n_2             | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[2][7]_i_1_n_2              | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[3][7]_i_1_n_2              | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf                            | rst_n_IBUF_inst/O |                7 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[10][7]_i_1_n_2             | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[13][7]_i_1_n_2             | rst_n_IBUF_inst/O |                6 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[15][7]_i_1_n_2             | rst_n_IBUF_inst/O |                4 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[1][7]_i_1_n_2              | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[5][7]_i_1_n_2              | rst_n_IBUF_inst/O |                3 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[4][7]_i_1_n_2              | rst_n_IBUF_inst/O |                8 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[6][7]_i_1_n_2              | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | plain_buf[9][7]_i_1_n_2              | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[3][7]_i_1_n_2                | rst_n_IBUF_inst/O |                5 |              8 |
|  clk_IBUF_BUFG                                 | key_buf[6][7]_i_1_n_2                | rst_n_IBUF_inst/O |                4 |              8 |
|  clk_IBUF_BUFG                                 | aes_inst/output_count                | rst_n_IBUF_inst/O |                9 |             13 |
|  clk_IBUF_BUFG                                 | aes_inst/add_round_en                | rst_n_IBUF_inst/O |               62 |            128 |
|  clk_IBUF_BUFG                                 | aes_inst/key_expansion_en            | rst_n_IBUF_inst/O |               50 |            128 |
|  clk_IBUF_BUFG                                 | aes_inst/mix_en                      | rst_n_IBUF_inst/O |               50 |            128 |
|  clk_IBUF_BUFG                                 | aes_inst/done                        | rst_n_IBUF_inst/O |               35 |            128 |
|  clk_IBUF_BUFG                                 | aes_inst/ADD_ROUND_TOP/done_reg_0[0] | rst_n_IBUF_inst/O |               48 |            128 |
|  n_1_1309_BUFG                                 |                                      |                   |               49 |            128 |
|  clk_IBUF_BUFG                                 | aes_inst/shift_en                    | rst_n_IBUF_inst/O |              121 |            128 |
|  clk_IBUF_BUFG                                 |                                      | rst_n_IBUF_inst/O |               66 |            148 |
|  n_0_1305_BUFG                                 |                                      |                   |               89 |            260 |
+------------------------------------------------+--------------------------------------+-------------------+------------------+----------------+


