Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 27 00:57:41 2023
| Host         : Abhi-Windows-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NonSeqCounter_4bit_control_sets_placed.rpt
| Design       : NonSeqCounter_4bit
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           20 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------+------------------------------+------------------+----------------+--------------+
|        Clock Signal       |      Enable Signal      |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-------------------------+------------------------------+------------------+----------------+--------------+
|  Sarray                   |                         | Sarray_reg[7][6]_i_1_n_0     |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG            |                         |                              |                2 |              2 |         1.00 |
|  CD0/CLK_MULTI            |                         |                              |                1 |              4 |         4.00 |
|  CD0/CLK_MULTI            |                         | In6/AN[7]_i_1_n_0            |                2 |              4 |         2.00 |
|  CD0/CLK_MULTI            |                         | In6/i_reg[3]                 |                1 |              4 |         4.00 |
|  Count__0                 |                         |                              |                1 |              4 |         4.00 |
|  CD0/CLK_MULTI            | In6/Segments[6]_i_1_n_0 |                              |                3 |              7 |         2.33 |
|  CD0/CLK_SLOW_reg_0       |                         |                              |                2 |             10 |         5.00 |
|  CLK_IBUF_BUFG            |                         | CD0/counter_multi[0]_i_1_n_0 |                4 |             14 |         3.50 |
|  Sarray_reg[4][6]_i_2_n_0 |                         | FSM_onehot_State_reg_n_0_[0] |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG            |                         | CD0/clear                    |                7 |             26 |         3.71 |
+---------------------------+-------------------------+------------------------------+------------------+----------------+--------------+


