// Seed: 3711280948
module module_0 (
    input tri id_0,
    input supply1 id_1
    , id_4,
    input supply1 id_2
);
  assign id_4 = id_4;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1
    , id_12,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    output tri0 id_5,
    input tri0 id_6
    , id_13,
    input supply0 id_7,
    input tri1 id_8,
    output wor id_9,
    input tri id_10
);
  wire id_14;
  assign id_9 = id_10 - -1 - id_6;
  assign id_0 = -1;
  wire id_15 = -1'b0;
  uwire [1 : -1] id_16 = -1;
  wand id_17 = -1'h0;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3
  );
  assign modCall_1.id_2 = 0;
  logic id_18;
  wire [(  ~  -1 'h0 )  <  -1 : 1] id_19 = id_17;
  logic [(  1  ) : -1  +  -1] id_20;
  ;
endmodule
