// Seed: 1931007408
module module_0 (
    output tri  id_0,
    input  wand id_1
);
  assign id_0 = id_1 == -id_1 ? id_1 : id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input supply0 id_2,
    inout wire id_3,
    input supply1 id_4,
    input wor id_5,
    output tri0 id_6
);
  always @(id_2) begin : LABEL_0
    id_0 <= !id_3;
  end
  supply0 id_8 = id_2;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  wire id_11;
endmodule
