[14:26:07.292] <TB1>     INFO: *** Welcome to pxar ***
[14:26:07.292] <TB1>     INFO: *** Today: 2016/05/27
[14:26:07.298] <TB1>     INFO: *** Version: b2a7-dirty
[14:26:07.298] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C15.dat
[14:26:07.299] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:26:07.299] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//defaultMaskFile.dat
[14:26:07.299] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters_C15.dat
[14:26:07.376] <TB1>     INFO:         clk: 4
[14:26:07.376] <TB1>     INFO:         ctr: 4
[14:26:07.376] <TB1>     INFO:         sda: 19
[14:26:07.376] <TB1>     INFO:         tin: 9
[14:26:07.376] <TB1>     INFO:         level: 15
[14:26:07.376] <TB1>     INFO:         triggerdelay: 0
[14:26:07.376] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:26:07.376] <TB1>     INFO: Log level: DEBUG
[14:26:07.387] <TB1>     INFO: Found DTB DTB_WRECOM
[14:26:07.396] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:26:07.399] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:26:07.402] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:26:08.960] <TB1>     INFO: DUT info: 
[14:26:08.960] <TB1>     INFO: The DUT currently contains the following objects:
[14:26:08.960] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:26:08.961] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:26:08.961] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:26:08.961] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:26:08.961] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:08.961] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:26:08.961] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:08.961] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:08.961] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:08.961] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:08.962] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:26:08.963] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:26:08.964] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:26:08.969] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30883840
[14:26:08.969] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1ff1f90
[14:26:08.969] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1f68770
[14:26:08.969] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f139dd94010
[14:26:08.969] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f13a3fff510
[14:26:08.969] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30949376 fPxarMemory = 0x7f139dd94010
[14:26:08.970] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[14:26:08.971] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[14:26:08.971] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[14:26:08.971] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:26:09.372] <TB1>     INFO: enter 'restricted' command line mode
[14:26:09.372] <TB1>     INFO: enter test to run
[14:26:09.372] <TB1>     INFO:   test: FPIXTest no parameter change
[14:26:09.372] <TB1>     INFO:   running: fpixtest
[14:26:09.373] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:26:09.376] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:26:09.376] <TB1>     INFO: ######################################################################
[14:26:09.376] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:26:09.376] <TB1>     INFO: ######################################################################
[14:26:09.379] <TB1>     INFO: ######################################################################
[14:26:09.379] <TB1>     INFO: PixTestPretest::doTest()
[14:26:09.379] <TB1>     INFO: ######################################################################
[14:26:09.383] <TB1>     INFO:    ----------------------------------------------------------------------
[14:26:09.384] <TB1>     INFO:    PixTestPretest::programROC() 
[14:26:09.384] <TB1>     INFO:    ----------------------------------------------------------------------
[14:26:27.402] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:26:27.402] <TB1>     INFO: IA differences per ROC:  17.7 18.5 18.5 18.5 16.1 16.9 18.5 20.1 17.7 18.5 20.1 19.3 16.9 16.9 17.7 17.7
[14:26:27.471] <TB1>     INFO:    ----------------------------------------------------------------------
[14:26:27.471] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:26:27.471] <TB1>     INFO:    ----------------------------------------------------------------------
[14:26:27.573] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[14:26:27.675] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.9688 mA
[14:26:27.775] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.5687 mA
[14:26:27.876] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 24.5687 mA
[14:26:27.977] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 23.7688 mA
[14:26:28.078] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  81 Ia 23.7688 mA
[14:26:28.179] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  82 Ia 24.5687 mA
[14:26:28.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  80 Ia 23.7688 mA
[14:26:28.382] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  81 Ia 23.7688 mA
[14:26:28.483] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  82 Ia 24.5687 mA
[14:26:28.585] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 23.7688 mA
[14:26:28.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  81 Ia 23.7688 mA
[14:26:28.786] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  82 Ia 23.7688 mA
[14:26:28.888] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.9688 mA
[14:26:28.988] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.5687 mA
[14:26:29.089] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  82 Ia 24.5687 mA
[14:26:29.189] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  80 Ia 24.5687 mA
[14:26:29.290] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.7688 mA
[14:26:29.391] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 23.7688 mA
[14:26:29.492] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 24.5687 mA
[14:26:29.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  78 Ia 23.7688 mA
[14:26:29.694] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  79 Ia 23.7688 mA
[14:26:29.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 24.5687 mA
[14:26:29.895] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  78 Ia 23.7688 mA
[14:26:29.996] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  79 Ia 23.7688 mA
[14:26:30.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.9688 mA
[14:26:30.199] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.5687 mA
[14:26:30.300] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  82 Ia 23.7688 mA
[14:26:30.400] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  83 Ia 24.5687 mA
[14:26:30.501] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  81 Ia 23.7688 mA
[14:26:30.602] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  82 Ia 24.5687 mA
[14:26:30.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  80 Ia 23.7688 mA
[14:26:30.804] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  81 Ia 23.7688 mA
[14:26:30.904] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  82 Ia 23.7688 mA
[14:26:31.005] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  83 Ia 24.5687 mA
[14:26:31.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  81 Ia 23.7688 mA
[14:26:31.206] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  82 Ia 23.7688 mA
[14:26:31.308] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[14:26:31.409] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.5687 mA
[14:26:31.509] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 23.7688 mA
[14:26:31.610] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  83 Ia 24.5687 mA
[14:26:31.711] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  81 Ia 23.7688 mA
[14:26:31.811] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  82 Ia 24.5687 mA
[14:26:31.912] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  80 Ia 22.9688 mA
[14:26:32.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  86 Ia 24.5687 mA
[14:26:32.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 23.7688 mA
[14:26:32.214] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 24.5687 mA
[14:26:32.315] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  83 Ia 24.5687 mA
[14:26:32.416] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  81 Ia 23.7688 mA
[14:26:32.517] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.3688 mA
[14:26:32.618] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  94 Ia 24.5687 mA
[14:26:32.719] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  92 Ia 23.7688 mA
[14:26:32.820] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  93 Ia 24.5687 mA
[14:26:32.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  91 Ia 23.7688 mA
[14:26:33.021] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  92 Ia 23.7688 mA
[14:26:33.122] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  93 Ia 24.5687 mA
[14:26:33.223] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  91 Ia 23.7688 mA
[14:26:33.323] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  92 Ia 24.5687 mA
[14:26:33.423] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  90 Ia 23.7688 mA
[14:26:33.524] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  91 Ia 23.7688 mA
[14:26:33.624] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  92 Ia 23.7688 mA
[14:26:33.725] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[14:26:33.826] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 23.7688 mA
[14:26:33.927] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  90 Ia 24.5687 mA
[14:26:34.027] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  88 Ia 23.7688 mA
[14:26:34.128] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  89 Ia 24.5687 mA
[14:26:34.229] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  87 Ia 24.5687 mA
[14:26:34.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  85 Ia 23.7688 mA
[14:26:34.430] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  86 Ia 23.7688 mA
[14:26:34.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  87 Ia 23.7688 mA
[14:26:34.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  88 Ia 23.7688 mA
[14:26:34.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  89 Ia 24.5687 mA
[14:26:34.834] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  87 Ia 23.7688 mA
[14:26:34.936] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.9688 mA
[14:26:35.036] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.5687 mA
[14:26:35.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  82 Ia 24.5687 mA
[14:26:35.238] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  80 Ia 23.7688 mA
[14:26:35.340] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  81 Ia 24.5687 mA
[14:26:35.440] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  79 Ia 22.9688 mA
[14:26:35.541] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  85 Ia 24.5687 mA
[14:26:35.642] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 24.5687 mA
[14:26:35.742] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  81 Ia 24.5687 mA
[14:26:35.843] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  79 Ia 22.9688 mA
[14:26:35.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  85 Ia 25.3687 mA
[14:26:36.044] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  78 Ia 22.9688 mA
[14:26:36.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.5687 mA
[14:26:36.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  76 Ia 23.7688 mA
[14:26:36.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  77 Ia 23.7688 mA
[14:26:36.448] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  78 Ia 23.7688 mA
[14:26:36.549] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  79 Ia 24.5687 mA
[14:26:36.650] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  77 Ia 23.7688 mA
[14:26:36.750] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 23.7688 mA
[14:26:36.852] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  79 Ia 24.5687 mA
[14:26:36.952] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  77 Ia 23.7688 mA
[14:26:37.054] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  78 Ia 23.7688 mA
[14:26:37.154] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  79 Ia 24.5687 mA
[14:26:37.255] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 23.7688 mA
[14:26:37.357] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1688 mA
[14:26:37.458] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 24.5687 mA
[14:26:37.559] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 24.5687 mA
[14:26:37.660] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  85 Ia 23.7688 mA
[14:26:37.761] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  86 Ia 24.5687 mA
[14:26:37.862] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 23.7688 mA
[14:26:37.963] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  85 Ia 24.5687 mA
[14:26:38.064] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  83 Ia 23.7688 mA
[14:26:38.164] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 23.7688 mA
[14:26:38.265] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 23.7688 mA
[14:26:38.366] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  86 Ia 24.5687 mA
[14:26:38.467] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  84 Ia 23.7688 mA
[14:26:38.568] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[14:26:38.669] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[14:26:38.770] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[14:26:38.871] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 23.7688 mA
[14:26:38.972] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  81 Ia 23.7688 mA
[14:26:39.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  82 Ia 24.5687 mA
[14:26:39.173] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 23.7688 mA
[14:26:39.274] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 24.5687 mA
[14:26:39.374] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  79 Ia 22.9688 mA
[14:26:39.475] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 24.5687 mA
[14:26:39.576] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 24.5687 mA
[14:26:39.677] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  81 Ia 24.5687 mA
[14:26:39.778] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.5687 mA
[14:26:39.879] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  76 Ia 24.5687 mA
[14:26:39.980] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  74 Ia 23.7688 mA
[14:26:40.081] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  75 Ia 24.5687 mA
[14:26:40.182] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  73 Ia 23.7688 mA
[14:26:40.283] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  74 Ia 23.7688 mA
[14:26:40.384] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  75 Ia 24.5687 mA
[14:26:40.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  73 Ia 23.7688 mA
[14:26:40.586] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  74 Ia 23.7688 mA
[14:26:40.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  75 Ia 24.5687 mA
[14:26:40.787] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  73 Ia 23.7688 mA
[14:26:40.888] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  74 Ia 23.7688 mA
[14:26:40.989] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7688 mA
[14:26:41.090] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.7688 mA
[14:26:41.191] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.5687 mA
[14:26:41.291] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 23.7688 mA
[14:26:41.392] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.7688 mA
[14:26:41.493] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 24.5687 mA
[14:26:41.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 23.7688 mA
[14:26:41.694] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  79 Ia 23.7688 mA
[14:26:41.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  80 Ia 23.7688 mA
[14:26:41.895] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  81 Ia 24.5687 mA
[14:26:41.996] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  79 Ia 23.7688 mA
[14:26:42.097] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  80 Ia 24.5687 mA
[14:26:42.198] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.3688 mA
[14:26:42.300] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  94 Ia 24.5687 mA
[14:26:42.400] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  92 Ia 24.5687 mA
[14:26:42.501] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  90 Ia 24.5687 mA
[14:26:42.602] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  88 Ia 23.7688 mA
[14:26:42.703] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  89 Ia 23.7688 mA
[14:26:42.803] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  90 Ia 24.5687 mA
[14:26:42.904] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  88 Ia 23.7688 mA
[14:26:43.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  89 Ia 24.5687 mA
[14:26:43.106] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  87 Ia 23.7688 mA
[14:26:43.206] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  88 Ia 23.7688 mA
[14:26:43.308] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  89 Ia 23.7688 mA
[14:26:43.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.3688 mA
[14:26:43.510] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  94 Ia 25.3687 mA
[14:26:43.610] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  87 Ia 24.5687 mA
[14:26:43.711] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 23.7688 mA
[14:26:43.812] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  86 Ia 23.7688 mA
[14:26:43.913] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  87 Ia 24.5687 mA
[14:26:44.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  85 Ia 23.7688 mA
[14:26:44.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  86 Ia 23.7688 mA
[14:26:44.215] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  87 Ia 24.5687 mA
[14:26:44.315] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 23.7688 mA
[14:26:44.416] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  86 Ia 23.7688 mA
[14:26:44.516] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  87 Ia 23.7688 mA
[14:26:44.618] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.1688 mA
[14:26:44.719] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.5687 mA
[14:26:44.820] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 23.7688 mA
[14:26:44.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  88 Ia 23.7688 mA
[14:26:45.021] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  89 Ia 24.5687 mA
[14:26:45.122] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  87 Ia 24.5687 mA
[14:26:45.223] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  85 Ia 23.7688 mA
[14:26:45.323] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  86 Ia 23.7688 mA
[14:26:45.424] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  87 Ia 24.5687 mA
[14:26:45.525] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 23.7688 mA
[14:26:45.627] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  86 Ia 23.7688 mA
[14:26:45.727] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  87 Ia 24.5687 mA
[14:26:45.829] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9688 mA
[14:26:45.930] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 24.5687 mA
[14:26:46.036] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  82 Ia 23.7688 mA
[14:26:46.137] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  83 Ia 23.7688 mA
[14:26:46.239] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  84 Ia 24.5687 mA
[14:26:46.340] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  82 Ia 23.7688 mA
[14:26:46.440] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 24.5687 mA
[14:26:46.542] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  81 Ia 23.7688 mA
[14:26:46.642] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  82 Ia 23.7688 mA
[14:26:46.743] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  83 Ia 23.7688 mA
[14:26:46.843] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  84 Ia 24.5687 mA
[14:26:46.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  82 Ia 23.7688 mA
[14:26:46.975] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[14:26:46.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[14:26:46.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  82
[14:26:46.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  81
[14:26:46.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  92
[14:26:46.977] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  87
[14:26:46.978] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[14:26:46.978] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[14:26:46.978] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[14:26:46.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  81
[14:26:46.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  74
[14:26:46.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[14:26:46.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  89
[14:26:46.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  87
[14:26:46.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  87
[14:26:46.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[14:26:48.805] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[14:26:48.805] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3  20.1  19.3  19.3  20.1  19.3
[14:26:48.838] <TB1>     INFO:    ----------------------------------------------------------------------
[14:26:48.838] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:26:48.838] <TB1>     INFO:    ----------------------------------------------------------------------
[14:26:48.973] <TB1>     INFO: Expecting 231680 events.
[14:26:57.071] <TB1>     INFO: 231680 events read in total (7380ms).
[14:26:57.231] <TB1>     INFO: Test took 8391ms.
[14:26:57.432] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:26:57.436] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 108 and Delta(CalDel) = 60
[14:26:57.439] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 78 and Delta(CalDel) = 62
[14:26:57.443] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 90 and Delta(CalDel) = 61
[14:26:57.446] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 61
[14:26:57.450] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 58
[14:26:57.453] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 77 and Delta(CalDel) = 60
[14:26:57.457] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:26:57.460] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:26:57.464] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 60
[14:26:57.468] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 74 and Delta(CalDel) = 62
[14:26:57.471] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 86 and Delta(CalDel) = 62
[14:26:57.475] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 59
[14:26:57.479] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 73 and Delta(CalDel) = 64
[14:26:57.483] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 76 and Delta(CalDel) = 56
[14:26:57.486] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 63
[14:26:57.529] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:26:57.561] <TB1>     INFO:    ----------------------------------------------------------------------
[14:26:57.561] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:26:57.561] <TB1>     INFO:    ----------------------------------------------------------------------
[14:26:57.698] <TB1>     INFO: Expecting 231680 events.
[14:27:05.796] <TB1>     INFO: 231680 events read in total (7383ms).
[14:27:05.801] <TB1>     INFO: Test took 8235ms.
[14:27:05.825] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30.5
[14:27:06.136] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 29.5
[14:27:06.140] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 31
[14:27:06.144] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[14:27:06.147] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 29.5
[14:27:06.151] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[14:27:06.155] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 29.5
[14:27:06.159] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[14:27:06.163] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30
[14:27:06.166] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[14:27:06.170] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[14:27:06.175] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[14:27:06.179] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[14:27:06.182] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 166 +/- 31.5
[14:27:06.186] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 28.5
[14:27:06.189] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[14:27:06.224] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:27:06.224] <TB1>     INFO: CalDel:      123   113   157   137   138   130   138   132   140   131   147   138   130   166   133   137
[14:27:06.224] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:27:06.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C0.dat
[14:27:06.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C1.dat
[14:27:06.229] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C2.dat
[14:27:06.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C3.dat
[14:27:06.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C4.dat
[14:27:06.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C5.dat
[14:27:06.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C6.dat
[14:27:06.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C7.dat
[14:27:06.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C8.dat
[14:27:06.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C9.dat
[14:27:06.230] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C10.dat
[14:27:06.231] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C11.dat
[14:27:06.231] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C12.dat
[14:27:06.231] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C13.dat
[14:27:06.231] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C14.dat
[14:27:06.231] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C15.dat
[14:27:06.231] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:27:06.231] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:27:06.231] <TB1>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[14:27:06.231] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:27:06.316] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:27:06.316] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:27:06.316] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:27:06.316] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:27:06.319] <TB1>     INFO: ######################################################################
[14:27:06.319] <TB1>     INFO: PixTestTiming::doTest()
[14:27:06.319] <TB1>     INFO: ######################################################################
[14:27:06.319] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:06.319] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:27:06.319] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:06.319] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:27:08.588] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:27:10.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:27:13.135] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:27:15.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:27:17.681] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:27:19.955] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:27:22.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:27:24.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:27:26.779] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:27:29.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:27:31.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:27:33.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:27:35.874] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:27:38.149] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:27:40.422] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:27:42.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:27:44.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:27:45.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:27:47.256] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:27:48.776] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:27:50.296] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:27:51.815] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:27:53.336] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:27:54.857] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:27:56.942] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:28:00.344] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:28:03.747] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:28:07.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:28:10.547] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:28:13.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:28:17.349] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:28:20.750] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:28:24.715] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:28:26.235] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:28:27.756] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:28:29.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:28:30.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:28:32.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:28:33.837] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:28:35.357] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:28:38.951] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:28:41.224] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:28:43.498] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:28:45.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:28:48.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:28:50.325] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:28:52.598] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:28:54.871] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:28:56.581] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:28:58.856] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:29:01.129] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:29:03.409] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:29:05.683] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:29:07.960] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:29:10.233] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:29:12.513] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:29:14.221] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:29:16.494] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:29:18.767] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:29:21.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:29:23.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:29:25.587] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:29:27.860] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:29:30.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:29:32.782] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:29:35.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:29:37.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:29:39.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:29:41.875] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:29:44.149] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:29:46.421] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:29:48.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:29:50.215] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:29:51.734] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:29:53.253] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:29:54.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:29:56.294] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:29:57.813] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:29:59.334] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:30:00.853] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:30:03.966] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:30:05.486] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:30:07.006] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:30:08.525] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:30:10.046] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:30:11.566] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:30:13.087] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:30:14.607] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:30:16.128] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:30:17.650] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:30:19.171] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:30:20.692] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:30:22.212] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:30:23.733] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:30:25.255] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:30:26.776] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:30:28.297] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:30:29.819] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:30:31.339] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:30:32.859] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:30:34.380] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:30:35.901] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:30:37.422] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:30:38.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:30:40.651] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:30:42.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:30:45.199] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:30:47.472] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:30:49.746] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:30:52.019] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:30:54.304] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:30:56.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:30:58.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:31:01.124] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:31:03.399] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:31:05.672] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:31:07.947] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:31:10.220] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:31:12.494] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:31:14.768] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:31:16.476] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:31:18.749] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:31:21.022] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:31:23.301] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:31:25.574] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:31:27.847] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:31:30.120] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:31:32.778] <TB1>     INFO: TBM Phase Settings: 208
[14:31:32.778] <TB1>     INFO: 400MHz Phase: 4
[14:31:32.779] <TB1>     INFO: 160MHz Phase: 6
[14:31:32.779] <TB1>     INFO: Functional Phase Area: 4
[14:31:32.781] <TB1>     INFO: Test took 266462 ms.
[14:31:32.781] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:31:32.781] <TB1>     INFO:    ----------------------------------------------------------------------
[14:31:32.781] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:31:32.781] <TB1>     INFO:    ----------------------------------------------------------------------
[14:31:32.782] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:31:35.991] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:31:37.511] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:31:39.031] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:31:40.552] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:31:42.072] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:31:43.592] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:31:45.113] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:31:50.205] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:31:53.983] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:31:55.503] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:31:57.023] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:31:58.543] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:32:00.064] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:32:01.583] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:32:03.105] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:32:08.009] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:32:11.784] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:32:14.058] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:32:16.331] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:32:18.606] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:32:20.880] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:32:23.153] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:32:24.673] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:32:29.012] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:32:32.600] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:32:34.874] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:32:37.147] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:32:39.421] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:32:41.694] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:32:43.968] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:32:45.488] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:32:49.641] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:32:53.417] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:32:55.691] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:32:57.964] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:33:00.237] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:33:02.510] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:33:04.785] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:33:06.305] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:33:11.397] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:33:14.985] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:33:17.259] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:33:19.532] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:33:21.809] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:33:24.083] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:33:26.356] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:33:27.876] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:33:32.780] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:33:36.371] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:33:38.644] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:33:40.918] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:33:43.191] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:33:45.465] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:33:47.738] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:33:49.258] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:33:53.222] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:33:56.810] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:33:58.330] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:33:59.851] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:34:01.371] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:34:02.891] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:34:04.415] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:34:05.935] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:34:11.410] <TB1>     INFO: ROC Delay Settings: 227
[14:34:11.411] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:34:11.411] <TB1>     INFO: ROC Port 0 Delay: 3
[14:34:11.411] <TB1>     INFO: ROC Port 1 Delay: 4
[14:34:11.411] <TB1>     INFO: Functional ROC Area: 5
[14:34:11.415] <TB1>     INFO: Test took 158634 ms.
[14:34:11.415] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:34:11.415] <TB1>     INFO:    ----------------------------------------------------------------------
[14:34:11.415] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:34:11.415] <TB1>     INFO:    ----------------------------------------------------------------------
[14:34:12.554] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 41e9 41e9 41e9 41e9 41e9 41e9 41e9 41e9 e062 c000 a101 80b1 41e8 41e8 41e8 41e8 41e8 41e9 41eb 41eb e062 c000 
[14:34:12.554] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 41e9 41e9 41e9 41e9 41e9 41e9 41e9 41e9 e022 c000 a102 80c0 41e8 41e8 41e8 41e8 41e8 41e8 41e9 41e9 e022 c000 
[14:34:12.554] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 41e8 41e8 41e8 41e8 41e8 41e8 41e8 41e8 e022 c000 a103 8000 41e9 41e9 41e9 41e9 41e9 41e9 41e9 41e9 e022 c000 
[14:34:12.554] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:34:26.938] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:26.938] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:34:41.243] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:41.243] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:34:55.476] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:55.476] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:35:09.614] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:09.614] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:35:23.688] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:23.688] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:35:37.803] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:37.804] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:35:51.890] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:51.890] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:36:06.117] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:06.117] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:36:20.218] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:20.218] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:36:34.335] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:34.715] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:34.728] <TB1>     INFO: Decoding statistics:
[14:36:34.728] <TB1>     INFO:   General information:
[14:36:34.728] <TB1>     INFO: 	 16bit words read:         240000000
[14:36:34.728] <TB1>     INFO: 	 valid events total:       20000000
[14:36:34.728] <TB1>     INFO: 	 empty events:             20000000
[14:36:34.728] <TB1>     INFO: 	 valid events with pixels: 0
[14:36:34.728] <TB1>     INFO: 	 valid pixel hits:         0
[14:36:34.728] <TB1>     INFO:   Event errors: 	           0
[14:36:34.728] <TB1>     INFO: 	 start marker:             0
[14:36:34.728] <TB1>     INFO: 	 stop marker:              0
[14:36:34.728] <TB1>     INFO: 	 overflow:                 0
[14:36:34.728] <TB1>     INFO: 	 invalid 5bit words:       0
[14:36:34.728] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:36:34.728] <TB1>     INFO:   TBM errors: 		           0
[14:36:34.728] <TB1>     INFO: 	 flawed TBM headers:       0
[14:36:34.728] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:36:34.728] <TB1>     INFO: 	 event ID mismatches:      0
[14:36:34.728] <TB1>     INFO:   ROC errors: 		           0
[14:36:34.728] <TB1>     INFO: 	 missing ROC header(s):    0
[14:36:34.728] <TB1>     INFO: 	 misplaced readback start: 0
[14:36:34.728] <TB1>     INFO:   Pixel decoding errors:	   0
[14:36:34.728] <TB1>     INFO: 	 pixel data incomplete:    0
[14:36:34.728] <TB1>     INFO: 	 pixel address:            0
[14:36:34.728] <TB1>     INFO: 	 pulse height fill bit:    0
[14:36:34.728] <TB1>     INFO: 	 buffer corruption:        0
[14:36:34.728] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:34.728] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:36:34.728] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:34.728] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:34.728] <TB1>     INFO:    Read back bit status: 1
[14:36:34.728] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:34.728] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:34.728] <TB1>     INFO:    Timings are good!
[14:36:34.728] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:34.728] <TB1>     INFO: Test took 143313 ms.
[14:36:34.728] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:36:34.728] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:36:34.729] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:36:34.729] <TB1>     INFO: PixTestTiming::doTest took 568413 ms.
[14:36:34.729] <TB1>     INFO: PixTestTiming::doTest() done
[14:36:34.729] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:36:34.729] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:36:34.729] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:36:34.729] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:36:34.729] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:36:34.730] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:36:34.730] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:36:35.082] <TB1>     INFO: ######################################################################
[14:36:35.082] <TB1>     INFO: PixTestAlive::doTest()
[14:36:35.082] <TB1>     INFO: ######################################################################
[14:36:35.086] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:35.086] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:36:35.086] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:35.087] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:36:35.435] <TB1>     INFO: Expecting 41600 events.
[14:36:39.518] <TB1>     INFO: 41600 events read in total (3368ms).
[14:36:39.519] <TB1>     INFO: Test took 4432ms.
[14:36:39.527] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:39.527] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:36:39.527] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:36:39.904] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:36:39.904] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    2    0    0    0    0    0    0    0
[14:36:39.904] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    2    0    0    0    0    0    0    0
[14:36:39.906] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:39.907] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:36:39.907] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:39.908] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:36:40.258] <TB1>     INFO: Expecting 41600 events.
[14:36:43.236] <TB1>     INFO: 41600 events read in total (2262ms).
[14:36:43.237] <TB1>     INFO: Test took 3329ms.
[14:36:43.237] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:43.237] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:36:43.237] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:36:43.237] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:36:43.644] <TB1>     INFO: PixTestAlive::maskTest() done
[14:36:43.644] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:36:43.647] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:43.647] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:36:43.647] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:43.649] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:36:43.992] <TB1>     INFO: Expecting 41600 events.
[14:36:48.076] <TB1>     INFO: 41600 events read in total (3369ms).
[14:36:48.076] <TB1>     INFO: Test took 4427ms.
[14:36:48.084] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:48.084] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:36:48.084] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:36:48.459] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:36:48.459] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:36:48.459] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:36:48.459] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:36:48.468] <TB1>     INFO: ######################################################################
[14:36:48.468] <TB1>     INFO: PixTestTrim::doTest()
[14:36:48.468] <TB1>     INFO: ######################################################################
[14:36:48.470] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:48.470] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:36:48.470] <TB1>     INFO:    ----------------------------------------------------------------------
[14:36:48.547] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:36:48.547] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:36:48.569] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:48.569] <TB1>     INFO:     run 1 of 1
[14:36:48.570] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:48.913] <TB1>     INFO: Expecting 5025280 events.
[14:37:33.995] <TB1>     INFO: 1382912 events read in total (44367ms).
[14:38:18.063] <TB1>     INFO: 2751048 events read in total (88435ms).
[14:39:02.191] <TB1>     INFO: 4129792 events read in total (132563ms).
[14:39:30.846] <TB1>     INFO: 5025280 events read in total (161218ms).
[14:39:30.888] <TB1>     INFO: Test took 162318ms.
[14:39:30.949] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:31.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:32.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:33.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:35.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:36.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:37.920] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:39.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:40.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:41.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:43.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:44.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:46.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:47.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:48.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:49.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:51.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:52.667] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302669824
[14:39:52.671] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.058 minThrLimit = 104.968 minThrNLimit = 130.31 -> result = 105.058 -> 105
[14:39:52.671] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.329 minThrLimit = 102.271 minThrNLimit = 130.185 -> result = 102.329 -> 102
[14:39:52.672] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.1042 minThrLimit = 76.0703 minThrNLimit = 103.115 -> result = 76.1042 -> 76
[14:39:52.672] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8865 minThrLimit = 89.8749 minThrNLimit = 117.126 -> result = 89.8865 -> 89
[14:39:52.673] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1716 minThrLimit = 86.1196 minThrNLimit = 111.456 -> result = 86.1716 -> 86
[14:39:52.673] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3482 minThrLimit = 88.2482 minThrNLimit = 112.562 -> result = 88.3482 -> 88
[14:39:52.673] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.0709 minThrLimit = 82.0629 minThrNLimit = 106.597 -> result = 82.0709 -> 82
[14:39:52.674] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2809 minThrLimit = 96.2678 minThrNLimit = 120.607 -> result = 96.2809 -> 96
[14:39:52.674] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.741 minThrLimit = 86.7117 minThrNLimit = 114.289 -> result = 86.741 -> 86
[14:39:52.675] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.635 minThrLimit = 102.579 minThrNLimit = 127.808 -> result = 102.635 -> 102
[14:39:52.675] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2881 minThrLimit = 84.2466 minThrNLimit = 110.718 -> result = 84.2881 -> 84
[14:39:52.675] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.7143 minThrLimit = 82.7066 minThrNLimit = 110.385 -> result = 82.7143 -> 82
[14:39:52.676] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.789 minThrLimit = 91.731 minThrNLimit = 117.027 -> result = 91.789 -> 91
[14:39:52.676] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.3129 minThrLimit = 84.2499 minThrNLimit = 101.537 -> result = 84.3129 -> 84
[14:39:52.677] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5876 minThrLimit = 88.5492 minThrNLimit = 113.115 -> result = 88.5876 -> 88
[14:39:52.677] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2488 minThrLimit = 95.2314 minThrNLimit = 116.17 -> result = 95.2488 -> 95
[14:39:52.677] <TB1>     INFO: ROC 0 VthrComp = 105
[14:39:52.677] <TB1>     INFO: ROC 1 VthrComp = 102
[14:39:52.677] <TB1>     INFO: ROC 2 VthrComp = 76
[14:39:52.677] <TB1>     INFO: ROC 3 VthrComp = 89
[14:39:52.677] <TB1>     INFO: ROC 4 VthrComp = 86
[14:39:52.678] <TB1>     INFO: ROC 5 VthrComp = 88
[14:39:52.678] <TB1>     INFO: ROC 6 VthrComp = 82
[14:39:52.678] <TB1>     INFO: ROC 7 VthrComp = 96
[14:39:52.678] <TB1>     INFO: ROC 8 VthrComp = 86
[14:39:52.678] <TB1>     INFO: ROC 9 VthrComp = 102
[14:39:52.678] <TB1>     INFO: ROC 10 VthrComp = 84
[14:39:52.678] <TB1>     INFO: ROC 11 VthrComp = 82
[14:39:52.678] <TB1>     INFO: ROC 12 VthrComp = 91
[14:39:52.679] <TB1>     INFO: ROC 13 VthrComp = 84
[14:39:52.679] <TB1>     INFO: ROC 14 VthrComp = 88
[14:39:52.679] <TB1>     INFO: ROC 15 VthrComp = 95
[14:39:52.679] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:39:52.679] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:39:52.696] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:52.696] <TB1>     INFO:     run 1 of 1
[14:39:52.696] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:53.041] <TB1>     INFO: Expecting 5025280 events.
[14:40:29.879] <TB1>     INFO: 883536 events read in total (36118ms).
[14:41:05.074] <TB1>     INFO: 1764704 events read in total (71313ms).
[14:41:40.288] <TB1>     INFO: 2645352 events read in total (106527ms).
[14:42:15.353] <TB1>     INFO: 3518176 events read in total (141592ms).
[14:42:50.441] <TB1>     INFO: 4387064 events read in total (176680ms).
[14:43:16.137] <TB1>     INFO: 5025280 events read in total (202376ms).
[14:43:16.214] <TB1>     INFO: Test took 203519ms.
[14:43:16.391] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:16.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:18.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:19.905] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:21.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:23.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:24.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:26.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:27.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:29.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:30.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:32.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:34.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:35.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:37.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:38.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:40.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:41.876] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254406656
[14:43:41.881] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.6055 for pixel 31/7 mean/min/max = 45.5449/34.2077/56.882
[14:43:41.881] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.2651 for pixel 0/12 mean/min/max = 44.1208/31.9184/56.3233
[14:43:41.882] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.9315 for pixel 2/10 mean/min/max = 45.8003/34.6617/56.939
[14:43:41.882] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.8909 for pixel 0/33 mean/min/max = 44.9204/34.6765/55.1642
[14:43:41.882] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.3454 for pixel 13/2 mean/min/max = 45.466/31.5741/59.3578
[14:43:41.883] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.573 for pixel 18/69 mean/min/max = 45.3427/33.9719/56.7135
[14:43:41.883] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.6433 for pixel 0/13 mean/min/max = 42.8605/31.8909/53.8301
[14:43:41.883] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.1956 for pixel 0/29 mean/min/max = 44.7382/32.0994/57.3771
[14:43:41.884] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.9405 for pixel 1/8 mean/min/max = 43.8661/32.3973/55.3349
[14:43:41.884] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.9654 for pixel 18/0 mean/min/max = 44.1855/32.3435/56.0276
[14:43:41.884] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.0805 for pixel 31/79 mean/min/max = 43.5176/32.4835/54.5518
[14:43:41.885] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.8375 for pixel 0/1 mean/min/max = 43.5381/32.1641/54.912
[14:43:41.885] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.3616 for pixel 50/2 mean/min/max = 45.0501/33.7052/56.3951
[14:43:41.885] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.2384 for pixel 51/71 mean/min/max = 43.9739/32.4629/55.4849
[14:43:41.886] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.8138 for pixel 0/1 mean/min/max = 45.3142/33.7112/56.9172
[14:43:41.886] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.9517 for pixel 8/3 mean/min/max = 46.275/32.4618/60.0882
[14:43:41.886] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:42.018] <TB1>     INFO: Expecting 411648 events.
[14:43:49.483] <TB1>     INFO: 411648 events read in total (6749ms).
[14:43:49.491] <TB1>     INFO: Expecting 411648 events.
[14:43:57.156] <TB1>     INFO: 411648 events read in total (6998ms).
[14:43:57.166] <TB1>     INFO: Expecting 411648 events.
[14:44:04.842] <TB1>     INFO: 411648 events read in total (7016ms).
[14:44:04.854] <TB1>     INFO: Expecting 411648 events.
[14:44:12.737] <TB1>     INFO: 411648 events read in total (7222ms).
[14:44:12.753] <TB1>     INFO: Expecting 411648 events.
[14:44:20.755] <TB1>     INFO: 411648 events read in total (7348ms).
[14:44:20.775] <TB1>     INFO: Expecting 411648 events.
[14:44:28.337] <TB1>     INFO: 411648 events read in total (6913ms).
[14:44:28.357] <TB1>     INFO: Expecting 411648 events.
[14:44:35.926] <TB1>     INFO: 411648 events read in total (6919ms).
[14:44:35.947] <TB1>     INFO: Expecting 411648 events.
[14:44:43.530] <TB1>     INFO: 411648 events read in total (6929ms).
[14:44:43.553] <TB1>     INFO: Expecting 411648 events.
[14:44:51.228] <TB1>     INFO: 411648 events read in total (7022ms).
[14:44:51.255] <TB1>     INFO: Expecting 411648 events.
[14:44:58.906] <TB1>     INFO: 411648 events read in total (7011ms).
[14:44:58.936] <TB1>     INFO: Expecting 411648 events.
[14:45:06.582] <TB1>     INFO: 411648 events read in total (7007ms).
[14:45:06.613] <TB1>     INFO: Expecting 411648 events.
[14:45:14.244] <TB1>     INFO: 411648 events read in total (6992ms).
[14:45:14.277] <TB1>     INFO: Expecting 411648 events.
[14:45:21.951] <TB1>     INFO: 411648 events read in total (7033ms).
[14:45:21.988] <TB1>     INFO: Expecting 411648 events.
[14:45:29.593] <TB1>     INFO: 411648 events read in total (6975ms).
[14:45:29.630] <TB1>     INFO: Expecting 411648 events.
[14:45:37.239] <TB1>     INFO: 411648 events read in total (6969ms).
[14:45:37.280] <TB1>     INFO: Expecting 411648 events.
[14:45:44.914] <TB1>     INFO: 411648 events read in total (6999ms).
[14:45:44.959] <TB1>     INFO: Test took 123073ms.
[14:45:45.465] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0161 < 35 for itrim = 98; old thr = 34.7167 ... break
[14:45:45.499] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3638 < 35 for itrim+1 = 98; old thr = 34.9458 ... break
[14:45:45.544] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5501 < 35 for itrim+1 = 108; old thr = 34.7936 ... break
[14:45:45.580] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6993 < 35 for itrim+1 = 100; old thr = 34.7711 ... break
[14:45:45.625] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4205 < 35 for itrim = 115; old thr = 34.4718 ... break
[14:45:45.667] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0543 < 35 for itrim = 111; old thr = 34.8164 ... break
[14:45:45.701] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0094 < 35 for itrim = 86; old thr = 32.9458 ... break
[14:45:45.730] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5249 < 35 for itrim = 95; old thr = 34.24 ... break
[14:45:45.776] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4458 < 35 for itrim = 102; old thr = 34.2342 ... break
[14:45:45.818] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1654 < 35 for itrim = 102; old thr = 34.628 ... break
[14:45:45.857] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0607 < 35 for itrim = 92; old thr = 34.4636 ... break
[14:45:45.895] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5408 < 35 for itrim = 92; old thr = 34.3068 ... break
[14:45:45.939] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3965 < 35 for itrim+1 = 102; old thr = 34.7603 ... break
[14:45:45.965] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4538 < 35 for itrim = 84; old thr = 34.3682 ... break
[14:45:45.996] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4914 < 35 for itrim+1 = 92; old thr = 34.5153 ... break
[14:45:46.029] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1505 < 35 for itrim = 117; old thr = 33.8927 ... break
[14:45:46.106] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:45:46.116] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:45:46.116] <TB1>     INFO:     run 1 of 1
[14:45:46.116] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:46.464] <TB1>     INFO: Expecting 5025280 events.
[14:46:22.301] <TB1>     INFO: 871440 events read in total (35122ms).
[14:46:57.216] <TB1>     INFO: 1740744 events read in total (70037ms).
[14:47:32.362] <TB1>     INFO: 2609832 events read in total (105183ms).
[14:48:07.247] <TB1>     INFO: 3470016 events read in total (140068ms).
[14:48:42.118] <TB1>     INFO: 4326584 events read in total (174939ms).
[14:49:10.528] <TB1>     INFO: 5025280 events read in total (203349ms).
[14:49:10.600] <TB1>     INFO: Test took 204485ms.
[14:49:10.782] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:11.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:12.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:14.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:15.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:17.287] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:18.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:20.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:21.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:23.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:25.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:26.745] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:28.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:29.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:31.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:33.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:34.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:36.324] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255926272
[14:49:36.327] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.732489 .. 73.088467
[14:49:36.402] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 83 (-1/-1) hits flags = 528 (plus default)
[14:49:36.413] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:49:36.413] <TB1>     INFO:     run 1 of 1
[14:49:36.413] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:36.757] <TB1>     INFO: Expecting 2562560 events.
[14:50:15.741] <TB1>     INFO: 975704 events read in total (38270ms).
[14:50:52.673] <TB1>     INFO: 1946768 events read in total (75203ms).
[14:51:15.965] <TB1>     INFO: 2562560 events read in total (98496ms).
[14:51:16.003] <TB1>     INFO: Test took 99592ms.
[14:51:16.082] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:16.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:17.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:18.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:19.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:21.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:22.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:23.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:24.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:25.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:27.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:28.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:29.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:30.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:31.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:33.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:34.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:35.398] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412991488
[14:51:35.480] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.873794 .. 58.102172
[14:51:35.555] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 68 (-1/-1) hits flags = 528 (plus default)
[14:51:35.566] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:51:35.566] <TB1>     INFO:     run 1 of 1
[14:51:35.566] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:35.911] <TB1>     INFO: Expecting 2030080 events.
[14:52:14.671] <TB1>     INFO: 1031488 events read in total (38046ms).
[14:52:51.868] <TB1>     INFO: 2030080 events read in total (75243ms).
[14:52:51.901] <TB1>     INFO: Test took 76336ms.
[14:52:51.957] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:52.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:53.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:54.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:55.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:56.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:57.482] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:58.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:59.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:00.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:01.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:02.896] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:04.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:05.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:06.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:07.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:08.324] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:09.399] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 419143680
[14:53:09.483] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.163628 .. 49.165923
[14:53:09.562] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:53:09.572] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:09.572] <TB1>     INFO:     run 1 of 1
[14:53:09.572] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:09.919] <TB1>     INFO: Expecting 1564160 events.
[14:53:48.754] <TB1>     INFO: 1056032 events read in total (38120ms).
[14:54:07.316] <TB1>     INFO: 1564160 events read in total (56683ms).
[14:54:07.340] <TB1>     INFO: Test took 57769ms.
[14:54:07.385] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:07.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:08.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:09.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:10.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:11.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:12.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:13.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:14.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:16.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:17.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:18.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:19.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:20.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:21.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:22.271] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:23.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:24.361] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424968192
[14:54:24.444] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.563253 .. 49.165923
[14:54:24.521] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:54:24.531] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:54:24.531] <TB1>     INFO:     run 1 of 1
[14:54:24.531] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:24.876] <TB1>     INFO: Expecting 1530880 events.
[14:55:05.597] <TB1>     INFO: 1047984 events read in total (40007ms).
[14:55:23.767] <TB1>     INFO: 1530880 events read in total (58177ms).
[14:55:23.782] <TB1>     INFO: Test took 59252ms.
[14:55:23.825] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:23.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:24.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:25.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:26.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:27.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:28.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:29.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:30.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:31.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:32.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:33.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:34.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:35.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:36.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:37.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:38.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:39.906] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425189376
[14:55:39.990] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:55:39.991] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:55:40.002] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:55:40.002] <TB1>     INFO:     run 1 of 1
[14:55:40.002] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:40.345] <TB1>     INFO: Expecting 1364480 events.
[14:56:19.501] <TB1>     INFO: 1075280 events read in total (38441ms).
[14:56:30.306] <TB1>     INFO: 1364480 events read in total (49246ms).
[14:56:30.320] <TB1>     INFO: Test took 50318ms.
[14:56:30.354] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:30.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:31.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:32.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:33.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:34.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:35.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:36.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:37.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:38.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:39.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:40.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:41.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:42.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:43.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:43.993] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:44.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:46.050] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425189376
[14:56:46.083] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C0.dat
[14:56:46.083] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C1.dat
[14:56:46.083] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C2.dat
[14:56:46.084] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C3.dat
[14:56:46.084] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C4.dat
[14:56:46.084] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C5.dat
[14:56:46.084] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C6.dat
[14:56:46.084] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C7.dat
[14:56:46.084] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C8.dat
[14:56:46.084] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C9.dat
[14:56:46.084] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C10.dat
[14:56:46.084] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C11.dat
[14:56:46.084] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C12.dat
[14:56:46.085] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C13.dat
[14:56:46.085] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C14.dat
[14:56:46.085] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C15.dat
[14:56:46.085] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C0.dat
[14:56:46.093] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C1.dat
[14:56:46.100] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C2.dat
[14:56:46.107] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C3.dat
[14:56:46.115] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C4.dat
[14:56:46.122] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C5.dat
[14:56:46.130] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C6.dat
[14:56:46.137] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C7.dat
[14:56:46.144] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C8.dat
[14:56:46.152] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C9.dat
[14:56:46.159] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C10.dat
[14:56:46.166] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C11.dat
[14:56:46.174] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C12.dat
[14:56:46.181] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C13.dat
[14:56:46.189] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C14.dat
[14:56:46.196] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C15.dat
[14:56:46.203] <TB1>     INFO: PixTestTrim::trimTest() done
[14:56:46.203] <TB1>     INFO: vtrim:      98  98 108 100 115 111  86  95 102 102  92  92 102  84  92 117 
[14:56:46.203] <TB1>     INFO: vthrcomp:  105 102  76  89  86  88  82  96  86 102  84  82  91  84  88  95 
[14:56:46.203] <TB1>     INFO: vcal mean:  35.02  34.96  35.00  35.00  34.94  34.98  34.96  34.99  34.94  34.98  34.97  35.00  35.00  34.99  34.97  34.95 
[14:56:46.203] <TB1>     INFO: vcal RMS:    0.81   0.80   0.76   0.72   1.00   0.78   0.76   0.83   1.08   0.83   0.75   0.75   0.76   0.81   0.77   0.90 
[14:56:46.203] <TB1>     INFO: bits mean:   8.94   9.59   8.84   8.78   9.81   9.13  10.48   9.25   9.85   9.86  10.02   9.66   9.21   9.76   8.53   9.75 
[14:56:46.203] <TB1>     INFO: bits RMS:    2.66   2.76   2.62   2.63   2.65   2.67   2.32   2.86   2.61   2.57   2.54   2.74   2.65   2.63   2.84   2.53 
[14:56:46.215] <TB1>     INFO:    ----------------------------------------------------------------------
[14:56:46.215] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:56:46.215] <TB1>     INFO:    ----------------------------------------------------------------------
[14:56:46.218] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:56:46.218] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:56:46.230] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:46.230] <TB1>     INFO:     run 1 of 1
[14:56:46.230] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:46.575] <TB1>     INFO: Expecting 4160000 events.
[14:57:32.353] <TB1>     INFO: 1108910 events read in total (45063ms).
[14:58:17.504] <TB1>     INFO: 2206690 events read in total (90214ms).
[14:59:01.480] <TB1>     INFO: 3293475 events read in total (134190ms).
[14:59:36.557] <TB1>     INFO: 4160000 events read in total (169267ms).
[14:59:36.628] <TB1>     INFO: Test took 170398ms.
[14:59:36.764] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:37.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:38.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:40.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:42.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:44.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:46.647] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:48.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:50.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:52.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:54.278] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:56.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:58.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:00:00.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:00:01.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:00:03.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:00:05.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:00:07.716] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 459927552
[15:00:07.717] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:00:07.792] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:00:07.792] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 197 (-1/-1) hits flags = 528 (plus default)
[15:00:07.803] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:00:07.803] <TB1>     INFO:     run 1 of 1
[15:00:07.803] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:00:08.146] <TB1>     INFO: Expecting 4118400 events.
[15:00:53.006] <TB1>     INFO: 1073610 events read in total (44145ms).
[15:01:37.442] <TB1>     INFO: 2137695 events read in total (88582ms).
[15:02:21.092] <TB1>     INFO: 3191410 events read in total (132231ms).
[15:03:00.031] <TB1>     INFO: 4118400 events read in total (171170ms).
[15:03:00.098] <TB1>     INFO: Test took 172295ms.
[15:03:00.250] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:00.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:03:02.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:03:04.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:03:06.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:03:08.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:03:10.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:03:11.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:03:13.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:03:15.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:03:17.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:03:19.631] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:03:21.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:03:23.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:03:25.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:03:27.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:03:29.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:03:31.174] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411316224
[15:03:31.175] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:03:31.249] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:03:31.249] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 193 (-1/-1) hits flags = 528 (plus default)
[15:03:31.260] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:03:31.260] <TB1>     INFO:     run 1 of 1
[15:03:31.260] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:03:31.604] <TB1>     INFO: Expecting 4035200 events.
[15:04:17.424] <TB1>     INFO: 1082970 events read in total (45106ms).
[15:05:01.675] <TB1>     INFO: 2155300 events read in total (89357ms).
[15:05:45.686] <TB1>     INFO: 3217670 events read in total (133368ms).
[15:06:19.930] <TB1>     INFO: 4035200 events read in total (167612ms).
[15:06:20.003] <TB1>     INFO: Test took 168744ms.
[15:06:20.147] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:20.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:22.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:24.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:26.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:28.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:30.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:32.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:34.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:35.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:37.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:39.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:41.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:43.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:45.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:47.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:49.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:51.666] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 474529792
[15:06:51.667] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:06:51.741] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:06:51.741] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[15:06:51.751] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:06:51.751] <TB1>     INFO:     run 1 of 1
[15:06:51.751] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:52.094] <TB1>     INFO: Expecting 3827200 events.
[15:07:38.771] <TB1>     INFO: 1107605 events read in total (45962ms).
[15:08:23.448] <TB1>     INFO: 2202870 events read in total (90639ms).
[15:09:08.422] <TB1>     INFO: 3287290 events read in total (135614ms).
[15:09:31.034] <TB1>     INFO: 3827200 events read in total (158225ms).
[15:09:31.094] <TB1>     INFO: Test took 159343ms.
[15:09:31.220] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:31.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:33.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:35.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:36.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:38.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:40.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:42.381] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:44.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:46.039] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:47.868] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:49.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:51.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:53.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:55.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:57.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:58.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:00.815] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 474529792
[15:10:00.816] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:10:00.896] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:10:00.896] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[15:10:00.907] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:10:00.907] <TB1>     INFO:     run 1 of 1
[15:10:00.907] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:01.253] <TB1>     INFO: Expecting 3099200 events.
[15:10:50.644] <TB1>     INFO: 1237740 events read in total (48676ms).
[15:11:38.767] <TB1>     INFO: 2449345 events read in total (96799ms).
[15:12:04.951] <TB1>     INFO: 3099200 events read in total (122983ms).
[15:12:04.988] <TB1>     INFO: Test took 124082ms.
[15:12:05.066] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:05.217] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:06.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:08.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:09.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:11.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:13.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:14.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:16.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:18.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:19.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:21.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:22.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:24.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:26.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:27.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:29.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:30.921] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 474529792
[15:12:30.922] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.5161, thr difference RMS: 1.34734
[15:12:30.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.75589, thr difference RMS: 1.58295
[15:12:30.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.54823, thr difference RMS: 1.50499
[15:12:30.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.78944, thr difference RMS: 1.20303
[15:12:30.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.7505, thr difference RMS: 1.37706
[15:12:30.923] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.69416, thr difference RMS: 1.27104
[15:12:30.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.15621, thr difference RMS: 1.1069
[15:12:30.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.14794, thr difference RMS: 1.51806
[15:12:30.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.28447, thr difference RMS: 1.17127
[15:12:30.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.22127, thr difference RMS: 1.6887
[15:12:30.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.48805, thr difference RMS: 1.15467
[15:12:30.924] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.96382, thr difference RMS: 1.18147
[15:12:30.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.65099, thr difference RMS: 1.32105
[15:12:30.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.59299, thr difference RMS: 1.27225
[15:12:30.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.91333, thr difference RMS: 1.26306
[15:12:30.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.1611, thr difference RMS: 1.7722
[15:12:30.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.4257, thr difference RMS: 1.31903
[15:12:30.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.7351, thr difference RMS: 1.5702
[15:12:30.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.40941, thr difference RMS: 1.46084
[15:12:30.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.77153, thr difference RMS: 1.20337
[15:12:30.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.65568, thr difference RMS: 1.38632
[15:12:30.926] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.44157, thr difference RMS: 1.26346
[15:12:30.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.08693, thr difference RMS: 1.11379
[15:12:30.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.1719, thr difference RMS: 1.52
[15:12:30.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.25117, thr difference RMS: 1.16986
[15:12:30.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.1144, thr difference RMS: 1.70091
[15:12:30.927] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.5388, thr difference RMS: 1.13078
[15:12:30.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.91122, thr difference RMS: 1.18668
[15:12:30.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.62935, thr difference RMS: 1.30256
[15:12:30.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.51023, thr difference RMS: 1.25209
[15:12:30.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.69414, thr difference RMS: 1.25368
[15:12:30.928] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.13731, thr difference RMS: 1.74442
[15:12:30.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.5132, thr difference RMS: 1.33143
[15:12:30.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.85947, thr difference RMS: 1.57275
[15:12:30.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.43712, thr difference RMS: 1.47864
[15:12:30.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.82294, thr difference RMS: 1.19356
[15:12:30.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.62413, thr difference RMS: 1.38664
[15:12:30.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.24537, thr difference RMS: 1.27686
[15:12:30.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.22791, thr difference RMS: 2.99178
[15:12:30.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.31987, thr difference RMS: 1.52217
[15:12:30.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.30022, thr difference RMS: 1.16331
[15:12:30.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.15665, thr difference RMS: 1.71646
[15:12:30.930] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.7075, thr difference RMS: 1.13435
[15:12:30.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.00294, thr difference RMS: 1.17149
[15:12:30.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.78257, thr difference RMS: 1.297
[15:12:30.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.62026, thr difference RMS: 1.2552
[15:12:30.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.81052, thr difference RMS: 1.24449
[15:12:30.931] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.16194, thr difference RMS: 1.77524
[15:12:30.932] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.5859, thr difference RMS: 1.3275
[15:12:30.932] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.94066, thr difference RMS: 1.58954
[15:12:30.932] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.43644, thr difference RMS: 1.48727
[15:12:30.932] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.8595, thr difference RMS: 1.21383
[15:12:30.932] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.63618, thr difference RMS: 1.36942
[15:12:30.933] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.0882, thr difference RMS: 1.2613
[15:12:30.933] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.16693, thr difference RMS: 2.97487
[15:12:30.933] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.38499, thr difference RMS: 1.52054
[15:12:30.933] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.29717, thr difference RMS: 1.1594
[15:12:30.933] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.11384, thr difference RMS: 1.68443
[15:12:30.933] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.8562, thr difference RMS: 1.13384
[15:12:30.934] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.0782, thr difference RMS: 1.19625
[15:12:30.934] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.8594, thr difference RMS: 1.28268
[15:12:30.934] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.73151, thr difference RMS: 1.26216
[15:12:30.934] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.87615, thr difference RMS: 1.23464
[15:12:30.934] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.14579, thr difference RMS: 1.74181
[15:12:31.041] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[15:12:31.044] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2142 seconds
[15:12:31.044] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:12:31.746] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:12:31.746] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:12:31.750] <TB1>     INFO: ######################################################################
[15:12:31.750] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[15:12:31.750] <TB1>     INFO: ######################################################################
[15:12:31.750] <TB1>     INFO:    ----------------------------------------------------------------------
[15:12:31.750] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:12:31.750] <TB1>     INFO:    ----------------------------------------------------------------------
[15:12:31.750] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:12:31.761] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:12:31.761] <TB1>     INFO:     run 1 of 1
[15:12:31.761] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:32.110] <TB1>     INFO: Expecting 59072000 events.
[15:13:01.503] <TB1>     INFO: 1072800 events read in total (28678ms).
[15:13:30.027] <TB1>     INFO: 2141400 events read in total (57202ms).
[15:13:58.586] <TB1>     INFO: 3211000 events read in total (85761ms).
[15:14:27.213] <TB1>     INFO: 4282600 events read in total (114388ms).
[15:14:55.871] <TB1>     INFO: 5351200 events read in total (143046ms).
[15:15:24.508] <TB1>     INFO: 6420800 events read in total (171683ms).
[15:15:53.130] <TB1>     INFO: 7492200 events read in total (200305ms).
[15:16:21.690] <TB1>     INFO: 8560800 events read in total (228865ms).
[15:16:50.189] <TB1>     INFO: 9631000 events read in total (257364ms).
[15:17:18.815] <TB1>     INFO: 10702000 events read in total (285990ms).
[15:17:47.493] <TB1>     INFO: 11770600 events read in total (314668ms).
[15:18:16.117] <TB1>     INFO: 12841800 events read in total (343292ms).
[15:18:44.776] <TB1>     INFO: 13911800 events read in total (371951ms).
[15:19:13.365] <TB1>     INFO: 14980200 events read in total (400540ms).
[15:19:42.022] <TB1>     INFO: 16051200 events read in total (429197ms).
[15:20:10.538] <TB1>     INFO: 17120800 events read in total (457713ms).
[15:20:39.052] <TB1>     INFO: 18189000 events read in total (486227ms).
[15:21:07.805] <TB1>     INFO: 19260400 events read in total (514980ms).
[15:21:36.387] <TB1>     INFO: 20329600 events read in total (543562ms).
[15:22:04.963] <TB1>     INFO: 21397800 events read in total (572138ms).
[15:22:33.601] <TB1>     INFO: 22468400 events read in total (600776ms).
[15:23:02.085] <TB1>     INFO: 23538800 events read in total (629260ms).
[15:23:30.601] <TB1>     INFO: 24606800 events read in total (657776ms).
[15:23:59.296] <TB1>     INFO: 25676800 events read in total (686471ms).
[15:24:28.030] <TB1>     INFO: 26747400 events read in total (715205ms).
[15:24:56.622] <TB1>     INFO: 27815600 events read in total (743797ms).
[15:25:25.208] <TB1>     INFO: 28886800 events read in total (772383ms).
[15:25:53.780] <TB1>     INFO: 29957400 events read in total (800955ms).
[15:26:22.564] <TB1>     INFO: 31026200 events read in total (829739ms).
[15:26:51.270] <TB1>     INFO: 32097800 events read in total (858445ms).
[15:27:19.899] <TB1>     INFO: 33167000 events read in total (887074ms).
[15:27:48.647] <TB1>     INFO: 34235400 events read in total (915822ms).
[15:28:17.272] <TB1>     INFO: 35306600 events read in total (944447ms).
[15:28:45.885] <TB1>     INFO: 36375600 events read in total (973060ms).
[15:29:14.583] <TB1>     INFO: 37443600 events read in total (1001758ms).
[15:29:43.261] <TB1>     INFO: 38513800 events read in total (1030436ms).
[15:30:12.057] <TB1>     INFO: 39584600 events read in total (1059232ms).
[15:30:40.528] <TB1>     INFO: 40653200 events read in total (1087703ms).
[15:31:09.351] <TB1>     INFO: 41723600 events read in total (1116526ms).
[15:31:38.104] <TB1>     INFO: 42793800 events read in total (1145279ms).
[15:32:06.868] <TB1>     INFO: 43861800 events read in total (1174043ms).
[15:32:35.499] <TB1>     INFO: 44932000 events read in total (1202674ms).
[15:33:04.213] <TB1>     INFO: 46002800 events read in total (1231388ms).
[15:33:32.884] <TB1>     INFO: 47071000 events read in total (1260059ms).
[15:34:01.537] <TB1>     INFO: 48139800 events read in total (1288712ms).
[15:34:30.212] <TB1>     INFO: 49210600 events read in total (1317387ms).
[15:34:58.933] <TB1>     INFO: 50278400 events read in total (1346108ms).
[15:35:27.761] <TB1>     INFO: 51346600 events read in total (1374936ms).
[15:35:56.442] <TB1>     INFO: 52418600 events read in total (1403617ms).
[15:36:25.230] <TB1>     INFO: 53487200 events read in total (1432405ms).
[15:36:54.120] <TB1>     INFO: 54555200 events read in total (1461296ms).
[15:37:21.958] <TB1>     INFO: 55625400 events read in total (1489133ms).
[15:37:50.558] <TB1>     INFO: 56695400 events read in total (1517733ms).
[15:38:18.948] <TB1>     INFO: 57763600 events read in total (1546123ms).
[15:38:47.579] <TB1>     INFO: 58834000 events read in total (1574754ms).
[15:38:54.205] <TB1>     INFO: 59072000 events read in total (1581380ms).
[15:38:54.227] <TB1>     INFO: Test took 1582466ms.
[15:38:54.285] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:54.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:54.417] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:55.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:55.593] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:56.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:56.773] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:57.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:57.936] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:59.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:59.107] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:00.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:39:00.250] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:01.414] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:39:01.414] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:02.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:39:02.597] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:03.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:03.762] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:04.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:04.930] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:06.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:06.094] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:07.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:07.270] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:08.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:08.425] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:09.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:09.592] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:10.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:10.759] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:11.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:11.959] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:13.130] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498122752
[15:39:13.163] <TB1>     INFO: PixTestScurves::scurves() done 
[15:39:13.163] <TB1>     INFO: Vcal mean:  35.17  35.03  35.08  35.08  35.07  35.15  35.03  35.11  35.00  35.08  35.09  35.07  35.07  35.15  35.10  35.09 
[15:39:13.163] <TB1>     INFO: Vcal RMS:    0.68   0.68   0.61   0.58   0.90   0.65   0.72   0.69   0.99   0.70   0.63   0.60   0.62   0.67   0.64   0.77 
[15:39:13.163] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:39:13.236] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:39:13.236] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:39:13.236] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:39:13.236] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:39:13.236] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:39:13.236] <TB1>     INFO: ######################################################################
[15:39:13.236] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:39:13.236] <TB1>     INFO: ######################################################################
[15:39:13.240] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:39:13.593] <TB1>     INFO: Expecting 41600 events.
[15:39:17.679] <TB1>     INFO: 41600 events read in total (3365ms).
[15:39:17.680] <TB1>     INFO: Test took 4440ms.
[15:39:17.689] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:17.689] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:39:17.689] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:39:17.694] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 51, 56] has eff 0/10
[15:39:17.694] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 51, 56]
[15:39:17.694] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 35, 8] has eff 0/10
[15:39:17.694] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 35, 8]
[15:39:17.694] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 33, 9] has eff 0/10
[15:39:17.694] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 33, 9]
[15:39:17.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:39:17.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:39:17.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:39:17.698] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:39:18.035] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:39:18.386] <TB1>     INFO: Expecting 41600 events.
[15:39:22.508] <TB1>     INFO: 41600 events read in total (3407ms).
[15:39:22.510] <TB1>     INFO: Test took 4475ms.
[15:39:22.518] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:22.518] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:39:22.518] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:39:22.523] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.77
[15:39:22.523] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[15:39:22.523] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.602
[15:39:22.523] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 171
[15:39:22.523] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 204.951
[15:39:22.523] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 204
[15:39:22.523] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.913
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 175
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.957
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.071
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,11] phvalue 186
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.342
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.049
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.995
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:39:22.524] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.118
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.692
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.822
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 179
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.855
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.232
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 196
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.152
[15:39:22.525] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 184
[15:39:22.526] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.145
[15:39:22.526] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:39:22.526] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:39:22.526] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:39:22.526] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:39:22.612] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:39:22.957] <TB1>     INFO: Expecting 41600 events.
[15:39:27.094] <TB1>     INFO: 41600 events read in total (3422ms).
[15:39:27.095] <TB1>     INFO: Test took 4482ms.
[15:39:27.102] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:27.102] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:39:27.102] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:39:27.106] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:39:27.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 60minph_roc = 1
[15:39:27.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6991
[15:39:27.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 73
[15:39:27.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.2524
[15:39:27.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[15:39:27.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 111.471
[15:39:27.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 112
[15:39:27.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2157
[15:39:27.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 69
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.6997
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 88
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.5304
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 87
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.011
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1913
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,26] phvalue 67
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.1475
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 81
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.454
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 85
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.5305
[15:39:27.108] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 86
[15:39:27.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8542
[15:39:27.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 69
[15:39:27.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.2698
[15:39:27.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 68
[15:39:27.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.2819
[15:39:27.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 94
[15:39:27.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7609
[15:39:27.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 88
[15:39:27.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5135
[15:39:27.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,60] phvalue 73
[15:39:27.114] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 0 0
[15:39:27.519] <TB1>     INFO: Expecting 2560 events.
[15:39:28.479] <TB1>     INFO: 2560 events read in total (245ms).
[15:39:28.479] <TB1>     INFO: Test took 1365ms.
[15:39:28.479] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:28.479] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[15:39:28.987] <TB1>     INFO: Expecting 2560 events.
[15:39:29.945] <TB1>     INFO: 2560 events read in total (243ms).
[15:39:29.945] <TB1>     INFO: Test took 1466ms.
[15:39:29.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:29.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 2 2
[15:39:30.453] <TB1>     INFO: Expecting 2560 events.
[15:39:31.410] <TB1>     INFO: 2560 events read in total (242ms).
[15:39:31.411] <TB1>     INFO: Test took 1463ms.
[15:39:31.411] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:31.411] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 3 3
[15:39:31.918] <TB1>     INFO: Expecting 2560 events.
[15:39:32.875] <TB1>     INFO: 2560 events read in total (242ms).
[15:39:32.875] <TB1>     INFO: Test took 1464ms.
[15:39:32.876] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:32.876] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 4 4
[15:39:33.383] <TB1>     INFO: Expecting 2560 events.
[15:39:34.341] <TB1>     INFO: 2560 events read in total (243ms).
[15:39:34.341] <TB1>     INFO: Test took 1465ms.
[15:39:34.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:34.342] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 5 5
[15:39:34.849] <TB1>     INFO: Expecting 2560 events.
[15:39:35.808] <TB1>     INFO: 2560 events read in total (243ms).
[15:39:35.808] <TB1>     INFO: Test took 1466ms.
[15:39:35.809] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:35.809] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:39:36.317] <TB1>     INFO: Expecting 2560 events.
[15:39:37.280] <TB1>     INFO: 2560 events read in total (248ms).
[15:39:37.280] <TB1>     INFO: Test took 1471ms.
[15:39:37.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:37.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 26, 7 7
[15:39:37.793] <TB1>     INFO: Expecting 2560 events.
[15:39:38.752] <TB1>     INFO: 2560 events read in total (244ms).
[15:39:38.752] <TB1>     INFO: Test took 1471ms.
[15:39:38.752] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:38.752] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[15:39:39.260] <TB1>     INFO: Expecting 2560 events.
[15:39:40.219] <TB1>     INFO: 2560 events read in total (244ms).
[15:39:40.219] <TB1>     INFO: Test took 1466ms.
[15:39:40.220] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:40.220] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[15:39:40.727] <TB1>     INFO: Expecting 2560 events.
[15:39:41.686] <TB1>     INFO: 2560 events read in total (244ms).
[15:39:41.686] <TB1>     INFO: Test took 1466ms.
[15:39:41.686] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:41.687] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 10 10
[15:39:42.194] <TB1>     INFO: Expecting 2560 events.
[15:39:43.152] <TB1>     INFO: 2560 events read in total (243ms).
[15:39:43.152] <TB1>     INFO: Test took 1465ms.
[15:39:43.153] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:43.153] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 11 11
[15:39:43.660] <TB1>     INFO: Expecting 2560 events.
[15:39:44.618] <TB1>     INFO: 2560 events read in total (243ms).
[15:39:44.618] <TB1>     INFO: Test took 1465ms.
[15:39:44.618] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:44.618] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 12 12
[15:39:45.127] <TB1>     INFO: Expecting 2560 events.
[15:39:46.085] <TB1>     INFO: 2560 events read in total (243ms).
[15:39:46.088] <TB1>     INFO: Test took 1470ms.
[15:39:46.092] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:46.092] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 13 13
[15:39:46.597] <TB1>     INFO: Expecting 2560 events.
[15:39:47.555] <TB1>     INFO: 2560 events read in total (243ms).
[15:39:47.555] <TB1>     INFO: Test took 1463ms.
[15:39:47.555] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:47.555] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[15:39:48.063] <TB1>     INFO: Expecting 2560 events.
[15:39:49.019] <TB1>     INFO: 2560 events read in total (241ms).
[15:39:49.020] <TB1>     INFO: Test took 1465ms.
[15:39:49.020] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:49.020] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 60, 15 15
[15:39:49.528] <TB1>     INFO: Expecting 2560 events.
[15:39:50.489] <TB1>     INFO: 2560 events read in total (243ms).
[15:39:50.489] <TB1>     INFO: Test took 1469ms.
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:39:50.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:39:50.494] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:50.998] <TB1>     INFO: Expecting 655360 events.
[15:40:02.787] <TB1>     INFO: 655360 events read in total (11074ms).
[15:40:02.797] <TB1>     INFO: Expecting 655360 events.
[15:40:14.419] <TB1>     INFO: 655360 events read in total (11052ms).
[15:40:14.436] <TB1>     INFO: Expecting 655360 events.
[15:40:26.029] <TB1>     INFO: 655360 events read in total (11034ms).
[15:40:26.049] <TB1>     INFO: Expecting 655360 events.
[15:40:37.662] <TB1>     INFO: 655360 events read in total (11052ms).
[15:40:37.686] <TB1>     INFO: Expecting 655360 events.
[15:40:49.315] <TB1>     INFO: 655360 events read in total (11071ms).
[15:40:49.344] <TB1>     INFO: Expecting 655360 events.
[15:41:00.944] <TB1>     INFO: 655360 events read in total (11053ms).
[15:41:00.978] <TB1>     INFO: Expecting 655360 events.
[15:41:12.639] <TB1>     INFO: 655360 events read in total (11114ms).
[15:41:12.675] <TB1>     INFO: Expecting 655360 events.
[15:41:24.292] <TB1>     INFO: 655360 events read in total (11075ms).
[15:41:24.332] <TB1>     INFO: Expecting 655360 events.
[15:41:35.941] <TB1>     INFO: 655360 events read in total (11067ms).
[15:41:35.985] <TB1>     INFO: Expecting 655360 events.
[15:41:47.614] <TB1>     INFO: 655360 events read in total (11092ms).
[15:41:47.664] <TB1>     INFO: Expecting 655360 events.
[15:41:59.322] <TB1>     INFO: 655360 events read in total (11132ms).
[15:41:59.375] <TB1>     INFO: Expecting 655360 events.
[15:42:11.016] <TB1>     INFO: 655360 events read in total (11112ms).
[15:42:11.074] <TB1>     INFO: Expecting 655360 events.
[15:42:22.731] <TB1>     INFO: 655360 events read in total (11130ms).
[15:42:22.795] <TB1>     INFO: Expecting 655360 events.
[15:42:34.404] <TB1>     INFO: 655360 events read in total (11083ms).
[15:42:34.470] <TB1>     INFO: Expecting 655360 events.
[15:42:46.088] <TB1>     INFO: 655360 events read in total (11091ms).
[15:42:46.158] <TB1>     INFO: Expecting 655360 events.
[15:42:57.817] <TB1>     INFO: 655360 events read in total (11133ms).
[15:42:57.890] <TB1>     INFO: Test took 187396ms.
[15:42:57.983] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:58.292] <TB1>     INFO: Expecting 655360 events.
[15:43:10.054] <TB1>     INFO: 655360 events read in total (11047ms).
[15:43:10.064] <TB1>     INFO: Expecting 655360 events.
[15:43:21.619] <TB1>     INFO: 655360 events read in total (10988ms).
[15:43:21.636] <TB1>     INFO: Expecting 655360 events.
[15:43:33.258] <TB1>     INFO: 655360 events read in total (11056ms).
[15:43:33.277] <TB1>     INFO: Expecting 655360 events.
[15:43:44.913] <TB1>     INFO: 655360 events read in total (11073ms).
[15:43:44.936] <TB1>     INFO: Expecting 655360 events.
[15:43:56.664] <TB1>     INFO: 655360 events read in total (11169ms).
[15:43:56.691] <TB1>     INFO: Expecting 655360 events.
[15:44:08.343] <TB1>     INFO: 655360 events read in total (11097ms).
[15:44:08.375] <TB1>     INFO: Expecting 655360 events.
[15:44:20.031] <TB1>     INFO: 655360 events read in total (11105ms).
[15:44:20.067] <TB1>     INFO: Expecting 655360 events.
[15:44:31.696] <TB1>     INFO: 655360 events read in total (11088ms).
[15:44:31.737] <TB1>     INFO: Expecting 655360 events.
[15:44:43.334] <TB1>     INFO: 655360 events read in total (11058ms).
[15:44:43.378] <TB1>     INFO: Expecting 655360 events.
[15:44:55.183] <TB1>     INFO: 655360 events read in total (11263ms).
[15:44:55.232] <TB1>     INFO: Expecting 655360 events.
[15:45:06.827] <TB1>     INFO: 655360 events read in total (11065ms).
[15:45:06.880] <TB1>     INFO: Expecting 655360 events.
[15:45:18.529] <TB1>     INFO: 655360 events read in total (11122ms).
[15:45:18.585] <TB1>     INFO: Expecting 655360 events.
[15:45:30.222] <TB1>     INFO: 655360 events read in total (11110ms).
[15:45:30.283] <TB1>     INFO: Expecting 655360 events.
[15:45:41.843] <TB1>     INFO: 655360 events read in total (11033ms).
[15:45:41.909] <TB1>     INFO: Expecting 655360 events.
[15:45:53.616] <TB1>     INFO: 655360 events read in total (11180ms).
[15:45:53.689] <TB1>     INFO: Expecting 655360 events.
[15:46:05.275] <TB1>     INFO: 655360 events read in total (11060ms).
[15:46:05.351] <TB1>     INFO: Test took 187368ms.
[15:46:05.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:46:05.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:46:05.528] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.528] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:46:05.528] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.528] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:46:05.528] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.529] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:46:05.529] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.529] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:46:05.529] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.530] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:46:05.530] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.530] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:46:05.530] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:46:05.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:46:05.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:46:05.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:46:05.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:46:05.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.533] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:46:05.533] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.533] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:46:05.533] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:05.534] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:46:05.534] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.540] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:46:05.547] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:46:05.555] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:46:05.561] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:46:05.568] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:46:05.575] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:46:05.582] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:46:05.589] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:46:05.596] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.603] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.610] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.617] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.624] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.631] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.638] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.645] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.652] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.659] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.666] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.673] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.679] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.687] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.693] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:05.701] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:46:05.736] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C0.dat
[15:46:05.736] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C1.dat
[15:46:05.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C2.dat
[15:46:05.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C3.dat
[15:46:05.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C4.dat
[15:46:05.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C5.dat
[15:46:05.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C6.dat
[15:46:05.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C7.dat
[15:46:05.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C8.dat
[15:46:05.737] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C9.dat
[15:46:05.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C10.dat
[15:46:05.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C11.dat
[15:46:05.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C12.dat
[15:46:05.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C13.dat
[15:46:05.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C14.dat
[15:46:05.738] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C15.dat
[15:46:06.084] <TB1>     INFO: Expecting 41600 events.
[15:46:09.918] <TB1>     INFO: 41600 events read in total (3119ms).
[15:46:09.919] <TB1>     INFO: Test took 4177ms.
[15:46:10.569] <TB1>     INFO: Expecting 41600 events.
[15:46:14.416] <TB1>     INFO: 41600 events read in total (3133ms).
[15:46:14.417] <TB1>     INFO: Test took 4195ms.
[15:46:15.074] <TB1>     INFO: Expecting 41600 events.
[15:46:18.919] <TB1>     INFO: 41600 events read in total (3130ms).
[15:46:18.920] <TB1>     INFO: Test took 4195ms.
[15:46:19.226] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:19.358] <TB1>     INFO: Expecting 2560 events.
[15:46:20.316] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:20.317] <TB1>     INFO: Test took 1091ms.
[15:46:20.319] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:20.825] <TB1>     INFO: Expecting 2560 events.
[15:46:21.782] <TB1>     INFO: 2560 events read in total (242ms).
[15:46:21.783] <TB1>     INFO: Test took 1464ms.
[15:46:21.786] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:22.292] <TB1>     INFO: Expecting 2560 events.
[15:46:23.248] <TB1>     INFO: 2560 events read in total (242ms).
[15:46:23.248] <TB1>     INFO: Test took 1462ms.
[15:46:23.250] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:23.757] <TB1>     INFO: Expecting 2560 events.
[15:46:24.716] <TB1>     INFO: 2560 events read in total (244ms).
[15:46:24.716] <TB1>     INFO: Test took 1466ms.
[15:46:24.720] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:25.225] <TB1>     INFO: Expecting 2560 events.
[15:46:26.183] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:26.183] <TB1>     INFO: Test took 1463ms.
[15:46:26.185] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:26.692] <TB1>     INFO: Expecting 2560 events.
[15:46:27.648] <TB1>     INFO: 2560 events read in total (241ms).
[15:46:27.648] <TB1>     INFO: Test took 1463ms.
[15:46:27.650] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:28.157] <TB1>     INFO: Expecting 2560 events.
[15:46:29.118] <TB1>     INFO: 2560 events read in total (246ms).
[15:46:29.118] <TB1>     INFO: Test took 1468ms.
[15:46:29.120] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:29.627] <TB1>     INFO: Expecting 2560 events.
[15:46:30.584] <TB1>     INFO: 2560 events read in total (242ms).
[15:46:30.584] <TB1>     INFO: Test took 1464ms.
[15:46:30.587] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:31.093] <TB1>     INFO: Expecting 2560 events.
[15:46:32.051] <TB1>     INFO: 2560 events read in total (244ms).
[15:46:32.052] <TB1>     INFO: Test took 1465ms.
[15:46:32.054] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:32.560] <TB1>     INFO: Expecting 2560 events.
[15:46:33.518] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:33.518] <TB1>     INFO: Test took 1464ms.
[15:46:33.520] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:34.028] <TB1>     INFO: Expecting 2560 events.
[15:46:34.985] <TB1>     INFO: 2560 events read in total (242ms).
[15:46:34.985] <TB1>     INFO: Test took 1465ms.
[15:46:34.987] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:35.495] <TB1>     INFO: Expecting 2560 events.
[15:46:36.454] <TB1>     INFO: 2560 events read in total (244ms).
[15:46:36.455] <TB1>     INFO: Test took 1468ms.
[15:46:36.457] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:36.964] <TB1>     INFO: Expecting 2560 events.
[15:46:37.922] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:37.922] <TB1>     INFO: Test took 1465ms.
[15:46:37.926] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:38.433] <TB1>     INFO: Expecting 2560 events.
[15:46:39.390] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:39.391] <TB1>     INFO: Test took 1465ms.
[15:46:39.393] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:39.900] <TB1>     INFO: Expecting 2560 events.
[15:46:40.859] <TB1>     INFO: 2560 events read in total (244ms).
[15:46:40.859] <TB1>     INFO: Test took 1466ms.
[15:46:40.861] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:41.368] <TB1>     INFO: Expecting 2560 events.
[15:46:42.325] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:42.325] <TB1>     INFO: Test took 1464ms.
[15:46:42.328] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:42.835] <TB1>     INFO: Expecting 2560 events.
[15:46:43.800] <TB1>     INFO: 2560 events read in total (245ms).
[15:46:43.801] <TB1>     INFO: Test took 1474ms.
[15:46:43.803] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:44.312] <TB1>     INFO: Expecting 2560 events.
[15:46:45.271] <TB1>     INFO: 2560 events read in total (245ms).
[15:46:45.272] <TB1>     INFO: Test took 1469ms.
[15:46:45.275] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:45.780] <TB1>     INFO: Expecting 2560 events.
[15:46:46.741] <TB1>     INFO: 2560 events read in total (246ms).
[15:46:46.742] <TB1>     INFO: Test took 1468ms.
[15:46:46.744] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:47.250] <TB1>     INFO: Expecting 2560 events.
[15:46:48.209] <TB1>     INFO: 2560 events read in total (244ms).
[15:46:48.209] <TB1>     INFO: Test took 1465ms.
[15:46:48.211] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:48.718] <TB1>     INFO: Expecting 2560 events.
[15:46:49.677] <TB1>     INFO: 2560 events read in total (244ms).
[15:46:49.677] <TB1>     INFO: Test took 1466ms.
[15:46:49.679] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:50.187] <TB1>     INFO: Expecting 2560 events.
[15:46:51.144] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:51.144] <TB1>     INFO: Test took 1465ms.
[15:46:51.146] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:51.653] <TB1>     INFO: Expecting 2560 events.
[15:46:52.611] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:52.612] <TB1>     INFO: Test took 1466ms.
[15:46:52.614] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:53.121] <TB1>     INFO: Expecting 2560 events.
[15:46:54.082] <TB1>     INFO: 2560 events read in total (246ms).
[15:46:54.083] <TB1>     INFO: Test took 1469ms.
[15:46:54.087] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:54.591] <TB1>     INFO: Expecting 2560 events.
[15:46:55.549] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:55.550] <TB1>     INFO: Test took 1463ms.
[15:46:55.553] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:56.058] <TB1>     INFO: Expecting 2560 events.
[15:46:57.016] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:57.016] <TB1>     INFO: Test took 1463ms.
[15:46:57.019] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:57.526] <TB1>     INFO: Expecting 2560 events.
[15:46:58.484] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:58.484] <TB1>     INFO: Test took 1466ms.
[15:46:58.486] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:58.993] <TB1>     INFO: Expecting 2560 events.
[15:46:59.951] <TB1>     INFO: 2560 events read in total (243ms).
[15:46:59.952] <TB1>     INFO: Test took 1466ms.
[15:46:59.954] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:00.460] <TB1>     INFO: Expecting 2560 events.
[15:47:01.420] <TB1>     INFO: 2560 events read in total (245ms).
[15:47:01.420] <TB1>     INFO: Test took 1466ms.
[15:47:01.422] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:01.929] <TB1>     INFO: Expecting 2560 events.
[15:47:02.890] <TB1>     INFO: 2560 events read in total (245ms).
[15:47:02.890] <TB1>     INFO: Test took 1468ms.
[15:47:02.894] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:03.399] <TB1>     INFO: Expecting 2560 events.
[15:47:04.359] <TB1>     INFO: 2560 events read in total (245ms).
[15:47:04.359] <TB1>     INFO: Test took 1466ms.
[15:47:04.363] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:04.868] <TB1>     INFO: Expecting 2560 events.
[15:47:05.824] <TB1>     INFO: 2560 events read in total (241ms).
[15:47:05.825] <TB1>     INFO: Test took 1462ms.
[15:47:06.846] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:47:06.846] <TB1>     INFO: PH scale (per ROC):    80  75  86  80  73  82  80  78  82  76  81  87  82  81  73  75
[15:47:06.846] <TB1>     INFO: PH offset (per ROC):  176 182 140 176 164 160 171 181 165 165 160 174 176 157 163 178
[15:47:07.019] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:47:07.023] <TB1>     INFO: ######################################################################
[15:47:07.023] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:47:07.023] <TB1>     INFO: ######################################################################
[15:47:07.023] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:47:07.039] <TB1>     INFO: scanning low vcal = 10
[15:47:07.381] <TB1>     INFO: Expecting 41600 events.
[15:47:11.082] <TB1>     INFO: 41600 events read in total (2986ms).
[15:47:11.083] <TB1>     INFO: Test took 4044ms.
[15:47:11.087] <TB1>     INFO: scanning low vcal = 20
[15:47:11.591] <TB1>     INFO: Expecting 41600 events.
[15:47:15.293] <TB1>     INFO: 41600 events read in total (2987ms).
[15:47:15.294] <TB1>     INFO: Test took 4207ms.
[15:47:15.295] <TB1>     INFO: scanning low vcal = 30
[15:47:15.802] <TB1>     INFO: Expecting 41600 events.
[15:47:19.506] <TB1>     INFO: 41600 events read in total (2989ms).
[15:47:19.506] <TB1>     INFO: Test took 4211ms.
[15:47:19.509] <TB1>     INFO: scanning low vcal = 40
[15:47:20.013] <TB1>     INFO: Expecting 41600 events.
[15:47:24.226] <TB1>     INFO: 41600 events read in total (3498ms).
[15:47:24.226] <TB1>     INFO: Test took 4717ms.
[15:47:24.229] <TB1>     INFO: scanning low vcal = 50
[15:47:24.648] <TB1>     INFO: Expecting 41600 events.
[15:47:28.915] <TB1>     INFO: 41600 events read in total (3552ms).
[15:47:28.916] <TB1>     INFO: Test took 4687ms.
[15:47:28.921] <TB1>     INFO: scanning low vcal = 60
[15:47:29.340] <TB1>     INFO: Expecting 41600 events.
[15:47:33.606] <TB1>     INFO: 41600 events read in total (3547ms).
[15:47:33.607] <TB1>     INFO: Test took 4685ms.
[15:47:33.610] <TB1>     INFO: scanning low vcal = 70
[15:47:34.029] <TB1>     INFO: Expecting 41600 events.
[15:47:38.381] <TB1>     INFO: 41600 events read in total (3637ms).
[15:47:38.382] <TB1>     INFO: Test took 4772ms.
[15:47:38.397] <TB1>     INFO: scanning low vcal = 80
[15:47:38.760] <TB1>     INFO: Expecting 41600 events.
[15:47:43.042] <TB1>     INFO: 41600 events read in total (3567ms).
[15:47:43.044] <TB1>     INFO: Test took 4647ms.
[15:47:43.054] <TB1>     INFO: scanning low vcal = 90
[15:47:43.473] <TB1>     INFO: Expecting 41600 events.
[15:47:47.736] <TB1>     INFO: 41600 events read in total (3548ms).
[15:47:47.738] <TB1>     INFO: Test took 4684ms.
[15:47:47.742] <TB1>     INFO: scanning low vcal = 100
[15:47:48.165] <TB1>     INFO: Expecting 41600 events.
[15:47:52.526] <TB1>     INFO: 41600 events read in total (3646ms).
[15:47:52.527] <TB1>     INFO: Test took 4785ms.
[15:47:52.534] <TB1>     INFO: scanning low vcal = 110
[15:47:52.956] <TB1>     INFO: Expecting 41600 events.
[15:47:57.183] <TB1>     INFO: 41600 events read in total (3512ms).
[15:47:57.183] <TB1>     INFO: Test took 4649ms.
[15:47:57.188] <TB1>     INFO: scanning low vcal = 120
[15:47:57.612] <TB1>     INFO: Expecting 41600 events.
[15:48:01.836] <TB1>     INFO: 41600 events read in total (3510ms).
[15:48:01.837] <TB1>     INFO: Test took 4649ms.
[15:48:01.842] <TB1>     INFO: scanning low vcal = 130
[15:48:02.261] <TB1>     INFO: Expecting 41600 events.
[15:48:06.584] <TB1>     INFO: 41600 events read in total (3609ms).
[15:48:06.585] <TB1>     INFO: Test took 4743ms.
[15:48:06.591] <TB1>     INFO: scanning low vcal = 140
[15:48:07.009] <TB1>     INFO: Expecting 41600 events.
[15:48:11.291] <TB1>     INFO: 41600 events read in total (3567ms).
[15:48:11.292] <TB1>     INFO: Test took 4701ms.
[15:48:11.295] <TB1>     INFO: scanning low vcal = 150
[15:48:11.715] <TB1>     INFO: Expecting 41600 events.
[15:48:15.957] <TB1>     INFO: 41600 events read in total (3527ms).
[15:48:15.957] <TB1>     INFO: Test took 4662ms.
[15:48:15.960] <TB1>     INFO: scanning low vcal = 160
[15:48:16.385] <TB1>     INFO: Expecting 41600 events.
[15:48:20.639] <TB1>     INFO: 41600 events read in total (3539ms).
[15:48:20.640] <TB1>     INFO: Test took 4680ms.
[15:48:20.644] <TB1>     INFO: scanning low vcal = 170
[15:48:21.065] <TB1>     INFO: Expecting 41600 events.
[15:48:25.311] <TB1>     INFO: 41600 events read in total (3531ms).
[15:48:25.312] <TB1>     INFO: Test took 4668ms.
[15:48:25.316] <TB1>     INFO: scanning low vcal = 180
[15:48:25.738] <TB1>     INFO: Expecting 41600 events.
[15:48:29.979] <TB1>     INFO: 41600 events read in total (3525ms).
[15:48:29.979] <TB1>     INFO: Test took 4663ms.
[15:48:29.982] <TB1>     INFO: scanning low vcal = 190
[15:48:30.405] <TB1>     INFO: Expecting 41600 events.
[15:48:34.640] <TB1>     INFO: 41600 events read in total (3520ms).
[15:48:34.641] <TB1>     INFO: Test took 4659ms.
[15:48:34.644] <TB1>     INFO: scanning low vcal = 200
[15:48:35.067] <TB1>     INFO: Expecting 41600 events.
[15:48:39.316] <TB1>     INFO: 41600 events read in total (3534ms).
[15:48:39.317] <TB1>     INFO: Test took 4672ms.
[15:48:39.320] <TB1>     INFO: scanning low vcal = 210
[15:48:39.746] <TB1>     INFO: Expecting 41600 events.
[15:48:43.986] <TB1>     INFO: 41600 events read in total (3525ms).
[15:48:43.987] <TB1>     INFO: Test took 4667ms.
[15:48:43.990] <TB1>     INFO: scanning low vcal = 220
[15:48:44.414] <TB1>     INFO: Expecting 41600 events.
[15:48:48.657] <TB1>     INFO: 41600 events read in total (3528ms).
[15:48:48.657] <TB1>     INFO: Test took 4667ms.
[15:48:48.661] <TB1>     INFO: scanning low vcal = 230
[15:48:49.081] <TB1>     INFO: Expecting 41600 events.
[15:48:53.332] <TB1>     INFO: 41600 events read in total (3536ms).
[15:48:53.332] <TB1>     INFO: Test took 4671ms.
[15:48:53.335] <TB1>     INFO: scanning low vcal = 240
[15:48:53.755] <TB1>     INFO: Expecting 41600 events.
[15:48:58.006] <TB1>     INFO: 41600 events read in total (3536ms).
[15:48:58.007] <TB1>     INFO: Test took 4672ms.
[15:48:58.009] <TB1>     INFO: scanning low vcal = 250
[15:48:58.434] <TB1>     INFO: Expecting 41600 events.
[15:49:02.681] <TB1>     INFO: 41600 events read in total (3532ms).
[15:49:02.682] <TB1>     INFO: Test took 4673ms.
[15:49:02.686] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:49:03.109] <TB1>     INFO: Expecting 41600 events.
[15:49:07.357] <TB1>     INFO: 41600 events read in total (3533ms).
[15:49:07.358] <TB1>     INFO: Test took 4672ms.
[15:49:07.361] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:49:07.786] <TB1>     INFO: Expecting 41600 events.
[15:49:12.018] <TB1>     INFO: 41600 events read in total (3517ms).
[15:49:12.019] <TB1>     INFO: Test took 4658ms.
[15:49:12.022] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:49:12.446] <TB1>     INFO: Expecting 41600 events.
[15:49:16.680] <TB1>     INFO: 41600 events read in total (3519ms).
[15:49:16.680] <TB1>     INFO: Test took 4658ms.
[15:49:16.683] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:49:17.109] <TB1>     INFO: Expecting 41600 events.
[15:49:21.351] <TB1>     INFO: 41600 events read in total (3527ms).
[15:49:21.352] <TB1>     INFO: Test took 4669ms.
[15:49:21.355] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:49:21.779] <TB1>     INFO: Expecting 41600 events.
[15:49:26.054] <TB1>     INFO: 41600 events read in total (3560ms).
[15:49:26.055] <TB1>     INFO: Test took 4700ms.
[15:49:26.600] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:49:26.604] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:49:26.604] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:49:26.604] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:49:26.604] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:49:26.604] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:49:26.605] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:49:26.605] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:49:26.605] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:49:26.605] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:49:26.606] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:49:26.606] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:49:26.606] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:49:26.606] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:49:26.606] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:49:26.606] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:49:26.606] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:50:06.060] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:50:06.060] <TB1>     INFO: non-linearity mean:  0.970 0.958 0.948 0.956 0.952 0.961 0.955 0.962 0.951 0.955 0.955 0.957 0.957 0.964 0.953 0.963
[15:50:06.060] <TB1>     INFO: non-linearity RMS:   0.004 0.007 0.007 0.006 0.007 0.005 0.005 0.006 0.007 0.007 0.006 0.005 0.006 0.005 0.006 0.006
[15:50:06.060] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:50:06.083] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:50:06.106] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:50:06.129] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:50:06.152] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:50:06.175] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:50:06.198] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:50:06.221] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:50:06.243] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:50:06.266] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:50:06.288] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:50:06.311] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:50:06.334] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:50:06.357] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:50:06.380] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:50:06.403] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-20_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:50:06.425] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:50:06.425] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:50:06.433] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:50:06.433] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:50:06.438] <TB1>     INFO: ######################################################################
[15:50:06.438] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:50:06.438] <TB1>     INFO: ######################################################################
[15:50:06.441] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:50:06.450] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:50:06.451] <TB1>     INFO:     run 1 of 1
[15:50:06.451] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:50:06.793] <TB1>     INFO: Expecting 3120000 events.
[15:50:57.277] <TB1>     INFO: 1279685 events read in total (49770ms).
[15:51:47.215] <TB1>     INFO: 2555950 events read in total (99708ms).
[15:52:09.481] <TB1>     INFO: 3120000 events read in total (121975ms).
[15:52:09.527] <TB1>     INFO: Test took 123076ms.
[15:52:09.606] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:09.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:11.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:12.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:14.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:15.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:17.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:18.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:19.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:21.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:22.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:24.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:25.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:27.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:28.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:30.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:31.599] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:33.078] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 458547200
[15:52:33.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:52:33.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1105, RMS = 2.27322
[15:52:33.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:52:33.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:52:33.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.0019, RMS = 2.33693
[15:52:33.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:52:33.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:52:33.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.7523, RMS = 1.6182
[15:52:33.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:52:33.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:52:33.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.0503, RMS = 1.81995
[15:52:33.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:52:33.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:52:33.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.2794, RMS = 1.67693
[15:52:33.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[15:52:33.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:52:33.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.5605, RMS = 1.73835
[15:52:33.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[15:52:33.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:52:33.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9224, RMS = 1.05844
[15:52:33.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:52:33.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:52:33.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2748, RMS = 1.3841
[15:52:33.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:52:33.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:52:33.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8057, RMS = 0.971321
[15:52:33.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:52:33.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:52:33.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7122, RMS = 1.38215
[15:52:33.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:52:33.123] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:52:33.123] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1201, RMS = 1.61923
[15:52:33.123] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:52:33.123] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:52:33.123] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.239, RMS = 1.83048
[15:52:33.123] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:52:33.124] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:52:33.124] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.4261, RMS = 1.90415
[15:52:33.124] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:52:33.124] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:52:33.124] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7352, RMS = 1.8455
[15:52:33.124] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:52:33.125] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:52:33.125] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1086, RMS = 1.2457
[15:52:33.125] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:52:33.125] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:52:33.125] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5399, RMS = 1.04108
[15:52:33.125] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:52:33.126] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:52:33.126] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8149, RMS = 1.22581
[15:52:33.126] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:52:33.126] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:52:33.126] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5487, RMS = 1.72072
[15:52:33.126] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:52:33.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:52:33.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0164, RMS = 1.87341
[15:52:33.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:52:33.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:52:33.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2249, RMS = 1.93389
[15:52:33.127] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:52:33.129] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:52:33.129] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1409, RMS = 1.71889
[15:52:33.129] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:52:33.129] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:52:33.129] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3405, RMS = 1.69669
[15:52:33.129] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:52:33.130] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:52:33.130] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4498, RMS = 1.11273
[15:52:33.130] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:52:33.130] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:52:33.130] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9364, RMS = 1.30308
[15:52:33.130] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:52:33.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:52:33.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1172, RMS = 1.24574
[15:52:33.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:52:33.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:52:33.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3, RMS = 1.1319
[15:52:33.131] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:52:33.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:52:33.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2573, RMS = 1.87838
[15:52:33.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:52:33.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:52:33.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8164, RMS = 1.83414
[15:52:33.132] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:52:33.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:52:33.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9905, RMS = 1.1629
[15:52:33.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:52:33.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:52:33.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7036, RMS = 2.01818
[15:52:33.134] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:52:33.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:52:33.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2127, RMS = 1.26292
[15:52:33.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:52:33.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:52:33.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7735, RMS = 1.38177
[15:52:33.135] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:52:33.139] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:52:33.139] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    2    0    1    0    3    0    0    0    0    0    1    0
[15:52:33.139] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:52:33.235] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:52:33.235] <TB1>     INFO: enter test to run
[15:52:33.235] <TB1>     INFO:   test:  no parameter change
[15:52:33.236] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[15:52:33.237] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[15:52:33.237] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:52:33.237] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:52:33.740] <TB1>    QUIET: Connection to board 26 closed.
[15:52:33.743] <TB1>     INFO: pXar: this is the end, my friend
[15:52:33.743] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
