

================================================================
== Vitis HLS Report for 'matrix_multiplier_Pipeline_L2'
================================================================
* Date:           Fri Aug 30 17:36:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrix_multiplier-vhls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.911 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     13|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     40|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_81_p2  |         +|   0|  0|  13|           4|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  13|           4|           1|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|    4|          8|
    |i_fu_32                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_32      |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L2|  return value|
|empty             |   in|    4|     ap_none|                          empty|        scalar|
|cmp2              |   in|    1|     ap_none|                           cmp2|        scalar|
|x_local_address0  |  out|    4|   ap_memory|                        x_local|         array|
|x_local_ce0       |  out|    1|   ap_memory|                        x_local|         array|
|x_local_we0       |  out|    1|   ap_memory|                        x_local|         array|
|x_local_d0        |  out|   32|   ap_memory|                        x_local|         array|
|bitcast_ln9       |   in|   32|     ap_none|                    bitcast_ln9|        scalar|
+------------------+-----+-----+------------+-------------------------------+--------------+

