
F4_TorqueMode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000721c  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  080073e4  080073e4  000083e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077fc  080077fc  0000952c  2**0
                  CONTENTS
  4 .ARM          00000008  080077fc  080077fc  000087fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007804  08007804  0000952c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007804  08007804  00008804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007808  08007808  00008808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000052c  20000000  0800780c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001444  2000052c  08007d38  0000952c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001970  08007d38  00009970  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000952c  2**0
                  CONTENTS, READONLY
 12 .debug_line   00039a28  00000000  00000000  0000955c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000088  00000000  00000000  00042f84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   000357f7  00000000  00000000  0004300c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000797c  00000000  00000000  00078803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b08  00000000  00000000  00080180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000f594a  00000000  00000000  00081c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002630  00000000  00000000  001775d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 00016e80  00000000  00000000  00179c02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002be3d  00000000  00000000  00190a82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001bc8bf  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00004654  00000000  00000000  001bc904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000052c 	.word	0x2000052c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080073cc 	.word	0x080073cc

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000530 	.word	0x20000530
 8000204:	080073cc 	.word	0x080073cc

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b96a 	b.w	80004f4 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	460c      	mov	r4, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14e      	bne.n	80002e2 <__udivmoddi4+0xaa>
 8000244:	4694      	mov	ip, r2
 8000246:	458c      	cmp	ip, r1
 8000248:	4686      	mov	lr, r0
 800024a:	fab2 f282 	clz	r2, r2
 800024e:	d962      	bls.n	8000316 <__udivmoddi4+0xde>
 8000250:	b14a      	cbz	r2, 8000266 <__udivmoddi4+0x2e>
 8000252:	f1c2 0320 	rsb	r3, r2, #32
 8000256:	4091      	lsls	r1, r2
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000260:	4319      	orrs	r1, r3
 8000262:	fa00 fe02 	lsl.w	lr, r0, r2
 8000266:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800026a:	fa1f f68c 	uxth.w	r6, ip
 800026e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000272:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000276:	fb07 1114 	mls	r1, r7, r4, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb04 f106 	mul.w	r1, r4, r6
 8000282:	4299      	cmp	r1, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x64>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f104 30ff 	add.w	r0, r4, #4294967295
 800028e:	f080 8112 	bcs.w	80004b6 <__udivmoddi4+0x27e>
 8000292:	4299      	cmp	r1, r3
 8000294:	f240 810f 	bls.w	80004b6 <__udivmoddi4+0x27e>
 8000298:	3c02      	subs	r4, #2
 800029a:	4463      	add	r3, ip
 800029c:	1a59      	subs	r1, r3, r1
 800029e:	fa1f f38e 	uxth.w	r3, lr
 80002a2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a6:	fb07 1110 	mls	r1, r7, r0, r1
 80002aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ae:	fb00 f606 	mul.w	r6, r0, r6
 80002b2:	429e      	cmp	r6, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x94>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f100 31ff 	add.w	r1, r0, #4294967295
 80002be:	f080 80fc 	bcs.w	80004ba <__udivmoddi4+0x282>
 80002c2:	429e      	cmp	r6, r3
 80002c4:	f240 80f9 	bls.w	80004ba <__udivmoddi4+0x282>
 80002c8:	4463      	add	r3, ip
 80002ca:	3802      	subs	r0, #2
 80002cc:	1b9b      	subs	r3, r3, r6
 80002ce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002d2:	2100      	movs	r1, #0
 80002d4:	b11d      	cbz	r5, 80002de <__udivmoddi4+0xa6>
 80002d6:	40d3      	lsrs	r3, r2
 80002d8:	2200      	movs	r2, #0
 80002da:	e9c5 3200 	strd	r3, r2, [r5]
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d905      	bls.n	80002f2 <__udivmoddi4+0xba>
 80002e6:	b10d      	cbz	r5, 80002ec <__udivmoddi4+0xb4>
 80002e8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ec:	2100      	movs	r1, #0
 80002ee:	4608      	mov	r0, r1
 80002f0:	e7f5      	b.n	80002de <__udivmoddi4+0xa6>
 80002f2:	fab3 f183 	clz	r1, r3
 80002f6:	2900      	cmp	r1, #0
 80002f8:	d146      	bne.n	8000388 <__udivmoddi4+0x150>
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d302      	bcc.n	8000304 <__udivmoddi4+0xcc>
 80002fe:	4290      	cmp	r0, r2
 8000300:	f0c0 80f0 	bcc.w	80004e4 <__udivmoddi4+0x2ac>
 8000304:	1a86      	subs	r6, r0, r2
 8000306:	eb64 0303 	sbc.w	r3, r4, r3
 800030a:	2001      	movs	r0, #1
 800030c:	2d00      	cmp	r5, #0
 800030e:	d0e6      	beq.n	80002de <__udivmoddi4+0xa6>
 8000310:	e9c5 6300 	strd	r6, r3, [r5]
 8000314:	e7e3      	b.n	80002de <__udivmoddi4+0xa6>
 8000316:	2a00      	cmp	r2, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x204>
 800031c:	eba1 040c 	sub.w	r4, r1, ip
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	fa1f f78c 	uxth.w	r7, ip
 8000328:	2101      	movs	r1, #1
 800032a:	fbb4 f6f8 	udiv	r6, r4, r8
 800032e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000332:	fb08 4416 	mls	r4, r8, r6, r4
 8000336:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033a:	fb07 f006 	mul.w	r0, r7, r6
 800033e:	4298      	cmp	r0, r3
 8000340:	d908      	bls.n	8000354 <__udivmoddi4+0x11c>
 8000342:	eb1c 0303 	adds.w	r3, ip, r3
 8000346:	f106 34ff 	add.w	r4, r6, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x11a>
 800034c:	4298      	cmp	r0, r3
 800034e:	f200 80cd 	bhi.w	80004ec <__udivmoddi4+0x2b4>
 8000352:	4626      	mov	r6, r4
 8000354:	1a1c      	subs	r4, r3, r0
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb4 f0f8 	udiv	r0, r4, r8
 800035e:	fb08 4410 	mls	r4, r8, r0, r4
 8000362:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000366:	fb00 f707 	mul.w	r7, r0, r7
 800036a:	429f      	cmp	r7, r3
 800036c:	d908      	bls.n	8000380 <__udivmoddi4+0x148>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 34ff 	add.w	r4, r0, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x146>
 8000378:	429f      	cmp	r7, r3
 800037a:	f200 80b0 	bhi.w	80004de <__udivmoddi4+0x2a6>
 800037e:	4620      	mov	r0, r4
 8000380:	1bdb      	subs	r3, r3, r7
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	e7a5      	b.n	80002d4 <__udivmoddi4+0x9c>
 8000388:	f1c1 0620 	rsb	r6, r1, #32
 800038c:	408b      	lsls	r3, r1
 800038e:	fa22 f706 	lsr.w	r7, r2, r6
 8000392:	431f      	orrs	r7, r3
 8000394:	fa20 fc06 	lsr.w	ip, r0, r6
 8000398:	fa04 f301 	lsl.w	r3, r4, r1
 800039c:	ea43 030c 	orr.w	r3, r3, ip
 80003a0:	40f4      	lsrs	r4, r6
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	0c38      	lsrs	r0, r7, #16
 80003a8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003ac:	fbb4 fef0 	udiv	lr, r4, r0
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	fb00 441e 	mls	r4, r0, lr, r4
 80003b8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003bc:	fb0e f90c 	mul.w	r9, lr, ip
 80003c0:	45a1      	cmp	r9, r4
 80003c2:	fa02 f201 	lsl.w	r2, r2, r1
 80003c6:	d90a      	bls.n	80003de <__udivmoddi4+0x1a6>
 80003c8:	193c      	adds	r4, r7, r4
 80003ca:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ce:	f080 8084 	bcs.w	80004da <__udivmoddi4+0x2a2>
 80003d2:	45a1      	cmp	r9, r4
 80003d4:	f240 8081 	bls.w	80004da <__udivmoddi4+0x2a2>
 80003d8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003dc:	443c      	add	r4, r7
 80003de:	eba4 0409 	sub.w	r4, r4, r9
 80003e2:	fa1f f983 	uxth.w	r9, r3
 80003e6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ea:	fb00 4413 	mls	r4, r0, r3, r4
 80003ee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003f2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d907      	bls.n	800040a <__udivmoddi4+0x1d2>
 80003fa:	193c      	adds	r4, r7, r4
 80003fc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000400:	d267      	bcs.n	80004d2 <__udivmoddi4+0x29a>
 8000402:	45a4      	cmp	ip, r4
 8000404:	d965      	bls.n	80004d2 <__udivmoddi4+0x29a>
 8000406:	3b02      	subs	r3, #2
 8000408:	443c      	add	r4, r7
 800040a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040e:	fba0 9302 	umull	r9, r3, r0, r2
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	429c      	cmp	r4, r3
 8000418:	46ce      	mov	lr, r9
 800041a:	469c      	mov	ip, r3
 800041c:	d351      	bcc.n	80004c2 <__udivmoddi4+0x28a>
 800041e:	d04e      	beq.n	80004be <__udivmoddi4+0x286>
 8000420:	b155      	cbz	r5, 8000438 <__udivmoddi4+0x200>
 8000422:	ebb8 030e 	subs.w	r3, r8, lr
 8000426:	eb64 040c 	sbc.w	r4, r4, ip
 800042a:	fa04 f606 	lsl.w	r6, r4, r6
 800042e:	40cb      	lsrs	r3, r1
 8000430:	431e      	orrs	r6, r3
 8000432:	40cc      	lsrs	r4, r1
 8000434:	e9c5 6400 	strd	r6, r4, [r5]
 8000438:	2100      	movs	r1, #0
 800043a:	e750      	b.n	80002de <__udivmoddi4+0xa6>
 800043c:	f1c2 0320 	rsb	r3, r2, #32
 8000440:	fa20 f103 	lsr.w	r1, r0, r3
 8000444:	fa0c fc02 	lsl.w	ip, ip, r2
 8000448:	fa24 f303 	lsr.w	r3, r4, r3
 800044c:	4094      	lsls	r4, r2
 800044e:	430c      	orrs	r4, r1
 8000450:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000454:	fa00 fe02 	lsl.w	lr, r0, r2
 8000458:	fa1f f78c 	uxth.w	r7, ip
 800045c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000460:	fb08 3110 	mls	r1, r8, r0, r3
 8000464:	0c23      	lsrs	r3, r4, #16
 8000466:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046a:	fb00 f107 	mul.w	r1, r0, r7
 800046e:	4299      	cmp	r1, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x24c>
 8000472:	eb1c 0303 	adds.w	r3, ip, r3
 8000476:	f100 36ff 	add.w	r6, r0, #4294967295
 800047a:	d22c      	bcs.n	80004d6 <__udivmoddi4+0x29e>
 800047c:	4299      	cmp	r1, r3
 800047e:	d92a      	bls.n	80004d6 <__udivmoddi4+0x29e>
 8000480:	3802      	subs	r0, #2
 8000482:	4463      	add	r3, ip
 8000484:	1a5b      	subs	r3, r3, r1
 8000486:	b2a4      	uxth	r4, r4
 8000488:	fbb3 f1f8 	udiv	r1, r3, r8
 800048c:	fb08 3311 	mls	r3, r8, r1, r3
 8000490:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000494:	fb01 f307 	mul.w	r3, r1, r7
 8000498:	42a3      	cmp	r3, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x276>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a4:	d213      	bcs.n	80004ce <__udivmoddi4+0x296>
 80004a6:	42a3      	cmp	r3, r4
 80004a8:	d911      	bls.n	80004ce <__udivmoddi4+0x296>
 80004aa:	3902      	subs	r1, #2
 80004ac:	4464      	add	r4, ip
 80004ae:	1ae4      	subs	r4, r4, r3
 80004b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b4:	e739      	b.n	800032a <__udivmoddi4+0xf2>
 80004b6:	4604      	mov	r4, r0
 80004b8:	e6f0      	b.n	800029c <__udivmoddi4+0x64>
 80004ba:	4608      	mov	r0, r1
 80004bc:	e706      	b.n	80002cc <__udivmoddi4+0x94>
 80004be:	45c8      	cmp	r8, r9
 80004c0:	d2ae      	bcs.n	8000420 <__udivmoddi4+0x1e8>
 80004c2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ca:	3801      	subs	r0, #1
 80004cc:	e7a8      	b.n	8000420 <__udivmoddi4+0x1e8>
 80004ce:	4631      	mov	r1, r6
 80004d0:	e7ed      	b.n	80004ae <__udivmoddi4+0x276>
 80004d2:	4603      	mov	r3, r0
 80004d4:	e799      	b.n	800040a <__udivmoddi4+0x1d2>
 80004d6:	4630      	mov	r0, r6
 80004d8:	e7d4      	b.n	8000484 <__udivmoddi4+0x24c>
 80004da:	46d6      	mov	lr, sl
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1a6>
 80004de:	4463      	add	r3, ip
 80004e0:	3802      	subs	r0, #2
 80004e2:	e74d      	b.n	8000380 <__udivmoddi4+0x148>
 80004e4:	4606      	mov	r6, r0
 80004e6:	4623      	mov	r3, r4
 80004e8:	4608      	mov	r0, r1
 80004ea:	e70f      	b.n	800030c <__udivmoddi4+0xd4>
 80004ec:	3e02      	subs	r6, #2
 80004ee:	4463      	add	r3, ip
 80004f0:	e730      	b.n	8000354 <__udivmoddi4+0x11c>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80004f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000530 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80004fc:	480d      	ldr	r0, [pc, #52]	@ (8000534 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80004fe:	490e      	ldr	r1, [pc, #56]	@ (8000538 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000500:	4a0e      	ldr	r2, [pc, #56]	@ (800053c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000504:	e002      	b.n	800050c <LoopCopyDataInit>

08000506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800050a:	3304      	adds	r3, #4

0800050c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800050c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800050e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000510:	d3f9      	bcc.n	8000506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000512:	4a0b      	ldr	r2, [pc, #44]	@ (8000540 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000514:	4c0b      	ldr	r4, [pc, #44]	@ (8000544 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000518:	e001      	b.n	800051e <LoopFillZerobss>

0800051a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800051a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800051c:	3204      	adds	r2, #4

0800051e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800051e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000520:	d3fb      	bcc.n	800051a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000522:	f003 fbb1 	bl	8003c88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000526:	f006 ff1f 	bl	8007368 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800052a:	f000 fbcd 	bl	8000cc8 <main>
  bx  lr    
 800052e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000530:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000534:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000538:	2000052c 	.word	0x2000052c
  ldr r2, =_sidata
 800053c:	0800780c 	.word	0x0800780c
  ldr r2, =_sbss
 8000540:	2000052c 	.word	0x2000052c
  ldr r4, =_ebss
 8000544:	20001970 	.word	0x20001970

08000548 <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000548:	e7fe      	b.n	8000548 <BusFault_Handler>
	...

0800054c <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 800054c:	b570      	push	{r4, r5, r6, lr}
 800054e:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 8000550:	6940      	ldr	r0, [r0, #20]
 8000552:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000554:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000556:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/

    /* Configure UART to receive first packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000558:	6d65      	ldr	r5, [r4, #84]	@ 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 800055a:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 800055e:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000562:	6960      	ldr	r0, [r4, #20]
 8000564:	f104 011c 	add.w	r1, r4, #28
 8000568:	462b      	mov	r3, r5
 800056a:	2204      	movs	r2, #4
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 800056c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000570:	4718      	bx	r3
 8000572:	bf00      	nop

08000574 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000574:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000576:	780b      	ldrb	r3, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 8000578:	790a      	ldrb	r2, [r1, #4]
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800057a:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800057e:	4c1e      	ldr	r4, [pc, #120]	@ (80005f8 <ASPEP_sendBeacon+0x84>)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000580:	01db      	lsls	r3, r3, #7
 8000582:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8000586:	784a      	ldrb	r2, [r1, #1]
 8000588:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 800058c:	78ca      	ldrb	r2, [r1, #3]
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800058e:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000592:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000596:	b2da      	uxtb	r2, r3
 8000598:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 800059c:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005a0:	5ca2      	ldrb	r2, [r4, r2]
 80005a2:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80005a6:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80005a8:	5ca2      	ldrb	r2, [r4, r2]
 80005aa:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 80005ae:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80005b0:	5ca2      	ldrb	r2, [r4, r2]
 80005b2:	4c12      	ldr	r4, [pc, #72]	@ (80005fc <ASPEP_sendBeacon+0x88>)
 80005b4:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 80005b8:	5ca2      	ldrb	r2, [r4, r2]
 80005ba:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80005be:	f043 0305 	orr.w	r3, r3, #5
 80005c2:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c4:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80005c6:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80005c8:	b14b      	cbz	r3, 80005de <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 80005ca:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 80005cc:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80005d0:	b913      	cbnz	r3, 80005d8 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 80005d2:	2302      	movs	r3, #2
 80005d4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 80005d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80005dc:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80005de:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 80005e2:	2303      	movs	r3, #3
 80005e4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80005e8:	6481      	str	r1, [r0, #72]	@ 0x48
 80005ea:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80005ec:	2204      	movs	r2, #4
 80005ee:	6d83      	ldr	r3, [r0, #88]	@ 0x58
}
 80005f0:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80005f4:	6940      	ldr	r0, [r0, #20]
 80005f6:	4718      	bx	r3
 80005f8:	080073f4 	.word	0x080073f4
 80005fc:	080073e4 	.word	0x080073e4

08000600 <ASPEP_sendPing>:
{
 8000600:	b430      	push	{r4, r5}
                   | (uint32_t)((uint32_t)cBit << 5U)
 8000602:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000604:	f890 c060 	ldrb.w	ip, [r0, #96]	@ 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000608:	f890 4063 	ldrb.w	r4, [r0, #99]	@ 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800060c:	4d1d      	ldr	r5, [pc, #116]	@ (8000684 <ASPEP_sendPing+0x84>)
                   | (uint32_t)((uint32_t)cBit << 5U)
 800060e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000612:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000616:	f00c 0101 	and.w	r1, ip, #1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800061a:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800061e:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000622:	f004 040f 	and.w	r4, r4, #15
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000626:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800062a:	b2da      	uxtb	r2, r3
 800062c:	4c16      	ldr	r4, [pc, #88]	@ (8000688 <ASPEP_sendPing+0x88>)
 800062e:	f042 0206 	orr.w	r2, r2, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000632:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000636:	5ca2      	ldrb	r2, [r4, r2]
 8000638:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 800063c:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800063e:	5ca2      	ldrb	r2, [r4, r2]
 8000640:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8000644:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000646:	5ca2      	ldrb	r2, [r4, r2]
 8000648:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 800064c:	5ceb      	ldrb	r3, [r5, r3]
 800064e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000652:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000654:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000656:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8000658:	b143      	cbz	r3, 800066c <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 800065a:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 800065c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8000660:	b913      	cbnz	r3, 8000668 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 8000662:	2302      	movs	r3, #2
 8000664:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 8000668:	bc30      	pop	{r4, r5}
 800066a:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800066c:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000670:	2303      	movs	r3, #3
 8000672:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000676:	6481      	str	r1, [r0, #72]	@ 0x48
 8000678:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 800067a:	2204      	movs	r2, #4
 800067c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800067e:	6940      	ldr	r0, [r0, #20]
}
 8000680:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000682:	4718      	bx	r3
 8000684:	080073e4 	.word	0x080073e4
 8000688:	080073f4 	.word	0x080073f4

0800068c <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 800068c:	2a0a      	cmp	r2, #10
 800068e:	d009      	beq.n	80006a4 <ASPEP_getBuffer+0x18>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 8000690:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
 8000694:	2b01      	cmp	r3, #1
 8000696:	d91d      	bls.n	80006d4 <ASPEP_getBuffer+0x48>
 8000698:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800069c:	2b01      	cmp	r3, #1
 800069e:	d90d      	bls.n	80006bc <ASPEP_getBuffer+0x30>
        result = false;
 80006a0:	2000      	movs	r0, #0
}
 80006a2:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 80006a4:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d8f9      	bhi.n	80006a0 <ASPEP_getBuffer+0x14>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006ac:	6a83      	ldr	r3, [r0, #40]	@ 0x28
        pHandle->syncBuffer.state = writeLock;
 80006ae:	2201      	movs	r2, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006b0:	3304      	adds	r3, #4
 80006b2:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 80006b4:	f880 202e 	strb.w	r2, [r0, #46]	@ 0x2e
  bool result = true;
 80006b8:	2001      	movs	r0, #1
 80006ba:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006bc:	6b83      	ldr	r3, [r0, #56]	@ 0x38
          pHandle->asyncBufferB.state = writeLock;
 80006be:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006c2:	f100 0238 	add.w	r2, r0, #56	@ 0x38
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006c6:	3304      	adds	r3, #4
          pHandle->asyncBufferB.state = writeLock;
 80006c8:	f880 c03e 	strb.w	ip, [r0, #62]	@ 0x3e
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006cc:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006ce:	600b      	str	r3, [r1, #0]
  bool result = true;
 80006d0:	2001      	movs	r0, #1
 80006d2:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006d4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
          pHandle->asyncBufferA.state = writeLock;
 80006d6:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006da:	f100 0230 	add.w	r2, r0, #48	@ 0x30
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006de:	3304      	adds	r3, #4
          pHandle->asyncBufferA.state = writeLock;
 80006e0:	f880 c036 	strb.w	ip, [r0, #54]	@ 0x36
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006e4:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006e6:	600b      	str	r3, [r1, #0]
 80006e8:	e7f2      	b.n	80006d0 <ASPEP_getBuffer+0x44>
 80006ea:	bf00      	nop

080006ec <ASPEP_sendPacket>:
{
 80006ec:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80006ee:	f890 0064 	ldrb.w	r0, [r0, #100]	@ 0x64
 80006f2:	2802      	cmp	r0, #2
 80006f4:	d001      	beq.n	80006fa <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 80006f6:	2002      	movs	r0, #2
 80006f8:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 80006fa:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 80006fe:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 8000702:	f89c 006c 	ldrb.w	r0, [ip, #108]	@ 0x6c
 8000706:	2801      	cmp	r0, #1
 8000708:	d104      	bne.n	8000714 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 800070a:	f64f 60ca 	movw	r0, #65226	@ 0xfeca
 800070e:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000710:	3202      	adds	r2, #2
 8000712:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8000714:	2b0a      	cmp	r3, #10
 8000716:	d105      	bne.n	8000724 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 8000718:	f89c 0010 	ldrb.w	r0, [ip, #16]
 800071c:	b348      	cbz	r0, 8000772 <ASPEP_sendPacket+0x86>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 800071e:	2000      	movs	r0, #0
 8000720:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 8000724:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 8000728:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800072a:	4d34      	ldr	r5, [pc, #208]	@ (80007fc <ASPEP_sendPacket+0x110>)
 800072c:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 800072e:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000730:	5d2e      	ldrb	r6, [r5, r4]
 8000732:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8000736:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8000738:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800073c:	5d2e      	ldrb	r6, [r5, r4]
 800073e:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8000742:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000744:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000746:	5d2c      	ldrb	r4, [r5, r4]
 8000748:	f3c0 6503 	ubfx	r5, r0, #24, #4
 800074c:	406c      	eors	r4, r5
 800074e:	4d2c      	ldr	r5, [pc, #176]	@ (8000800 <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 8000750:	5d2c      	ldrb	r4, [r5, r4]
 8000752:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 8000756:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 800075a:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800075c:	f8dc 1048 	ldr.w	r1, [ip, #72]	@ 0x48
 8000760:	b1b9      	cbz	r1, 8000792 <ASPEP_sendPacket+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 8000762:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8000764:	2b09      	cmp	r3, #9
 8000766:	d006      	beq.n	8000776 <ASPEP_sendPacket+0x8a>
      else if (MCTL_SYNC == dataType)
 8000768:	2b0a      	cmp	r3, #10
 800076a:	d02a      	beq.n	80007c2 <ASPEP_sendPacket+0xd6>
      else if(ASPEP_CTRL == dataType)
 800076c:	b37b      	cbz	r3, 80007ce <ASPEP_sendPacket+0xe2>
  uint8_t result = ASPEP_OK;
 800076e:	2000      	movs	r0, #0
}
 8000770:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8000772:	2001      	movs	r0, #1
}
 8000774:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 8000776:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 800077a:	6819      	ldr	r1, [r3, #0]
  uint8_t result = ASPEP_OK;
 800077c:	458e      	cmp	lr, r1
 800077e:	bf14      	ite	ne
 8000780:	2003      	movne	r0, #3
 8000782:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 8000784:	f8dc 1044 	ldr.w	r1, [ip, #68]	@ 0x44
 8000788:	b3a1      	cbz	r1, 80007f4 <ASPEP_sendPacket+0x108>
        pHandle->lastRequestedAsyncBuff->state = pending;
 800078a:	2102      	movs	r1, #2
 800078c:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 800078e:	809a      	strh	r2, [r3, #4]
}
 8000790:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 8000792:	2b09      	cmp	r3, #9
 8000794:	d029      	beq.n	80007ea <ASPEP_sendPacket+0xfe>
      else if (MCTL_SYNC == dataType)
 8000796:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 8000798:	f04f 0303 	mov.w	r3, #3
 800079c:	bf0b      	itete	eq
 800079e:	f88c 302e 	strbeq.w	r3, [ip, #46]	@ 0x2e
        pHandle->ctrlBuffer.state = readLock;
 80007a2:	f88c 3024 	strbne.w	r3, [ip, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 80007a6:	f10c 0328 	addeq.w	r3, ip, #40	@ 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80007aa:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80007ae:	f8cc 3048 	str.w	r3, [ip, #72]	@ 0x48
 80007b2:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80007b4:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
 80007b8:	f8dc 0014 	ldr.w	r0, [ip, #20]
 80007bc:	4671      	mov	r1, lr
 80007be:	4798      	blx	r3
 80007c0:	e7d5      	b.n	800076e <ASPEP_sendPacket+0x82>
        if (pHandle -> syncBuffer.state != writeLock)
 80007c2:	f89c 302e 	ldrb.w	r3, [ip, #46]	@ 0x2e
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d009      	beq.n	80007de <ASPEP_sendPacket+0xf2>
          result = ASPEP_BUFFER_ERROR;
 80007ca:	2003      	movs	r0, #3
}
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->ctrlBuffer.state != available)
 80007ce:	f89c 3024 	ldrb.w	r3, [ip, #36]	@ 0x24
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d1f9      	bne.n	80007ca <ASPEP_sendPacket+0xde>
          pHandle->ctrlBuffer.state = pending;
 80007d6:	2302      	movs	r3, #2
 80007d8:	f88c 3024 	strb.w	r3, [ip, #36]	@ 0x24
 80007dc:	e7c7      	b.n	800076e <ASPEP_sendPacket+0x82>
          pHandle->syncBuffer.state = pending;
 80007de:	2302      	movs	r3, #2
 80007e0:	f88c 302e 	strb.w	r3, [ip, #46]	@ 0x2e
          pHandle->syncBuffer.length = bufferLength;
 80007e4:	f8ac 202c 	strh.w	r2, [ip, #44]	@ 0x2c
 80007e8:	e7c1      	b.n	800076e <ASPEP_sendPacket+0x82>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 80007ea:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 80007ee:	2103      	movs	r1, #3
 80007f0:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80007f2:	e7dc      	b.n	80007ae <ASPEP_sendPacket+0xc2>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 80007f4:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
 80007f8:	e7c7      	b.n	800078a <ASPEP_sendPacket+0x9e>
 80007fa:	bf00      	nop
 80007fc:	080073f4 	.word	0x080073f4
 8000800:	080073e4 	.word	0x080073e4

08000804 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000804:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000806:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800080a:	2b03      	cmp	r3, #3
{
 800080c:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 800080e:	d013      	beq.n	8000838 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 8000810:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8000812:	2100      	movs	r1, #0
 8000814:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8000816:	f890 202e 	ldrb.w	r2, [r0, #46]	@ 0x2e
 800081a:	2a02      	cmp	r2, #2
 800081c:	d013      	beq.n	8000846 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 800081e:	2b02      	cmp	r3, #2
 8000820:	d11d      	bne.n	800085e <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000822:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000826:	6d83      	ldr	r3, [r0, #88]	@ 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000828:	6481      	str	r1, [r0, #72]	@ 0x48
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 800082a:	2204      	movs	r2, #4
 800082c:	6940      	ldr	r0, [r0, #20]
 800082e:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8000830:	2303      	movs	r3, #3
 8000832:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000836:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8000838:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
      pHandle->ctrlBuffer.state = available;
 800083c:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 800083e:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8000840:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (pHandle->syncBuffer.state == pending)
 8000844:	d10b      	bne.n	800085e <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000846:	f104 0028 	add.w	r0, r4, #40	@ 0x28
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800084a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800084c:	64a0      	str	r0, [r4, #72]	@ 0x48
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800084e:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8000850:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000852:	6960      	ldr	r0, [r4, #20]
 8000854:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8000856:	2303      	movs	r3, #3
 8000858:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
}
 800085c:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 800085e:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8000860:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000862:	b1cb      	cbz	r3, 8000898 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8000864:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 8000866:	64a3      	str	r3, [r4, #72]	@ 0x48
        pHandle->asyncNextBuffer->state = readLock;
 8000868:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_send(pHandle ->HWIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 800086a:	6819      	ldr	r1, [r3, #0]
 800086c:	889a      	ldrh	r2, [r3, #4]
 800086e:	6960      	ldr	r0, [r4, #20]
 8000870:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000872:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8000874:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 8000878:	2b02      	cmp	r3, #2
 800087a:	d007      	beq.n	800088c <ASPEP_HWDataTransmittedIT+0x88>
 800087c:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8000880:	2b02      	cmp	r3, #2
 8000882:	d003      	beq.n	800088c <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8000884:	2300      	movs	r3, #0
 8000886:	6463      	str	r3, [r4, #68]	@ 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 8000888:	b662      	cpsie	i
}
 800088a:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 800088c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800088e:	0063      	lsls	r3, r4, #1
 8000890:	3368      	adds	r3, #104	@ 0x68
 8000892:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 8000894:	6463      	str	r3, [r4, #68]	@ 0x44
        {
 8000896:	e7f7      	b.n	8000888 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 8000898:	64a3      	str	r3, [r4, #72]	@ 0x48
 800089a:	e7f5      	b.n	8000888 <ASPEP_HWDataTransmittedIT+0x84>

0800089c <ASPEP_RXframeProcess>:
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 800089c:	f890 3061 	ldrb.w	r3, [r0, #97]	@ 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80008a0:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 80008a2:	f04f 0c00 	mov.w	ip, #0
{
 80008a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008aa:	4604      	mov	r4, r0
    *packetLength = 0;
 80008ac:	f8a1 c000 	strh.w	ip, [r1]
    if (pHandle->NewPacketAvailable)
 80008b0:	b1cb      	cbz	r3, 80008e6 <ASPEP_RXframeProcess+0x4a>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80008b2:	f890 3064 	ldrb.w	r3, [r0, #100]	@ 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80008b6:	f880 c061 	strb.w	ip, [r0, #97]	@ 0x61
      switch (pHandle->ASPEP_State)
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d055      	beq.n	800096a <ASPEP_RXframeProcess+0xce>
 80008be:	2b02      	cmp	r3, #2
 80008c0:	d018      	beq.n	80008f4 <ASPEP_RXframeProcess+0x58>
 80008c2:	b933      	cbnz	r3, 80008d2 <ASPEP_RXframeProcess+0x36>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 80008c4:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 80008c6:	2905      	cmp	r1, #5
 80008c8:	f000 80e3 	beq.w	8000a92 <ASPEP_RXframeProcess+0x1f6>
              /* Nothing to do, controller has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
          }
          else if (PING == pHandle->rxPacketType)
 80008cc:	2906      	cmp	r1, #6
 80008ce:	f000 8129 	beq.w	8000b24 <ASPEP_RXframeProcess+0x288>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80008d2:	2500      	movs	r5, #0

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80008d4:	6960      	ldr	r0, [r4, #20]
 80008d6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80008d8:	2204      	movs	r2, #4
 80008da:	f104 011c 	add.w	r1, r4, #28
 80008de:	4798      	blx	r3
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 80008e0:	4628      	mov	r0, r5
 80008e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 80008e6:	f890 3062 	ldrb.w	r3, [r0, #98]	@ 0x62
 80008ea:	b9bb      	cbnz	r3, 800091c <ASPEP_RXframeProcess+0x80>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80008ec:	2500      	movs	r5, #0
}
 80008ee:	4628      	mov	r0, r5
 80008f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 80008f4:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 80008f6:	2b05      	cmp	r3, #5
 80008f8:	d045      	beq.n	8000986 <ASPEP_RXframeProcess+0xea>
          else if (PING == pHandle->rxPacketType)
 80008fa:	2b06      	cmp	r3, #6
 80008fc:	f000 8118 	beq.w	8000b30 <ASPEP_RXframeProcess+0x294>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8000900:	2b09      	cmp	r3, #9
 8000902:	d1e6      	bne.n	80008d2 <ASPEP_RXframeProcess+0x36>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000904:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
              *packetLength = pHandle->rxLength;
 8000908:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
              result = pHandle->rxBuffer;
 800090c:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 800090e:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000910:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000912:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000916:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLength;
 8000918:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 800091a:	e7db      	b.n	80008d4 <ASPEP_RXframeProcess+0x38>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800091c:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 8000920:	021b      	lsls	r3, r3, #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000922:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000926:	488b      	ldr	r0, [pc, #556]	@ (8000b54 <ASPEP_RXframeProcess+0x2b8>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000928:	4d8b      	ldr	r5, [pc, #556]	@ (8000b58 <ASPEP_RXframeProcess+0x2bc>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800092a:	f082 0209 	eor.w	r2, r2, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800092e:	f043 010f 	orr.w	r1, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000932:	5c82      	ldrb	r2, [r0, r2]
 8000934:	ea82 4313 	eor.w	r3, r2, r3, lsr #16
 8000938:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800093a:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 800093c:	5ceb      	ldrb	r3, [r5, r3]
 800093e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000942:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000944:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000946:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000948:	2b00      	cmp	r3, #0
 800094a:	f000 80f6 	beq.w	8000b3a <ASPEP_RXframeProcess+0x29e>
  __ASM volatile ("cpsie i" : : : "memory");
 800094e:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000950:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8000954:	b913      	cbnz	r3, 800095c <ASPEP_RXframeProcess+0xc0>
          pHandle->ctrlBuffer.state = pending;
 8000956:	2302      	movs	r3, #2
 8000958:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 800095c:	2200      	movs	r2, #0
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 800095e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8000960:	6960      	ldr	r0, [r4, #20]
      pHandle->badPacketFlag = ASPEP_OK;
 8000962:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8000966:	4798      	blx	r3
 8000968:	e7c0      	b.n	80008ec <ASPEP_RXframeProcess+0x50>
          if (BEACON == pHandle->rxPacketType)
 800096a:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 800096c:	2905      	cmp	r1, #5
 800096e:	d04f      	beq.n	8000a10 <ASPEP_RXframeProcess+0x174>
          else if (PING == pHandle->rxPacketType)
 8000970:	2906      	cmp	r1, #6
 8000972:	d1ae      	bne.n	80008d2 <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000974:	4619      	mov	r1, r3
 8000976:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800097a:	f7ff fe41 	bl	8000600 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 800097e:	2302      	movs	r3, #2
 8000980:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8000984:	e7a5      	b.n	80008d2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000986:	f894 e01d 	ldrb.w	lr, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800098a:	f894 506d 	ldrb.w	r5, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800098e:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000990:	f894 606c 	ldrb.w	r6, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000994:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000998:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800099c:	f00e 0e3f 	and.w	lr, lr, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80009a0:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009a2:	4575      	cmp	r5, lr
 80009a4:	bf28      	it	cs
 80009a6:	4675      	movcs	r5, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009a8:	42b0      	cmp	r0, r6
 80009aa:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80009ac:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009b0:	bf28      	it	cs
 80009b2:	4631      	movcs	r1, r6
 80009b4:	4663      	mov	r3, ip
 80009b6:	f361 0307 	bfi	r3, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 80009ba:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009be:	45b8      	cmp	r8, r7
 80009c0:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009c2:	f365 230f 	bfi	r3, r5, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009c6:	bf28      	it	cs
 80009c8:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009ca:	45ca      	cmp	sl, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009cc:	f361 4317 	bfi	r3, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009d0:	4651      	mov	r1, sl
 80009d2:	bf28      	it	cs
 80009d4:	4649      	movcs	r1, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009d6:	f361 631f 	bfi	r3, r1, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80009da:	42b0      	cmp	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009dc:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80009de:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 80009e2:	d80f      	bhi.n	8000a04 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80009e4:	45ae      	cmp	lr, r5
 80009e6:	d80d      	bhi.n	8000a04 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80009e8:	45b8      	cmp	r8, r7
 80009ea:	d80b      	bhi.n	8000a04 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80009ec:	45ca      	cmp	sl, r9
 80009ee:	d809      	bhi.n	8000a04 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80009f0:	f894 c070 	ldrb.w	ip, [r4, #112]	@ 0x70
 80009f4:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80009f8:	ebac 0c02 	sub.w	ip, ip, r2
 80009fc:	fabc fc8c 	clz	ip, ip
 8000a00:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8000a04:	f884 c064 	strb.w	ip, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a08:	4620      	mov	r0, r4
 8000a0a:	f7ff fdb3 	bl	8000574 <ASPEP_sendBeacon>
 8000a0e:	e760      	b.n	80008d2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000a10:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a12:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000a16:	7f01      	ldrb	r1, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a18:	f890 006d 	ldrb.w	r0, [r0, #109]	@ 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a1c:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a20:	f894 e06f 	ldrb.w	lr, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000a24:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000a28:	09c9      	lsrs	r1, r1, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a2a:	42a8      	cmp	r0, r5
 8000a2c:	bf28      	it	cs
 8000a2e:	4628      	movcs	r0, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a30:	42b1      	cmp	r1, r6
 8000a32:	4663      	mov	r3, ip
 8000a34:	468c      	mov	ip, r1
 8000a36:	bf28      	it	cs
 8000a38:	46b4      	movcs	ip, r6
 8000a3a:	f36c 0307 	bfi	r3, ip, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000a3e:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000a42:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a46:	45bc      	cmp	ip, r7
 8000a48:	46e1      	mov	r9, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a4a:	f360 230f 	bfi	r3, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a4e:	bf28      	it	cs
 8000a50:	46b9      	movcs	r9, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a52:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a54:	f369 4317 	bfi	r3, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a58:	46c1      	mov	r9, r8
 8000a5a:	bf28      	it	cs
 8000a5c:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a5e:	f369 631f 	bfi	r3, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a62:	42b1      	cmp	r1, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a64:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a66:	d80b      	bhi.n	8000a80 <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000a68:	4285      	cmp	r5, r0
 8000a6a:	d809      	bhi.n	8000a80 <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000a6c:	45bc      	cmp	ip, r7
 8000a6e:	d807      	bhi.n	8000a80 <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000a70:	45f0      	cmp	r8, lr
 8000a72:	d805      	bhi.n	8000a80 <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000a74:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000a78:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d002      	beq.n	8000a86 <ASPEP_RXframeProcess+0x1ea>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000a80:	2300      	movs	r3, #0
 8000a82:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a86:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 8000a8a:	4620      	mov	r0, r4
 8000a8c:	f7ff fd72 	bl	8000574 <ASPEP_sendBeacon>
 8000a90:	e71f      	b.n	80008d2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000a92:	f890 c01d 	ldrb.w	ip, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a96:	f890 106d 	ldrb.w	r1, [r0, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000a9a:	7f05      	ldrb	r5, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a9c:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000aa0:	f890 706e 	ldrb.w	r7, [r0, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000aa4:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000aa8:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000aac:	09ed      	lsrs	r5, r5, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000aae:	4561      	cmp	r1, ip
 8000ab0:	bf28      	it	cs
 8000ab2:	4661      	movcs	r1, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ab4:	42b5      	cmp	r5, r6
 8000ab6:	4628      	mov	r0, r5
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000ab8:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000abc:	bf28      	it	cs
 8000abe:	4630      	movcs	r0, r6
 8000ac0:	f360 0307 	bfi	r3, r0, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000ac4:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ac8:	45b8      	cmp	r8, r7
 8000aca:	4640      	mov	r0, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000acc:	f361 230f 	bfi	r3, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ad0:	bf28      	it	cs
 8000ad2:	4638      	movcs	r0, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ad4:	45ca      	cmp	sl, r9
 8000ad6:	46d6      	mov	lr, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ad8:	f360 4317 	bfi	r3, r0, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000adc:	bf28      	it	cs
 8000ade:	46ce      	movcs	lr, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ae0:	f36e 631f 	bfi	r3, lr, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000ae4:	42b5      	cmp	r5, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ae6:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000ae8:	d8cd      	bhi.n	8000a86 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000aea:	458c      	cmp	ip, r1
 8000aec:	d8cb      	bhi.n	8000a86 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000aee:	45b8      	cmp	r8, r7
 8000af0:	d8c9      	bhi.n	8000a86 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000af2:	45ca      	cmp	sl, r9
 8000af4:	d8c7      	bhi.n	8000a86 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000af6:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000afa:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d1c1      	bne.n	8000a86 <ASPEP_RXframeProcess+0x1ea>
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b02:	1c4b      	adds	r3, r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b04:	1c42      	adds	r2, r0, #1
 8000b06:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b08:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b0a:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b0c:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b10:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b12:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b14:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000b16:	f8a4 e00e 	strh.w	lr, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000b1a:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000b1e:	f884 1064 	strb.w	r1, [r4, #100]	@ 0x64
 8000b22:	e7b0      	b.n	8000a86 <ASPEP_RXframeProcess+0x1ea>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000b24:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000b28:	4619      	mov	r1, r3
 8000b2a:	f7ff fd69 	bl	8000600 <ASPEP_sendPing>
 8000b2e:	e6d0      	b.n	80008d2 <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000b30:	7f42      	ldrb	r2, [r0, #29]
 8000b32:	2101      	movs	r1, #1
 8000b34:	f7ff fd64 	bl	8000600 <ASPEP_sendPing>
 8000b38:	e6cb      	b.n	80008d2 <ASPEP_RXframeProcess+0x36>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000b3a:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8000b3e:	2303      	movs	r3, #3
 8000b40:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000b44:	64a1      	str	r1, [r4, #72]	@ 0x48
 8000b46:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000b48:	2204      	movs	r2, #4
 8000b4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b4c:	6960      	ldr	r0, [r4, #20]
 8000b4e:	4798      	blx	r3
 8000b50:	e704      	b.n	800095c <ASPEP_RXframeProcess+0xc0>
 8000b52:	bf00      	nop
 8000b54:	080073f4 	.word	0x080073f4
 8000b58:	080073e4 	.word	0x080073e4

08000b5c <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8000b5c:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 8000b5e:	f890 3065 	ldrb.w	r3, [r0, #101]	@ 0x65
{
 8000b62:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8000b64:	b13b      	cbz	r3, 8000b76 <ASPEP_HWDataReceivedIT+0x1a>
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d104      	bne.n	8000b74 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8000b70:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000b74:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000b76:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000b78:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf4 <ASPEP_HWDataReceivedIT+0x98>)
 8000b7a:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000b7c:	5cd3      	ldrb	r3, [r2, r3]
 8000b7e:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000b82:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000b84:	5cd3      	ldrb	r3, [r2, r3]
 8000b86:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8000b8a:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8000b8c:	5cd3      	ldrb	r3, [r2, r3]
 8000b8e:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000b92:	5cd3      	ldrb	r3, [r2, r3]
 8000b94:	b95b      	cbnz	r3, 8000bae <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000b96:	7f03      	ldrb	r3, [r0, #28]
 8000b98:	f003 030f 	and.w	r3, r3, #15
 8000b9c:	2b06      	cmp	r3, #6
 8000b9e:	6683      	str	r3, [r0, #104]	@ 0x68
          switch (pHandle->rxPacketType)
 8000ba0:	d809      	bhi.n	8000bb6 <ASPEP_HWDataReceivedIT+0x5a>
 8000ba2:	2b04      	cmp	r3, #4
 8000ba4:	d81e      	bhi.n	8000be4 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
}
 8000bac:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000bae:	2304      	movs	r3, #4
 8000bb0:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8000bb4:	bd10      	pop	{r4, pc}
 8000bb6:	2b09      	cmp	r3, #9
 8000bb8:	d1f5      	bne.n	8000ba6 <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000bba:	8b83      	ldrh	r3, [r0, #28]
 8000bbc:	091b      	lsrs	r3, r3, #4
 8000bbe:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 8000bc2:	b17b      	cbz	r3, 8000be4 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 8000bc4:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d30f      	bcc.n	8000bec <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8000bcc:	f890 206c 	ldrb.w	r2, [r0, #108]	@ 0x6c
 8000bd0:	6981      	ldr	r1, [r0, #24]
 8000bd2:	6940      	ldr	r0, [r0, #20]
 8000bd4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8000bd8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000bda:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	f884 3065 	strb.w	r3, [r4, #101]	@ 0x65
}
 8000be2:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 8000be4:	2301      	movs	r3, #1
 8000be6:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
}
 8000bea:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000bec:	2302      	movs	r3, #2
 8000bee:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8000bf2:	bd10      	pop	{r4, pc}
 8000bf4:	080073f4 	.word	0x080073f4

08000bf8 <ASPEP_HWDMAReset>:
  * @brief  Resets DMA after debugger has stopped the MCU.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDMAReset(ASPEP_Handle_t *pHandle)
{
 8000bf8:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000c00:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8000c02:	6940      	ldr	r0, [r0, #20]
 8000c04:	2204      	movs	r2, #4
 8000c06:	311c      	adds	r1, #28
 8000c08:	4718      	bx	r3
 8000c0a:	bf00      	nop
 8000c0c:	0000      	movs	r0, r0
	...

08000c10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c10:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c12:	2300      	movs	r3, #0
{
 8000c14:	b097      	sub	sp, #92	@ 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c16:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 8000c1a:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c1e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000c22:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c26:	4926      	ldr	r1, [pc, #152]	@ (8000cc0 <SystemClock_Config+0xb0>)
 8000c28:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c2a:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2c:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c2e:	4a25      	ldr	r2, [pc, #148]	@ (8000cc4 <SystemClock_Config+0xb4>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c30:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8000c34:	6408      	str	r0, [r1, #64]	@ 0x40
 8000c36:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000c38:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 8000c3c:	9101      	str	r1, [sp, #4]
 8000c3e:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c40:	9302      	str	r3, [sp, #8]
 8000c42:	6813      	ldr	r3, [r2, #0]
 8000c44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c48:	6013      	str	r3, [r2, #0]
 8000c4a:	6813      	ldr	r3, [r2, #0]
 8000c4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c50:	2402      	movs	r4, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c52:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c54:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c58:	ed9f 7b17 	vldr	d7, [pc, #92]	@ 8000cb8 <SystemClock_Config+0xa8>
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c5c:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c60:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 180;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c62:	9414      	str	r4, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c64:	2002      	movs	r0, #2
 8000c66:	2102      	movs	r1, #2
 8000c68:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c6c:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000c6e:	23b4      	movs	r3, #180	@ 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c70:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c72:	ed8d 7b08 	vstr	d7, [sp, #32]
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c76:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000c78:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c7a:	f003 fe11 	bl	80048a0 <HAL_RCC_OscConfig>
 8000c7e:	b108      	cbz	r0, 8000c84 <SystemClock_Config+0x74>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c80:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c82:	e7fe      	b.n	8000c82 <SystemClock_Config+0x72>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000c84:	f003 fcb6 	bl	80045f4 <HAL_PWREx_EnableOverDrive>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	b108      	cbz	r0, 8000c90 <SystemClock_Config+0x80>
 8000c8c:	b672      	cpsid	i
  while (1)
 8000c8e:	e7fe      	b.n	8000c8e <SystemClock_Config+0x7e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c90:	220f      	movs	r2, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c92:	e9cd 2403 	strd	r2, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c96:	f44f 55a0 	mov.w	r5, #5120	@ 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c9a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c9e:	a803      	add	r0, sp, #12
 8000ca0:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ca2:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ca6:	9207      	str	r2, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ca8:	f003 fce0 	bl	800466c <HAL_RCC_ClockConfig>
 8000cac:	b108      	cbz	r0, 8000cb2 <SystemClock_Config+0xa2>
 8000cae:	b672      	cpsid	i
  while (1)
 8000cb0:	e7fe      	b.n	8000cb0 <SystemClock_Config+0xa0>
}
 8000cb2:	b017      	add	sp, #92	@ 0x5c
 8000cb4:	bd30      	pop	{r4, r5, pc}
 8000cb6:	bf00      	nop
 8000cb8:	00000001 	.word	0x00000001
 8000cbc:	00010000 	.word	0x00010000
 8000cc0:	40023800 	.word	0x40023800
 8000cc4:	40007000 	.word	0x40007000

08000cc8 <main>:
{
 8000cc8:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cca:	2400      	movs	r4, #0
{
 8000ccc:	b09c      	sub	sp, #112	@ 0x70
  HAL_Init();
 8000cce:	f003 f809 	bl	8003ce4 <HAL_Init>
  SystemClock_Config();
 8000cd2:	f7ff ff9d 	bl	8000c10 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd6:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
 8000cda:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cde:	4da4      	ldr	r5, [pc, #656]	@ (8000f70 <main+0x2a8>)
 8000ce0:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce2:	9417      	str	r4, [sp, #92]	@ 0x5c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ce4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8000ce6:	48a3      	ldr	r0, [pc, #652]	@ (8000f74 <main+0x2ac>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ce8:	f043 0304 	orr.w	r3, r3, #4
 8000cec:	632b      	str	r3, [r5, #48]	@ 0x30
 8000cee:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000cf0:	f003 0304 	and.w	r3, r3, #4
 8000cf4:	9301      	str	r3, [sp, #4]
 8000cf6:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cf8:	9402      	str	r4, [sp, #8]
 8000cfa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000cfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d00:	632b      	str	r3, [r5, #48]	@ 0x30
 8000d02:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d08:	9302      	str	r3, [sp, #8]
 8000d0a:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0c:	9403      	str	r4, [sp, #12]
 8000d0e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	632b      	str	r3, [r5, #48]	@ 0x30
 8000d16:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000d18:	f003 0301 	and.w	r3, r3, #1
 8000d1c:	9303      	str	r3, [sp, #12]
 8000d1e:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d20:	9404      	str	r4, [sp, #16]
 8000d22:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000d24:	f043 0302 	orr.w	r3, r3, #2
 8000d28:	632b      	str	r3, [r5, #48]	@ 0x30
 8000d2a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000d2c:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8000d30:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d32:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8000d34:	f244 11c0 	movw	r1, #16832	@ 0x41c0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d38:	2601      	movs	r6, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d3a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8000d3c:	f003 fc56 	bl	80045ec <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8000d40:	f244 13c0 	movw	r3, #16832	@ 0x41c0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d44:	488b      	ldr	r0, [pc, #556]	@ (8000f74 <main+0x2ac>)
 8000d46:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d48:	e9cd 3613 	strd	r3, r6, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d50:	f003 fb3c 	bl	80043cc <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d54:	9400      	str	r4, [sp, #0]
 8000d56:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000d58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d5c:	632b      	str	r3, [r5, #48]	@ 0x30
 8000d5e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
  hadc1.Instance = ADC1;
 8000d60:	4d85      	ldr	r5, [pc, #532]	@ (8000f78 <main+0x2b0>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d66:	2720      	movs	r7, #32
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d68:	9300      	str	r3, [sp, #0]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d6a:	463a      	mov	r2, r7
 8000d6c:	4621      	mov	r1, r4
 8000d6e:	a813      	add	r0, sp, #76	@ 0x4c
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d70:	9b00      	ldr	r3, [sp, #0]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d72:	f006 faf1 	bl	8007358 <memset>
  hadc1.Instance = ADC1;
 8000d76:	4b81      	ldr	r3, [pc, #516]	@ (8000f7c <main+0x2b4>)
 8000d78:	602b      	str	r3, [r5, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d7a:	4b81      	ldr	r3, [pc, #516]	@ (8000f80 <main+0x2b8>)
 8000d7c:	62ab      	str	r3, [r5, #40]	@ 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d7e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d82:	606b      	str	r3, [r5, #4]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d84:	4628      	mov	r0, r5
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d86:	f44f 6300 	mov.w	r3, #2048	@ 0x800
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d8a:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
 8000d8e:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d92:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000d94:	612e      	str	r6, [r5, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d96:	762c      	strb	r4, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d98:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d9c:	62ec      	str	r4, [r5, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d9e:	f885 4030 	strb.w	r4, [r5, #48]	@ 0x30
  hadc1.Init.NbrOfConversion = 1;
 8000da2:	61ee      	str	r6, [r5, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000da4:	616e      	str	r6, [r5, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000da6:	60eb      	str	r3, [r5, #12]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000da8:	f002 ffc8 	bl	8003d3c <HAL_ADC_Init>
 8000dac:	b108      	cbz	r0, 8000db2 <main+0xea>
 8000dae:	b672      	cpsid	i
  while (1)
 8000db0:	e7fe      	b.n	8000db0 <main+0xe8>
  sConfigInjected.InjectedRank = 1;
 8000db2:	e9cd 0613 	strd	r0, r6, [sp, #76]	@ 0x4c
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 8000db6:	9019      	str	r0, [sp, #100]	@ 0x64
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000db8:	f8ad 0060 	strh.w	r0, [sp, #96]	@ 0x60
  sConfigInjected.InjectedOffset = 0;
 8000dbc:	9016      	str	r0, [sp, #88]	@ 0x58
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000dbe:	2403      	movs	r4, #3
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 8000dc0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dc4:	a913      	add	r1, sp, #76	@ 0x4c
 8000dc6:	4628      	mov	r0, r5
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000dc8:	9615      	str	r6, [sp, #84]	@ 0x54
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000dca:	9417      	str	r4, [sp, #92]	@ 0x5c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 8000dcc:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dce:	f003 f917 	bl	8004000 <HAL_ADCEx_InjectedConfigChannel>
 8000dd2:	b108      	cbz	r0, 8000dd8 <main+0x110>
 8000dd4:	b672      	cpsid	i
  while (1)
 8000dd6:	e7fe      	b.n	8000dd6 <main+0x10e>
  sConfigInjected.InjectedRank = 2;
 8000dd8:	230b      	movs	r3, #11
 8000dda:	f04f 0802 	mov.w	r8, #2
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dde:	a913      	add	r1, sp, #76	@ 0x4c
 8000de0:	4628      	mov	r0, r5
  sConfigInjected.InjectedRank = 2;
 8000de2:	e9cd 3813 	strd	r3, r8, [sp, #76]	@ 0x4c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000de6:	f003 f90b 	bl	8004000 <HAL_ADCEx_InjectedConfigChannel>
 8000dea:	b108      	cbz	r0, 8000df0 <main+0x128>
 8000dec:	b672      	cpsid	i
  while (1)
 8000dee:	e7fe      	b.n	8000dee <main+0x126>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_10;
 8000df0:	230a      	movs	r3, #10
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000df2:	a913      	add	r1, sp, #76	@ 0x4c
 8000df4:	4628      	mov	r0, r5
  sConfigInjected.InjectedRank = 3;
 8000df6:	9414      	str	r4, [sp, #80]	@ 0x50
  sConfigInjected.InjectedChannel = ADC_CHANNEL_10;
 8000df8:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dfa:	f003 f901 	bl	8004000 <HAL_ADCEx_InjectedConfigChannel>
 8000dfe:	b108      	cbz	r0, 8000e04 <main+0x13c>
 8000e00:	b672      	cpsid	i
  while (1)
 8000e02:	e7fe      	b.n	8000e02 <main+0x13a>
  sConfig.Offset = 0;
 8000e04:	e9cd 800e 	strd	r8, r0, [sp, #56]	@ 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e08:	a90c      	add	r1, sp, #48	@ 0x30
 8000e0a:	4628      	mov	r0, r5
  sConfig.Rank = 1;
 8000e0c:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e10:	f003 f840 	bl	8003e94 <HAL_ADC_ConfigChannel>
 8000e14:	4604      	mov	r4, r0
 8000e16:	b108      	cbz	r0, 8000e1c <main+0x154>
 8000e18:	b672      	cpsid	i
  while (1)
 8000e1a:	e7fe      	b.n	8000e1a <main+0x152>
  htim1.Instance = TIM1;
 8000e1c:	4d59      	ldr	r5, [pc, #356]	@ (8000f84 <main+0x2bc>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000e1e:	9007      	str	r0, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e20:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 8000e24:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
 8000e28:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000e2c:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8000e30:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e34:	9005      	str	r0, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e36:	9012      	str	r0, [sp, #72]	@ 0x48
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e38:	9006      	str	r0, [sp, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e3a:	4601      	mov	r1, r0
 8000e3c:	463a      	mov	r2, r7
 8000e3e:	a813      	add	r0, sp, #76	@ 0x4c
 8000e40:	f006 fa8a 	bl	8007358 <memset>
  htim1.Instance = TIM1;
 8000e44:	4b50      	ldr	r3, [pc, #320]	@ (8000f88 <main+0x2c0>)
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8000e46:	616e      	str	r6, [r5, #20]
  htim1.Instance = TIM1;
 8000e48:	602b      	str	r3, [r5, #0]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000e4a:	f241 56f9 	movw	r6, #5625	@ 0x15f9
 8000e4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e52:	4628      	mov	r0, r5
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000e54:	e9c5 6303 	strd	r6, r3, [r5, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000e58:	60af      	str	r7, [r5, #8]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8000e5a:	606c      	str	r4, [r5, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e5c:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e5e:	f003 ff23 	bl	8004ca8 <HAL_TIM_Base_Init>
 8000e62:	b108      	cbz	r0, 8000e68 <main+0x1a0>
 8000e64:	b672      	cpsid	i
  while (1)
 8000e66:	e7fe      	b.n	8000e66 <main+0x19e>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e68:	4628      	mov	r0, r5
 8000e6a:	f003 ffb7 	bl	8004ddc <HAL_TIM_PWM_Init>
 8000e6e:	b108      	cbz	r0, 8000e74 <main+0x1ac>
 8000e70:	b672      	cpsid	i
  while (1)
 8000e72:	e7fe      	b.n	8000e72 <main+0x1aa>
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000e74:	2006      	movs	r0, #6
 8000e76:	2310      	movs	r3, #16
 8000e78:	e9cd 0307 	strd	r0, r3, [sp, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000e7c:	a907      	add	r1, sp, #28
 8000e7e:	4628      	mov	r0, r5
 8000e80:	f004 fa08 	bl	8005294 <HAL_TIM_SlaveConfigSynchro>
 8000e84:	b108      	cbz	r0, 8000e8a <main+0x1c2>
 8000e86:	b672      	cpsid	i
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <main+0x1c0>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e8a:	e9cd 0005 	strd	r0, r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e8e:	a905      	add	r1, sp, #20
 8000e90:	4628      	mov	r0, r5
 8000e92:	f004 fa8b 	bl	80053ac <HAL_TIMEx_MasterConfigSynchronization>
 8000e96:	4602      	mov	r2, r0
 8000e98:	b108      	cbz	r0, 8000e9e <main+0x1d6>
 8000e9a:	b672      	cpsid	i
  while (1)
 8000e9c:	e7fe      	b.n	8000e9c <main+0x1d4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e9e:	2360      	movs	r3, #96	@ 0x60
 8000ea0:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ea2:	4628      	mov	r0, r5
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8000ea4:	f640 23fc 	movw	r3, #2812	@ 0xafc
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ea8:	a90c      	add	r1, sp, #48	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eaa:	e9cd 320d 	strd	r3, r2, [sp, #52]	@ 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000eae:	e9cd 220f 	strd	r2, r2, [sp, #60]	@ 0x3c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000eb2:	e9cd 2211 	strd	r2, r2, [sp, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000eb6:	f004 f8e9 	bl	800508c <HAL_TIM_PWM_ConfigChannel>
 8000eba:	b108      	cbz	r0, 8000ec0 <main+0x1f8>
 8000ebc:	b672      	cpsid	i
  while (1)
 8000ebe:	e7fe      	b.n	8000ebe <main+0x1f6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ec0:	4830      	ldr	r0, [pc, #192]	@ (8000f84 <main+0x2bc>)
 8000ec2:	2204      	movs	r2, #4
 8000ec4:	a90c      	add	r1, sp, #48	@ 0x30
 8000ec6:	f004 f8e1 	bl	800508c <HAL_TIM_PWM_ConfigChannel>
 8000eca:	b108      	cbz	r0, 8000ed0 <main+0x208>
 8000ecc:	b672      	cpsid	i
  while (1)
 8000ece:	e7fe      	b.n	8000ece <main+0x206>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ed0:	482c      	ldr	r0, [pc, #176]	@ (8000f84 <main+0x2bc>)
 8000ed2:	2208      	movs	r2, #8
 8000ed4:	a90c      	add	r1, sp, #48	@ 0x30
 8000ed6:	f004 f8d9 	bl	800508c <HAL_TIM_PWM_ConfigChannel>
 8000eda:	b108      	cbz	r0, 8000ee0 <main+0x218>
 8000edc:	b672      	cpsid	i
  while (1)
 8000ede:	e7fe      	b.n	8000ede <main+0x216>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8000ee0:	f241 53f8 	movw	r3, #5624	@ 0x15f8
 8000ee4:	2270      	movs	r2, #112	@ 0x70
 8000ee6:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000eea:	4826      	ldr	r0, [pc, #152]	@ (8000f84 <main+0x2bc>)
 8000eec:	220c      	movs	r2, #12
 8000eee:	a90c      	add	r1, sp, #48	@ 0x30
 8000ef0:	f004 f8cc 	bl	800508c <HAL_TIM_PWM_ConfigChannel>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	b108      	cbz	r0, 8000efc <main+0x234>
 8000ef8:	b672      	cpsid	i
  while (1)
 8000efa:	e7fe      	b.n	8000efa <main+0x232>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000efc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f04:	e9cd 1213 	strd	r1, r2, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000f08:	224c      	movs	r2, #76	@ 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f0a:	481e      	ldr	r0, [pc, #120]	@ (8000f84 <main+0x2bc>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f0c:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f0e:	eb0d 0102 	add.w	r1, sp, r2
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000f12:	e9cd 3215 	strd	r3, r2, [sp, #84]	@ 0x54
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8000f16:	e9cd 3317 	strd	r3, r3, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f1a:	f004 fa87 	bl	800542c <HAL_TIMEx_ConfigBreakDeadTime>
 8000f1e:	4604      	mov	r4, r0
 8000f20:	b108      	cbz	r0, 8000f26 <main+0x25e>
 8000f22:	b672      	cpsid	i
  while (1)
 8000f24:	e7fe      	b.n	8000f24 <main+0x25c>
  htim2.Instance = TIM2;
 8000f26:	4d19      	ldr	r5, [pc, #100]	@ (8000f8c <main+0x2c4>)
  HAL_TIM_MspPostInit(&htim1);
 8000f28:	4816      	ldr	r0, [pc, #88]	@ (8000f84 <main+0x2bc>)
 8000f2a:	f002 fc2f 	bl	800378c <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 8000f2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f32:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f36:	e9c5 4401 	strd	r4, r4, [r5, #4]
  TIM_Encoder_InitTypeDef sConfig = {0};
 8000f3a:	9414      	str	r4, [sp, #80]	@ 0x50
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f3c:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f3e:	61ac      	str	r4, [r5, #24]
  TIM_Encoder_InitTypeDef sConfig = {0};
 8000f40:	9416      	str	r4, [sp, #88]	@ 0x58
 8000f42:	9418      	str	r4, [sp, #96]	@ 0x60
 8000f44:	941a      	str	r4, [sp, #104]	@ 0x68
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000f46:	2601      	movs	r6, #1
  sConfig.IC1Filter = M1_ENC_IC_FILTER;
 8000f48:	240c      	movs	r4, #12
  htim2.Instance = TIM2;
 8000f4a:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000f4c:	a913      	add	r1, sp, #76	@ 0x4c
  htim2.Init.Period = M1_PULSE_NBR;
 8000f4e:	f640 73ff 	movw	r3, #4095	@ 0xfff
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000f52:	2703      	movs	r7, #3
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000f54:	4628      	mov	r0, r5
  htim2.Init.Period = M1_PULSE_NBR;
 8000f56:	60eb      	str	r3, [r5, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000f58:	9615      	str	r6, [sp, #84]	@ 0x54
  sConfig.IC1Filter = M1_ENC_IC_FILTER;
 8000f5a:	9417      	str	r4, [sp, #92]	@ 0x5c
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000f5c:	9619      	str	r6, [sp, #100]	@ 0x64
  sConfig.IC2Filter = M1_ENC_IC_FILTER;
 8000f5e:	941b      	str	r4, [sp, #108]	@ 0x6c
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000f60:	9713      	str	r7, [sp, #76]	@ 0x4c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000f62:	f003 ffd3 	bl	8004f0c <HAL_TIM_Encoder_Init>
 8000f66:	4603      	mov	r3, r0
 8000f68:	b190      	cbz	r0, 8000f90 <main+0x2c8>
 8000f6a:	b672      	cpsid	i
  while (1)
 8000f6c:	e7fe      	b.n	8000f6c <main+0x2a4>
 8000f6e:	bf00      	nop
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40020800 	.word	0x40020800
 8000f78:	200006e0 	.word	0x200006e0
 8000f7c:	40012000 	.word	0x40012000
 8000f80:	0f000001 	.word	0x0f000001
 8000f84:	20000698 	.word	0x20000698
 8000f88:	40010000 	.word	0x40010000
 8000f8c:	20000650 	.word	0x20000650
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f90:	a90c      	add	r1, sp, #48	@ 0x30
 8000f92:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f94:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f98:	f004 fa08 	bl	80053ac <HAL_TIMEx_MasterConfigSynchronization>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	b108      	cbz	r0, 8000fa4 <main+0x2dc>
 8000fa0:	b672      	cpsid	i
  while (1)
 8000fa2:	e7fe      	b.n	8000fa2 <main+0x2da>
  huart2.Instance = USART2;
 8000fa4:	482d      	ldr	r0, [pc, #180]	@ (800105c <main+0x394>)
  huart2.Init.BaudRate = 921600;
 8000fa6:	4a2e      	ldr	r2, [pc, #184]	@ (8001060 <main+0x398>)
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fa8:	6103      	str	r3, [r0, #16]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000faa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fae:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.BaudRate = 921600;
 8000fb2:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fb6:	6144      	str	r4, [r0, #20]
  huart2.Init.BaudRate = 921600;
 8000fb8:	e9c0 2300 	strd	r2, r3, [r0]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fbc:	f004 fa60 	bl	8005480 <HAL_UART_Init>
 8000fc0:	4604      	mov	r4, r0
 8000fc2:	b108      	cbz	r0, 8000fc8 <main+0x300>
 8000fc4:	b672      	cpsid	i
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <main+0x2fe>
  MX_MotorControl_Init();
 8000fc8:	f001 f85c 	bl	8002084 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 8000fcc:	4632      	mov	r2, r6
 8000fce:	4639      	mov	r1, r7
 8000fd0:	2026      	movs	r0, #38	@ 0x26
 8000fd2:	f003 f8fb 	bl	80041cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000fd6:	2026      	movs	r0, #38	@ 0x26
 8000fd8:	f003 f934 	bl	8004244 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 3, 0);
 8000fdc:	4622      	mov	r2, r4
 8000fde:	4639      	mov	r1, r7
 8000fe0:	2010      	movs	r0, #16
 8000fe2:	f003 f8f3 	bl	80041cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000fe6:	2010      	movs	r0, #16
 8000fe8:	f003 f92c 	bl	8004244 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 8000fec:	4622      	mov	r2, r4
 8000fee:	2102      	movs	r1, #2
 8000ff0:	2012      	movs	r0, #18
 8000ff2:	f003 f8eb 	bl	80041cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000ff6:	2012      	movs	r0, #18
 8000ff8:	f003 f924 	bl	8004244 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000ffc:	4622      	mov	r2, r4
 8000ffe:	4621      	mov	r1, r4
 8001000:	2019      	movs	r0, #25
 8001002:	f003 f8e3 	bl	80041cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001006:	2019      	movs	r0, #25
 8001008:	f003 f91c 	bl	8004244 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 4, 1);
 800100c:	4632      	mov	r2, r6
 800100e:	2104      	movs	r1, #4
 8001010:	2018      	movs	r0, #24
 8001012:	f003 f8db 	bl	80041cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001016:	2018      	movs	r0, #24
 8001018:	f003 f914 	bl	8004244 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 800101c:	4622      	mov	r2, r4
 800101e:	4639      	mov	r1, r7
 8001020:	201c      	movs	r0, #28
 8001022:	f003 f8d3 	bl	80041cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001026:	201c      	movs	r0, #28
 8001028:	f003 f90c 	bl	8004244 <HAL_NVIC_EnableIRQ>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);   //B
 800102c:	480d      	ldr	r0, [pc, #52]	@ (8001064 <main+0x39c>)
 800102e:	4632      	mov	r2, r6
 8001030:	2140      	movs	r1, #64	@ 0x40
 8001032:	f003 fadb 	bl	80045ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET); //G
 8001036:	480b      	ldr	r0, [pc, #44]	@ (8001064 <main+0x39c>)
 8001038:	4622      	mov	r2, r4
 800103a:	2180      	movs	r1, #128	@ 0x80
 800103c:	f003 fad6 	bl	80045ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);   //R
 8001040:	4808      	ldr	r0, [pc, #32]	@ (8001064 <main+0x39c>)
 8001042:	4622      	mov	r2, r4
 8001044:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001048:	f003 fad0 	bl	80045ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);   // DRV Enable
 800104c:	4805      	ldr	r0, [pc, #20]	@ (8001064 <main+0x39c>)
 800104e:	4632      	mov	r2, r6
 8001050:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001054:	f003 faca 	bl	80045ec <HAL_GPIO_WritePin>
  while (1)
 8001058:	e7fe      	b.n	8001058 <main+0x390>
 800105a:	bf00      	nop
 800105c:	20000608 	.word	0x20000608
 8001060:	40004400 	.word	0x40004400
 8001064:	40020800 	.word	0x40020800

08001068 <Error_Handler>:
 8001068:	b672      	cpsid	i
  while (1)
 800106a:	e7fe      	b.n	800106a <Error_Handler+0x2>

0800106c <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */ //cstat !MISRAC2012-Rule-2.7 !RED-unused-param  !MISRAC2012-Rule-2.7  !MISRAC2012-Rule-8.13
__weak uint8_t MC_ProfilerCommand(uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return (MCP_CMD_UNKNOWN);
}
 800106c:	2002      	movs	r0, #2
 800106e:	4770      	bx	lr

08001070 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop

08001074 <MC_APP_PostMediumFrequencyHook_M1>:
 * @brief Hook function called right after the Medium Frequency Task for Motor 1.
 *
 *
 *
 */
__weak void MC_APP_PostMediumFrequencyHook_M1(void)
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <MCI_Init>:
  *         (only present if position control is enabled)
  * @param  pPWMHandle pointer to the PWM & current feedback component to be used by the MCI.
  */
__weak void MCI_Init(MCI_Handle_t *pHandle, SpeednTorqCtrl_Handle_t *pSTC, pFOCVars_t pFOCVars,
                     PWMC_Handle_t *pPWMHandle )
{
 8001078:	b410      	push	{r4}
    pHandle->pSTC = pSTC;
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPWM = pPWMHandle;

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 800107a:	2400      	movs	r4, #0
    pHandle->hFinalTorque = 0;
    pHandle->hDurationms = 0;
    pHandle->CommandState = MCI_BUFFER_EMPTY;
    pHandle->DirectCommand = MCI_NO_COMMAND;
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
 800107c:	e9c0 4407 	strd	r4, r4, [r0, #28]
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8001080:	7304      	strb	r4, [r0, #12]
    pHandle->hFinalSpeed = 0;
 8001082:	f8c0 400e 	str.w	r4, [r0, #14]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 8001086:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    pHandle->pFOCVars = pFOCVars;
 800108a:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->PastFaults = MC_NO_FAULTS;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800108e:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->pPWM = pPWMHandle;
 8001092:	6083      	str	r3, [r0, #8]
}
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001098:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800109c:	f240 3301 	movw	r3, #769	@ 0x301
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 80010a0:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
 80010a4:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 80010a6:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80010a8:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80010aa:	4770      	bx	lr

080010ac <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 80010ac:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80010b0:	f240 4301 	movw	r3, #1025	@ 0x401
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 80010b4:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
 80010b8:	8201      	strh	r1, [r0, #16]
    pHandle->hDurationms = hDurationms;
 80010ba:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80010bc:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80010be:	4770      	bx	lr

080010c0 <MCI_SetCurrentReferences>:
  * function.

  @sa MCI_SetCurrentReferences_F
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 80010c0:	b082      	sub	sp, #8
  }
  else
  {
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80010c2:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80010c4:	f240 4301 	movw	r3, #1025	@ 0x401
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80010c8:	7302      	strb	r2, [r0, #12]
    pHandle->Iqdref.q = Iqdref.q;
 80010ca:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80010ce:	8483      	strh	r3, [r0, #36]	@ 0x24
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80010d0:	b002      	add	sp, #8
 80010d2:	4770      	bx	lr

080010d4 <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80010d4:	8c03      	ldrh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 80010d6:	f8b0 c022 	ldrh.w	ip, [r0, #34]	@ 0x22
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80010da:	430b      	orrs	r3, r1
 80010dc:	ea23 0302 	bic.w	r3, r3, r2
    pHandle->PastFaults |= hSetErrors;
 80010e0:	ea41 010c 	orr.w	r1, r1, ip
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80010e4:	8403      	strh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 80010e6:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop

080010ec <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 80010ec:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d000      	beq.n	80010f6 <MCI_ExecBufferedCommands+0xa>
 80010f4:	4770      	bx	lr
{
 80010f6:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 80010f8:	7b02      	ldrb	r2, [r0, #12]
 80010fa:	2a02      	cmp	r2, #2
 80010fc:	4604      	mov	r4, r0
 80010fe:	d007      	beq.n	8001110 <MCI_ExecBufferedCommands+0x24>
 8001100:	2a03      	cmp	r2, #3
 8001102:	d028      	beq.n	8001156 <MCI_ExecBufferedCommands+0x6a>
 8001104:	2a01      	cmp	r2, #1
 8001106:	d017      	beq.n	8001138 <MCI_ExecBufferedCommands+0x4c>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8001108:	2303      	movs	r3, #3
 800110a:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800110e:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001110:	6843      	ldr	r3, [r0, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8001118:	6800      	ldr	r0, [r0, #0]
 800111a:	2104      	movs	r1, #4
 800111c:	f005 fcc4 	bl	8006aa8 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8001120:	8ba2      	ldrh	r2, [r4, #28]
 8001122:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8001126:	6820      	ldr	r0, [r4, #0]
 8001128:	f005 fcc2 	bl	8006ab0 <STC_ExecRamp>
      if (commandHasBeenExecuted)
 800112c:	2800      	cmp	r0, #0
 800112e:	d0eb      	beq.n	8001108 <MCI_ExecBufferedCommands+0x1c>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 8001130:	2302      	movs	r3, #2
 8001132:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8001136:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8001138:	6843      	ldr	r3, [r0, #4]
 800113a:	2200      	movs	r2, #0
 800113c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8001140:	6800      	ldr	r0, [r0, #0]
 8001142:	2103      	movs	r1, #3
 8001144:	f005 fcb0 	bl	8006aa8 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8001148:	8ba2      	ldrh	r2, [r4, #28]
 800114a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800114e:	6820      	ldr	r0, [r4, #0]
 8001150:	f005 fcae 	bl	8006ab0 <STC_ExecRamp>
          break;
 8001154:	e7ea      	b.n	800112c <MCI_ExecBufferedCommands+0x40>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001156:	6842      	ldr	r2, [r0, #4]
 8001158:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 800115c:	f8d0 3012 	ldr.w	r3, [r0, #18]
 8001160:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 8001162:	e7e5      	b.n	8001130 <MCI_ExecBufferedCommands+0x44>

08001164 <MCI_GetSTMState>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
#endif
}
 8001164:	7fc0      	ldrb	r0, [r0, #31]
 8001166:	4770      	bx	lr

08001168 <MCI_GetOccurredFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
#endif
}
 8001168:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 800116a:	4770      	bx	lr

0800116c <MCI_GetCurrentFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
#endif
}
 800116c:	8c00      	ldrh	r0, [r0, #32]
 800116e:	4770      	bx	lr

08001170 <MCI_StartWithPolarizationMotor>:
{
 8001170:	b510      	push	{r4, lr}
 8001172:	4604      	mov	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001174:	f7ff fff6 	bl	8001164 <MCI_GetSTMState>
 8001178:	b108      	cbz	r0, 800117e <MCI_StartWithPolarizationMotor+0xe>
  bool retVal = true;
 800117a:	2001      	movs	r0, #1
}
 800117c:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800117e:	4620      	mov	r0, r4
 8001180:	f7ff fff2 	bl	8001168 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001184:	2800      	cmp	r0, #0
 8001186:	d1f8      	bne.n	800117a <MCI_StartWithPolarizationMotor+0xa>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001188:	4620      	mov	r0, r4
 800118a:	f7ff ffef 	bl	800116c <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800118e:	2800      	cmp	r0, #0
 8001190:	d1f3      	bne.n	800117a <MCI_StartWithPolarizationMotor+0xa>
      pHandle->DirectCommand = MCI_START;
 8001192:	2201      	movs	r2, #1
      pHandle->pPWM->offsetCalibStatus = false;
 8001194:	68a1      	ldr	r1, [r4, #8]
      pHandle->DirectCommand = MCI_START;
 8001196:	77a2      	strb	r2, [r4, #30]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001198:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
      pHandle->pPWM->offsetCalibStatus = false;
 800119c:	f881 0081 	strb.w	r0, [r1, #129]	@ 0x81
}
 80011a0:	bd10      	pop	{r4, pc}
 80011a2:	bf00      	nop

080011a4 <MCI_StopMotor>:
{
 80011a4:	b538      	push	{r3, r4, r5, lr}
 80011a6:	4605      	mov	r5, r0
    State = MCI_GetSTMState(pHandle);
 80011a8:	f7ff ffdc 	bl	8001164 <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 80011ac:	4604      	mov	r4, r0
 80011ae:	b118      	cbz	r0, 80011b8 <MCI_StopMotor+0x14>
 80011b0:	f1b0 040c 	subs.w	r4, r0, #12
 80011b4:	bf18      	it	ne
 80011b6:	2401      	movne	r4, #1
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80011b8:	4628      	mov	r0, r5
 80011ba:	f7ff ffd5 	bl	8001168 <MCI_GetOccurredFaults>
 80011be:	b110      	cbz	r0, 80011c6 <MCI_StopMotor+0x22>
  bool retVal = false;
 80011c0:	2400      	movs	r4, #0
}
 80011c2:	4620      	mov	r0, r4
 80011c4:	bd38      	pop	{r3, r4, r5, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80011c6:	4628      	mov	r0, r5
 80011c8:	f7ff ffd0 	bl	800116c <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80011cc:	2800      	cmp	r0, #0
 80011ce:	d1f7      	bne.n	80011c0 <MCI_StopMotor+0x1c>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80011d0:	2c00      	cmp	r4, #0
 80011d2:	d0f5      	beq.n	80011c0 <MCI_StopMotor+0x1c>
      pHandle->DirectCommand = MCI_STOP;
 80011d4:	2305      	movs	r3, #5
 80011d6:	77ab      	strb	r3, [r5, #30]
      retVal = true;
 80011d8:	e7f3      	b.n	80011c2 <MCI_StopMotor+0x1e>
 80011da:	bf00      	nop

080011dc <MCI_FaultAcknowledged>:
{
 80011dc:	b510      	push	{r4, lr}
 80011de:	4604      	mov	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80011e0:	f7ff ffc0 	bl	8001164 <MCI_GetSTMState>
 80011e4:	280b      	cmp	r0, #11
 80011e6:	d001      	beq.n	80011ec <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 80011e8:	2000      	movs	r0, #0
}
 80011ea:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80011ec:	4620      	mov	r0, r4
 80011ee:	f7ff ffbd 	bl	800116c <MCI_GetCurrentFaults>
 80011f2:	2800      	cmp	r0, #0
 80011f4:	d1f8      	bne.n	80011e8 <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 80011f6:	2302      	movs	r3, #2
 80011f8:	77a3      	strb	r3, [r4, #30]
      pHandle->PastFaults = MC_NO_FAULTS;
 80011fa:	8460      	strh	r0, [r4, #34]	@ 0x22
      reVal = true;
 80011fc:	2001      	movs	r0, #1
}
 80011fe:	bd10      	pop	{r4, pc}

08001200 <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8001200:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8001202:	8c00      	ldrh	r0, [r0, #32]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 8001204:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop

0800120c <MCI_GetControlMode>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 800120c:	f890 0025 	ldrb.w	r0, [r0, #37]	@ 0x25
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop

08001214 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8001214:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop

0800121c <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 800121c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop

08001224 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8001224:	8b80      	ldrh	r0, [r0, #28]
 8001226:	4770      	bx	lr

08001228 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8001228:	6800      	ldr	r0, [r0, #0]
 800122a:	f005 bc81 	b.w	8006b30 <STC_StopRamp>
 800122e:	bf00      	nop

08001230 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 8001230:	b508      	push	{r3, lr}
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 8001232:	6800      	ldr	r0, [r0, #0]
 8001234:	f005 fc26 	bl	8006a84 <STC_GetSpeedSensor>
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (temp_speed);
}
 8001238:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 800123c:	f005 bbc2 	b.w	80069c4 <SPD_GetAvrgMecSpeedUnit>

08001240 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8001240:	6800      	ldr	r0, [r0, #0]
 8001242:	f005 bc29 	b.w	8006a98 <STC_GetMecSpeedRefUnit>
 8001246:	bf00      	nop

08001248 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8001248:	6842      	ldr	r2, [r0, #4]
 800124a:	6810      	ldr	r0, [r2, #0]
 800124c:	2300      	movs	r3, #0
 800124e:	b282      	uxth	r2, r0
 8001250:	f362 030f 	bfi	r3, r2, #0, #16
 8001254:	0c00      	lsrs	r0, r0, #16
 8001256:	f360 431f 	bfi	r3, r0, #16, #16
{
 800125a:	b082      	sub	sp, #8
#endif
}
 800125c:	4618      	mov	r0, r3
 800125e:	b002      	add	sp, #8
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop

08001264 <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 8001264:	6842      	ldr	r2, [r0, #4]
 8001266:	6850      	ldr	r0, [r2, #4]
 8001268:	2300      	movs	r3, #0
 800126a:	b282      	uxth	r2, r0
 800126c:	f362 030f 	bfi	r3, r2, #0, #16
 8001270:	0c00      	lsrs	r0, r0, #16
 8001272:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001276:	b082      	sub	sp, #8
#endif
}
 8001278:	4618      	mov	r0, r3
 800127a:	b002      	add	sp, #8
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop

08001280 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 8001280:	6842      	ldr	r2, [r0, #4]
 8001282:	68d0      	ldr	r0, [r2, #12]
 8001284:	2300      	movs	r3, #0
 8001286:	b282      	uxth	r2, r0
 8001288:	f362 030f 	bfi	r3, r2, #0, #16
 800128c:	0c00      	lsrs	r0, r0, #16
 800128e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001292:	b082      	sub	sp, #8
#endif
}
 8001294:	4618      	mov	r0, r3
 8001296:	b002      	add	sp, #8
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop

0800129c <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 800129c:	6842      	ldr	r2, [r0, #4]
 800129e:	6910      	ldr	r0, [r2, #16]
 80012a0:	2300      	movs	r3, #0
 80012a2:	b282      	uxth	r2, r0
 80012a4:	f362 030f 	bfi	r3, r2, #0, #16
 80012a8:	0c00      	lsrs	r0, r0, #16
 80012aa:	f360 431f 	bfi	r3, r0, #16, #16
{
 80012ae:	b082      	sub	sp, #8
#endif
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	b002      	add	sp, #8
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop

080012b8 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 80012b8:	6842      	ldr	r2, [r0, #4]
 80012ba:	f8d2 0016 	ldr.w	r0, [r2, #22]
 80012be:	2300      	movs	r3, #0
 80012c0:	b282      	uxth	r2, r0
 80012c2:	f362 030f 	bfi	r3, r2, #0, #16
 80012c6:	0c00      	lsrs	r0, r0, #16
 80012c8:	f360 431f 	bfi	r3, r0, #16, #16
{
 80012cc:	b082      	sub	sp, #8
#endif
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	b002      	add	sp, #8
 80012d2:	4770      	bx	lr

080012d4 <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 80012d4:	6842      	ldr	r2, [r0, #4]
 80012d6:	f8d2 001a 	ldr.w	r0, [r2, #26]
 80012da:	2300      	movs	r3, #0
 80012dc:	b282      	uxth	r2, r0
 80012de:	f362 030f 	bfi	r3, r2, #0, #16
 80012e2:	0c00      	lsrs	r0, r0, #16
 80012e4:	f360 431f 	bfi	r3, r0, #16, #16
{
 80012e8:	b082      	sub	sp, #8
#endif
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	b002      	add	sp, #8
 80012ee:	4770      	bx	lr

080012f0 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 80012f0:	6843      	ldr	r3, [r0, #4]
#endif
}
 80012f2:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80012f6:	4770      	bx	lr

080012f8 <MCI_Clear_Iqdref>:
/**
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 80012f8:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 80012fa:	e9d0 0400 	ldrd	r0, r4, [r0]
 80012fe:	f005 fc51 	bl	8006ba4 <STC_GetDefaultIqdref>
 8001302:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8001306:	8220      	strh	r0, [r4, #16]
 8001308:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800130a:	bd10      	pop	{r4, pc}

0800130c <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format.
  * @retval Stator values alpha and beta in alphabeta_t format.
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 800130c:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001310:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8001314:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8001318:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 800131c:	fb10 f202 	smulbb	r2, r0, r2
 8001320:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8001324:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 8001328:	b084      	sub	sp, #16
 800132a:	b203      	sxth	r3, r0
  if (wbeta_tmp > INT16_MAX)
 800132c:	da05      	bge.n	800133a <MCM_Clarke+0x2e>
 800132e:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8001330:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 8001334:	da0c      	bge.n	8001350 <MCM_Clarke+0x44>
 8001336:	4a09      	ldr	r2, [pc, #36]	@ (800135c <MCM_Clarke+0x50>)
 8001338:	e001      	b.n	800133e <MCM_Clarke+0x32>
 800133a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  else
  {
    /* Nothing to do */
  }

  return (Output);
 800133e:	b29b      	uxth	r3, r3
 8001340:	2000      	movs	r0, #0
 8001342:	f363 000f 	bfi	r0, r3, #0, #16
 8001346:	b293      	uxth	r3, r2
 8001348:	f363 401f 	bfi	r0, r3, #16, #16
}
 800134c:	b004      	add	sp, #16
 800134e:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8001350:	4802      	ldr	r0, [pc, #8]	@ (800135c <MCM_Clarke+0x50>)
 8001352:	b20a      	sxth	r2, r1
 8001354:	4282      	cmp	r2, r0
 8001356:	bfb8      	it	lt
 8001358:	4602      	movlt	r2, r0
 800135a:	e7f0      	b.n	800133e <MCM_Clarke+0x32>
 800135c:	ffff8001 	.word	0xffff8001

08001360 <MCM_Trig_Functions>:
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = (((int32_t)32768) + ((int32_t)hAngle));
 8001360:	f500 4000 	add.w	r0, r0, #32768	@ 0x8000
  uhindex = (uint16_t)shindex;
  uhindex /= ((uint16_t)64);
 8001364:	f3c0 1089 	ubfx	r0, r0, #6, #10

  switch (((uint16_t)uhindex) & SIN_MASK)
 8001368:	f400 7140 	and.w	r1, r0, #768	@ 0x300
 800136c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
{
 8001370:	b082      	sub	sp, #8
  switch (((uint16_t)uhindex) & SIN_MASK)
 8001372:	d028      	beq.n	80013c6 <MCM_Trig_Functions+0x66>
 8001374:	f04f 0300 	mov.w	r3, #0
 8001378:	461a      	mov	r2, r3
 800137a:	d816      	bhi.n	80013aa <MCM_Trig_Functions+0x4a>
 800137c:	b361      	cbz	r1, 80013d8 <MCM_Trig_Functions+0x78>
 800137e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8001382:	d109      	bne.n	8001398 <MCM_Trig_Functions+0x38>
      break;
    }

    case U270_360:
    {
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001384:	b2c0      	uxtb	r0, r0
 8001386:	43c2      	mvns	r2, r0
 8001388:	491a      	ldr	r1, [pc, #104]	@ (80013f4 <MCM_Trig_Functions+0x94>)
 800138a:	b2d2      	uxtb	r2, r2
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 800138c:	f931 3010 	ldrsh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8001390:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001394:	4252      	negs	r2, r2
 8001396:	b212      	sxth	r2, r2
    }

    default:
      break;
  }
  return (Local_Components);
 8001398:	b29b      	uxth	r3, r3
 800139a:	2000      	movs	r0, #0
 800139c:	f363 000f 	bfi	r0, r3, #0, #16
 80013a0:	b292      	uxth	r2, r2
 80013a2:	f362 401f 	bfi	r0, r2, #16, #16
}
 80013a6:	b002      	add	sp, #8
 80013a8:	4770      	bx	lr
  switch (((uint16_t)uhindex) & SIN_MASK)
 80013aa:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 80013ae:	d1f3      	bne.n	8001398 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013b0:	4910      	ldr	r1, [pc, #64]	@ (80013f4 <MCM_Trig_Functions+0x94>)
 80013b2:	b2c0      	uxtb	r0, r0
 80013b4:	43c2      	mvns	r2, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80013b6:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013ba:	b2d2      	uxtb	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80013bc:	425b      	negs	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013be:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80013c2:	b21b      	sxth	r3, r3
      break;
 80013c4:	e7e8      	b.n	8001398 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 80013c6:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013c8:	43c3      	mvns	r3, r0
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 80013ca:	490a      	ldr	r1, [pc, #40]	@ (80013f4 <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013cc:	b2db      	uxtb	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 80013ce:	f931 2010 	ldrsh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013d2:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
      break;
 80013d6:	e7df      	b.n	8001398 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80013d8:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013da:	43c3      	mvns	r3, r0
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80013dc:	4905      	ldr	r1, [pc, #20]	@ (80013f4 <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013de:	b2db      	uxtb	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80013e0:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013e4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80013e8:	4252      	negs	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013ea:	425b      	negs	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 80013ec:	b212      	sxth	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 80013ee:	b21b      	sxth	r3, r3
      break;
 80013f0:	e7d2      	b.n	8001398 <MCM_Trig_Functions+0x38>
 80013f2:	bf00      	nop
 80013f4:	08007594 	.word	0x08007594

080013f8 <MCM_Park>:
{
 80013f8:	b530      	push	{r4, r5, lr}
 80013fa:	4605      	mov	r5, r0
 80013fc:	4604      	mov	r4, r0
 80013fe:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001400:	4608      	mov	r0, r1
 8001402:	f7ff ffad 	bl	8001360 <MCM_Trig_Functions>
 8001406:	b22d      	sxth	r5, r5
 8001408:	b201      	sxth	r1, r0
 800140a:	1424      	asrs	r4, r4, #16
 800140c:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 800140e:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001412:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 8001416:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800141a:	da05      	bge.n	8001428 <MCM_Park+0x30>
 800141c:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 800141e:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 8001422:	da22      	bge.n	800146a <MCM_Park+0x72>
 8001424:	4a14      	ldr	r2, [pc, #80]	@ (8001478 <MCM_Park+0x80>)
 8001426:	e001      	b.n	800142c <MCM_Park+0x34>
 8001428:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 800142c:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001430:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 8001434:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001438:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 800143c:	da04      	bge.n	8001448 <MCM_Park+0x50>
  else if (wqd_tmp < (-32768))
 800143e:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001442:	da0c      	bge.n	800145e <MCM_Park+0x66>
 8001444:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <MCM_Park+0x80>)
 8001446:	e001      	b.n	800144c <MCM_Park+0x54>
 8001448:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return (Output);
 800144c:	b292      	uxth	r2, r2
 800144e:	2000      	movs	r0, #0
 8001450:	f362 000f 	bfi	r0, r2, #0, #16
 8001454:	b29b      	uxth	r3, r3
 8001456:	f363 401f 	bfi	r0, r3, #16, #16
}
 800145a:	b005      	add	sp, #20
 800145c:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 800145e:	4906      	ldr	r1, [pc, #24]	@ (8001478 <MCM_Park+0x80>)
 8001460:	b21b      	sxth	r3, r3
 8001462:	428b      	cmp	r3, r1
 8001464:	bfb8      	it	lt
 8001466:	460b      	movlt	r3, r1
 8001468:	e7f0      	b.n	800144c <MCM_Park+0x54>
    hqd_tmp = ((int16_t)wqd_tmp);
 800146a:	4b03      	ldr	r3, [pc, #12]	@ (8001478 <MCM_Park+0x80>)
 800146c:	b212      	sxth	r2, r2
 800146e:	429a      	cmp	r2, r3
 8001470:	bfb8      	it	lt
 8001472:	461a      	movlt	r2, r3
 8001474:	e7da      	b.n	800142c <MCM_Park+0x34>
 8001476:	bf00      	nop
 8001478:	ffff8001 	.word	0xffff8001

0800147c <MCM_Rev_Park>:
{
 800147c:	b530      	push	{r4, r5, lr}
 800147e:	4605      	mov	r5, r0
 8001480:	b085      	sub	sp, #20
 8001482:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001484:	4608      	mov	r0, r1
 8001486:	f7ff ff6b 	bl	8001360 <MCM_Trig_Functions>
 800148a:	1424      	asrs	r4, r4, #16
 800148c:	1402      	asrs	r2, r0, #16
 800148e:	b22d      	sxth	r5, r5
 8001490:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8001492:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8001496:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 800149a:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 800149e:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 80014a2:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 80014a6:	2000      	movs	r0, #0
 80014a8:	f363 000f 	bfi	r0, r3, #0, #16
 80014ac:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 80014b0:	f364 401f 	bfi	r0, r4, #16, #16
}
 80014b4:	b005      	add	sp, #20
 80014b6:	bd30      	pop	{r4, r5, pc}

080014b8 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 80014b8:	1e03      	subs	r3, r0, #0
 80014ba:	dd32      	ble.n	8001522 <MCM_Sqrt+0x6a>
    {
      wtemproot = ((int32_t)128);
    }
    else
    {
      wtemproot = ((int32_t)8192);
 80014bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80014c0:	bfd4      	ite	le
 80014c2:	2180      	movle	r1, #128	@ 0x80
 80014c4:	f44f 5100 	movgt.w	r1, #8192	@ 0x2000
    }

    do
    {
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 80014c8:	fb93 f2f1 	sdiv	r2, r3, r1
 80014cc:	440a      	add	r2, r1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 80014ce:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 80014d2:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 80014d6:	d025      	beq.n	8001524 <MCM_Sqrt+0x6c>
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 80014d8:	fb93 f2f0 	sdiv	r2, r3, r0
 80014dc:	4402      	add	r2, r0
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 80014de:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 80014e2:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 80014e6:	d01d      	beq.n	8001524 <MCM_Sqrt+0x6c>
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 80014e8:	fb93 f2f1 	sdiv	r2, r3, r1
 80014ec:	440a      	add	r2, r1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 80014ee:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 80014f2:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 80014f6:	d015      	beq.n	8001524 <MCM_Sqrt+0x6c>
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 80014f8:	fb93 f2f0 	sdiv	r2, r3, r0
 80014fc:	4402      	add	r2, r0
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 80014fe:	ebb0 0f62 	cmp.w	r0, r2, asr #1
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 8001502:	ea4f 0162 	mov.w	r1, r2, asr #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 8001506:	d00d      	beq.n	8001524 <MCM_Sqrt+0x6c>
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 8001508:	fb93 f2f1 	sdiv	r2, r3, r1
 800150c:	440a      	add	r2, r1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 800150e:	ebb1 0f62 	cmp.w	r1, r2, asr #1
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 8001512:	ea4f 0062 	mov.w	r0, r2, asr #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 8001516:	d005      	beq.n	8001524 <MCM_Sqrt+0x6c>
      wtemprootnew = (wtemproot + (wInput / wtemproot)) / (int32_t)2;
 8001518:	fb93 f3f0 	sdiv	r3, r3, r0
 800151c:	4418      	add	r0, r3
 800151e:	1040      	asrs	r0, r0, #1
      if ((wtemprootnew == wtemproot) || ((int32_t)0 == wtemproot))
 8001520:	4770      	bx	lr
    while (biter < 6U);

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8001522:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop

08001528 <FOC_Clear>:
  *         controller. It must be called before each motor restart.
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8001528:	b538      	push	{r3, r4, r5, lr}
 800152a:	2326      	movs	r3, #38	@ 0x26
 800152c:	4916      	ldr	r1, [pc, #88]	@ (8001588 <FOC_Clear+0x60>)
 800152e:	fb00 f303 	mul.w	r3, r0, r3

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 8001532:	2400      	movs	r4, #0
 8001534:	50cc      	str	r4, [r1, r3]
{
 8001536:	4605      	mov	r5, r0
 8001538:	f103 0208 	add.w	r2, r3, #8
 800153c:	1858      	adds	r0, r3, r1
 800153e:	3310      	adds	r3, #16
 8001540:	440a      	add	r2, r1
 8001542:	440b      	add	r3, r1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001544:	4911      	ldr	r1, [pc, #68]	@ (800158c <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 8001546:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001548:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 800154c:	6054      	str	r4, [r2, #4]
 800154e:	6094      	str	r4, [r2, #8]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001550:	4621      	mov	r1, r4
  FOCVars[bMotor].Vqd = NULL_qd;
 8001552:	f8c3 4006 	str.w	r4, [r3, #6]
 8001556:	f8c3 400a 	str.w	r4, [r3, #10]
 800155a:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 800155e:	f004 fb8f 	bl	8005c80 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8001562:	4b0b      	ldr	r3, [pc, #44]	@ (8001590 <FOC_Clear+0x68>)
 8001564:	4621      	mov	r1, r4
 8001566:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800156a:	f004 fb89 	bl	8005c80 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 800156e:	4b09      	ldr	r3, [pc, #36]	@ (8001594 <FOC_Clear+0x6c>)
 8001570:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001574:	f005 fa88 	bl	8006a88 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001578:	4b07      	ldr	r3, [pc, #28]	@ (8001598 <FOC_Clear+0x70>)
 800157a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 800157e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001582:	f000 bf19 	b.w	80023b8 <PWMC_SwitchOffPWM>
 8001586:	bf00      	nop
 8001588:	20000774 	.word	0x20000774
 800158c:	20000008 	.word	0x20000008
 8001590:	20000004 	.word	0x20000004
 8001594:	2000000c 	.word	0x2000000c
 8001598:	2000076c 	.word	0x2000076c

0800159c <MCboot>:
  if (MC_NULL == pMCIList)
 800159c:	2800      	cmp	r0, #0
 800159e:	d073      	beq.n	8001688 <MCboot+0xec>
{
 80015a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bMCBootCompleted = (uint8_t )0;
 80015a4:	f8df 9130 	ldr.w	r9, [pc, #304]	@ 80016d8 <MCboot+0x13c>
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80015a8:	f8df b130 	ldr.w	fp, [pc, #304]	@ 80016dc <MCboot+0x140>
    EAC_Init(&EncAlignCtrlM1,pSTC[M1],&VirtualSpeedSensorM1,&ENCODER_M1);
 80015ac:	4d37      	ldr	r5, [pc, #220]	@ (800168c <MCboot+0xf0>)
 80015ae:	4e38      	ldr	r6, [pc, #224]	@ (8001690 <MCboot+0xf4>)
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 80015b0:	4f38      	ldr	r7, [pc, #224]	@ (8001694 <MCboot+0xf8>)
{
 80015b2:	b083      	sub	sp, #12
    bMCBootCompleted = (uint8_t )0;
 80015b4:	f04f 0800 	mov.w	r8, #0
 80015b8:	4604      	mov	r4, r0
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80015ba:	4837      	ldr	r0, [pc, #220]	@ (8001698 <MCboot+0xfc>)
 80015bc:	f8cb 0000 	str.w	r0, [fp]
    bMCBootCompleted = (uint8_t )0;
 80015c0:	f889 8000 	strb.w	r8, [r9]
    R3_1_Init(&PWM_Handle_M1);
 80015c4:	f004 fea2 	bl	800630c <R3_1_Init>
    ASPEP_start(&aspepOverUartA);
 80015c8:	4834      	ldr	r0, [pc, #208]	@ (800169c <MCboot+0x100>)
 80015ca:	f7fe ffbf 	bl	800054c <ASPEP_start>
    startTimers();
 80015ce:	f004 fc03 	bl	8005dd8 <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 80015d2:	4833      	ldr	r0, [pc, #204]	@ (80016a0 <MCboot+0x104>)
 80015d4:	f004 fb40 	bl	8005c58 <PID_HandleInit>
    ENC_Init (&ENCODER_M1);
 80015d8:	4832      	ldr	r0, [pc, #200]	@ (80016a4 <MCboot+0x108>)
 80015da:	f004 f865 	bl	80056a8 <ENC_Init>
    EAC_Init(&EncAlignCtrlM1,pSTC[M1],&VirtualSpeedSensorM1,&ENCODER_M1);
 80015de:	6829      	ldr	r1, [r5, #0]
 80015e0:	4b30      	ldr	r3, [pc, #192]	@ (80016a4 <MCboot+0x108>)
 80015e2:	4a31      	ldr	r2, [pc, #196]	@ (80016a8 <MCboot+0x10c>)
 80015e4:	4630      	mov	r0, r6
 80015e6:	f004 f813 	bl	8005610 <EAC_Init>
    pEAC[M1] = &EncAlignCtrlM1;
 80015ea:	4b30      	ldr	r3, [pc, #192]	@ (80016ac <MCboot+0x110>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &ENCODER_M1._Super);
 80015ec:	4a2d      	ldr	r2, [pc, #180]	@ (80016a4 <MCboot+0x108>)
 80015ee:	492c      	ldr	r1, [pc, #176]	@ (80016a0 <MCboot+0x104>)
 80015f0:	6828      	ldr	r0, [r5, #0]
    pEAC[M1] = &EncAlignCtrlM1;
 80015f2:	601e      	str	r6, [r3, #0]
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &ENCODER_M1._Super);
 80015f4:	f005 fa2e 	bl	8006a54 <STC_Init>
    STO_CR_Init (&STO_CR_M1);
 80015f8:	482d      	ldr	r0, [pc, #180]	@ (80016b0 <MCboot+0x114>)
    RVBS_Init(&BusVoltageSensor_M1);
 80015fa:	4e2e      	ldr	r6, [pc, #184]	@ (80016b4 <MCboot+0x118>)
    STO_CR_Init (&STO_CR_M1);
 80015fc:	f005 fdb0 	bl	8007160 <STO_CR_Init>
    VSS_Init(&VirtualSpeedSensorM1);
 8001600:	4829      	ldr	r0, [pc, #164]	@ (80016a8 <MCboot+0x10c>)
 8001602:	f005 fe61 	bl	80072c8 <VSS_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001606:	482c      	ldr	r0, [pc, #176]	@ (80016b8 <MCboot+0x11c>)
 8001608:	f004 fb26 	bl	8005c58 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 800160c:	482b      	ldr	r0, [pc, #172]	@ (80016bc <MCboot+0x120>)
 800160e:	f004 fb23 	bl	8005c58 <PID_HandleInit>
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 8001612:	482b      	ldr	r0, [pc, #172]	@ (80016c0 <MCboot+0x124>)
 8001614:	f001 fec2 	bl	800339c <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 8001618:	4630      	mov	r0, r6
 800161a:	f005 f96d 	bl	80068f8 <RVBS_Init>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 800161e:	4b29      	ldr	r3, [pc, #164]	@ (80016c4 <MCboot+0x128>)
    NTC_Init(&TempSensor_M1);
 8001620:	4829      	ldr	r0, [pc, #164]	@ (80016c8 <MCboot+0x12c>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	60de      	str	r6, [r3, #12]
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001626:	4e29      	ldr	r6, [pc, #164]	@ (80016cc <MCboot+0x130>)
 8001628:	609e      	str	r6, [r3, #8]
    NTC_Init(&TempSensor_M1);
 800162a:	f004 faf7 	bl	8005c1c <NTC_Init>
    REMNG_Init(pREMNG[M1]);
 800162e:	4828      	ldr	r0, [pc, #160]	@ (80016d0 <MCboot+0x134>)
 8001630:	f005 f9bc 	bl	80069ac <REMNG_Init>
    FOC_Clear(M1);
 8001634:	4640      	mov	r0, r8
 8001636:	f7ff ff77 	bl	8001528 <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 800163a:	f04f 0a01 	mov.w	sl, #1
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 800163e:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001640:	f886 a024 	strb.w	sl, [r6, #36]	@ 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001644:	f005 faae 	bl	8006ba4 <STC_GetDefaultIqdref>
 8001648:	6130      	str	r0, [r6, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800164a:	6828      	ldr	r0, [r5, #0]
 800164c:	f005 faaa 	bl	8006ba4 <STC_GetDefaultIqdref>
 8001650:	f3c0 400f 	ubfx	r0, r0, #16, #16
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8001654:	6829      	ldr	r1, [r5, #0]
 8001656:	f8db 3000 	ldr.w	r3, [fp]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800165a:	82b0      	strh	r0, [r6, #20]
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 800165c:	4632      	mov	r2, r6
 800165e:	4638      	mov	r0, r7
 8001660:	f7ff fd0a 	bl	8001078 <MCI_Init>
   Mci[M1].pScale = &scaleParams_M1;
 8001664:	4b1b      	ldr	r3, [pc, #108]	@ (80016d4 <MCboot+0x138>)
    MCI_ExecTorqueRamp(&Mci[M1], STC_GetDefaultIqdref(pSTC[M1]).q, 0);
 8001666:	6828      	ldr	r0, [r5, #0]
   Mci[M1].pScale = &scaleParams_M1;
 8001668:	61bb      	str	r3, [r7, #24]
    MCI_ExecTorqueRamp(&Mci[M1], STC_GetDefaultIqdref(pSTC[M1]).q, 0);
 800166a:	f005 fa9b 	bl	8006ba4 <STC_GetDefaultIqdref>
 800166e:	4642      	mov	r2, r8
 8001670:	b201      	sxth	r1, r0
 8001672:	4638      	mov	r0, r7
 8001674:	f7ff fd1a 	bl	80010ac <MCI_ExecTorqueRamp>
    pMCIList[M1] = &Mci[M1];
 8001678:	6027      	str	r7, [r4, #0]
    MC_APP_BootHook();
 800167a:	f7ff fcf9 	bl	8001070 <MC_APP_BootHook>
    bMCBootCompleted = 1U;
 800167e:	f889 a000 	strb.w	sl, [r9]
}
 8001682:	b003      	add	sp, #12
 8001684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	2000000c 	.word	0x2000000c
 8001690:	20000074 	.word	0x20000074
 8001694:	20000728 	.word	0x20000728
 8001698:	200002cc 	.word	0x200002cc
 800169c:	20000494 	.word	0x20000494
 80016a0:	200003fc 	.word	0x200003fc
 80016a4:	20000090 	.word	0x20000090
 80016a8:	20000294 	.word	0x20000294
 80016ac:	20000770 	.word	0x20000770
 80016b0:	20000110 	.word	0x20000110
 80016b4:	2000002c 	.word	0x2000002c
 80016b8:	200003d0 	.word	0x200003d0
 80016bc:	200003a4 	.word	0x200003a4
 80016c0:	20000048 	.word	0x20000048
 80016c4:	20000000 	.word	0x20000000
 80016c8:	20000058 	.word	0x20000058
 80016cc:	20000774 	.word	0x20000774
 80016d0:	20000014 	.word	0x20000014
 80016d4:	20000448 	.word	0x20000448
 80016d8:	20000764 	.word	0x20000764
 80016dc:	2000076c 	.word	0x2000076c

080016e0 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop

080016e4 <FOC_CalcCurrRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 80016e4:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 80016e6:	4c08      	ldr	r4, [pc, #32]	@ (8001708 <FOC_CalcCurrRef+0x24>)
 80016e8:	2326      	movs	r3, #38	@ 0x26
 80016ea:	fb03 4400 	mla	r4, r3, r0, r4
 80016ee:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80016f2:	b103      	cbz	r3, 80016f6 <FOC_CalcCurrRef+0x12>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 80016f4:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 80016f6:	4b05      	ldr	r3, [pc, #20]	@ (800170c <FOC_CalcCurrRef+0x28>)
 80016f8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80016fc:	f005 fa1c 	bl	8006b38 <STC_CalcTorqueReference>
 8001700:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8001702:	8220      	strh	r0, [r4, #16]
}
 8001704:	bd10      	pop	{r4, pc}
 8001706:	bf00      	nop
 8001708:	20000774 	.word	0x20000774
 800170c:	2000000c 	.word	0x2000000c

08001710 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001710:	4b01      	ldr	r3, [pc, #4]	@ (8001718 <TSK_SetChargeBootCapDelayM1+0x8>)
 8001712:	8018      	strh	r0, [r3, #0]
}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	20000768 	.word	0x20000768

0800171c <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 800171c:	4b03      	ldr	r3, [pc, #12]	@ (800172c <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 800171e:	8818      	ldrh	r0, [r3, #0]
 8001720:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001722:	fab0 f080 	clz	r0, r0
 8001726:	0940      	lsrs	r0, r0, #5
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	20000768 	.word	0x20000768

08001730 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001730:	4b01      	ldr	r3, [pc, #4]	@ (8001738 <TSK_SetStopPermanencyTimeM1+0x8>)
 8001732:	8018      	strh	r0, [r3, #0]
}
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	20000766 	.word	0x20000766

0800173c <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 800173c:	4b03      	ldr	r3, [pc, #12]	@ (800174c <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 800173e:	8818      	ldrh	r0, [r3, #0]
 8001740:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001742:	fab0 f080 	clz	r0, r0
 8001746:	0940      	lsrs	r0, r0, #5
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	20000766 	.word	0x20000766

08001750 <TSK_MediumFrequencyTaskM1>:
{
 8001750:	b570      	push	{r4, r5, r6, lr}
 8001752:	b082      	sub	sp, #8
  int16_t wAux = 0;
 8001754:	2300      	movs	r3, #0
  (void)STO_CR_CalcAvrgMecSpeedUnit(&STO_CR_M1, &wAux);
 8001756:	f10d 0106 	add.w	r1, sp, #6
 800175a:	48a1      	ldr	r0, [pc, #644]	@ (80019e0 <TSK_MediumFrequencyTaskM1+0x290>)
  PQD_CalcElMotorPower(pMPM[M1]);
 800175c:	4da1      	ldr	r5, [pc, #644]	@ (80019e4 <TSK_MediumFrequencyTaskM1+0x294>)
  int16_t wAux = 0;
 800175e:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001762:	4ca1      	ldr	r4, [pc, #644]	@ (80019e8 <TSK_MediumFrequencyTaskM1+0x298>)
  (void)STO_CR_CalcAvrgMecSpeedUnit(&STO_CR_M1, &wAux);
 8001764:	f005 fc2e 	bl	8006fc4 <STO_CR_CalcAvrgMecSpeedUnit>
  (void)ENC_CalcAvrgMecSpeedUnit(&ENCODER_M1, &wAux);
 8001768:	f10d 0106 	add.w	r1, sp, #6
 800176c:	489f      	ldr	r0, [pc, #636]	@ (80019ec <TSK_MediumFrequencyTaskM1+0x29c>)
 800176e:	f003 fffb 	bl	8005768 <ENC_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 8001772:	6828      	ldr	r0, [r5, #0]
 8001774:	f004 faf6 	bl	8005d64 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001778:	4620      	mov	r0, r4
 800177a:	f7ff fcf7 	bl	800116c <MCI_GetCurrentFaults>
 800177e:	b118      	cbz	r0, 8001788 <TSK_MediumFrequencyTaskM1+0x38>
    Mci[M1].State = FAULT_NOW;
 8001780:	230a      	movs	r3, #10
 8001782:	77e3      	strb	r3, [r4, #31]
}
 8001784:	b002      	add	sp, #8
 8001786:	bd70      	pop	{r4, r5, r6, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001788:	4620      	mov	r0, r4
 800178a:	f7ff fced 	bl	8001168 <MCI_GetOccurredFaults>
 800178e:	bb78      	cbnz	r0, 80017f0 <TSK_MediumFrequencyTaskM1+0xa0>
      switch (Mci[M1].State)
 8001790:	7fe3      	ldrb	r3, [r4, #31]
 8001792:	2b14      	cmp	r3, #20
 8001794:	d8f6      	bhi.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
 8001796:	a201      	add	r2, pc, #4	@ (adr r2, 800179c <TSK_MediumFrequencyTaskM1+0x4c>)
 8001798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800179c:	08001941 	.word	0x08001941
 80017a0:	08001785 	.word	0x08001785
 80017a4:	080018ef 	.word	0x080018ef
 80017a8:	08001785 	.word	0x08001785
 80017ac:	08001785 	.word	0x08001785
 80017b0:	08001785 	.word	0x08001785
 80017b4:	080018db 	.word	0x080018db
 80017b8:	08001785 	.word	0x08001785
 80017bc:	080018cf 	.word	0x080018cf
 80017c0:	08001785 	.word	0x08001785
 80017c4:	080017f1 	.word	0x080017f1
 80017c8:	080018c1 	.word	0x080018c1
 80017cc:	08001785 	.word	0x08001785
 80017d0:	08001785 	.word	0x08001785
 80017d4:	08001785 	.word	0x08001785
 80017d8:	08001785 	.word	0x08001785
 80017dc:	08001869 	.word	0x08001869
 80017e0:	08001837 	.word	0x08001837
 80017e4:	08001785 	.word	0x08001785
 80017e8:	08001785 	.word	0x08001785
 80017ec:	080017f9 	.word	0x080017f9
      Mci[M1].State = FAULT_OVER;
 80017f0:	230b      	movs	r3, #11
 80017f2:	77e3      	strb	r3, [r4, #31]
}
 80017f4:	b002      	add	sp, #8
 80017f6:	bd70      	pop	{r4, r5, r6, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 80017f8:	7fa3      	ldrb	r3, [r4, #30]
 80017fa:	2b05      	cmp	r3, #5
 80017fc:	f000 80b0 	beq.w	8001960 <TSK_MediumFrequencyTaskM1+0x210>
            if (TSK_StopPermanencyTimeHasElapsedM1())
 8001800:	f7ff ff9c 	bl	800173c <TSK_StopPermanencyTimeHasElapsedM1>
 8001804:	2800      	cmp	r0, #0
 8001806:	d0bd      	beq.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
              ENC_Clear(&ENCODER_M1);
 8001808:	4878      	ldr	r0, [pc, #480]	@ (80019ec <TSK_MediumFrequencyTaskM1+0x29c>)
 800180a:	f003 ff85 	bl	8005718 <ENC_Clear>
              R3_1_SwitchOnPWM(pwmcHandle[M1]);
 800180e:	4b78      	ldr	r3, [pc, #480]	@ (80019f0 <TSK_MediumFrequencyTaskM1+0x2a0>)
 8001810:	6818      	ldr	r0, [r3, #0]
 8001812:	f004 fc2b 	bl	800606c <R3_1_SwitchOnPWM>
              FOC_InitAdditionalMethods(M1);
 8001816:	2000      	movs	r0, #0
 8001818:	f7ff ff62 	bl	80016e0 <FOC_InitAdditionalMethods>
              STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 800181c:	4b75      	ldr	r3, [pc, #468]	@ (80019f4 <TSK_MediumFrequencyTaskM1+0x2a4>)
 800181e:	6818      	ldr	r0, [r3, #0]
 8001820:	f005 f9ce 	bl	8006bc0 <STC_ForceSpeedReferenceToCurrentSpeed>
              MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8001824:	4870      	ldr	r0, [pc, #448]	@ (80019e8 <TSK_MediumFrequencyTaskM1+0x298>)
 8001826:	f7ff fc61 	bl	80010ec <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 800182a:	2000      	movs	r0, #0
 800182c:	f7ff ff5a 	bl	80016e4 <FOC_CalcCurrRef>
              Mci[M1].State = RUN;
 8001830:	2306      	movs	r3, #6
 8001832:	77e3      	strb	r3, [r4, #31]
 8001834:	e7a6      	b.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001836:	7fa3      	ldrb	r3, [r4, #30]
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001838:	4e6d      	ldr	r6, [pc, #436]	@ (80019f0 <TSK_MediumFrequencyTaskM1+0x2a0>)
          if (MCI_STOP == Mci[M1].DirectCommand)
 800183a:	2b05      	cmp	r3, #5
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 800183c:	6830      	ldr	r0, [r6, #0]
          if (MCI_STOP == Mci[M1].DirectCommand)
 800183e:	f000 8091 	beq.w	8001964 <TSK_MediumFrequencyTaskM1+0x214>
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 8001842:	2101      	movs	r1, #1
 8001844:	f000 fdbc 	bl	80023c0 <PWMC_CurrentReadingCalibr>
 8001848:	2800      	cmp	r0, #0
 800184a:	d09b      	beq.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 800184c:	7fa3      	ldrb	r3, [r4, #30]
 800184e:	2b03      	cmp	r3, #3
 8001850:	f000 80a6 	beq.w	80019a0 <TSK_MediumFrequencyTaskM1+0x250>
                R3_1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001854:	6830      	ldr	r0, [r6, #0]
 8001856:	2100      	movs	r1, #0
 8001858:	f004 fd00 	bl	800625c <R3_1_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 800185c:	2014      	movs	r0, #20
 800185e:	f7ff ff57 	bl	8001710 <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 8001862:	2310      	movs	r3, #16
 8001864:	77e3      	strb	r3, [r4, #31]
 8001866:	e78d      	b.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001868:	7fa3      	ldrb	r3, [r4, #30]
 800186a:	2b05      	cmp	r3, #5
 800186c:	d078      	beq.n	8001960 <TSK_MediumFrequencyTaskM1+0x210>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 800186e:	f7ff ff55 	bl	800171c <TSK_ChargeBootCapDelayHasElapsedM1>
 8001872:	2800      	cmp	r0, #0
 8001874:	d086      	beq.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
              R3_1_SwitchOffPWM(pwmcHandle[M1]);
 8001876:	4d5e      	ldr	r5, [pc, #376]	@ (80019f0 <TSK_MediumFrequencyTaskM1+0x2a0>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001878:	4e5e      	ldr	r6, [pc, #376]	@ (80019f4 <TSK_MediumFrequencyTaskM1+0x2a4>)
              R3_1_SwitchOffPWM(pwmcHandle[M1]);
 800187a:	6828      	ldr	r0, [r5, #0]
 800187c:	f004 fc40 	bl	8006100 <R3_1_SwitchOffPWM>
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001880:	4b5d      	ldr	r3, [pc, #372]	@ (80019f8 <TSK_MediumFrequencyTaskM1+0x2a8>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001882:	495e      	ldr	r1, [pc, #376]	@ (80019fc <TSK_MediumFrequencyTaskM1+0x2ac>)
 8001884:	6830      	ldr	r0, [r6, #0]
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001886:	2201      	movs	r2, #1
 8001888:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 800188c:	f005 f8f8 	bl	8006a80 <STC_SetSpeedSensor>
              ENC_Clear(&ENCODER_M1);
 8001890:	4856      	ldr	r0, [pc, #344]	@ (80019ec <TSK_MediumFrequencyTaskM1+0x29c>)
 8001892:	f003 ff41 	bl	8005718 <ENC_Clear>
              STO_CR_Clear(&STO_CR_M1);
 8001896:	4852      	ldr	r0, [pc, #328]	@ (80019e0 <TSK_MediumFrequencyTaskM1+0x290>)
 8001898:	f005 fc36 	bl	8007108 <STO_CR_Clear>
              FOC_Clear( M1 );
 800189c:	2000      	movs	r0, #0
 800189e:	f7ff fe43 	bl	8001528 <FOC_Clear>
              if (EAC_IsAligned(&EncAlignCtrlM1) == false)
 80018a2:	4857      	ldr	r0, [pc, #348]	@ (8001a00 <TSK_MediumFrequencyTaskM1+0x2b0>)
 80018a4:	f003 fefc 	bl	80056a0 <EAC_IsAligned>
 80018a8:	2800      	cmp	r0, #0
 80018aa:	f040 8082 	bne.w	80019b2 <TSK_MediumFrequencyTaskM1+0x262>
                EAC_StartAlignment(&EncAlignCtrlM1);
 80018ae:	4854      	ldr	r0, [pc, #336]	@ (8001a00 <TSK_MediumFrequencyTaskM1+0x2b0>)
 80018b0:	f003 feb6 	bl	8005620 <EAC_StartAlignment>
                Mci[M1].State = ALIGNMENT;
 80018b4:	2302      	movs	r3, #2
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 80018b6:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = ALIGNMENT;
 80018b8:	77e3      	strb	r3, [r4, #31]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 80018ba:	f000 fd7f 	bl	80023bc <PWMC_SwitchOnPWM>
 80018be:	e761      	b.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 80018c0:	7fa3      	ldrb	r3, [r4, #30]
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	f47f af5e 	bne.w	8001784 <TSK_MediumFrequencyTaskM1+0x34>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80018c8:	2300      	movs	r3, #0
 80018ca:	83e3      	strh	r3, [r4, #30]
 80018cc:	e75a      	b.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 80018ce:	f7ff ff35 	bl	800173c <TSK_StopPermanencyTimeHasElapsedM1>
 80018d2:	2800      	cmp	r0, #0
 80018d4:	f43f af56 	beq.w	8001784 <TSK_MediumFrequencyTaskM1+0x34>
 80018d8:	e7f6      	b.n	80018c8 <TSK_MediumFrequencyTaskM1+0x178>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80018da:	7fa3      	ldrb	r3, [r4, #30]
 80018dc:	2b05      	cmp	r3, #5
 80018de:	d03f      	beq.n	8001960 <TSK_MediumFrequencyTaskM1+0x210>
            MCI_ExecBufferedCommands(&Mci[M1]);
 80018e0:	4841      	ldr	r0, [pc, #260]	@ (80019e8 <TSK_MediumFrequencyTaskM1+0x298>)
 80018e2:	f7ff fc03 	bl	80010ec <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 80018e6:	2000      	movs	r0, #0
 80018e8:	f7ff fefc 	bl	80016e4 <FOC_CalcCurrRef>
 80018ec:	e74a      	b.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80018ee:	7fa3      	ldrb	r3, [r4, #30]
 80018f0:	2b05      	cmp	r3, #5
 80018f2:	d035      	beq.n	8001960 <TSK_MediumFrequencyTaskM1+0x210>
            bool isAligned = EAC_IsAligned(&EncAlignCtrlM1);
 80018f4:	4842      	ldr	r0, [pc, #264]	@ (8001a00 <TSK_MediumFrequencyTaskM1+0x2b0>)
 80018f6:	f003 fed3 	bl	80056a0 <EAC_IsAligned>
 80018fa:	4605      	mov	r5, r0
            bool EACDone = EAC_Exec(&EncAlignCtrlM1);
 80018fc:	4840      	ldr	r0, [pc, #256]	@ (8001a00 <TSK_MediumFrequencyTaskM1+0x2b0>)
 80018fe:	f003 feb7 	bl	8005670 <EAC_Exec>
 8001902:	4606      	mov	r6, r0
            if ((isAligned == false)  && (EACDone == false))
 8001904:	b90d      	cbnz	r5, 800190a <TSK_MediumFrequencyTaskM1+0x1ba>
 8001906:	2800      	cmp	r0, #0
 8001908:	d042      	beq.n	8001990 <TSK_MediumFrequencyTaskM1+0x240>
              R3_1_SwitchOffPWM( pwmcHandle[M1] );
 800190a:	4d39      	ldr	r5, [pc, #228]	@ (80019f0 <TSK_MediumFrequencyTaskM1+0x2a0>)
              STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 800190c:	4e39      	ldr	r6, [pc, #228]	@ (80019f4 <TSK_MediumFrequencyTaskM1+0x2a4>)
              R3_1_SwitchOffPWM( pwmcHandle[M1] );
 800190e:	6828      	ldr	r0, [r5, #0]
 8001910:	f004 fbf6 	bl	8006100 <R3_1_SwitchOffPWM>
              STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 8001914:	6830      	ldr	r0, [r6, #0]
 8001916:	2103      	movs	r1, #3
 8001918:	f005 f8c6 	bl	8006aa8 <STC_SetControlMode>
              STC_SetSpeedSensor(pSTC[M1], &ENCODER_M1._Super);
 800191c:	4933      	ldr	r1, [pc, #204]	@ (80019ec <TSK_MediumFrequencyTaskM1+0x29c>)
 800191e:	6830      	ldr	r0, [r6, #0]
 8001920:	f005 f8ae 	bl	8006a80 <STC_SetSpeedSensor>
              FOC_Clear(M1);
 8001924:	2000      	movs	r0, #0
 8001926:	f7ff fdff 	bl	8001528 <FOC_Clear>
              R3_1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 800192a:	6828      	ldr	r0, [r5, #0]
 800192c:	2100      	movs	r1, #0
 800192e:	f004 fc95 	bl	800625c <R3_1_TurnOnLowSides>
              TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8001932:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001936:	f7ff fefb 	bl	8001730 <TSK_SetStopPermanencyTimeM1>
              Mci[M1].State = WAIT_STOP_MOTOR;
 800193a:	2314      	movs	r3, #20
 800193c:	77e3      	strb	r3, [r4, #31]
 800193e:	e721      	b.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8001940:	7fa3      	ldrb	r3, [r4, #30]
 8001942:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 8001946:	2b01      	cmp	r3, #1
 8001948:	f47f af1c 	bne.w	8001784 <TSK_MediumFrequencyTaskM1+0x34>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 800194c:	4d28      	ldr	r5, [pc, #160]	@ (80019f0 <TSK_MediumFrequencyTaskM1+0x2a0>)
 800194e:	6828      	ldr	r0, [r5, #0]
 8001950:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 8001954:	b9a9      	cbnz	r1, 8001982 <TSK_MediumFrequencyTaskM1+0x232>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8001956:	f000 fd33 	bl	80023c0 <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 800195a:	2311      	movs	r3, #17
 800195c:	77e3      	strb	r3, [r4, #31]
 800195e:	e711      	b.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
    R3_1_SwitchOffPWM(pwmcHandle[motor]);
 8001960:	4b23      	ldr	r3, [pc, #140]	@ (80019f0 <TSK_MediumFrequencyTaskM1+0x2a0>)
 8001962:	6818      	ldr	r0, [r3, #0]
 8001964:	f004 fbcc 	bl	8006100 <R3_1_SwitchOffPWM>
  FOC_Clear(motor);
 8001968:	2000      	movs	r0, #0
 800196a:	f7ff fddd 	bl	8001528 <FOC_Clear>
  PQD_Clear(pMPM[motor]);
 800196e:	6828      	ldr	r0, [r5, #0]
 8001970:	f004 fa14 	bl	8005d9c <PQD_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8001974:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001978:	f7ff feda 	bl	8001730 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 800197c:	2308      	movs	r3, #8
 800197e:	77e3      	strb	r3, [r4, #31]
}
 8001980:	e700      	b.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001982:	4619      	mov	r1, r3
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8001984:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001988:	f000 fd1a 	bl	80023c0 <PWMC_CurrentReadingCalibr>
              R3_1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 800198c:	6828      	ldr	r0, [r5, #0]
 800198e:	e762      	b.n	8001856 <TSK_MediumFrequencyTaskM1+0x106>
              IqdRef.d = STC_CalcTorqueReference(pSTC[M1]);
 8001990:	4b18      	ldr	r3, [pc, #96]	@ (80019f4 <TSK_MediumFrequencyTaskM1+0x2a4>)
 8001992:	6818      	ldr	r0, [r3, #0]
 8001994:	f005 f8d0 	bl	8006b38 <STC_CalcTorqueReference>
              FOCVars[M1].Iqdref = IqdRef;
 8001998:	4b17      	ldr	r3, [pc, #92]	@ (80019f8 <TSK_MediumFrequencyTaskM1+0x2a8>)
 800199a:	821e      	strh	r6, [r3, #16]
 800199c:	8258      	strh	r0, [r3, #18]
            {
 800199e:	e6f1      	b.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
                FOC_Clear(M1);
 80019a0:	2000      	movs	r0, #0
 80019a2:	f7ff fdc1 	bl	8001528 <FOC_Clear>
                PQD_Clear(pMPM[M1]);
 80019a6:	6828      	ldr	r0, [r5, #0]
 80019a8:	f004 f9f8 	bl	8005d9c <PQD_Clear>
                Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80019ac:	2300      	movs	r3, #0
 80019ae:	83e3      	strh	r3, [r4, #30]
 80019b0:	e6e8      	b.n	8001784 <TSK_MediumFrequencyTaskM1+0x34>
                STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 80019b2:	6830      	ldr	r0, [r6, #0]
 80019b4:	2103      	movs	r1, #3
 80019b6:	f005 f877 	bl	8006aa8 <STC_SetControlMode>
                STC_SetSpeedSensor(pSTC[M1], &ENCODER_M1._Super);
 80019ba:	490c      	ldr	r1, [pc, #48]	@ (80019ec <TSK_MediumFrequencyTaskM1+0x29c>)
 80019bc:	6830      	ldr	r0, [r6, #0]
 80019be:	f005 f85f 	bl	8006a80 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 80019c2:	2000      	movs	r0, #0
 80019c4:	f7ff fe8c 	bl	80016e0 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef(M1);
 80019c8:	2000      	movs	r0, #0
 80019ca:	f7ff fe8b 	bl	80016e4 <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 80019ce:	6830      	ldr	r0, [r6, #0]
 80019d0:	f005 f8f6 	bl	8006bc0 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 80019d4:	4804      	ldr	r0, [pc, #16]	@ (80019e8 <TSK_MediumFrequencyTaskM1+0x298>)
 80019d6:	f7ff fb89 	bl	80010ec <MCI_ExecBufferedCommands>
 80019da:	2306      	movs	r3, #6
 80019dc:	e76b      	b.n	80018b6 <TSK_MediumFrequencyTaskM1+0x166>
 80019de:	bf00      	nop
 80019e0:	20000110 	.word	0x20000110
 80019e4:	20000000 	.word	0x20000000
 80019e8:	20000728 	.word	0x20000728
 80019ec:	20000090 	.word	0x20000090
 80019f0:	2000076c 	.word	0x2000076c
 80019f4:	2000000c 	.word	0x2000000c
 80019f8:	20000774 	.word	0x20000774
 80019fc:	20000294 	.word	0x20000294
 8001a00:	20000074 	.word	0x20000074

08001a04 <MC_Scheduler>:
  if (((uint8_t)1) == bMCBootCompleted)
 8001a04:	4b1d      	ldr	r3, [pc, #116]	@ (8001a7c <MC_Scheduler+0x78>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d000      	beq.n	8001a0e <MC_Scheduler+0xa>
 8001a0c:	4770      	bx	lr
{
 8001a0e:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8001a10:	4c1b      	ldr	r4, [pc, #108]	@ (8001a80 <MC_Scheduler+0x7c>)
 8001a12:	8823      	ldrh	r3, [r4, #0]
 8001a14:	b19b      	cbz	r3, 8001a3e <MC_Scheduler+0x3a>
      hMFTaskCounterM1--;
 8001a16:	3b01      	subs	r3, #1
 8001a18:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8001a1a:	4a1a      	ldr	r2, [pc, #104]	@ (8001a84 <MC_Scheduler+0x80>)
      hMFTaskCounterM1--;
 8001a1c:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8001a1e:	8813      	ldrh	r3, [r2, #0]
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	b11b      	cbz	r3, 8001a2c <MC_Scheduler+0x28>
      hBootCapDelayCounterM1--;
 8001a24:	8813      	ldrh	r3, [r2, #0]
 8001a26:	3b01      	subs	r3, #1
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8001a2c:	4a16      	ldr	r2, [pc, #88]	@ (8001a88 <MC_Scheduler+0x84>)
 8001a2e:	8813      	ldrh	r3, [r2, #0]
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	b11b      	cbz	r3, 8001a3c <MC_Scheduler+0x38>
      hStopPermanencyCounterM1--;
 8001a34:	8813      	ldrh	r3, [r2, #0]
 8001a36:	3b01      	subs	r3, #1
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	8013      	strh	r3, [r2, #0]
}
 8001a3c:	bd70      	pop	{r4, r5, r6, pc}
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001a3e:	4d13      	ldr	r5, [pc, #76]	@ (8001a8c <MC_Scheduler+0x88>)
      TSK_MediumFrequencyTaskM1();
 8001a40:	f7ff fe86 	bl	8001750 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8001a44:	f7ff fb16 	bl	8001074 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001a48:	4629      	mov	r1, r5
 8001a4a:	f851 0b0c 	ldr.w	r0, [r1], #12
 8001a4e:	6883      	ldr	r3, [r0, #8]
 8001a50:	4798      	blx	r3
 8001a52:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8001a54:	b130      	cbz	r0, 8001a64 <MC_Scheduler+0x60>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8001a56:	4629      	mov	r1, r5
 8001a58:	220a      	movs	r2, #10
 8001a5a:	f851 0b08 	ldr.w	r0, [r1], #8
 8001a5e:	6803      	ldr	r3, [r0, #0]
 8001a60:	4798      	blx	r3
 8001a62:	b908      	cbnz	r0, 8001a68 <MC_Scheduler+0x64>
{
 8001a64:	2301      	movs	r3, #1
 8001a66:	e7d8      	b.n	8001a1a <MC_Scheduler+0x16>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001a68:	4628      	mov	r0, r5
 8001a6a:	f000 fa4d 	bl	8001f08 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8001a6e:	6828      	ldr	r0, [r5, #0]
 8001a70:	89ea      	ldrh	r2, [r5, #14]
 8001a72:	6846      	ldr	r6, [r0, #4]
 8001a74:	68a9      	ldr	r1, [r5, #8]
 8001a76:	230a      	movs	r3, #10
 8001a78:	47b0      	blx	r6
 8001a7a:	e7f3      	b.n	8001a64 <MC_Scheduler+0x60>
 8001a7c:	20000764 	.word	0x20000764
 8001a80:	2000076a 	.word	0x2000076a
 8001a84:	20000768 	.word	0x20000768
 8001a88:	20000766 	.word	0x20000766
 8001a8c:	20000484 	.word	0x20000484

08001a90 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */

  Observer_Inputs_t STO_aux_Inputs; /* Only if sensorless aux */
  STO_aux_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001a94:	4c3d      	ldr	r4, [pc, #244]	@ (8001b8c <TSK_HighFrequencyTask+0xfc>)
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001a96:	f8df 8120 	ldr.w	r8, [pc, #288]	@ 8001bb8 <TSK_HighFrequencyTask+0x128>
  STO_aux_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001a9a:	f8d4 001a 	ldr.w	r0, [r4, #26]
{
 8001a9e:	b088      	sub	sp, #32
  STO_aux_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8001aa0:	9005      	str	r0, [sp, #20]
  (void)ENC_CalcAngle(&ENCODER_M1);   /* If not sensorless then 2nd parameter is MC_NULL */
 8001aa2:	483b      	ldr	r0, [pc, #236]	@ (8001b90 <TSK_HighFrequencyTask+0x100>)
 8001aa4:	f003 fe46 	bl	8005734 <ENC_CalcAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001aa8:	4b3a      	ldr	r3, [pc, #232]	@ (8001b94 <TSK_HighFrequencyTask+0x104>)
 8001aaa:	6818      	ldr	r0, [r3, #0]
 8001aac:	f004 ffea 	bl	8006a84 <STC_GetSpeedSensor>
 8001ab0:	4607      	mov	r7, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001ab2:	f004 ff83 	bl	80069bc <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001ab6:	a902      	add	r1, sp, #8
  hElAngle = SPD_GetElAngle(speedHandle);
 8001ab8:	4605      	mov	r5, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001aba:	f8d8 0000 	ldr.w	r0, [r8]
 8001abe:	f000 faff 	bl	80020c0 <PWMC_GetPhaseCurrents>
  Ialphabeta = MCM_Clarke(Iab);
 8001ac2:	9802      	ldr	r0, [sp, #8]
 8001ac4:	f7ff fc22 	bl	800130c <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001ac8:	4629      	mov	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 8001aca:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001acc:	f7ff fc94 	bl	80013f8 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001ad0:	4b31      	ldr	r3, [pc, #196]	@ (8001b98 <TSK_HighFrequencyTask+0x108>)
 8001ad2:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001ad6:	9000      	str	r0, [sp, #0]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001ad8:	b200      	sxth	r0, r0
 8001ada:	1a09      	subs	r1, r1, r0
 8001adc:	6818      	ldr	r0, [r3, #0]
 8001ade:	f004 f901 	bl	8005ce4 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001ae2:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 8001ae6:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8001aea:	1ac9      	subs	r1, r1, r3
 8001aec:	4b2b      	ldr	r3, [pc, #172]	@ (8001b9c <TSK_HighFrequencyTask+0x10c>)
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001aee:	4606      	mov	r6, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001af0:	6818      	ldr	r0, [r3, #0]
 8001af2:	f004 f8f7 	bl	8005ce4 <PI_Controller>
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8001af6:	f8ad 6004 	strh.w	r6, [sp, #4]
 8001afa:	f8ad 0006 	strh.w	r0, [sp, #6]
 8001afe:	9901      	ldr	r1, [sp, #4]
 8001b00:	4827      	ldr	r0, [pc, #156]	@ (8001ba0 <TSK_HighFrequencyTask+0x110>)
 8001b02:	f003 fd57 	bl	80055b4 <Circle_Limitation>
 8001b06:	4606      	mov	r6, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001b08:	4638      	mov	r0, r7
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8001b0a:	9601      	str	r6, [sp, #4]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001b0c:	f004 ff5e 	bl	80069cc <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001b10:	4629      	mov	r1, r5
 8001b12:	9801      	ldr	r0, [sp, #4]
 8001b14:	f7ff fcb2 	bl	800147c <MCM_Rev_Park>
 8001b18:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001b1a:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001b1e:	9104      	str	r1, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001b20:	f000 fad0 	bl	80020c4 <PWMC_SetPhaseVoltage>

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001b28:	4601      	mov	r1, r0
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001b2a:	e9c4 2300 	strd	r2, r3, [r4]
  FOCVars[M1].Iqd = Iqd;
  FOCVars[M1].Valphabeta = Valphabeta;
 8001b2e:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Iqd = Iqd;
 8001b30:	9a00      	ldr	r2, [sp, #0]
  FOCVars[M1].hElAngle = hElAngle;
 8001b32:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_DURATION)
 8001b34:	2901      	cmp	r1, #1
  FOCVars[M1].Vqd = Vqd;
 8001b36:	f8c4 6016 	str.w	r6, [r4, #22]
  FOCVars[M1].Iqd = Iqd;
 8001b3a:	60e2      	str	r2, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001b3c:	f8c4 001a 	str.w	r0, [r4, #26]
  if(hFOCreturn == MC_DURATION)
 8001b40:	d019      	beq.n	8001b76 <TSK_HighFrequencyTask+0xe6>
    STO_aux_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001b42:	4818      	ldr	r0, [pc, #96]	@ (8001ba4 <TSK_HighFrequencyTask+0x114>)
    STO_aux_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8001b44:	9306      	str	r3, [sp, #24]
    STO_aux_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001b46:	f003 fd2d 	bl	80055a4 <VBS_GetAvBusVoltage_d>
    (void)STO_CR_CalcElAngle (&STO_CR_M1, &STO_aux_Inputs);
 8001b4a:	a905      	add	r1, sp, #20
    STO_aux_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001b4c:	4603      	mov	r3, r0
    (void)STO_CR_CalcElAngle (&STO_CR_M1, &STO_aux_Inputs);
 8001b4e:	4816      	ldr	r0, [pc, #88]	@ (8001ba8 <TSK_HighFrequencyTask+0x118>)
    STO_aux_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8001b50:	f8ad 301c 	strh.w	r3, [sp, #28]
    (void)STO_CR_CalcElAngle (&STO_CR_M1, &STO_aux_Inputs);
 8001b54:	f005 f83c 	bl	8006bd0 <STO_CR_CalcElAngle>
    STO_CR_CalcAvrgElSpeedDpp (&STO_CR_M1);
 8001b58:	4813      	ldr	r0, [pc, #76]	@ (8001ba8 <TSK_HighFrequencyTask+0x118>)
 8001b5a:	f005 fb61 	bl	8007220 <STO_CR_CalcAvrgElSpeedDpp>
  GLOBAL_TIMESTAMP++;
 8001b5e:	4a13      	ldr	r2, [pc, #76]	@ (8001bac <TSK_HighFrequencyTask+0x11c>)
  if (0U == MCPA_UART_A.Mark)
 8001b60:	4813      	ldr	r0, [pc, #76]	@ (8001bb0 <TSK_HighFrequencyTask+0x120>)
  GLOBAL_TIMESTAMP++;
 8001b62:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001b64:	f890 1029 	ldrb.w	r1, [r0, #41]	@ 0x29
  GLOBAL_TIMESTAMP++;
 8001b68:	3301      	adds	r3, #1
 8001b6a:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001b6c:	b941      	cbnz	r1, 8001b80 <TSK_HighFrequencyTask+0xf0>
}
 8001b6e:	2000      	movs	r0, #0
 8001b70:	b008      	add	sp, #32
 8001b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 8001b76:	480f      	ldr	r0, [pc, #60]	@ (8001bb4 <TSK_HighFrequencyTask+0x124>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f7ff faab 	bl	80010d4 <MCI_FaultProcessing>
 8001b7e:	e7ee      	b.n	8001b5e <TSK_HighFrequencyTask+0xce>
    MCPA_dataLog (&MCPA_UART_A);
 8001b80:	f003 fee0 	bl	8005944 <MCPA_dataLog>
}
 8001b84:	2000      	movs	r0, #0
 8001b86:	b008      	add	sp, #32
 8001b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b8c:	20000774 	.word	0x20000774
 8001b90:	20000090 	.word	0x20000090
 8001b94:	2000000c 	.word	0x2000000c
 8001b98:	20000008 	.word	0x20000008
 8001b9c:	20000004 	.word	0x20000004
 8001ba0:	20000010 	.word	0x20000010
 8001ba4:	2000002c 	.word	0x2000002c
 8001ba8:	20000110 	.word	0x20000110
 8001bac:	2000196c 	.word	0x2000196c
 8001bb0:	20000458 	.word	0x20000458
 8001bb4:	20000728 	.word	0x20000728
 8001bb8:	2000076c 	.word	0x2000076c

08001bbc <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001bbe:	4f20      	ldr	r7, [pc, #128]	@ (8001c40 <TSK_SafetyTask_PWMOFF+0x84>)
{
 8001bc0:	4604      	mov	r4, r0
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001bc2:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 8001bc6:	f000 fc23 	bl	8002410 <PWMC_IsFaultOccurred>
 8001bca:	4605      	mov	r5, r0
                                                    (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if (M1 == bMotor)
 8001bcc:	b344      	cbz	r4, 8001c20 <TSK_SafetyTask_PWMOFF+0x64>
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8001bce:	4e1d      	ldr	r6, [pc, #116]	@ (8001c44 <TSK_SafetyTask_PWMOFF+0x88>)
 8001bd0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001bd4:	eb06 06c3 	add.w	r6, r6, r3, lsl #3
 8001bd8:	43ea      	mvns	r2, r5
 8001bda:	4630      	mov	r0, r6
 8001bdc:	b292      	uxth	r2, r2
 8001bde:	4629      	mov	r1, r5
 8001be0:	f7ff fa78 	bl	80010d4 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8001be4:	4630      	mov	r0, r6
 8001be6:	f7ff fb0b 	bl	8001200 <MCI_GetFaultState>
 8001bea:	b1c0      	cbz	r0, 8001c1e <TSK_SafetyTask_PWMOFF+0x62>
  {
    /* Reset Encoder state */
    if (pEAC[bMotor] != MC_NULL)
 8001bec:	4b16      	ldr	r3, [pc, #88]	@ (8001c48 <TSK_SafetyTask_PWMOFF+0x8c>)
 8001bee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001bf2:	b110      	cbz	r0, 8001bfa <TSK_SafetyTask_PWMOFF+0x3e>
    {
      EAC_SetRestartState(pEAC[bMotor], false);
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	f003 fd55 	bl	80056a4 <EAC_SetRestartState>
    }
    else
    {
      /* Nothing to do */
    }
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001bfa:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8001bfe:	f000 fbdb 	bl	80023b8 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0U)
 8001c02:	4812      	ldr	r0, [pc, #72]	@ (8001c4c <TSK_SafetyTask_PWMOFF+0x90>)
 8001c04:	f890 3029 	ldrb.w	r3, [r0, #41]	@ 0x29
 8001c08:	b9b3      	cbnz	r3, 8001c38 <TSK_SafetyTask_PWMOFF+0x7c>
    }
    else
    {
      /* Nothing to do */
    }
    FOC_Clear(bMotor);
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	f7ff fc8c 	bl	8001528 <FOC_Clear>
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8001c10:	4b0f      	ldr	r3, [pc, #60]	@ (8001c50 <TSK_SafetyTask_PWMOFF+0x94>)
 8001c12:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001c16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8001c1a:	f004 b8bf 	b.w	8005d9c <PQD_Clear>
}
 8001c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 8001c20:	480c      	ldr	r0, [pc, #48]	@ (8001c54 <TSK_SafetyTask_PWMOFF+0x98>)
 8001c22:	f001 fc99 	bl	8003558 <RCM_ExecRegularConv>
 8001c26:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 8001c28:	480b      	ldr	r0, [pc, #44]	@ (8001c58 <TSK_SafetyTask_PWMOFF+0x9c>)
 8001c2a:	f004 fe91 	bl	8006950 <RVBS_CalcAvVbus>
 8001c2e:	f020 0008 	bic.w	r0, r0, #8
 8001c32:	4328      	orrs	r0, r5
 8001c34:	b285      	uxth	r5, r0
 8001c36:	e7ca      	b.n	8001bce <TSK_SafetyTask_PWMOFF+0x12>
      MCPA_flushDataLog (&MCPA_UART_A);
 8001c38:	f003 ff44 	bl	8005ac4 <MCPA_flushDataLog>
 8001c3c:	e7e5      	b.n	8001c0a <TSK_SafetyTask_PWMOFF+0x4e>
 8001c3e:	bf00      	nop
 8001c40:	2000076c 	.word	0x2000076c
 8001c44:	20000728 	.word	0x20000728
 8001c48:	20000770 	.word	0x20000770
 8001c4c:	20000458 	.word	0x20000458
 8001c50:	20000000 	.word	0x20000000
 8001c54:	20000048 	.word	0x20000048
 8001c58:	2000002c 	.word	0x2000002c

08001c5c <TSK_SafetyTask>:
{
 8001c5c:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8001c5e:	4b06      	ldr	r3, [pc, #24]	@ (8001c78 <TSK_SafetyTask+0x1c>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d000      	beq.n	8001c68 <TSK_SafetyTask+0xc>
}
 8001c66:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001c68:	2000      	movs	r0, #0
 8001c6a:	f7ff ffa7 	bl	8001bbc <TSK_SafetyTask_PWMOFF>
}
 8001c6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8001c72:	f001 bca9 	b.w	80035c8 <RCM_ExecUserConv>
 8001c76:	bf00      	nop
 8001c78:	20000764 	.word	0x20000764

08001c7c <MC_RunMotorControlTasks>:
{
 8001c7c:	b508      	push	{r3, lr}
  if (0U == bMCBootCompleted)
 8001c7e:	4b04      	ldr	r3, [pc, #16]	@ (8001c90 <MC_RunMotorControlTasks+0x14>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	b903      	cbnz	r3, 8001c86 <MC_RunMotorControlTasks+0xa>
}
 8001c84:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8001c86:	f7ff febd 	bl	8001a04 <MC_Scheduler>
    TSK_SafetyTask();
 8001c8a:	f7ff ffe7 	bl	8001c5c <TSK_SafetyTask>
}
 8001c8e:	bd08      	pop	{r3, pc}
 8001c90:	20000764 	.word	0x20000764

08001c94 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001c94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_1_SwitchOffPWM(pwmcHandle[M1]);
 8001c96:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <TSK_HardwareFaultTask+0x18>)
 8001c98:	6818      	ldr	r0, [r3, #0]
 8001c9a:	f004 fa31 	bl	8006100 <R3_1_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001c9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8001ca2:	4803      	ldr	r0, [pc, #12]	@ (8001cb0 <TSK_HardwareFaultTask+0x1c>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2180      	movs	r1, #128	@ 0x80
 8001ca8:	f7ff ba14 	b.w	80010d4 <MCI_FaultProcessing>
 8001cac:	2000076c 	.word	0x2000076c
 8001cb0:	20000728 	.word	0x20000728

08001cb4 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 8001cb4:	b430      	push	{r4, r5}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cb6:	4a35      	ldr	r2, [pc, #212]	@ (8001d8c <mc_lock_pins+0xd8>)
 8001cb8:	4835      	ldr	r0, [pc, #212]	@ (8001d90 <mc_lock_pins+0xdc>)
 8001cba:	f44f 3181 	mov.w	r1, #66048	@ 0x10200
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cbe:	f44f 7400 	mov.w	r4, #512	@ 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cc2:	61d1      	str	r1, [r2, #28]
 8001cc4:	b08c      	sub	sp, #48	@ 0x30
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cc6:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cc8:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001cca:	69d3      	ldr	r3, [r2, #28]
 8001ccc:	930b      	str	r3, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cce:	f44f 7580 	mov.w	r5, #256	@ 0x100
  (void) temp;
 8001cd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cd4:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cd6:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cd8:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001cda:	69d3      	ldr	r3, [r2, #28]
 8001cdc:	930a      	str	r3, [sp, #40]	@ 0x28
  (void) temp;
 8001cde:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ce0:	4b2c      	ldr	r3, [pc, #176]	@ (8001d94 <mc_lock_pins+0xe0>)
 8001ce2:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ce4:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ce6:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ce8:	69d8      	ldr	r0, [r3, #28]
 8001cea:	9009      	str	r0, [sp, #36]	@ 0x24
  (void) temp;
 8001cec:	9809      	ldr	r0, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cee:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cf0:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cf2:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001cf4:	69d9      	ldr	r1, [r3, #28]
 8001cf6:	9108      	str	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001cf8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cfc:	f44f 31a0 	mov.w	r1, #81920	@ 0x14000
  (void) temp;
 8001d00:	9c08      	ldr	r4, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d02:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d04:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d06:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d08:	69d1      	ldr	r1, [r2, #28]
 8001d0a:	9107      	str	r1, [sp, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d0c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d10:	f44f 3182 	mov.w	r1, #66560	@ 0x10400
  (void) temp;
 8001d14:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d16:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d18:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d1a:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d1c:	69d9      	ldr	r1, [r3, #28]
 8001d1e:	9106      	str	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d20:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d24:	f44f 31c0 	mov.w	r1, #98304	@ 0x18000
  (void) temp;
 8001d28:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d2a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d2c:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d2e:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d30:	69d1      	ldr	r1, [r2, #28]
 8001d32:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d34:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d38:	f44f 3190 	mov.w	r1, #73728	@ 0x12000
  (void) temp;
 8001d3c:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d3e:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d40:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d42:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d44:	69d2      	ldr	r2, [r2, #28]
 8001d46:	9204      	str	r2, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d48:	2001      	movs	r0, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d4a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  (void) temp;
 8001d4e:	9904      	ldr	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d50:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d52:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d54:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d56:	69d9      	ldr	r1, [r3, #28]
 8001d58:	9103      	str	r1, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d5a:	2402      	movs	r4, #2
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d5c:	490e      	ldr	r1, [pc, #56]	@ (8001d98 <mc_lock_pins+0xe4>)
  (void) temp;
 8001d5e:	9d03      	ldr	r5, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d60:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d62:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d64:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	9302      	str	r3, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d9c <mc_lock_pins+0xe8>)
  (void) temp;
 8001d6c:	9d02      	ldr	r5, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d6e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d70:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d72:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d74:	69d9      	ldr	r1, [r3, #28]
 8001d76:	9101      	str	r1, [sp, #4]
  (void) temp;
 8001d78:	9901      	ldr	r1, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d7a:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d7c:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d7e:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	9300      	str	r3, [sp, #0]
  (void) temp;
 8001d84:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_W_GPIO_Port, M1_CURR_AMPL_W_Pin);
}
 8001d86:	b00c      	add	sp, #48	@ 0x30
 8001d88:	bc30      	pop	{r4, r5}
 8001d8a:	4770      	bx	lr
 8001d8c:	40020400 	.word	0x40020400
 8001d90:	00010100 	.word	0x00010100
 8001d94:	40020000 	.word	0x40020000
 8001d98:	00010002 	.word	0x00010002
 8001d9c:	40020800 	.word	0x40020800

08001da0 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8001da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 8001da4:	f9b0 400c 	ldrsh.w	r4, [r0, #12]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8001da8:	4b31      	ldr	r3, [pc, #196]	@ (8001e70 <RI_SetRegCommandParser+0xd0>)
{
 8001daa:	b089      	sub	sp, #36	@ 0x24
    uint16_t size = 0U;
 8001dac:	f04f 0900 	mov.w	r9, #0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8001db0:	9306      	str	r3, [sp, #24]
    uint8_t number_of_item =0;
    pHandle->txLength = 0;

    while (rxLength > 0)
 8001db2:	454c      	cmp	r4, r9
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8001db4:	4b2f      	ldr	r3, [pc, #188]	@ (8001e74 <RI_SetRegCommandParser+0xd4>)
    uint16_t size = 0U;
 8001db6:	f8ad 9016 	strh.w	r9, [sp, #22]
    uint8_t * txData = pHandle->txBuffer;
 8001dba:	e9d0 c601 	ldrd	ip, r6, [r0, #4]
{
 8001dbe:	4607      	mov	r7, r0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8001dc0:	9307      	str	r3, [sp, #28]
    pHandle->txLength = 0;
 8001dc2:	f8a0 900e 	strh.w	r9, [r0, #14]
    while (rxLength > 0)
 8001dc6:	dd47      	ble.n	8001e58 <RI_SetRegCommandParser+0xb8>
 8001dc8:	eb06 0801 	add.w	r8, r6, r1
  uint8_t retVal = MCP_CMD_OK;
 8001dcc:	f8cd 900c 	str.w	r9, [sp, #12]
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
        /* Prepare next data*/
        rxLength = (int16_t) (rxLength - size);
        rxData = rxData+size;
        /* If there is only one CMD in the buffer, we do not store the result */
        if ((1U == number_of_item) && (0 == rxLength))
 8001dd0:	f1c6 0a01 	rsb	sl, r6, #1
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 8001dd4:	f10c 0502 	add.w	r5, ip, #2
      regID = *dataElementID & REG_MASK;
 8001dd8:	f8bc c000 	ldrh.w	ip, [ip]
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8001ddc:	fa5f f18c 	uxtb.w	r1, ip
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8001de0:	3c02      	subs	r4, #2
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8001de2:	f001 0b07 	and.w	fp, r1, #7
 8001de6:	f10d 0920 	add.w	r9, sp, #32
      if (motorID > NBR_OF_MOTORS)
 8001dea:	f01c 0f06 	tst.w	ip, #6
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8001dee:	fa0f fe84 	sxth.w	lr, r4
 8001df2:	f10d 0316 	add.w	r3, sp, #22
 8001df6:	462a      	mov	r2, r5
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8001df8:	b2a4      	uxth	r4, r4
      regID = *dataElementID & REG_MASK;
 8001dfa:	f02c 0007 	bic.w	r0, ip, #7
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8001dfe:	eb09 0b8b 	add.w	fp, r9, fp, lsl #2
 8001e02:	f001 0138 	and.w	r1, r1, #56	@ 0x38
      if (motorID > NBR_OF_MOTORS)
 8001e06:	d11b      	bne.n	8001e40 <RI_SetRegCommandParser+0xa0>
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8001e08:	f8cd e000 	str.w	lr, [sp]
 8001e0c:	f85b bc08 	ldr.w	fp, [fp, #-8]
 8001e10:	47d8      	blx	fp
        rxLength = (int16_t) (rxLength - size);
 8001e12:	f8bd 2016 	ldrh.w	r2, [sp, #22]
        if ((1U == number_of_item) && (0 == rxLength))
 8001e16:	eb06 030a 	add.w	r3, r6, sl
 8001e1a:	b2db      	uxtb	r3, r3
        rxLength = (int16_t) (rxLength - size);
 8001e1c:	1aa4      	subs	r4, r4, r2
        if ((1U == number_of_item) && (0 == rxLength))
 8001e1e:	2b01      	cmp	r3, #1
        rxLength = (int16_t) (rxLength - size);
 8001e20:	b224      	sxth	r4, r4
        rxData = rxData+size;
 8001e22:	eb05 0c02 	add.w	ip, r5, r2
        if ((1U == number_of_item) && (0 == rxLength))
 8001e26:	d013      	beq.n	8001e50 <RI_SetRegCommandParser+0xb0>
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 8001e28:	4546      	cmp	r6, r8
 8001e2a:	d00d      	beq.n	8001e48 <RI_SetRegCommandParser+0xa8>
          {
            *txData = accessResult;
 8001e2c:	f806 0b01 	strb.w	r0, [r6], #1
            txData = txData+1;
            pHandle->txLength++;
 8001e30:	89fb      	ldrh	r3, [r7, #14]
 8001e32:	3301      	adds	r3, #1
 8001e34:	81fb      	strh	r3, [r7, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8001e36:	b1a0      	cbz	r0, 8001e62 <RI_SetRegCommandParser+0xc2>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8001e38:	2807      	cmp	r0, #7
 8001e3a:	d001      	beq.n	8001e40 <RI_SetRegCommandParser+0xa0>
 8001e3c:	280a      	cmp	r0, #10
 8001e3e:	d10e      	bne.n	8001e5e <RI_SetRegCommandParser+0xbe>
        retVal = MCP_CMD_NOK;
 8001e40:	2001      	movs	r0, #1
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8001e42:	b009      	add	sp, #36	@ 0x24
 8001e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8001e48:	2008      	movs	r0, #8
}
 8001e4a:	b009      	add	sp, #36	@ 0x24
 8001e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((1U == number_of_item) && (0 == rxLength))
 8001e50:	2c00      	cmp	r4, #0
 8001e52:	d1e9      	bne.n	8001e28 <RI_SetRegCommandParser+0x88>
    if (MCP_CMD_OK == retVal)
 8001e54:	2800      	cmp	r0, #0
 8001e56:	d1f4      	bne.n	8001e42 <RI_SetRegCommandParser+0xa2>
      pHandle->txLength = 0;
 8001e58:	2000      	movs	r0, #0
 8001e5a:	81f8      	strh	r0, [r7, #14]
 8001e5c:	e7f1      	b.n	8001e42 <RI_SetRegCommandParser+0xa2>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	9303      	str	r3, [sp, #12]
    while (rxLength > 0)
 8001e62:	2c00      	cmp	r4, #0
 8001e64:	dcb6      	bgt.n	8001dd4 <RI_SetRegCommandParser+0x34>
 8001e66:	9803      	ldr	r0, [sp, #12]
    if (MCP_CMD_OK == retVal)
 8001e68:	2800      	cmp	r0, #0
 8001e6a:	d0f5      	beq.n	8001e58 <RI_SetRegCommandParser+0xb8>
 8001e6c:	e7e9      	b.n	8001e42 <RI_SetRegCommandParser+0xa2>
 8001e6e:	bf00      	nop
 8001e70:	08002449 	.word	0x08002449
 8001e74:	0800254d 	.word	0x0800254d

08001e78 <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8001e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e7c:	b086      	sub	sp, #24
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	f8ad 300e 	strh.w	r3, [sp, #14]

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
    pHandle->txLength = 0;
 8001e84:	81c3      	strh	r3, [r0, #14]
    uint16_t rxLength = pHandle->rxLength;
 8001e86:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8001e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f00 <RI_GetRegCommandParser+0x88>)
 8001e8c:	9304      	str	r3, [sp, #16]
 8001e8e:	4b1d      	ldr	r3, [pc, #116]	@ (8001f04 <RI_GetRegCommandParser+0x8c>)
    uint8_t * rxData = pHandle->rxBuffer;
 8001e90:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 8001e94:	6886      	ldr	r6, [r0, #8]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8001e96:	9305      	str	r3, [sp, #20]
    while (rxLength > 0U)
 8001e98:	f1b8 0f00 	cmp.w	r8, #0
 8001e9c:	d016      	beq.n	8001ecc <RI_GetRegCommandParser+0x54>
 8001e9e:	4607      	mov	r7, r0
 8001ea0:	b20d      	sxth	r5, r1
    uint8_t * rxData = pHandle->rxBuffer;
 8001ea2:	464c      	mov	r4, r9
    {
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength - MCP_ID_SIZE;
      rxData = rxData + MCP_ID_SIZE; // Shift buffer to the next MCP_ID

      regID = *dataElementID & REG_MASK;
 8001ea4:	f834 cb02 	ldrh.w	ip, [r4], #2
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8001ea8:	fa5f f18c 	uxtb.w	r1, ip
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8001eac:	f001 0e07 	and.w	lr, r1, #7
 8001eb0:	f10d 0a18 	add.w	sl, sp, #24
      if (motorID > NBR_OF_MOTORS)
 8001eb4:	f01c 0f06 	tst.w	ip, #6
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8001eb8:	4632      	mov	r2, r6
      regID = *dataElementID & REG_MASK;
 8001eba:	f02c 0007 	bic.w	r0, ip, #7
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8001ebe:	f10d 030e 	add.w	r3, sp, #14
 8001ec2:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
 8001ec6:	f001 0138 	and.w	r1, r1, #56	@ 0x38
      if (motorID > NBR_OF_MOTORS)
 8001eca:	d003      	beq.n	8001ed4 <RI_GetRegCommandParser+0x5c>
        retVal = MCP_CMD_NOK;
 8001ecc:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8001ece:	b006      	add	sp, #24
 8001ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8001ed4:	9500      	str	r5, [sp, #0]
 8001ed6:	f85e ac08 	ldr.w	sl, [lr, #-8]
 8001eda:	47d0      	blx	sl
        if (retVal == MCP_CMD_OK )
 8001edc:	eba8 0304 	sub.w	r3, r8, r4
    while (rxLength > 0U)
 8001ee0:	fa19 f383 	uxtah	r3, r9, r3
 8001ee4:	b29b      	uxth	r3, r3
        if (retVal == MCP_CMD_OK )
 8001ee6:	2800      	cmp	r0, #0
 8001ee8:	d1f1      	bne.n	8001ece <RI_GetRegCommandParser+0x56>
          txData = txData+size;
 8001eea:	f8bd 100e 	ldrh.w	r1, [sp, #14]
          pHandle->txLength += size;
 8001eee:	89fa      	ldrh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8001ef0:	1a6d      	subs	r5, r5, r1
          pHandle->txLength += size;
 8001ef2:	440a      	add	r2, r1
          txData = txData+size;
 8001ef4:	440e      	add	r6, r1
          pHandle->txLength += size;
 8001ef6:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8001ef8:	b22d      	sxth	r5, r5
    while (rxLength > 0U)
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d1d2      	bne.n	8001ea4 <RI_GetRegCommandParser+0x2c>
 8001efe:	e7e6      	b.n	8001ece <RI_GetRegCommandParser+0x56>
 8001f00:	08002a09 	.word	0x08002a09
 8001f04:	08002b3d 	.word	0x08002b3d

08001f08 <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 8001f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f0a:	4604      	mov	r4, r0
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8001f0c:	6846      	ldr	r6, [r0, #4]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001f0e:	6822      	ldr	r2, [r4, #0]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8001f10:	f836 3b02 	ldrh.w	r3, [r6], #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001f14:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001f16:	8992      	ldrh	r2, [r2, #12]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8001f18:	f403 457f 	and.w	r5, r3, #65280	@ 0xff00
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001f1c:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001f1e:	3802      	subs	r0, #2
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8001f20:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8001f24:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001f28:	b291      	uxth	r1, r2
{
 8001f2a:	b083      	sub	sp, #12
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001f2c:	b280      	uxth	r0, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8001f2e:	fa1f fc8c 	uxth.w	ip, ip
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8001f32:	b212      	sxth	r2, r2
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8001f34:	d045      	beq.n	8001fc2 <MCP_ReceivedPacket+0xba>
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8001f36:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 8001f38:	4f50      	ldr	r7, [pc, #320]	@ (800207c <MCP_ReceivedPacket+0x174>)
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001f3a:	81a0      	strh	r0, [r4, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8001f3c:	f003 0307 	and.w	r3, r3, #7
 8001f40:	eb03 0383 	add.w	r3, r3, r3, lsl #2

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 8001f44:	2500      	movs	r5, #0

    switch (command)
 8001f46:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8001f4a:	6066      	str	r6, [r4, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
 8001f4c:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
    pHandle->txLength = 0U;
 8001f50:	81e5      	strh	r5, [r4, #14]
    switch (command)
 8001f52:	d82a      	bhi.n	8001faa <MCP_ReceivedPacket+0xa2>
 8001f54:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 8001f58:	d81e      	bhi.n	8001f98 <MCP_ReceivedPacket+0x90>
 8001f5a:	e8df f00c 	tbb	[pc, ip]
 8001f5e:	1d55      	.short	0x1d55
 8001f60:	1d1d1d1d 	.word	0x1d1d1d1d
 8001f64:	1d5d1d1d 	.word	0x1d5d1d1d
 8001f68:	1d1d1d1d 	.word	0x1d1d1d1d
 8001f6c:	1d621d1d 	.word	0x1d621d1d
 8001f70:	1d1d1d1d 	.word	0x1d1d1d1d
 8001f74:	1d671d1d 	.word	0x1d671d1d
 8001f78:	1d1d1d1d 	.word	0x1d1d1d1d
 8001f7c:	1d411d1d 	.word	0x1d411d1d
 8001f80:	1d1d1d1d 	.word	0x1d1d1d1d
 8001f84:	1d471d1d 	.word	0x1d471d1d
 8001f88:	1d1d1d1d 	.word	0x1d1d1d1d
 8001f8c:	1d3d1d1d 	.word	0x1d3d1d1d
 8001f90:	1d1d1d1d 	.word	0x1d1d1d1d
 8001f94:	1d1d      	.short	0x1d1d
 8001f96:	4f          	.byte	0x4f
 8001f97:	00          	.byte	0x00
 8001f98:	2300      	movs	r3, #0
 8001f9a:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001f9c:	68a2      	ldr	r2, [r4, #8]
 8001f9e:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8001fa0:	89e3      	ldrh	r3, [r4, #14]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8001fa6:	b003      	add	sp, #12
 8001fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 8001faa:	f1bc 0f68 	cmp.w	ip, #104	@ 0x68
 8001fae:	d042      	beq.n	8002036 <MCP_ReceivedPacket+0x12e>
 8001fb0:	f1bc 0f48 	cmp.w	ip, #72	@ 0x48
 8001fb4:	d1f0      	bne.n	8001f98 <MCP_ReceivedPacket+0x90>
        MCI_Clear_Iqdref(pMCI);
 8001fb6:	4638      	mov	r0, r7
 8001fb8:	f7ff f99e 	bl	80012f8 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001fbc:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8001fbe:	4628      	mov	r0, r5
        break;
 8001fc0:	e7ec      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 8001fc2:	f3cc 0cc4 	ubfx	ip, ip, #3, #5
    pHandle->txLength = 0U;
 8001fc6:	2300      	movs	r3, #0
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8001fc8:	f1bc 0f01 	cmp.w	ip, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8001fcc:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8001fce:	6066      	str	r6, [r4, #4]
    pHandle->txLength = 0U;
 8001fd0:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8001fd2:	d941      	bls.n	8002058 <MCP_ReceivedPacket+0x150>
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8001fd4:	200d      	movs	r0, #13
 8001fd6:	e7e1      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
        if (IDLE == MCI_GetSTMState(pMCI))
 8001fd8:	4638      	mov	r0, r7
 8001fda:	f7ff f8c3 	bl	8001164 <MCI_GetSTMState>
 8001fde:	b398      	cbz	r0, 8002048 <MCP_ReceivedPacket+0x140>
          (void)MCI_StopMotor(pMCI);
 8001fe0:	4638      	mov	r0, r7
 8001fe2:	f7ff f8df 	bl	80011a4 <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001fe6:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8001fe8:	2000      	movs	r0, #0
 8001fea:	e7d7      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
        if (RUN == MCI_GetSTMState(pMCI))
 8001fec:	4638      	mov	r0, r7
 8001fee:	f7ff f8b9 	bl	8001164 <MCI_GetSTMState>
 8001ff2:	2806      	cmp	r0, #6
 8001ff4:	d03c      	beq.n	8002070 <MCP_ReceivedPacket+0x168>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8001ff6:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	e7cf      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
        (void)MCI_FaultAcknowledged(pMCI);
 8001ffc:	4638      	mov	r0, r7
 8001ffe:	f7ff f8ed 	bl	80011dc <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002002:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002004:	2000      	movs	r0, #0
        break;
 8002006:	e7c9      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
        *pHandle->txBuffer = MCP_VERSION;
 8002008:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4U;
 800200a:	2104      	movs	r1, #4
        *pHandle->txBuffer = MCP_VERSION;
 800200c:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 800200e:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 8002010:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002012:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002014:	2000      	movs	r0, #0
        break;
 8002016:	e7c1      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8002018:	4620      	mov	r0, r4
 800201a:	f7ff fec1 	bl	8001da0 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800201e:	89e3      	ldrh	r3, [r4, #14]
        break;
 8002020:	e7bc      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8002022:	4620      	mov	r0, r4
 8002024:	f7ff ff28 	bl	8001e78 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002028:	89e3      	ldrh	r3, [r4, #14]
        break;
 800202a:	e7b7      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
        MCPResponse = (MCI_StartWithPolarizationMotor(pMCI) == false) ? MCP_CMD_OK : MCP_CMD_NOK;
 800202c:	4638      	mov	r0, r7
 800202e:	f7ff f89f 	bl	8001170 <MCI_StartWithPolarizationMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002032:	89e3      	ldrh	r3, [r4, #14]
 8002034:	e7b2      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
        MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength,
 8002036:	68a3      	ldr	r3, [r4, #8]
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	4631      	mov	r1, r6
 800203c:	f104 030e 	add.w	r3, r4, #14
 8002040:	f7ff f814 	bl	800106c <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002044:	89e3      	ldrh	r3, [r4, #14]
        break;
 8002046:	e7a9      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
          MCPResponse = (MCI_StartWithPolarizationMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002048:	4638      	mov	r0, r7
 800204a:	f7ff f891 	bl	8001170 <MCI_StartWithPolarizationMotor>
 800204e:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002052:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartWithPolarizationMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002054:	b2c0      	uxtb	r0, r0
 8002056:	e7a1      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002058:	4b09      	ldr	r3, [pc, #36]	@ (8002080 <MCP_ReceivedPacket+0x178>)
 800205a:	f853 502c 	ldr.w	r5, [r3, ip, lsl #2]
 800205e:	b15d      	cbz	r5, 8002078 <MCP_ReceivedPacket+0x170>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8002060:	68a3      	ldr	r3, [r4, #8]
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	4631      	mov	r1, r6
 8002066:	f104 030e 	add.w	r3, r4, #14
 800206a:	47a8      	blx	r5
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800206c:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 800206e:	e795      	b.n	8001f9c <MCP_ReceivedPacket+0x94>
          MCI_StopRamp(pMCI);
 8002070:	4638      	mov	r0, r7
 8002072:	f7ff f8d9 	bl	8001228 <MCI_StopRamp>
 8002076:	e7be      	b.n	8001ff6 <MCP_ReceivedPacket+0xee>
 8002078:	462b      	mov	r3, r5
 800207a:	e7ab      	b.n	8001fd4 <MCP_ReceivedPacket+0xcc>
 800207c:	20000728 	.word	0x20000728
 8002080:	2000079c 	.word	0x2000079c

08002084 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002084:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 8002086:	f002 fb8f 	bl	80047a8 <HAL_RCC_GetHCLKFreq>
 800208a:	4b0a      	ldr	r3, [pc, #40]	@ (80020b4 <MX_MotorControl_Init+0x30>)
 800208c:	fba3 3000 	umull	r3, r0, r3, r0
 8002090:	09c0      	lsrs	r0, r0, #7
 8002092:	f002 f8e5 	bl	8004260 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 8002096:	4b08      	ldr	r3, [pc, #32]	@ (80020b8 <MX_MotorControl_Init+0x34>)
 8002098:	2200      	movs	r2, #0
 800209a:	6819      	ldr	r1, [r3, #0]
 800209c:	f04f 30ff 	mov.w	r0, #4294967295
 80020a0:	f002 f894 	bl	80041cc <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 80020a4:	4805      	ldr	r0, [pc, #20]	@ (80020bc <MX_MotorControl_Init+0x38>)
 80020a6:	f7ff fa79 	bl	800159c <MCboot>
  mc_lock_pins();
}
 80020aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 80020ae:	f7ff be01 	b.w	8001cb4 <mc_lock_pins>
 80020b2:	bf00      	nop
 80020b4:	10624dd3 	.word	0x10624dd3
 80020b8:	20000528 	.word	0x20000528
 80020bc:	20001928 	.word	0x20001928

080020c0 <PWMC_GetPhaseCurrents>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 80020c0:	6803      	ldr	r3, [r0, #0]
 80020c2:	4718      	bx	r3

080020c4 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 80020c4:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80020c6:	f8b0 4072 	ldrh.w	r4, [r0, #114]	@ 0x72
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80020ca:	f8b0 204e 	ldrh.w	r2, [r0, #78]	@ 0x4e
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80020ce:	ea4f 4c21 	mov.w	ip, r1, asr #16
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80020d2:	b20b      	sxth	r3, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80020d4:	fb04 fc0c 	mul.w	ip, r4, ip
 80020d8:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80020dc:	fb02 f303 	mul.w	r3, r2, r3

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 80020e0:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 80020e4:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 80020e8:	eb02 71d2 	add.w	r1, r2, r2, lsr #31
    wZ = (wUBeta - wUAlpha) / 2;
 80020ec:	eb03 7ed3 	add.w	lr, r3, r3, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 80020f0:	1c55      	adds	r5, r2, #1
{
 80020f2:	b083      	sub	sp, #12
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80020f4:	ea4f 0494 	mov.w	r4, r4, lsr #2
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80020f8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 80020fc:	ea4f 0161 	mov.w	r1, r1, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 8002100:	ea4f 0e6e 	mov.w	lr, lr, asr #1
    if (wY < 0)
 8002104:	f2c0 8094 	blt.w	8002230 <PWMC_SetPhaseVoltage+0x16c>
        }
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8002108:	1c5d      	adds	r5, r3, #1
 800210a:	db64      	blt.n	80021d6 <PWMC_SetPhaseVoltage+0x112>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800210c:	ebb1 010e 	subs.w	r1, r1, lr
 8002110:	bf44      	itt	mi
 8002112:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8002116:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 800211a:	2b00      	cmp	r3, #0
 800211c:	bfbc      	itt	lt
 800211e:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8002122:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 8002126:	2a00      	cmp	r2, #0
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002128:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 800212c:	bfb8      	it	lt
 800212e:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00

        if(true == pHandle->SingleShuntTopology)
 8002132:	f890 4087 	ldrb.w	r4, [r0, #135]	@ 0x87
        pHandle->Sector = SECTOR_2;
 8002136:	f04f 0501 	mov.w	r5, #1
        wTimePhC = wTimePhA - (wY / 131072);
 800213a:	bfb8      	it	lt
 800213c:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        pHandle->Sector = SECTOR_2;
 8002140:	f880 507c 	strb.w	r5, [r0, #124]	@ 0x7c
        wTimePhB = wTimePhA + (wZ / 131072);
 8002144:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8002148:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 800214c:	2c00      	cmp	r4, #0
 800214e:	f040 8097 	bne.w	8002280 <PWMC_SetPhaseVoltage+0x1bc>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 1U;
        }
        else
        {
        pHandle->lowDuty = (uint16_t)wTimePhB;
 8002152:	fa1f fe83 	uxth.w	lr, r3
        pHandle->midDuty = (uint16_t)wTimePhA;
 8002156:	fa1f fc81 	uxth.w	ip, r1
        pHandle->highDuty = (uint16_t)wTimePhC;
 800215a:	b294      	uxth	r4, r2
            pHandle->highDuty = 2U;
 800215c:	f8a0 405c 	strh.w	r4, [r0, #92]	@ 0x5c

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    if (1U == pHandle->DTTest)
 8002160:	f8b0 4070 	ldrh.w	r4, [r0, #112]	@ 0x70
            pHandle->lowDuty = 0U;
 8002164:	f8a0 e058 	strh.w	lr, [r0, #88]	@ 0x58
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8002168:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 800216c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002170:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8002174:	b289      	uxth	r1, r1
 8002176:	b29b      	uxth	r3, r3
 8002178:	b292      	uxth	r2, r2
    if (1U == pHandle->DTTest)
 800217a:	2c01      	cmp	r4, #1
            pHandle->midDuty = 1U;
 800217c:	f8a0 c05a 	strh.w	ip, [r0, #90]	@ 0x5a
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8002180:	f8a0 1050 	strh.w	r1, [r0, #80]	@ 0x50
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8002184:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002188:	f8a0 2054 	strh.w	r2, [r0, #84]	@ 0x54
    if (1U == pHandle->DTTest)
 800218c:	d11e      	bne.n	80021cc <PWMC_SetPhaseVoltage+0x108>
    {
      /* Dead time compensation */
      if (pHandle->Ia > 0)
 800218e:	f9b0 5062 	ldrsh.w	r5, [r0, #98]	@ 0x62
      {
        pHandle->CntPhA += pHandle->DTCompCnt;
 8002192:	f8b0 4074 	ldrh.w	r4, [r0, #116]	@ 0x74
      if (pHandle->Ia > 0)
 8002196:	2d00      	cmp	r5, #0
        pHandle->CntPhA += pHandle->DTCompCnt;
 8002198:	bfcc      	ite	gt
 800219a:	1909      	addgt	r1, r1, r4
      }
      else
      {
        pHandle->CntPhA -= pHandle->DTCompCnt;
 800219c:	1b09      	suble	r1, r1, r4
 800219e:	b289      	uxth	r1, r1
 80021a0:	f8a0 1050 	strh.w	r1, [r0, #80]	@ 0x50
      }

      if (pHandle->Ib > 0)
 80021a4:	f9b0 1064 	ldrsh.w	r1, [r0, #100]	@ 0x64
 80021a8:	2900      	cmp	r1, #0
      else
      {
        pHandle->CntPhB -= pHandle->DTCompCnt;
      }

      if (pHandle->Ic > 0)
 80021aa:	f9b0 1066 	ldrsh.w	r1, [r0, #102]	@ 0x66
        pHandle->CntPhB += pHandle->DTCompCnt;
 80021ae:	bfcc      	ite	gt
 80021b0:	191b      	addgt	r3, r3, r4
        pHandle->CntPhB -= pHandle->DTCompCnt;
 80021b2:	1b1b      	suble	r3, r3, r4
      if (pHandle->Ic > 0)
 80021b4:	2900      	cmp	r1, #0
        pHandle->CntPhB -= pHandle->DTCompCnt;
 80021b6:	b29b      	uxth	r3, r3
      {
        pHandle->CntPhC += pHandle->DTCompCnt;
 80021b8:	bfcc      	ite	gt
 80021ba:	18a4      	addgt	r4, r4, r2
      }
      else
      {
        pHandle->CntPhC -= pHandle->DTCompCnt;
 80021bc:	1b12      	suble	r2, r2, r4
 80021be:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
        pHandle->CntPhC += pHandle->DTCompCnt;
 80021c2:	bfcc      	ite	gt
 80021c4:	f8a0 4054 	strhgt.w	r4, [r0, #84]	@ 0x54
        pHandle->CntPhC -= pHandle->DTCompCnt;
 80021c8:	f8a0 2054 	strhle.w	r2, [r0, #84]	@ 0x54
      }
    }
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 80021cc:	6943      	ldr	r3, [r0, #20]
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 80021ce:	b003      	add	sp, #12
 80021d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 80021d4:	4718      	bx	r3
        if ( wX <= 0 )
 80021d6:	f1bc 0f00 	cmp.w	ip, #0
 80021da:	dd7f      	ble.n	80022dc <PWMC_SetPhaseVoltage+0x218>
          wTimePhB = wTimePhA + (wZ / 131072);
 80021dc:	2b00      	cmp	r3, #0
 80021de:	bfb8      	it	lt
 80021e0:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80021e4:	ebac 0e0e 	sub.w	lr, ip, lr
          wTimePhB = wTimePhA + (wZ / 131072);
 80021e8:	bfb8      	it	lt
 80021ea:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          wTimePhC = wTimePhB - (wX / 131072);
 80021ee:	f1bc 0f00 	cmp.w	ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80021f2:	eb04 41ae 	add.w	r1, r4, lr, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80021f6:	bfb8      	it	lt
 80021f8:	f50c 3cff 	addlt.w	ip, ip, #130560	@ 0x1fe00
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80021fc:	f890 407f 	ldrb.w	r4, [r0, #127]	@ 0x7f
          pHandle->Sector = SECTOR_1;
 8002200:	f04f 0200 	mov.w	r2, #0
          wTimePhB = wTimePhA + (wZ / 131072);
 8002204:	eb01 43a3 	add.w	r3, r1, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8002208:	bfb8      	it	lt
 800220a:	f20c 1cff 	addwlt	ip, ip, #511	@ 0x1ff
          pHandle->Sector = SECTOR_1;
 800220e:	f880 207c 	strb.w	r2, [r0, #124]	@ 0x7c
          wTimePhC = wTimePhB - (wX / 131072);
 8002212:	eba3 426c 	sub.w	r2, r3, ip, asr #17
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8002216:	2c00      	cmp	r4, #0
 8002218:	f040 80b5 	bne.w	8002386 <PWMC_SetPhaseVoltage+0x2c2>
 800221c:	f890 5087 	ldrb.w	r5, [r0, #135]	@ 0x87
 8002220:	2d00      	cmp	r5, #0
 8002222:	f000 80c2 	beq.w	80023aa <PWMC_SetPhaseVoltage+0x2e6>
 8002226:	f04f 0e02 	mov.w	lr, #2
 800222a:	f04f 0c01 	mov.w	ip, #1
 800222e:	e795      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
      if (wZ < 0)
 8002230:	f1b3 3fff 	cmp.w	r3, #4294967295
        if(true == pHandle->SingleShuntTopology)
 8002234:	f890 5087 	ldrb.w	r5, [r0, #135]	@ 0x87
      if (wZ < 0)
 8002238:	db74      	blt.n	8002324 <PWMC_SetPhaseVoltage+0x260>
        if (wX <= 0)
 800223a:	f1bc 0f00 	cmp.w	ip, #0
 800223e:	dd25      	ble.n	800228c <PWMC_SetPhaseVoltage+0x1c8>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002240:	ebb1 010c 	subs.w	r1, r1, ip
 8002244:	bf44      	itt	mi
 8002246:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 800224a:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 800224e:	2a00      	cmp	r2, #0
 8002250:	bfb8      	it	lt
 8002252:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8002256:	eb04 41a1 	add.w	r1, r4, r1, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 800225a:	bfb8      	it	lt
 800225c:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_3;
 8002260:	2302      	movs	r3, #2
          wTimePhC = wTimePhA - (wY / 131072);
 8002262:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
          pHandle->Sector = SECTOR_3;
 8002266:	f880 307c 	strb.w	r3, [r0, #124]	@ 0x7c
          wTimePhB = wTimePhC + (wX / 131072);
 800226a:	eb02 436c 	add.w	r3, r2, ip, asr #17
          if(true == pHandle->SingleShuntTopology)
 800226e:	2d00      	cmp	r5, #0
 8002270:	f040 8083 	bne.w	800237a <PWMC_SetPhaseVoltage+0x2b6>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 8002274:	fa1f fe83 	uxth.w	lr, r3
          pHandle->midDuty = (uint16_t)wTimePhC;
 8002278:	fa1f fc82 	uxth.w	ip, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 800227c:	b28c      	uxth	r4, r1
 800227e:	e76d      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
 8002280:	f04f 0e02 	mov.w	lr, #2
 8002284:	f04f 0c00 	mov.w	ip, #0
 8002288:	2401      	movs	r4, #1
 800228a:	e767      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800228c:	ebbc 0e0e 	subs.w	lr, ip, lr
 8002290:	bf44      	itt	mi
 8002292:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 8002296:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 800229a:	2b00      	cmp	r3, #0
 800229c:	bfb8      	it	lt
 800229e:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_4;
 80022a2:	f04f 0203 	mov.w	r2, #3
          wTimePhB = wTimePhA + (wZ / 131072);
 80022a6:	bfb8      	it	lt
 80022a8:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_4;
 80022ac:	f880 207c 	strb.w	r2, [r0, #124]	@ 0x7c
          wTimePhC = wTimePhB - (wX / 131072);
 80022b0:	f1bc 0200 	subs.w	r2, ip, #0
 80022b4:	bfb8      	it	lt
 80022b6:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80022ba:	eb04 41ae 	add.w	r1, r4, lr, asr #18
          wTimePhB = wTimePhA + (wZ / 131072);
 80022be:	eb01 43a3 	add.w	r3, r1, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80022c2:	bfb8      	it	lt
 80022c4:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 80022c8:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          if(true == pHandle->SingleShuntTopology)
 80022cc:	2d00      	cmp	r5, #0
 80022ce:	d066      	beq.n	800239e <PWMC_SetPhaseVoltage+0x2da>
 80022d0:	f04f 0e00 	mov.w	lr, #0
 80022d4:	f04f 0c01 	mov.w	ip, #1
 80022d8:	2402      	movs	r4, #2
 80022da:	e73f      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
          wTimePhC = wTimePhA - (wY / 131072);
 80022dc:	2a00      	cmp	r2, #0
 80022de:	bfb8      	it	lt
 80022e0:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_6;
 80022e4:	f04f 0305 	mov.w	r3, #5
          wTimePhC = wTimePhA - (wY / 131072);
 80022e8:	bfb8      	it	lt
 80022ea:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80022ee:	eba1 010c 	sub.w	r1, r1, ip
          pHandle->Sector = SECTOR_6;
 80022f2:	f880 307c 	strb.w	r3, [r0, #124]	@ 0x7c
          wTimePhB = wTimePhC + (wX / 131072);
 80022f6:	f1bc 0300 	subs.w	r3, ip, #0
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80022fa:	eb04 41a1 	add.w	r1, r4, r1, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 80022fe:	bfb8      	it	lt
 8002300:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          if(true == pHandle->SingleShuntTopology)
 8002304:	f890 4087 	ldrb.w	r4, [r0, #135]	@ 0x87
          wTimePhC = wTimePhA - (wY / 131072);
 8002308:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 800230c:	bfb8      	it	lt
 800230e:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 8002312:	eb02 4363 	add.w	r3, r2, r3, asr #17
          if(true == pHandle->SingleShuntTopology)
 8002316:	b3e4      	cbz	r4, 8002392 <PWMC_SetPhaseVoltage+0x2ce>
 8002318:	f04f 0e01 	mov.w	lr, #1
 800231c:	f04f 0c02 	mov.w	ip, #2
 8002320:	2400      	movs	r4, #0
 8002322:	e71b      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002324:	ebb1 010e 	subs.w	r1, r1, lr
 8002328:	bf44      	itt	mi
 800232a:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 800232e:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8002332:	2b00      	cmp	r3, #0
 8002334:	bfbc      	itt	lt
 8002336:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 800233a:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 800233e:	2a00      	cmp	r2, #0
 8002340:	bfb8      	it	lt
 8002342:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002346:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        pHandle->Sector = SECTOR_5;
 800234a:	f04f 0c04 	mov.w	ip, #4
        wTimePhC = wTimePhA - (wY / 131072) ;
 800234e:	bfb8      	it	lt
 8002350:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        pHandle->Sector = SECTOR_5;
 8002354:	f880 c07c 	strb.w	ip, [r0, #124]	@ 0x7c
        wTimePhB = wTimePhA + (wZ / 131072);
 8002358:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 800235c:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 8002360:	b92d      	cbnz	r5, 800236e <PWMC_SetPhaseVoltage+0x2aa>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002362:	fa1f fe82 	uxth.w	lr, r2
          pHandle->midDuty = (uint16_t)wTimePhA;
 8002366:	fa1f fc81 	uxth.w	ip, r1
          pHandle->highDuty = (uint16_t)wTimePhB;
 800236a:	b29c      	uxth	r4, r3
 800236c:	e6f6      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
 800236e:	f04f 0e01 	mov.w	lr, #1
 8002372:	f04f 0c00 	mov.w	ip, #0
 8002376:	2402      	movs	r4, #2
 8002378:	e6f0      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
 800237a:	f04f 0e00 	mov.w	lr, #0
 800237e:	f04f 0c02 	mov.w	ip, #2
 8002382:	2401      	movs	r4, #1
 8002384:	e6ea      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
 8002386:	f04f 0e02 	mov.w	lr, #2
 800238a:	f04f 0c01 	mov.w	ip, #1
 800238e:	2400      	movs	r4, #0
 8002390:	e6e4      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8002392:	fa1f fe81 	uxth.w	lr, r1
            pHandle->midDuty = (uint16_t)wTimePhC;
 8002396:	fa1f fc82 	uxth.w	ip, r2
            pHandle->highDuty = (uint16_t)wTimePhB;
 800239a:	b29c      	uxth	r4, r3
 800239c:	e6de      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 800239e:	fa1f fe82 	uxth.w	lr, r2
          pHandle->midDuty = (uint16_t)wTimePhB;
 80023a2:	fa1f fc83 	uxth.w	ip, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 80023a6:	b28c      	uxth	r4, r1
 80023a8:	e6d8      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 80023aa:	fa1f fe81 	uxth.w	lr, r1
            pHandle->midDuty = (uint16_t)wTimePhB;
 80023ae:	fa1f fc83 	uxth.w	ip, r3
            pHandle->highDuty = (uint16_t)wTimePhC;
 80023b2:	b294      	uxth	r4, r2
 80023b4:	e6d2      	b.n	800215c <PWMC_SetPhaseVoltage+0x98>
 80023b6:	bf00      	nop

080023b8 <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 80023b8:	6843      	ldr	r3, [r0, #4]
 80023ba:	4718      	bx	r3

080023bc <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 80023bc:	6883      	ldr	r3, [r0, #8]
 80023be:	4718      	bx	r3

080023c0 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 80023c0:	b510      	push	{r4, lr}
 80023c2:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 80023c4:	b179      	cbz	r1, 80023e6 <PWMC_CurrentReadingCalibr+0x26>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 80023c6:	2901      	cmp	r1, #1
 80023c8:	d001      	beq.n	80023ce <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 80023ca:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 80023cc:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 80023ce:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
 80023d2:	b16b      	cbz	r3, 80023f0 <PWMC_CurrentReadingCalibr+0x30>
        pHandle->OffCalibrWaitTimeCounter--;
 80023d4:	3b01      	subs	r3, #1
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d1f4      	bne.n	80023ca <PWMC_CurrentReadingCalibr+0xa>
          pHandle->pFctCurrReadingCalib(pHandle);
 80023e0:	68c3      	ldr	r3, [r0, #12]
 80023e2:	4798      	blx	r3
          retVal = true;
 80023e4:	e004      	b.n	80023f0 <PWMC_CurrentReadingCalibr+0x30>
      PWMC_SwitchOffPWM(pHandle);
 80023e6:	f7ff ffe7 	bl	80023b8 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 80023ea:	68e3      	ldr	r3, [r4, #12]
 80023ec:	4620      	mov	r0, r4
 80023ee:	4798      	blx	r3
      retVal = true;
 80023f0:	2001      	movs	r0, #1
}
 80023f2:	bd10      	pop	{r4, pc}

080023f4 <PWMC_OVP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80023f4:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
{
 80023f6:	4603      	mov	r3, r0
    pHandle->OverVoltageFlag = true;
 80023f8:	f04f 0c01 	mov.w	ip, #1
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80023fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002400:	644a      	str	r2, [r1, #68]	@ 0x44
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8002402:	307a      	adds	r0, #122	@ 0x7a
    pHandle->OverVoltageFlag = true;
 8002404:	f883 c083 	strb.w	ip, [r3, #131]	@ 0x83
    pHandle->BrakeActionLock = true;
 8002408:	f883 c085 	strb.w	ip, [r3, #133]	@ 0x85
}
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop

08002410 <PWMC_IsFaultOccurred>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
  *                  detected since last method call, #MC_NO_FAULTS otherwise.
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
 8002410:	4603      	mov	r3, r0
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 8002412:	f890 0083 	ldrb.w	r0, [r0, #131]	@ 0x83
 8002416:	b1a8      	cbz	r0, 8002444 <PWMC_IsFaultOccurred+0x34>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 8002418:	2200      	movs	r2, #0
 800241a:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
 800241e:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 8002420:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 8002422:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 8002426:	b11a      	cbz	r2, 8002430 <PWMC_IsFaultOccurred+0x20>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    retVal |= MC_OVER_CURR;
 800242e:	4608      	mov	r0, r1
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 8002430:	f893 2084 	ldrb.w	r2, [r3, #132]	@ 0x84
 8002434:	b12a      	cbz	r2, 8002442 <PWMC_IsFaultOccurred+0x32>
  {
    retVal |= MC_DP_FAULT;
 8002436:	f440 6080 	orr.w	r0, r0, #1024	@ 0x400
    pHandle->driverProtectionFlag = false;
 800243a:	2200      	movs	r2, #0
    retVal |= MC_DP_FAULT;
 800243c:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 800243e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  {
    /* Nothing to do */
  }

  return (retVal);
}
 8002442:	4770      	bx	lr
 8002444:	2140      	movs	r1, #64	@ 0x40
 8002446:	e7ec      	b.n	8002422 <PWMC_IsFaultOccurred+0x12>

08002448 <RI_SetRegisterGlobal>:
#include "mcp_config.h"
#include "mcpa.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8002448:	b410      	push	{r4}
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 800244a:	3908      	subs	r1, #8
{
 800244c:	f9bd c004 	ldrsh.w	ip, [sp, #4]
  switch(typeID)
 8002450:	2920      	cmp	r1, #32
 8002452:	d812      	bhi.n	800247a <RI_SetRegisterGlobal+0x32>
 8002454:	e8df f001 	tbb	[pc, r1]
 8002458:	11111117 	.word	0x11111117
 800245c:	11111111 	.word	0x11111111
 8002460:	11111121 	.word	0x11111121
 8002464:	11111111 	.word	0x11111111
 8002468:	11111133 	.word	0x11111133
 800246c:	11111111 	.word	0x11111111
 8002470:	1111113d 	.word	0x1111113d
 8002474:	11111111 	.word	0x11111111
 8002478:	51          	.byte	0x51
 8002479:	00          	.byte	0x00
    }

    default:
    {
      retVal = MCP_ERROR_BAD_DATA_TYPE;
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 800247a:	2200      	movs	r2, #0
 800247c:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 800247e:	2007      	movs	r0, #7
      break;
    }
  }
  return (retVal);
}
 8002480:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002484:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 8002486:	2848      	cmp	r0, #72	@ 0x48
      *size = 1;
 8002488:	f04f 0201 	mov.w	r2, #1
          retVal = MCP_ERROR_RO_REG;
 800248c:	bf14      	ite	ne
 800248e:	2005      	movne	r0, #5
 8002490:	2004      	moveq	r0, #4
}
 8002492:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 1;
 8002496:	801a      	strh	r2, [r3, #0]
}
 8002498:	4770      	bx	lr
      switch (regID)
 800249a:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 800249e:	d04e      	beq.n	800253e <RI_SetRegisterGlobal+0xf6>
 80024a0:	d93e      	bls.n	8002520 <RI_SetRegisterGlobal+0xd8>
 80024a2:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 80024a6:	d04a      	beq.n	800253e <RI_SetRegisterGlobal+0xf6>
 80024a8:	f641 3258 	movw	r2, #7000	@ 0x1b58
          retVal = MCP_ERROR_UNKNOWN_REG;
 80024ac:	4290      	cmp	r0, r2
 80024ae:	bf0c      	ite	eq
 80024b0:	2004      	moveq	r0, #4
 80024b2:	2005      	movne	r0, #5
      *size = 2;
 80024b4:	2202      	movs	r2, #2
}
 80024b6:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 2;
 80024ba:	801a      	strh	r2, [r3, #0]
}
 80024bc:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 80024be:	2818      	cmp	r0, #24
      *size = 4;
 80024c0:	f04f 0204 	mov.w	r2, #4
          retVal = MCP_ERROR_RO_REG;
 80024c4:	bf14      	ite	ne
 80024c6:	2005      	movne	r0, #5
 80024c8:	4610      	moveq	r0, r2
}
 80024ca:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 4;
 80024ce:	801a      	strh	r2, [r3, #0]
}
 80024d0:	4770      	bx	lr
uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */
 80024d2:	2101      	movs	r1, #1
 80024d4:	8019      	strh	r1, [r3, #0]

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80024d6:	f992 0000 	ldrsb.w	r0, [r2]
 80024da:	b348      	cbz	r0, 8002530 <RI_SetRegisterGlobal+0xe8>
 80024dc:	fa1f f08c 	uxth.w	r0, ip
 80024e0:	e003      	b.n	80024ea <RI_SetRegisterGlobal+0xa2>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 80024e2:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80024e4:	f912 4f01 	ldrsb.w	r4, [r2, #1]!
 80024e8:	b314      	cbz	r4, 8002530 <RI_SetRegisterGlobal+0xe8>
    *size = *size + 1U;
 80024ea:	f101 0c01 	add.w	ip, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80024ee:	4281      	cmp	r1, r0
    *size = *size + 1U;
 80024f0:	fa1f f18c 	uxth.w	r1, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80024f4:	d3f5      	bcc.n	80024e2 <RI_SetRegisterGlobal+0x9a>
      retVal = MCP_ERROR_RO_REG;
 80024f6:	2004      	movs	r0, #4
 80024f8:	e7c2      	b.n	8002480 <RI_SetRegisterGlobal+0x38>
      *size = rawSize + 2U;
 80024fa:	8812      	ldrh	r2, [r2, #0]
 80024fc:	3202      	adds	r2, #2
 80024fe:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 8002500:	fa1f fc8c 	uxth.w	ip, ip
 8002504:	4562      	cmp	r2, ip
      *size = rawSize + 2U;
 8002506:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 8002508:	d81b      	bhi.n	8002542 <RI_SetRegisterGlobal+0xfa>
        switch (regID)
 800250a:	28a8      	cmp	r0, #168	@ 0xa8
 800250c:	d0f3      	beq.n	80024f6 <RI_SetRegisterGlobal+0xae>
 800250e:	d813      	bhi.n	8002538 <RI_SetRegisterGlobal+0xf0>
 8002510:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8002514:	2828      	cmp	r0, #40	@ 0x28
 8002516:	d0ee      	beq.n	80024f6 <RI_SetRegisterGlobal+0xae>
 8002518:	2005      	movs	r0, #5
}
 800251a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002524:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8002528:	bf0c      	ite	eq
 800252a:	2004      	moveq	r0, #4
 800252c:	2005      	movne	r0, #5
 800252e:	e7c1      	b.n	80024b4 <RI_SetRegisterGlobal+0x6c>
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 8002530:	2300      	movs	r3, #0
 8002532:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 8002534:	2004      	movs	r0, #4
 8002536:	e7a3      	b.n	8002480 <RI_SetRegisterGlobal+0x38>
 8002538:	28e8      	cmp	r0, #232	@ 0xe8
 800253a:	d1ed      	bne.n	8002518 <RI_SetRegisterGlobal+0xd0>
 800253c:	e7db      	b.n	80024f6 <RI_SetRegisterGlobal+0xae>
  uint8_t retVal = MCP_CMD_OK;
 800253e:	2000      	movs	r0, #0
 8002540:	e7b8      	b.n	80024b4 <RI_SetRegisterGlobal+0x6c>
        *size = 0;
 8002542:	2200      	movs	r2, #0
 8002544:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8002546:	200a      	movs	r0, #10
 8002548:	e79a      	b.n	8002480 <RI_SetRegisterGlobal+0x38>
 800254a:	bf00      	nop

0800254c <RI_SetRegisterMotor1>:
{
 800254c:	b530      	push	{r4, r5, lr}
 800254e:	b083      	sub	sp, #12
  switch(typeID)
 8002550:	3908      	subs	r1, #8
{
 8002552:	f9bd c018 	ldrsh.w	ip, [sp, #24]
 8002556:	4696      	mov	lr, r2
 8002558:	461c      	mov	r4, r3
  switch(typeID)
 800255a:	2920      	cmp	r1, #32
 800255c:	d812      	bhi.n	8002584 <RI_SetRegisterMotor1+0x38>
 800255e:	e8df f001 	tbb	[pc, r1]
 8002562:	1116      	.short	0x1116
 8002564:	11111111 	.word	0x11111111
 8002568:	11251111 	.word	0x11251111
 800256c:	11111111 	.word	0x11111111
 8002570:	114d1111 	.word	0x114d1111
 8002574:	11111111 	.word	0x11111111
 8002578:	115b1111 	.word	0x115b1111
 800257c:	11111111 	.word	0x11111111
 8002580:	1111      	.short	0x1111
 8002582:	72          	.byte	0x72
 8002583:	00          	.byte	0x00
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8002584:	2300      	movs	r3, #0
 8002586:	8023      	strh	r3, [r4, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8002588:	2007      	movs	r0, #7
}
 800258a:	b003      	add	sp, #12
 800258c:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 800258e:	2848      	cmp	r0, #72	@ 0x48
 8002590:	f000 818b 	beq.w	80028aa <RI_SetRegisterMotor1+0x35e>
 8002594:	2888      	cmp	r0, #136	@ 0x88
 8002596:	f040 817f 	bne.w	8002898 <RI_SetRegisterMotor1+0x34c>
          uint8_t regdata8 = *data;
 800259a:	7813      	ldrb	r3, [r2, #0]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 800259c:	2b04      	cmp	r3, #4
 800259e:	f000 8194 	beq.w	80028ca <RI_SetRegisterMotor1+0x37e>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 80025a2:	2b03      	cmp	r3, #3
 80025a4:	f000 81ba 	beq.w	800291c <RI_SetRegisterMotor1+0x3d0>
  uint8_t retVal = MCP_CMD_OK;
 80025a8:	2000      	movs	r0, #0
 80025aa:	e176      	b.n	800289a <RI_SetRegisterMotor1+0x34e>
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 80025ac:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 80025b0:	8815      	ldrh	r5, [r2, #0]
      switch (regID)
 80025b2:	f000 81ee 	beq.w	8002992 <RI_SetRegisterMotor1+0x446>
 80025b6:	f200 80b2 	bhi.w	800271e <RI_SetRegisterMotor1+0x1d2>
 80025ba:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 80025be:	f000 81e3 	beq.w	8002988 <RI_SetRegisterMotor1+0x43c>
 80025c2:	f240 809b 	bls.w	80026fc <RI_SetRegisterMotor1+0x1b0>
 80025c6:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 80025ca:	f000 81ff 	beq.w	80029cc <RI_SetRegisterMotor1+0x480>
 80025ce:	d97f      	bls.n	80026d0 <RI_SetRegisterMotor1+0x184>
 80025d0:	f5b0 6f82 	cmp.w	r0, #1040	@ 0x410
 80025d4:	f000 81e8 	beq.w	80029a8 <RI_SetRegisterMotor1+0x45c>
 80025d8:	d955      	bls.n	8002686 <RI_SetRegisterMotor1+0x13a>
 80025da:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 80025de:	d050      	beq.n	8002682 <RI_SetRegisterMotor1+0x136>
 80025e0:	d96c      	bls.n	80026bc <RI_SetRegisterMotor1+0x170>
 80025e2:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 80025e6:	d04c      	beq.n	8002682 <RI_SetRegisterMotor1+0x136>
 80025e8:	d95f      	bls.n	80026aa <RI_SetRegisterMotor1+0x15e>
          retVal = MCP_ERROR_UNKNOWN_REG;
 80025ea:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 80025ee:	bf0c      	ite	eq
 80025f0:	2004      	moveq	r0, #4
 80025f2:	2005      	movne	r0, #5
      *size = 2;
 80025f4:	2302      	movs	r3, #2
 80025f6:	8023      	strh	r3, [r4, #0]
}
 80025f8:	b003      	add	sp, #12
 80025fa:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 80025fc:	2898      	cmp	r0, #152	@ 0x98
 80025fe:	f000 8156 	beq.w	80028ae <RI_SetRegisterMotor1+0x362>
 8002602:	d871      	bhi.n	80026e8 <RI_SetRegisterMotor1+0x19c>
 8002604:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8002608:	2818      	cmp	r0, #24
 800260a:	bf0c      	ite	eq
 800260c:	2004      	moveq	r0, #4
 800260e:	2005      	movne	r0, #5
      *size = 4;
 8002610:	2304      	movs	r3, #4
 8002612:	8023      	strh	r3, [r4, #0]
}
 8002614:	b003      	add	sp, #12
 8002616:	bd30      	pop	{r4, r5, pc}
  *size= 1U ; /* /0 is the min String size */
 8002618:	2001      	movs	r0, #1
 800261a:	8020      	strh	r0, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800261c:	f992 3000 	ldrsb.w	r3, [r2]
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 8135 	beq.w	8002890 <RI_SetRegisterMotor1+0x344>
 8002626:	fa1f f38c 	uxth.w	r3, ip
 800262a:	e005      	b.n	8002638 <RI_SetRegisterMotor1+0xec>
    *size = *size + 1U;
 800262c:	8020      	strh	r0, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800262e:	f91e 1f01 	ldrsb.w	r1, [lr, #1]!
 8002632:	2900      	cmp	r1, #0
 8002634:	f000 812c 	beq.w	8002890 <RI_SetRegisterMotor1+0x344>
    *size = *size + 1U;
 8002638:	f100 0c01 	add.w	ip, r0, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 800263c:	4298      	cmp	r0, r3
    *size = *size + 1U;
 800263e:	fa1f f08c 	uxth.w	r0, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002642:	d3f3      	bcc.n	800262c <RI_SetRegisterMotor1+0xe0>
 8002644:	e01b      	b.n	800267e <RI_SetRegisterMotor1+0x132>
      *size = rawSize + 2U;
 8002646:	8812      	ldrh	r2, [r2, #0]
 8002648:	3202      	adds	r2, #2
 800264a:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 800264c:	fa1f f38c 	uxth.w	r3, ip
 8002650:	429a      	cmp	r2, r3
      *size = rawSize + 2U;
 8002652:	8022      	strh	r2, [r4, #0]
      if (*size > (uint16_t)dataAvailable)
 8002654:	f200 8125 	bhi.w	80028a2 <RI_SetRegisterMotor1+0x356>
        switch (regID)
 8002658:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 800265c:	f000 8156 	beq.w	800290c <RI_SetRegisterMotor1+0x3c0>
 8002660:	f200 8108 	bhi.w	8002874 <RI_SetRegisterMotor1+0x328>
 8002664:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8002668:	f000 8142 	beq.w	80028f0 <RI_SetRegisterMotor1+0x3a4>
 800266c:	f200 80ff 	bhi.w	800286e <RI_SetRegisterMotor1+0x322>
 8002670:	28a8      	cmp	r0, #168	@ 0xa8
 8002672:	d004      	beq.n	800267e <RI_SetRegisterMotor1+0x132>
 8002674:	f240 80f6 	bls.w	8002864 <RI_SetRegisterMotor1+0x318>
 8002678:	28e8      	cmp	r0, #232	@ 0xe8
 800267a:	f040 80f8 	bne.w	800286e <RI_SetRegisterMotor1+0x322>
      retVal = MCP_ERROR_RO_REG;
 800267e:	2004      	movs	r0, #4
 8002680:	e783      	b.n	800258a <RI_SetRegisterMotor1+0x3e>
 8002682:	2004      	movs	r0, #4
 8002684:	e7b6      	b.n	80025f4 <RI_SetRegisterMotor1+0xa8>
 8002686:	f5b0 7f74 	cmp.w	r0, #976	@ 0x3d0
 800268a:	f040 80a8 	bne.w	80027de <RI_SetRegisterMotor1+0x292>
          STO_CR_GetObserverGains(&STO_CR_M1, &hC1,&hC2);
 800268e:	48ad      	ldr	r0, [pc, #692]	@ (8002944 <RI_SetRegisterMotor1+0x3f8>)
 8002690:	aa01      	add	r2, sp, #4
 8002692:	f10d 0102 	add.w	r1, sp, #2
 8002696:	f004 fdb7 	bl	8007208 <STO_CR_GetObserverGains>
          STO_CR_SetObserverGains(&STO_CR_M1, (int16_t)regdata16, hC2);
 800269a:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 800269e:	48a9      	ldr	r0, [pc, #676]	@ (8002944 <RI_SetRegisterMotor1+0x3f8>)
 80026a0:	b229      	sxth	r1, r5
 80026a2:	f004 fdb9 	bl	8007218 <STO_CR_SetObserverGains>
  uint8_t retVal = MCP_CMD_OK;
 80026a6:	2000      	movs	r0, #0
 80026a8:	e7a4      	b.n	80025f4 <RI_SetRegisterMotor1+0xa8>
 80026aa:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 80026ae:	d0e8      	beq.n	8002682 <RI_SetRegisterMotor1+0x136>
          retVal = MCP_ERROR_UNKNOWN_REG;
 80026b0:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 80026b4:	bf0c      	ite	eq
 80026b6:	2004      	moveq	r0, #4
 80026b8:	2005      	movne	r0, #5
 80026ba:	e79b      	b.n	80025f4 <RI_SetRegisterMotor1+0xa8>
 80026bc:	f5b0 6ff2 	cmp.w	r0, #1936	@ 0x790
 80026c0:	d0df      	beq.n	8002682 <RI_SetRegisterMotor1+0x136>
 80026c2:	d962      	bls.n	800278a <RI_SetRegisterMotor1+0x23e>
 80026c4:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 80026c8:	bf0c      	ite	eq
 80026ca:	2004      	moveq	r0, #4
 80026cc:	2005      	movne	r0, #5
 80026ce:	e791      	b.n	80025f4 <RI_SetRegisterMotor1+0xa8>
 80026d0:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 80026d4:	f000 8175 	beq.w	80029c2 <RI_SetRegisterMotor1+0x476>
 80026d8:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 80026dc:	d17f      	bne.n	80027de <RI_SetRegisterMotor1+0x292>
          PID_SetKI(&PIDIdHandle_M1, (int16_t)regdata16);
 80026de:	489a      	ldr	r0, [pc, #616]	@ (8002948 <RI_SetRegisterMotor1+0x3fc>)
 80026e0:	b229      	sxth	r1, r5
 80026e2:	f003 fac3 	bl	8005c6c <PID_SetKI>
          break;
 80026e6:	e7de      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
 80026e8:	f5b0 7fac 	cmp.w	r0, #344	@ 0x158
 80026ec:	f000 80f6 	beq.w	80028dc <RI_SetRegisterMotor1+0x390>
 80026f0:	f5b0 7fcc 	cmp.w	r0, #408	@ 0x198
 80026f4:	bf0c      	ite	eq
 80026f6:	2004      	moveq	r0, #4
 80026f8:	2005      	movne	r0, #5
 80026fa:	e789      	b.n	8002610 <RI_SetRegisterMotor1+0xc4>
 80026fc:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8002700:	f000 8169 	beq.w	80029d6 <RI_SetRegisterMotor1+0x48a>
 8002704:	d929      	bls.n	800275a <RI_SetRegisterMotor1+0x20e>
 8002706:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 800270a:	f000 8133 	beq.w	8002974 <RI_SetRegisterMotor1+0x428>
 800270e:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 8002712:	d164      	bne.n	80027de <RI_SetRegisterMotor1+0x292>
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 8002714:	488d      	ldr	r0, [pc, #564]	@ (800294c <RI_SetRegisterMotor1+0x400>)
 8002716:	b229      	sxth	r1, r5
 8002718:	f003 faa8 	bl	8005c6c <PID_SetKI>
          break;
 800271c:	e7c3      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
 800271e:	f241 5310 	movw	r3, #5392	@ 0x1510
 8002722:	4298      	cmp	r0, r3
 8002724:	f000 8161 	beq.w	80029ea <RI_SetRegisterMotor1+0x49e>
 8002728:	d937      	bls.n	800279a <RI_SetRegisterMotor1+0x24e>
 800272a:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 800272e:	4298      	cmp	r0, r3
 8002730:	f000 8156 	beq.w	80029e0 <RI_SetRegisterMotor1+0x494>
 8002734:	d91b      	bls.n	800276e <RI_SetRegisterMotor1+0x222>
 8002736:	f241 6350 	movw	r3, #5712	@ 0x1650
 800273a:	4298      	cmp	r0, r3
 800273c:	f000 8115 	beq.w	800296a <RI_SetRegisterMotor1+0x41e>
 8002740:	f641 3358 	movw	r3, #7000	@ 0x1b58
 8002744:	4298      	cmp	r0, r3
 8002746:	d09c      	beq.n	8002682 <RI_SetRegisterMotor1+0x136>
 8002748:	f241 6310 	movw	r3, #5648	@ 0x1610
 800274c:	4298      	cmp	r0, r3
 800274e:	d146      	bne.n	80027de <RI_SetRegisterMotor1+0x292>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8002750:	487e      	ldr	r0, [pc, #504]	@ (800294c <RI_SetRegisterMotor1+0x400>)
 8002752:	4629      	mov	r1, r5
 8002754:	f003 faa4 	bl	8005ca0 <PID_SetKIDivisorPOW2>
          break;
 8002758:	e7a5      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
 800275a:	2890      	cmp	r0, #144	@ 0x90
 800275c:	f000 8100 	beq.w	8002960 <RI_SetRegisterMotor1+0x414>
 8002760:	28d0      	cmp	r0, #208	@ 0xd0
 8002762:	d13c      	bne.n	80027de <RI_SetRegisterMotor1+0x292>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002764:	487a      	ldr	r0, [pc, #488]	@ (8002950 <RI_SetRegisterMotor1+0x404>)
 8002766:	b229      	sxth	r1, r5
 8002768:	f003 fa80 	bl	8005c6c <PID_SetKI>
          break;
 800276c:	e79b      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
 800276e:	f241 5350 	movw	r3, #5456	@ 0x1550
 8002772:	4298      	cmp	r0, r3
 8002774:	f000 8103 	beq.w	800297e <RI_SetRegisterMotor1+0x432>
 8002778:	f241 5390 	movw	r3, #5520	@ 0x1590
 800277c:	4298      	cmp	r0, r3
 800277e:	d12e      	bne.n	80027de <RI_SetRegisterMotor1+0x292>
          PID_SetKDDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8002780:	4871      	ldr	r0, [pc, #452]	@ (8002948 <RI_SetRegisterMotor1+0x3fc>)
 8002782:	4629      	mov	r1, r5
 8002784:	f003 faa8 	bl	8005cd8 <PID_SetKDDivisorPOW2>
          break;
 8002788:	e78d      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
 800278a:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
          retVal = MCP_ERROR_UNKNOWN_REG;
 800278e:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8002792:	bf0c      	ite	eq
 8002794:	2004      	moveq	r0, #4
 8002796:	2005      	movne	r0, #5
 8002798:	e72c      	b.n	80025f4 <RI_SetRegisterMotor1+0xa8>
 800279a:	f241 4350 	movw	r3, #5200	@ 0x1450
 800279e:	4298      	cmp	r0, r3
 80027a0:	f000 80c5 	beq.w	800292e <RI_SetRegisterMotor1+0x3e2>
 80027a4:	d90d      	bls.n	80027c2 <RI_SetRegisterMotor1+0x276>
 80027a6:	f241 4390 	movw	r3, #5264	@ 0x1490
 80027aa:	4298      	cmp	r0, r3
 80027ac:	f000 80c4 	beq.w	8002938 <RI_SetRegisterMotor1+0x3ec>
 80027b0:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 80027b4:	4298      	cmp	r0, r3
 80027b6:	d112      	bne.n	80027de <RI_SetRegisterMotor1+0x292>
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 80027b8:	4865      	ldr	r0, [pc, #404]	@ (8002950 <RI_SetRegisterMotor1+0x404>)
 80027ba:	4629      	mov	r1, r5
 80027bc:	f003 fa8c 	bl	8005cd8 <PID_SetKDDivisorPOW2>
          break;
 80027c0:	e771      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
 80027c2:	f5b0 6f4d 	cmp.w	r0, #3280	@ 0xcd0
 80027c6:	f43f af5c 	beq.w	8002682 <RI_SetRegisterMotor1+0x136>
 80027ca:	d919      	bls.n	8002800 <RI_SetRegisterMotor1+0x2b4>
 80027cc:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 80027d0:	f43f af69 	beq.w	80026a6 <RI_SetRegisterMotor1+0x15a>
 80027d4:	d905      	bls.n	80027e2 <RI_SetRegisterMotor1+0x296>
 80027d6:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 80027da:	f43f af64 	beq.w	80026a6 <RI_SetRegisterMotor1+0x15a>
          retVal = MCP_ERROR_UNKNOWN_REG;
 80027de:	2005      	movs	r0, #5
 80027e0:	e708      	b.n	80025f4 <RI_SetRegisterMotor1+0xa8>
 80027e2:	f5b0 6f59 	cmp.w	r0, #3472	@ 0xd90
 80027e6:	f43f af4c 	beq.w	8002682 <RI_SetRegisterMotor1+0x136>
 80027ea:	d917      	bls.n	800281c <RI_SetRegisterMotor1+0x2d0>
 80027ec:	f5b0 6f5d 	cmp.w	r0, #3536	@ 0xdd0
 80027f0:	f43f af47 	beq.w	8002682 <RI_SetRegisterMotor1+0x136>
 80027f4:	f5b0 6f61 	cmp.w	r0, #3600	@ 0xe10
 80027f8:	bf0c      	ite	eq
 80027fa:	2004      	moveq	r0, #4
 80027fc:	2005      	movne	r0, #5
 80027fe:	e6f9      	b.n	80025f4 <RI_SetRegisterMotor1+0xa8>
 8002800:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 8002804:	d112      	bne.n	800282c <RI_SetRegisterMotor1+0x2e0>
          currComp = MCI_GetIqdref(pMCIN);
 8002806:	4853      	ldr	r0, [pc, #332]	@ (8002954 <RI_SetRegisterMotor1+0x408>)
 8002808:	f7fe fd48 	bl	800129c <MCI_GetIqdref>
 800280c:	9001      	str	r0, [sp, #4]
          currComp.d = (int16_t)regdata16;
 800280e:	f8ad 5006 	strh.w	r5, [sp, #6]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8002812:	9901      	ldr	r1, [sp, #4]
 8002814:	484f      	ldr	r0, [pc, #316]	@ (8002954 <RI_SetRegisterMotor1+0x408>)
 8002816:	f7fe fc53 	bl	80010c0 <MCI_SetCurrentReferences>
          break;
 800281a:	e744      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
 800281c:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002820:	f5b0 6f51 	cmp.w	r0, #3344	@ 0xd10
 8002824:	bf0c      	ite	eq
 8002826:	2004      	moveq	r0, #4
 8002828:	2005      	movne	r0, #5
 800282a:	e6e3      	b.n	80025f4 <RI_SetRegisterMotor1+0xa8>
 800282c:	d3d7      	bcc.n	80027de <RI_SetRegisterMotor1+0x292>
 800282e:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 8002832:	f43f af26 	beq.w	8002682 <RI_SetRegisterMotor1+0x136>
 8002836:	d909      	bls.n	800284c <RI_SetRegisterMotor1+0x300>
 8002838:	f5b0 6f2d 	cmp.w	r0, #2768	@ 0xad0
 800283c:	f43f af21 	beq.w	8002682 <RI_SetRegisterMotor1+0x136>
 8002840:	f5b0 6f31 	cmp.w	r0, #2832	@ 0xb10
 8002844:	bf0c      	ite	eq
 8002846:	2004      	moveq	r0, #4
 8002848:	2005      	movne	r0, #5
 800284a:	e6d3      	b.n	80025f4 <RI_SetRegisterMotor1+0xa8>
 800284c:	f020 0340 	bic.w	r3, r0, #64	@ 0x40
 8002850:	f5b3 6f21 	cmp.w	r3, #2576	@ 0xa10
 8002854:	f43f af15 	beq.w	8002682 <RI_SetRegisterMotor1+0x136>
 8002858:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 800285c:	bf0c      	ite	eq
 800285e:	2004      	moveq	r0, #4
 8002860:	2005      	movne	r0, #5
 8002862:	e6c7      	b.n	80025f4 <RI_SetRegisterMotor1+0xa8>
 8002864:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8002868:	2828      	cmp	r0, #40	@ 0x28
 800286a:	f43f af08 	beq.w	800267e <RI_SetRegisterMotor1+0x132>
 800286e:	2005      	movs	r0, #5
}
 8002870:	b003      	add	sp, #12
 8002872:	bd30      	pop	{r4, r5, pc}
 8002874:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 8002878:	d032      	beq.n	80028e0 <RI_SetRegisterMotor1+0x394>
 800287a:	f5b0 6fa5 	cmp.w	r0, #1320	@ 0x528
 800287e:	d1f6      	bne.n	800286e <RI_SetRegisterMotor1+0x322>
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8002880:	4835      	ldr	r0, [pc, #212]	@ (8002958 <RI_SetRegisterMotor1+0x40c>)
 8002882:	f10e 0102 	add.w	r1, lr, #2
}
 8002886:	b003      	add	sp, #12
 8002888:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 800288c:	f003 b948 	b.w	8005b20 <MCPA_cfgLog>
    *tempdestString = (int8_t)0;
 8002890:	2300      	movs	r3, #0
 8002892:	f88e 3000 	strb.w	r3, [lr]
 8002896:	e6f2      	b.n	800267e <RI_SetRegisterMotor1+0x132>
 8002898:	2005      	movs	r0, #5
      *size = 1;
 800289a:	2301      	movs	r3, #1
 800289c:	8023      	strh	r3, [r4, #0]
}
 800289e:	b003      	add	sp, #12
 80028a0:	bd30      	pop	{r4, r5, pc}
        *size = 0;
 80028a2:	2300      	movs	r3, #0
 80028a4:	8023      	strh	r3, [r4, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 80028a6:	200a      	movs	r0, #10
 80028a8:	e66f      	b.n	800258a <RI_SetRegisterMotor1+0x3e>
            retVal = MCP_ERROR_RO_REG;
 80028aa:	2004      	movs	r0, #4
 80028ac:	e7f5      	b.n	800289a <RI_SetRegisterMotor1+0x34e>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 80028ae:	f9b2 3000 	ldrsh.w	r3, [r2]
 80028b2:	492a      	ldr	r1, [pc, #168]	@ (800295c <RI_SetRegisterMotor1+0x410>)
 80028b4:	4827      	ldr	r0, [pc, #156]	@ (8002954 <RI_SetRegisterMotor1+0x408>)
 80028b6:	fb81 2103 	smull	r2, r1, r1, r3
 80028ba:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80028be:	2200      	movs	r2, #0
 80028c0:	b209      	sxth	r1, r1
 80028c2:	f7fe fbe9 	bl	8001098 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 80028c6:	2000      	movs	r0, #0
          break;
 80028c8:	e6a2      	b.n	8002610 <RI_SetRegisterMotor1+0xc4>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 80028ca:	4822      	ldr	r0, [pc, #136]	@ (8002954 <RI_SetRegisterMotor1+0x408>)
 80028cc:	f7fe fd10 	bl	80012f0 <MCI_GetTeref>
 80028d0:	2200      	movs	r2, #0
 80028d2:	4601      	mov	r1, r0
 80028d4:	481f      	ldr	r0, [pc, #124]	@ (8002954 <RI_SetRegisterMotor1+0x408>)
 80028d6:	f7fe fbe9 	bl	80010ac <MCI_ExecTorqueRamp>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 80028da:	e665      	b.n	80025a8 <RI_SetRegisterMotor1+0x5c>
          retVal = MCP_ERROR_RO_REG;
 80028dc:	2004      	movs	r0, #4
 80028de:	e697      	b.n	8002610 <RI_SetRegisterMotor1+0xc4>
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 80028e0:	f8de 1002 	ldr.w	r1, [lr, #2]
            MCI_SetCurrentReferences(pMCIN, currComp);
 80028e4:	481b      	ldr	r0, [pc, #108]	@ (8002954 <RI_SetRegisterMotor1+0x408>)
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 80028e6:	9101      	str	r1, [sp, #4]
            MCI_SetCurrentReferences(pMCIN, currComp);
 80028e8:	f7fe fbea 	bl	80010c0 <MCI_SetCurrentReferences>
  uint8_t retVal = MCP_CMD_OK;
 80028ec:	2000      	movs	r0, #0
 80028ee:	e64c      	b.n	800258a <RI_SetRegisterMotor1+0x3e>
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 80028f0:	f8de 1002 	ldr.w	r1, [lr, #2]
 80028f4:	4b19      	ldr	r3, [pc, #100]	@ (800295c <RI_SetRegisterMotor1+0x410>)
 80028f6:	f8be 2006 	ldrh.w	r2, [lr, #6]
 80028fa:	fb83 0301 	smull	r0, r3, r3, r1
 80028fe:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8002902:	4814      	ldr	r0, [pc, #80]	@ (8002954 <RI_SetRegisterMotor1+0x408>)
 8002904:	b209      	sxth	r1, r1
 8002906:	f7fe fbc7 	bl	8001098 <MCI_ExecSpeedRamp>
            break;
 800290a:	e7ef      	b.n	80028ec <RI_SetRegisterMotor1+0x3a0>
            MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 800290c:	f8be 2006 	ldrh.w	r2, [lr, #6]
 8002910:	f9be 1002 	ldrsh.w	r1, [lr, #2]
 8002914:	480f      	ldr	r0, [pc, #60]	@ (8002954 <RI_SetRegisterMotor1+0x408>)
 8002916:	f7fe fbc9 	bl	80010ac <MCI_ExecTorqueRamp>
            break;
 800291a:	e7e7      	b.n	80028ec <RI_SetRegisterMotor1+0x3a0>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 800291c:	480d      	ldr	r0, [pc, #52]	@ (8002954 <RI_SetRegisterMotor1+0x408>)
 800291e:	f7fe fc8f 	bl	8001240 <MCI_GetMecSpeedRefUnit>
 8002922:	2200      	movs	r2, #0
 8002924:	4601      	mov	r1, r0
 8002926:	480b      	ldr	r0, [pc, #44]	@ (8002954 <RI_SetRegisterMotor1+0x408>)
 8002928:	f7fe fbb6 	bl	8001098 <MCI_ExecSpeedRamp>
 800292c:	e63c      	b.n	80025a8 <RI_SetRegisterMotor1+0x5c>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 800292e:	4808      	ldr	r0, [pc, #32]	@ (8002950 <RI_SetRegisterMotor1+0x404>)
 8002930:	4629      	mov	r1, r5
 8002932:	f003 f9a9 	bl	8005c88 <PID_SetKPDivisorPOW2>
          break;
 8002936:	e6b6      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8002938:	4805      	ldr	r0, [pc, #20]	@ (8002950 <RI_SetRegisterMotor1+0x404>)
 800293a:	4629      	mov	r1, r5
 800293c:	f003 f9b0 	bl	8005ca0 <PID_SetKIDivisorPOW2>
          break;
 8002940:	e6b1      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
 8002942:	bf00      	nop
 8002944:	20000110 	.word	0x20000110
 8002948:	200003a4 	.word	0x200003a4
 800294c:	200003d0 	.word	0x200003d0
 8002950:	200003fc 	.word	0x200003fc
 8002954:	20000728 	.word	0x20000728
 8002958:	20000458 	.word	0x20000458
 800295c:	2aaaaaab 	.word	0x2aaaaaab
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 8002960:	4824      	ldr	r0, [pc, #144]	@ (80029f4 <RI_SetRegisterMotor1+0x4a8>)
 8002962:	b229      	sxth	r1, r5
 8002964:	f003 f980 	bl	8005c68 <PID_SetKP>
          break;
 8002968:	e69d      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 800296a:	4823      	ldr	r0, [pc, #140]	@ (80029f8 <RI_SetRegisterMotor1+0x4ac>)
 800296c:	4629      	mov	r1, r5
 800296e:	f003 f9b3 	bl	8005cd8 <PID_SetKDDivisorPOW2>
          break;
 8002972:	e698      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 8002974:	4820      	ldr	r0, [pc, #128]	@ (80029f8 <RI_SetRegisterMotor1+0x4ac>)
 8002976:	b229      	sxth	r1, r5
 8002978:	f003 f976 	bl	8005c68 <PID_SetKP>
          break;
 800297c:	e693      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          PID_SetKIDivisorPOW2(&PIDIdHandle_M1, regdata16);
 800297e:	481f      	ldr	r0, [pc, #124]	@ (80029fc <RI_SetRegisterMotor1+0x4b0>)
 8002980:	4629      	mov	r1, r5
 8002982:	f003 f98d 	bl	8005ca0 <PID_SetKIDivisorPOW2>
          break;
 8002986:	e68e      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 8002988:	481b      	ldr	r0, [pc, #108]	@ (80029f8 <RI_SetRegisterMotor1+0x4ac>)
 800298a:	b229      	sxth	r1, r5
 800298c:	f003 f99c 	bl	8005cc8 <PID_SetKD>
          break;
 8002990:	e689      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          currComp = MCI_GetIqdref(pMCIN);
 8002992:	481b      	ldr	r0, [pc, #108]	@ (8002a00 <RI_SetRegisterMotor1+0x4b4>)
 8002994:	f7fe fc82 	bl	800129c <MCI_GetIqdref>
 8002998:	9001      	str	r0, [sp, #4]
          currComp.q = (int16_t)regdata16;
 800299a:	f8ad 5004 	strh.w	r5, [sp, #4]
          MCI_SetCurrentReferences(pMCIN,currComp);
 800299e:	9901      	ldr	r1, [sp, #4]
 80029a0:	4817      	ldr	r0, [pc, #92]	@ (8002a00 <RI_SetRegisterMotor1+0x4b4>)
 80029a2:	f7fe fb8d 	bl	80010c0 <MCI_SetCurrentReferences>
          break;
 80029a6:	e67e      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          STO_CR_GetObserverGains(&STO_CR_M1, &hC1, &hC2);
 80029a8:	aa01      	add	r2, sp, #4
 80029aa:	f10d 0102 	add.w	r1, sp, #2
 80029ae:	4815      	ldr	r0, [pc, #84]	@ (8002a04 <RI_SetRegisterMotor1+0x4b8>)
 80029b0:	f004 fc2a 	bl	8007208 <STO_CR_GetObserverGains>
          STO_CR_SetObserverGains(&STO_CR_M1, hC1, (int16_t)regdata16);
 80029b4:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 80029b8:	4812      	ldr	r0, [pc, #72]	@ (8002a04 <RI_SetRegisterMotor1+0x4b8>)
 80029ba:	b22a      	sxth	r2, r5
 80029bc:	f004 fc2c 	bl	8007218 <STO_CR_SetObserverGains>
          break;
 80029c0:	e671      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          PID_SetKP(&PIDIdHandle_M1, (int16_t)regdata16);
 80029c2:	480e      	ldr	r0, [pc, #56]	@ (80029fc <RI_SetRegisterMotor1+0x4b0>)
 80029c4:	b229      	sxth	r1, r5
 80029c6:	f003 f94f 	bl	8005c68 <PID_SetKP>
          break;
 80029ca:	e66c      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          PID_SetKD(&PIDIdHandle_M1, (int16_t)regdata16);
 80029cc:	480b      	ldr	r0, [pc, #44]	@ (80029fc <RI_SetRegisterMotor1+0x4b0>)
 80029ce:	b229      	sxth	r1, r5
 80029d0:	f003 f97a 	bl	8005cc8 <PID_SetKD>
          break;
 80029d4:	e667      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 80029d6:	4807      	ldr	r0, [pc, #28]	@ (80029f4 <RI_SetRegisterMotor1+0x4a8>)
 80029d8:	b229      	sxth	r1, r5
 80029da:	f003 f975 	bl	8005cc8 <PID_SetKD>
          break;
 80029de:	e662      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 80029e0:	4805      	ldr	r0, [pc, #20]	@ (80029f8 <RI_SetRegisterMotor1+0x4ac>)
 80029e2:	4629      	mov	r1, r5
 80029e4:	f003 f950 	bl	8005c88 <PID_SetKPDivisorPOW2>
          break;
 80029e8:	e65d      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
          PID_SetKPDivisorPOW2(&PIDIdHandle_M1, regdata16);
 80029ea:	4804      	ldr	r0, [pc, #16]	@ (80029fc <RI_SetRegisterMotor1+0x4b0>)
 80029ec:	4629      	mov	r1, r5
 80029ee:	f003 f94b 	bl	8005c88 <PID_SetKPDivisorPOW2>
          break;
 80029f2:	e658      	b.n	80026a6 <RI_SetRegisterMotor1+0x15a>
 80029f4:	200003fc 	.word	0x200003fc
 80029f8:	200003d0 	.word	0x200003d0
 80029fc:	200003a4 	.word	0x200003a4
 8002a00:	20000728 	.word	0x20000728
 8002a04:	20000110 	.word	0x20000110

08002a08 <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8002a08:	b510      	push	{r4, lr}
    switch (typeID)
 8002a0a:	f1a1 0c08 	sub.w	ip, r1, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8002a0e:	f9bd e008 	ldrsh.w	lr, [sp, #8]
    switch (typeID)
 8002a12:	f1bc 0f20 	cmp.w	ip, #32
 8002a16:	d812      	bhi.n	8002a3e <RI_GetRegisterGlobal+0x36>
 8002a18:	e8df f00c 	tbb	[pc, ip]
 8002a1c:	1111111b 	.word	0x1111111b
 8002a20:	11111111 	.word	0x11111111
 8002a24:	11111127 	.word	0x11111127
 8002a28:	11111111 	.word	0x11111111
 8002a2c:	11111122 	.word	0x11111122
 8002a30:	11111111 	.word	0x11111111
 8002a34:	11111135 	.word	0x11111135
 8002a38:	11111111 	.word	0x11111111
 8002a3c:	13          	.byte	0x13
 8002a3d:	00          	.byte	0x00
 8002a3e:	2007      	movs	r0, #7
}
 8002a40:	bd10      	pop	{r4, pc}
        switch (regID)
 8002a42:	2828      	cmp	r0, #40	@ 0x28
 8002a44:	d044      	beq.n	8002ad0 <RI_GetRegisterGlobal+0xc8>
        *size = (*rawSize) + 2U;
 8002a46:	8812      	ldrh	r2, [r2, #0]
 8002a48:	3202      	adds	r2, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002a4a:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8002a4c:	b292      	uxth	r2, r2
 8002a4e:	801a      	strh	r2, [r3, #0]
}
 8002a50:	bd10      	pop	{r4, pc}
        if (freeSpace > 0)
 8002a52:	f1be 0f00 	cmp.w	lr, #0
 8002a56:	dd39      	ble.n	8002acc <RI_GetRegisterGlobal+0xc4>
 8002a58:	2201      	movs	r2, #1
            *size= 0 ; /* */
 8002a5a:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 8002a5c:	2005      	movs	r0, #5
}
 8002a5e:	bd10      	pop	{r4, pc}
        if (freeSpace >= 4)
 8002a60:	f1be 0f03 	cmp.w	lr, #3
 8002a64:	dd2a      	ble.n	8002abc <RI_GetRegisterGlobal+0xb4>
 8002a66:	2204      	movs	r2, #4
 8002a68:	e7f7      	b.n	8002a5a <RI_GetRegisterGlobal+0x52>
        if (freeSpace >= 2)
 8002a6a:	f1be 0f01 	cmp.w	lr, #1
 8002a6e:	dd25      	ble.n	8002abc <RI_GetRegisterGlobal+0xb4>
          switch (regID)
 8002a70:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002a74:	d05a      	beq.n	8002b2c <RI_GetRegisterGlobal+0x124>
 8002a76:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8002a7a:	bf0c      	ite	eq
 8002a7c:	2000      	moveq	r0, #0
 8002a7e:	2005      	movne	r0, #5
          *size = 2;
 8002a80:	2202      	movs	r2, #2
 8002a82:	801a      	strh	r2, [r3, #0]
}
 8002a84:	bd10      	pop	{r4, pc}
        switch (regID)
 8002a86:	2820      	cmp	r0, #32
 8002a88:	d02c      	beq.n	8002ae4 <RI_GetRegisterGlobal+0xdc>
 8002a8a:	2860      	cmp	r0, #96	@ 0x60
 8002a8c:	d118      	bne.n	8002ac0 <RI_GetRegisterGlobal+0xb8>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a8e:	4c28      	ldr	r4, [pc, #160]	@ (8002b30 <RI_GetRegisterGlobal+0x128>)
 8002a90:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8002a94:	2101      	movs	r1, #1
 8002a96:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a98:	b1a0      	cbz	r0, 8002ac4 <RI_GetRegisterGlobal+0xbc>
 8002a9a:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8002a9e:	46a4      	mov	ip, r4
 8002aa0:	e008      	b.n	8002ab4 <RI_GetRegisterGlobal+0xac>
    *tempdestString = *tempsrcString;
 8002aa2:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8002aa6:	8819      	ldrh	r1, [r3, #0]
 8002aa8:	3101      	adds	r1, #1
 8002aaa:	b289      	uxth	r1, r1
 8002aac:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002aae:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8002ab2:	b138      	cbz	r0, 8002ac4 <RI_GetRegisterGlobal+0xbc>
 8002ab4:	4571      	cmp	r1, lr
 8002ab6:	d3f4      	bcc.n	8002aa2 <RI_GetRegisterGlobal+0x9a>
    retVal = MCP_ERROR_STRING_FORMAT;
 8002ab8:	2006      	movs	r0, #6
}
 8002aba:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002abc:	2008      	movs	r0, #8
}
 8002abe:	bd10      	pop	{r4, pc}
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	e7ca      	b.n	8002a5a <RI_GetRegisterGlobal+0x52>
    *tempdestString = (int8_t)0;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	7013      	strb	r3, [r2, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002ac8:	2000      	movs	r0, #0
}
 8002aca:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002acc:	4608      	mov	r0, r1
}
 8002ace:	bd10      	pop	{r4, pc}
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002ad0:	fa1f fe8e 	uxth.w	lr, lr
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8002ad4:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002ad6:	f1be 0f0b 	cmp.w	lr, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8002ada:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002adc:	d81a      	bhi.n	8002b14 <RI_GetRegisterGlobal+0x10c>
 8002ade:	220c      	movs	r2, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002ae0:	2008      	movs	r0, #8
 8002ae2:	e7b4      	b.n	8002a4e <RI_GetRegisterGlobal+0x46>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002ae4:	4c13      	ldr	r4, [pc, #76]	@ (8002b34 <RI_GetRegisterGlobal+0x12c>)
 8002ae6:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8002aea:	2101      	movs	r1, #1
 8002aec:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002aee:	2800      	cmp	r0, #0
 8002af0:	d0e8      	beq.n	8002ac4 <RI_GetRegisterGlobal+0xbc>
 8002af2:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8002af6:	46a4      	mov	ip, r4
 8002af8:	e009      	b.n	8002b0e <RI_GetRegisterGlobal+0x106>
    *tempdestString = *tempsrcString;
 8002afa:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8002afe:	8819      	ldrh	r1, [r3, #0]
 8002b00:	3101      	adds	r1, #1
 8002b02:	b289      	uxth	r1, r1
 8002b04:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002b06:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8002b0a:	2800      	cmp	r0, #0
 8002b0c:	d0da      	beq.n	8002ac4 <RI_GetRegisterGlobal+0xbc>
 8002b0e:	458e      	cmp	lr, r1
 8002b10:	d8f3      	bhi.n	8002afa <RI_GetRegisterGlobal+0xf2>
 8002b12:	e7d1      	b.n	8002ab8 <RI_GetRegisterGlobal+0xb0>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8002b14:	4908      	ldr	r1, [pc, #32]	@ (8002b38 <RI_GetRegisterGlobal+0x130>)
 8002b16:	6848      	ldr	r0, [r1, #4]
 8002b18:	680c      	ldr	r4, [r1, #0]
 8002b1a:	8909      	ldrh	r1, [r1, #8]
 8002b1c:	f8c2 0006 	str.w	r0, [r2, #6]
 8002b20:	f8c2 4002 	str.w	r4, [r2, #2]
 8002b24:	8151      	strh	r1, [r2, #10]
    uint8_t retVal = MCP_CMD_OK;
 8002b26:	2000      	movs	r0, #0
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8002b28:	220c      	movs	r2, #12
 8002b2a:	e790      	b.n	8002a4e <RI_GetRegisterGlobal+0x46>
    uint8_t retVal = MCP_CMD_OK;
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	e7a7      	b.n	8002a80 <RI_GetRegisterGlobal+0x78>
 8002b30:	08007584 	.word	0x08007584
 8002b34:	0800755c 	.word	0x0800755c
 8002b38:	08007550 	.word	0x08007550

08002b3c <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8002b3c:	b530      	push	{r4, r5, lr}
 8002b3e:	b095      	sub	sp, #84	@ 0x54
 8002b40:	461d      	mov	r5, r3
    switch (typeID)
 8002b42:	f1a1 0308 	sub.w	r3, r1, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8002b46:	f9bd c060 	ldrsh.w	ip, [sp, #96]	@ 0x60
 8002b4a:	4614      	mov	r4, r2
    switch (typeID)
 8002b4c:	2b20      	cmp	r3, #32
 8002b4e:	d812      	bhi.n	8002b76 <RI_GetRegisterMotor1+0x3a>
 8002b50:	e8df f003 	tbb	[pc, r3]
 8002b54:	1111112d 	.word	0x1111112d
 8002b58:	11111111 	.word	0x11111111
 8002b5c:	11111140 	.word	0x11111140
 8002b60:	11111111 	.word	0x11111111
 8002b64:	11111165 	.word	0x11111165
 8002b68:	11111111 	.word	0x11111111
 8002b6c:	11111181 	.word	0x11111181
 8002b70:	11111111 	.word	0x11111111
 8002b74:	14          	.byte	0x14
 8002b75:	00          	.byte	0x00
 8002b76:	2007      	movs	r0, #7
  }
 8002b78:	b015      	add	sp, #84	@ 0x54
 8002b7a:	bd30      	pop	{r4, r5, pc}
        rawData++;
 8002b7c:	f5b0 7f94 	cmp.w	r0, #296	@ 0x128
 8002b80:	f104 0302 	add.w	r3, r4, #2
        switch (regID)
 8002b84:	f000 828f 	beq.w	80030a6 <RI_GetRegisterMotor1+0x56a>
 8002b88:	d87d      	bhi.n	8002c86 <RI_GetRegisterMotor1+0x14a>
 8002b8a:	28a8      	cmp	r0, #168	@ 0xa8
 8002b8c:	f000 8281 	beq.w	8003092 <RI_GetRegisterMotor1+0x556>
 8002b90:	28e8      	cmp	r0, #232	@ 0xe8
 8002b92:	d16a      	bne.n	8002c6a <RI_GetRegisterMotor1+0x12e>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002b94:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8002b98:	220e      	movs	r2, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002b9a:	f1bc 0f0f 	cmp.w	ip, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8002b9e:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002ba0:	f200 8235 	bhi.w	800300e <RI_GetRegisterMotor1+0x4d2>
 8002ba4:	2310      	movs	r3, #16
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002ba6:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8002ba8:	802b      	strh	r3, [r5, #0]
  }
 8002baa:	b015      	add	sp, #84	@ 0x54
 8002bac:	bd30      	pop	{r4, r5, pc}
        if (freeSpace > 0)
 8002bae:	f1bc 0f00 	cmp.w	ip, #0
 8002bb2:	f340 8255 	ble.w	8003060 <RI_GetRegisterMotor1+0x524>
          switch (regID)
 8002bb6:	2848      	cmp	r0, #72	@ 0x48
 8002bb8:	f000 8254 	beq.w	8003064 <RI_GetRegisterMotor1+0x528>
 8002bbc:	2888      	cmp	r0, #136	@ 0x88
 8002bbe:	f040 81ef 	bne.w	8002fa0 <RI_GetRegisterMotor1+0x464>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8002bc2:	48ac      	ldr	r0, [pc, #688]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
 8002bc4:	f7fe fb22 	bl	800120c <MCI_GetControlMode>
 8002bc8:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002bca:	2000      	movs	r0, #0
          *size = 1;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	802b      	strh	r3, [r5, #0]
  }
 8002bd0:	b015      	add	sp, #84	@ 0x54
 8002bd2:	bd30      	pop	{r4, r5, pc}
        if (freeSpace >= 2)
 8002bd4:	f1bc 0f01 	cmp.w	ip, #1
 8002bd8:	f340 81df 	ble.w	8002f9a <RI_GetRegisterMotor1+0x45e>
          switch (regID)
 8002bdc:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8002be0:	f000 82d9 	beq.w	8003196 <RI_GetRegisterMotor1+0x65a>
 8002be4:	f200 8095 	bhi.w	8002d12 <RI_GetRegisterMotor1+0x1d6>
 8002be8:	f5b0 6f82 	cmp.w	r0, #1040	@ 0x410
 8002bec:	f000 82ca 	beq.w	8003184 <RI_GetRegisterMotor1+0x648>
 8002bf0:	f240 80ac 	bls.w	8002d4c <RI_GetRegisterMotor1+0x210>
 8002bf4:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 8002bf8:	f000 82a7 	beq.w	800314a <RI_GetRegisterMotor1+0x60e>
 8002bfc:	d97a      	bls.n	8002cf4 <RI_GetRegisterMotor1+0x1b8>
 8002bfe:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 8002c02:	f000 829d 	beq.w	8003140 <RI_GetRegisterMotor1+0x604>
 8002c06:	d96d      	bls.n	8002ce4 <RI_GetRegisterMotor1+0x1a8>
 8002c08:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 8002c0c:	f040 8230 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 8002c10:	4898      	ldr	r0, [pc, #608]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
 8002c12:	f7fe fb43 	bl	800129c <MCI_GetIqdref>
 8002c16:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002c1a:	8023      	strh	r3, [r4, #0]
              break;
 8002c1c:	e197      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
        if (freeSpace >= 4)
 8002c1e:	f1bc 0f03 	cmp.w	ip, #3
 8002c22:	f340 81ba 	ble.w	8002f9a <RI_GetRegisterMotor1+0x45e>
          switch (regID)
 8002c26:	f5b0 7fac 	cmp.w	r0, #344	@ 0x158
 8002c2a:	f000 825c 	beq.w	80030e6 <RI_GetRegisterMotor1+0x5aa>
 8002c2e:	f200 81a3 	bhi.w	8002f78 <RI_GetRegisterMotor1+0x43c>
 8002c32:	2858      	cmp	r0, #88	@ 0x58
 8002c34:	f000 824f 	beq.w	80030d6 <RI_GetRegisterMotor1+0x59a>
 8002c38:	2898      	cmp	r0, #152	@ 0x98
 8002c3a:	f040 8196 	bne.w	8002f6a <RI_GetRegisterMotor1+0x42e>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002c3e:	488d      	ldr	r0, [pc, #564]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
 8002c40:	f7fe fafe 	bl	8001240 <MCI_GetMecSpeedRefUnit>
 8002c44:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002c48:	0040      	lsls	r0, r0, #1
 8002c4a:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002c4c:	2000      	movs	r0, #0
          *size = 4;
 8002c4e:	2304      	movs	r3, #4
 8002c50:	802b      	strh	r3, [r5, #0]
  }
 8002c52:	b015      	add	sp, #84	@ 0x54
 8002c54:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8002c56:	28a0      	cmp	r0, #160	@ 0xa0
 8002c58:	f000 81c1 	beq.w	8002fde <RI_GetRegisterMotor1+0x4a2>
 8002c5c:	28e0      	cmp	r0, #224	@ 0xe0
 8002c5e:	f000 81a1 	beq.w	8002fa4 <RI_GetRegisterMotor1+0x468>
            *size= 0 ; /* */
 8002c62:	2300      	movs	r3, #0
 8002c64:	802b      	strh	r3, [r5, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002c66:	2005      	movs	r0, #5
            break;
 8002c68:	e786      	b.n	8002b78 <RI_GetRegisterMotor1+0x3c>
 8002c6a:	2868      	cmp	r0, #104	@ 0x68
 8002c6c:	f040 822e 	bne.w	80030cc <RI_GetRegisterMotor1+0x590>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002c70:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8002c74:	223c      	movs	r2, #60	@ 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002c76:	f1bc 0f3d 	cmp.w	ip, #61	@ 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8002c7a:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002c7c:	f200 81d4 	bhi.w	8003028 <RI_GetRegisterMotor1+0x4ec>
 8002c80:	233e      	movs	r3, #62	@ 0x3e
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002c82:	2008      	movs	r0, #8
 8002c84:	e790      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
 8002c86:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 8002c8a:	f000 81f3 	beq.w	8003074 <RI_GetRegisterMotor1+0x538>
 8002c8e:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 8002c92:	d112      	bne.n	8002cba <RI_GetRegisterMotor1+0x17e>
            *rawSize = 4;
 8002c94:	2304      	movs	r3, #4
 8002c96:	8023      	strh	r3, [r4, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8002c98:	4876      	ldr	r0, [pc, #472]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
 8002c9a:	f7fe faff 	bl	800129c <MCI_GetIqdref>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	8063      	strh	r3, [r4, #2]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8002ca2:	4874      	ldr	r0, [pc, #464]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8002ca4:	9312      	str	r3, [sp, #72]	@ 0x48
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8002ca6:	f7fe faf9 	bl	800129c <MCI_GetIqdref>
        *size = (*rawSize) + 2U;
 8002caa:	8823      	ldrh	r3, [r4, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8002cac:	f3c0 400f 	ubfx	r0, r0, #16, #16
        *size = (*rawSize) + 2U;
 8002cb0:	3302      	adds	r3, #2
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8002cb2:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 8002cb4:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 8002cb6:	2000      	movs	r0, #0
            break;
 8002cb8:	e776      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
 8002cba:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8002cbe:	f040 8205 	bne.w	80030cc <RI_GetRegisterMotor1+0x590>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8002cc2:	486c      	ldr	r0, [pc, #432]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
 8002cc4:	f7fe faa6 	bl	8001214 <MCI_GetLastRampFinalSpeed>
 8002cc8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002ccc:	0043      	lsls	r3, r0, #1
 8002cce:	f8c4 3002 	str.w	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8002cd2:	4868      	ldr	r0, [pc, #416]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
 8002cd4:	f7fe faa6 	bl	8001224 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8002cd8:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8002cda:	80e0      	strh	r0, [r4, #6]
            *rawSize = 6;
 8002cdc:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002cde:	2000      	movs	r0, #0
            break;
 8002ce0:	2308      	movs	r3, #8
 8002ce2:	e761      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
 8002ce4:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 8002ce8:	d147      	bne.n	8002d7a <RI_GetRegisterMotor1+0x23e>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8002cea:	4862      	ldr	r0, [pc, #392]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
 8002cec:	f7fe fac8 	bl	8001280 <MCI_GetIqd>
 8002cf0:	8020      	strh	r0, [r4, #0]
              break;
 8002cf2:	e12c      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002cf4:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8002cf8:	f000 820f 	beq.w	800311a <RI_GetRegisterMotor1+0x5de>
 8002cfc:	d97f      	bls.n	8002dfe <RI_GetRegisterMotor1+0x2c2>
 8002cfe:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 8002d02:	d173      	bne.n	8002dec <RI_GetRegisterMotor1+0x2b0>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8002d04:	485b      	ldr	r0, [pc, #364]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
 8002d06:	f7fe fa9f 	bl	8001248 <MCI_GetIab>
 8002d0a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002d0e:	8023      	strh	r3, [r4, #0]
              break;
 8002d10:	e11d      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002d12:	f5b0 6f61 	cmp.w	r0, #3600	@ 0xe10
 8002d16:	f000 8266 	beq.w	80031e6 <RI_GetRegisterMotor1+0x6aa>
 8002d1a:	f240 80b9 	bls.w	8002e90 <RI_GetRegisterMotor1+0x354>
 8002d1e:	f241 5310 	movw	r3, #5392	@ 0x1510
 8002d22:	4298      	cmp	r0, r3
 8002d24:	f000 825a 	beq.w	80031dc <RI_GetRegisterMotor1+0x6a0>
 8002d28:	f240 8095 	bls.w	8002e56 <RI_GetRegisterMotor1+0x31a>
 8002d2c:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 8002d30:	4298      	cmp	r0, r3
 8002d32:	f000 824e 	beq.w	80031d2 <RI_GetRegisterMotor1+0x696>
 8002d36:	f240 8085 	bls.w	8002e44 <RI_GetRegisterMotor1+0x308>
 8002d3a:	f241 6310 	movw	r3, #5648	@ 0x1610
 8002d3e:	4298      	cmp	r0, r3
 8002d40:	d176      	bne.n	8002e30 <RI_GetRegisterMotor1+0x2f4>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIqHandle_M1);
 8002d42:	484d      	ldr	r0, [pc, #308]	@ (8002e78 <RI_GetRegisterMotor1+0x33c>)
 8002d44:	f002 ffa6 	bl	8005c94 <PID_GetKIDivisorPOW2>
 8002d48:	8020      	strh	r0, [r4, #0]
              break;
 8002d4a:	e100      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002d4c:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 8002d50:	f000 823a 	beq.w	80031c8 <RI_GetRegisterMotor1+0x68c>
 8002d54:	d924      	bls.n	8002da0 <RI_GetRegisterMotor1+0x264>
 8002d56:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 8002d5a:	f000 8230 	beq.w	80031be <RI_GetRegisterMotor1+0x682>
 8002d5e:	d917      	bls.n	8002d90 <RI_GetRegisterMotor1+0x254>
 8002d60:	f5b0 7f74 	cmp.w	r0, #976	@ 0x3d0
 8002d64:	f040 8184 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              STO_CR_GetObserverGains(&STO_CR_M1, &hC1, &hC2);
 8002d68:	4844      	ldr	r0, [pc, #272]	@ (8002e7c <RI_GetRegisterMotor1+0x340>)
 8002d6a:	aa13      	add	r2, sp, #76	@ 0x4c
 8002d6c:	a912      	add	r1, sp, #72	@ 0x48
 8002d6e:	f004 fa4b 	bl	8007208 <STO_CR_GetObserverGains>
              *regdata16 = hC1;
 8002d72:	f8bd 3048 	ldrh.w	r3, [sp, #72]	@ 0x48
 8002d76:	8023      	strh	r3, [r4, #0]
              break;
 8002d78:	e0e9      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002d7a:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 8002d7e:	f040 8177 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8002d82:	483c      	ldr	r0, [pc, #240]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
 8002d84:	f7fe fa7c 	bl	8001280 <MCI_GetIqd>
 8002d88:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002d8c:	8023      	strh	r3, [r4, #0]
              break;
 8002d8e:	e0de      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002d90:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 8002d94:	d111      	bne.n	8002dba <RI_GetRegisterMotor1+0x27e>
              *regdata16 = PID_GetKP(&PIDIdHandle_M1);
 8002d96:	483a      	ldr	r0, [pc, #232]	@ (8002e80 <RI_GetRegisterMotor1+0x344>)
 8002d98:	f002 ff6a 	bl	8005c70 <PID_GetKP>
 8002d9c:	8020      	strh	r0, [r4, #0]
              break;
 8002d9e:	e0d6      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002da0:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8002da4:	f000 8206 	beq.w	80031b4 <RI_GetRegisterMotor1+0x678>
 8002da8:	d919      	bls.n	8002dde <RI_GetRegisterMotor1+0x2a2>
 8002daa:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 8002dae:	d10d      	bne.n	8002dcc <RI_GetRegisterMotor1+0x290>
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 8002db0:	4831      	ldr	r0, [pc, #196]	@ (8002e78 <RI_GetRegisterMotor1+0x33c>)
 8002db2:	f002 ff5d 	bl	8005c70 <PID_GetKP>
 8002db6:	8020      	strh	r0, [r4, #0]
              break;
 8002db8:	e0c9      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002dba:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 8002dbe:	f040 8157 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 8002dc2:	482f      	ldr	r0, [pc, #188]	@ (8002e80 <RI_GetRegisterMotor1+0x344>)
 8002dc4:	f002 ff58 	bl	8005c78 <PID_GetKI>
 8002dc8:	8020      	strh	r0, [r4, #0]
              break;
 8002dca:	e0c0      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002dcc:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 8002dd0:	f040 814e 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = PID_GetKI(&PIDIqHandle_M1);
 8002dd4:	4828      	ldr	r0, [pc, #160]	@ (8002e78 <RI_GetRegisterMotor1+0x33c>)
 8002dd6:	f002 ff4f 	bl	8005c78 <PID_GetKI>
 8002dda:	8020      	strh	r0, [r4, #0]
              break;
 8002ddc:	e0b7      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002dde:	2890      	cmp	r0, #144	@ 0x90
 8002de0:	d115      	bne.n	8002e0e <RI_GetRegisterMotor1+0x2d2>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 8002de2:	4828      	ldr	r0, [pc, #160]	@ (8002e84 <RI_GetRegisterMotor1+0x348>)
 8002de4:	f002 ff44 	bl	8005c70 <PID_GetKP>
 8002de8:	8020      	strh	r0, [r4, #0]
              break;
 8002dea:	e0b0      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002dec:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8002df0:	f040 813e 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8002df4:	481f      	ldr	r0, [pc, #124]	@ (8002e74 <RI_GetRegisterMotor1+0x338>)
 8002df6:	f7fe fa35 	bl	8001264 <MCI_GetIalphabeta>
 8002dfa:	8020      	strh	r0, [r4, #0]
              break;
 8002dfc:	e0a7      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002dfe:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8002e02:	d10c      	bne.n	8002e1e <RI_GetRegisterMotor1+0x2e2>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 8002e04:	4820      	ldr	r0, [pc, #128]	@ (8002e88 <RI_GetRegisterMotor1+0x34c>)
 8002e06:	f002 fbcf 	bl	80055a8 <VBS_GetAvBusVoltage_V>
 8002e0a:	8020      	strh	r0, [r4, #0]
              break;
 8002e0c:	e09f      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002e0e:	28d0      	cmp	r0, #208	@ 0xd0
 8002e10:	f040 812e 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8002e14:	481b      	ldr	r0, [pc, #108]	@ (8002e84 <RI_GetRegisterMotor1+0x348>)
 8002e16:	f002 ff2f 	bl	8005c78 <PID_GetKI>
 8002e1a:	8020      	strh	r0, [r4, #0]
              break;
 8002e1c:	e097      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002e1e:	f5b0 6fba 	cmp.w	r0, #1488	@ 0x5d0
 8002e22:	f040 8125 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 8002e26:	4819      	ldr	r0, [pc, #100]	@ (8002e8c <RI_GetRegisterMotor1+0x350>)
 8002e28:	f002 ff04 	bl	8005c34 <NTC_GetAvTemp_C>
 8002e2c:	8020      	strh	r0, [r4, #0]
              break;
 8002e2e:	e08e      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002e30:	f241 6350 	movw	r3, #5712	@ 0x1650
 8002e34:	4298      	cmp	r0, r3
 8002e36:	f040 811b 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 8002e3a:	480f      	ldr	r0, [pc, #60]	@ (8002e78 <RI_GetRegisterMotor1+0x33c>)
 8002e3c:	f002 ff4a 	bl	8005cd4 <PID_GetKDDivisorPOW2>
 8002e40:	8020      	strh	r0, [r4, #0]
              break;
 8002e42:	e084      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002e44:	f241 5350 	movw	r3, #5456	@ 0x1550
 8002e48:	4298      	cmp	r0, r3
 8002e4a:	d134      	bne.n	8002eb6 <RI_GetRegisterMotor1+0x37a>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIdHandle_M1);
 8002e4c:	480c      	ldr	r0, [pc, #48]	@ (8002e80 <RI_GetRegisterMotor1+0x344>)
 8002e4e:	f002 ff21 	bl	8005c94 <PID_GetKIDivisorPOW2>
 8002e52:	8020      	strh	r0, [r4, #0]
              break;
 8002e54:	e07b      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002e56:	f241 4350 	movw	r3, #5200	@ 0x1450
 8002e5a:	4298      	cmp	r0, r3
 8002e5c:	f000 81a5 	beq.w	80031aa <RI_GetRegisterMotor1+0x66e>
 8002e60:	d96e      	bls.n	8002f40 <RI_GetRegisterMotor1+0x404>
 8002e62:	f241 4390 	movw	r3, #5264	@ 0x1490
 8002e66:	4298      	cmp	r0, r3
 8002e68:	d160      	bne.n	8002f2c <RI_GetRegisterMotor1+0x3f0>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 8002e6a:	4806      	ldr	r0, [pc, #24]	@ (8002e84 <RI_GetRegisterMotor1+0x348>)
 8002e6c:	f002 ff12 	bl	8005c94 <PID_GetKIDivisorPOW2>
 8002e70:	8020      	strh	r0, [r4, #0]
              break;
 8002e72:	e06c      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002e74:	20000728 	.word	0x20000728
 8002e78:	200003d0 	.word	0x200003d0
 8002e7c:	20000110 	.word	0x20000110
 8002e80:	200003a4 	.word	0x200003a4
 8002e84:	200003fc 	.word	0x200003fc
 8002e88:	2000002c 	.word	0x2000002c
 8002e8c:	20000058 	.word	0x20000058
 8002e90:	f5b0 6f4d 	cmp.w	r0, #3280	@ 0xcd0
 8002e94:	f000 8184 	beq.w	80031a0 <RI_GetRegisterMotor1+0x664>
 8002e98:	d91f      	bls.n	8002eda <RI_GetRegisterMotor1+0x39e>
 8002e9a:	f5b0 6f59 	cmp.w	r0, #3472	@ 0xd90
 8002e9e:	f000 8148 	beq.w	8003132 <RI_GetRegisterMotor1+0x5f6>
 8002ea2:	d912      	bls.n	8002eca <RI_GetRegisterMotor1+0x38e>
 8002ea4:	f5b0 6f5d 	cmp.w	r0, #3536	@ 0xdd0
 8002ea8:	f040 80e2 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = STO_CR_GetEstimatedBemf(&STO_CR_M1).alpha;
 8002eac:	48aa      	ldr	r0, [pc, #680]	@ (8003158 <RI_GetRegisterMotor1+0x61c>)
 8002eae:	f004 f98d 	bl	80071cc <STO_CR_GetEstimatedBemf>
 8002eb2:	8020      	strh	r0, [r4, #0]
              break;
 8002eb4:	e04b      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002eb6:	f241 5390 	movw	r3, #5520	@ 0x1590
 8002eba:	4298      	cmp	r0, r3
 8002ebc:	f040 80d8 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIdHandle_M1);
 8002ec0:	48a6      	ldr	r0, [pc, #664]	@ (800315c <RI_GetRegisterMotor1+0x620>)
 8002ec2:	f002 ff07 	bl	8005cd4 <PID_GetKDDivisorPOW2>
 8002ec6:	8020      	strh	r0, [r4, #0]
              break;
 8002ec8:	e041      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002eca:	f5b0 6f51 	cmp.w	r0, #3344	@ 0xd10
 8002ece:	d111      	bne.n	8002ef4 <RI_GetRegisterMotor1+0x3b8>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t*) &STO_CR_M1);
 8002ed0:	48a1      	ldr	r0, [pc, #644]	@ (8003158 <RI_GetRegisterMotor1+0x61c>)
 8002ed2:	f003 fdb5 	bl	8006a40 <SPD_GetS16Speed>
 8002ed6:	8020      	strh	r0, [r4, #0]
              break;
 8002ed8:	e039      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002eda:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 8002ede:	f000 8121 	beq.w	8003124 <RI_GetRegisterMotor1+0x5e8>
 8002ee2:	d919      	bls.n	8002f18 <RI_GetRegisterMotor1+0x3dc>
 8002ee4:	f5b0 6f2d 	cmp.w	r0, #2768	@ 0xad0
 8002ee8:	d10d      	bne.n	8002f06 <RI_GetRegisterMotor1+0x3ca>
              *regdata16 = SPD_GetElAngle ((SpeednPosFdbk_Handle_t*) &ENCODER_M1); //cstat !MISRAC2012-Rule-11.3
 8002eea:	489d      	ldr	r0, [pc, #628]	@ (8003160 <RI_GetRegisterMotor1+0x624>)
 8002eec:	f003 fd66 	bl	80069bc <SPD_GetElAngle>
 8002ef0:	8020      	strh	r0, [r4, #0]
              break;
 8002ef2:	e02c      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002ef4:	f5b0 6f55 	cmp.w	r0, #3408	@ 0xd50
 8002ef8:	f040 80ba 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = STO_CR_GetEstimatedCurrent(&STO_CR_M1).alpha;
 8002efc:	4896      	ldr	r0, [pc, #600]	@ (8003158 <RI_GetRegisterMotor1+0x61c>)
 8002efe:	f004 f971 	bl	80071e4 <STO_CR_GetEstimatedCurrent>
 8002f02:	8020      	strh	r0, [r4, #0]
              break;
 8002f04:	e023      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002f06:	f5b0 6f31 	cmp.w	r0, #2832	@ 0xb10
 8002f0a:	f040 80b1 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = SPD_GetS16Speed ((SpeednPosFdbk_Handle_t*) &ENCODER_M1); //cstat !MISRAC2012-Rule-11.3
 8002f0e:	4894      	ldr	r0, [pc, #592]	@ (8003160 <RI_GetRegisterMotor1+0x624>)
 8002f10:	f003 fd96 	bl	8006a40 <SPD_GetS16Speed>
 8002f14:	8020      	strh	r0, [r4, #0]
              break;
 8002f16:	e01a      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002f18:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 8002f1c:	d11c      	bne.n	8002f58 <RI_GetRegisterMotor1+0x41c>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8002f1e:	4891      	ldr	r0, [pc, #580]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 8002f20:	f7fe f9ca 	bl	80012b8 <MCI_GetVqd>
 8002f24:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002f28:	8023      	strh	r3, [r4, #0]
              break;
 8002f2a:	e010      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002f2c:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8002f30:	4298      	cmp	r0, r3
 8002f32:	f040 809d 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 8002f36:	488c      	ldr	r0, [pc, #560]	@ (8003168 <RI_GetRegisterMotor1+0x62c>)
 8002f38:	f002 fecc 	bl	8005cd4 <PID_GetKDDivisorPOW2>
 8002f3c:	8020      	strh	r0, [r4, #0]
              break;
 8002f3e:	e006      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002f40:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002f44:	d003      	beq.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002f46:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8002f4a:	f040 8091 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
    uint8_t retVal = MCP_CMD_OK;
 8002f4e:	2000      	movs	r0, #0
          *size = 2;
 8002f50:	2302      	movs	r3, #2
 8002f52:	802b      	strh	r3, [r5, #0]
  }
 8002f54:	b015      	add	sp, #84	@ 0x54
 8002f56:	bd30      	pop	{r4, r5, pc}
 8002f58:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 8002f5c:	f040 8088 	bne.w	8003070 <RI_GetRegisterMotor1+0x534>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8002f60:	4880      	ldr	r0, [pc, #512]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 8002f62:	f7fe f9b7 	bl	80012d4 <MCI_GetValphabeta>
 8002f66:	8020      	strh	r0, [r4, #0]
              break;
 8002f68:	e7f1      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8002f6a:	2818      	cmp	r0, #24
 8002f6c:	d17e      	bne.n	800306c <RI_GetRegisterMotor1+0x530>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8002f6e:	487d      	ldr	r0, [pc, #500]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 8002f70:	f7fe f946 	bl	8001200 <MCI_GetFaultState>
 8002f74:	6020      	str	r0, [r4, #0]
              break;
 8002f76:	e669      	b.n	8002c4c <RI_GetRegisterMotor1+0x110>
 8002f78:	f5b0 7fcc 	cmp.w	r0, #408	@ 0x198
 8002f7c:	f000 80b8 	beq.w	80030f0 <RI_GetRegisterMotor1+0x5b4>
 8002f80:	f641 3358 	movw	r3, #7000	@ 0x1b58
 8002f84:	4298      	cmp	r0, r3
 8002f86:	d171      	bne.n	800306c <RI_GetRegisterMotor1+0x530>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8002f88:	4b78      	ldr	r3, [pc, #480]	@ (800316c <RI_GetRegisterMotor1+0x630>)
 8002f8a:	6818      	ldr	r0, [r3, #0]
 8002f8c:	f002 ff0a 	bl	8005da4 <PQD_GetAvrgElMotorPowerW>
 8002f90:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 8002f94:	9b01      	ldr	r3, [sp, #4]
 8002f96:	6023      	str	r3, [r4, #0]
              break;
 8002f98:	e658      	b.n	8002c4c <RI_GetRegisterMotor1+0x110>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002f9a:	2008      	movs	r0, #8
  }
 8002f9c:	b015      	add	sp, #84	@ 0x54
 8002f9e:	bd30      	pop	{r4, r5, pc}
 8002fa0:	2005      	movs	r0, #5
 8002fa2:	e613      	b.n	8002bcc <RI_GetRegisterMotor1+0x90>
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8002fa4:	4b72      	ldr	r3, [pc, #456]	@ (8003170 <RI_GetRegisterMotor1+0x634>)
 8002fa6:	681a      	ldr	r2, [r3, #0]
  *size= 1U ; /* /0 is the min String size */
 8002fa8:	2301      	movs	r3, #1
 8002faa:	802b      	strh	r3, [r5, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8002fac:	f102 0124 	add.w	r1, r2, #36	@ 0x24
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002fb0:	f992 2024 	ldrsb.w	r2, [r2, #36]	@ 0x24
 8002fb4:	b17a      	cbz	r2, 8002fd6 <RI_GetRegisterMotor1+0x49a>
 8002fb6:	fa1f fc8c 	uxth.w	ip, ip
 8002fba:	e008      	b.n	8002fce <RI_GetRegisterMotor1+0x492>
    *tempdestString = *tempsrcString;
 8002fbc:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8002fc0:	882b      	ldrh	r3, [r5, #0]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002fc8:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8002fcc:	b11a      	cbz	r2, 8002fd6 <RI_GetRegisterMotor1+0x49a>
 8002fce:	459c      	cmp	ip, r3
 8002fd0:	d8f4      	bhi.n	8002fbc <RI_GetRegisterMotor1+0x480>
    retVal = MCP_ERROR_STRING_FORMAT;
 8002fd2:	2006      	movs	r0, #6
 8002fd4:	e5d0      	b.n	8002b78 <RI_GetRegisterMotor1+0x3c>
    *tempdestString = (int8_t)0;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	7023      	strb	r3, [r4, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002fda:	2000      	movs	r0, #0
 8002fdc:	e5cc      	b.n	8002b78 <RI_GetRegisterMotor1+0x3c>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8002fde:	4a65      	ldr	r2, [pc, #404]	@ (8003174 <RI_GetRegisterMotor1+0x638>)
  *size= 1U ; /* /0 is the min String size */
 8002fe0:	2301      	movs	r3, #1
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8002fe2:	6811      	ldr	r1, [r2, #0]
  *size= 1U ; /* /0 is the min String size */
 8002fe4:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002fe6:	f991 2000 	ldrsb.w	r2, [r1]
 8002fea:	2a00      	cmp	r2, #0
 8002fec:	d0f3      	beq.n	8002fd6 <RI_GetRegisterMotor1+0x49a>
 8002fee:	fa1f fc8c 	uxth.w	ip, ip
 8002ff2:	e009      	b.n	8003008 <RI_GetRegisterMotor1+0x4cc>
    *tempdestString = *tempsrcString;
 8002ff4:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8002ff8:	882b      	ldrh	r3, [r5, #0]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003000:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8003004:	2a00      	cmp	r2, #0
 8003006:	d0e6      	beq.n	8002fd6 <RI_GetRegisterMotor1+0x49a>
 8003008:	459c      	cmp	ip, r3
 800300a:	d8f3      	bhi.n	8002ff4 <RI_GetRegisterMotor1+0x4b8>
 800300c:	e7e1      	b.n	8002fd2 <RI_GetRegisterMotor1+0x496>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 800300e:	4a5a      	ldr	r2, [pc, #360]	@ (8003178 <RI_GetRegisterMotor1+0x63c>)
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8003010:	6812      	ldr	r2, [r2, #0]
 8003012:	6810      	ldr	r0, [r2, #0]
 8003014:	6851      	ldr	r1, [r2, #4]
 8003016:	6894      	ldr	r4, [r2, #8]
 8003018:	609c      	str	r4, [r3, #8]
 800301a:	6018      	str	r0, [r3, #0]
 800301c:	6059      	str	r1, [r3, #4]
 800301e:	8992      	ldrh	r2, [r2, #12]
 8003020:	819a      	strh	r2, [r3, #12]
    uint8_t retVal = MCP_CMD_OK;
 8003022:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8003024:	2310      	movs	r3, #16
 8003026:	e5bf      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 8003028:	4a51      	ldr	r2, [pc, #324]	@ (8003170 <RI_GetRegisterMotor1+0x634>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800302a:	6812      	ldr	r2, [r2, #0]
 800302c:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
 8003030:	6814      	ldr	r4, [r2, #0]
 8003032:	6850      	ldr	r0, [r2, #4]
 8003034:	6891      	ldr	r1, [r2, #8]
 8003036:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800303a:	f8c3 c00c 	str.w	ip, [r3, #12]
 800303e:	3210      	adds	r2, #16
 8003040:	4572      	cmp	r2, lr
 8003042:	601c      	str	r4, [r3, #0]
 8003044:	6058      	str	r0, [r3, #4]
 8003046:	6099      	str	r1, [r3, #8]
 8003048:	f103 0310 	add.w	r3, r3, #16
 800304c:	d1f0      	bne.n	8003030 <RI_GetRegisterMotor1+0x4f4>
 800304e:	6810      	ldr	r0, [r2, #0]
 8003050:	6851      	ldr	r1, [r2, #4]
 8003052:	6892      	ldr	r2, [r2, #8]
 8003054:	609a      	str	r2, [r3, #8]
 8003056:	6018      	str	r0, [r3, #0]
 8003058:	6059      	str	r1, [r3, #4]
    uint8_t retVal = MCP_CMD_OK;
 800305a:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800305c:	233e      	movs	r3, #62	@ 0x3e
 800305e:	e5a3      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003060:	4608      	mov	r0, r1
 8003062:	e589      	b.n	8002b78 <RI_GetRegisterMotor1+0x3c>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8003064:	483f      	ldr	r0, [pc, #252]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 8003066:	f7fe f87d 	bl	8001164 <MCI_GetSTMState>
              break;
 800306a:	e5ad      	b.n	8002bc8 <RI_GetRegisterMotor1+0x8c>
 800306c:	2005      	movs	r0, #5
 800306e:	e5ee      	b.n	8002c4e <RI_GetRegisterMotor1+0x112>
 8003070:	2005      	movs	r0, #5
 8003072:	e76d      	b.n	8002f50 <RI_GetRegisterMotor1+0x414>
            *rawSize = 4;
 8003074:	2304      	movs	r3, #4
 8003076:	8023      	strh	r3, [r4, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8003078:	483a      	ldr	r0, [pc, #232]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 800307a:	f7fe f8cf 	bl	800121c <MCI_GetLastRampFinalTorque>
 800307e:	8060      	strh	r0, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003080:	4838      	ldr	r0, [pc, #224]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 8003082:	f7fe f8cf 	bl	8001224 <MCI_GetLastRampFinalDuration>
        *size = (*rawSize) + 2U;
 8003086:	8823      	ldrh	r3, [r4, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003088:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 800308a:	3302      	adds	r3, #2
 800308c:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 800308e:	2000      	movs	r0, #0
            break;
 8003090:	e58a      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003092:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8003096:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003098:	f1bc 0f11 	cmp.w	ip, #17
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 800309c:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800309e:	d82f      	bhi.n	8003100 <RI_GetRegisterMotor1+0x5c4>
 80030a0:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80030a2:	2008      	movs	r0, #8
 80030a4:	e580      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 80030a6:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = 12;
 80030aa:	220c      	movs	r2, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 80030ac:	f1bc 0f0d 	cmp.w	ip, #13
            *rawSize = 12;
 80030b0:	8022      	strh	r2, [r4, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 80030b2:	d922      	bls.n	80030fa <RI_GetRegisterMotor1+0x5be>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 80030b4:	4a31      	ldr	r2, [pc, #196]	@ (800317c <RI_GetRegisterMotor1+0x640>)
 80030b6:	6850      	ldr	r0, [r2, #4]
 80030b8:	6814      	ldr	r4, [r2, #0]
 80030ba:	6891      	ldr	r1, [r2, #8]
 80030bc:	68d2      	ldr	r2, [r2, #12]
 80030be:	60da      	str	r2, [r3, #12]
 80030c0:	6058      	str	r0, [r3, #4]
 80030c2:	601c      	str	r4, [r3, #0]
 80030c4:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 80030c6:	2000      	movs	r0, #0
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 80030c8:	230e      	movs	r3, #14
 80030ca:	e56d      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
        *size = (*rawSize) + 2U;
 80030cc:	8823      	ldrh	r3, [r4, #0]
 80030ce:	3302      	adds	r3, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 80030d0:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	e568      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 80030d6:	4823      	ldr	r0, [pc, #140]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 80030d8:	f7fe f8aa 	bl	8001230 <MCI_GetAvrgMecSpeedUnit>
 80030dc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80030e0:	0040      	lsls	r0, r0, #1
 80030e2:	6020      	str	r0, [r4, #0]
              break;
 80030e4:	e5b2      	b.n	8002c4c <RI_GetRegisterMotor1+0x110>
              *regdata32 = STO_CR_GetEstimatedBemfLevel(&STO_CR_M1);
 80030e6:	481c      	ldr	r0, [pc, #112]	@ (8003158 <RI_GetRegisterMotor1+0x61c>)
 80030e8:	f004 f8d8 	bl	800729c <STO_CR_GetEstimatedBemfLevel>
 80030ec:	6020      	str	r0, [r4, #0]
              break;
 80030ee:	e5ad      	b.n	8002c4c <RI_GetRegisterMotor1+0x110>
              *regdata32 = STO_CR_GetObservedBemfLevel(&STO_CR_M1);
 80030f0:	4819      	ldr	r0, [pc, #100]	@ (8003158 <RI_GetRegisterMotor1+0x61c>)
 80030f2:	f004 f8d7 	bl	80072a4 <STO_CR_GetObservedBemfLevel>
 80030f6:	6020      	str	r0, [r4, #0]
              break;
 80030f8:	e5a8      	b.n	8002c4c <RI_GetRegisterMotor1+0x110>
 80030fa:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80030fc:	2008      	movs	r0, #8
 80030fe:	e553      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8003100:	4a1f      	ldr	r2, [pc, #124]	@ (8003180 <RI_GetRegisterMotor1+0x644>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8003102:	6812      	ldr	r2, [r2, #0]
 8003104:	6850      	ldr	r0, [r2, #4]
 8003106:	6814      	ldr	r4, [r2, #0]
 8003108:	6891      	ldr	r1, [r2, #8]
 800310a:	68d2      	ldr	r2, [r2, #12]
 800310c:	60da      	str	r2, [r3, #12]
 800310e:	6058      	str	r0, [r3, #4]
 8003110:	601c      	str	r4, [r3, #0]
 8003112:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 8003114:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8003116:	2312      	movs	r3, #18
 8003118:	e546      	b.n	8002ba8 <RI_GetRegisterMotor1+0x6c>
              *regdata16 = MCI_GetIab(pMCIN).a;
 800311a:	4812      	ldr	r0, [pc, #72]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 800311c:	f7fe f894 	bl	8001248 <MCI_GetIab>
 8003120:	8020      	strh	r0, [r4, #0]
              break;
 8003122:	e714      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8003124:	480f      	ldr	r0, [pc, #60]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 8003126:	f7fe f8d5 	bl	80012d4 <MCI_GetValphabeta>
 800312a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800312e:	8023      	strh	r3, [r4, #0]
              break;
 8003130:	e70d      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdata16 = STO_CR_GetEstimatedCurrent(&STO_CR_M1).beta;
 8003132:	4809      	ldr	r0, [pc, #36]	@ (8003158 <RI_GetRegisterMotor1+0x61c>)
 8003134:	f004 f856 	bl	80071e4 <STO_CR_GetEstimatedCurrent>
 8003138:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800313c:	8023      	strh	r3, [r4, #0]
              break;
 800313e:	e706      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8003140:	4808      	ldr	r0, [pc, #32]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 8003142:	f7fe f8ab 	bl	800129c <MCI_GetIqdref>
 8003146:	8020      	strh	r0, [r4, #0]
              break;
 8003148:	e701      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 800314a:	4806      	ldr	r0, [pc, #24]	@ (8003164 <RI_GetRegisterMotor1+0x628>)
 800314c:	f7fe f88a 	bl	8001264 <MCI_GetIalphabeta>
 8003150:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8003154:	8023      	strh	r3, [r4, #0]
              break;
 8003156:	e6fa      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 8003158:	20000110 	.word	0x20000110
 800315c:	200003a4 	.word	0x200003a4
 8003160:	20000090 	.word	0x20000090
 8003164:	20000728 	.word	0x20000728
 8003168:	200003fc 	.word	0x200003fc
 800316c:	20000000 	.word	0x20000000
 8003170:	2000043c 	.word	0x2000043c
 8003174:	20000444 	.word	0x20000444
 8003178:	20000440 	.word	0x20000440
 800317c:	20000448 	.word	0x20000448
 8003180:	20000438 	.word	0x20000438
              STO_CR_GetObserverGains(&STO_CR_M1, &hC1, &hC2);
 8003184:	481b      	ldr	r0, [pc, #108]	@ (80031f4 <RI_GetRegisterMotor1+0x6b8>)
 8003186:	aa13      	add	r2, sp, #76	@ 0x4c
 8003188:	a912      	add	r1, sp, #72	@ 0x48
 800318a:	f004 f83d 	bl	8007208 <STO_CR_GetObserverGains>
              *regdata16 = hC2;
 800318e:	f8bd 304c 	ldrh.w	r3, [sp, #76]	@ 0x4c
 8003192:	8023      	strh	r3, [r4, #0]
              break;
 8003194:	e6db      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8003196:	4818      	ldr	r0, [pc, #96]	@ (80031f8 <RI_GetRegisterMotor1+0x6bc>)
 8003198:	f7fe f88e 	bl	80012b8 <MCI_GetVqd>
 800319c:	8020      	strh	r0, [r4, #0]
              break;
 800319e:	e6d6      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)&STO_CR_M1);
 80031a0:	4814      	ldr	r0, [pc, #80]	@ (80031f4 <RI_GetRegisterMotor1+0x6b8>)
 80031a2:	f003 fc0b 	bl	80069bc <SPD_GetElAngle>
 80031a6:	8020      	strh	r0, [r4, #0]
              break;
 80031a8:	e6d1      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 80031aa:	4814      	ldr	r0, [pc, #80]	@ (80031fc <RI_GetRegisterMotor1+0x6c0>)
 80031ac:	f002 fd6a 	bl	8005c84 <PID_GetKPDivisorPOW2>
 80031b0:	8020      	strh	r0, [r4, #0]
              break;
 80031b2:	e6cc      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 80031b4:	4811      	ldr	r0, [pc, #68]	@ (80031fc <RI_GetRegisterMotor1+0x6c0>)
 80031b6:	f002 fd89 	bl	8005ccc <PID_GetKD>
 80031ba:	8020      	strh	r0, [r4, #0]
              break;
 80031bc:	e6c7      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdata16 = PID_GetKD(&PIDIdHandle_M1);
 80031be:	4810      	ldr	r0, [pc, #64]	@ (8003200 <RI_GetRegisterMotor1+0x6c4>)
 80031c0:	f002 fd84 	bl	8005ccc <PID_GetKD>
 80031c4:	8020      	strh	r0, [r4, #0]
              break;
 80031c6:	e6c2      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdata16 = PID_GetKD(&PIDIqHandle_M1);
 80031c8:	480e      	ldr	r0, [pc, #56]	@ (8003204 <RI_GetRegisterMotor1+0x6c8>)
 80031ca:	f002 fd7f 	bl	8005ccc <PID_GetKD>
 80031ce:	8020      	strh	r0, [r4, #0]
              break;
 80031d0:	e6bd      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 80031d2:	480c      	ldr	r0, [pc, #48]	@ (8003204 <RI_GetRegisterMotor1+0x6c8>)
 80031d4:	f002 fd56 	bl	8005c84 <PID_GetKPDivisorPOW2>
 80031d8:	8020      	strh	r0, [r4, #0]
              break;
 80031da:	e6b8      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIdHandle_M1);
 80031dc:	4808      	ldr	r0, [pc, #32]	@ (8003200 <RI_GetRegisterMotor1+0x6c4>)
 80031de:	f002 fd51 	bl	8005c84 <PID_GetKPDivisorPOW2>
 80031e2:	8020      	strh	r0, [r4, #0]
              break;
 80031e4:	e6b3      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
              *regdata16 = STO_CR_GetEstimatedBemf(&STO_CR_M1).beta;
 80031e6:	4803      	ldr	r0, [pc, #12]	@ (80031f4 <RI_GetRegisterMotor1+0x6b8>)
 80031e8:	f003 fff0 	bl	80071cc <STO_CR_GetEstimatedBemf>
 80031ec:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80031f0:	8023      	strh	r3, [r4, #0]
              break;
 80031f2:	e6ac      	b.n	8002f4e <RI_GetRegisterMotor1+0x412>
 80031f4:	20000110 	.word	0x20000110
 80031f8:	20000728 	.word	0x20000728
 80031fc:	200003fc 	.word	0x200003fc
 8003200:	200003a4 	.word	0x200003a4
 8003204:	200003d0 	.word	0x200003d0

08003208 <RI_GetIDSize>:
  return (retVal);
}

uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 8003208:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 800320c:	3808      	subs	r0, #8
 800320e:	b2c0      	uxtb	r0, r0
 8003210:	2810      	cmp	r0, #16
 8003212:	bf9a      	itte	ls
 8003214:	4b01      	ldrls	r3, [pc, #4]	@ (800321c <RI_GetIDSize+0x14>)
 8003216:	5c18      	ldrbls	r0, [r3, r0]
 8003218:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 800321a:	4770      	bx	lr
 800321c:	080077c0 	.word	0x080077c0

08003220 <RI_GetPtrReg>:
  else
  {
#endif

    MCI_Handle_t *pMCIN = &Mci[0];
    uint16_t regID = dataID & REG_MASK;
 8003220:	f020 0307 	bic.w	r3, r0, #7
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 8003224:	f000 0038 	and.w	r0, r0, #56	@ 0x38

    switch (typeID)
 8003228:	2810      	cmp	r0, #16
    uint16_t regID = dataID & REG_MASK;
 800322a:	b29b      	uxth	r3, r3
    switch (typeID)
 800322c:	d010      	beq.n	8003250 <RI_GetPtrReg+0x30>
 800322e:	2818      	cmp	r0, #24
 8003230:	d10a      	bne.n	8003248 <RI_GetPtrReg+0x28>
    {
      case TYPE_DATA_32BIT:
      {
        switch (regID)
 8003232:	4851      	ldr	r0, [pc, #324]	@ (8003378 <RI_GetPtrReg+0x158>)
 8003234:	4a51      	ldr	r2, [pc, #324]	@ (800337c <RI_GetPtrReg+0x15c>)
 8003236:	f640 2c58 	movw	ip, #2648	@ 0xa58
 800323a:	4563      	cmp	r3, ip
 800323c:	bf16      	itet	ne
 800323e:	4602      	movne	r2, r0
 8003240:	2000      	moveq	r0, #0
 8003242:	2005      	movne	r0, #5
            *dataPtr = *dataPtr = &((&ENCODER_M1)->_Super.wMecAngle);
             break;
          }
          default:
          {
            *dataPtr = &nullData16;
 8003244:	600a      	str	r2, [r1, #0]
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8003246:	4770      	bx	lr
    switch (typeID)
 8003248:	4a4b      	ldr	r2, [pc, #300]	@ (8003378 <RI_GetPtrReg+0x158>)
            *dataPtr = &nullData16;
 800324a:	600a      	str	r2, [r1, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 800324c:	2005      	movs	r0, #5
}
 800324e:	4770      	bx	lr
        switch (regID)
 8003250:	f5b3 6f21 	cmp.w	r3, #2576	@ 0xa10
 8003254:	d07b      	beq.n	800334e <RI_GetPtrReg+0x12e>
 8003256:	d811      	bhi.n	800327c <RI_GetPtrReg+0x5c>
 8003258:	f5b3 6f0d 	cmp.w	r3, #2256	@ 0x8d0
 800325c:	f000 8081 	beq.w	8003362 <RI_GetPtrReg+0x142>
 8003260:	d928      	bls.n	80032b4 <RI_GetPtrReg+0x94>
 8003262:	f5b3 6f19 	cmp.w	r3, #2448	@ 0x990
 8003266:	f000 8081 	beq.w	800336c <RI_GetPtrReg+0x14c>
 800326a:	d943      	bls.n	80032f4 <RI_GetPtrReg+0xd4>
 800326c:	f5b3 6f1d 	cmp.w	r3, #2512	@ 0x9d0
 8003270:	d1ea      	bne.n	8003248 <RI_GetPtrReg+0x28>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8003272:	4b43      	ldr	r3, [pc, #268]	@ (8003380 <RI_GetPtrReg+0x160>)
 8003274:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003276:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8003278:	3216      	adds	r2, #22
            break;
 800327a:	e7e3      	b.n	8003244 <RI_GetPtrReg+0x24>
 800327c:	f5b3 6f4d 	cmp.w	r3, #3280	@ 0xcd0
 8003280:	d062      	beq.n	8003348 <RI_GetPtrReg+0x128>
 8003282:	d909      	bls.n	8003298 <RI_GetPtrReg+0x78>
 8003284:	f5b3 6f5d 	cmp.w	r3, #3536	@ 0xdd0
 8003288:	d04a      	beq.n	8003320 <RI_GetPtrReg+0x100>
 800328a:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 800328e:	d11d      	bne.n	80032cc <RI_GetPtrReg+0xac>
 8003290:	4a3c      	ldr	r2, [pc, #240]	@ (8003384 <RI_GetPtrReg+0x164>)
            *dataPtr = &nullData16;
 8003292:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003294:	2000      	movs	r0, #0
}
 8003296:	4770      	bx	lr
 8003298:	f5b3 6f2d 	cmp.w	r3, #2768	@ 0xad0
 800329c:	d043      	beq.n	8003326 <RI_GetPtrReg+0x106>
 800329e:	d934      	bls.n	800330a <RI_GetPtrReg+0xea>
 80032a0:	4835      	ldr	r0, [pc, #212]	@ (8003378 <RI_GetPtrReg+0x158>)
 80032a2:	4a39      	ldr	r2, [pc, #228]	@ (8003388 <RI_GetPtrReg+0x168>)
 80032a4:	f5b3 6f31 	cmp.w	r3, #2832	@ 0xb10
 80032a8:	bf16      	itet	ne
 80032aa:	4602      	movne	r2, r0
 80032ac:	2000      	moveq	r0, #0
 80032ae:	2005      	movne	r0, #5
            *dataPtr = &nullData16;
 80032b0:	600a      	str	r2, [r1, #0]
}
 80032b2:	4770      	bx	lr
 80032b4:	f5b3 6f05 	cmp.w	r3, #2128	@ 0x850
 80032b8:	d04e      	beq.n	8003358 <RI_GetPtrReg+0x138>
 80032ba:	d910      	bls.n	80032de <RI_GetPtrReg+0xbe>
 80032bc:	f5b3 6f09 	cmp.w	r3, #2192	@ 0x890
 80032c0:	d1c2      	bne.n	8003248 <RI_GetPtrReg+0x28>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 80032c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003380 <RI_GetPtrReg+0x160>)
 80032c4:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80032c6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 80032c8:	3206      	adds	r2, #6
            break;
 80032ca:	e7bb      	b.n	8003244 <RI_GetPtrReg+0x24>
 80032cc:	482a      	ldr	r0, [pc, #168]	@ (8003378 <RI_GetPtrReg+0x158>)
 80032ce:	4a2f      	ldr	r2, [pc, #188]	@ (800338c <RI_GetPtrReg+0x16c>)
 80032d0:	f5b3 6f51 	cmp.w	r3, #3344	@ 0xd10
 80032d4:	bf16      	itet	ne
 80032d6:	4602      	movne	r2, r0
 80032d8:	2000      	moveq	r0, #0
 80032da:	2005      	movne	r0, #5
 80032dc:	e7b2      	b.n	8003244 <RI_GetPtrReg+0x24>
 80032de:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80032e2:	d028      	beq.n	8003336 <RI_GetPtrReg+0x116>
 80032e4:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 80032e8:	d1ae      	bne.n	8003248 <RI_GetPtrReg+0x28>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 80032ea:	4b25      	ldr	r3, [pc, #148]	@ (8003380 <RI_GetPtrReg+0x160>)
 80032ec:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80032ee:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 80032f0:	3202      	adds	r2, #2
            break;
 80032f2:	e7a7      	b.n	8003244 <RI_GetPtrReg+0x24>
 80032f4:	f5b3 6f11 	cmp.w	r3, #2320	@ 0x910
 80032f8:	d021      	beq.n	800333e <RI_GetPtrReg+0x11e>
 80032fa:	f5b3 6f15 	cmp.w	r3, #2384	@ 0x950
 80032fe:	d1a3      	bne.n	8003248 <RI_GetPtrReg+0x28>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8003300:	4b1f      	ldr	r3, [pc, #124]	@ (8003380 <RI_GetPtrReg+0x160>)
 8003302:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003304:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8003306:	3210      	adds	r2, #16
            break;
 8003308:	e79c      	b.n	8003244 <RI_GetPtrReg+0x24>
 800330a:	f5b3 6f25 	cmp.w	r3, #2640	@ 0xa50
 800330e:	d00d      	beq.n	800332c <RI_GetPtrReg+0x10c>
 8003310:	f5b3 6f29 	cmp.w	r3, #2704	@ 0xa90
 8003314:	d198      	bne.n	8003248 <RI_GetPtrReg+0x28>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8003316:	4b1a      	ldr	r3, [pc, #104]	@ (8003380 <RI_GetPtrReg+0x160>)
 8003318:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800331a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 800331c:	321c      	adds	r2, #28
            break;
 800331e:	e791      	b.n	8003244 <RI_GetPtrReg+0x24>
 8003320:	4a1b      	ldr	r2, [pc, #108]	@ (8003390 <RI_GetPtrReg+0x170>)
  uint8_t retVal = MCP_CMD_OK;
 8003322:	2000      	movs	r0, #0
 8003324:	e78e      	b.n	8003244 <RI_GetPtrReg+0x24>
 8003326:	4a1b      	ldr	r2, [pc, #108]	@ (8003394 <RI_GetPtrReg+0x174>)
 8003328:	2000      	movs	r0, #0
 800332a:	e78b      	b.n	8003244 <RI_GetPtrReg+0x24>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 800332c:	4b14      	ldr	r3, [pc, #80]	@ (8003380 <RI_GetPtrReg+0x160>)
 800332e:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003330:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8003332:	321a      	adds	r2, #26
            break;
 8003334:	e786      	b.n	8003244 <RI_GetPtrReg+0x24>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8003336:	4b12      	ldr	r3, [pc, #72]	@ (8003380 <RI_GetPtrReg+0x160>)
  uint8_t retVal = MCP_CMD_OK;
 8003338:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 800333a:	685a      	ldr	r2, [r3, #4]
             break;
 800333c:	e782      	b.n	8003244 <RI_GetPtrReg+0x24>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 800333e:	4b10      	ldr	r3, [pc, #64]	@ (8003380 <RI_GetPtrReg+0x160>)
 8003340:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003342:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8003344:	320e      	adds	r2, #14
            break;
 8003346:	e77d      	b.n	8003244 <RI_GetPtrReg+0x24>
 8003348:	4a13      	ldr	r2, [pc, #76]	@ (8003398 <RI_GetPtrReg+0x178>)
  uint8_t retVal = MCP_CMD_OK;
 800334a:	2000      	movs	r0, #0
 800334c:	e77a      	b.n	8003244 <RI_GetPtrReg+0x24>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 800334e:	4b0c      	ldr	r3, [pc, #48]	@ (8003380 <RI_GetPtrReg+0x160>)
 8003350:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003352:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8003354:	3218      	adds	r2, #24
            break;
 8003356:	e775      	b.n	8003244 <RI_GetPtrReg+0x24>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8003358:	4b09      	ldr	r3, [pc, #36]	@ (8003380 <RI_GetPtrReg+0x160>)
 800335a:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800335c:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 800335e:	3204      	adds	r2, #4
            break;
 8003360:	e770      	b.n	8003244 <RI_GetPtrReg+0x24>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8003362:	4b07      	ldr	r3, [pc, #28]	@ (8003380 <RI_GetPtrReg+0x160>)
 8003364:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003366:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8003368:	320c      	adds	r2, #12
            break;
 800336a:	e76b      	b.n	8003244 <RI_GetPtrReg+0x24>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 800336c:	4b04      	ldr	r3, [pc, #16]	@ (8003380 <RI_GetPtrReg+0x160>)
 800336e:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8003370:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8003372:	3212      	adds	r2, #18
            break;
 8003374:	e766      	b.n	8003244 <RI_GetPtrReg+0x24>
 8003376:	bf00      	nop
 8003378:	2000192c 	.word	0x2000192c
 800337c:	20000098 	.word	0x20000098
 8003380:	20000728 	.word	0x20000728
 8003384:	20000156 	.word	0x20000156
 8003388:	2000009c 	.word	0x2000009c
 800338c:	2000011c 	.word	0x2000011c
 8003390:	20000154 	.word	0x20000154
 8003394:	20000094 	.word	0x20000094
 8003398:	20000114 	.word	0x20000114

0800339c <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800339c:	4a6c      	ldr	r2, [pc, #432]	@ (8003550 <RCM_RegisterRegConv+0x1b4>)
 800339e:	6813      	ldr	r3, [r2, #0]
{
 80033a0:	b530      	push	{r4, r5, lr}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d036      	beq.n	8003414 <RCM_RegisterRegConv+0x78>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80033a6:	f890 c004 	ldrb.w	ip, [r0, #4]
 80033aa:	7919      	ldrb	r1, [r3, #4]
 80033ac:	458c      	cmp	ip, r1
 80033ae:	d01e      	beq.n	80033ee <RCM_RegisterRegConv+0x52>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80033b0:	6854      	ldr	r4, [r2, #4]
 80033b2:	2c00      	cmp	r4, #0
 80033b4:	f000 80ab 	beq.w	800350e <RCM_RegisterRegConv+0x172>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80033b8:	7921      	ldrb	r1, [r4, #4]
 80033ba:	458c      	cmp	ip, r1
  uint8_t handle = 255U;
 80033bc:	f04f 03ff 	mov.w	r3, #255	@ 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80033c0:	d031      	beq.n	8003426 <RCM_RegisterRegConv+0x8a>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80033c2:	6895      	ldr	r5, [r2, #8]
 80033c4:	2d00      	cmp	r5, #0
 80033c6:	f000 808f 	beq.w	80034e8 <RCM_RegisterRegConv+0x14c>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80033ca:	7929      	ldrb	r1, [r5, #4]
 80033cc:	4561      	cmp	r1, ip
 80033ce:	d030      	beq.n	8003432 <RCM_RegisterRegConv+0x96>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80033d0:	68d4      	ldr	r4, [r2, #12]
 80033d2:	2c00      	cmp	r4, #0
 80033d4:	f000 8096 	beq.w	8003504 <RCM_RegisterRegConv+0x168>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80033d8:	7921      	ldrb	r1, [r4, #4]
 80033da:	4561      	cmp	r1, ip
 80033dc:	f000 80a3 	beq.w	8003526 <RCM_RegisterRegConv+0x18a>
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 80033e0:	2b03      	cmp	r3, #3
 80033e2:	bf88      	it	hi
 80033e4:	23ff      	movhi	r3, #255	@ 0xff
 80033e6:	f240 80aa 	bls.w	800353e <RCM_RegisterRegConv+0x1a2>
      /* Nothing to do handle is already set to error value : 255 */
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  regConv->convHandle = handle;
 80033ea:	7303      	strb	r3, [r0, #12]
}
 80033ec:	bd30      	pop	{r4, r5, pc}
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80033ee:	6801      	ldr	r1, [r0, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4299      	cmp	r1, r3
 80033f4:	d023      	beq.n	800343e <RCM_RegisterRegConv+0xa2>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80033f6:	6854      	ldr	r4, [r2, #4]
 80033f8:	2c00      	cmp	r4, #0
 80033fa:	d1dd      	bne.n	80033b8 <RCM_RegisterRegConv+0x1c>
 80033fc:	6895      	ldr	r5, [r2, #8]
      i++;
 80033fe:	2301      	movs	r3, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003400:	2d00      	cmp	r5, #0
 8003402:	d1e2      	bne.n	80033ca <RCM_RegisterRegConv+0x2e>
 8003404:	68d4      	ldr	r4, [r2, #12]
 8003406:	b1dc      	cbz	r4, 8003440 <RCM_RegisterRegConv+0xa4>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003408:	f894 c004 	ldrb.w	ip, [r4, #4]
 800340c:	7905      	ldrb	r5, [r0, #4]
 800340e:	45ac      	cmp	ip, r5
 8003410:	d116      	bne.n	8003440 <RCM_RegisterRegConv+0xa4>
 8003412:	e089      	b.n	8003528 <RCM_RegisterRegConv+0x18c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003414:	6854      	ldr	r4, [r2, #4]
 8003416:	2c00      	cmp	r4, #0
 8003418:	f000 808b 	beq.w	8003532 <RCM_RegisterRegConv+0x196>
 800341c:	f890 c004 	ldrb.w	ip, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003420:	7921      	ldrb	r1, [r4, #4]
 8003422:	458c      	cmp	ip, r1
 8003424:	d1cd      	bne.n	80033c2 <RCM_RegisterRegConv+0x26>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003426:	6824      	ldr	r4, [r4, #0]
 8003428:	6801      	ldr	r1, [r0, #0]
 800342a:	42a1      	cmp	r1, r4
 800342c:	d1c9      	bne.n	80033c2 <RCM_RegisterRegConv+0x26>
      i++;
 800342e:	2301      	movs	r3, #1
 8003430:	e006      	b.n	8003440 <RCM_RegisterRegConv+0xa4>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003432:	682c      	ldr	r4, [r5, #0]
 8003434:	6801      	ldr	r1, [r0, #0]
 8003436:	428c      	cmp	r4, r1
 8003438:	d1ca      	bne.n	80033d0 <RCM_RegisterRegConv+0x34>
      i++;
 800343a:	2302      	movs	r3, #2
 800343c:	e000      	b.n	8003440 <RCM_RegisterRegConv+0xa4>
    uint8_t i = 0;
 800343e:	2300      	movs	r3, #0
      RCM_handle_array [handle] = regConv;
 8003440:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8003444:	688a      	ldr	r2, [r1, #8]
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8003446:	4c43      	ldr	r4, [pc, #268]	@ (8003554 <RCM_RegisterRegConv+0x1b8>)
 8003448:	2500      	movs	r5, #0
      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 800344a:	07d2      	lsls	r2, r2, #31
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 800344c:	f844 5033 	str.w	r5, [r4, r3, lsl #3]
      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 8003450:	d411      	bmi.n	8003476 <RCM_RegisterRegConv+0xda>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8003452:	684a      	ldr	r2, [r1, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8003454:	f06f 0402 	mvn.w	r4, #2
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8003458:	f022 0220 	bic.w	r2, r2, #32
 800345c:	604a      	str	r2, [r1, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 800345e:	600c      	str	r4, [r1, #0]
{
  /* Note: on this STM32 series, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8003460:	684a      	ldr	r2, [r1, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8003462:	f06f 0404 	mvn.w	r4, #4
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8003466:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800346a:	604a      	str	r2, [r1, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 800346c:	600c      	str	r4, [r1, #0]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 800346e:	688a      	ldr	r2, [r1, #8]
 8003470:	f042 0201 	orr.w	r2, r2, #1
 8003474:	608a      	str	r2, [r1, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003476:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8003478:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800347c:	62ca      	str	r2, [r1, #44]	@ 0x2c
      LL_ADC_SetChannelSamplingTime (regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 800347e:	7902      	ldrb	r2, [r0, #4]
 8003480:	2a09      	cmp	r2, #9
 8003482:	eb02 0442 	add.w	r4, r2, r2, lsl #1
 8003486:	d829      	bhi.n	80034dc <RCM_RegisterRegConv+0x140>
 8003488:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
 800348c:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8003490:	f04f 7400 	mov.w	r4, #33554432	@ 0x2000000
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003494:	f04f 7c00 	mov.w	ip, #33554432	@ 0x2000000
 8003498:	fa9c fcac 	rbit	ip, ip
 800349c:	fabc fc8c 	clz	ip, ip
  MODIFY_REG(*preg,
 80034a0:	6885      	ldr	r5, [r0, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80034a2:	fa24 f40c 	lsr.w	r4, r4, ip
 80034a6:	310c      	adds	r1, #12
  MODIFY_REG(*preg,
 80034a8:	f002 72f8 	and.w	r2, r2, #32505856	@ 0x1f00000
 80034ac:	f04f 7cf8 	mov.w	ip, #32505856	@ 0x1f00000
 80034b0:	fa9c fcac 	rbit	ip, ip
  return result;
 80034b4:	fabc fc8c 	clz	ip, ip
 80034b8:	fa22 f20c 	lsr.w	r2, r2, ip
 80034bc:	fa05 fc02 	lsl.w	ip, r5, r2
 80034c0:	f04f 0e07 	mov.w	lr, #7
 80034c4:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 80034c8:	fa0e f202 	lsl.w	r2, lr, r2
 80034cc:	ea25 0202 	bic.w	r2, r5, r2
 80034d0:	ea4c 0202 	orr.w	r2, ip, r2
 80034d4:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
  regConv->convHandle = handle;
 80034d8:	7303      	strb	r3, [r0, #12]
}
 80034da:	bd30      	pop	{r4, r5, pc}
      LL_ADC_SetChannelSamplingTime (regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 80034dc:	3c1e      	subs	r4, #30
 80034de:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80034e2:	f002 7400 	and.w	r4, r2, #33554432	@ 0x2000000
 80034e6:	e7d5      	b.n	8003494 <RCM_RegisterRegConv+0xf8>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80034e8:	2b04      	cmp	r3, #4
 80034ea:	d92a      	bls.n	8003542 <RCM_RegisterRegConv+0x1a6>
 80034ec:	68d3      	ldr	r3, [r2, #12]
 80034ee:	b353      	cbz	r3, 8003546 <RCM_RegisterRegConv+0x1aa>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80034f0:	7919      	ldrb	r1, [r3, #4]
 80034f2:	4561      	cmp	r1, ip
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80034f4:	6801      	ldr	r1, [r0, #0]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80034f6:	d1a0      	bne.n	800343a <RCM_RegisterRegConv+0x9e>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80034f8:	681b      	ldr	r3, [r3, #0]
      i++;
 80034fa:	4299      	cmp	r1, r3
 80034fc:	bf0c      	ite	eq
 80034fe:	2303      	moveq	r3, #3
 8003500:	2302      	movne	r3, #2
 8003502:	e79d      	b.n	8003440 <RCM_RegisterRegConv+0xa4>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003504:	2b04      	cmp	r3, #4
 8003506:	6801      	ldr	r1, [r0, #0]
 8003508:	d99a      	bls.n	8003440 <RCM_RegisterRegConv+0xa4>
 800350a:	2303      	movs	r3, #3
 800350c:	e798      	b.n	8003440 <RCM_RegisterRegConv+0xa4>
 800350e:	6895      	ldr	r5, [r2, #8]
      i++;
 8003510:	2301      	movs	r3, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003512:	2d00      	cmp	r5, #0
 8003514:	f47f af59 	bne.w	80033ca <RCM_RegisterRegConv+0x2e>
 8003518:	68d4      	ldr	r4, [r2, #12]
 800351a:	b184      	cbz	r4, 800353e <RCM_RegisterRegConv+0x1a2>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800351c:	7921      	ldrb	r1, [r4, #4]
 800351e:	4561      	cmp	r1, ip
 8003520:	6801      	ldr	r1, [r0, #0]
 8003522:	d18d      	bne.n	8003440 <RCM_RegisterRegConv+0xa4>
 8003524:	e000      	b.n	8003528 <RCM_RegisterRegConv+0x18c>
 8003526:	6801      	ldr	r1, [r0, #0]
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003528:	6824      	ldr	r4, [r4, #0]
 800352a:	428c      	cmp	r4, r1
 800352c:	f47f af58 	bne.w	80033e0 <RCM_RegisterRegConv+0x44>
 8003530:	e7eb      	b.n	800350a <RCM_RegisterRegConv+0x16e>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003532:	6895      	ldr	r5, [r2, #8]
 8003534:	b14d      	cbz	r5, 800354a <RCM_RegisterRegConv+0x1ae>
 8003536:	f890 c004 	ldrb.w	ip, [r0, #4]
    uint8_t i = 0;
 800353a:	4623      	mov	r3, r4
 800353c:	e745      	b.n	80033ca <RCM_RegisterRegConv+0x2e>
 800353e:	6801      	ldr	r1, [r0, #0]
 8003540:	e77e      	b.n	8003440 <RCM_RegisterRegConv+0xa4>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003542:	462b      	mov	r3, r5
 8003544:	e7e8      	b.n	8003518 <RCM_RegisterRegConv+0x17c>
 8003546:	6801      	ldr	r1, [r0, #0]
 8003548:	e777      	b.n	800343a <RCM_RegisterRegConv+0x9e>
 800354a:	6801      	ldr	r1, [r0, #0]
    uint8_t i = 0;
 800354c:	462b      	mov	r3, r5
 800354e:	e759      	b.n	8003404 <RCM_RegisterRegConv+0x68>
 8003550:	20001958 	.word	0x20001958
 8003554:	20001938 	.word	0x20001938

08003558 <RCM_ExecRegularConv>:
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
  uint16_t retVal;
  uint8_t handle = regConv->convHandle;
  LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003558:	4b1a      	ldr	r3, [pc, #104]	@ (80035c4 <RCM_ExecRegularConv+0x6c>)
 800355a:	7b02      	ldrb	r2, [r0, #12]
 800355c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
                               LL_ADC_REG_RANK_1,
                               __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003560:	7913      	ldrb	r3, [r2, #4]
  LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003562:	6812      	ldr	r2, [r2, #0]
                               __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003564:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003568:	2b09      	cmp	r3, #9
                               __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 800356a:	bf93      	iteet	ls
 800356c:	ea43 5301 	orrls.w	r3, r3, r1, lsl #20
 8003570:	391e      	subhi	r1, #30
  LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003572:	ea43 5301 	orrhi.w	r3, r3, r1, lsl #20
 8003576:	f043 7300 	orrls.w	r3, r3, #33554432	@ 0x2000000
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357a:	f44f 7140 	mov.w	r1, #768	@ 0x300
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 800357e:	f102 0c2c 	add.w	ip, r2, #44	@ 0x2c
 8003582:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8003586:	b139      	cbz	r1, 8003598 <RCM_ExecRegularConv+0x40>
  return __builtin_clz(value);
 8003588:	fab1 f181 	clz	r1, r1
 800358c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003590:	fa20 f101 	lsr.w	r1, r0, r1
 8003594:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  MODIFY_REG(*preg,
 8003598:	f8dc 0000 	ldr.w	r0, [ip]

  (void)LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);

  /* Bit banding access equivalent to LL_ADC_REG_StartConversionSWStart */
  BB_REG_BIT_SET(&RCM_handle_array[handle]->regADC->CR2, ADC_CR2_SWSTART_Pos);
 800359c:	0151      	lsls	r1, r2, #5
 800359e:	f020 001f 	bic.w	r0, r0, #31
 80035a2:	f003 031f 	and.w	r3, r3, #31
 80035a6:	4303      	orrs	r3, r0
 80035a8:	f101 4184 	add.w	r1, r1, #1107296256	@ 0x42000000
 80035ac:	f8cc 3000 	str.w	r3, [ip]
 80035b0:	2301      	movs	r3, #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 80035b2:	6cd0      	ldr	r0, [r2, #76]	@ 0x4c
 80035b4:	f8c1 3178 	str.w	r3, [r1, #376]	@ 0x178
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 80035b8:	6813      	ldr	r3, [r2, #0]
  /* Wait until end of regular conversion */
  while (LL_ADC_IsActiveFlag_EOCS(RCM_handle_array[handle]->regADC) == 0u)
 80035ba:	079b      	lsls	r3, r3, #30
 80035bc:	d5fc      	bpl.n	80035b8 <RCM_ExecRegularConv+0x60>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 80035be:	6cd0      	ldr	r0, [r2, #76]	@ 0x4c
  {
    /* Nothing to do */
  }
  retVal = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
  return (retVal);
}
 80035c0:	b280      	uxth	r0, r0
 80035c2:	4770      	bx	lr
 80035c4:	20001958 	.word	0x20001958

080035c8 <RCM_ExecUserConv>:
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 80035c8:	4b11      	ldr	r3, [pc, #68]	@ (8003610 <RCM_ExecUserConv+0x48>)
{
 80035ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (RCM_UserConvHandle != NULL)
 80035ce:	681c      	ldr	r4, [r3, #0]
 80035d0:	b124      	cbz	r4, 80035dc <RCM_ExecUserConv+0x14>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 80035d2:	4d10      	ldr	r5, [pc, #64]	@ (8003614 <RCM_ExecUserConv+0x4c>)
    handle = RCM_UserConvHandle->convHandle;
 80035d4:	7b26      	ldrb	r6, [r4, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 80035d6:	782b      	ldrb	r3, [r5, #0]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d001      	beq.n	80035e0 <RCM_ExecUserConv+0x18>
  }
  else
  {
     /* Nothing to do */
  }
}
 80035dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 80035e0:	4620      	mov	r0, r4
 80035e2:	f7ff ffb9 	bl	8003558 <RCM_ExecRegularConv>
 80035e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003618 <RCM_ExecUserConv+0x50>)
 80035e8:	8018      	strh	r0, [r3, #0]
      RCM_UserConvState = RCM_USERCONV_EOC;
 80035ea:	2302      	movs	r3, #2
 80035ec:	702b      	strb	r3, [r5, #0]
      if (RCM_CB_array[handle].cb != NULL)
 80035ee:	4b0b      	ldr	r3, [pc, #44]	@ (800361c <RCM_ExecUserConv+0x54>)
 80035f0:	f853 7036 	ldr.w	r7, [r3, r6, lsl #3]
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 80035f4:	4601      	mov	r1, r0
      if (RCM_CB_array[handle].cb != NULL)
 80035f6:	2f00      	cmp	r7, #0
 80035f8:	d0f0      	beq.n	80035dc <RCM_ExecUserConv+0x14>
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80035fa:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80035fe:	4620      	mov	r0, r4
 8003600:	685a      	ldr	r2, [r3, #4]
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8003602:	2300      	movs	r3, #0
 8003604:	702b      	strb	r3, [r5, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8003606:	463b      	mov	r3, r7
}
 8003608:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 800360c:	4718      	bx	r3
 800360e:	bf00      	nop
 8003610:	20001930 	.word	0x20001930
 8003614:	20001934 	.word	0x20001934
 8003618:	20001936 	.word	0x20001936
 800361c:	20001938 	.word	0x20001938

08003620 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003620:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003622:	4b0d      	ldr	r3, [pc, #52]	@ (8003658 <HAL_MspInit+0x38>)
 8003624:	2100      	movs	r1, #0
 8003626:	9100      	str	r1, [sp, #0]
 8003628:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800362a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800362e:	645a      	str	r2, [r3, #68]	@ 0x44
 8003630:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003632:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003636:	9200      	str	r2, [sp, #0]
 8003638:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800363a:	9101      	str	r1, [sp, #4]
 800363c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800363e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003642:	641a      	str	r2, [r3, #64]	@ 0x40
 8003644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800364a:	9301      	str	r3, [sp, #4]
 800364c:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800364e:	2004      	movs	r0, #4
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003650:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003652:	f000 bda9 	b.w	80041a8 <HAL_NVIC_SetPriorityGrouping>
 8003656:	bf00      	nop
 8003658:	40023800 	.word	0x40023800

0800365c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800365c:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 800365e:	4b1f      	ldr	r3, [pc, #124]	@ (80036dc <HAL_ADC_MspInit+0x80>)
 8003660:	6802      	ldr	r2, [r0, #0]
{
 8003662:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003664:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8003666:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003668:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800366c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8003670:	9408      	str	r4, [sp, #32]
  if(hadc->Instance==ADC1)
 8003672:	d001      	beq.n	8003678 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003674:	b00a      	add	sp, #40	@ 0x28
 8003676:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003678:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 800367c:	9401      	str	r4, [sp, #4]
 800367e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003680:	4817      	ldr	r0, [pc, #92]	@ (80036e0 <HAL_ADC_MspInit+0x84>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003682:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003686:	645a      	str	r2, [r3, #68]	@ 0x44
 8003688:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800368a:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800368e:	9201      	str	r2, [sp, #4]
 8003690:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003692:	9402      	str	r4, [sp, #8]
 8003694:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003696:	f042 0204 	orr.w	r2, r2, #4
 800369a:	631a      	str	r2, [r3, #48]	@ 0x30
 800369c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800369e:	f002 0204 	and.w	r2, r2, #4
 80036a2:	9202      	str	r2, [sp, #8]
 80036a4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036a6:	9403      	str	r4, [sp, #12]
 80036a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036aa:	f042 0201 	orr.w	r2, r2, #1
 80036ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80036b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin;
 80036b8:	2603      	movs	r6, #3
 80036ba:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036bc:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036be:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin|M1_CURR_AMPL_V_Pin;
 80036c0:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036c4:	f000 fe82 	bl	80043cc <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c8:	4806      	ldr	r0, [pc, #24]	@ (80036e4 <HAL_ADC_MspInit+0x88>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ca:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036cc:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|M1_BUS_VOLTAGE_Pin;
 80036ce:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036d2:	f000 fe7b 	bl	80043cc <HAL_GPIO_Init>
}
 80036d6:	b00a      	add	sp, #40	@ 0x28
 80036d8:	bdd0      	pop	{r4, r6, r7, pc}
 80036da:	bf00      	nop
 80036dc:	40012000 	.word	0x40012000
 80036e0:	40020800 	.word	0x40020800
 80036e4:	40020000 	.word	0x40020000

080036e8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 80036e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003714 <HAL_TIM_Base_MspInit+0x2c>)
 80036ea:	6802      	ldr	r2, [r0, #0]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d000      	beq.n	80036f2 <HAL_TIM_Base_MspInit+0xa>
 80036f0:	4770      	bx	lr
{
 80036f2:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036f4:	f503 339c 	add.w	r3, r3, #79872	@ 0x13800
 80036f8:	2200      	movs	r2, #0
 80036fa:	9201      	str	r2, [sp, #4]
 80036fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036fe:	f042 0201 	orr.w	r2, r2, #1
 8003702:	645a      	str	r2, [r3, #68]	@ 0x44
 8003704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800370e:	b002      	add	sp, #8
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40010000 	.word	0x40010000

08003718 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003718:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM2)
 800371a:	6802      	ldr	r2, [r0, #0]
{
 800371c:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800371e:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM2)
 8003720:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003724:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003728:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800372c:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM2)
 800372e:	d002      	beq.n	8003736 <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003730:	b009      	add	sp, #36	@ 0x24
 8003732:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003736:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 800373a:	9300      	str	r3, [sp, #0]
 800373c:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 800373e:	f040 0001 	orr.w	r0, r0, #1
 8003742:	6410      	str	r0, [r2, #64]	@ 0x40
 8003744:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 8003746:	f000 0001 	and.w	r0, r0, #1
 800374a:	9000      	str	r0, [sp, #0]
 800374c:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800374e:	9301      	str	r3, [sp, #4]
 8003750:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003752:	480d      	ldr	r0, [pc, #52]	@ (8003788 <HAL_TIM_Encoder_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003754:	f043 0302 	orr.w	r3, r3, #2
 8003758:	6313      	str	r3, [r2, #48]	@ 0x30
 800375a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
 800375c:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8003780 <HAL_TIM_Encoder_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003760:	f003 0302 	and.w	r3, r3, #2
 8003764:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003766:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003768:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
 800376a:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800376e:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003770:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003772:	f000 fe2b 	bl	80043cc <HAL_GPIO_Init>
}
 8003776:	b009      	add	sp, #36	@ 0x24
 8003778:	f85d fb04 	ldr.w	pc, [sp], #4
 800377c:	f3af 8000 	nop.w
 8003780:	00000300 	.word	0x00000300
 8003784:	00000002 	.word	0x00000002
 8003788:	40020400 	.word	0x40020400

0800378c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800378c:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 800378e:	4a1f      	ldr	r2, [pc, #124]	@ (800380c <HAL_TIM_MspPostInit+0x80>)
 8003790:	6801      	ldr	r1, [r0, #0]
{
 8003792:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003794:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8003796:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003798:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800379c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80037a0:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 80037a2:	d001      	beq.n	80037a8 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80037a4:	b008      	add	sp, #32
 80037a6:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037a8:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	6b11      	ldr	r1, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037b0:	4817      	ldr	r0, [pc, #92]	@ (8003810 <HAL_TIM_MspPostInit+0x84>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037b2:	f041 0102 	orr.w	r1, r1, #2
 80037b6:	6311      	str	r1, [r2, #48]	@ 0x30
 80037b8:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80037ba:	f001 0102 	and.w	r1, r1, #2
 80037be:	9100      	str	r1, [sp, #0]
 80037c0:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037c2:	9301      	str	r3, [sp, #4]
 80037c4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80037c6:	2401      	movs	r4, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037c8:	4323      	orrs	r3, r4
 80037ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80037cc:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80037ce:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d0:	4023      	ands	r3, r4
 80037d2:	9301      	str	r3, [sp, #4]
 80037d4:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037d6:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 80037d8:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 80037dc:	2302      	movs	r3, #2
 80037de:	2602      	movs	r6, #2
 80037e0:	2702      	movs	r7, #2
 80037e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80037e6:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037ea:	f000 fdef 	bl	80043cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80037ee:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80037f2:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037f4:	4807      	ldr	r0, [pc, #28]	@ (8003814 <HAL_TIM_MspPostInit+0x88>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80037f6:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037f8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80037fa:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80037fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003802:	f000 fde3 	bl	80043cc <HAL_GPIO_Init>
}
 8003806:	b008      	add	sp, #32
 8003808:	bdd0      	pop	{r4, r6, r7, pc}
 800380a:	bf00      	nop
 800380c:	40010000 	.word	0x40010000
 8003810:	40020400 	.word	0x40020400
 8003814:	40020000 	.word	0x40020000

08003818 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003818:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 800381a:	4b32      	ldr	r3, [pc, #200]	@ (80038e4 <HAL_UART_MspInit+0xcc>)
 800381c:	6802      	ldr	r2, [r0, #0]
{
 800381e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003820:	2400      	movs	r4, #0
  if(huart->Instance==USART2)
 8003822:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003824:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8003828:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800382c:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART2)
 800382e:	d001      	beq.n	8003834 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003830:	b008      	add	sp, #32
 8003832:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8003834:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 8003838:	9400      	str	r4, [sp, #0]
 800383a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800383c:	4e2a      	ldr	r6, [pc, #168]	@ (80038e8 <HAL_UART_MspInit+0xd0>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800383e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003842:	641a      	str	r2, [r3, #64]	@ 0x40
 8003844:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003846:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800384a:	9200      	str	r2, [sp, #0]
 800384c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800384e:	9401      	str	r4, [sp, #4]
 8003850:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	631a      	str	r2, [r3, #48]	@ 0x30
 8003858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003860:	220c      	movs	r2, #12
 8003862:	2302      	movs	r3, #2
 8003864:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003868:	4605      	mov	r5, r0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800386a:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386c:	481f      	ldr	r0, [pc, #124]	@ (80038ec <HAL_UART_MspInit+0xd4>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800386e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003870:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003872:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003874:	f000 fdaa 	bl	80043cc <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003878:	4a1d      	ldr	r2, [pc, #116]	@ (80038f0 <HAL_UART_MspInit+0xd8>)
 800387a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800387e:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003882:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003884:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003888:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800388c:	e9c6 3404 	strd	r3, r4, [r6, #16]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003890:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003894:	e9c6 4408 	strd	r4, r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003898:	f000 fd02 	bl	80042a0 <HAL_DMA_Init>
 800389c:	b9d8      	cbnz	r0, 80038d6 <HAL_UART_MspInit+0xbe>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800389e:	4c15      	ldr	r4, [pc, #84]	@ (80038f4 <HAL_UART_MspInit+0xdc>)
 80038a0:	4915      	ldr	r1, [pc, #84]	@ (80038f8 <HAL_UART_MspInit+0xe0>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80038a2:	63ee      	str	r6, [r5, #60]	@ 0x3c
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80038a4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038a8:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80038aa:	e9c4 1200 	strd	r1, r2, [r4]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80038ae:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80038b0:	2140      	movs	r1, #64	@ 0x40
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80038b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038b6:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038ba:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80038be:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80038c2:	63b5      	str	r5, [r6, #56]	@ 0x38
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80038c4:	6122      	str	r2, [r4, #16]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038c6:	6263      	str	r3, [r4, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80038c8:	f000 fcea 	bl	80042a0 <HAL_DMA_Init>
 80038cc:	b930      	cbnz	r0, 80038dc <HAL_UART_MspInit+0xc4>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80038ce:	63ac      	str	r4, [r5, #56]	@ 0x38
 80038d0:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 80038d2:	b008      	add	sp, #32
 80038d4:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80038d6:	f7fd fbc7 	bl	8001068 <Error_Handler>
 80038da:	e7e0      	b.n	800389e <HAL_UART_MspInit+0x86>
      Error_Handler();
 80038dc:	f7fd fbc4 	bl	8001068 <Error_Handler>
 80038e0:	e7f5      	b.n	80038ce <HAL_UART_MspInit+0xb6>
 80038e2:	bf00      	nop
 80038e4:	40004400 	.word	0x40004400
 80038e8:	200005a8 	.word	0x200005a8
 80038ec:	40020000 	.word	0x40020000
 80038f0:	40026088 	.word	0x40026088
 80038f4:	20000548 	.word	0x20000548
 80038f8:	400260a0 	.word	0x400260a0

080038fc <ADC_IRQHandler>:
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));
 80038fc:	4b05      	ldr	r3, [pc, #20]	@ (8003914 <ADC_IRQHandler+0x18>)
 80038fe:	681a      	ldr	r2, [r3, #0]
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  if(LL_ADC_IsActiveFlag_JEOS(ADC1))
 8003900:	0752      	lsls	r2, r2, #29
 8003902:	d400      	bmi.n	8003906 <ADC_IRQHandler+0xa>
    TSK_HighFrequencyTask();          /*GUI, this section is present only if DAC is disabled*/
  }
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003904:	4770      	bx	lr
    ADC1->SR &= ~(uint32_t)(LL_ADC_FLAG_JEOS | LL_ADC_FLAG_JSTRT);
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	f022 020c 	bic.w	r2, r2, #12
 800390c:	601a      	str	r2, [r3, #0]
    TSK_HighFrequencyTask();          /*GUI, this section is present only if DAC is disabled*/
 800390e:	f7fe b8bf 	b.w	8001a90 <TSK_HighFrequencyTask>
 8003912:	bf00      	nop
 8003914:	40012000 	.word	0x40012000

08003918 <TIM1_UP_TIM10_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003918:	4b03      	ldr	r3, [pc, #12]	@ (8003928 <TIM1_UP_TIM10_IRQHandler+0x10>)
  /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

  /* USER CODE END TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(TIM1);
  R3_1_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 800391a:	4804      	ldr	r0, [pc, #16]	@ (800392c <TIM1_UP_TIM10_IRQHandler+0x14>)
 800391c:	f06f 0201 	mvn.w	r2, #1
 8003920:	611a      	str	r2, [r3, #16]
 8003922:	f002 be55 	b.w	80065d0 <R3_1_TIMx_UP_IRQHandler>
 8003926:	bf00      	nop
 8003928:	40010000 	.word	0x40010000
 800392c:	200002cc 	.word	0x200002cc

08003930 <TIM1_BRK_TIM9_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8003930:	4907      	ldr	r1, [pc, #28]	@ (8003950 <TIM1_BRK_TIM9_IRQHandler+0x20>)
/**
  * @brief  This function handles first motor BRK interrupt.
  * @param  None
  */
void TIMx_BRK_M1_IRQHandler(void)
{
 8003932:	b508      	push	{r3, lr}
 8003934:	690b      	ldr	r3, [r1, #16]
 8003936:	061b      	lsls	r3, r3, #24
 8003938:	d505      	bpl.n	8003946 <TIM1_BRK_TIM9_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800393a:	f06f 0380 	mvn.w	r3, #128	@ 0x80

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OVP_Handler(&PWM_Handle_M1._Super, TIM1);
 800393e:	4805      	ldr	r0, [pc, #20]	@ (8003954 <TIM1_BRK_TIM9_IRQHandler+0x24>)
 8003940:	610b      	str	r3, [r1, #16]
 8003942:	f7fe fd57 	bl	80023f4 <PWMC_OVP_Handler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8003946:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 800394a:	f7fe b85b 	b.w	8001a04 <MC_Scheduler>
 800394e:	bf00      	nop
 8003950:	40010000 	.word	0x40010000
 8003954:	200002cc 	.word	0x200002cc

08003958 <TIM2_IRQHandler>:
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

 /* Encoder Timer UPDATE IT is dynamicaly enabled/disabled, checking enable state is required */
  if (LL_TIM_IsEnabledIT_UPDATE (ENCODER_M1.TIMx) && LL_TIM_IsActiveFlag_UPDATE (ENCODER_M1.TIMx))
 8003958:	4806      	ldr	r0, [pc, #24]	@ (8003974 <TIM2_IRQHandler+0x1c>)
 800395a:	6a03      	ldr	r3, [r0, #32]
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 800395c:	68da      	ldr	r2, [r3, #12]
 800395e:	07d1      	lsls	r1, r2, #31
 8003960:	d507      	bpl.n	8003972 <TIM2_IRQHandler+0x1a>
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003962:	691a      	ldr	r2, [r3, #16]
 8003964:	07d2      	lsls	r2, r2, #31
 8003966:	d504      	bpl.n	8003972 <TIM2_IRQHandler+0x1a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003968:	f06f 0201 	mvn.w	r2, #1
 800396c:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_UPDATE(ENCODER_M1.TIMx);
    ENC_IRQHandler(&ENCODER_M1);
 800396e:	f001 bfdf 	b.w	8005930 <ENC_IRQHandler>
  /* No other IT to manage for encoder config */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 8003972:	4770      	bx	lr
 8003974:	20000090 	.word	0x20000090

08003978 <DMA1_Stream5_IRQHandler>:
    retVal = 0;
  }
  else
  {
    register __IO uint32_t *preg = __DMA_PTR_REG_OFFSET(DMAx->LISR,(Stream<=3)?0:1);
    retVal = ((READ_BIT(*preg, 1 << __LL_DMA_IT_TC_BIT(Stream)) == (1 << __LL_DMA_IT_TC_BIT(Stream))) ? 1UL : 0UL);
 8003978:	4b05      	ldr	r3, [pc, #20]	@ (8003990 <DMA1_Stream5_IRQHandler+0x18>)
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	0512      	lsls	r2, r2, #20
 800397e:	d400      	bmi.n	8003982 <DMA1_Stream5_IRQHandler+0xa>
  }
  /* USER CODE BEGIN DMA1_Stream5_IRQHandler 1 */

  /* USER CODE BEGIN DMA1_Stream5_IRQHandler 1 */

}
 8003980:	4770      	bx	lr
    WRITE_REG (*preg, 1 << __LL_DMA_IT_TC_BIT(Stream));
 8003982:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 8003986:	4803      	ldr	r0, [pc, #12]	@ (8003994 <DMA1_Stream5_IRQHandler+0x1c>)
 8003988:	60da      	str	r2, [r3, #12]
 800398a:	f7fd b8e7 	b.w	8000b5c <ASPEP_HWDataReceivedIT>
 800398e:	bf00      	nop
 8003990:	40026000 	.word	0x40026000
 8003994:	20000494 	.word	0x20000494

08003998 <USART2_IRQHandler>:
/**
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
void USART2_IRQHandler(void)
{
 8003998:	b510      	push	{r4, lr}
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 800399a:	4b51      	ldr	r3, [pc, #324]	@ (8003ae0 <USART2_IRQHandler+0x148>)
 800399c:	681a      	ldr	r2, [r3, #0]
  /* USER CODE BEGIN USART2_IRQHandler 0 */

  /* USER CODE END UUSART2_IRQHandler 0 */

  if ( LL_USART_IsActiveFlag_TC (USARTA) )
 800399e:	0651      	lsls	r1, r2, #25
{
 80039a0:	b084      	sub	sp, #16
  if ( LL_USART_IsActiveFlag_TC (USARTA) )
 80039a2:	f100 808e 	bmi.w	8003ac2 <USART2_IRQHandler+0x12a>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80039a6:	4b4e      	ldr	r3, [pc, #312]	@ (8003ae0 <USART2_IRQHandler+0x148>)
 80039a8:	681a      	ldr	r2, [r3, #0]
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
  }
  if ( (LL_USART_IsActiveFlag_ORE (USARTA) || LL_USART_IsActiveFlag_FE (USARTA) || LL_USART_IsActiveFlag_NE (USARTA))
 80039aa:	0712      	lsls	r2, r2, #28
 80039ac:	d402      	bmi.n	80039b4 <USART2_IRQHandler+0x1c>
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	0794      	lsls	r4, r2, #30
 80039b2:	d57e      	bpl.n	8003ab2 <USART2_IRQHandler+0x11a>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE));
 80039b4:	4b4a      	ldr	r3, [pc, #296]	@ (8003ae0 <USART2_IRQHandler+0x148>)
 80039b6:	695a      	ldr	r2, [r3, #20]
        && LL_USART_IsEnabledIT_ERROR (USARTA) )
 80039b8:	07d1      	lsls	r1, r2, #31
 80039ba:	d52d      	bpl.n	8003a18 <USART2_IRQHandler+0x80>
  tmpreg = USARTx->SR;
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	9203      	str	r2, [sp, #12]
  (void) tmpreg;
 80039c0:	9a03      	ldr	r2, [sp, #12]
  tmpreg = USARTx->DR;
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	9203      	str	r2, [sp, #12]
  (void) tmpreg;
 80039c6:	9a03      	ldr	r2, [sp, #12]
  tmpreg = USARTx->SR;
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	9202      	str	r2, [sp, #8]
  (void) tmpreg;
 80039cc:	9a02      	ldr	r2, [sp, #8]
  tmpreg = USARTx->DR;
 80039ce:	685a      	ldr	r2, [r3, #4]
 80039d0:	9202      	str	r2, [sp, #8]
  (void) tmpreg;
 80039d2:	9a02      	ldr	r2, [sp, #8]
  tmpreg = USARTx->SR;
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 80039d8:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 80039de:	9b01      	ldr	r3, [sp, #4]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80039e4:	f202 4314 	addw	r3, r2, #1044	@ 0x414
 80039e8:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 80039ec:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f0:	f202 4014 	addw	r0, r2, #1044	@ 0x414
 80039f4:	e840 3100 	strex	r1, r3, [r0]
 80039f8:	2900      	cmp	r1, #0
 80039fa:	d1f3      	bne.n	80039e4 <USART2_IRQHandler+0x4c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039fc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003a00:	f202 430c 	addw	r3, r2, #1036	@ 0x40c
 8003a04:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003a08:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0c:	f202 400c 	addw	r0, r2, #1036	@ 0x40c
 8003a10:	e840 3100 	strex	r1, r3, [r0]
 8003a14:	2900      	cmp	r1, #0
 8003a16:	d1f3      	bne.n	8003a00 <USART2_IRQHandler+0x68>
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 8003a18:	4b31      	ldr	r3, [pc, #196]	@ (8003ae0 <USART2_IRQHandler+0x148>)
 8003a1a:	681a      	ldr	r2, [r3, #0]
    LL_USART_ClearFlag_NE(USARTA);
    /* We disable ERROR interrupt to avoid to trig one Overrun IT per additional byte recevied*/
    LL_USART_DisableIT_ERROR (USARTA);
    LL_USART_EnableIT_IDLE (USARTA);
  }
  if ( LL_USART_IsActiveFlag_IDLE (USARTA) && LL_USART_IsEnabledIT_IDLE (USARTA) )
 8003a1c:	06d2      	lsls	r2, r2, #27
 8003a1e:	d546      	bpl.n	8003aae <USART2_IRQHandler+0x116>
  return (READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE));
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	06db      	lsls	r3, r3, #27
 8003a24:	d543      	bpl.n	8003aae <USART2_IRQHandler+0x116>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a26:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003a2a:	f202 430c 	addw	r3, r2, #1036	@ 0x40c
 8003a2e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003a32:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a36:	f202 400c 	addw	r0, r2, #1036	@ 0x40c
 8003a3a:	e840 3100 	strex	r1, r3, [r0]
 8003a3e:	2900      	cmp	r1, #0
 8003a40:	d1f3      	bne.n	8003a2a <USART2_IRQHandler+0x92>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a42:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003a46:	f202 4314 	addw	r3, r2, #1044	@ 0x414
 8003a4a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003a4e:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a52:	f202 4014 	addw	r0, r2, #1044	@ 0x414
 8003a56:	e840 3100 	strex	r1, r3, [r0]
 8003a5a:	2900      	cmp	r1, #0
 8003a5c:	d1f3      	bne.n	8003a46 <USART2_IRQHandler+0xae>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a5e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003a62:	f202 4314 	addw	r3, r2, #1044	@ 0x414
 8003a66:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003a6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a6e:	f202 4014 	addw	r0, r2, #1044	@ 0x414
 8003a72:	e840 3100 	strex	r1, r3, [r0]
 8003a76:	2900      	cmp	r1, #0
 8003a78:	d1f3      	bne.n	8003a62 <USART2_IRQHandler+0xca>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8003a7a:	4b19      	ldr	r3, [pc, #100]	@ (8003ae0 <USART2_IRQHandler+0x148>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a7e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003a82:	f202 4314 	addw	r3, r2, #1044	@ 0x414
 8003a86:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003a8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8e:	f202 4014 	addw	r0, r2, #1044	@ 0x414
 8003a92:	e840 3100 	strex	r1, r3, [r0]
 8003a96:	2900      	cmp	r1, #0
 8003a98:	d1f3      	bne.n	8003a82 <USART2_IRQHandler+0xea>
    WRITE_REG (*preg, 1 << __LL_DMA_IT_TE_BIT(Stream));
 8003a9a:	4b12      	ldr	r3, [pc, #72]	@ (8003ae4 <USART2_IRQHandler+0x14c>)
    /* We disable the DMA request, Read the dummy data, endable back the DMA request */
    LL_USART_DisableDMAReq_RX (USARTA);
    LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX (USARTA);
    LL_DMA_ClearFlag_TE (DMA_RX_A, DMACH_RX_A );
    ASPEP_HWDMAReset (&aspepOverUartA);
 8003a9c:	4812      	ldr	r0, [pc, #72]	@ (8003ae8 <USART2_IRQHandler+0x150>)
 8003a9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003aa2:	60da      	str	r2, [r3, #12]
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 8003aa4:	b004      	add	sp, #16
 8003aa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ASPEP_HWDMAReset (&aspepOverUartA);
 8003aaa:	f7fd b8a5 	b.w	8000bf8 <ASPEP_HWDMAReset>
}
 8003aae:	b004      	add	sp, #16
 8003ab0:	bd10      	pop	{r4, pc}
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 8003ab2:	681b      	ldr	r3, [r3, #0]
  if ( (LL_USART_IsActiveFlag_ORE (USARTA) || LL_USART_IsActiveFlag_FE (USARTA) || LL_USART_IsActiveFlag_NE (USARTA))
 8003ab4:	0758      	lsls	r0, r3, #29
 8003ab6:	d5af      	bpl.n	8003a18 <USART2_IRQHandler+0x80>
  return (READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE));
 8003ab8:	4b09      	ldr	r3, [pc, #36]	@ (8003ae0 <USART2_IRQHandler+0x148>)
 8003aba:	695a      	ldr	r2, [r3, #20]
        && LL_USART_IsEnabledIT_ERROR (USARTA) )
 8003abc:	07d1      	lsls	r1, r2, #31
 8003abe:	d5ab      	bpl.n	8003a18 <USART2_IRQHandler+0x80>
 8003ac0:	e77c      	b.n	80039bc <USART2_IRQHandler+0x24>
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8003ac2:	4908      	ldr	r1, [pc, #32]	@ (8003ae4 <USART2_IRQHandler+0x14c>)
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 8003ac4:	4808      	ldr	r0, [pc, #32]	@ (8003ae8 <USART2_IRQHandler+0x150>)
 8003ac6:	f8d1 20a0 	ldr.w	r2, [r1, #160]	@ 0xa0
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 8003aca:	f06f 0440 	mvn.w	r4, #64	@ 0x40
 8003ace:	f022 0201 	bic.w	r2, r2, #1
 8003ad2:	f8c1 20a0 	str.w	r2, [r1, #160]	@ 0xa0
 8003ad6:	601c      	str	r4, [r3, #0]
 8003ad8:	f7fc fe94 	bl	8000804 <ASPEP_HWDataTransmittedIT>
 8003adc:	e763      	b.n	80039a6 <USART2_IRQHandler+0xe>
 8003ade:	bf00      	nop
 8003ae0:	40004400 	.word	0x40004400
 8003ae4:	40026000 	.word	0x40026000
 8003ae8:	20000494 	.word	0x20000494

08003aec <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 8003aec:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8003aee:	f7fe f8d1 	bl	8001c94 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003af2:	e7fe      	b.n	8003af2 <HardFault_Handler+0x6>

08003af4 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8003af4:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8003af6:	4c0a      	ldr	r4, [pc, #40]	@ (8003b20 <SysTick_Handler+0x2c>)
 8003af8:	7823      	ldrb	r3, [r4, #0]
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d006      	beq.n	8003b0c <SysTick_Handler+0x18>
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 8003afe:	3301      	adds	r3, #1
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8003b04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003b08:	f7fe b8b8 	b.w	8001c7c <MC_RunMotorControlTasks>
    HAL_IncTick();
 8003b0c:	f000 f904 	bl	8003d18 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8003b10:	f000 fbc2 	bl	8004298 <HAL_SYSTICK_IRQHandler>
 8003b14:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 8003b16:	7023      	strb	r3, [r4, #0]
}
 8003b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003b1c:	f7fe b8ae 	b.w	8001c7c <MC_RunMotorControlTasks>
 8003b20:	2000051c 	.word	0x2000051c

08003b24 <UASPEP_INIT>:
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 8003b24:	6802      	ldr	r2, [r0, #0]
 8003b26:	4611      	mov	r1, r2
 8003b28:	f06f 0340 	mvn.w	r3, #64	@ 0x40
{
 8003b2c:	b470      	push	{r4, r5, r6}
 8003b2e:	f841 3b0c 	str.w	r3, [r1], #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b32:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8003b36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b3a:	e841 3400 	strex	r4, r3, [r1]
 8003b3e:	2c00      	cmp	r4, #0
 8003b40:	d1f7      	bne.n	8003b32 <UASPEP_INIT+0xe>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8003b42:	f102 0114 	add.w	r1, r2, #20
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b46:	e851 3f00 	ldrex	r3, [r1]
 8003b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4e:	e841 3400 	strex	r4, r3, [r1]
 8003b52:	2c00      	cmp	r4, #0
 8003b54:	d1f7      	bne.n	8003b46 <UASPEP_INIT+0x22>
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8003b56:	6901      	ldr	r1, [r0, #16]
 8003b58:	4e16      	ldr	r6, [pc, #88]	@ (8003bb4 <UASPEP_INIT+0x90>)
 8003b5a:	6883      	ldr	r3, [r0, #8]
 8003b5c:	5c74      	ldrb	r4, [r6, r1]
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8003b5e:	6845      	ldr	r5, [r0, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8003b60:	4423      	add	r3, r4
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->DR);
 8003b62:	1d11      	adds	r1, r2, #4
 8003b64:	6099      	str	r1, [r3, #8]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8003b66:	68c3      	ldr	r3, [r0, #12]
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 8003b68:	4611      	mov	r1, r2
 8003b6a:	f06f 0440 	mvn.w	r4, #64	@ 0x40
 8003b6e:	f841 4b14 	str.w	r4, [r1], #20
 8003b72:	5cf4      	ldrb	r4, [r6, r3]
 8003b74:	592b      	ldr	r3, [r5, r4]
 8003b76:	f043 0310 	orr.w	r3, r3, #16
 8003b7a:	512b      	str	r3, [r5, r4]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b7c:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003b80:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b84:	e841 3400 	strex	r4, r3, [r1]
 8003b88:	2c00      	cmp	r4, #0
 8003b8a:	d1f7      	bne.n	8003b7c <UASPEP_INIT+0x58>
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8003b8c:	68c3      	ldr	r3, [r0, #12]
 8003b8e:	5cf3      	ldrb	r3, [r6, r3]
 8003b90:	441d      	add	r5, r3
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->DR);
 8003b92:	1d11      	adds	r1, r2, #4
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 8003b94:	f06f 0340 	mvn.w	r3, #64	@ 0x40
 8003b98:	60a9      	str	r1, [r5, #8]
 8003b9a:	f842 3b14 	str.w	r3, [r2], #20
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9e:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003ba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba6:	e842 3100 	strex	r1, r3, [r2]
 8003baa:	2900      	cmp	r1, #0
 8003bac:	d1f7      	bne.n	8003b9e <UASPEP_INIT+0x7a>
}
 8003bae:	bc70      	pop	{r4, r5, r6}
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	080077d4 	.word	0x080077d4

08003bb8 <UASPEP_SEND_PACKET>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 8003bb8:	b4f0      	push	{r4, r5, r6, r7}
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  bool result;
  if (0U == LL_DMA_IsEnabledStream(pHandle->txDMA, pHandle->txChannel))
 8003bba:	6905      	ldr	r5, [r0, #16]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN) == (DMA_SxCR_EN));
 8003bbc:	4e1b      	ldr	r6, [pc, #108]	@ (8003c2c <UASPEP_SEND_PACKET+0x74>)
 8003bbe:	6884      	ldr	r4, [r0, #8]
 8003bc0:	5d73      	ldrb	r3, [r6, r5]
 8003bc2:	58e7      	ldr	r7, [r4, r3]
 8003bc4:	07ff      	lsls	r7, r7, #31
 8003bc6:	4423      	add	r3, r4
 8003bc8:	d422      	bmi.n	8003c10 <UASPEP_SEND_PACKET+0x58>
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8003bca:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8003bcc:	6859      	ldr	r1, [r3, #4]
 8003bce:	0c09      	lsrs	r1, r1, #16
 8003bd0:	0409      	lsls	r1, r1, #16
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	605a      	str	r2, [r3, #4]
  if (NULL == DMAx)
 8003bd6:	b1ac      	cbz	r4, 8003c04 <UASPEP_SEND_PACKET+0x4c>
    register __IO uint32_t *preg = __DMA_PTR_REG_OFFSET(DMAx->LIFCR,(Stream<=3)?0:1);
 8003bd8:	2d03      	cmp	r5, #3
 8003bda:	bf94      	ite	ls
 8003bdc:	2200      	movls	r2, #0
 8003bde:	2201      	movhi	r2, #1
    WRITE_REG (*preg, 1 << __LL_DMA_IT_TC_BIT(Stream));
 8003be0:	f015 0503 	ands.w	r5, r5, #3
    register __IO uint32_t *preg = __DMA_PTR_REG_OFFSET(DMAx->LIFCR,(Stream<=3)?0:1);
 8003be4:	f104 0308 	add.w	r3, r4, #8
    WRITE_REG (*preg, 1 << __LL_DMA_IT_TC_BIT(Stream));
 8003be8:	d015      	beq.n	8003c16 <UASPEP_SEND_PACKET+0x5e>
 8003bea:	2d01      	cmp	r5, #1
 8003bec:	d01a      	beq.n	8003c24 <UASPEP_SEND_PACKET+0x6c>
 8003bee:	2d02      	cmp	r5, #2
 8003bf0:	bf14      	ite	ne
 8003bf2:	f04f 6100 	movne.w	r1, #134217728	@ 0x8000000
 8003bf6:	f44f 1100 	moveq.w	r1, #2097152	@ 0x200000
 8003bfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8003bfe:	6903      	ldr	r3, [r0, #16]
 8003c00:	5cf3      	ldrb	r3, [r6, r3]
 8003c02:	4423      	add	r3, r4
 8003c04:	681a      	ldr	r2, [r3, #0]
    //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
    LL_DMA_SetMemoryAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)data);
    LL_DMA_SetDataLength(pHandle->txDMA, pHandle->txChannel, length);
    LL_DMA_ClearFlag_TC(pHandle->txDMA, pHandle->txChannel);
    LL_DMA_EnableStream(pHandle->txDMA, pHandle->txChannel);
    result = true;
 8003c06:	2001      	movs	r0, #1
 8003c08:	4302      	orrs	r2, r0
  else
  {
    result = false;
  }
  return (result);
}
 8003c0a:	bcf0      	pop	{r4, r5, r6, r7}
 8003c0c:	601a      	str	r2, [r3, #0]
 8003c0e:	4770      	bx	lr
    result = false;
 8003c10:	2000      	movs	r0, #0
}
 8003c12:	bcf0      	pop	{r4, r5, r6, r7}
 8003c14:	4770      	bx	lr
 8003c16:	2120      	movs	r1, #32
 8003c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003c1c:	6903      	ldr	r3, [r0, #16]
 8003c1e:	5cf3      	ldrb	r3, [r6, r3]
 8003c20:	4423      	add	r3, r4
 8003c22:	e7ef      	b.n	8003c04 <UASPEP_SEND_PACKET+0x4c>
 8003c24:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003c28:	e7f6      	b.n	8003c18 <UASPEP_SEND_PACKET+0x60>
 8003c2a:	bf00      	nop
 8003c2c:	080077d4 	.word	0x080077d4

08003c30 <UASPEP_RECEIVE_BUFFER>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 8003c30:	b430      	push	{r4, r5}
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8003c32:	68c3      	ldr	r3, [r0, #12]
 8003c34:	4d09      	ldr	r5, [pc, #36]	@ (8003c5c <UASPEP_RECEIVE_BUFFER+0x2c>)
 8003c36:	6844      	ldr	r4, [r0, #4]
 8003c38:	5ce8      	ldrb	r0, [r5, r3]
 8003c3a:	eb04 0c00 	add.w	ip, r4, r0
 8003c3e:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8003c42:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8003c46:	0c1b      	lsrs	r3, r3, #16
 8003c48:	041b      	lsls	r3, r3, #16
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	f8cc 3004 	str.w	r3, [ip, #4]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8003c50:	5823      	ldr	r3, [r4, r0]
 8003c52:	f043 0301 	orr.w	r3, r3, #1
 8003c56:	5023      	str	r3, [r4, r0]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableStream(pHandle->rxDMA, pHandle->rxChannel);
}
 8003c58:	bc30      	pop	{r4, r5}
 8003c5a:	4770      	bx	lr
 8003c5c:	080077d4 	.word	0x080077d4

08003c60 <UASPEP_IDLE_ENABLE>:
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8003c60:	6802      	ldr	r2, [r0, #0]
{
 8003c62:	b082      	sub	sp, #8
  tmpreg = USARTx->SR;
 8003c64:	6813      	ldr	r3, [r2, #0]
 8003c66:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8003c68:	9b01      	ldr	r3, [sp, #4]
  tmpreg = USARTx->DR;
 8003c6a:	6853      	ldr	r3, [r2, #4]
 8003c6c:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 8003c6e:	9b01      	ldr	r3, [sp, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003c70:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c72:	e852 3f00 	ldrex	r3, [r2]
 8003c76:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7a:	e842 3100 	strex	r1, r3, [r2]
 8003c7e:	2900      	cmp	r1, #0
 8003c80:	d1f7      	bne.n	8003c72 <UASPEP_IDLE_ENABLE+0x12>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8003c82:	b002      	add	sp, #8
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop

08003c88 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c88:	4a03      	ldr	r2, [pc, #12]	@ (8003c98 <SystemInit+0x10>)
 8003c8a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003c8e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c92:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c96:	4770      	bx	lr
 8003c98:	e000ed00 	.word	0xe000ed00

08003c9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c9c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8003cd8 <HAL_InitTick+0x3c>)
 8003ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8003cdc <HAL_InitTick+0x40>)
 8003ca2:	7812      	ldrb	r2, [r2, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
{
 8003ca6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ca8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003cac:	fbb0 f0f2 	udiv	r0, r0, r2
 8003cb0:	fbb3 f0f0 	udiv	r0, r3, r0
 8003cb4:	f000 fad4 	bl	8004260 <HAL_SYSTICK_Config>
 8003cb8:	b908      	cbnz	r0, 8003cbe <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cba:	2d0f      	cmp	r5, #15
 8003cbc:	d901      	bls.n	8003cc2 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8003cbe:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003cc0:	bd38      	pop	{r3, r4, r5, pc}
 8003cc2:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	4629      	mov	r1, r5
 8003cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ccc:	f000 fa7e 	bl	80041cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cd0:	4b03      	ldr	r3, [pc, #12]	@ (8003ce0 <HAL_InitTick+0x44>)
 8003cd2:	4620      	mov	r0, r4
 8003cd4:	601d      	str	r5, [r3, #0]
}
 8003cd6:	bd38      	pop	{r3, r4, r5, pc}
 8003cd8:	20000524 	.word	0x20000524
 8003cdc:	20000520 	.word	0x20000520
 8003ce0:	20000528 	.word	0x20000528

08003ce4 <HAL_Init>:
{
 8003ce4:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d14 <HAL_Init+0x30>)
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cee:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003cf6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cfe:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d00:	2003      	movs	r0, #3
 8003d02:	f000 fa51 	bl	80041a8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d06:	2004      	movs	r0, #4
 8003d08:	f7ff ffc8 	bl	8003c9c <HAL_InitTick>
  HAL_MspInit();
 8003d0c:	f7ff fc88 	bl	8003620 <HAL_MspInit>
}
 8003d10:	2000      	movs	r0, #0
 8003d12:	bd08      	pop	{r3, pc}
 8003d14:	40023c00 	.word	0x40023c00

08003d18 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003d18:	4a03      	ldr	r2, [pc, #12]	@ (8003d28 <HAL_IncTick+0x10>)
 8003d1a:	4b04      	ldr	r3, [pc, #16]	@ (8003d2c <HAL_IncTick+0x14>)
 8003d1c:	6811      	ldr	r1, [r2, #0]
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	440b      	add	r3, r1
 8003d22:	6013      	str	r3, [r2, #0]
}
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	20001968 	.word	0x20001968
 8003d2c:	20000524 	.word	0x20000524

08003d30 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003d30:	4b01      	ldr	r3, [pc, #4]	@ (8003d38 <HAL_GetTick+0x8>)
 8003d32:	6818      	ldr	r0, [r3, #0]
}
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop
 8003d38:	20001968 	.word	0x20001968

08003d3c <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  /* Check ADC handle */
  if (hadc == NULL)
 8003d3c:	2800      	cmp	r0, #0
 8003d3e:	f000 809e 	beq.w	8003e7e <HAL_ADC_Init+0x142>
{
 8003d42:	b538      	push	{r3, r4, r5, lr}
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003d44:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8003d46:	4604      	mov	r4, r0
 8003d48:	b13d      	cbz	r5, 8003d5a <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d4a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003d4c:	06db      	lsls	r3, r3, #27
 8003d4e:	d50c      	bpl.n	8003d6a <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d50:	2300      	movs	r3, #0
 8003d52:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    tmp_hal_status = HAL_ERROR;
 8003d56:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8003d58:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8003d5a:	f7ff fc7f 	bl	800365c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003d5e:	6465      	str	r5, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    hadc->Lock = HAL_UNLOCKED;
 8003d62:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d66:	06db      	lsls	r3, r3, #27
 8003d68:	d4f2      	bmi.n	8003d50 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8003d6a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d6c:	4a47      	ldr	r2, [pc, #284]	@ (8003e8c <HAL_ADC_Init+0x150>)
    ADC_STATE_CLR_SET(hadc->State,
 8003d6e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d72:	f023 0302 	bic.w	r3, r3, #2
 8003d76:	f043 0302 	orr.w	r3, r3, #2
 8003d7a:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d7c:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d7e:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d80:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8003d84:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003d86:	6851      	ldr	r1, [r2, #4]
 8003d88:	6860      	ldr	r0, [r4, #4]
 8003d8a:	4301      	orrs	r1, r0
 8003d8c:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d8e:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d90:	6920      	ldr	r0, [r4, #16]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d92:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003da0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003da2:	685a      	ldr	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003da4:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003da6:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003daa:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003dac:	685a      	ldr	r2, [r3, #4]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003db2:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003db4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003db6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003dbc:	689a      	ldr	r2, [r3, #8]
 8003dbe:	4302      	orrs	r2, r0
 8003dc0:	609a      	str	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dc2:	4a33      	ldr	r2, [pc, #204]	@ (8003e90 <HAL_ADC_Init+0x154>)
 8003dc4:	4291      	cmp	r1, r2
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003dc6:	689a      	ldr	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dc8:	d051      	beq.n	8003e6e <HAL_ADC_Init+0x132>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003dca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003dce:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003dd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003dd2:	689a      	ldr	r2, [r3, #8]
 8003dd4:	4311      	orrs	r1, r2
 8003dd6:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dd8:	689a      	ldr	r2, [r3, #8]
 8003dda:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003dde:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003de0:	689a      	ldr	r2, [r3, #8]
 8003de2:	4302      	orrs	r2, r0
 8003de4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	f022 0202 	bic.w	r2, r2, #2
 8003dec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003dee:	689a      	ldr	r2, [r3, #8]
 8003df0:	7e21      	ldrb	r1, [r4, #24]
 8003df2:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8003df6:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003df8:	f894 2020 	ldrb.w	r2, [r4, #32]
 8003dfc:	2a00      	cmp	r2, #0
 8003dfe:	d040      	beq.n	8003e82 <HAL_ADC_Init+0x146>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e00:	685a      	ldr	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e02:	6a61      	ldr	r1, [r4, #36]	@ 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e08:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003e10:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	3901      	subs	r1, #1
 8003e16:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8003e1a:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e1e:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e20:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003e24:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e28:	3901      	subs	r1, #1
 8003e2a:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8003e2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e30:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e32:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e34:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003e38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e3a:	689a      	ldr	r2, [r3, #8]
 8003e3c:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8003e40:	ea42 2240 	orr.w	r2, r2, r0, lsl #9
 8003e44:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e4c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e4e:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003e50:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e52:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8003e56:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003e58:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8003e5a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003e5c:	f023 0303 	bic.w	r3, r3, #3
 8003e60:	f043 0301 	orr.w	r3, r3, #1
 8003e64:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(hadc);
 8003e66:	2300      	movs	r3, #0
 8003e68:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8003e6c:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e6e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e72:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e7a:	609a      	str	r2, [r3, #8]
 8003e7c:	e7b3      	b.n	8003de6 <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 8003e7e:	2001      	movs	r0, #1
}
 8003e80:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e82:	685a      	ldr	r2, [r3, #4]
 8003e84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e88:	605a      	str	r2, [r3, #4]
 8003e8a:	e7c7      	b.n	8003e1c <HAL_ADC_Init+0xe0>
 8003e8c:	40012300 	.word	0x40012300
 8003e90:	0f000001 	.word	0x0f000001

08003e94 <HAL_ADC_ConfigChannel>:
{
 8003e94:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8003e96:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8003e9e:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8003ea0:	f04f 0000 	mov.w	r0, #0
 8003ea4:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003ea6:	f000 809e 	beq.w	8003fe6 <HAL_ADC_ConfigChannel+0x152>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003eb0:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003eb2:	6813      	ldr	r3, [r2, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003eb4:	688c      	ldr	r4, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003eb6:	2d09      	cmp	r5, #9
 8003eb8:	b2a8      	uxth	r0, r5
 8003eba:	d828      	bhi.n	8003f0e <HAL_ADC_ConfigChannel+0x7a>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003ebc:	691e      	ldr	r6, [r3, #16]
 8003ebe:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8003ec2:	f04f 0c07 	mov.w	ip, #7
 8003ec6:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003eca:	ea26 060c 	bic.w	r6, r6, ip
 8003ece:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003ed0:	691e      	ldr	r6, [r3, #16]
 8003ed2:	fa04 f40e 	lsl.w	r4, r4, lr
 8003ed6:	4334      	orrs	r4, r6
 8003ed8:	611c      	str	r4, [r3, #16]
  if (sConfig->Rank < 7U)
 8003eda:	684c      	ldr	r4, [r1, #4]
 8003edc:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003ede:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8003ee2:	d82a      	bhi.n	8003f3a <HAL_ADC_ConfigChannel+0xa6>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003ee4:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8003ee6:	3905      	subs	r1, #5
 8003ee8:	f04f 0c1f 	mov.w	ip, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003eec:	4088      	lsls	r0, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003eee:	fa0c f101 	lsl.w	r1, ip, r1
 8003ef2:	ea24 0101 	bic.w	r1, r4, r1
 8003ef6:	6359      	str	r1, [r3, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003ef8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003efa:	4308      	orrs	r0, r1
 8003efc:	6358      	str	r0, [r3, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003efe:	493b      	ldr	r1, [pc, #236]	@ (8003fec <HAL_ADC_ConfigChannel+0x158>)
 8003f00:	428b      	cmp	r3, r1
 8003f02:	d02b      	beq.n	8003f5c <HAL_ADC_ConfigChannel+0xc8>
  __HAL_UNLOCK(hadc);
 8003f04:	2000      	movs	r0, #0
 8003f06:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
}
 8003f0a:	b002      	add	sp, #8
 8003f0c:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003f0e:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8003f12:	68de      	ldr	r6, [r3, #12]
 8003f14:	f1ac 0c1e 	sub.w	ip, ip, #30
 8003f18:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003f1c:	fa04 f40c 	lsl.w	r4, r4, ip
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003f20:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003f24:	ea26 060c 	bic.w	r6, r6, ip
 8003f28:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003f2a:	68de      	ldr	r6, [r3, #12]
 8003f2c:	4334      	orrs	r4, r6
 8003f2e:	60dc      	str	r4, [r3, #12]
  if (sConfig->Rank < 7U)
 8003f30:	684c      	ldr	r4, [r1, #4]
 8003f32:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003f34:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8003f38:	d9d4      	bls.n	8003ee4 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8003f3a:	2c0c      	cmp	r4, #12
 8003f3c:	d81f      	bhi.n	8003f7e <HAL_ADC_ConfigChannel+0xea>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003f3e:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8003f40:	3923      	subs	r1, #35	@ 0x23
 8003f42:	261f      	movs	r6, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003f44:	4088      	lsls	r0, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003f46:	fa06 f101 	lsl.w	r1, r6, r1
 8003f4a:	ea24 0101 	bic.w	r1, r4, r1
 8003f4e:	6319      	str	r1, [r3, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003f50:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003f52:	4308      	orrs	r0, r1
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003f54:	4925      	ldr	r1, [pc, #148]	@ (8003fec <HAL_ADC_ConfigChannel+0x158>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003f56:	6318      	str	r0, [r3, #48]	@ 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003f58:	428b      	cmp	r3, r1
 8003f5a:	d1d3      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x70>
 8003f5c:	2d12      	cmp	r5, #18
 8003f5e:	d01b      	beq.n	8003f98 <HAL_ADC_ConfigChannel+0x104>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003f60:	4b23      	ldr	r3, [pc, #140]	@ (8003ff0 <HAL_ADC_ConfigChannel+0x15c>)
 8003f62:	429d      	cmp	r5, r3
 8003f64:	d022      	beq.n	8003fac <HAL_ADC_ConfigChannel+0x118>
 8003f66:	2d11      	cmp	r5, #17
 8003f68:	d1cc      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003f6a:	4b22      	ldr	r3, [pc, #136]	@ (8003ff4 <HAL_ADC_ConfigChannel+0x160>)
 8003f6c:	6859      	ldr	r1, [r3, #4]
 8003f6e:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 8003f72:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003f74:	6859      	ldr	r1, [r3, #4]
 8003f76:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8003f7a:	6059      	str	r1, [r3, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f7c:	e7c2      	b.n	8003f04 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003f7e:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8003f80:	3941      	subs	r1, #65	@ 0x41
 8003f82:	261f      	movs	r6, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003f84:	4088      	lsls	r0, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003f86:	fa06 f101 	lsl.w	r1, r6, r1
 8003f8a:	ea24 0101 	bic.w	r1, r4, r1
 8003f8e:	62d9      	str	r1, [r3, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003f90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f92:	4308      	orrs	r0, r1
 8003f94:	62d8      	str	r0, [r3, #44]	@ 0x2c
 8003f96:	e7b2      	b.n	8003efe <HAL_ADC_ConfigChannel+0x6a>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003f98:	4b16      	ldr	r3, [pc, #88]	@ (8003ff4 <HAL_ADC_ConfigChannel+0x160>)
 8003f9a:	6859      	ldr	r1, [r3, #4]
 8003f9c:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8003fa0:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003fa2:	6859      	ldr	r1, [r3, #4]
 8003fa4:	f441 0180 	orr.w	r1, r1, #4194304	@ 0x400000
 8003fa8:	6059      	str	r1, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003faa:	e7ab      	b.n	8003f04 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003fac:	4b11      	ldr	r3, [pc, #68]	@ (8003ff4 <HAL_ADC_ConfigChannel+0x160>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003fae:	4c12      	ldr	r4, [pc, #72]	@ (8003ff8 <HAL_ADC_ConfigChannel+0x164>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003fb0:	6859      	ldr	r1, [r3, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003fb2:	4812      	ldr	r0, [pc, #72]	@ (8003ffc <HAL_ADC_ConfigChannel+0x168>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003fb4:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 8003fb8:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003fba:	6859      	ldr	r1, [r3, #4]
 8003fbc:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8003fc0:	6059      	str	r1, [r3, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003fc2:	6823      	ldr	r3, [r4, #0]
 8003fc4:	fba0 0303 	umull	r0, r3, r0, r3
 8003fc8:	0c9b      	lsrs	r3, r3, #18
 8003fca:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 8003fd2:	9b01      	ldr	r3, [sp, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d095      	beq.n	8003f04 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 8003fd8:	9b01      	ldr	r3, [sp, #4]
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 8003fde:	9b01      	ldr	r3, [sp, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1f9      	bne.n	8003fd8 <HAL_ADC_ConfigChannel+0x144>
 8003fe4:	e78e      	b.n	8003f04 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8003fe6:	2002      	movs	r0, #2
}
 8003fe8:	b002      	add	sp, #8
 8003fea:	bd70      	pop	{r4, r5, r6, pc}
 8003fec:	40012000 	.word	0x40012000
 8003ff0:	10000012 	.word	0x10000012
 8003ff4:	40012300 	.word	0x40012300
 8003ff8:	20000520 	.word	0x20000520
 8003ffc:	431bde83 	.word	0x431bde83

08004000 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8004000:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004002:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004006:	698d      	ldr	r5, [r1, #24]
  __HAL_LOCK(hadc);
 8004008:	2b01      	cmp	r3, #1
 800400a:	f000 80c2 	beq.w	8004192 <HAL_ADCEx_InjectedConfigChannel+0x192>
 800400e:	2301      	movs	r3, #1
 8004010:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8004014:	680c      	ldr	r4, [r1, #0]
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8004016:	6803      	ldr	r3, [r0, #0]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8004018:	688a      	ldr	r2, [r1, #8]
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 800401a:	2c09      	cmp	r4, #9
 800401c:	4684      	mov	ip, r0
 800401e:	b2a0      	uxth	r0, r4
 8004020:	d861      	bhi.n	80040e6 <HAL_ADCEx_InjectedConfigChannel+0xe6>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8004022:	691e      	ldr	r6, [r3, #16]
 8004024:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8004028:	2707      	movs	r7, #7
 800402a:	fa07 f70e 	lsl.w	r7, r7, lr
 800402e:	ea26 0607 	bic.w	r6, r6, r7
 8004032:	611e      	str	r6, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8004034:	691e      	ldr	r6, [r3, #16]
 8004036:	fa02 f20e 	lsl.w	r2, r2, lr
 800403a:	4332      	orrs	r2, r6
 800403c:	611a      	str	r2, [r3, #16]
  }

  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 800403e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8004040:	690f      	ldr	r7, [r1, #16]

  /* Rank configuration */

  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 8004042:	684e      	ldr	r6, [r1, #4]
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8004044:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8004048:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 800404a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800404c:	f107 3eff 	add.w	lr, r7, #4294967295
 8004050:	ea42 520e 	orr.w	r2, r2, lr, lsl #20
 8004054:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 8004056:	1cf2      	adds	r2, r6, #3
 8004058:	1bd2      	subs	r2, r2, r7
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
 800405e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004062:	f04f 0e1f 	mov.w	lr, #31

  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 8004066:	4090      	lsls	r0, r2
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 8004068:	fa0e f202 	lsl.w	r2, lr, r2
 800406c:	ea27 0202 	bic.w	r2, r7, r2
 8004070:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 8004072:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004074:	4310      	orrs	r0, r2
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004076:	4a48      	ldr	r2, [pc, #288]	@ (8004198 <HAL_ADCEx_InjectedConfigChannel+0x198>)
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
 8004078:	6398      	str	r0, [r3, #56]	@ 0x38
  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800407a:	4295      	cmp	r5, r2
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 800407c:	689a      	ldr	r2, [r3, #8]
 800407e:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 8004082:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8004084:	689a      	ldr	r2, [r3, #8]
  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004086:	d065      	beq.n	8004154 <HAL_ADCEx_InjectedConfigChannel+0x154>
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8004088:	4315      	orrs	r5, r2
 800408a:	609d      	str	r5, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 800408c:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 800408e:	69c8      	ldr	r0, [r1, #28]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8004090:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8004094:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	4302      	orrs	r2, r0
 800409a:	609a      	str	r2, [r3, #8]
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
  }

  if (sConfigInjected->AutoInjectedConv != DISABLE)
 800409c:	7d4a      	ldrb	r2, [r1, #21]
 800409e:	2a00      	cmp	r2, #0
 80040a0:	d031      	beq.n	8004106 <HAL_ADCEx_InjectedConfigChannel+0x106>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 80040a2:	685a      	ldr	r2, [r3, #4]
 80040a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040a8:	605a      	str	r2, [r3, #4]
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
  }

  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 80040aa:	7d0a      	ldrb	r2, [r1, #20]
 80040ac:	2a00      	cmp	r2, #0
 80040ae:	d031      	beq.n	8004114 <HAL_ADCEx_InjectedConfigChannel+0x114>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 80040b0:	685a      	ldr	r2, [r3, #4]
 80040b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80040b6:	605a      	str	r2, [r3, #4]
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
  }

  switch (sConfigInjected->InjectedRank)
 80040b8:	2e02      	cmp	r6, #2
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 80040ba:	68ca      	ldr	r2, [r1, #12]
  switch (sConfigInjected->InjectedRank)
 80040bc:	d031      	beq.n	8004122 <HAL_ADCEx_InjectedConfigChannel+0x122>
 80040be:	2e03      	cmp	r6, #3
 80040c0:	d056      	beq.n	8004170 <HAL_ADCEx_InjectedConfigChannel+0x170>
 80040c2:	2e01      	cmp	r6, #1
 80040c4:	d04a      	beq.n	800415c <HAL_ADCEx_InjectedConfigChannel+0x15c>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
      break;
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 80040c6:	6a19      	ldr	r1, [r3, #32]
 80040c8:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 80040cc:	f021 010f 	bic.w	r1, r1, #15
 80040d0:	6219      	str	r1, [r3, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 80040d2:	6a19      	ldr	r1, [r3, #32]
 80040d4:	430a      	orrs	r2, r1
 80040d6:	621a      	str	r2, [r3, #32]
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 80040d8:	4a30      	ldr	r2, [pc, #192]	@ (800419c <HAL_ADCEx_InjectedConfigChannel+0x19c>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d02d      	beq.n	800413a <HAL_ADCEx_InjectedConfigChannel+0x13a>
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040de:	2000      	movs	r0, #0
 80040e0:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
}
 80040e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 80040e6:	eb00 0640 	add.w	r6, r0, r0, lsl #1
 80040ea:	68df      	ldr	r7, [r3, #12]
 80040ec:	3e1e      	subs	r6, #30
 80040ee:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80040f2:	40b2      	lsls	r2, r6
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 80040f4:	fa0e f606 	lsl.w	r6, lr, r6
 80040f8:	ea27 0606 	bic.w	r6, r7, r6
 80040fc:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80040fe:	68de      	ldr	r6, [r3, #12]
 8004100:	4332      	orrs	r2, r6
 8004102:	60da      	str	r2, [r3, #12]
 8004104:	e79b      	b.n	800403e <HAL_ADCEx_InjectedConfigChannel+0x3e>
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800410c:	605a      	str	r2, [r3, #4]
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 800410e:	7d0a      	ldrb	r2, [r1, #20]
 8004110:	2a00      	cmp	r2, #0
 8004112:	d1cd      	bne.n	80040b0 <HAL_ADCEx_InjectedConfigChannel+0xb0>
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8004114:	685a      	ldr	r2, [r3, #4]
 8004116:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800411a:	605a      	str	r2, [r3, #4]
  switch (sConfigInjected->InjectedRank)
 800411c:	2e02      	cmp	r6, #2
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 800411e:	68ca      	ldr	r2, [r1, #12]
  switch (sConfigInjected->InjectedRank)
 8004120:	d1cd      	bne.n	80040be <HAL_ADCEx_InjectedConfigChannel+0xbe>
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8004122:	6999      	ldr	r1, [r3, #24]
 8004124:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 8004128:	f021 010f 	bic.w	r1, r1, #15
 800412c:	6199      	str	r1, [r3, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 800412e:	6999      	ldr	r1, [r3, #24]
 8004130:	430a      	orrs	r2, r1
 8004132:	619a      	str	r2, [r3, #24]
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8004134:	4a19      	ldr	r2, [pc, #100]	@ (800419c <HAL_ADCEx_InjectedConfigChannel+0x19c>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d1d1      	bne.n	80040de <HAL_ADCEx_InjectedConfigChannel+0xde>
 800413a:	2c12      	cmp	r4, #18
 800413c:	d022      	beq.n	8004184 <HAL_ADCEx_InjectedConfigChannel+0x184>
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 800413e:	4b18      	ldr	r3, [pc, #96]	@ (80041a0 <HAL_ADCEx_InjectedConfigChannel+0x1a0>)
 8004140:	429c      	cmp	r4, r3
 8004142:	d001      	beq.n	8004148 <HAL_ADCEx_InjectedConfigChannel+0x148>
 8004144:	2c11      	cmp	r4, #17
 8004146:	d1ca      	bne.n	80040de <HAL_ADCEx_InjectedConfigChannel+0xde>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004148:	4a16      	ldr	r2, [pc, #88]	@ (80041a4 <HAL_ADCEx_InjectedConfigChannel+0x1a4>)
 800414a:	6853      	ldr	r3, [r2, #4]
 800414c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004150:	6053      	str	r3, [r2, #4]
 8004152:	e7c4      	b.n	80040de <HAL_ADCEx_InjectedConfigChannel+0xde>
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8004154:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8004158:	609a      	str	r2, [r3, #8]
 800415a:	e79f      	b.n	800409c <HAL_ADCEx_InjectedConfigChannel+0x9c>
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 800415c:	6959      	ldr	r1, [r3, #20]
 800415e:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 8004162:	f021 010f 	bic.w	r1, r1, #15
 8004166:	6159      	str	r1, [r3, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8004168:	6959      	ldr	r1, [r3, #20]
 800416a:	430a      	orrs	r2, r1
 800416c:	615a      	str	r2, [r3, #20]
      break;
 800416e:	e7b3      	b.n	80040d8 <HAL_ADCEx_InjectedConfigChannel+0xd8>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8004170:	69d9      	ldr	r1, [r3, #28]
 8004172:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 8004176:	f021 010f 	bic.w	r1, r1, #15
 800417a:	61d9      	str	r1, [r3, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 800417c:	69d9      	ldr	r1, [r3, #28]
 800417e:	430a      	orrs	r2, r1
 8004180:	61da      	str	r2, [r3, #28]
      break;
 8004182:	e7a9      	b.n	80040d8 <HAL_ADCEx_InjectedConfigChannel+0xd8>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004184:	f8d2 3304 	ldr.w	r3, [r2, #772]	@ 0x304
 8004188:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800418c:	f8c2 3304 	str.w	r3, [r2, #772]	@ 0x304
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8004190:	e7a5      	b.n	80040de <HAL_ADCEx_InjectedConfigChannel+0xde>
  __HAL_LOCK(hadc);
 8004192:	2002      	movs	r0, #2
}
 8004194:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004196:	bf00      	nop
 8004198:	000f0001 	.word	0x000f0001
 800419c:	40012000 	.word	0x40012000
 80041a0:	10000012 	.word	0x10000012
 80041a4:	40012300 	.word	0x40012300

080041a8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041a8:	4907      	ldr	r1, [pc, #28]	@ (80041c8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80041aa:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041ac:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041ae:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041b2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041b6:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041b8:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041ba:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80041be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80041c2:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	e000ed00 	.word	0xe000ed00

080041cc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041cc:	4b1b      	ldr	r3, [pc, #108]	@ (800423c <HAL_NVIC_SetPriority+0x70>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80041d4:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041d6:	f1c3 0e07 	rsb	lr, r3, #7
 80041da:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041de:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041e2:	bf28      	it	cs
 80041e4:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041e8:	f1bc 0f06 	cmp.w	ip, #6
 80041ec:	d91c      	bls.n	8004228 <HAL_NVIC_SetPriority+0x5c>
 80041ee:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041f2:	f04f 33ff 	mov.w	r3, #4294967295
 80041f6:	fa03 f30c 	lsl.w	r3, r3, ip
 80041fa:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004202:	fa03 f30e 	lsl.w	r3, r3, lr
 8004206:	ea21 0303 	bic.w	r3, r1, r3
 800420a:	fa03 f30c 	lsl.w	r3, r3, ip
 800420e:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004210:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8004212:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004214:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8004216:	db0a      	blt.n	800422e <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004218:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800421c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8004220:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004224:	f85d fb04 	ldr.w	pc, [sp], #4
 8004228:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800422a:	4694      	mov	ip, r2
 800422c:	e7e7      	b.n	80041fe <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800422e:	4a04      	ldr	r2, [pc, #16]	@ (8004240 <HAL_NVIC_SetPriority+0x74>)
 8004230:	f000 000f 	and.w	r0, r0, #15
 8004234:	4402      	add	r2, r0
 8004236:	7613      	strb	r3, [r2, #24]
 8004238:	f85d fb04 	ldr.w	pc, [sp], #4
 800423c:	e000ed00 	.word	0xe000ed00
 8004240:	e000ecfc 	.word	0xe000ecfc

08004244 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004244:	2800      	cmp	r0, #0
 8004246:	db07      	blt.n	8004258 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004248:	4a04      	ldr	r2, [pc, #16]	@ (800425c <HAL_NVIC_EnableIRQ+0x18>)
 800424a:	0941      	lsrs	r1, r0, #5
 800424c:	2301      	movs	r3, #1
 800424e:	f000 001f 	and.w	r0, r0, #31
 8004252:	4083      	lsls	r3, r0
 8004254:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	e000e100 	.word	0xe000e100

08004260 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004260:	3801      	subs	r0, #1
 8004262:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8004266:	d301      	bcc.n	800426c <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004268:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800426a:	4770      	bx	lr
{
 800426c:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800426e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004272:	4c07      	ldr	r4, [pc, #28]	@ (8004290 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004274:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004276:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 800427a:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800427e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004280:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004282:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004284:	619a      	str	r2, [r3, #24]
}
 8004286:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800428a:	6119      	str	r1, [r3, #16]
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	e000ed00 	.word	0xe000ed00

08004294 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop

08004298 <HAL_SYSTICK_IRQHandler>:
{
 8004298:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800429a:	f7ff fffb 	bl	8004294 <HAL_SYSTICK_Callback>
}
 800429e:	bd08      	pop	{r3, pc}

080042a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042a0:	b538      	push	{r3, r4, r5, lr}
 80042a2:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80042a4:	f7ff fd44 	bl	8003d30 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80042a8:	2c00      	cmp	r4, #0
 80042aa:	d06f      	beq.n	800438c <HAL_DMA_Init+0xec>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80042ac:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 80042ae:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 80042b0:	2102      	movs	r1, #2
 80042b2:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 80042b6:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	f022 0201 	bic.w	r2, r2, #1
 80042c0:	4605      	mov	r5, r0
 80042c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042c4:	e005      	b.n	80042d2 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042c6:	f7ff fd33 	bl	8003d30 <HAL_GetTick>
 80042ca:	1b43      	subs	r3, r0, r5
 80042cc:	2b05      	cmp	r3, #5
 80042ce:	d839      	bhi.n	8004344 <HAL_DMA_Init+0xa4>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042d0:	6823      	ldr	r3, [r4, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	07d1      	lsls	r1, r2, #31
 80042d6:	d4f6      	bmi.n	80042c6 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042d8:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 80042dc:	68e1      	ldr	r1, [r4, #12]
 80042de:	4302      	orrs	r2, r0
 80042e0:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042e2:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042e6:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042e8:	432a      	orrs	r2, r5
 80042ea:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042ec:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 80042ee:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042f0:	4302      	orrs	r2, r0
 80042f2:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80042f4:	4932      	ldr	r1, [pc, #200]	@ (80043c0 <HAL_DMA_Init+0x120>)
 80042f6:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80042f8:	6a25      	ldr	r5, [r4, #32]
 80042fa:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042fc:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042fe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004300:	2904      	cmp	r1, #4
 8004302:	d026      	beq.n	8004352 <HAL_DMA_Init+0xb2>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004304:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004306:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004308:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800430c:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800430e:	b2d8      	uxtb	r0, r3
 8004310:	4a2c      	ldr	r2, [pc, #176]	@ (80043c4 <HAL_DMA_Init+0x124>)
  hdma->Instance->FCR = tmp;
 8004312:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004314:	3810      	subs	r0, #16
 8004316:	fba2 5200 	umull	r5, r2, r2, r0
 800431a:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800431c:	492a      	ldr	r1, [pc, #168]	@ (80043c8 <HAL_DMA_Init+0x128>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800431e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004322:	5c89      	ldrb	r1, [r1, r2]
 8004324:	65e1      	str	r1, [r4, #92]	@ 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004326:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 800432a:	285f      	cmp	r0, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800432c:	bf88      	it	hi
 800432e:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004330:	223f      	movs	r2, #63	@ 0x3f
 8004332:	408a      	lsls	r2, r1
 8004334:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004336:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004338:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 800433a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800433c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800433e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 8004342:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004344:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004346:	2220      	movs	r2, #32
 8004348:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800434a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      return HAL_TIMEOUT;
 800434e:	4618      	mov	r0, r3
}
 8004350:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004352:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 8004356:	4329      	orrs	r1, r5
 8004358:	4311      	orrs	r1, r2
  hdma->Instance->CR = tmp;  
 800435a:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 800435c:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 800435e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004360:	f021 0107 	bic.w	r1, r1, #7
 8004364:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8004366:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800436a:	2d00      	cmp	r5, #0
 800436c:	d0cf      	beq.n	800430e <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800436e:	b178      	cbz	r0, 8004390 <HAL_DMA_Init+0xf0>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004370:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8004374:	d016      	beq.n	80043a4 <HAL_DMA_Init+0x104>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004376:	2a02      	cmp	r2, #2
 8004378:	d903      	bls.n	8004382 <HAL_DMA_Init+0xe2>
 800437a:	2a03      	cmp	r2, #3
 800437c:	d1c7      	bne.n	800430e <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800437e:	01ea      	lsls	r2, r5, #7
 8004380:	d5c5      	bpl.n	800430e <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004382:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8004384:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004386:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8004388:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 800438c:	2001      	movs	r0, #1
}
 800438e:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8004390:	2a01      	cmp	r2, #1
 8004392:	d003      	beq.n	800439c <HAL_DMA_Init+0xfc>
 8004394:	f032 0202 	bics.w	r2, r2, #2
 8004398:	d1b9      	bne.n	800430e <HAL_DMA_Init+0x6e>
 800439a:	e7f0      	b.n	800437e <HAL_DMA_Init+0xde>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800439c:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 80043a0:	d1b5      	bne.n	800430e <HAL_DMA_Init+0x6e>
 80043a2:	e7ee      	b.n	8004382 <HAL_DMA_Init+0xe2>
    switch (tmp)
 80043a4:	2a03      	cmp	r2, #3
 80043a6:	d8b2      	bhi.n	800430e <HAL_DMA_Init+0x6e>
 80043a8:	a001      	add	r0, pc, #4	@ (adr r0, 80043b0 <HAL_DMA_Init+0x110>)
 80043aa:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80043ae:	bf00      	nop
 80043b0:	08004383 	.word	0x08004383
 80043b4:	0800437f 	.word	0x0800437f
 80043b8:	08004383 	.word	0x08004383
 80043bc:	0800439d 	.word	0x0800439d
 80043c0:	f010803f 	.word	0xf010803f
 80043c4:	aaaaaaab 	.word	0xaaaaaaab
 80043c8:	080077f4 	.word	0x080077f4

080043cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043d0:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043d2:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043d4:	f8df a200 	ldr.w	sl, [pc, #512]	@ 80045d8 <HAL_GPIO_Init+0x20c>
{
 80043d8:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 80043da:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043de:	4689      	mov	r9, r1
 80043e0:	e003      	b.n	80043ea <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043e2:	3301      	adds	r3, #1
 80043e4:	2b10      	cmp	r3, #16
 80043e6:	f000 808c 	beq.w	8004502 <HAL_GPIO_Init+0x136>
    ioposition = 0x01U << position;
 80043ea:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043ee:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 80043f2:	43a2      	bics	r2, r4
 80043f4:	d1f5      	bne.n	80043e2 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043f6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80043fa:	f001 0203 	and.w	r2, r1, #3
 80043fe:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004402:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004404:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004406:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800440a:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800440c:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004410:	d97a      	bls.n	8004508 <HAL_GPIO_Init+0x13c>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004412:	2a03      	cmp	r2, #3
 8004414:	f040 80b1 	bne.w	800457a <HAL_GPIO_Init+0x1ae>
      temp = GPIOx->MODER;
 8004418:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800441a:	fa02 f20c 	lsl.w	r2, r2, ip
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800441e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004420:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004422:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8004426:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004428:	d0db      	beq.n	80043e2 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800442a:	2200      	movs	r2, #0
 800442c:	9203      	str	r2, [sp, #12]
 800442e:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 8004432:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004436:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 800443a:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 800443e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8004442:	9203      	str	r2, [sp, #12]
 8004444:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004446:	f023 0203 	bic.w	r2, r3, #3
 800444a:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800444e:	f003 0703 	and.w	r7, r3, #3
 8004452:	260f      	movs	r6, #15
 8004454:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8004458:	00bf      	lsls	r7, r7, #2
 800445a:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800445e:	4e5b      	ldr	r6, [pc, #364]	@ (80045cc <HAL_GPIO_Init+0x200>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8004460:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004462:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004464:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004468:	d022      	beq.n	80044b0 <HAL_GPIO_Init+0xe4>
 800446a:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800446e:	42b0      	cmp	r0, r6
 8004470:	f000 808e 	beq.w	8004590 <HAL_GPIO_Init+0x1c4>
 8004474:	4e56      	ldr	r6, [pc, #344]	@ (80045d0 <HAL_GPIO_Init+0x204>)
 8004476:	42b0      	cmp	r0, r6
 8004478:	f000 8090 	beq.w	800459c <HAL_GPIO_Init+0x1d0>
 800447c:	f8df c15c 	ldr.w	ip, [pc, #348]	@ 80045dc <HAL_GPIO_Init+0x210>
 8004480:	4560      	cmp	r0, ip
 8004482:	f000 8091 	beq.w	80045a8 <HAL_GPIO_Init+0x1dc>
 8004486:	f8df c158 	ldr.w	ip, [pc, #344]	@ 80045e0 <HAL_GPIO_Init+0x214>
 800448a:	4560      	cmp	r0, ip
 800448c:	f000 8092 	beq.w	80045b4 <HAL_GPIO_Init+0x1e8>
 8004490:	f8df c150 	ldr.w	ip, [pc, #336]	@ 80045e4 <HAL_GPIO_Init+0x218>
 8004494:	4560      	cmp	r0, ip
 8004496:	f000 8093 	beq.w	80045c0 <HAL_GPIO_Init+0x1f4>
 800449a:	f8df c14c 	ldr.w	ip, [pc, #332]	@ 80045e8 <HAL_GPIO_Init+0x21c>
 800449e:	4560      	cmp	r0, ip
 80044a0:	bf0c      	ite	eq
 80044a2:	f04f 0c06 	moveq.w	ip, #6
 80044a6:	f04f 0c07 	movne.w	ip, #7
 80044aa:	fa0c f707 	lsl.w	r7, ip, r7
 80044ae:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044b0:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044b2:	4a48      	ldr	r2, [pc, #288]	@ (80045d4 <HAL_GPIO_Init+0x208>)
 80044b4:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044b6:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 80044b8:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 80044bc:	4e45      	ldr	r6, [pc, #276]	@ (80045d4 <HAL_GPIO_Init+0x208>)
        temp &= ~((uint32_t)iocurrent);
 80044be:	bf54      	ite	pl
 80044c0:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80044c2:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 80044c6:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 80044c8:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 80044ca:	4e42      	ldr	r6, [pc, #264]	@ (80045d4 <HAL_GPIO_Init+0x208>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044cc:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 80044ce:	bf54      	ite	pl
 80044d0:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80044d2:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 80044d6:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 80044d8:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044da:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80044dc:	4e3d      	ldr	r6, [pc, #244]	@ (80045d4 <HAL_GPIO_Init+0x208>)
        temp &= ~((uint32_t)iocurrent);
 80044de:	bf54      	ite	pl
 80044e0:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80044e2:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 80044e6:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044e8:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044ea:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044ec:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80044f0:	4938      	ldr	r1, [pc, #224]	@ (80045d4 <HAL_GPIO_Init+0x208>)
        temp &= ~((uint32_t)iocurrent);
 80044f2:	bf54      	ite	pl
 80044f4:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80044f6:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044fa:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 80044fc:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044fe:	f47f af74 	bne.w	80043ea <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8004502:	b005      	add	sp, #20
 8004504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8004508:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800450a:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800450e:	f8d9 700c 	ldr.w	r7, [r9, #12]
 8004512:	fa07 f70c 	lsl.w	r7, r7, ip
 8004516:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 800451a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800451c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800451e:	ea27 0e08 	bic.w	lr, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004522:	f3c1 1700 	ubfx	r7, r1, #4, #1
 8004526:	409f      	lsls	r7, r3
 8004528:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800452c:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800452e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004530:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004534:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8004538:	fa07 f70c 	lsl.w	r7, r7, ip
 800453c:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004540:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8004542:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004544:	f47f af68 	bne.w	8004418 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 8004548:	08df      	lsrs	r7, r3, #3
 800454a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800454e:	9701      	str	r7, [sp, #4]
 8004550:	6a3e      	ldr	r6, [r7, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004552:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 8004556:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004558:	f003 0e07 	and.w	lr, r3, #7
 800455c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8004560:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004562:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004566:	fa06 fe0e 	lsl.w	lr, r6, lr
 800456a:	9e00      	ldr	r6, [sp, #0]
 800456c:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8004570:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004572:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8004576:	6237      	str	r7, [r6, #32]
 8004578:	e74e      	b.n	8004418 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 800457a:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800457c:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004580:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8004584:	fa07 f70c 	lsl.w	r7, r7, ip
 8004588:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 800458c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800458e:	e743      	b.n	8004418 <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004590:	f04f 0c01 	mov.w	ip, #1
 8004594:	fa0c f707 	lsl.w	r7, ip, r7
 8004598:	433d      	orrs	r5, r7
 800459a:	e789      	b.n	80044b0 <HAL_GPIO_Init+0xe4>
 800459c:	f04f 0c02 	mov.w	ip, #2
 80045a0:	fa0c f707 	lsl.w	r7, ip, r7
 80045a4:	433d      	orrs	r5, r7
 80045a6:	e783      	b.n	80044b0 <HAL_GPIO_Init+0xe4>
 80045a8:	f04f 0c03 	mov.w	ip, #3
 80045ac:	fa0c f707 	lsl.w	r7, ip, r7
 80045b0:	433d      	orrs	r5, r7
 80045b2:	e77d      	b.n	80044b0 <HAL_GPIO_Init+0xe4>
 80045b4:	f04f 0c04 	mov.w	ip, #4
 80045b8:	fa0c f707 	lsl.w	r7, ip, r7
 80045bc:	433d      	orrs	r5, r7
 80045be:	e777      	b.n	80044b0 <HAL_GPIO_Init+0xe4>
 80045c0:	f04f 0c05 	mov.w	ip, #5
 80045c4:	fa0c f707 	lsl.w	r7, ip, r7
 80045c8:	433d      	orrs	r5, r7
 80045ca:	e771      	b.n	80044b0 <HAL_GPIO_Init+0xe4>
 80045cc:	40020000 	.word	0x40020000
 80045d0:	40020800 	.word	0x40020800
 80045d4:	40013c00 	.word	0x40013c00
 80045d8:	40023800 	.word	0x40023800
 80045dc:	40020c00 	.word	0x40020c00
 80045e0:	40021000 	.word	0x40021000
 80045e4:	40021400 	.word	0x40021400
 80045e8:	40021800 	.word	0x40021800

080045ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045ec:	b902      	cbnz	r2, 80045f0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045ee:	0409      	lsls	r1, r1, #16
 80045f0:	6181      	str	r1, [r0, #24]
  }
}
 80045f2:	4770      	bx	lr

080045f4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80045f4:	b530      	push	{r4, r5, lr}
 80045f6:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 80045f8:	4b19      	ldr	r3, [pc, #100]	@ (8004660 <HAL_PWREx_EnableOverDrive+0x6c>)
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80045fa:	491a      	ldr	r1, [pc, #104]	@ (8004664 <HAL_PWREx_EnableOverDrive+0x70>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80045fc:	4d1a      	ldr	r5, [pc, #104]	@ (8004668 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80045fe:	2200      	movs	r2, #0
 8004600:	9201      	str	r2, [sp, #4]
 8004602:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004604:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004608:	641a      	str	r2, [r3, #64]	@ 0x40
 800460a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800460c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004610:	9301      	str	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004612:	2201      	movs	r2, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8004614:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004616:	640a      	str	r2, [r1, #64]	@ 0x40
  tickstart = HAL_GetTick();
 8004618:	f7ff fb8a 	bl	8003d30 <HAL_GetTick>
 800461c:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800461e:	e005      	b.n	800462c <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004620:	f7ff fb86 	bl	8003d30 <HAL_GetTick>
 8004624:	1b00      	subs	r0, r0, r4
 8004626:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800462a:	d816      	bhi.n	800465a <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800462c:	686b      	ldr	r3, [r5, #4]
 800462e:	03da      	lsls	r2, r3, #15
 8004630:	d5f6      	bpl.n	8004620 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004632:	4b0c      	ldr	r3, [pc, #48]	@ (8004664 <HAL_PWREx_EnableOverDrive+0x70>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004634:	4d0c      	ldr	r5, [pc, #48]	@ (8004668 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004636:	2201      	movs	r2, #1
 8004638:	645a      	str	r2, [r3, #68]	@ 0x44
  tickstart = HAL_GetTick();
 800463a:	f7ff fb79 	bl	8003d30 <HAL_GetTick>
 800463e:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004640:	e005      	b.n	800464e <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004642:	f7ff fb75 	bl	8003d30 <HAL_GetTick>
 8004646:	1b00      	subs	r0, r0, r4
 8004648:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800464c:	d805      	bhi.n	800465a <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800464e:	686b      	ldr	r3, [r5, #4]
 8004650:	039b      	lsls	r3, r3, #14
 8004652:	d5f6      	bpl.n	8004642 <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8004654:	2000      	movs	r0, #0
}
 8004656:	b003      	add	sp, #12
 8004658:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 800465a:	2003      	movs	r0, #3
}
 800465c:	b003      	add	sp, #12
 800465e:	bd30      	pop	{r4, r5, pc}
 8004660:	40023800 	.word	0x40023800
 8004664:	420e0000 	.word	0x420e0000
 8004668:	40007000 	.word	0x40007000

0800466c <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800466c:	2800      	cmp	r0, #0
 800466e:	f000 8087 	beq.w	8004780 <HAL_RCC_ClockConfig+0x114>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004672:	4a48      	ldr	r2, [pc, #288]	@ (8004794 <HAL_RCC_ClockConfig+0x128>)
 8004674:	6813      	ldr	r3, [r2, #0]
 8004676:	f003 030f 	and.w	r3, r3, #15
 800467a:	428b      	cmp	r3, r1
{
 800467c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004680:	460d      	mov	r5, r1
 8004682:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004684:	d209      	bcs.n	800469a <HAL_RCC_ClockConfig+0x2e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004686:	b2cb      	uxtb	r3, r1
 8004688:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800468a:	6813      	ldr	r3, [r2, #0]
 800468c:	f003 030f 	and.w	r3, r3, #15
 8004690:	428b      	cmp	r3, r1
 8004692:	d002      	beq.n	800469a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004694:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 8004696:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800469a:	6823      	ldr	r3, [r4, #0]
 800469c:	0798      	lsls	r0, r3, #30
 800469e:	d514      	bpl.n	80046ca <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046a0:	0759      	lsls	r1, r3, #29
 80046a2:	d504      	bpl.n	80046ae <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046a4:	493c      	ldr	r1, [pc, #240]	@ (8004798 <HAL_RCC_ClockConfig+0x12c>)
 80046a6:	688a      	ldr	r2, [r1, #8]
 80046a8:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 80046ac:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046ae:	071a      	lsls	r2, r3, #28
 80046b0:	d504      	bpl.n	80046bc <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046b2:	4939      	ldr	r1, [pc, #228]	@ (8004798 <HAL_RCC_ClockConfig+0x12c>)
 80046b4:	688a      	ldr	r2, [r1, #8]
 80046b6:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 80046ba:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046bc:	4936      	ldr	r1, [pc, #216]	@ (8004798 <HAL_RCC_ClockConfig+0x12c>)
 80046be:	68a0      	ldr	r0, [r4, #8]
 80046c0:	688a      	ldr	r2, [r1, #8]
 80046c2:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80046c6:	4302      	orrs	r2, r0
 80046c8:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ca:	07df      	lsls	r7, r3, #31
 80046cc:	d521      	bpl.n	8004712 <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046ce:	6862      	ldr	r2, [r4, #4]
 80046d0:	2a01      	cmp	r2, #1
 80046d2:	d057      	beq.n	8004784 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046d4:	1e93      	subs	r3, r2, #2
 80046d6:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046d8:	4b2f      	ldr	r3, [pc, #188]	@ (8004798 <HAL_RCC_ClockConfig+0x12c>)
 80046da:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046dc:	d94d      	bls.n	800477a <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046de:	0799      	lsls	r1, r3, #30
 80046e0:	d5d8      	bpl.n	8004694 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046e2:	4e2d      	ldr	r6, [pc, #180]	@ (8004798 <HAL_RCC_ClockConfig+0x12c>)
 80046e4:	68b3      	ldr	r3, [r6, #8]
 80046e6:	f023 0303 	bic.w	r3, r3, #3
 80046ea:	4313      	orrs	r3, r2
 80046ec:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80046ee:	f7ff fb1f 	bl	8003d30 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046f2:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80046f6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046f8:	e004      	b.n	8004704 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046fa:	f7ff fb19 	bl	8003d30 <HAL_GetTick>
 80046fe:	1bc0      	subs	r0, r0, r7
 8004700:	4540      	cmp	r0, r8
 8004702:	d844      	bhi.n	800478e <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004704:	68b3      	ldr	r3, [r6, #8]
 8004706:	6862      	ldr	r2, [r4, #4]
 8004708:	f003 030c 	and.w	r3, r3, #12
 800470c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004710:	d1f3      	bne.n	80046fa <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004712:	4a20      	ldr	r2, [pc, #128]	@ (8004794 <HAL_RCC_ClockConfig+0x128>)
 8004714:	6813      	ldr	r3, [r2, #0]
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	42ab      	cmp	r3, r5
 800471c:	d906      	bls.n	800472c <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800471e:	b2eb      	uxtb	r3, r5
 8004720:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004722:	6813      	ldr	r3, [r2, #0]
 8004724:	f003 030f 	and.w	r3, r3, #15
 8004728:	42ab      	cmp	r3, r5
 800472a:	d1b3      	bne.n	8004694 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800472c:	6823      	ldr	r3, [r4, #0]
 800472e:	075a      	lsls	r2, r3, #29
 8004730:	d506      	bpl.n	8004740 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004732:	4919      	ldr	r1, [pc, #100]	@ (8004798 <HAL_RCC_ClockConfig+0x12c>)
 8004734:	68e0      	ldr	r0, [r4, #12]
 8004736:	688a      	ldr	r2, [r1, #8]
 8004738:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 800473c:	4302      	orrs	r2, r0
 800473e:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004740:	071b      	lsls	r3, r3, #28
 8004742:	d507      	bpl.n	8004754 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004744:	4a14      	ldr	r2, [pc, #80]	@ (8004798 <HAL_RCC_ClockConfig+0x12c>)
 8004746:	6921      	ldr	r1, [r4, #16]
 8004748:	6893      	ldr	r3, [r2, #8]
 800474a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800474e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004752:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004754:	f000 f84e 	bl	80047f4 <HAL_RCC_GetSysClockFreq>
 8004758:	4a0f      	ldr	r2, [pc, #60]	@ (8004798 <HAL_RCC_ClockConfig+0x12c>)
 800475a:	4c10      	ldr	r4, [pc, #64]	@ (800479c <HAL_RCC_ClockConfig+0x130>)
 800475c:	6892      	ldr	r2, [r2, #8]
 800475e:	4910      	ldr	r1, [pc, #64]	@ (80047a0 <HAL_RCC_ClockConfig+0x134>)
 8004760:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004764:	4603      	mov	r3, r0
 8004766:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8004768:	480e      	ldr	r0, [pc, #56]	@ (80047a4 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800476a:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 800476c:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800476e:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8004770:	f7ff fa94 	bl	8003c9c <HAL_InitTick>
  return HAL_OK;
 8004774:	2000      	movs	r0, #0
}
 8004776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800477a:	0198      	lsls	r0, r3, #6
 800477c:	d4b1      	bmi.n	80046e2 <HAL_RCC_ClockConfig+0x76>
 800477e:	e789      	b.n	8004694 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8004780:	2001      	movs	r0, #1
}
 8004782:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004784:	4b04      	ldr	r3, [pc, #16]	@ (8004798 <HAL_RCC_ClockConfig+0x12c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	039e      	lsls	r6, r3, #14
 800478a:	d4aa      	bmi.n	80046e2 <HAL_RCC_ClockConfig+0x76>
 800478c:	e782      	b.n	8004694 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 800478e:	2003      	movs	r0, #3
 8004790:	e781      	b.n	8004696 <HAL_RCC_ClockConfig+0x2a>
 8004792:	bf00      	nop
 8004794:	40023c00 	.word	0x40023c00
 8004798:	40023800 	.word	0x40023800
 800479c:	080077e4 	.word	0x080077e4
 80047a0:	20000520 	.word	0x20000520
 80047a4:	20000528 	.word	0x20000528

080047a8 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80047a8:	4b01      	ldr	r3, [pc, #4]	@ (80047b0 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80047aa:	6818      	ldr	r0, [r3, #0]
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	20000520 	.word	0x20000520

080047b4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80047b4:	4b04      	ldr	r3, [pc, #16]	@ (80047c8 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80047b6:	4905      	ldr	r1, [pc, #20]	@ (80047cc <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	4a05      	ldr	r2, [pc, #20]	@ (80047d0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80047bc:	6808      	ldr	r0, [r1, #0]
 80047be:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80047c2:	5cd3      	ldrb	r3, [r2, r3]
}
 80047c4:	40d8      	lsrs	r0, r3
 80047c6:	4770      	bx	lr
 80047c8:	40023800 	.word	0x40023800
 80047cc:	20000520 	.word	0x20000520
 80047d0:	080077dc 	.word	0x080077dc

080047d4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80047d4:	4b04      	ldr	r3, [pc, #16]	@ (80047e8 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 80047d6:	4905      	ldr	r1, [pc, #20]	@ (80047ec <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	4a05      	ldr	r2, [pc, #20]	@ (80047f0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80047dc:	6808      	ldr	r0, [r1, #0]
 80047de:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80047e2:	5cd3      	ldrb	r3, [r2, r3]
}
 80047e4:	40d8      	lsrs	r0, r3
 80047e6:	4770      	bx	lr
 80047e8:	40023800 	.word	0x40023800
 80047ec:	20000520 	.word	0x20000520
 80047f0:	080077dc 	.word	0x080077dc

080047f4 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047f4:	4927      	ldr	r1, [pc, #156]	@ (8004894 <HAL_RCC_GetSysClockFreq+0xa0>)
{
 80047f6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047f8:	688b      	ldr	r3, [r1, #8]
 80047fa:	f003 030c 	and.w	r3, r3, #12
 80047fe:	2b08      	cmp	r3, #8
 8004800:	d007      	beq.n	8004812 <HAL_RCC_GetSysClockFreq+0x1e>
 8004802:	2b0c      	cmp	r3, #12
 8004804:	d01d      	beq.n	8004842 <HAL_RCC_GetSysClockFreq+0x4e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004806:	4a24      	ldr	r2, [pc, #144]	@ (8004898 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004808:	4824      	ldr	r0, [pc, #144]	@ (800489c <HAL_RCC_GetSysClockFreq+0xa8>)
 800480a:	2b04      	cmp	r3, #4
 800480c:	bf18      	it	ne
 800480e:	4610      	movne	r0, r2
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004810:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004812:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004814:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004816:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004818:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800481c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004820:	d12e      	bne.n	8004880 <HAL_RCC_GetSysClockFreq+0x8c>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004822:	481d      	ldr	r0, [pc, #116]	@ (8004898 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004824:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004828:	fba1 0100 	umull	r0, r1, r1, r0
 800482c:	f7fb fcec 	bl	8000208 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004830:	4b18      	ldr	r3, [pc, #96]	@ (8004894 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004838:	3301      	adds	r3, #1
 800483a:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800483c:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8004840:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004842:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004844:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004846:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004848:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800484c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004850:	d10d      	bne.n	800486e <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004852:	4811      	ldr	r0, [pc, #68]	@ (8004898 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004854:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004858:	fba1 0100 	umull	r0, r1, r1, r0
 800485c:	f7fb fcd4 	bl	8000208 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004860:	4b0c      	ldr	r3, [pc, #48]	@ (8004894 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco/pllr;
 8004868:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800486c:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800486e:	480b      	ldr	r0, [pc, #44]	@ (800489c <HAL_RCC_GetSysClockFreq+0xa8>)
 8004870:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004874:	2300      	movs	r3, #0
 8004876:	fba1 0100 	umull	r0, r1, r1, r0
 800487a:	f7fb fcc5 	bl	8000208 <__aeabi_uldivmod>
 800487e:	e7ef      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x6c>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004880:	4806      	ldr	r0, [pc, #24]	@ (800489c <HAL_RCC_GetSysClockFreq+0xa8>)
 8004882:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004886:	2300      	movs	r3, #0
 8004888:	fba1 0100 	umull	r0, r1, r1, r0
 800488c:	f7fb fcbc 	bl	8000208 <__aeabi_uldivmod>
 8004890:	e7ce      	b.n	8004830 <HAL_RCC_GetSysClockFreq+0x3c>
 8004892:	bf00      	nop
 8004894:	40023800 	.word	0x40023800
 8004898:	00f42400 	.word	0x00f42400
 800489c:	007a1200 	.word	0x007a1200

080048a0 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048a0:	2800      	cmp	r0, #0
 80048a2:	f000 81fb 	beq.w	8004c9c <HAL_RCC_OscConfig+0x3fc>
{
 80048a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048aa:	6803      	ldr	r3, [r0, #0]
 80048ac:	07de      	lsls	r6, r3, #31
{
 80048ae:	b082      	sub	sp, #8
 80048b0:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048b2:	d536      	bpl.n	8004922 <HAL_RCC_OscConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80048b4:	49a1      	ldr	r1, [pc, #644]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 80048b6:	688a      	ldr	r2, [r1, #8]
 80048b8:	f002 020c 	and.w	r2, r2, #12
 80048bc:	2a04      	cmp	r2, #4
 80048be:	f000 80de 	beq.w	8004a7e <HAL_RCC_OscConfig+0x1de>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80048c2:	688a      	ldr	r2, [r1, #8]
 80048c4:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80048c8:	2a08      	cmp	r2, #8
 80048ca:	f000 80d4 	beq.w	8004a76 <HAL_RCC_OscConfig+0x1d6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048ce:	499b      	ldr	r1, [pc, #620]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 80048d0:	688a      	ldr	r2, [r1, #8]
 80048d2:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80048d6:	2a0c      	cmp	r2, #12
 80048d8:	f000 8104 	beq.w	8004ae4 <HAL_RCC_OscConfig+0x244>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048dc:	6863      	ldr	r3, [r4, #4]
 80048de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048e2:	f000 8118 	beq.w	8004b16 <HAL_RCC_OscConfig+0x276>
 80048e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048ea:	f000 8192 	beq.w	8004c12 <HAL_RCC_OscConfig+0x372>
 80048ee:	4d93      	ldr	r5, [pc, #588]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 80048f0:	682a      	ldr	r2, [r5, #0]
 80048f2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80048f6:	602a      	str	r2, [r5, #0]
 80048f8:	682a      	ldr	r2, [r5, #0]
 80048fa:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80048fe:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004900:	2b00      	cmp	r3, #0
 8004902:	f040 810d 	bne.w	8004b20 <HAL_RCC_OscConfig+0x280>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004906:	f7ff fa13 	bl	8003d30 <HAL_GetTick>
 800490a:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800490c:	e005      	b.n	800491a <HAL_RCC_OscConfig+0x7a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800490e:	f7ff fa0f 	bl	8003d30 <HAL_GetTick>
 8004912:	1b80      	subs	r0, r0, r6
 8004914:	2864      	cmp	r0, #100	@ 0x64
 8004916:	f200 80fa 	bhi.w	8004b0e <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800491a:	682b      	ldr	r3, [r5, #0]
 800491c:	039f      	lsls	r7, r3, #14
 800491e:	d4f6      	bmi.n	800490e <HAL_RCC_OscConfig+0x6e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004920:	6823      	ldr	r3, [r4, #0]
 8004922:	079d      	lsls	r5, r3, #30
 8004924:	d52f      	bpl.n	8004986 <HAL_RCC_OscConfig+0xe6>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004926:	4a85      	ldr	r2, [pc, #532]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 8004928:	6891      	ldr	r1, [r2, #8]
 800492a:	f011 0f0c 	tst.w	r1, #12
 800492e:	f000 8099 	beq.w	8004a64 <HAL_RCC_OscConfig+0x1c4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004932:	6891      	ldr	r1, [r2, #8]
 8004934:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004938:	2908      	cmp	r1, #8
 800493a:	f000 808f 	beq.w	8004a5c <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800493e:	497f      	ldr	r1, [pc, #508]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 8004940:	688a      	ldr	r2, [r1, #8]
 8004942:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004946:	2a0c      	cmp	r2, #12
 8004948:	f000 815e 	beq.w	8004c08 <HAL_RCC_OscConfig+0x368>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800494c:	68e3      	ldr	r3, [r4, #12]
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 8112 	beq.w	8004b78 <HAL_RCC_OscConfig+0x2d8>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004954:	4b7a      	ldr	r3, [pc, #488]	@ (8004b40 <HAL_RCC_OscConfig+0x2a0>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004956:	4e79      	ldr	r6, [pc, #484]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
        __HAL_RCC_HSI_ENABLE();
 8004958:	2201      	movs	r2, #1
 800495a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800495c:	f7ff f9e8 	bl	8003d30 <HAL_GetTick>
 8004960:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004962:	e005      	b.n	8004970 <HAL_RCC_OscConfig+0xd0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004964:	f7ff f9e4 	bl	8003d30 <HAL_GetTick>
 8004968:	1b40      	subs	r0, r0, r5
 800496a:	2802      	cmp	r0, #2
 800496c:	f200 80cf 	bhi.w	8004b0e <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004970:	6833      	ldr	r3, [r6, #0]
 8004972:	079f      	lsls	r7, r3, #30
 8004974:	d5f6      	bpl.n	8004964 <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004976:	6833      	ldr	r3, [r6, #0]
 8004978:	6922      	ldr	r2, [r4, #16]
 800497a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800497e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004982:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004984:	6823      	ldr	r3, [r4, #0]
 8004986:	071a      	lsls	r2, r3, #28
 8004988:	d452      	bmi.n	8004a30 <HAL_RCC_OscConfig+0x190>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800498a:	075d      	lsls	r5, r3, #29
 800498c:	d530      	bpl.n	80049f0 <HAL_RCC_OscConfig+0x150>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800498e:	4a6b      	ldr	r2, [pc, #428]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 8004990:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004992:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8004996:	f000 8099 	beq.w	8004acc <HAL_RCC_OscConfig+0x22c>
    FlagStatus       pwrclkchanged = RESET;
 800499a:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800499c:	4e69      	ldr	r6, [pc, #420]	@ (8004b44 <HAL_RCC_OscConfig+0x2a4>)
 800499e:	6833      	ldr	r3, [r6, #0]
 80049a0:	05d8      	lsls	r0, r3, #23
 80049a2:	f140 80a4 	bpl.w	8004aee <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049a6:	68a3      	ldr	r3, [r4, #8]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	f000 80cd 	beq.w	8004b48 <HAL_RCC_OscConfig+0x2a8>
 80049ae:	2b05      	cmp	r3, #5
 80049b0:	f000 8139 	beq.w	8004c26 <HAL_RCC_OscConfig+0x386>
 80049b4:	4e61      	ldr	r6, [pc, #388]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 80049b6:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80049b8:	f022 0201 	bic.w	r2, r2, #1
 80049bc:	6732      	str	r2, [r6, #112]	@ 0x70
 80049be:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80049c0:	f022 0204 	bic.w	r2, r2, #4
 80049c4:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f040 80c3 	bne.w	8004b52 <HAL_RCC_OscConfig+0x2b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049cc:	f7ff f9b0 	bl	8003d30 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049d0:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80049d4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049d6:	e005      	b.n	80049e4 <HAL_RCC_OscConfig+0x144>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049d8:	f7ff f9aa 	bl	8003d30 <HAL_GetTick>
 80049dc:	1bc0      	subs	r0, r0, r7
 80049de:	4540      	cmp	r0, r8
 80049e0:	f200 8095 	bhi.w	8004b0e <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049e4:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80049e6:	079b      	lsls	r3, r3, #30
 80049e8:	d4f6      	bmi.n	80049d8 <HAL_RCC_OscConfig+0x138>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049ea:	2d00      	cmp	r5, #0
 80049ec:	f040 8106 	bne.w	8004bfc <HAL_RCC_OscConfig+0x35c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049f0:	69a3      	ldr	r3, [r4, #24]
 80049f2:	b1cb      	cbz	r3, 8004a28 <HAL_RCC_OscConfig+0x188>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049f4:	4d51      	ldr	r5, [pc, #324]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 80049f6:	68aa      	ldr	r2, [r5, #8]
 80049f8:	f002 020c 	and.w	r2, r2, #12
 80049fc:	2a08      	cmp	r2, #8
 80049fe:	f000 80cc 	beq.w	8004b9a <HAL_RCC_OscConfig+0x2fa>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a02:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a04:	4b4e      	ldr	r3, [pc, #312]	@ (8004b40 <HAL_RCC_OscConfig+0x2a0>)
 8004a06:	f04f 0200 	mov.w	r2, #0
 8004a0a:	661a      	str	r2, [r3, #96]	@ 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a0c:	f000 8115 	beq.w	8004c3a <HAL_RCC_OscConfig+0x39a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a10:	f7ff f98e 	bl	8003d30 <HAL_GetTick>
 8004a14:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a16:	e004      	b.n	8004a22 <HAL_RCC_OscConfig+0x182>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a18:	f7ff f98a 	bl	8003d30 <HAL_GetTick>
 8004a1c:	1b00      	subs	r0, r0, r4
 8004a1e:	2802      	cmp	r0, #2
 8004a20:	d875      	bhi.n	8004b0e <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a22:	682b      	ldr	r3, [r5, #0]
 8004a24:	019b      	lsls	r3, r3, #6
 8004a26:	d4f7      	bmi.n	8004a18 <HAL_RCC_OscConfig+0x178>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004a28:	2000      	movs	r0, #0
}
 8004a2a:	b002      	add	sp, #8
 8004a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a30:	6963      	ldr	r3, [r4, #20]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d02d      	beq.n	8004a92 <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_LSI_ENABLE();
 8004a36:	4b42      	ldr	r3, [pc, #264]	@ (8004b40 <HAL_RCC_OscConfig+0x2a0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a38:	4e40      	ldr	r6, [pc, #256]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
      __HAL_RCC_LSI_ENABLE();
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8004a40:	f7ff f976 	bl	8003d30 <HAL_GetTick>
 8004a44:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a46:	e004      	b.n	8004a52 <HAL_RCC_OscConfig+0x1b2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a48:	f7ff f972 	bl	8003d30 <HAL_GetTick>
 8004a4c:	1b40      	subs	r0, r0, r5
 8004a4e:	2802      	cmp	r0, #2
 8004a50:	d85d      	bhi.n	8004b0e <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a52:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8004a54:	079b      	lsls	r3, r3, #30
 8004a56:	d5f7      	bpl.n	8004a48 <HAL_RCC_OscConfig+0x1a8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a58:	6823      	ldr	r3, [r4, #0]
 8004a5a:	e796      	b.n	800498a <HAL_RCC_OscConfig+0xea>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004a5c:	6852      	ldr	r2, [r2, #4]
 8004a5e:	0250      	lsls	r0, r2, #9
 8004a60:	f53f af6d 	bmi.w	800493e <HAL_RCC_OscConfig+0x9e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a64:	4a35      	ldr	r2, [pc, #212]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 8004a66:	6812      	ldr	r2, [r2, #0]
 8004a68:	0792      	lsls	r2, r2, #30
 8004a6a:	d523      	bpl.n	8004ab4 <HAL_RCC_OscConfig+0x214>
 8004a6c:	68e2      	ldr	r2, [r4, #12]
 8004a6e:	2a01      	cmp	r2, #1
 8004a70:	d020      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x214>
    return HAL_ERROR;
 8004a72:	2001      	movs	r0, #1
 8004a74:	e7d9      	b.n	8004a2a <HAL_RCC_OscConfig+0x18a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004a76:	684a      	ldr	r2, [r1, #4]
 8004a78:	0255      	lsls	r5, r2, #9
 8004a7a:	f57f af28 	bpl.w	80048ce <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a7e:	4a2f      	ldr	r2, [pc, #188]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 8004a80:	6812      	ldr	r2, [r2, #0]
 8004a82:	0392      	lsls	r2, r2, #14
 8004a84:	f57f af4d 	bpl.w	8004922 <HAL_RCC_OscConfig+0x82>
 8004a88:	6862      	ldr	r2, [r4, #4]
 8004a8a:	2a00      	cmp	r2, #0
 8004a8c:	f47f af49 	bne.w	8004922 <HAL_RCC_OscConfig+0x82>
 8004a90:	e7ef      	b.n	8004a72 <HAL_RCC_OscConfig+0x1d2>
      __HAL_RCC_LSI_DISABLE();
 8004a92:	4a2b      	ldr	r2, [pc, #172]	@ (8004b40 <HAL_RCC_OscConfig+0x2a0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a94:	4e29      	ldr	r6, [pc, #164]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
      __HAL_RCC_LSI_DISABLE();
 8004a96:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8004a9a:	f7ff f949 	bl	8003d30 <HAL_GetTick>
 8004a9e:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004aa0:	e004      	b.n	8004aac <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004aa2:	f7ff f945 	bl	8003d30 <HAL_GetTick>
 8004aa6:	1b40      	subs	r0, r0, r5
 8004aa8:	2802      	cmp	r0, #2
 8004aaa:	d830      	bhi.n	8004b0e <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004aac:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8004aae:	079f      	lsls	r7, r3, #30
 8004ab0:	d4f7      	bmi.n	8004aa2 <HAL_RCC_OscConfig+0x202>
 8004ab2:	e7d1      	b.n	8004a58 <HAL_RCC_OscConfig+0x1b8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ab4:	4921      	ldr	r1, [pc, #132]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 8004ab6:	6920      	ldr	r0, [r4, #16]
 8004ab8:	680a      	ldr	r2, [r1, #0]
 8004aba:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8004abe:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8004ac2:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ac4:	071a      	lsls	r2, r3, #28
 8004ac6:	f57f af60 	bpl.w	800498a <HAL_RCC_OscConfig+0xea>
 8004aca:	e7b1      	b.n	8004a30 <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004acc:	9301      	str	r3, [sp, #4]
 8004ace:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ad6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004ad8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004adc:	9301      	str	r3, [sp, #4]
 8004ade:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004ae0:	2501      	movs	r5, #1
 8004ae2:	e75b      	b.n	800499c <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ae4:	684a      	ldr	r2, [r1, #4]
 8004ae6:	0251      	lsls	r1, r2, #9
 8004ae8:	f57f aef8 	bpl.w	80048dc <HAL_RCC_OscConfig+0x3c>
 8004aec:	e7c7      	b.n	8004a7e <HAL_RCC_OscConfig+0x1de>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aee:	6833      	ldr	r3, [r6, #0]
 8004af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004af4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004af6:	f7ff f91b 	bl	8003d30 <HAL_GetTick>
 8004afa:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004afc:	6833      	ldr	r3, [r6, #0]
 8004afe:	05d9      	lsls	r1, r3, #23
 8004b00:	f53f af51 	bmi.w	80049a6 <HAL_RCC_OscConfig+0x106>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b04:	f7ff f914 	bl	8003d30 <HAL_GetTick>
 8004b08:	1bc0      	subs	r0, r0, r7
 8004b0a:	2802      	cmp	r0, #2
 8004b0c:	d9f6      	bls.n	8004afc <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 8004b0e:	2003      	movs	r0, #3
}
 8004b10:	b002      	add	sp, #8
 8004b12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b16:	4a09      	ldr	r2, [pc, #36]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
 8004b18:	6813      	ldr	r3, [r2, #0]
 8004b1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b1e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004b20:	f7ff f906 	bl	8003d30 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b24:	4e05      	ldr	r6, [pc, #20]	@ (8004b3c <HAL_RCC_OscConfig+0x29c>)
        tickstart = HAL_GetTick();
 8004b26:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b28:	e004      	b.n	8004b34 <HAL_RCC_OscConfig+0x294>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b2a:	f7ff f901 	bl	8003d30 <HAL_GetTick>
 8004b2e:	1b40      	subs	r0, r0, r5
 8004b30:	2864      	cmp	r0, #100	@ 0x64
 8004b32:	d8ec      	bhi.n	8004b0e <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b34:	6833      	ldr	r3, [r6, #0]
 8004b36:	039b      	lsls	r3, r3, #14
 8004b38:	d5f7      	bpl.n	8004b2a <HAL_RCC_OscConfig+0x28a>
 8004b3a:	e6f1      	b.n	8004920 <HAL_RCC_OscConfig+0x80>
 8004b3c:	40023800 	.word	0x40023800
 8004b40:	42470000 	.word	0x42470000
 8004b44:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b48:	4a55      	ldr	r2, [pc, #340]	@ (8004ca0 <HAL_RCC_OscConfig+0x400>)
 8004b4a:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8004b4c:	f043 0301 	orr.w	r3, r3, #1
 8004b50:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8004b52:	f7ff f8ed 	bl	8003d30 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b56:	4f52      	ldr	r7, [pc, #328]	@ (8004ca0 <HAL_RCC_OscConfig+0x400>)
      tickstart = HAL_GetTick();
 8004b58:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b5a:	f241 3888 	movw	r8, #5000	@ 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b5e:	e004      	b.n	8004b6a <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b60:	f7ff f8e6 	bl	8003d30 <HAL_GetTick>
 8004b64:	1b80      	subs	r0, r0, r6
 8004b66:	4540      	cmp	r0, r8
 8004b68:	d8d1      	bhi.n	8004b0e <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b6c:	079a      	lsls	r2, r3, #30
 8004b6e:	d5f7      	bpl.n	8004b60 <HAL_RCC_OscConfig+0x2c0>
    if(pwrclkchanged == SET)
 8004b70:	2d00      	cmp	r5, #0
 8004b72:	f43f af3d 	beq.w	80049f0 <HAL_RCC_OscConfig+0x150>
 8004b76:	e041      	b.n	8004bfc <HAL_RCC_OscConfig+0x35c>
        __HAL_RCC_HSI_DISABLE();
 8004b78:	4a4a      	ldr	r2, [pc, #296]	@ (8004ca4 <HAL_RCC_OscConfig+0x404>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b7a:	4e49      	ldr	r6, [pc, #292]	@ (8004ca0 <HAL_RCC_OscConfig+0x400>)
        __HAL_RCC_HSI_DISABLE();
 8004b7c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004b7e:	f7ff f8d7 	bl	8003d30 <HAL_GetTick>
 8004b82:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b84:	e004      	b.n	8004b90 <HAL_RCC_OscConfig+0x2f0>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b86:	f7ff f8d3 	bl	8003d30 <HAL_GetTick>
 8004b8a:	1b40      	subs	r0, r0, r5
 8004b8c:	2802      	cmp	r0, #2
 8004b8e:	d8be      	bhi.n	8004b0e <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b90:	6833      	ldr	r3, [r6, #0]
 8004b92:	0799      	lsls	r1, r3, #30
 8004b94:	d4f7      	bmi.n	8004b86 <HAL_RCC_OscConfig+0x2e6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	e6f5      	b.n	8004986 <HAL_RCC_OscConfig+0xe6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	f43f af69 	beq.w	8004a72 <HAL_RCC_OscConfig+0x1d2>
        pll_config = RCC->PLLCFGR;
 8004ba0:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ba2:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ba4:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ba8:	4291      	cmp	r1, r2
 8004baa:	f47f af62 	bne.w	8004a72 <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bae:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bb0:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bb4:	4291      	cmp	r1, r2
 8004bb6:	f47f af5c 	bne.w	8004a72 <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bba:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004bbc:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8004bc0:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bc2:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004bc6:	f47f af54 	bne.w	8004a72 <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004bca:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004bcc:	0852      	lsrs	r2, r2, #1
 8004bce:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8004bd2:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bd4:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004bd8:	f47f af4b 	bne.w	8004a72 <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bdc:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004bde:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004be2:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 8004be6:	f47f af44 	bne.w	8004a72 <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004bea:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004bec:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bf0:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 8004bf4:	bf14      	ite	ne
 8004bf6:	2001      	movne	r0, #1
 8004bf8:	2000      	moveq	r0, #0
 8004bfa:	e716      	b.n	8004a2a <HAL_RCC_OscConfig+0x18a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bfc:	4a28      	ldr	r2, [pc, #160]	@ (8004ca0 <HAL_RCC_OscConfig+0x400>)
 8004bfe:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004c00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c06:	e6f3      	b.n	80049f0 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c08:	684a      	ldr	r2, [r1, #4]
 8004c0a:	0251      	lsls	r1, r2, #9
 8004c0c:	f53f ae9e 	bmi.w	800494c <HAL_RCC_OscConfig+0xac>
 8004c10:	e728      	b.n	8004a64 <HAL_RCC_OscConfig+0x1c4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c12:	4b23      	ldr	r3, [pc, #140]	@ (8004ca0 <HAL_RCC_OscConfig+0x400>)
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004c1a:	601a      	str	r2, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004c22:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c24:	e77c      	b.n	8004b20 <HAL_RCC_OscConfig+0x280>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c26:	4b1e      	ldr	r3, [pc, #120]	@ (8004ca0 <HAL_RCC_OscConfig+0x400>)
 8004c28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004c2a:	f042 0204 	orr.w	r2, r2, #4
 8004c2e:	671a      	str	r2, [r3, #112]	@ 0x70
 8004c30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	671a      	str	r2, [r3, #112]	@ 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c38:	e78b      	b.n	8004b52 <HAL_RCC_OscConfig+0x2b2>
        tickstart = HAL_GetTick();
 8004c3a:	f7ff f879 	bl	8003d30 <HAL_GetTick>
 8004c3e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c40:	e005      	b.n	8004c4e <HAL_RCC_OscConfig+0x3ae>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c42:	f7ff f875 	bl	8003d30 <HAL_GetTick>
 8004c46:	1b80      	subs	r0, r0, r6
 8004c48:	2802      	cmp	r0, #2
 8004c4a:	f63f af60 	bhi.w	8004b0e <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4e:	682b      	ldr	r3, [r5, #0]
 8004c50:	0199      	lsls	r1, r3, #6
 8004c52:	d4f6      	bmi.n	8004c42 <HAL_RCC_OscConfig+0x3a2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c54:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8004c58:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004c5a:	430b      	orrs	r3, r1
 8004c5c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004c60:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8004c64:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004c66:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8004c6a:	0852      	lsrs	r2, r2, #1
 8004c6c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8004c70:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004c72:	490c      	ldr	r1, [pc, #48]	@ (8004ca4 <HAL_RCC_OscConfig+0x404>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004c78:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c7a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004c7c:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004c7e:	f7ff f857 	bl	8003d30 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c82:	4d07      	ldr	r5, [pc, #28]	@ (8004ca0 <HAL_RCC_OscConfig+0x400>)
        tickstart = HAL_GetTick();
 8004c84:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c86:	e005      	b.n	8004c94 <HAL_RCC_OscConfig+0x3f4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c88:	f7ff f852 	bl	8003d30 <HAL_GetTick>
 8004c8c:	1b00      	subs	r0, r0, r4
 8004c8e:	2802      	cmp	r0, #2
 8004c90:	f63f af3d 	bhi.w	8004b0e <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c94:	682b      	ldr	r3, [r5, #0]
 8004c96:	019a      	lsls	r2, r3, #6
 8004c98:	d5f6      	bpl.n	8004c88 <HAL_RCC_OscConfig+0x3e8>
 8004c9a:	e6c5      	b.n	8004a28 <HAL_RCC_OscConfig+0x188>
    return HAL_ERROR;
 8004c9c:	2001      	movs	r0, #1
}
 8004c9e:	4770      	bx	lr
 8004ca0:	40023800 	.word	0x40023800
 8004ca4:	42470000 	.word	0x42470000

08004ca8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	f000 808f 	beq.w	8004dcc <HAL_TIM_Base_Init+0x124>
{
 8004cae:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cb0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004cb4:	4604      	mov	r4, r0
 8004cb6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f000 8081 	beq.w	8004dc2 <HAL_TIM_Base_Init+0x11a>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cc0:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cc2:	4943      	ldr	r1, [pc, #268]	@ (8004dd0 <HAL_TIM_Base_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cca:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004ccc:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cce:	d064      	beq.n	8004d9a <HAL_TIM_Base_Init+0xf2>
 8004cd0:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004cd4:	d030      	beq.n	8004d38 <HAL_TIM_Base_Init+0x90>
 8004cd6:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8004cda:	428a      	cmp	r2, r1
 8004cdc:	d02c      	beq.n	8004d38 <HAL_TIM_Base_Init+0x90>
 8004cde:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004ce2:	428a      	cmp	r2, r1
 8004ce4:	d028      	beq.n	8004d38 <HAL_TIM_Base_Init+0x90>
 8004ce6:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004cea:	428a      	cmp	r2, r1
 8004cec:	d024      	beq.n	8004d38 <HAL_TIM_Base_Init+0x90>
 8004cee:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 8004cf2:	428a      	cmp	r2, r1
 8004cf4:	d051      	beq.n	8004d9a <HAL_TIM_Base_Init+0xf2>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cf6:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 8004cfa:	428a      	cmp	r2, r1
 8004cfc:	d020      	beq.n	8004d40 <HAL_TIM_Base_Init+0x98>
 8004cfe:	4935      	ldr	r1, [pc, #212]	@ (8004dd4 <HAL_TIM_Base_Init+0x12c>)
 8004d00:	428a      	cmp	r2, r1
 8004d02:	d01d      	beq.n	8004d40 <HAL_TIM_Base_Init+0x98>
 8004d04:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004d08:	428a      	cmp	r2, r1
 8004d0a:	d019      	beq.n	8004d40 <HAL_TIM_Base_Init+0x98>
 8004d0c:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8004d10:	428a      	cmp	r2, r1
 8004d12:	d015      	beq.n	8004d40 <HAL_TIM_Base_Init+0x98>
 8004d14:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004d18:	428a      	cmp	r2, r1
 8004d1a:	d011      	beq.n	8004d40 <HAL_TIM_Base_Init+0x98>
 8004d1c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004d20:	428a      	cmp	r2, r1
 8004d22:	d00d      	beq.n	8004d40 <HAL_TIM_Base_Init+0x98>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d24:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d26:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d28:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d2e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004d30:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d32:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004d34:	6291      	str	r1, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d36:	e010      	b.n	8004d5a <HAL_TIM_Base_Init+0xb2>
    tmpcr1 |= Structure->CounterMode;
 8004d38:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004d3e:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d40:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d42:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d48:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d4e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d50:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8004d52:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8004d54:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d56:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004d58:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004d5e:	6913      	ldr	r3, [r2, #16]
 8004d60:	07db      	lsls	r3, r3, #31
 8004d62:	d503      	bpl.n	8004d6c <HAL_TIM_Base_Init+0xc4>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004d64:	6913      	ldr	r3, [r2, #16]
 8004d66:	f023 0301 	bic.w	r3, r3, #1
 8004d6a:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d72:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004d76:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004d7a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004d7e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d82:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d8a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004d8e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004d92:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004d96:	2000      	movs	r0, #0
}
 8004d98:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8004d9a:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d9c:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004da2:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8004da4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004da8:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004daa:	69a1      	ldr	r1, [r4, #24]
 8004dac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004db0:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8004db2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004db4:	68e3      	ldr	r3, [r4, #12]
 8004db6:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004db8:	6863      	ldr	r3, [r4, #4]
 8004dba:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004dbc:	6963      	ldr	r3, [r4, #20]
 8004dbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dc0:	e7cb      	b.n	8004d5a <HAL_TIM_Base_Init+0xb2>
    htim->Lock = HAL_UNLOCKED;
 8004dc2:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004dc6:	f7fe fc8f 	bl	80036e8 <HAL_TIM_Base_MspInit>
 8004dca:	e779      	b.n	8004cc0 <HAL_TIM_Base_Init+0x18>
    return HAL_ERROR;
 8004dcc:	2001      	movs	r0, #1
}
 8004dce:	4770      	bx	lr
 8004dd0:	40010000 	.word	0x40010000
 8004dd4:	40014400 	.word	0x40014400

08004dd8 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop

08004ddc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8004ddc:	2800      	cmp	r0, #0
 8004dde:	f000 808f 	beq.w	8004f00 <HAL_TIM_PWM_Init+0x124>
{
 8004de2:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004de4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004de8:	4604      	mov	r4, r0
 8004dea:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f000 8081 	beq.w	8004ef6 <HAL_TIM_PWM_Init+0x11a>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004df4:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004df6:	4943      	ldr	r1, [pc, #268]	@ (8004f04 <HAL_TIM_PWM_Init+0x128>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004df8:	2302      	movs	r3, #2
 8004dfa:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dfe:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004e00:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e02:	d064      	beq.n	8004ece <HAL_TIM_PWM_Init+0xf2>
 8004e04:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004e08:	d030      	beq.n	8004e6c <HAL_TIM_PWM_Init+0x90>
 8004e0a:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8004e0e:	428a      	cmp	r2, r1
 8004e10:	d02c      	beq.n	8004e6c <HAL_TIM_PWM_Init+0x90>
 8004e12:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004e16:	428a      	cmp	r2, r1
 8004e18:	d028      	beq.n	8004e6c <HAL_TIM_PWM_Init+0x90>
 8004e1a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004e1e:	428a      	cmp	r2, r1
 8004e20:	d024      	beq.n	8004e6c <HAL_TIM_PWM_Init+0x90>
 8004e22:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 8004e26:	428a      	cmp	r2, r1
 8004e28:	d051      	beq.n	8004ece <HAL_TIM_PWM_Init+0xf2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e2a:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 8004e2e:	428a      	cmp	r2, r1
 8004e30:	d020      	beq.n	8004e74 <HAL_TIM_PWM_Init+0x98>
 8004e32:	4935      	ldr	r1, [pc, #212]	@ (8004f08 <HAL_TIM_PWM_Init+0x12c>)
 8004e34:	428a      	cmp	r2, r1
 8004e36:	d01d      	beq.n	8004e74 <HAL_TIM_PWM_Init+0x98>
 8004e38:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004e3c:	428a      	cmp	r2, r1
 8004e3e:	d019      	beq.n	8004e74 <HAL_TIM_PWM_Init+0x98>
 8004e40:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8004e44:	428a      	cmp	r2, r1
 8004e46:	d015      	beq.n	8004e74 <HAL_TIM_PWM_Init+0x98>
 8004e48:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004e4c:	428a      	cmp	r2, r1
 8004e4e:	d011      	beq.n	8004e74 <HAL_TIM_PWM_Init+0x98>
 8004e50:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004e54:	428a      	cmp	r2, r1
 8004e56:	d00d      	beq.n	8004e74 <HAL_TIM_PWM_Init+0x98>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e58:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8004e5a:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e5c:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e62:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004e64:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e66:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004e68:	6291      	str	r1, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e6a:	e010      	b.n	8004e8e <HAL_TIM_PWM_Init+0xb2>
    tmpcr1 |= Structure->CounterMode;
 8004e6c:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004e72:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e74:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e76:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e7c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e82:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e84:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8004e86:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8004e88:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e8a:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004e8c:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	6153      	str	r3, [r2, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004e92:	6913      	ldr	r3, [r2, #16]
 8004e94:	07db      	lsls	r3, r3, #31
 8004e96:	d503      	bpl.n	8004ea0 <HAL_TIM_PWM_Init+0xc4>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e98:	6913      	ldr	r3, [r2, #16]
 8004e9a:	f023 0301 	bic.w	r3, r3, #1
 8004e9e:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ea6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004eaa:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004eae:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004eb2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eb6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004eba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ebe:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004ec2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004ec6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004eca:	2000      	movs	r0, #0
}
 8004ecc:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8004ece:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ed0:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004ed6:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ed8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004edc:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ede:	69a1      	ldr	r1, [r4, #24]
 8004ee0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ee4:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8004ee6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ee8:	68e3      	ldr	r3, [r4, #12]
 8004eea:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004eec:	6863      	ldr	r3, [r4, #4]
 8004eee:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004ef0:	6963      	ldr	r3, [r4, #20]
 8004ef2:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ef4:	e7cb      	b.n	8004e8e <HAL_TIM_PWM_Init+0xb2>
    htim->Lock = HAL_UNLOCKED;
 8004ef6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004efa:	f7ff ff6d 	bl	8004dd8 <HAL_TIM_PWM_MspInit>
 8004efe:	e779      	b.n	8004df4 <HAL_TIM_PWM_Init+0x18>
    return HAL_ERROR;
 8004f00:	2001      	movs	r0, #1
}
 8004f02:	4770      	bx	lr
 8004f04:	40010000 	.word	0x40010000
 8004f08:	40014400 	.word	0x40014400

08004f0c <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	f000 80b6 	beq.w	800507e <HAL_TIM_Encoder_Init+0x172>
{
 8004f12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004f14:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004f18:	460d      	mov	r5, r1
 8004f1a:	4604      	mov	r4, r0
 8004f1c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f000 80a7 	beq.w	8005074 <HAL_TIM_Encoder_Init+0x168>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004f26:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f28:	4956      	ldr	r1, [pc, #344]	@ (8005084 <HAL_TIM_Encoder_Init+0x178>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004f2a:	2202      	movs	r2, #2
 8004f2c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004f30:	689a      	ldr	r2, [r3, #8]
 8004f32:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f36:	f022 0207 	bic.w	r2, r2, #7
 8004f3a:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f3c:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8004f3e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f40:	f000 8084 	beq.w	800504c <HAL_TIM_Encoder_Init+0x140>
 8004f44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f48:	d030      	beq.n	8004fac <HAL_TIM_Encoder_Init+0xa0>
 8004f4a:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8004f4e:	428b      	cmp	r3, r1
 8004f50:	d02c      	beq.n	8004fac <HAL_TIM_Encoder_Init+0xa0>
 8004f52:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004f56:	428b      	cmp	r3, r1
 8004f58:	d028      	beq.n	8004fac <HAL_TIM_Encoder_Init+0xa0>
 8004f5a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004f5e:	428b      	cmp	r3, r1
 8004f60:	d024      	beq.n	8004fac <HAL_TIM_Encoder_Init+0xa0>
 8004f62:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 8004f66:	428b      	cmp	r3, r1
 8004f68:	d070      	beq.n	800504c <HAL_TIM_Encoder_Init+0x140>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f6a:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 8004f6e:	428b      	cmp	r3, r1
 8004f70:	d020      	beq.n	8004fb4 <HAL_TIM_Encoder_Init+0xa8>
 8004f72:	4945      	ldr	r1, [pc, #276]	@ (8005088 <HAL_TIM_Encoder_Init+0x17c>)
 8004f74:	428b      	cmp	r3, r1
 8004f76:	d01d      	beq.n	8004fb4 <HAL_TIM_Encoder_Init+0xa8>
 8004f78:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004f7c:	428b      	cmp	r3, r1
 8004f7e:	d019      	beq.n	8004fb4 <HAL_TIM_Encoder_Init+0xa8>
 8004f80:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8004f84:	428b      	cmp	r3, r1
 8004f86:	d015      	beq.n	8004fb4 <HAL_TIM_Encoder_Init+0xa8>
 8004f88:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004f8c:	428b      	cmp	r3, r1
 8004f8e:	d011      	beq.n	8004fb4 <HAL_TIM_Encoder_Init+0xa8>
 8004f90:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004f94:	428b      	cmp	r3, r1
 8004f96:	d00d      	beq.n	8004fb4 <HAL_TIM_Encoder_Init+0xa8>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f98:	69a0      	ldr	r0, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8004f9a:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004fa0:	4302      	orrs	r2, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fa2:	68e0      	ldr	r0, [r4, #12]
  TIMx->CR1 = tmpcr1;
 8004fa4:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fa6:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004fa8:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004faa:	e010      	b.n	8004fce <HAL_TIM_Encoder_Init+0xc2>
    tmpcr1 |= Structure->CounterMode;
 8004fac:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fae:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004fb2:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fb4:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fb6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fba:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fbc:	69a1      	ldr	r1, [r4, #24]
 8004fbe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004fc2:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fc4:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 8004fc6:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 8004fc8:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fca:	62d9      	str	r1, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004fcc:	629a      	str	r2, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8004fce:	2201      	movs	r2, #1
 8004fd0:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004fd2:	691a      	ldr	r2, [r3, #16]
 8004fd4:	07d2      	lsls	r2, r2, #31
 8004fd6:	d503      	bpl.n	8004fe0 <HAL_TIM_Encoder_Init+0xd4>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004fd8:	691a      	ldr	r2, [r3, #16]
 8004fda:	f022 0201 	bic.w	r2, r2, #1
 8004fde:	611a      	str	r2, [r3, #16]
  tmpsmcr = htim->Instance->SMCR;
 8004fe0:	689e      	ldr	r6, [r3, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8004fe2:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004fe4:	69a8      	ldr	r0, [r5, #24]
 8004fe6:	68aa      	ldr	r2, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004fe8:	6a2f      	ldr	r7, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004fea:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 8004fee:	f021 0103 	bic.w	r1, r1, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004ff2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004ff6:	430a      	orrs	r2, r1
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004ff8:	f422 417c 	bic.w	r1, r2, #64512	@ 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004ffc:	692a      	ldr	r2, [r5, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004ffe:	69e8      	ldr	r0, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005000:	0112      	lsls	r2, r2, #4
 8005002:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8005006:	68e8      	ldr	r0, [r5, #12]
 8005008:	4302      	orrs	r2, r0
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800500a:	f021 01fc 	bic.w	r1, r1, #252	@ 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800500e:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccer = htim->Instance->CCER;
 8005012:	6a18      	ldr	r0, [r3, #32]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005014:	696f      	ldr	r7, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005016:	430a      	orrs	r2, r1
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005018:	6869      	ldr	r1, [r5, #4]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800501a:	f020 00aa 	bic.w	r0, r0, #170	@ 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800501e:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
 8005022:	4308      	orrs	r0, r1
  tmpsmcr |= sConfig->EncoderMode;
 8005024:	6829      	ldr	r1, [r5, #0]
 8005026:	430e      	orrs	r6, r1
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005028:	2101      	movs	r1, #1
  htim->Instance->SMCR = tmpsmcr;
 800502a:	609e      	str	r6, [r3, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 800502c:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 800502e:	6218      	str	r0, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005030:	f884 1046 	strb.w	r1, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005034:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005038:	f884 103f 	strb.w	r1, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800503c:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005040:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 8005044:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005048:	2000      	movs	r0, #0
}
 800504a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 800504c:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800504e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005052:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005054:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005056:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800505a:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800505c:	69a1      	ldr	r1, [r4, #24]
 800505e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005062:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8005064:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005066:	68e2      	ldr	r2, [r4, #12]
 8005068:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800506a:	6862      	ldr	r2, [r4, #4]
 800506c:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800506e:	6962      	ldr	r2, [r4, #20]
 8005070:	631a      	str	r2, [r3, #48]	@ 0x30
 8005072:	e7ac      	b.n	8004fce <HAL_TIM_Encoder_Init+0xc2>
    htim->Lock = HAL_UNLOCKED;
 8005074:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8005078:	f7fe fb4e 	bl	8003718 <HAL_TIM_Encoder_MspInit>
 800507c:	e753      	b.n	8004f26 <HAL_TIM_Encoder_Init+0x1a>
    return HAL_ERROR;
 800507e:	2001      	movs	r0, #1
}
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	40010000 	.word	0x40010000
 8005088:	40014400 	.word	0x40014400

0800508c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800508c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005090:	2b01      	cmp	r3, #1
 8005092:	f000 80c6 	beq.w	8005222 <HAL_TIM_PWM_ConfigChannel+0x196>
 8005096:	2301      	movs	r3, #1
{
 8005098:	b570      	push	{r4, r5, r6, lr}
 800509a:	4684      	mov	ip, r0
  __HAL_LOCK(htim);
 800509c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80050a0:	2a0c      	cmp	r2, #12
 80050a2:	d808      	bhi.n	80050b6 <HAL_TIM_PWM_ConfigChannel+0x2a>
 80050a4:	e8df f002 	tbb	[pc, r2]
 80050a8:	0707073e 	.word	0x0707073e
 80050ac:	07070767 	.word	0x07070767
 80050b0:	07070793 	.word	0x07070793
 80050b4:	0c          	.byte	0x0c
 80050b5:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80050b6:	2300      	movs	r3, #0
 80050b8:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 80050bc:	2001      	movs	r0, #1
}
 80050be:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80050c0:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050c2:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 80050c4:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050c6:	6a18      	ldr	r0, [r3, #32]
 80050c8:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 80050cc:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80050ce:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80050d0:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80050d2:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050d6:	ea40 2005 	orr.w	r0, r0, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050da:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80050dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050e0:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050e4:	4d6a      	ldr	r5, [pc, #424]	@ (8005290 <HAL_TIM_PWM_ConfigChannel+0x204>)
 80050e6:	42ab      	cmp	r3, r5
 80050e8:	f000 80bc 	beq.w	8005264 <HAL_TIM_PWM_ConfigChannel+0x1d8>
 80050ec:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80050f0:	42ab      	cmp	r3, r5
 80050f2:	f000 80b7 	beq.w	8005264 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f6:	605c      	str	r4, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050f8:	61d8      	str	r0, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80050fa:	6848      	ldr	r0, [r1, #4]
 80050fc:	6418      	str	r0, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050fe:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005100:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005102:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005104:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005108:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800510a:	69da      	ldr	r2, [r3, #28]
 800510c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005110:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005112:	69da      	ldr	r2, [r3, #28]
 8005114:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005118:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 800511a:	2300      	movs	r3, #0
 800511c:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005120:	2000      	movs	r0, #0
}
 8005122:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005124:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8005126:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8005128:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800512a:	6a18      	ldr	r0, [r3, #32]
 800512c:	f020 0001 	bic.w	r0, r0, #1
 8005130:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005132:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8005134:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005136:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800513a:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 800513c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800513e:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 8005142:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005144:	4d52      	ldr	r5, [pc, #328]	@ (8005290 <HAL_TIM_PWM_ConfigChannel+0x204>)
 8005146:	42ab      	cmp	r3, r5
 8005148:	d06d      	beq.n	8005226 <HAL_TIM_PWM_ConfigChannel+0x19a>
 800514a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800514e:	42ab      	cmp	r3, r5
 8005150:	d069      	beq.n	8005226 <HAL_TIM_PWM_ConfigChannel+0x19a>
  TIMx->CR2 = tmpcr2;
 8005152:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005154:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8005156:	6848      	ldr	r0, [r1, #4]
 8005158:	6358      	str	r0, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 800515a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800515c:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800515e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005160:	f042 0208 	orr.w	r2, r2, #8
 8005164:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005166:	699a      	ldr	r2, [r3, #24]
 8005168:	f022 0204 	bic.w	r2, r2, #4
 800516c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800516e:	699a      	ldr	r2, [r3, #24]
 8005170:	430a      	orrs	r2, r1
 8005172:	619a      	str	r2, [r3, #24]
      break;
 8005174:	e7d1      	b.n	800511a <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005176:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005178:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 800517a:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800517c:	6a18      	ldr	r0, [r3, #32]
 800517e:	f020 0010 	bic.w	r0, r0, #16
 8005182:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005184:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8005186:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005188:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800518c:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005190:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8005192:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005196:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800519a:	4d3d      	ldr	r5, [pc, #244]	@ (8005290 <HAL_TIM_PWM_ConfigChannel+0x204>)
 800519c:	42ab      	cmp	r3, r5
 800519e:	d051      	beq.n	8005244 <HAL_TIM_PWM_ConfigChannel+0x1b8>
 80051a0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80051a4:	42ab      	cmp	r3, r5
 80051a6:	d04d      	beq.n	8005244 <HAL_TIM_PWM_ConfigChannel+0x1b8>
  TIMx->CR2 = tmpcr2;
 80051a8:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80051aa:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80051ac:	6848      	ldr	r0, [r1, #4]
 80051ae:	6398      	str	r0, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80051b0:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051b2:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051b4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051bc:	699a      	ldr	r2, [r3, #24]
 80051be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051c4:	699a      	ldr	r2, [r3, #24]
 80051c6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80051ca:	619a      	str	r2, [r3, #24]
      break;
 80051cc:	e7a5      	b.n	800511a <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051ce:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80051d0:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 80051d2:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051d4:	6a18      	ldr	r0, [r3, #32]
 80051d6:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 80051da:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80051dc:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80051de:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80051e0:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80051e4:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051e6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80051e8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051ec:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051f0:	4d27      	ldr	r5, [pc, #156]	@ (8005290 <HAL_TIM_PWM_ConfigChannel+0x204>)
 80051f2:	42ab      	cmp	r3, r5
 80051f4:	d03c      	beq.n	8005270 <HAL_TIM_PWM_ConfigChannel+0x1e4>
 80051f6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80051fa:	42ab      	cmp	r3, r5
 80051fc:	d038      	beq.n	8005270 <HAL_TIM_PWM_ConfigChannel+0x1e4>
  TIMx->CR2 = tmpcr2;
 80051fe:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005200:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005202:	6848      	ldr	r0, [r1, #4]
 8005204:	63d8      	str	r0, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8005206:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005208:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800520a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800520c:	f042 0208 	orr.w	r2, r2, #8
 8005210:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005212:	69da      	ldr	r2, [r3, #28]
 8005214:	f022 0204 	bic.w	r2, r2, #4
 8005218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800521a:	69da      	ldr	r2, [r3, #28]
 800521c:	430a      	orrs	r2, r1
 800521e:	61da      	str	r2, [r3, #28]
      break;
 8005220:	e77b      	b.n	800511a <HAL_TIM_PWM_ConfigChannel+0x8e>
  __HAL_LOCK(htim);
 8005222:	2002      	movs	r0, #2
}
 8005224:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8005226:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005228:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 800522c:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800522e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005232:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005236:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800523a:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800523e:	ea4e 0404 	orr.w	r4, lr, r4
 8005242:	e786      	b.n	8005152 <HAL_TIM_PWM_ConfigChannel+0xc6>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005244:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8005246:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800524a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800524e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005252:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005256:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 800525a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800525e:	ea44 048e 	orr.w	r4, r4, lr, lsl #2
 8005262:	e7a1      	b.n	80051a8 <HAL_TIM_PWM_ConfigChannel+0x11c>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005264:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005266:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800526a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800526e:	e742      	b.n	80050f6 <HAL_TIM_PWM_ConfigChannel+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005270:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005272:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005276:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800527a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800527e:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005282:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8005286:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800528a:	ea44 140e 	orr.w	r4, r4, lr, lsl #4
 800528e:	e7b6      	b.n	80051fe <HAL_TIM_PWM_ConfigChannel+0x172>
 8005290:	40010000 	.word	0x40010000

08005294 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8005294:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005298:	2a01      	cmp	r2, #1
 800529a:	d050      	beq.n	800533e <HAL_TIM_SlaveConfigSynchro+0xaa>
 800529c:	4603      	mov	r3, r0
{
 800529e:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80052a0:	2202      	movs	r2, #2
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052a2:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80052a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_LOCK(htim);
 80052a8:	2001      	movs	r0, #1
 80052aa:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80052ae:	68a2      	ldr	r2, [r4, #8]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80052b0:	6848      	ldr	r0, [r1, #4]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80052b2:	680d      	ldr	r5, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 80052b4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80052b8:	4302      	orrs	r2, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 80052ba:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80052be:	432a      	orrs	r2, r5

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80052c0:	2850      	cmp	r0, #80	@ 0x50
  htim->Instance->SMCR = tmpsmcr;
 80052c2:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 80052c4:	d060      	beq.n	8005388 <HAL_TIM_SlaveConfigSynchro+0xf4>
 80052c6:	d90f      	bls.n	80052e8 <HAL_TIM_SlaveConfigSynchro+0x54>
 80052c8:	2860      	cmp	r0, #96	@ 0x60
 80052ca:	d03a      	beq.n	8005342 <HAL_TIM_SlaveConfigSynchro+0xae>
 80052cc:	2870      	cmp	r0, #112	@ 0x70
 80052ce:	d10e      	bne.n	80052ee <HAL_TIM_SlaveConfigSynchro+0x5a>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052d0:	e9d1 5202 	ldrd	r5, r2, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 80052d4:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052d6:	432a      	orrs	r2, r5
 80052d8:	690d      	ldr	r5, [r1, #16]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052da:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052de:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80052e2:	430a      	orrs	r2, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052e4:	60a2      	str	r2, [r4, #8]
 80052e6:	e00f      	b.n	8005308 <HAL_TIM_SlaveConfigSynchro+0x74>
  switch (sSlaveConfig->InputTrigger)
 80052e8:	2840      	cmp	r0, #64	@ 0x40
 80052ea:	d03d      	beq.n	8005368 <HAL_TIM_SlaveConfigSynchro+0xd4>
 80052ec:	d907      	bls.n	80052fe <HAL_TIM_SlaveConfigSynchro+0x6a>
    htim->State = HAL_TIM_STATE_READY;
 80052ee:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 80052f0:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 80052f2:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80052f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80052fa:	bc30      	pop	{r4, r5}
 80052fc:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 80052fe:	2820      	cmp	r0, #32
 8005300:	d002      	beq.n	8005308 <HAL_TIM_SlaveConfigSynchro+0x74>
 8005302:	d912      	bls.n	800532a <HAL_TIM_SlaveConfigSynchro+0x96>
 8005304:	2830      	cmp	r0, #48	@ 0x30
 8005306:	d1f2      	bne.n	80052ee <HAL_TIM_SlaveConfigSynchro+0x5a>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005308:	68e2      	ldr	r2, [r4, #12]
 800530a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800530e:	60e2      	str	r2, [r4, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005310:	68e2      	ldr	r2, [r4, #12]
  __HAL_UNLOCK(htim);
 8005312:	2100      	movs	r1, #0
  htim->State = HAL_TIM_STATE_READY;
 8005314:	2501      	movs	r5, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005316:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800531a:	60e2      	str	r2, [r4, #12]
  htim->State = HAL_TIM_STATE_READY;
 800531c:	f883 503d 	strb.w	r5, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005320:	f883 103c 	strb.w	r1, [r3, #60]	@ 0x3c
  return HAL_OK;
 8005324:	4608      	mov	r0, r1
}
 8005326:	bc30      	pop	{r4, r5}
 8005328:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 800532a:	f030 0210 	bics.w	r2, r0, #16
 800532e:	d0eb      	beq.n	8005308 <HAL_TIM_SlaveConfigSynchro+0x74>
    htim->State = HAL_TIM_STATE_READY;
 8005330:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8005332:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 8005334:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800533c:	e7dd      	b.n	80052fa <HAL_TIM_SlaveConfigSynchro+0x66>
  __HAL_LOCK(htim);
 800533e:	2002      	movs	r0, #2
}
 8005340:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 8005342:	6a22      	ldr	r2, [r4, #32]
                               sSlaveConfig->TriggerPolarity,
 8005344:	688d      	ldr	r5, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8005346:	6908      	ldr	r0, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005348:	6a21      	ldr	r1, [r4, #32]
 800534a:	f021 0110 	bic.w	r1, r1, #16
 800534e:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005350:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005352:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005356:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 800535a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800535e:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8005362:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8005364:	6222      	str	r2, [r4, #32]
 8005366:	e7cf      	b.n	8005308 <HAL_TIM_SlaveConfigSynchro+0x74>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005368:	2d05      	cmp	r5, #5
 800536a:	d0c0      	beq.n	80052ee <HAL_TIM_SlaveConfigSynchro+0x5a>
      tmpccer = htim->Instance->CCER;
 800536c:	6a20      	ldr	r0, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800536e:	6a22      	ldr	r2, [r4, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005370:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005372:	f022 0201 	bic.w	r2, r2, #1
 8005376:	6222      	str	r2, [r4, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005378:	69a2      	ldr	r2, [r4, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800537a:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800537e:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8005382:	61a2      	str	r2, [r4, #24]
      htim->Instance->CCER = tmpccer;
 8005384:	6220      	str	r0, [r4, #32]
      break;
 8005386:	e7bf      	b.n	8005308 <HAL_TIM_SlaveConfigSynchro+0x74>
                               sSlaveConfig->TriggerPolarity,
 8005388:	688a      	ldr	r2, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 800538a:	6908      	ldr	r0, [r1, #16]
  tmpccer = TIMx->CCER;
 800538c:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800538e:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005392:	4311      	orrs	r1, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005394:	6a22      	ldr	r2, [r4, #32]
 8005396:	f022 0201 	bic.w	r2, r2, #1
 800539a:	6222      	str	r2, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800539c:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800539e:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80053a2:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80053a6:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 80053a8:	6221      	str	r1, [r4, #32]
 80053aa:	e7ad      	b.n	8005308 <HAL_TIM_SlaveConfigSynchro+0x74>

080053ac <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053ac:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80053b0:	2a01      	cmp	r2, #1
 80053b2:	d037      	beq.n	8005424 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80053b4:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053b6:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80053b8:	2002      	movs	r0, #2
{
 80053ba:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80053bc:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 80053c0:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053c2:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 80053c4:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80053c6:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053ca:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053cc:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053ce:	4816      	ldr	r0, [pc, #88]	@ (8005428 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 80053d0:	4282      	cmp	r2, r0
 80053d2:	d01a      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80053d4:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80053d8:	d017      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80053da:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 80053de:	4282      	cmp	r2, r0
 80053e0:	d013      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80053e2:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80053e6:	4282      	cmp	r2, r0
 80053e8:	d00f      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80053ea:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80053ee:	4282      	cmp	r2, r0
 80053f0:	d00b      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80053f2:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 80053f6:	4282      	cmp	r2, r0
 80053f8:	d007      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80053fa:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 80053fe:	4282      	cmp	r2, r0
 8005400:	d003      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005402:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8005406:	4282      	cmp	r2, r0
 8005408:	d104      	bne.n	8005414 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800540a:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800540c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005410:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005412:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005414:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005416:	2201      	movs	r2, #1
 8005418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800541c:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005420:	bc30      	pop	{r4, r5}
 8005422:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005424:	2002      	movs	r0, #2
}
 8005426:	4770      	bx	lr
 8005428:	40010000 	.word	0x40010000

0800542c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800542c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005430:	2b01      	cmp	r3, #1
 8005432:	d023      	beq.n	800547c <HAL_TIMEx_ConfigBreakDeadTime+0x50>
{
 8005434:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005436:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 800543a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800543e:	4602      	mov	r2, r0
 8005440:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005442:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005444:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005446:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800544a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800544c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005450:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005452:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005454:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005458:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800545a:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800545c:	69cc      	ldr	r4, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800545e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005462:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005464:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005468:	6810      	ldr	r0, [r2, #0]

  __HAL_UNLOCK(htim);
 800546a:	2100      	movs	r1, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800546c:	4323      	orrs	r3, r4
  htim->Instance->BDTR = tmpbdtr;
 800546e:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8005470:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8005474:	4608      	mov	r0, r1
}
 8005476:	f85d 4b04 	ldr.w	r4, [sp], #4
 800547a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800547c:	2002      	movs	r0, #2
}
 800547e:	4770      	bx	lr

08005480 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005480:	2800      	cmp	r0, #0
 8005482:	f000 8087 	beq.w	8005594 <HAL_UART_Init+0x114>
{
 8005486:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005488:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800548c:	4604      	mov	r4, r0
 800548e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005492:	2b00      	cmp	r3, #0
 8005494:	d079      	beq.n	800558a <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005496:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005498:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 800549a:	2224      	movs	r2, #36	@ 0x24
 800549c:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80054a0:	68da      	ldr	r2, [r3, #12]
 80054a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80054a6:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054a8:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054aa:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054ac:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 80054b0:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054b2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054b4:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054b6:	4302      	orrs	r2, r0
 80054b8:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80054ba:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054bc:	4302      	orrs	r2, r0
 80054be:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 80054c0:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 80054c4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054c8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80054ca:	430a      	orrs	r2, r1
 80054cc:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054ce:	695a      	ldr	r2, [r3, #20]
 80054d0:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054d2:	4931      	ldr	r1, [pc, #196]	@ (8005598 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054d4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80054d8:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054da:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054dc:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054de:	d036      	beq.n	800554e <HAL_UART_Init+0xce>
 80054e0:	4a2e      	ldr	r2, [pc, #184]	@ (800559c <HAL_UART_Init+0x11c>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d033      	beq.n	800554e <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80054e6:	f7ff f965 	bl	80047b4 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054ea:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80054ec:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054ee:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80054f2:	e9d4 5300 	ldrd	r5, r3, [r4]
 80054f6:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054fa:	d02b      	beq.n	8005554 <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054fc:	009a      	lsls	r2, r3, #2
 80054fe:	0f9b      	lsrs	r3, r3, #30
 8005500:	f7fa fe82 	bl	8000208 <__aeabi_uldivmod>
 8005504:	4a26      	ldr	r2, [pc, #152]	@ (80055a0 <HAL_UART_Init+0x120>)
 8005506:	fba2 1300 	umull	r1, r3, r2, r0
 800550a:	095b      	lsrs	r3, r3, #5
 800550c:	2164      	movs	r1, #100	@ 0x64
 800550e:	fb01 0013 	mls	r0, r1, r3, r0
 8005512:	0100      	lsls	r0, r0, #4
 8005514:	3032      	adds	r0, #50	@ 0x32
 8005516:	fba2 2000 	umull	r2, r0, r2, r0
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8005520:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005522:	692a      	ldr	r2, [r5, #16]
 8005524:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005528:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800552a:	696a      	ldr	r2, [r5, #20]
 800552c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005530:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 8005532:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005534:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8005536:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8005538:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800553c:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800553e:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005540:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005544:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 8005548:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800554a:	6363      	str	r3, [r4, #52]	@ 0x34
}
 800554c:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 800554e:	f7ff f941 	bl	80047d4 <HAL_RCC_GetPCLK2Freq>
 8005552:	e7ca      	b.n	80054ea <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005554:	18da      	adds	r2, r3, r3
 8005556:	f04f 0300 	mov.w	r3, #0
 800555a:	415b      	adcs	r3, r3
 800555c:	f7fa fe54 	bl	8000208 <__aeabi_uldivmod>
 8005560:	4a0f      	ldr	r2, [pc, #60]	@ (80055a0 <HAL_UART_Init+0x120>)
 8005562:	fba2 3100 	umull	r3, r1, r2, r0
 8005566:	0949      	lsrs	r1, r1, #5
 8005568:	2364      	movs	r3, #100	@ 0x64
 800556a:	fb03 0311 	mls	r3, r3, r1, r0
 800556e:	00db      	lsls	r3, r3, #3
 8005570:	3332      	adds	r3, #50	@ 0x32
 8005572:	fba2 2303 	umull	r2, r3, r2, r3
 8005576:	f3c3 1242 	ubfx	r2, r3, #5, #3
 800557a:	091b      	lsrs	r3, r3, #4
 800557c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8005580:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005584:	4413      	add	r3, r2
 8005586:	60ab      	str	r3, [r5, #8]
 8005588:	e7cb      	b.n	8005522 <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 800558a:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800558e:	f7fe f943 	bl	8003818 <HAL_UART_MspInit>
 8005592:	e780      	b.n	8005496 <HAL_UART_Init+0x16>
    return HAL_ERROR;
 8005594:	2001      	movs	r0, #1
}
 8005596:	4770      	bx	lr
 8005598:	40011000 	.word	0x40011000
 800559c:	40011400 	.word	0x40011400
 80055a0:	51eb851f 	.word	0x51eb851f

080055a4 <VBS_GetAvBusVoltage_d>:
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
#endif
}
 80055a4:	88c0      	ldrh	r0, [r0, #6]
 80055a6:	4770      	bx	lr

080055a8 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 80055a8:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 80055aa:	8840      	ldrh	r0, [r0, #2]
 80055ac:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 80055b0:	0c00      	lsrs	r0, r0, #16
 80055b2:	4770      	bx	lr

080055b4 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 80055b4:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 80055b6:	8803      	ldrh	r3, [r0, #0]
 80055b8:	140d      	asrs	r5, r1, #16
 80055ba:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80055bc:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 80055c0:	fb03 f303 	mul.w	r3, r3, r3
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 80055c4:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 80055c8:	428b      	cmp	r3, r1
{
 80055ca:	b084      	sub	sp, #16
    if (square_sum > square_limit)
 80055cc:	da0f      	bge.n	80055ee <Circle_Limitation+0x3a>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 80055ce:	8846      	ldrh	r6, [r0, #2]
 80055d0:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 80055d4:	4282      	cmp	r2, r0
 80055d6:	dd13      	ble.n	8005600 <Circle_Limitation+0x4c>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 80055d8:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 80055da:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 80055de:	bfb8      	it	lt
 80055e0:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 80055e2:	f7fb ff69 	bl	80014b8 <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 80055e6:	2c00      	cmp	r4, #0
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
      local_vqd.d = (int16_t)new_d;
 80055e8:	b235      	sxth	r5, r6
        if (Vqd.q < 0)
 80055ea:	db0e      	blt.n	800560a <Circle_Limitation+0x56>
      local_vqd.q = (int16_t)new_q;
 80055ec:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 80055ee:	b2a4      	uxth	r4, r4
 80055f0:	2000      	movs	r0, #0
 80055f2:	f364 000f 	bfi	r0, r4, #0, #16
 80055f6:	b2ad      	uxth	r5, r5
 80055f8:	f365 401f 	bfi	r0, r5, #16, #16
}
 80055fc:	b004      	add	sp, #16
 80055fe:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 8005600:	1a98      	subs	r0, r3, r2
 8005602:	f7fb ff59 	bl	80014b8 <MCM_Sqrt>
        if (Vqd.q < 0)
 8005606:	2c00      	cmp	r4, #0
 8005608:	daf0      	bge.n	80055ec <Circle_Limitation+0x38>
          new_q = - new_q;
 800560a:	4240      	negs	r0, r0
      local_vqd.q = (int16_t)new_q;
 800560c:	b204      	sxth	r4, r0
      local_vqd.d = (int16_t)new_d;
 800560e:	e7ee      	b.n	80055ee <Circle_Limitation+0x3a>

08005610 <EAC_Init>:
  {
#endif
    pHandle->pSTC = pSTC;
    pHandle->pVSS = pVSS;
    pHandle->pENC = pENC;
    pHandle->EncAligned = false;
 8005610:	f04f 0c00 	mov.w	ip, #0
    pHandle->pVSS = pVSS;
 8005614:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->pENC = pENC;
 8005618:	6083      	str	r3, [r0, #8]
    pHandle->EncAligned = false;
 800561a:	f8a0 c00e 	strh.w	ip, [r0, #14]
    pHandle->EncRestart = false;
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 800561e:	4770      	bx	lr

08005620 <EAC_StartAlignment>:
  * It configures the VSS (Virtual Speed Sensor) with the required angle and sets the
  * STC (Speed and Torque Controller) to execute the required torque ramp.
  * @param  pHandle: handler of the current instance of the EncAlignCtrl component.
  */
__weak void EAC_StartAlignment(EncAlign_Handle_t *pHandle)
{
 8005620:	b510      	push	{r4, lr}
  {
#endif
    uint32_t wAux;

    /* Set pVSS mechanical speed to zero */
    VSS_SetMecAcceleration(pHandle->pVSS, 0, 0U);
 8005622:	2200      	movs	r2, #0
{
 8005624:	4604      	mov	r4, r0
    VSS_SetMecAcceleration(pHandle->pVSS, 0, 0U);
 8005626:	4611      	mov	r1, r2
 8005628:	6840      	ldr	r0, [r0, #4]
 800562a:	f001 fe59 	bl	80072e0 <VSS_SetMecAcceleration>

    /* Set pVSS mechanical angle */
    VSS_SetMecAngle(pHandle->pVSS, pHandle->hElAngle);
 800562e:	f9b4 1014 	ldrsh.w	r1, [r4, #20]
 8005632:	6860      	ldr	r0, [r4, #4]
 8005634:	f001 fe4c 	bl	80072d0 <VSS_SetMecAngle>

    /* Set pSTC in MCM_TORQUE_MODE */
    STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8005638:	6820      	ldr	r0, [r4, #0]
 800563a:	2104      	movs	r1, #4
 800563c:	f001 fa34 	bl	8006aa8 <STC_SetControlMode>

    /* Set starting torque to Zero */
    (void)STC_ExecRamp(pHandle->pSTC, 0, 0U);
 8005640:	2200      	movs	r2, #0
 8005642:	4611      	mov	r1, r2
 8005644:	6820      	ldr	r0, [r4, #0]
 8005646:	f001 fa33 	bl	8006ab0 <STC_ExecRamp>

    /* Execute the torque ramp */
    (void)STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, (uint32_t)pHandle->hDurationms);
 800564a:	8ae2      	ldrh	r2, [r4, #22]
 800564c:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8005650:	6820      	ldr	r0, [r4, #0]
 8005652:	f001 fa2d 	bl	8006ab0 <STC_ExecRamp>
    /* Compute hRemainingTicks, the number of thick of alignment phase */
    wAux = ((uint32_t)pHandle->hDurationms) * ((uint32_t)pHandle->hEACFrequencyHz);
 8005656:	8ae3      	ldrh	r3, [r4, #22]
 8005658:	8a21      	ldrh	r1, [r4, #16]
    wAux /= 1000U;
 800565a:	4a04      	ldr	r2, [pc, #16]	@ (800566c <EAC_StartAlignment+0x4c>)
    wAux = ((uint32_t)pHandle->hDurationms) * ((uint32_t)pHandle->hEACFrequencyHz);
 800565c:	fb01 f303 	mul.w	r3, r1, r3
    wAux /= 1000U;
 8005660:	fba2 2303 	umull	r2, r3, r2, r3
 8005664:	099b      	lsrs	r3, r3, #6
    pHandle->hRemainingTicks = (uint16_t)wAux;
    pHandle->hRemainingTicks++;
 8005666:	3301      	adds	r3, #1
 8005668:	81a3      	strh	r3, [r4, #12]
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 800566a:	bd10      	pop	{r4, pc}
 800566c:	10624dd3 	.word	0x10624dd3

08005670 <EAC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingTicks > 0U)
 8005670:	8983      	ldrh	r3, [r0, #12]
 8005672:	b90b      	cbnz	r3, 8005678 <EAC_Exec+0x8>
  bool retVal = true;
 8005674:	2001      	movs	r0, #1
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif

  return (retVal);
}
 8005676:	4770      	bx	lr
      pHandle->hRemainingTicks--;
 8005678:	3b01      	subs	r3, #1
 800567a:	b29b      	uxth	r3, r3
{
 800567c:	b510      	push	{r4, lr}
 800567e:	4604      	mov	r4, r0
      pHandle->hRemainingTicks--;
 8005680:	8183      	strh	r3, [r0, #12]
      if (0U == pHandle->hRemainingTicks)
 8005682:	b10b      	cbz	r3, 8005688 <EAC_Exec+0x18>
        retVal = false;
 8005684:	2000      	movs	r0, #0
}
 8005686:	bd10      	pop	{r4, pc}
        ENC_SetMecAngle(pHandle->pENC, pHandle->hElAngle / ((int16_t)pHandle->bElToMecRatio));
 8005688:	7e03      	ldrb	r3, [r0, #24]
 800568a:	f9b0 1014 	ldrsh.w	r1, [r0, #20]
 800568e:	6880      	ldr	r0, [r0, #8]
 8005690:	fb91 f1f3 	sdiv	r1, r1, r3
 8005694:	f000 f930 	bl	80058f8 <ENC_SetMecAngle>
        pHandle->EncAligned = true;
 8005698:	2301      	movs	r3, #1
 800569a:	73a3      	strb	r3, [r4, #14]
  bool retVal = true;
 800569c:	2001      	movs	r0, #1
}
 800569e:	bd10      	pop	{r4, pc}

080056a0 <EAC_IsAligned>:
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  return ((NULL == pHandle) ? false : pHandle->EncAligned);
#else
  return (pHandle->EncAligned);
#endif
}
 80056a0:	7b80      	ldrb	r0, [r0, #14]
 80056a2:	4770      	bx	lr

080056a4 <EAC_SetRestartState>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->EncRestart = restart;
 80056a4:	73c1      	strb	r1, [r0, #15]
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 80056a6:	4770      	bx	lr

080056a8 <ENC_Init>:
    /* Reset counter */
    LL_TIM_SetCounter(TIMx, 0);

    /*Calculations of convenience*/
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
    pHandle->SpeedSamplingFreqUnit = ((uint32_t)pHandle->SpeedSamplingFreqHz * (uint32_t)SPEED_UNIT);
 80056a8:	f8b0 206c 	ldrh.w	r2, [r0, #108]	@ 0x6c
    TIM_TypeDef *TIMx = pHandle->TIMx;
 80056ac:	6a03      	ldr	r3, [r0, #32]
    pHandle->SpeedSamplingFreqUnit = ((uint32_t)pHandle->SpeedSamplingFreqHz * (uint32_t)SPEED_UNIT);
 80056ae:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80056b2:	0052      	lsls	r2, r2, #1
  WRITE_REG(TIMx->CNT, Counter);
 80056b4:	2100      	movs	r1, #0
{
 80056b6:	b410      	push	{r4}
 80056b8:	6259      	str	r1, [r3, #36]	@ 0x24
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 80056ba:	f8b0 406e 	ldrh.w	r4, [r0, #110]	@ 0x6e
    pHandle->SpeedSamplingFreqUnit = ((uint32_t)pHandle->SpeedSamplingFreqHz * (uint32_t)SPEED_UNIT);
 80056be:	6242      	str	r2, [r0, #36]	@ 0x24
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 80056c0:	f04f 32ff 	mov.w	r2, #4294967295
 80056c4:	fbb2 f2f4 	udiv	r2, r2, r4
 80056c8:	6682      	str	r2, [r0, #104]	@ 0x68
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80056ca:	699c      	ldr	r4, [r3, #24]
 80056cc:	f8b0 207a 	ldrh.w	r2, [r0, #122]	@ 0x7a
 80056d0:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
 80056d4:	ea42 020c 	orr.w	r2, r2, ip
 80056d8:	619a      	str	r2, [r3, #24]
 80056da:	699a      	ldr	r2, [r3, #24]
 80056dc:	f8b0 407a 	ldrh.w	r4, [r0, #122]	@ 0x7a
 80056e0:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
 80056e4:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80056e8:	f06f 0401 	mvn.w	r4, #1
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80056ec:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80056ee:	611c      	str	r4, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80056f0:	68da      	ldr	r2, [r3, #12]
 80056f2:	f042 0201 	orr.w	r2, r2, #1
 80056f6:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	f042 0201 	orr.w	r2, r2, #1
 80056fe:	601a      	str	r2, [r3, #0]

    /* Enable the counting timer */
    LL_TIM_EnableCounter(TIMx);

    /* Erase speed buffer */
    bufferSize = pHandle->SpeedBufferSize;
 8005700:	f890 2074 	ldrb.w	r2, [r0, #116]	@ 0x74

    for (index = 0U; index < bufferSize; index++)
 8005704:	b12a      	cbz	r2, 8005712 <ENC_Init+0x6a>
      pHandle->DeltaCapturesBuffer[index] = 0;
    }
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 8005706:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->DeltaCapturesBuffer[index] = 0;
 800570a:	0092      	lsls	r2, r2, #2
 800570c:	3028      	adds	r0, #40	@ 0x28
 800570e:	f001 be23 	b.w	8007358 <memset>
}
 8005712:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005716:	4770      	bx	lr

08005718 <ENC_Clear>:
  *         This function must be called before starting the motor to initialize
  *         the speed measurement process.
  * @param  pHandle: handler of the current instance of the encoder component
  */
__weak void ENC_Clear(ENCODER_Handle_t *pHandle)
{
 8005718:	b510      	push	{r4, lr}
  else
  {
#endif
    uint8_t index;

    for (index = 0u; index < pHandle->SpeedBufferSize; index++)
 800571a:	f890 2074 	ldrb.w	r2, [r0, #116]	@ 0x74
{
 800571e:	4604      	mov	r4, r0
    for (index = 0u; index < pHandle->SpeedBufferSize; index++)
 8005720:	b122      	cbz	r2, 800572c <ENC_Clear+0x14>
    {
      pHandle->DeltaCapturesBuffer[index] = 0;
 8005722:	0092      	lsls	r2, r2, #2
 8005724:	2100      	movs	r1, #0
 8005726:	3028      	adds	r0, #40	@ 0x28
 8005728:	f001 fe16 	bl	8007358 <memset>
    }
    pHandle->SensorIsReliable = true;
 800572c:	2301      	movs	r3, #1
 800572e:	f884 3075 	strb.w	r3, [r4, #117]	@ 0x75
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 8005732:	bd10      	pop	{r4, pc}

08005734 <ENC_CalcAngle>:
  *         of the instantaneous value of the timer counter.
  * @param  pHandle: handler of the current instance of the encoder component
  * @retval Measured electrical angle in [s16degree](measurement_units.md) format.
  */
__weak int16_t ENC_CalcAngle(ENCODER_Handle_t *pHandle)
{
 8005734:	b410      	push	{r4}
    int16_t mecAngle; /* s16degree format */
    uint32_t uwtemp1;
    int32_t wtemp1;
    /* PR 52926 We need to keep only the 16 LSB, bit 31 could be at 1
     if the overflow occurs just after the entry in the High frequency task */
    uwtemp1 = (LL_TIM_GetCounter(pHandle->TIMx) & 0xffffU) * (pHandle->U32MAXdivPulseNumber);
 8005736:	6a02      	ldr	r2, [r0, #32]
    wtemp1 = (int32_t)uwtemp1 / 65536;
#endif
    /* Computes and stores the rotor mechanical angle */
    mecAngle = (int16_t)wtemp1;

    int16_t hMecAnglePrev = pHandle->_Super.hMecAngle;
 8005738:	f9b0 1006 	ldrsh.w	r1, [r0, #6]
  return (uint32_t)(READ_REG(TIMx->CNT));
 800573c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
{
 800573e:	4603      	mov	r3, r0
    uwtemp1 = (LL_TIM_GetCounter(pHandle->TIMx) & 0xffffU) * (pHandle->U32MAXdivPulseNumber);
 8005740:	b292      	uxth	r2, r2
 8005742:	6e9c      	ldr	r4, [r3, #104]	@ 0x68

    pHandle->_Super.hMecAngle = mecAngle;

    /* Computes and stores the rotor electrical angle */
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 8005744:	7840      	ldrb	r0, [r0, #1]
    uwtemp1 = (LL_TIM_GetCounter(pHandle->TIMx) & 0xffffU) * (pHandle->U32MAXdivPulseNumber);
 8005746:	fb04 f202 	mul.w	r2, r4, r2
    wtemp1 = (int32_t)uwtemp1 >> 16U;  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800574a:	1412      	asrs	r2, r2, #16
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 800574c:	fb02 f000 	mul.w	r0, r2, r0

    pHandle->_Super.hElAngle = elAngle;

    int16_t hMecSpeedDpp = mecAngle - hMecAnglePrev;
 8005750:	1a51      	subs	r1, r2, r1
    mecAngle = (int16_t)wtemp1;
 8005752:	80da      	strh	r2, [r3, #6]
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 8005754:	689a      	ldr	r2, [r3, #8]
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
  /*Returns rotor electrical angle*/
  return (elAngle);
}
 8005756:	f85d 4b04 	ldr.w	r4, [sp], #4
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 800575a:	b200      	sxth	r0, r0
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 800575c:	fa02 f281 	sxtah	r2, r2, r1
    pHandle->_Super.hElAngle = elAngle;
 8005760:	8098      	strh	r0, [r3, #4]
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 8005762:	609a      	str	r2, [r3, #8]
}
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop

08005768 <ENC_CalcAvrgMecSpeedUnit>:
  * @param  pMecSpeedUnit pointer used to return the rotor average mechanical speed
  *         expressed in the unit defined by #SPEED_UNIT
  * @retval true = sensor information is reliable. false = sensor information is not reliable
  */
__weak bool ENC_CalcAvrgMecSpeedUnit(ENCODER_Handle_t *pHandle, int16_t *pMecSpeedUnit)
{
 8005768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800576a:	4603      	mov	r3, r0
    int32_t wtemp2;
    uint32_t OverflowCntSample;
    uint32_t CntCapture;
    uint32_t directionSample;
    int32_t wOverallAngleVariation = 0;
    TIM_TypeDef *TIMx = pHandle->TIMx;
 800576c:	6a02      	ldr	r2, [r0, #32]
    uint8_t bBufferSize = pHandle->SpeedBufferSize;
 800576e:	f890 0074 	ldrb.w	r0, [r0, #116]	@ 0x74
 8005772:	6a55      	ldr	r5, [r2, #36]	@ 0x24
#ifdef TIM_CNT_UIFCPY
    /* disable Interrupt generation */
    LL_TIM_DisableIT_UPDATE(TIMx);
#endif
    CntCapture = LL_TIM_GetCounter(TIMx);
    OverflowCntSample = pHandle->TimerOverflowNb;
 8005774:	f8b3 4070 	ldrh.w	r4, [r3, #112]	@ 0x70
    if (LL_TIM_COUNTERDIRECTION_DOWN == directionSample)
    {
      /* Encoder timer down-counting */
      /* If UIFCPY not present Overflow counter can not be safely used -> limitation to 1 OF */
#ifndef TIM_CNT_UIFCPY
      OverflowCntSample = (CntCapture > pHandle->PreviousCapture) ? 1 : 0;
 8005778:	f8b3 e072 	ldrh.w	lr, [r3, #114]	@ 0x72
#endif
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
        - ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 800577c:	f8b3 c06e 	ldrh.w	ip, [r3, #110]	@ 0x6e
    pHandle->TimerOverflowNb = 0;
 8005780:	2600      	movs	r6, #0
 8005782:	f8a3 6070 	strh.w	r6, [r3, #112]	@ 0x70
    OverflowCntSample = pHandle->TimerOverflowNb;
 8005786:	b2a4      	uxth	r4, r4
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8005788:	6812      	ldr	r2, [r2, #0]
    if ((OverflowCntSample + OFbit) > ENC_MAX_OVERFLOW_NB)
 800578a:	2c01      	cmp	r4, #1
      pHandle->TimerOverflowError = true;
 800578c:	bf88      	it	hi
 800578e:	2401      	movhi	r4, #1
 8005790:	f002 0210 	and.w	r2, r2, #16
    {
      /* Nothing to do */
    }

    /* Checks the reliability status, then stores and returns it */
    if (pHandle->TimerOverflowError)
 8005794:	bf94      	ite	ls
 8005796:	f893 407d 	ldrbls.w	r4, [r3, #125]	@ 0x7d
      pHandle->TimerOverflowError = true;
 800579a:	f883 407d 	strbhi.w	r4, [r3, #125]	@ 0x7d
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
 800579e:	eba5 060e 	sub.w	r6, r5, lr
    if (LL_TIM_COUNTERDIRECTION_DOWN == directionSample)
 80057a2:	2a00      	cmp	r2, #0
 80057a4:	f000 8092 	beq.w	80058cc <ENC_CalcAvrgMecSpeedUnit+0x164>
        - ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 80057a8:	4575      	cmp	r5, lr
 80057aa:	bf8c      	ite	hi
 80057ac:	4662      	movhi	r2, ip
 80057ae:	2200      	movls	r2, #0
 80057b0:	1ab6      	subs	r6, r6, r2
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 80057b2:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 80057b6:	320a      	adds	r2, #10
 80057b8:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057bc:	2800      	cmp	r0, #0
 80057be:	f000 8092 	beq.w	80058e6 <ENC_CalcAvrgMecSpeedUnit+0x17e>
 80057c2:	2801      	cmp	r0, #1
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057c6:	d039      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057c8:	6ade      	ldr	r6, [r3, #44]	@ 0x2c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057ca:	2802      	cmp	r0, #2
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057cc:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057ce:	d035      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057d0:	6b1e      	ldr	r6, [r3, #48]	@ 0x30
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057d2:	2803      	cmp	r0, #3
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057d4:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057d6:	d031      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057d8:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057da:	2804      	cmp	r0, #4
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057dc:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057de:	d02d      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057e0:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057e2:	2805      	cmp	r0, #5
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057e4:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057e6:	d029      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057e8:	6bde      	ldr	r6, [r3, #60]	@ 0x3c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057ea:	2806      	cmp	r0, #6
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057ec:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057ee:	d025      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057f0:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057f2:	2807      	cmp	r0, #7
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057f4:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057f6:	d021      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057f8:	6c5e      	ldr	r6, [r3, #68]	@ 0x44
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057fa:	2808      	cmp	r0, #8
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80057fc:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80057fe:	d01d      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005800:	6c9e      	ldr	r6, [r3, #72]	@ 0x48
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8005802:	2809      	cmp	r0, #9
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005804:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8005806:	d019      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005808:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800580a:	280a      	cmp	r0, #10
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800580c:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800580e:	d015      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005810:	6d1e      	ldr	r6, [r3, #80]	@ 0x50
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8005812:	280b      	cmp	r0, #11
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005814:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8005816:	d011      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005818:	6d5e      	ldr	r6, [r3, #84]	@ 0x54
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800581a:	280c      	cmp	r0, #12
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800581c:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800581e:	d00d      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005820:	6d9e      	ldr	r6, [r3, #88]	@ 0x58
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8005822:	280d      	cmp	r0, #13
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005824:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8005826:	d009      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005828:	6dde      	ldr	r6, [r3, #92]	@ 0x5c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800582a:	280e      	cmp	r0, #14
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800582c:	4432      	add	r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800582e:	d005      	beq.n	800583c <ENC_CalcAvrgMecSpeedUnit+0xd4>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005830:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8005832:	280f      	cmp	r0, #15
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8005834:	4432      	add	r2, r6
 8005836:	bf1c      	itt	ne
 8005838:	6e5e      	ldrne	r6, [r3, #100]	@ 0x64
 800583a:	1992      	addne	r2, r2, r6
    wtemp1 = wOverallAngleVariation * ((int32_t)pHandle->SpeedSamplingFreqUnit);
 800583c:	6a5f      	ldr	r7, [r3, #36]	@ 0x24
    wtemp2 = ((int32_t)pHandle->PulseNumber) * ((int32_t)pHandle->SpeedBufferSize);
 800583e:	fb0c f600 	mul.w	r6, ip, r0
    wtemp1 = wOverallAngleVariation * ((int32_t)pHandle->SpeedSamplingFreqUnit);
 8005842:	fb07 f202 	mul.w	r2, r7, r2
    wtemp1 = ((0 == wtemp2) ? wtemp1 : (wtemp1 / wtemp2));
 8005846:	b10e      	cbz	r6, 800584c <ENC_CalcAvrgMecSpeedUnit+0xe4>
 8005848:	fb92 f2f6 	sdiv	r2, r2, r6
    *pMecSpeedUnit = (int16_t)wtemp1;
 800584c:	fa0f fe82 	sxth.w	lr, r2
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8005850:	b292      	uxth	r2, r2
    *pMecSpeedUnit = (int16_t)wtemp1;
 8005852:	f8a1 e000 	strh.w	lr, [r1]
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8005856:	f893 607c 	ldrb.w	r6, [r3, #124]	@ 0x7c
    pHandle->DeltaCapturesIndex++;
 800585a:	f893 c07c 	ldrb.w	ip, [r3, #124]	@ 0x7c
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 800585e:	360a      	adds	r6, #10
    pHandle->DeltaCapturesIndex++;
 8005860:	f10c 0c01 	add.w	ip, ip, #1
 8005864:	fa5f fc8c 	uxtb.w	ip, ip
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8005868:	f853 6026 	ldr.w	r6, [r3, r6, lsl #2]
    pHandle->DeltaCapturesIndex++;
 800586c:	f883 c07c 	strb.w	ip, [r3, #124]	@ 0x7c
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8005870:	f8b3 c00c 	ldrh.w	ip, [r3, #12]
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wtemp1;
 8005874:	f8a3 e00c 	strh.w	lr, [r3, #12]
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8005878:	eba2 020c 	sub.w	r2, r2, ip
 800587c:	825a      	strh	r2, [r3, #18]
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 800587e:	f8b3 206c 	ldrh.w	r2, [r3, #108]	@ 0x6c
    if (pHandle->DeltaCapturesIndex >= pHandle->SpeedBufferSize)
 8005882:	f893 e07c 	ldrb.w	lr, [r3, #124]	@ 0x7c
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8005886:	fb06 f202 	mul.w	r2, r6, r2
             * ((int32_t)pHandle->_Super.bElToMecRatio);
 800588a:	785e      	ldrb	r6, [r3, #1]
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 800588c:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8005890:	4565      	cmp	r5, ip
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8005892:	fb06 f202 	mul.w	r2, r6, r2
    wtemp1 *= ((int32_t)pHandle->_Super.DPPConvFactor);
 8005896:	69de      	ldr	r6, [r3, #28]
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 8005898:	bf28      	it	cs
 800589a:	4665      	movcs	r5, ip
    if (pHandle->DeltaCapturesIndex >= pHandle->SpeedBufferSize)
 800589c:	4586      	cmp	lr, r0
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 800589e:	f8a3 5072 	strh.w	r5, [r3, #114]	@ 0x72
    wtemp1 /= ((int32_t)pHandle->PulseNumber);
 80058a2:	f8b3 506e 	ldrh.w	r5, [r3, #110]	@ 0x6e
 80058a6:	fb92 f2f5 	sdiv	r2, r2, r5
    wtemp1 /= ((int32_t)pHandle->_Super.hMeasurementFrequency);
 80058aa:	8b5d      	ldrh	r5, [r3, #26]
    wtemp1 *= ((int32_t)pHandle->_Super.DPPConvFactor);
 80058ac:	fb06 f202 	mul.w	r2, r6, r2
    wtemp1 /= ((int32_t)pHandle->_Super.hMeasurementFrequency);
 80058b0:	fb92 f2f5 	sdiv	r2, r2, r5
    pHandle->_Super.hElSpeedDpp = (int16_t)wtemp1;
 80058b4:	81da      	strh	r2, [r3, #14]
      pHandle->DeltaCapturesIndex = 0U;
 80058b6:	bf24      	itt	cs
 80058b8:	2200      	movcs	r2, #0
 80058ba:	f883 207c 	strbcs.w	r2, [r3, #124]	@ 0x7c
    if (pHandle->TimerOverflowError)
 80058be:	b1ac      	cbz	r4, 80058ec <ENC_CalcAvrgMecSpeedUnit+0x184>
    {
      bReliability = false;
      pHandle->SensorIsReliable = false;
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 80058c0:	78da      	ldrb	r2, [r3, #3]
 80058c2:	701a      	strb	r2, [r3, #0]
      pHandle->SensorIsReliable = false;
 80058c4:	2000      	movs	r0, #0
 80058c6:	f883 0075 	strb.w	r0, [r3, #117]	@ 0x75
    }
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
  return (bReliability);
}
 80058ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
        + ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 80058cc:	4575      	cmp	r5, lr
 80058ce:	bf34      	ite	cc
 80058d0:	4662      	movcc	r2, ip
 80058d2:	2200      	movcs	r2, #0
 80058d4:	4416      	add	r6, r2
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 80058d6:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 80058da:	320a      	adds	r2, #10
 80058dc:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80058e0:	2800      	cmp	r0, #0
 80058e2:	f47f af6e 	bne.w	80057c2 <ENC_CalcAvrgMecSpeedUnit+0x5a>
 80058e6:	4602      	mov	r2, r0
 80058e8:	4686      	mov	lr, r0
 80058ea:	e7b2      	b.n	8005852 <ENC_CalcAvrgMecSpeedUnit+0xea>
}
 80058ec:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, pMecSpeedUnit);
 80058f0:	4618      	mov	r0, r3
 80058f2:	f001 b86f 	b.w	80069d4 <SPD_IsMecSpeedReliable>
 80058f6:	bf00      	nop

080058f8 <ENC_SetMecAngle>:
    uint16_t hAngleCounts;
    uint16_t hMecAngleuint;
    int16_t localhMecAngle = hMecAngle;

    pHandle->_Super.hMecAngle = localhMecAngle;
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 80058f8:	7843      	ldrb	r3, [r0, #1]
    pHandle->_Super.hMecAngle = localhMecAngle;
 80058fa:	80c1      	strh	r1, [r0, #6]
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 80058fc:	b28a      	uxth	r2, r1
 80058fe:	fb01 f303 	mul.w	r3, r1, r3
    if (localhMecAngle < 0)
 8005902:	2900      	cmp	r1, #0
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 8005904:	8083      	strh	r3, [r0, #4]
 8005906:	bfb8      	it	lt
 8005908:	f102 32ff 	addlt.w	r2, r2, #4294967295
    else
    {
      hMecAngleuint = (uint16_t)localhMecAngle;
    }

    hAngleCounts = (uint16_t)((((uint32_t)hMecAngleuint) * ((uint32_t)pHandle->PulseNumber)) / 65535U);
 800590c:	f8b0 306e 	ldrh.w	r3, [r0, #110]	@ 0x6e
 8005910:	4906      	ldr	r1, [pc, #24]	@ (800592c <ENC_SetMecAngle+0x34>)
 8005912:	bfb8      	it	lt
 8005914:	b292      	uxthlt	r2, r2
 8005916:	fb02 f303 	mul.w	r3, r2, r3
{
 800591a:	b410      	push	{r4}
    hAngleCounts = (uint16_t)((((uint32_t)hMecAngleuint) * ((uint32_t)pHandle->PulseNumber)) / 65535U);
 800591c:	fba1 1303 	umull	r1, r3, r1, r3
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8005920:	6a04      	ldr	r4, [r0, #32]
    hAngleCounts = (uint16_t)((((uint32_t)hMecAngleuint) * ((uint32_t)pHandle->PulseNumber)) / 65535U);
 8005922:	0bdb      	lsrs	r3, r3, #15

    TIMx->CNT = (uint16_t)hAngleCounts;
 8005924:	6263      	str	r3, [r4, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 8005926:	f85d 4b04 	ldr.w	r4, [sp], #4
 800592a:	4770      	bx	lr
 800592c:	80008001 	.word	0x80008001

08005930 <ENC_IRQHandler>:
/**
  * @brief  TIMER ENCODER Overflow interrupt counter update
  * @param  pHandleVoid: handler of the current instance of the encoder component
  */
__weak void *ENC_IRQHandler(void *pHandleVoid)
{
 8005930:	4602      	mov	r2, r0
  /* Updates the number of overflows occurred */
  /* The handling of overflow error is done in ENC_CalcAvrgMecSpeedUnit */
  pHandle->TimerOverflowNb += 1U;

  return (MC_NULL);
}
 8005932:	2000      	movs	r0, #0
  pHandle->TimerOverflowNb += 1U;
 8005934:	f8b2 3070 	ldrh.w	r3, [r2, #112]	@ 0x70
 8005938:	3301      	adds	r3, #1
 800593a:	b29b      	uxth	r3, r3
 800593c:	f8a2 3070 	strh.w	r3, [r2, #112]	@ 0x70
}
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop

08005944 <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 8005944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8005946:	7fc3      	ldrb	r3, [r0, #31]
 8005948:	f890 2022 	ldrb.w	r2, [r0, #34]	@ 0x22
 800594c:	429a      	cmp	r2, r3
{
 800594e:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8005950:	d002      	beq.n	8005958 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* Nothing to log just waiting next call to MCPA_datalog */
      pHandle->HFIndex++;
 8005952:	3301      	adds	r3, #1
 8005954:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8005956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 8005958:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 800595a:	2300      	movs	r3, #0
 800595c:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 800595e:	b1a5      	cbz	r5, 800598a <MCPA_dataLog+0x46>
 8005960:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8005962:	8ba2      	ldrh	r2, [r4, #28]
 8005964:	42aa      	cmp	r2, r5
 8005966:	d24e      	bcs.n	8005a06 <MCPA_dataLog+0xc2>
 8005968:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 800596c:	2bfe      	cmp	r3, #254	@ 0xfe
 800596e:	d066      	beq.n	8005a3e <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8005970:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 8005974:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 8005976:	8b22      	ldrh	r2, [r4, #24]
 8005978:	6820      	ldr	r0, [r4, #0]
 800597a:	3202      	adds	r2, #2
 800597c:	2309      	movs	r3, #9
 800597e:	6845      	ldr	r5, [r0, #4]
 8005980:	b292      	uxth	r2, r2
 8005982:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8005984:	2300      	movs	r3, #0
 8005986:	8323      	strh	r3, [r4, #24]
}
 8005988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 800598a:	4601      	mov	r1, r0
 800598c:	2209      	movs	r2, #9
 800598e:	f851 0b14 	ldr.w	r0, [r1], #20
 8005992:	6803      	ldr	r3, [r0, #0]
 8005994:	4798      	blx	r3
 8005996:	b390      	cbz	r0, 80059fe <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8005998:	4b49      	ldr	r3, [pc, #292]	@ (8005ac0 <MCPA_dataLog+0x17c>)
 800599a:	6961      	ldr	r1, [r4, #20]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 80059a0:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 80059a4:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 80059a8:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 80059ac:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 80059ae:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 80059b0:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 80059b2:	d101      	bne.n	80059b8 <MCPA_dataLog+0x74>
 80059b4:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80059b6:	e7d4      	b.n	8005962 <MCPA_dataLog+0x1e>
            pHandle->MFNumBuff           = pHandle->MFNum;
 80059b8:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            pHandle->HFNumBuff           = pHandle->HFNum;
 80059bc:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
            pHandle->MFRateBuff          = pHandle->MFRate;
 80059c0:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
            pHandle->HFRateBuff          = pHandle->HFRate;
 80059c4:	f894 5021 	ldrb.w	r5, [r4, #33]	@ 0x21
            pHandle->HFNumBuff           = pHandle->HFNum;
 80059c8:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
            pHandle->MFNumBuff           = pHandle->MFNum;
 80059cc:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 80059d0:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 80059d2:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff            = pHandle->Mark;
 80059d4:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 80059d8:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff          = pHandle->MFRate;
 80059da:	f884 1026 	strb.w	r1, [r4, #38]	@ 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 80059de:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 80059e0:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
            pHandle->HFRateBuff          = pHandle->HFRate;
 80059e4:	f884 5022 	strb.w	r5, [r4, #34]	@ 0x22
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 80059e8:	f001 fce2 	bl	80073b0 <memcpy>
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 80059ec:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 80059f0:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 80059f4:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 80059f8:	441a      	add	r2, r3
 80059fa:	f001 fcd9 	bl	80073b0 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80059fe:	8b25      	ldrh	r5, [r4, #24]
 8005a00:	2d00      	cmp	r5, #0
 8005a02:	d1ad      	bne.n	8005960 <MCPA_dataLog+0x1c>
}
 8005a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8005a06:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8005a0a:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8005a0c:	b36e      	cbz	r6, 8005a6a <MCPA_dataLog+0x126>
 8005a0e:	68a2      	ldr	r2, [r4, #8]
 8005a10:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 8005a14:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 8005a16:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8005a1a:	8800      	ldrh	r0, [r0, #0]
 8005a1c:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8005a20:	8b25      	ldrh	r5, [r4, #24]
 8005a22:	3502      	adds	r5, #2
 8005a24:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8005a26:	459c      	cmp	ip, r3
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8005a28:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8005a2a:	d1f4      	bne.n	8005a16 <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 8005a2c:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8005a30:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 8005a32:	2bfd      	cmp	r3, #253	@ 0xfd
 8005a34:	4618      	mov	r0, r3
 8005a36:	d91d      	bls.n	8005a74 <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8005a38:	4295      	cmp	r5, r2
 8005a3a:	d897      	bhi.n	800596c <MCPA_dataLog+0x28>
}
 8005a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005a3e:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8005a42:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 8005a46:	4418      	add	r0, r3
 8005a48:	4298      	cmp	r0, r3
 8005a4a:	dd91      	ble.n	8005970 <MCPA_dataLog+0x2c>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005a4c:	68a7      	ldr	r7, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8005a4e:	6926      	ldr	r6, [r4, #16]
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005a50:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8005a54:	6812      	ldr	r2, [r2, #0]
 8005a56:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005a58:	1c5a      	adds	r2, r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8005a5a:	5cf3      	ldrb	r3, [r6, r3]
 8005a5c:	442b      	add	r3, r5
 8005a5e:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005a60:	b2d3      	uxtb	r3, r2
 8005a62:	4283      	cmp	r3, r0
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8005a64:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005a66:	dbf3      	blt.n	8005a50 <MCPA_dataLog+0x10c>
 8005a68:	e782      	b.n	8005970 <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 8005a6a:	f894 0026 	ldrb.w	r0, [r4, #38]	@ 0x26
 8005a6e:	28fd      	cmp	r0, #253	@ 0xfd
 8005a70:	f63f af71 	bhi.w	8005956 <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 8005a74:	f894 3020 	ldrb.w	r3, [r4, #32]
 8005a78:	4283      	cmp	r3, r0
 8005a7a:	d006      	beq.n	8005a8a <MCPA_dataLog+0x146>
            pHandle->MFIndex ++;
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8005a82:	4295      	cmp	r5, r2
 8005a84:	f63f af74 	bhi.w	8005970 <MCPA_dataLog+0x2c>
}
 8005a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005a8a:	f894 7028 	ldrb.w	r7, [r4, #40]	@ 0x28
 8005a8e:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8005a90:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005a92:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 8005a94:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005a98:	ddf3      	ble.n	8005a82 <MCPA_dataLog+0x13e>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005a9a:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005a9e:	f8d4 c010 	ldr.w	ip, [r4, #16]
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005aa2:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005aaa:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005aae:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005ab0:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005ab2:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005ab4:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005ab6:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005ab8:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005aba:	dbf2      	blt.n	8005aa2 <MCPA_dataLog+0x15e>
 8005abc:	e7e1      	b.n	8005a82 <MCPA_dataLog+0x13e>
 8005abe:	bf00      	nop
 8005ac0:	2000196c 	.word	0x2000196c

08005ac4 <MCPA_flushDataLog>:
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->bufferIndex > 0U)
 8005ac4:	8b03      	ldrh	r3, [r0, #24]
 8005ac6:	b19b      	cbz	r3, 8005af0 <MCPA_flushDataLog+0x2c>
{
 8005ac8:	b570      	push	{r4, r5, r6, lr}
    {  /* If buffer is allocated, we must send it */
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8005aca:	f890 2026 	ldrb.w	r2, [r0, #38]	@ 0x26
                                          proper decoding */
      {
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
        {
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8005ace:	6941      	ldr	r1, [r0, #20]
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8005ad0:	2afe      	cmp	r2, #254	@ 0xfe
 8005ad2:	4604      	mov	r4, r0
 8005ad4:	d00d      	beq.n	8005af2 <MCPA_flushDataLog+0x2e>
      else
      {
        /* Nothing to do */
      }
      logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8005ad6:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8005ada:	52ca      	strh	r2, [r1, r3]
                                          the MARK */
      pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8005adc:	8b22      	ldrh	r2, [r4, #24]
 8005ade:	6820      	ldr	r0, [r4, #0]
 8005ae0:	3202      	adds	r2, #2
 8005ae2:	2309      	movs	r3, #9
 8005ae4:	6845      	ldr	r5, [r0, #4]
 8005ae6:	b292      	uxth	r2, r2
 8005ae8:	47a8      	blx	r5
                                             pHandle->bufferIndex + 2U, MCTL_ASYNC);
      pHandle->bufferIndex = 0U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	8323      	strh	r3, [r4, #24]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8005aee:	bd70      	pop	{r4, r5, r6, pc}
 8005af0:	4770      	bx	lr
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005af2:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8005af6:	f890 c028 	ldrb.w	ip, [r0, #40]	@ 0x28
 8005afa:	4494      	add	ip, r2
 8005afc:	4562      	cmp	r2, ip
 8005afe:	daea      	bge.n	8005ad6 <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005b00:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005b02:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8005b04:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 8005b08:	6800      	ldr	r0, [r0, #0]
 8005b0a:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005b0c:	5ca8      	ldrb	r0, [r5, r2]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005b0e:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005b10:	4403      	add	r3, r0
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005b12:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005b14:	b29b      	uxth	r3, r3
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005b16:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8005b18:	8323      	strh	r3, [r4, #24]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8005b1a:	dbf3      	blt.n	8005b04 <MCPA_flushDataLog+0x40>
 8005b1c:	e7db      	b.n	8005ad6 <MCPA_flushDataLog+0x12>
 8005b1e:	bf00      	nop

08005b20 <MCPA_cfgLog>:
  *
  * @param  *pHandle Pointer to the MCPA Handle
  * @param  *cfgdata Configuration of the Async communication
  */
uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8005b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i;
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
    uint16_t newID, buffSize;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8005b24:	880f      	ldrh	r7, [r1, #0]
{
 8005b26:	4604      	mov	r4, r0

    if (buffSize == 0U)
 8005b28:	2f00      	cmp	r7, #0
 8005b2a:	d046      	beq.n	8005bba <MCPA_cfgLog+0x9a>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload)
 8005b2c:	6803      	ldr	r3, [r0, #0]
 8005b2e:	89db      	ldrh	r3, [r3, #14]
 8005b30:	42bb      	cmp	r3, r7
 8005b32:	d33f      	bcc.n	8005bb4 <MCPA_cfgLog+0x94>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8005b34:	788b      	ldrb	r3, [r1, #2]
 8005b36:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8005b3a:	f891 8003 	ldrb.w	r8, [r1, #3]
 8005b3e:	f880 8023 	strb.w	r8, [r0, #35]	@ 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8005b42:	790b      	ldrb	r3, [r1, #4]
 8005b44:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8005b48:	794b      	ldrb	r3, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */

      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8005b4a:	7f82      	ldrb	r2, [r0, #30]
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8005b4c:	f880 3027 	strb.w	r3, [r0, #39]	@ 0x27
      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8005b50:	4443      	add	r3, r8
 8005b52:	4293      	cmp	r3, r2
 8005b54:	dc57      	bgt.n	8005c06 <MCPA_cfgLog+0xe6>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */
 8005b56:	1d8e      	adds	r6, r1, #6
      {
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d057      	beq.n	8005c0c <MCPA_cfgLog+0xec>
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8005b5c:	f04f 0800 	mov.w	r8, #0
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005b60:	4645      	mov	r5, r8
 8005b62:	e011      	b.n	8005b88 <MCPA_cfgLog+0x68>
        {
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
          /* HF Data are fixed to 2 bytes */
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8005b64:	68e3      	ldr	r3, [r4, #12]
 8005b66:	5558      	strb	r0, [r3, r5]
          pCfgData++; /* Point to the next UID */
          pCfgData++;
          logSize = logSize+pHandle->dataSizeTable[i];
 8005b68:	68e2      	ldr	r2, [r4, #12]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005b6a:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8005b6e:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
          logSize = logSize+pHandle->dataSizeTable[i];
 8005b72:	5d52      	ldrb	r2, [r2, r5]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005b74:	f105 0c01 	add.w	ip, r5, #1
 8005b78:	fa5f f58c 	uxtb.w	r5, ip
 8005b7c:	440b      	add	r3, r1
          logSize = logSize+pHandle->dataSizeTable[i];
 8005b7e:	4442      	add	r2, r8
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005b80:	429d      	cmp	r5, r3
          logSize = logSize+pHandle->dataSizeTable[i];
 8005b82:	fa1f f882 	uxth.w	r8, r2
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005b86:	da11      	bge.n	8005bac <MCPA_cfgLog+0x8c>
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8005b88:	f836 9b02 	ldrh.w	r9, [r6], #2
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
 8005b8c:	6861      	ldr	r1, [r4, #4]
 8005b8e:	4648      	mov	r0, r9
 8005b90:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8005b94:	f7fd fb44 	bl	8003220 <RI_GetPtrReg>
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8005b98:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8005b9c:	42ab      	cmp	r3, r5
 8005b9e:	f04f 0002 	mov.w	r0, #2
 8005ba2:	d8df      	bhi.n	8005b64 <MCPA_cfgLog+0x44>
 8005ba4:	4648      	mov	r0, r9
 8005ba6:	f7fd fb2f 	bl	8003208 <RI_GetIDSize>
 8005baa:	e7db      	b.n	8005b64 <MCPA_cfgLog+0x44>
        }

        /* Smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp */
        if (buffSize < (logSize + 2U + 4U))
 8005bac:	f108 0206 	add.w	r2, r8, #6
 8005bb0:	4297      	cmp	r7, r2
 8005bb2:	d210      	bcs.n	8005bd6 <MCPA_cfgLog+0xb6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8005bb4:	2009      	movs	r0, #9
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return (result);
}
 8005bb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 8005bba:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0U;
 8005bbc:	f880 7029 	strb.w	r7, [r0, #41]	@ 0x29
  if (pHandle->bufferIndex > 0U)
 8005bc0:	b9ab      	cbnz	r3, 8005bee <MCPA_cfgLog+0xce>
  pHandle->bufferIndex = 0U;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	8323      	strh	r3, [r4, #24]
  pHandle->MarkBuff    = 0U;
 8005bc6:	f884 302a 	strb.w	r3, [r4, #42]	@ 0x2a
  pHandle->HFIndex     = 0U;
 8005bca:	77e3      	strb	r3, [r4, #31]
  pHandle->HFRateBuff  = 0U; /* We do not want to miss any sample at the restart */
 8005bcc:	f884 3022 	strb.w	r3, [r4, #34]	@ 0x22
  uint8_t result = MCP_CMD_OK;
 8005bd0:	2000      	movs	r0, #0
}
 8005bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          pHandle->bufferTxTrigger = buffSize-logSize - 2U; /* 2 is required to add the last Mark byte and NUL
 8005bd6:	3f02      	subs	r7, #2
 8005bd8:	eba7 0708 	sub.w	r7, r7, r8
 8005bdc:	8367      	strh	r7, [r4, #26]
          pHandle->Mark = *((uint8_t *)pCfgData);
 8005bde:	7833      	ldrb	r3, [r6, #0]
 8005be0:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
          if (0U == pHandle->Mark)
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1f3      	bne.n	8005bd0 <MCPA_cfgLog+0xb0>
  if (pHandle->bufferIndex > 0U)
 8005be8:	8b23      	ldrh	r3, [r4, #24]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d0e9      	beq.n	8005bc2 <MCPA_cfgLog+0xa2>
    logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8005bee:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8005bf0:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8005bf4:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8005bf6:	8b22      	ldrh	r2, [r4, #24]
 8005bf8:	6820      	ldr	r0, [r4, #0]
 8005bfa:	3202      	adds	r2, #2
 8005bfc:	6845      	ldr	r5, [r0, #4]
 8005bfe:	b292      	uxth	r2, r2
 8005c00:	2309      	movs	r3, #9
 8005c02:	47a8      	blx	r5
 8005c04:	e7dd      	b.n	8005bc2 <MCPA_cfgLog+0xa2>
        result = MCP_ERROR_BAD_RAW_FORMAT;
 8005c06:	200a      	movs	r0, #10
}
 8005c08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8005c0c:	2206      	movs	r2, #6
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8005c0e:	4698      	mov	r8, r3
 8005c10:	e7ce      	b.n	8005bb0 <MCPA_cfgLog+0x90>
 8005c12:	bf00      	nop

08005c14 <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 8005c14:	2300      	movs	r3, #0
 8005c16:	8043      	strh	r3, [r0, #2]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop

08005c1c <NTC_Init>:
    if (REAL_SENSOR == pHandle->bSensorType)
 8005c1c:	7802      	ldrb	r2, [r0, #0]
{
 8005c1e:	b508      	push	{r3, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 8005c20:	b122      	cbz	r2, 8005c2c <NTC_Init+0x10>
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8005c22:	8882      	ldrh	r2, [r0, #4]
 8005c24:	8042      	strh	r2, [r0, #2]
      pHandle->hFaultState = MC_NO_ERROR;
 8005c26:	2100      	movs	r1, #0
 8005c28:	8101      	strh	r1, [r0, #8]
}
 8005c2a:	bd08      	pop	{r3, pc}
      NTC_Clear(pHandle);
 8005c2c:	f7ff fff2 	bl	8005c14 <NTC_Clear>
}
 8005c30:	bd08      	pop	{r3, pc}
 8005c32:	bf00      	nop

08005c34 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8005c34:	7803      	ldrb	r3, [r0, #0]
 8005c36:	b95b      	cbnz	r3, 8005c50 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8005c38:	8842      	ldrh	r2, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 8005c3a:	6941      	ldr	r1, [r0, #20]
      wTemp *= pHandle->hSensitivity;
 8005c3c:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8005c40:	8b00      	ldrh	r0, [r0, #24]
      wTemp -= ((int32_t)pHandle->wV0);
 8005c42:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8005c44:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8005c48:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8005c4c:	b200      	sxth	r0, r0
 8005c4e:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8005c50:	88c0      	ldrh	r0, [r0, #6]
}
 8005c52:	b200      	sxth	r0, r0
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop

08005c58 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8005c58:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8005c5a:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8005c5c:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8005c5e:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8005c60:	8442      	strh	r2, [r0, #34]	@ 0x22
    pHandle->wIntegralTerm = 0;
 8005c62:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8005c64:	6283      	str	r3, [r0, #40]	@ 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8005c66:	4770      	bx	lr

08005c68 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8005c68:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8005c6a:	4770      	bx	lr

08005c6c <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8005c6c:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8005c6e:	4770      	bx	lr

08005c70 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8005c70:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop

08005c78 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8005c78:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop

08005c80 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8005c80:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8005c82:	4770      	bx	lr

08005c84 <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8005c84:	8b80      	ldrh	r0, [r0, #28]
 8005c86:	4770      	bx	lr

08005c88 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8005c88:	2301      	movs	r3, #1
 8005c8a:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8005c8c:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8005c8e:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop

08005c94 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8005c94:	8bc0      	ldrh	r0, [r0, #30]
 8005c96:	4770      	bx	lr

08005c98 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8005c98:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8005c9a:	4770      	bx	lr

08005c9c <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8005c9c:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8005c9e:	4770      	bx	lr

08005ca0 <PID_SetKIDivisorPOW2>:
{
 8005ca0:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8005ca2:	2301      	movs	r3, #1
{
 8005ca4:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8005ca6:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8005ca8:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005cac:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8005cae:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8005cb0:	8343      	strh	r3, [r0, #26]
{
 8005cb2:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8005cb4:	f7ff fff2 	bl	8005c9c <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8005cb8:	4902      	ldr	r1, [pc, #8]	@ (8005cc4 <PID_SetKIDivisorPOW2+0x24>)
 8005cba:	4628      	mov	r0, r5
 8005cbc:	40a1      	lsls	r1, r4
 8005cbe:	f7ff ffeb 	bl	8005c98 <PID_SetLowerIntegralTermLimit>
}
 8005cc2:	bd38      	pop	{r3, r4, r5, pc}
 8005cc4:	ffff8001 	.word	0xffff8001

08005cc8 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8005cc8:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8005cca:	4770      	bx	lr

08005ccc <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8005ccc:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop

08005cd4 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8005cd4:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
 8005cd6:	4770      	bx	lr

08005cd8 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8005cd8:	2301      	movs	r3, #1
 8005cda:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8005cdc:	84c1      	strh	r1, [r0, #38]	@ 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8005cde:	8483      	strh	r3, [r0, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop

08005ce4 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8005ce4:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8005ce8:	4603      	mov	r3, r0
 8005cea:	b530      	push	{r4, r5, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8005cec:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8005cf0:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8005cf4:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8005cf8:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8005cfc:	b17c      	cbz	r4, 8005d1e <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8005cfe:	fb04 f101 	mul.w	r1, r4, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8005d02:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
      if (wIntegral_sum_temp < 0)
 8005d06:	eb15 0e01 	adds.w	lr, r5, r1
 8005d0a:	d41d      	bmi.n	8005d48 <PI_Controller+0x64>
            wIntegral_sum_temp = -INT32_MAX;
 8005d0c:	420d      	tst	r5, r1
 8005d0e:	4914      	ldr	r1, [pc, #80]	@ (8005d60 <PI_Controller+0x7c>)
 8005d10:	bf48      	it	mi
 8005d12:	468e      	movmi	lr, r1
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8005d14:	45a6      	cmp	lr, r4
 8005d16:	dc02      	bgt.n	8005d1e <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8005d18:	691c      	ldr	r4, [r3, #16]
 8005d1a:	4574      	cmp	r4, lr
 8005d1c:	dd1d      	ble.n	8005d5a <PI_Controller+0x76>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8005d1e:	8b99      	ldrh	r1, [r3, #28]
 8005d20:	410a      	asrs	r2, r1
 8005d22:	8bd9      	ldrh	r1, [r3, #30]
 8005d24:	fa44 f101 	asr.w	r1, r4, r1
 8005d28:	440a      	add	r2, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8005d2a:	4290      	cmp	r0, r2
 8005d2c:	da03      	bge.n	8005d36 <PI_Controller+0x52>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8005d2e:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8005d30:	4414      	add	r4, r2
 8005d32:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8005d34:	bd30      	pop	{r4, r5, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8005d36:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8005d38:	bfc5      	ittet	gt
 8005d3a:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 8005d3e:	18a4      	addgt	r4, r4, r2
    returnValue = (int16_t)wOutput_32;
 8005d40:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 8005d42:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8005d44:	609c      	str	r4, [r3, #8]
}
 8005d46:	bd30      	pop	{r4, r5, pc}
        if (pHandle->wIntegralTerm > 0)
 8005d48:	2d00      	cmp	r5, #0
 8005d4a:	dde3      	ble.n	8005d14 <PI_Controller+0x30>
          if (wIntegral_Term > 0)
 8005d4c:	2900      	cmp	r1, #0
 8005d4e:	dde1      	ble.n	8005d14 <PI_Controller+0x30>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8005d50:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005d54:	428c      	cmp	r4, r1
 8005d56:	d1e2      	bne.n	8005d1e <PI_Controller+0x3a>
 8005d58:	46a6      	mov	lr, r4
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8005d5a:	4674      	mov	r4, lr
 8005d5c:	e7df      	b.n	8005d1e <PI_Controller+0x3a>
 8005d5e:	bf00      	nop
 8005d60:	80000001 	.word	0x80000001

08005d64 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8005d64:	6882      	ldr	r2, [r0, #8]
{
 8005d66:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8005d68:	89d1      	ldrh	r1, [r2, #14]
 8005d6a:	f8b2 e018 	ldrh.w	lr, [r2, #24]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8005d6e:	8993      	ldrh	r3, [r2, #12]
 8005d70:	f8b2 c016 	ldrh.w	ip, [r2, #22]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8005d74:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 8005d78:	fb13 230c 	smlabb	r3, r3, ip, r2
 8005d7c:	2b00      	cmp	r3, #0

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8005d7e:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 8005d82:	bfbc      	itt	lt
 8005d84:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 8005d88:	33ff      	addlt	r3, #255	@ 0xff
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8005d8a:	ebd2 4323 	rsbs	r3, r2, r3, asr #16
 8005d8e:	bf48      	it	mi
 8005d90:	330f      	addmi	r3, #15
 8005d92:	eb02 1223 	add.w	r2, r2, r3, asr #4
 8005d96:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 8005d98:	f85d fb04 	ldr.w	pc, [sp], #4

08005d9c <PQD_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvrgElMotorPower = 0;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	8003      	strh	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 8005da0:	4770      	bx	lr
 8005da2:	bf00      	nop

08005da4 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 8005da4:	b510      	push	{r4, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8005da6:	f9b0 3000 	ldrsh.w	r3, [r0]
 8005daa:	ee07 3a90 	vmov	s15, r3
{
 8005dae:	ed2d 8b02 	vpush	{d8}
 8005db2:	4604      	mov	r4, r0
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8005db4:	68c0      	ldr	r0, [r0, #12]
 8005db6:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8005dba:	f7ff fbf5 	bl	80055a8 <VBS_GetAvBusVoltage_V>
 8005dbe:	edd4 7a01 	vldr	s15, [r4, #4]
 8005dc2:	ee68 7a27 	vmul.f32	s15, s16, s15

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 8005dc6:	ecbd 8b02 	vpop	{d8}
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8005dca:	ee00 0a10 	vmov	s0, r0
 8005dce:	eeb8 0a40 	vcvt.f32.u32	s0, s0
}
 8005dd2:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005dd6:	bd10      	pop	{r4, pc}

08005dd8 <startTimers>:
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
*/
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 8005dd8:	4b17      	ldr	r3, [pc, #92]	@ (8005e38 <startTimers+0x60>)
 8005dda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
  uint32_t isTIM2ClockOn;
  uint32_t trigOut;

  isTIM2ClockOn = LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_TIM2);
  if ((uint32_t)0 == isTIM2ClockOn)
 8005ddc:	07d2      	lsls	r2, r2, #31
 8005dde:	d415      	bmi.n	8005e0c <startTimers+0x34>
  SET_BIT(RCC->APB1ENR, Periphs);
 8005de0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005de2:	f042 0201 	orr.w	r2, r2, #1
 8005de6:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8005de8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 8005dea:	b082      	sub	sp, #8
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8005dec:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005df0:	f002 0201 	and.w	r2, r2, #1
 8005df4:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8005df6:	9a01      	ldr	r2, [sp, #4]
 8005df8:	694a      	ldr	r2, [r1, #20]
 8005dfa:	f042 0201 	orr.w	r2, r2, #1
 8005dfe:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR, Periphs);
 8005e00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e02:	f022 0201 	bic.w	r2, r2, #1
 8005e06:	641a      	str	r2, [r3, #64]	@ 0x40
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 8005e08:	b002      	add	sp, #8
 8005e0a:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8005e0c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005e10:	685a      	ldr	r2, [r3, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8005e12:	6859      	ldr	r1, [r3, #4]
 8005e14:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8005e18:	f041 0120 	orr.w	r1, r1, #32
 8005e1c:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8005e1e:	6959      	ldr	r1, [r3, #20]
 8005e20:	f041 0101 	orr.w	r1, r1, #1
 8005e24:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8005e26:	6859      	ldr	r1, [r3, #4]
 8005e28:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8005e2c:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8005e30:	430a      	orrs	r2, r1
 8005e32:	605a      	str	r2, [r3, #4]
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop
 8005e38:	40023800 	.word	0x40023800

08005e3c <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8005e3c:	3201      	adds	r2, #1
{
 8005e3e:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8005e40:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8005e42:	f06f 0602 	mvn.w	r6, #2
 8005e46:	0155      	lsls	r5, r2, #5
 8005e48:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8005e4a:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 8005e4c:	f893 c000 	ldrb.w	ip, [r3]
 8005e50:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 8005e54:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 8005e58:	d80c      	bhi.n	8005e74 <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8005e5a:	6904      	ldr	r4, [r0, #16]
 8005e5c:	07a4      	lsls	r4, r4, #30
 8005e5e:	d5f5      	bpl.n	8005e4c <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 8005e60:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8005e64:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8005e66:	6106      	str	r6, [r0, #16]
 8005e68:	d8f0      	bhi.n	8005e4c <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 8005e6a:	781c      	ldrb	r4, [r3, #0]
 8005e6c:	2c0f      	cmp	r4, #15
 8005e6e:	d8ed      	bhi.n	8005e4c <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8005e70:	2301      	movs	r3, #1
 8005e72:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 8005e74:	bd70      	pop	{r4, r5, r6, pc}
 8005e76:	bf00      	nop

08005e78 <R3_1_GetPhaseCurrents>:
  *
  */
__weak void R3_1_GetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t* pStator_Currents)
{
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005e78:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
{
 8005e7c:	b470      	push	{r4, r5, r6}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 8005e7e:	e9d3 2400 	ldrd	r2, r4, [r3]
  CLEAR_BIT(TIMx->CCER, Channels);
 8005e82:	6a23      	ldr	r3, [r4, #32]
 8005e84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e88:	6223      	str	r3, [r4, #32]
  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  bSector = ( uint8_t )( pHandle->_Super.Sector );

  hReg1 =  (ADCx->JDR1)*2;
 8005e8a:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
  hReg2 =  (ADCx->JDR2)*2;
 8005e8c:	6c12      	ldr	r2, [r2, #64]	@ 0x40

  switch ( bSector )
 8005e8e:	f890 407c 	ldrb.w	r4, [r0, #124]	@ 0x7c
  hReg1 =  (ADCx->JDR1)*2;
 8005e92:	005b      	lsls	r3, r3, #1
  hReg2 =  (ADCx->JDR2)*2;
 8005e94:	0052      	lsls	r2, r2, #1
  hReg1 =  (ADCx->JDR1)*2;
 8005e96:	b29b      	uxth	r3, r3
  hReg2 =  (ADCx->JDR2)*2;
 8005e98:	b292      	uxth	r2, r2
  switch ( bSector )
 8005e9a:	2c05      	cmp	r4, #5
 8005e9c:	f200 809b 	bhi.w	8005fd6 <R3_1_GetPhaseCurrents+0x15e>
 8005ea0:	e8df f004 	tbb	[pc, r4]
 8005ea4:	0323233f 	.word	0x0323233f
 8005ea8:	3f03      	.short	0x3f03
    case SECTOR_4:
    case SECTOR_5:
    {
      /* Current on Phase C is not accessible     */
      /* Ia = PhaseAOffset - ADC converted value) */
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 8005eaa:	f8d0 4088 	ldr.w	r4, [r0, #136]	@ 0x88
 8005eae:	1ae4      	subs	r4, r4, r3
      /* Saturation of Ia */
      if ( wAux < -INT16_MAX )
 8005eb0:	4b4d      	ldr	r3, [pc, #308]	@ (8005fe8 <R3_1_GetPhaseCurrents+0x170>)
 8005eb2:	429c      	cmp	r4, r3
 8005eb4:	da64      	bge.n	8005f80 <R3_1_GetPhaseCurrents+0x108>
      {
        pStator_Currents->a = ( int16_t )wAux;
      }

      /* Ib = PhaseBOffset - ADC converted value) */
        wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg2 );
 8005eb6:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
 8005eba:	eba4 0c02 	sub.w	ip, r4, r2

      /* Saturation of Ib */
      if ( wAux < -INT16_MAX )
 8005ebe:	4c4a      	ldr	r4, [pc, #296]	@ (8005fe8 <R3_1_GetPhaseCurrents+0x170>)
 8005ec0:	45a4      	cmp	ip, r4
    default:
    {
    }
    break;
  }
  pStator_Currents->a = -pStator_Currents->a;
 8005ec2:	b29b      	uxth	r3, r3
      if ( wAux < -INT16_MAX )
 8005ec4:	db49      	blt.n	8005f5a <R3_1_GetPhaseCurrents+0xe2>
      else  if ( wAux > INT16_MAX )
 8005ec6:	f5bc 4f00 	cmp.w	ip, #32768	@ 0x8000
 8005eca:	db77      	blt.n	8005fbc <R3_1_GetPhaseCurrents+0x144>
  pStator_Currents->a = -pStator_Currents->a;
 8005ecc:	425d      	negs	r5, r3
 8005ece:	b22d      	sxth	r5, r5
 8005ed0:	f647 7cff 	movw	ip, #32767	@ 0x7fff
  pStator_Currents->b = -pStator_Currents->b;
  pHandle->_Super.Ia = pStator_Currents->a;
  pHandle->_Super.Ib = pStator_Currents->b;
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8005ed4:	4463      	add	r3, ip
  pStator_Currents->a = -pStator_Currents->a;
 8005ed6:	800d      	strh	r5, [r1, #0]
  pStator_Currents->b = -pStator_Currents->b;
 8005ed8:	804c      	strh	r4, [r1, #2]
  pHandle->_Super.Ia = pStator_Currents->a;
 8005eda:	f8a0 5062 	strh.w	r5, [r0, #98]	@ 0x62
  pHandle->_Super.Ib = pStator_Currents->b;
 8005ede:	f8a0 4064 	strh.w	r4, [r0, #100]	@ 0x64
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8005ee2:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
}
 8005ee6:	bc70      	pop	{r4, r5, r6}
 8005ee8:	4770      	bx	lr
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 8005eea:	f8d0 4088 	ldr.w	r4, [r0, #136]	@ 0x88
      if ( wAux < -INT16_MAX )
 8005eee:	4e3e      	ldr	r6, [pc, #248]	@ (8005fe8 <R3_1_GetPhaseCurrents+0x170>)
      wAux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( hReg1 );
 8005ef0:	1ae4      	subs	r4, r4, r3
      if ( wAux < -INT16_MAX )
 8005ef2:	42b4      	cmp	r4, r6
 8005ef4:	db3e      	blt.n	8005f74 <R3_1_GetPhaseCurrents+0xfc>
      else  if ( wAux > INT16_MAX )
 8005ef6:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8005efa:	da55      	bge.n	8005fa8 <R3_1_GetPhaseCurrents+0x130>
  pStator_Currents->a = -pStator_Currents->a;
 8005efc:	b2a3      	uxth	r3, r4
 8005efe:	425d      	negs	r5, r3
 8005f00:	b22d      	sxth	r5, r5
      wAux = -wAux -  ( int32_t )pStator_Currents->a;
 8005f02:	f8d0 6090 	ldr.w	r6, [r0, #144]	@ 0x90
 8005f06:	1b92      	subs	r2, r2, r6
 8005f08:	1b12      	subs	r2, r2, r4
      if ( wAux > INT16_MAX )
 8005f0a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8005f0e:	da3e      	bge.n	8005f8e <R3_1_GetPhaseCurrents+0x116>
      else  if ( wAux < -INT16_MAX )
 8005f10:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 8005f14:	dd43      	ble.n	8005f9e <R3_1_GetPhaseCurrents+0x126>
  pStator_Currents->b = -pStator_Currents->b;
 8005f16:	fa1f fc82 	uxth.w	ip, r2
 8005f1a:	f1cc 0400 	rsb	r4, ip, #0
 8005f1e:	b224      	sxth	r4, r4
 8005f20:	e7d8      	b.n	8005ed4 <R3_1_GetPhaseCurrents+0x5c>
      wAux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( hReg1 );
 8005f22:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
 8005f26:	1aed      	subs	r5, r5, r3
      if ( wAux < -INT16_MAX )
 8005f28:	4b2f      	ldr	r3, [pc, #188]	@ (8005fe8 <R3_1_GetPhaseCurrents+0x170>)
 8005f2a:	429d      	cmp	r5, r3
 8005f2c:	db1c      	blt.n	8005f68 <R3_1_GetPhaseCurrents+0xf0>
      else  if ( wAux > INT16_MAX )
 8005f2e:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
 8005f32:	da3e      	bge.n	8005fb2 <R3_1_GetPhaseCurrents+0x13a>
  pStator_Currents->b = -pStator_Currents->b;
 8005f34:	fa1f fc85 	uxth.w	ip, r5
 8005f38:	f1cc 0400 	rsb	r4, ip, #0
 8005f3c:	b224      	sxth	r4, r4
      wAux = -wAux - ( int32_t )pStator_Currents->b;
 8005f3e:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	1b5b      	subs	r3, r3, r5
      if ( wAux > INT16_MAX )
 8005f46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f4a:	da24      	bge.n	8005f96 <R3_1_GetPhaseCurrents+0x11e>
      else  if ( wAux < -INT16_MAX )
 8005f4c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8005f50:	dd3c      	ble.n	8005fcc <R3_1_GetPhaseCurrents+0x154>
  pStator_Currents->a = -pStator_Currents->a;
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	425d      	negs	r5, r3
 8005f56:	b22d      	sxth	r5, r5
 8005f58:	e7bc      	b.n	8005ed4 <R3_1_GetPhaseCurrents+0x5c>
 8005f5a:	425d      	negs	r5, r3
 8005f5c:	b22d      	sxth	r5, r5
 8005f5e:	f647 74ff 	movw	r4, #32767	@ 0x7fff
 8005f62:	f248 0c01 	movw	ip, #32769	@ 0x8001
 8005f66:	e7b5      	b.n	8005ed4 <R3_1_GetPhaseCurrents+0x5c>
 8005f68:	f647 74ff 	movw	r4, #32767	@ 0x7fff
 8005f6c:	461d      	mov	r5, r3
 8005f6e:	f248 0c01 	movw	ip, #32769	@ 0x8001
 8005f72:	e7e4      	b.n	8005f3e <R3_1_GetPhaseCurrents+0xc6>
 8005f74:	f647 75ff 	movw	r5, #32767	@ 0x7fff
 8005f78:	4634      	mov	r4, r6
 8005f7a:	f248 0301 	movw	r3, #32769	@ 0x8001
 8005f7e:	e7c0      	b.n	8005f02 <R3_1_GetPhaseCurrents+0x8a>
      else  if ( wAux > INT16_MAX )
 8005f80:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
        pStator_Currents->a = ( int16_t )wAux;
 8005f84:	bfb4      	ite	lt
 8005f86:	b223      	sxthlt	r3, r4
 8005f88:	f647 73ff 	movwge	r3, #32767	@ 0x7fff
 8005f8c:	e793      	b.n	8005eb6 <R3_1_GetPhaseCurrents+0x3e>
 8005f8e:	4c16      	ldr	r4, [pc, #88]	@ (8005fe8 <R3_1_GetPhaseCurrents+0x170>)
 8005f90:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 8005f94:	e79e      	b.n	8005ed4 <R3_1_GetPhaseCurrents+0x5c>
 8005f96:	4d14      	ldr	r5, [pc, #80]	@ (8005fe8 <R3_1_GetPhaseCurrents+0x170>)
 8005f98:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8005f9c:	e79a      	b.n	8005ed4 <R3_1_GetPhaseCurrents+0x5c>
 8005f9e:	f647 74ff 	movw	r4, #32767	@ 0x7fff
 8005fa2:	f248 0c01 	movw	ip, #32769	@ 0x8001
 8005fa6:	e795      	b.n	8005ed4 <R3_1_GetPhaseCurrents+0x5c>
 8005fa8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8005fac:	4635      	mov	r5, r6
 8005fae:	461c      	mov	r4, r3
 8005fb0:	e7a7      	b.n	8005f02 <R3_1_GetPhaseCurrents+0x8a>
 8005fb2:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 8005fb6:	461c      	mov	r4, r3
 8005fb8:	4665      	mov	r5, ip
 8005fba:	e7c0      	b.n	8005f3e <R3_1_GetPhaseCurrents+0xc6>
  pStator_Currents->b = -pStator_Currents->b;
 8005fbc:	fa1f fc8c 	uxth.w	ip, ip
  pStator_Currents->a = -pStator_Currents->a;
 8005fc0:	425d      	negs	r5, r3
  pStator_Currents->b = -pStator_Currents->b;
 8005fc2:	f1cc 0400 	rsb	r4, ip, #0
  pStator_Currents->a = -pStator_Currents->a;
 8005fc6:	b22d      	sxth	r5, r5
  pStator_Currents->b = -pStator_Currents->b;
 8005fc8:	b224      	sxth	r4, r4
 8005fca:	e783      	b.n	8005ed4 <R3_1_GetPhaseCurrents+0x5c>
 8005fcc:	f647 75ff 	movw	r5, #32767	@ 0x7fff
 8005fd0:	f248 0301 	movw	r3, #32769	@ 0x8001
 8005fd4:	e77e      	b.n	8005ed4 <R3_1_GetPhaseCurrents+0x5c>
  pStator_Currents->a = -pStator_Currents->a;
 8005fd6:	880b      	ldrh	r3, [r1, #0]
  pStator_Currents->b = -pStator_Currents->b;
 8005fd8:	f8b1 c002 	ldrh.w	ip, [r1, #2]
  pStator_Currents->a = -pStator_Currents->a;
 8005fdc:	425d      	negs	r5, r3
  pStator_Currents->b = -pStator_Currents->b;
 8005fde:	f1cc 0400 	rsb	r4, ip, #0
  pStator_Currents->a = -pStator_Currents->a;
 8005fe2:	b22d      	sxth	r5, r5
  pStator_Currents->b = -pStator_Currents->b;
 8005fe4:	b224      	sxth	r4, r4
 8005fe6:	e775      	b.n	8005ed4 <R3_1_GetPhaseCurrents+0x5c>
 8005fe8:	ffff8001 	.word	0xffff8001

08005fec <R3_1_HFCurrentsCalibrationAB>:
  *         of phase A and B in ab_t format.
  */
__weak void R3_1_HFCurrentsCalibrationAB( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
  PWMC_R3_1_Handle_t * pHandle = (PWMC_R3_1_Handle_t *) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8005fec:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
{
 8005ff0:	b430      	push	{r4, r5}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 8005ff2:	e9d3 4200 	ldrd	r4, r2, [r3]
 8005ff6:	6a13      	ldr	r3, [r2, #32]
 8005ff8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ffc:	6213      	str	r3, [r2, #32]
  
  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8005ffe:	f890 309f 	ldrb.w	r3, [r0, #159]	@ 0x9f
 8006002:	2b0f      	cmp	r3, #15
 8006004:	d80f      	bhi.n	8006026 <R3_1_HFCurrentsCalibrationAB+0x3a>
  {
    pHandle->PhaseAOffset += ADCx->JDR1;
 8006006:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006008:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
    pHandle->PhaseBOffset += ADCx->JDR2;
 800600c:	6c25      	ldr	r5, [r4, #64]	@ 0x40
    pHandle->PhaseAOffset += ADCx->JDR1;
 800600e:	189c      	adds	r4, r3, r2
    pHandle->PhaseBOffset += ADCx->JDR2;
 8006010:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
    pHandle->PolarizationCounter++;
 8006014:	f890 309f 	ldrb.w	r3, [r0, #159]	@ 0x9f
    pHandle->PhaseBOffset += ADCx->JDR2;
 8006018:	442a      	add	r2, r5
    pHandle->PolarizationCounter++;
 800601a:	3301      	adds	r3, #1
    pHandle->PhaseBOffset += ADCx->JDR2;
 800601c:	e9c0 4222 	strd	r4, r2, [r0, #136]	@ 0x88
    pHandle->PolarizationCounter++;
 8006020:	b2db      	uxtb	r3, r3
 8006022:	f880 309f 	strb.w	r3, [r0, #159]	@ 0x9f
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8006026:	2300      	movs	r3, #0
  pStator_Currents->b = 0;
}
 8006028:	bc30      	pop	{r4, r5}
  pStator_Currents->a = 0;
 800602a:	600b      	str	r3, [r1, #0]
}
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop

08006030 <R3_1_HFCurrentsCalibrationC>:
  *         of phase A and B in ab_t format.
  */
__weak void R3_1_HFCurrentsCalibrationC(PWMC_Handle_t *pHdl, ab_t* pStator_Currents)
{
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006030:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
{
 8006034:	b410      	push	{r4}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 8006036:	e9d3 4200 	ldrd	r4, r2, [r3]
 800603a:	6a13      	ldr	r3, [r2, #32]
 800603c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006040:	6213      	str	r3, [r2, #32]

  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8006042:	f890 309f 	ldrb.w	r3, [r0, #159]	@ 0x9f
 8006046:	2b0f      	cmp	r3, #15
 8006048:	d80b      	bhi.n	8006062 <R3_1_HFCurrentsCalibrationC+0x32>
  {
    pHandle->PhaseCOffset += ADCx->JDR2;
 800604a:	6c24      	ldr	r4, [r4, #64]	@ 0x40
    pHandle->PolarizationCounter++;
 800604c:	f890 309f 	ldrb.w	r3, [r0, #159]	@ 0x9f
    pHandle->PhaseCOffset += ADCx->JDR2;
 8006050:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
    pHandle->PolarizationCounter++;
 8006054:	3301      	adds	r3, #1
    pHandle->PhaseCOffset += ADCx->JDR2;
 8006056:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 8006058:	b2db      	uxtb	r3, r3
    pHandle->PhaseCOffset += ADCx->JDR2;
 800605a:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
    pHandle->PolarizationCounter++;
 800605e:	f880 309f 	strb.w	r3, [r0, #159]	@ 0x9f
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8006062:	2300      	movs	r3, #0
  pStator_Currents->b = 0;
}
 8006064:	f85d 4b04 	ldr.w	r4, [sp], #4
  pStator_Currents->a = 0;
 8006068:	600b      	str	r3, [r1, #0]
}
 800606a:	4770      	bx	lr

0800606c <R3_1_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_1_SwitchOnPWM(PWMC_Handle_t *pHdl)
{  
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 800606c:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0

  pHandle->_Super.TurnOnLowSidesAction = false;
  
  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 8006070:	f8b0 209c 	ldrh.w	r2, [r0, #156]	@ 0x9c
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006074:	685b      	ldr	r3, [r3, #4]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 8006076:	0851      	lsrs	r1, r2, #1
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006078:	f04f 0c00 	mov.w	ip, #0
{  
 800607c:	b5f0      	push	{r4, r5, r6, r7, lr}
  pHandle->_Super.TurnOnLowSidesAction = false;
 800607e:	f880 c07e 	strb.w	ip, [r0, #126]	@ 0x7e
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod - 5u));
 8006082:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006084:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006086:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006088:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800608a:	f06f 0101 	mvn.w	r1, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 800608e:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006090:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006092:	691a      	ldr	r2, [r3, #16]
 8006094:	07d2      	lsls	r2, r2, #31
 8006096:	d5fc      	bpl.n	8006092 <R3_1_SwitchOnPWM+0x26>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006098:	f06f 0201 	mvn.w	r2, #1
 800609c:	611a      	str	r2, [r3, #16]
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800609e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80060a4:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80060a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060a8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060ac:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 80060ae:	f890 207d 	ldrb.w	r2, [r0, #125]	@ 0x7d
 80060b2:	2a02      	cmp	r2, #2
 80060b4:	d007      	beq.n	80060c6 <R3_1_SwitchOnPWM+0x5a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80060b6:	f06f 0201 	mvn.w	r2, #1
 80060ba:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80060bc:	68da      	ldr	r2, [r3, #12]
 80060be:	f042 0201 	orr.w	r2, r2, #1
 80060c2:	60da      	str	r2, [r3, #12]
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );

  return; 
}
 80060c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 80060c6:	6a1d      	ldr	r5, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80060c8:	f8d0 e03c 	ldr.w	lr, [r0, #60]	@ 0x3c
 80060cc:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80060d0:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 80060d2:	f8b0 104a 	ldrh.w	r1, [r0, #74]	@ 0x4a
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80060d6:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 80060d8:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 80060dc:	f240 5c55 	movw	ip, #1365	@ 0x555
 80060e0:	ea15 0f0c 	tst.w	r5, ip
 80060e4:	d004      	beq.n	80060f0 <R3_1_SwitchOnPWM+0x84>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 80060e6:	f8ce 4018 	str.w	r4, [lr, #24]
 80060ea:	61b9      	str	r1, [r7, #24]
 80060ec:	61b2      	str	r2, [r6, #24]
}
 80060ee:	e7e2      	b.n	80060b6 <R3_1_SwitchOnPWM+0x4a>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80060f0:	0424      	lsls	r4, r4, #16
 80060f2:	0409      	lsls	r1, r1, #16
 80060f4:	0412      	lsls	r2, r2, #16
 80060f6:	f8ce 4018 	str.w	r4, [lr, #24]
 80060fa:	61b9      	str	r1, [r7, #24]
 80060fc:	61b2      	str	r2, [r6, #24]
}
 80060fe:	e7da      	b.n	80060b6 <R3_1_SwitchOnPWM+0x4a>

08006100 <R3_1_SwitchOffPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_1_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006100:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (pHandle->_Super.BrakeActionLock == true)
 8006104:	f890 1085 	ldrb.w	r1, [r0, #133]	@ 0x85
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006108:	685a      	ldr	r2, [r3, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800610a:	68d3      	ldr	r3, [r2, #12]
 800610c:	f023 0301 	bic.w	r3, r3, #1
 8006110:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006112:	6c53      	ldr	r3, [r2, #68]	@ 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 8006114:	f04f 0c00 	mov.w	ip, #0
 8006118:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800611c:	f880 c07e 	strb.w	ip, [r0, #126]	@ 0x7e
 8006120:	6453      	str	r3, [r2, #68]	@ 0x44
  if (pHandle->_Super.BrakeActionLock == true)
 8006122:	b919      	cbnz	r1, 800612c <R3_1_SwitchOffPWM+0x2c>
  {
  }
  else
  {
    if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 8006124:	f890 307d 	ldrb.w	r3, [r0, #125]	@ 0x7d
 8006128:	2b02      	cmp	r3, #2
 800612a:	d009      	beq.n	8006140 <R3_1_SwitchOffPWM+0x40>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800612c:	f06f 0301 	mvn.w	r3, #1
 8006130:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006132:	6913      	ldr	r3, [r2, #16]
 8006134:	07db      	lsls	r3, r3, #31
 8006136:	d5fc      	bpl.n	8006132 <R3_1_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006138:	f06f 0301 	mvn.w	r3, #1
 800613c:	6113      	str	r3, [r2, #16]
 800613e:	4770      	bx	lr
{
 8006140:	b430      	push	{r4, r5}
    {
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8006142:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006146:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8006148:	f8b0 104a 	ldrh.w	r1, [r0, #74]	@ 0x4a
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800614c:	f8b0 304c 	ldrh.w	r3, [r0, #76]	@ 0x4c
 8006150:	0424      	lsls	r4, r4, #16
 8006152:	61ac      	str	r4, [r5, #24]
 8006154:	e9d0 4010 	ldrd	r4, r0, [r0, #64]	@ 0x40
 8006158:	041b      	lsls	r3, r3, #16
 800615a:	0409      	lsls	r1, r1, #16
 800615c:	61a1      	str	r1, [r4, #24]
 800615e:	6183      	str	r3, [r0, #24]
 8006160:	f06f 0301 	mvn.w	r3, #1
 8006164:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006166:	6913      	ldr	r3, [r2, #16]
 8006168:	07d9      	lsls	r1, r3, #31
 800616a:	d5fc      	bpl.n	8006166 <R3_1_SwitchOffPWM+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800616c:	f06f 0301 	mvn.w	r3, #1
  while (LL_TIM_IsActiveFlag_UPDATE(TIMx) == 0)
  {}
  LL_TIM_ClearFlag_UPDATE(TIMx);

  return;
}
 8006170:	bc30      	pop	{r4, r5}
 8006172:	6113      	str	r3, [r2, #16]
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop

08006178 <R3_1_RLGetPhaseCurrents>:
  */
void R3_1_RLGetPhaseCurrents(PWMC_Handle_t *pHdl,ab_t* pStator_Currents)
{

  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006178:	f8d0 20a0 	ldr.w	r2, [r0, #160]	@ 0xa0
  int32_t wAux;
  
  /* disable ADC trigger source */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
  
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t)((ADCx->JDR2)*2u);
 800617c:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 8006180:	b410      	push	{r4}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 8006182:	e9d2 4000 	ldrd	r4, r0, [r2]
  CLEAR_BIT(TIMx->CCER, Channels);
 8006186:	6a02      	ldr	r2, [r0, #32]
 8006188:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800618c:	6202      	str	r2, [r0, #32]
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t)((ADCx->JDR2)*2u);
 800618e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
  
  /* Check saturation */
  if (wAux > -INT16_MAX)
 8006190:	4a0a      	ldr	r2, [pc, #40]	@ (80061bc <R3_1_RLGetPhaseCurrents+0x44>)
  /* First value read of Phase B*/
  wAux = -wAux;
  pStator_Currents->a = ( int16_t )( wAux );
  pStator_Currents->b = ( int16_t )( wAux );

}
 8006192:	f85d 4b04 	ldr.w	r4, [sp], #4
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t)((ADCx->JDR2)*2u);
 8006196:	eba3 0340 	sub.w	r3, r3, r0, lsl #1
    if (wAux < INT16_MAX)
 800619a:	f647 70ff 	movw	r0, #32767	@ 0x7fff
 800619e:	4283      	cmp	r3, r0
 80061a0:	bfa8      	it	ge
 80061a2:	4603      	movge	r3, r0
 80061a4:	4293      	cmp	r3, r2
 80061a6:	bfb8      	it	lt
 80061a8:	4613      	movlt	r3, r2
  wAux = -wAux;
 80061aa:	425b      	negs	r3, r3
  pStator_Currents->a = ( int16_t )( wAux );
 80061ac:	b21b      	sxth	r3, r3
 80061ae:	2200      	movs	r2, #0
 80061b0:	f363 020f 	bfi	r2, r3, #0, #16
 80061b4:	f363 421f 	bfi	r2, r3, #16, #16
 80061b8:	600a      	str	r2, [r1, #0]
}
 80061ba:	4770      	bx	lr
 80061bc:	ffff8001 	.word	0xffff8001

080061c0 <R3_1_RLSwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
void R3_1_RLSwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_1_Handle_t *pHandle = (PWMC_R3_1_Handle_t *)pHdl;
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 80061c0:	f8d0 20a0 	ldr.w	r2, [r0, #160]	@ 0xa0
{
 80061c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
  
  pHandle->_Super.TurnOnLowSidesAction = false;
 80061c6:	2400      	movs	r4, #0
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 80061c8:	e9d2 1300 	ldrd	r1, r3, [r2]
  pHandle->_Super.TurnOnLowSidesAction = false;
 80061cc:	f880 407e 	strb.w	r4, [r0, #126]	@ 0x7e
  /* The following while cycles ensure the identification of the nergative counting mode of TIM1
   * for correct modification of Repetition Counter value of TIM1.*/

  /* Wait the change of Counter Direction of TIM1 from Down-Direction to Up-Direction*/

  while ( ( TIMx->CR1 & DIR_MASK ) == DIR_MASK )
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	06d5      	lsls	r5, r2, #27
 80061d4:	d4fc      	bmi.n	80061d0 <R3_1_RLSwitchOnPWM+0x10>
  {
  }
  /* Wait the change of Counter Direction of TIM1 from Up-Direction to Down-Direction*/
  while ( ( TIMx->CR1 & DIR_MASK ) == 0u )
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	06d4      	lsls	r4, r2, #27
 80061da:	d5fc      	bpl.n	80061d6 <R3_1_RLSwitchOnPWM+0x16>
  /* Set channel 1 Compare/Capture register to 1 */
  LL_TIM_OC_SetCompareCH1(TIMx, 1u);

  /* Set channel 4 Compare/Capture register to trig ADC in the middle 
     of the PWM period */
  LL_TIM_OC_SetCompareCH4(TIMx,(( uint32_t )( pHandle->Half_PWMPeriod ) - 5u));
 80061dc:	f8b0 209c 	ldrh.w	r2, [r0, #156]	@ 0x9c
  WRITE_REG(TIMx->CCR1, CompareValue);
 80061e0:	2401      	movs	r4, #1
 80061e2:	3a05      	subs	r2, #5
 80061e4:	635c      	str	r4, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 80061e6:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80061e8:	f06f 0201 	mvn.w	r2, #1
 80061ec:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80061ee:	691a      	ldr	r2, [r3, #16]
 80061f0:	07d2      	lsls	r2, r2, #31
 80061f2:	d5fc      	bpl.n	80061ee <R3_1_RLSwitchOnPWM+0x2e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80061f4:	f06f 0201 	mvn.w	r2, #1
 80061f8:	611a      	str	r2, [r3, #16]
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );
  
  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80061fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006200:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006202:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006204:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006208:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 800620a:	f890 207d 	ldrb.w	r2, [r0, #125]	@ 0x7d
 800620e:	2a02      	cmp	r2, #2
 8006210:	d119      	bne.n	8006246 <R3_1_RLSwitchOnPWM+0x86>
  {
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 8006212:	6a1e      	ldr	r6, [r3, #32]
    {
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8006214:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8006218:	f8b0 5048 	ldrh.w	r5, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800621c:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8006220:	f8d0 e03c 	ldr.w	lr, [r0, #60]	@ 0x3c
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8006224:	6c07      	ldr	r7, [r0, #64]	@ 0x40
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8006226:	6c40      	ldr	r0, [r0, #68]	@ 0x44
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 8006228:	f240 5c55 	movw	ip, #1365	@ 0x555
 800622c:	ea16 0f0c 	tst.w	r6, ip
 8006230:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8006234:	bf05      	ittet	eq
 8006236:	042d      	lsleq	r5, r5, #16
 8006238:	0424      	lsleq	r4, r4, #16
  WRITE_REG(GPIOx->BSRR, PinMask);
 800623a:	f8ce 5018 	strne.w	r5, [lr, #24]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800623e:	f8ce 5018 	streq.w	r5, [lr, #24]
 8006242:	61bc      	str	r4, [r7, #24]
 8006244:	6182      	str	r2, [r0, #24]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006246:	f06f 0201 	mvn.w	r2, #1
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 800624a:	f06f 0004 	mvn.w	r0, #4
 800624e:	6008      	str	r0, [r1, #0]
 8006250:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006252:	68da      	ldr	r2, [r3, #12]
 8006254:	f042 0201 	orr.w	r2, r2, #1
 8006258:	60da      	str	r2, [r3, #12]

  /* enable TIMx update interrupt*/
  LL_TIM_EnableIT_UPDATE( TIMx );

  return; 
}
 800625a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800625c <R3_1_TurnOnLowSides>:
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 800625c:	f8d0 20a0 	ldr.w	r2, [r0, #160]	@ 0xa0
 8006260:	6852      	ldr	r2, [r2, #4]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006262:	2300      	movs	r3, #0
  pHandle->_Super.TurnOnLowSidesAction = true;
 8006264:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006268:	f06f 0101 	mvn.w	r1, #1
 800626c:	f880 c07e 	strb.w	ip, [r0, #126]	@ 0x7e
 8006270:	6111      	str	r1, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006272:	6353      	str	r3, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006274:	6393      	str	r3, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006276:	63d3      	str	r3, [r2, #60]	@ 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006278:	6913      	ldr	r3, [r2, #16]
 800627a:	07db      	lsls	r3, r3, #31
 800627c:	d5fc      	bpl.n	8006278 <R3_1_TurnOnLowSides+0x1c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800627e:	f06f 0301 	mvn.w	r3, #1
 8006282:	6113      	str	r3, [r2, #16]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006284:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8006286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800628a:	6453      	str	r3, [r2, #68]	@ 0x44
  if ((pHandle->_Super.LowSideOutputs)== ES_GPIO)
 800628c:	f890 307d 	ldrb.w	r3, [r0, #125]	@ 0x7d
 8006290:	2b02      	cmp	r3, #2
 8006292:	d000      	beq.n	8006296 <R3_1_TurnOnLowSides+0x3a>
 8006294:	4770      	bx	lr
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8006296:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 800629a:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800629c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800629e:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 80062a2:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80062a4:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80062a8:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 80062ac:	618c      	str	r4, [r1, #24]
}
 80062ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062b2:	619a      	str	r2, [r3, #24]
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop

080062b8 <R3_1_RLTurnOnLowSides>:
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 80062b8:	f8d0 20a0 	ldr.w	r2, [r0, #160]	@ 0xa0
 80062bc:	6852      	ldr	r2, [r2, #4]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80062be:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80062c0:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80062c4:	6351      	str	r1, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80062c6:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80062c8:	6913      	ldr	r3, [r2, #16]
 80062ca:	07db      	lsls	r3, r3, #31
 80062cc:	d5fc      	bpl.n	80062c8 <R3_1_RLTurnOnLowSides+0x10>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80062ce:	f06f 0301 	mvn.w	r3, #1
 80062d2:	6113      	str	r3, [r2, #16]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80062d4:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80062d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062da:	6453      	str	r3, [r2, #68]	@ 0x44
  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 80062dc:	f890 307d 	ldrb.w	r3, [r0, #125]	@ 0x7d
 80062e0:	2b02      	cmp	r3, #2
 80062e2:	d000      	beq.n	80062e6 <R3_1_RLTurnOnLowSides+0x2e>
 80062e4:	4770      	bx	lr
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80062e6:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80062e8:	f8b0 204a 	ldrh.w	r2, [r0, #74]	@ 0x4a
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80062ec:	f8b0 304c 	ldrh.w	r3, [r0, #76]	@ 0x4c
{  
 80062f0:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80062f2:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
 80062f6:	618c      	str	r4, [r1, #24]
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80062f8:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80062fc:	0412      	lsls	r2, r2, #16
 80062fe:	041b      	lsls	r3, r3, #16
 8006300:	61a2      	str	r2, [r4, #24]
}
 8006302:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006306:	618b      	str	r3, [r1, #24]
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop

0800630c <R3_1_Init>:
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 800630c:	f8d0 20a0 	ldr.w	r2, [r0, #160]	@ 0xa0
  ADC_TypeDef* ADCx  = pHandle->pParams_str->ADCx;
 8006310:	6813      	ldr	r3, [r2, #0]
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006312:	6852      	ldr	r2, [r2, #4]
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8006314:	6859      	ldr	r1, [r3, #4]
{
 8006316:	b430      	push	{r4, r5}
 8006318:	f021 0120 	bic.w	r1, r1, #32
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 800631c:	f06f 0402 	mvn.w	r4, #2
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8006320:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8006322:	601c      	str	r4, [r3, #0]
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8006324:	6859      	ldr	r1, [r3, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8006326:	f06f 0404 	mvn.w	r4, #4
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 800632a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800632e:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8006330:	601c      	str	r4, [r3, #0]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8006332:	6811      	ldr	r1, [r2, #0]
    if ( TIMx == TIM1 )
 8006334:	4c1e      	ldr	r4, [pc, #120]	@ (80063b0 <R3_1_Init+0xa4>)
 8006336:	f021 0101 	bic.w	r1, r1, #1
 800633a:	42a2      	cmp	r2, r4
 800633c:	6011      	str	r1, [r2, #0]
 800633e:	d031      	beq.n	80063a4 <R3_1_Init+0x98>
    else if ( TIMx == TIM8 )
 8006340:	491c      	ldr	r1, [pc, #112]	@ (80063b4 <R3_1_Init+0xa8>)
 8006342:	428a      	cmp	r2, r1
 8006344:	d028      	beq.n	8006398 <R3_1_Init+0x8c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8006346:	f06f 0180 	mvn.w	r1, #128	@ 0x80
 800634a:	6111      	str	r1, [r2, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 800634c:	68d1      	ldr	r1, [r2, #12]
 800634e:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8006352:	60d1      	str	r1, [r2, #12]
  SET_BIT(TIMx->CCER, Channels);
 8006354:	6a11      	ldr	r1, [r2, #32]
 8006356:	f441 61aa 	orr.w	r1, r1, #1360	@ 0x550
 800635a:	f041 0105 	orr.w	r1, r1, #5
 800635e:	6211      	str	r1, [r2, #32]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8006360:	689a      	ldr	r2, [r3, #8]
 8006362:	f042 0201 	orr.w	r2, r2, #1
 8006366:	609a      	str	r2, [r3, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8006368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 800636a:	f06f 0504 	mvn.w	r5, #4
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800636e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006372:	62da      	str	r2, [r3, #44]	@ 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8006374:	601d      	str	r5, [r3, #0]
  SET_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8006376:	685a      	ldr	r2, [r3, #4]
 8006378:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800637c:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
 800637e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
    pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 8006380:	f44f 1480 	mov.w	r4, #1048576	@ 0x100000
    pHandle->_Super.DTTest = 0u;
 8006384:	2100      	movs	r1, #0
 8006386:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
    pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 800638a:	f8c0 4098 	str.w	r4, [r0, #152]	@ 0x98
 800638e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8006390:	bc30      	pop	{r4, r5}
    pHandle->_Super.DTTest = 0u;
 8006392:	f8a0 1070 	strh.w	r1, [r0, #112]	@ 0x70
}
 8006396:	4770      	bx	lr
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8006398:	4c07      	ldr	r4, [pc, #28]	@ (80063b8 <R3_1_Init+0xac>)
 800639a:	68e1      	ldr	r1, [r4, #12]
 800639c:	f041 0102 	orr.w	r1, r1, #2
 80063a0:	60e1      	str	r1, [r4, #12]
}
 80063a2:	e7d0      	b.n	8006346 <R3_1_Init+0x3a>
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 80063a4:	4c04      	ldr	r4, [pc, #16]	@ (80063b8 <R3_1_Init+0xac>)
 80063a6:	68e1      	ldr	r1, [r4, #12]
 80063a8:	f041 0101 	orr.w	r1, r1, #1
 80063ac:	60e1      	str	r1, [r4, #12]
}
 80063ae:	e7ca      	b.n	8006346 <R3_1_Init+0x3a>
 80063b0:	40010000 	.word	0x40010000
 80063b4:	40010400 	.word	0x40010400
 80063b8:	e0042000 	.word	0xe0042000

080063bc <R3_1_SetOffsetCalib>:
{
 80063bc:	b410      	push	{r4}
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 80063be:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 80063c2:	680b      	ldr	r3, [r1, #0]
 80063c4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  pHdl->offsetCalibStatus = true;
 80063c8:	2301      	movs	r3, #1
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 80063ca:	e9c0 4223 	strd	r4, r2, [r0, #140]	@ 0x8c
  pHdl->offsetCalibStatus = true;
 80063ce:	f880 3081 	strb.w	r3, [r0, #129]	@ 0x81
}
 80063d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063d6:	4770      	bx	lr

080063d8 <R3_1_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseAOffset;
 80063d8:	e9d0 2323 	ldrd	r2, r3, [r0, #140]	@ 0x8c
 80063dc:	f8d0 0088 	ldr.w	r0, [r0, #136]	@ 0x88
 80063e0:	608b      	str	r3, [r1, #8]
 80063e2:	e9c1 0200 	strd	r0, r2, [r1]
}
 80063e6:	4770      	bx	lr

080063e8 <R3_1_CurrentReadingCalibration>:
{
 80063e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 80063ec:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
  if (false == pHandle->_Super.offsetCalibStatus)
 80063f0:	f890 6081 	ldrb.w	r6, [r0, #129]	@ 0x81
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 80063f4:	685c      	ldr	r4, [r3, #4]
{
 80063f6:	b082      	sub	sp, #8
 80063f8:	4605      	mov	r5, r0
  if (false == pHandle->_Super.offsetCalibStatus)
 80063fa:	b35e      	cbz	r6, 8006454 <R3_1_CurrentReadingCalibration+0x6c>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80063fc:	69a2      	ldr	r2, [r4, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx,pHandle->Half_PWMPeriod);
 80063fe:	f8b5 309c 	ldrh.w	r3, [r5, #156]	@ 0x9c
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8006402:	f022 0208 	bic.w	r2, r2, #8
 8006406:	61a2      	str	r2, [r4, #24]
 8006408:	69a2      	ldr	r2, [r4, #24]
 800640a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800640e:	61a2      	str	r2, [r4, #24]
 8006410:	69e2      	ldr	r2, [r4, #28]
 8006412:	f022 0208 	bic.w	r2, r2, #8
 8006416:	61e2      	str	r2, [r4, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006418:	6363      	str	r3, [r4, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800641a:	63a3      	str	r3, [r4, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800641c:	63e3      	str	r3, [r4, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800641e:	69a3      	ldr	r3, [r4, #24]
 8006420:	f043 0308 	orr.w	r3, r3, #8
 8006424:	61a3      	str	r3, [r4, #24]
 8006426:	69a3      	ldr	r3, [r4, #24]
 8006428:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800642c:	61a3      	str	r3, [r4, #24]
 800642e:	69e3      	ldr	r3, [r4, #28]
 8006430:	f043 0308 	orr.w	r3, r3, #8
 8006434:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->CCER, Channels);
 8006436:	6a23      	ldr	r3, [r4, #32]
 8006438:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
  pHandle->_Super.Sector = SECTOR_5;
 800643c:	2104      	movs	r1, #4
  pHandle->_Super.BrakeActionLock = false;
 800643e:	2200      	movs	r2, #0
 8006440:	f043 0305 	orr.w	r3, r3, #5
 8006444:	6223      	str	r3, [r4, #32]
  pHandle->_Super.Sector = SECTOR_5;
 8006446:	f885 107c 	strb.w	r1, [r5, #124]	@ 0x7c
  pHandle->_Super.BrakeActionLock = false;
 800644a:	f885 2085 	strb.w	r2, [r5, #133]	@ 0x85
}
 800644e:	b002      	add	sp, #8
 8006450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8006454:	6803      	ldr	r3, [r0, #0]
 8006456:	9300      	str	r3, [sp, #0]
    pHandle->PhaseAOffset = 0u;
 8006458:	e9c0 6622 	strd	r6, r6, [r0, #136]	@ 0x88
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 800645c:	6943      	ldr	r3, [r0, #20]
 800645e:	9301      	str	r3, [sp, #4]
    pHandle->PolarizationCounter = 0u;
 8006460:	f880 609f 	strb.w	r6, [r0, #159]	@ 0x9f
  CLEAR_BIT(TIMx->CCER, Channels);
 8006464:	6a23      	ldr	r3, [r4, #32]
    pHandle->PhaseCOffset = 0u;
 8006466:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
 800646a:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
 800646e:	f023 0305 	bic.w	r3, r3, #5
 8006472:	6223      	str	r3, [r4, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationAB;
 8006474:	4b23      	ldr	r3, [pc, #140]	@ (8006504 <R3_1_CurrentReadingCalibration+0x11c>)
 8006476:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_1_SetADCSampPointCalibration;
 8006478:	4b23      	ldr	r3, [pc, #140]	@ (8006508 <R3_1_CurrentReadingCalibration+0x120>)
 800647a:	6143      	str	r3, [r0, #20]
    pHandle->CalibSector = SECTOR_5;
 800647c:	2304      	movs	r3, #4
 800647e:	f880 309e 	strb.w	r3, [r0, #158]	@ 0x9e
    pHandle->_Super.Sector = SECTOR_5;
 8006482:	f880 307c 	strb.w	r3, [r0, #124]	@ 0x7c
    R3_1_SwitchOnPWM( &pHandle->_Super );
 8006486:	f7ff fdf1 	bl	800606c <R3_1_SwitchOnPWM>
                            pHandle->pParams_str->RepetitionCounter,
 800648a:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
    waitForPolarizationEnd( TIMx,
 800648e:	f105 0756 	add.w	r7, r5, #86	@ 0x56
 8006492:	f105 089f 	add.w	r8, r5, #159	@ 0x9f
 8006496:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 800649a:	4639      	mov	r1, r7
 800649c:	4643      	mov	r3, r8
 800649e:	4620      	mov	r0, r4
 80064a0:	f7ff fccc 	bl	8005e3c <waitForPolarizationEnd>
    R3_1_SwitchOffPWM( &pHandle->_Super );
 80064a4:	4628      	mov	r0, r5
 80064a6:	f7ff fe2b 	bl	8006100 <R3_1_SwitchOffPWM>
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_HFCurrentsCalibrationC;
 80064aa:	4b18      	ldr	r3, [pc, #96]	@ (800650c <R3_1_CurrentReadingCalibration+0x124>)
 80064ac:	602b      	str	r3, [r5, #0]
    R3_1_SwitchOnPWM( &pHandle->_Super );
 80064ae:	4628      	mov	r0, r5
    pHandle->PolarizationCounter = 0u;
 80064b0:	f885 609f 	strb.w	r6, [r5, #159]	@ 0x9f
    pHandle->CalibSector = SECTOR_1;
 80064b4:	f885 609e 	strb.w	r6, [r5, #158]	@ 0x9e
    pHandle->_Super.Sector = SECTOR_1;
 80064b8:	f885 607c 	strb.w	r6, [r5, #124]	@ 0x7c
    R3_1_SwitchOnPWM( &pHandle->_Super );
 80064bc:	f7ff fdd6 	bl	800606c <R3_1_SwitchOnPWM>
                            pHandle->pParams_str->RepetitionCounter,
 80064c0:	f8d5 20a0 	ldr.w	r2, [r5, #160]	@ 0xa0
    waitForPolarizationEnd( TIMx,
 80064c4:	4643      	mov	r3, r8
 80064c6:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
 80064ca:	4639      	mov	r1, r7
 80064cc:	4620      	mov	r0, r4
 80064ce:	f7ff fcb5 	bl	8005e3c <waitForPolarizationEnd>
    R3_1_SwitchOffPWM( &pHandle->_Super );
 80064d2:	4628      	mov	r0, r5
 80064d4:	f7ff fe14 	bl	8006100 <R3_1_SwitchOffPWM>
    pHandle->PhaseBOffset >>= 3;
 80064d8:	e9d5 1222 	ldrd	r1, r2, [r5, #136]	@ 0x88
    pHandle->PhaseCOffset >>= 3;
 80064dc:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
    pHandle->PhaseBOffset >>= 3;
 80064e0:	08d2      	lsrs	r2, r2, #3
    pHandle->PhaseAOffset >>= 3;
 80064e2:	08c9      	lsrs	r1, r1, #3
    pHandle->PhaseBOffset >>= 3;
 80064e4:	e9c5 1222 	strd	r1, r2, [r5, #136]	@ 0x88
    if (0U == pHandle->_Super.SWerror)
 80064e8:	f8b5 2056 	ldrh.w	r2, [r5, #86]	@ 0x56
    pHandle->PhaseCOffset >>= 3;
 80064ec:	08db      	lsrs	r3, r3, #3
 80064ee:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
    if (0U == pHandle->_Super.SWerror)
 80064f2:	b912      	cbnz	r2, 80064fa <R3_1_CurrentReadingCalibration+0x112>
      pHandle->_Super.offsetCalibStatus = true;
 80064f4:	2301      	movs	r3, #1
 80064f6:	f885 3081 	strb.w	r3, [r5, #129]	@ 0x81
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80064fa:	9a00      	ldr	r2, [sp, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 80064fc:	9b01      	ldr	r3, [sp, #4]
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80064fe:	602a      	str	r2, [r5, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8006500:	616b      	str	r3, [r5, #20]
 8006502:	e77b      	b.n	80063fc <R3_1_CurrentReadingCalibration+0x14>
 8006504:	08005fed 	.word	0x08005fed
 8006508:	08006549 	.word	0x08006549
 800650c:	08006031 	.word	0x08006031

08006510 <R3_1_WriteTIMRegisters>:
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006510:	f8d0 20a0 	ldr.w	r2, [r0, #160]	@ 0xa0
{
 8006514:	4603      	mov	r3, r0
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 8006516:	6852      	ldr	r2, [r2, #4]
{
 8006518:	b410      	push	{r4}
  LL_TIM_OC_SetCompareCH1 (TIMx,pHandle->_Super.CntPhA);
 800651a:	f8b0 4050 	ldrh.w	r4, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH2 (TIMx,pHandle->_Super.CntPhB);
 800651e:	f8b0 0052 	ldrh.w	r0, [r0, #82]	@ 0x52
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006522:	6354      	str	r4, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006524:	6390      	str	r0, [r2, #56]	@ 0x38
  LL_TIM_OC_SetCompareCH3 (TIMx,pHandle->_Super.CntPhC);
 8006526:	f8b3 4054 	ldrh.w	r4, [r3, #84]	@ 0x54
  if ( pHandle->_Super.SWerror == 1u )
 800652a:	f8b3 0056 	ldrh.w	r0, [r3, #86]	@ 0x56
  WRITE_REG(TIMx->CCR3, CompareValue);
 800652e:	63d4      	str	r4, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006530:	6411      	str	r1, [r2, #64]	@ 0x40
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 8006532:	6a12      	ldr	r2, [r2, #32]
}
 8006534:	f85d 4b04 	ldr.w	r4, [sp], #4
  if ( pHandle->_Super.SWerror == 1u )
 8006538:	2801      	cmp	r0, #1
    pHandle->_Super.SWerror = 0u;
 800653a:	bf0a      	itet	eq
 800653c:	2200      	moveq	r2, #0
 800653e:	f3c2 3000 	ubfxne	r0, r2, #12, #1
 8006542:	f8a3 2056 	strheq.w	r2, [r3, #86]	@ 0x56
}
 8006546:	4770      	bx	lr

08006548 <R3_1_SetADCSampPointCalibration>:
{
 8006548:	b510      	push	{r4, lr}
  return R3_1_WriteTIMRegisters(&pHandle->_Super, (uint16_t)(pHandle->Half_PWMPeriod) - 1u);
 800654a:	f8b0 109c 	ldrh.w	r1, [r0, #156]	@ 0x9c
  pHandle->_Super.Sector = pHandle->CalibSector;
 800654e:	f890 209e 	ldrb.w	r2, [r0, #158]	@ 0x9e
 8006552:	f880 207c 	strb.w	r2, [r0, #124]	@ 0x7c
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 8006556:	f44f 1480 	mov.w	r4, #1048576	@ 0x100000
  return R3_1_WriteTIMRegisters(&pHandle->_Super, (uint16_t)(pHandle->Half_PWMPeriod) - 1u);
 800655a:	3901      	subs	r1, #1
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 800655c:	f8c0 4098 	str.w	r4, [r0, #152]	@ 0x98
  return R3_1_WriteTIMRegisters(&pHandle->_Super, (uint16_t)(pHandle->Half_PWMPeriod) - 1u);
 8006560:	b289      	uxth	r1, r1
 8006562:	f7ff ffd5 	bl	8006510 <R3_1_WriteTIMRegisters>
}
 8006566:	bd10      	pop	{r4, pc}

08006568 <R3_1_SetADCSampPointSectX>:
{
 8006568:	b510      	push	{r4, lr}
  register uint16_t lowDuty = pHdl->lowDuty;
 800656a:	f8b0 2058 	ldrh.w	r2, [r0, #88]	@ 0x58
  if ( ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) > pHandle->pParams_str->hTafter )
 800656e:	f8b0 e09c 	ldrh.w	lr, [r0, #156]	@ 0x9c
 8006572:	f8d0 40a0 	ldr.w	r4, [r0, #160]	@ 0xa0
  register uint16_t midDuty = pHdl->midDuty;
 8006576:	f8b0 c05a 	ldrh.w	ip, [r0, #90]	@ 0x5a
  if ( ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) > pHandle->pParams_str->hTafter )
 800657a:	8c21      	ldrh	r1, [r4, #32]
 800657c:	ebae 0302 	sub.w	r3, lr, r2
 8006580:	b29b      	uxth	r3, r3
 8006582:	428b      	cmp	r3, r1
 8006584:	d908      	bls.n	8006598 <R3_1_SetADCSampPointSectX+0x30>
    pHandle->_Super.Sector = SECTOR_5;
 8006586:	2304      	movs	r3, #4
    hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 8006588:	f10e 31ff 	add.w	r1, lr, #4294967295
    pHandle->_Super.Sector = SECTOR_5;
 800658c:	f880 307c 	strb.w	r3, [r0, #124]	@ 0x7c
    hCntSmp = ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u;
 8006590:	b289      	uxth	r1, r1
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp);
 8006592:	f7ff ffbd 	bl	8006510 <R3_1_WriteTIMRegisters>
}
 8006596:	bd10      	pop	{r4, pc}
    hDeltaDuty = ( uint16_t )( lowDuty - midDuty );
 8006598:	eba2 0c0c 	sub.w	ip, r2, ip
    if ( hDeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - lowDuty ) * 2u )
 800659c:	fa1f fc8c 	uxth.w	ip, ip
 80065a0:	ebbc 0f43 	cmp.w	ip, r3, lsl #1
 80065a4:	d905      	bls.n	80065b2 <R3_1_SetADCSampPointSectX+0x4a>
      hCntSmp = lowDuty - pHandle->pParams_str->hTbefore;
 80065a6:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 80065a8:	1ad2      	subs	r2, r2, r3
 80065aa:	b291      	uxth	r1, r2
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp);
 80065ac:	f7ff ffb0 	bl	8006510 <R3_1_WriteTIMRegisters>
}
 80065b0:	bd10      	pop	{r4, pc}
      hCntSmp = lowDuty + pHandle->pParams_str->hTafter;
 80065b2:	4411      	add	r1, r2
 80065b4:	b289      	uxth	r1, r1
      if ( hCntSmp >= pHandle->Half_PWMPeriod )
 80065b6:	458e      	cmp	lr, r1
 80065b8:	d8eb      	bhi.n	8006592 <R3_1_SetADCSampPointSectX+0x2a>
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 80065ba:	43c9      	mvns	r1, r1
        pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 80065bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 80065c0:	eb01 014e 	add.w	r1, r1, lr, lsl #1
        pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 80065c4:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
        hCntSmp = ( 2u * pHandle->Half_PWMPeriod ) - hCntSmp - 1u;
 80065c8:	b289      	uxth	r1, r1
  return R3_1_WriteTIMRegisters( &pHandle->_Super, hCntSmp);
 80065ca:	f7ff ffa1 	bl	8006510 <R3_1_WriteTIMRegisters>
}
 80065ce:	bd10      	pop	{r4, pc}

080065d0 <R3_1_TIMx_UP_IRQHandler>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80065d0:	f8d0 10a0 	ldr.w	r1, [r0, #160]	@ 0xa0
{
 80065d4:	b410      	push	{r4}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80065d6:	e9d1 2400 	ldrd	r2, r4, [r1]
{
 80065da:	4603      	mov	r3, r0
  CLEAR_BIT(ADCx->CR2, ADC_CR2_JEXTEN);
 80065dc:	6890      	ldr	r0, [r2, #8]
 80065de:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 80065e2:	6090      	str	r0, [r2, #8]
  ADCx->JSQR = pHandle->pParams_str->ADCConfig[pHandle->_Super.Sector];
 80065e4:	f893 007c 	ldrb.w	r0, [r3, #124]	@ 0x7c
 80065e8:	3002      	adds	r0, #2
 80065ea:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80065ee:	6391      	str	r1, [r2, #56]	@ 0x38
  SET_BIT(TIMx->CCER, Channels);
 80065f0:	6a21      	ldr	r1, [r4, #32]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 80065f2:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 80065f6:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 80065fa:	6221      	str	r1, [r4, #32]
 80065fc:	6891      	ldr	r1, [r2, #8]
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 80065fe:	f44f 1480 	mov.w	r4, #1048576	@ 0x100000
 8006602:	4301      	orrs	r1, r0
 8006604:	6091      	str	r1, [r2, #8]
}
 8006606:	f103 007a 	add.w	r0, r3, #122	@ 0x7a
  pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_RISING;
 800660a:	f8c3 4098 	str.w	r4, [r3, #152]	@ 0x98
}
 800660e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006612:	4770      	bx	lr

08006614 <R3_1_RLDetectionModeEnable>:
  if (pHandle->_Super.RLDetectionMode == false)
 8006614:	f890 1080 	ldrb.w	r1, [r0, #128]	@ 0x80
{
 8006618:	b410      	push	{r4}
  if (pHandle->_Super.RLDetectionMode == false)
 800661a:	2900      	cmp	r1, #0
 800661c:	d135      	bne.n	800668a <R3_1_RLDetectionModeEnable+0x76>
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 800661e:	f8d0 30a0 	ldr.w	r3, [r0, #160]	@ 0xa0
 8006622:	685b      	ldr	r3, [r3, #4]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006624:	699a      	ldr	r2, [r3, #24]
 8006626:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 800662a:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800662e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8006630:	6a1a      	ldr	r2, [r3, #32]
 8006632:	f042 0201 	orr.w	r2, r2, #1
 8006636:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8006638:	6a1a      	ldr	r2, [r3, #32]
 800663a:	f022 0204 	bic.w	r2, r2, #4
 800663e:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006640:	6359      	str	r1, [r3, #52]	@ 0x34
    if ((pHandle->_Super.LowSideOutputs)== LS_PWM_TIMER)
 8006642:	f890 207d 	ldrb.w	r2, [r0, #125]	@ 0x7d
 8006646:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8006648:	f103 0418 	add.w	r4, r3, #24
 800664c:	d02b      	beq.n	80066a6 <R3_1_RLDetectionModeEnable+0x92>
    else if ((pHandle->_Super.LowSideOutputs)== ES_GPIO)
 800664e:	2a02      	cmp	r2, #2
 8006650:	d10d      	bne.n	800666e <R3_1_RLDetectionModeEnable+0x5a>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006652:	699a      	ldr	r2, [r3, #24]
 8006654:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8006658:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800665c:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800665e:	6a1a      	ldr	r2, [r3, #32]
 8006660:	f042 0210 	orr.w	r2, r2, #16
 8006664:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8006666:	6a1a      	ldr	r2, [r3, #32]
 8006668:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800666c:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800666e:	6862      	ldr	r2, [r4, #4]
 8006670:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8006674:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8006678:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 800667a:	6a1a      	ldr	r2, [r3, #32]
 800667c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006680:	621a      	str	r2, [r3, #32]
 8006682:	6a1a      	ldr	r2, [r3, #32]
 8006684:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006688:	621a      	str	r2, [r3, #32]
  pHandle->_Super.pFctTurnOnLowSides = &R3_1_RLTurnOnLowSides;
 800668a:	4b0e      	ldr	r3, [pc, #56]	@ (80066c4 <R3_1_RLDetectionModeEnable+0xb0>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_1_RLSwitchOnPWM;
 800668c:	490e      	ldr	r1, [pc, #56]	@ (80066c8 <R3_1_RLDetectionModeEnable+0xb4>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 800668e:	4a0f      	ldr	r2, [pc, #60]	@ (80066cc <R3_1_RLDetectionModeEnable+0xb8>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_RLGetPhaseCurrents;
 8006690:	4c0f      	ldr	r4, [pc, #60]	@ (80066d0 <R3_1_RLDetectionModeEnable+0xbc>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_1_RLTurnOnLowSides;
 8006692:	6103      	str	r3, [r0, #16]
  pHandle->_Super.RLDetectionMode = true;
 8006694:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_1_RLGetPhaseCurrents;
 8006696:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8006698:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 800669c:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 80066a0:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
}
 80066a4:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80066a6:	699a      	ldr	r2, [r3, #24]
 80066a8:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 80066ac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80066b0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 80066b2:	6a1a      	ldr	r2, [r3, #32]
 80066b4:	f022 0210 	bic.w	r2, r2, #16
 80066b8:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 80066ba:	6a1a      	ldr	r2, [r3, #32]
 80066bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066c0:	621a      	str	r2, [r3, #32]
}
 80066c2:	e7d4      	b.n	800666e <R3_1_RLDetectionModeEnable+0x5a>
 80066c4:	080062b9 	.word	0x080062b9
 80066c8:	080061c1 	.word	0x080061c1
 80066cc:	08006101 	.word	0x08006101
 80066d0:	08006179 	.word	0x08006179

080066d4 <R3_1_RLDetectionModeDisable>:
  if (pHandle->_Super.RLDetectionMode == true)
 80066d4:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d04a      	beq.n	8006772 <R3_1_RLDetectionModeDisable+0x9e>
{
 80066dc:	b410      	push	{r4}
  TIM_TypeDef*  TIMx = pHandle->pParams_str->TIMx;
 80066de:	f8d0 10a0 	ldr.w	r1, [r0, #160]	@ 0xa0
 80066e2:	684b      	ldr	r3, [r1, #4]
    while ((TIMx->CR1 & DIR_MASK) == 0u)
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	06d4      	lsls	r4, r2, #27
 80066e8:	d5fc      	bpl.n	80066e4 <R3_1_RLDetectionModeDisable+0x10>
    while ((TIMx->CR1 & DIR_MASK) == DIR_MASK)
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	06d2      	lsls	r2, r2, #27
 80066ee:	d4fc      	bmi.n	80066ea <R3_1_RLDetectionModeDisable+0x16>
    TIMx->RCR = pHandle->pParams_str->RepetitionCounter;
 80066f0:	f891 202a 	ldrb.w	r2, [r1, #42]	@ 0x2a
 80066f4:	631a      	str	r2, [r3, #48]	@ 0x30
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80066f6:	699a      	ldr	r2, [r3, #24]
    LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) >> 1);
 80066f8:	f8b0 c09c 	ldrh.w	ip, [r0, #156]	@ 0x9c
 80066fc:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8006700:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8006704:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8006706:	6a1c      	ldr	r4, [r3, #32]
 8006708:	f044 0401 	orr.w	r4, r4, #1
 800670c:	621c      	str	r4, [r3, #32]
    if ((pHandle->_Super.LowSideOutputs)== LS_PWM_TIMER)
 800670e:	f890 407d 	ldrb.w	r4, [r0, #125]	@ 0x7d
 8006712:	2c01      	cmp	r4, #1
    LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) >> 1);
 8006714:	ea4f 025c 	mov.w	r2, ip, lsr #1
    if ((pHandle->_Super.LowSideOutputs)== LS_PWM_TIMER)
 8006718:	d02c      	beq.n	8006774 <R3_1_RLDetectionModeDisable+0xa0>
    else if ((pHandle->_Super.LowSideOutputs)== ES_GPIO)
 800671a:	2c02      	cmp	r4, #2
 800671c:	d04d      	beq.n	80067ba <R3_1_RLDetectionModeDisable+0xe6>
  WRITE_REG(TIMx->CCR1, CompareValue);
 800671e:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006720:	699c      	ldr	r4, [r3, #24]
 8006722:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
 8006726:	f444 44c0 	orr.w	r4, r4, #24576	@ 0x6000
 800672a:	619c      	str	r4, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800672c:	6a1c      	ldr	r4, [r3, #32]
 800672e:	f044 0410 	orr.w	r4, r4, #16
 8006732:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006734:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8006736:	69dc      	ldr	r4, [r3, #28]
 8006738:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 800673c:	f044 0460 	orr.w	r4, r4, #96	@ 0x60
 8006740:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8006742:	6a1c      	ldr	r4, [r3, #32]
 8006744:	f444 7480 	orr.w	r4, r4, #256	@ 0x100
 8006748:	621c      	str	r4, [r3, #32]
    LL_ADC_INJ_SetSequencerDiscont(pHandle->pParams_str->ADCx,
 800674a:	6809      	ldr	r1, [r1, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800674c:	63da      	str	r2, [r3, #60]	@ 0x3c
  MODIFY_REG(ADCx->CR1, ADC_CR1_JDISCEN, SeqDiscont);
 800674e:	684b      	ldr	r3, [r1, #4]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 8006750:	4a2b      	ldr	r2, [pc, #172]	@ (8006800 <R3_1_RLDetectionModeDisable+0x12c>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_1_TurnOnLowSides;
 8006752:	4c2c      	ldr	r4, [pc, #176]	@ (8006804 <R3_1_RLDetectionModeDisable+0x130>)
 8006754:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006758:	604b      	str	r3, [r1, #4]
    pHandle->_Super.pFctSwitchOnPwm = &R3_1_SwitchOnPWM;
 800675a:	492b      	ldr	r1, [pc, #172]	@ (8006808 <R3_1_RLDetectionModeDisable+0x134>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_1_GetPhaseCurrents;
 800675c:	6002      	str	r2, [r0, #0]
    pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 800675e:	4a2b      	ldr	r2, [pc, #172]	@ (800680c <R3_1_RLDetectionModeDisable+0x138>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_1_TurnOnLowSides;
 8006760:	6104      	str	r4, [r0, #16]
    pHandle->_Super.RLDetectionMode = false;
 8006762:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_1_SwitchOffPWM;
 8006764:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 8006768:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 800676c:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
}
 8006770:	4770      	bx	lr
 8006772:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8006774:	6a1c      	ldr	r4, [r3, #32]
 8006776:	f044 0404 	orr.w	r4, r4, #4
 800677a:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800677c:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800677e:	699c      	ldr	r4, [r3, #24]
 8006780:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
 8006784:	f444 44c0 	orr.w	r4, r4, #24576	@ 0x6000
 8006788:	619c      	str	r4, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800678a:	6a1c      	ldr	r4, [r3, #32]
 800678c:	f044 0410 	orr.w	r4, r4, #16
 8006790:	621c      	str	r4, [r3, #32]
 8006792:	6a1c      	ldr	r4, [r3, #32]
 8006794:	f044 0440 	orr.w	r4, r4, #64	@ 0x40
 8006798:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800679a:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800679c:	69dc      	ldr	r4, [r3, #28]
 800679e:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 80067a2:	f044 0460 	orr.w	r4, r4, #96	@ 0x60
 80067a6:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 80067a8:	6a1c      	ldr	r4, [r3, #32]
 80067aa:	f444 7480 	orr.w	r4, r4, #256	@ 0x100
 80067ae:	621c      	str	r4, [r3, #32]
 80067b0:	6a1c      	ldr	r4, [r3, #32]
 80067b2:	f444 6480 	orr.w	r4, r4, #1024	@ 0x400
 80067b6:	621c      	str	r4, [r3, #32]
}
 80067b8:	e7c7      	b.n	800674a <R3_1_RLDetectionModeDisable+0x76>
  CLEAR_BIT(TIMx->CCER, Channels);
 80067ba:	6a1c      	ldr	r4, [r3, #32]
 80067bc:	f024 0404 	bic.w	r4, r4, #4
 80067c0:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80067c2:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80067c4:	699c      	ldr	r4, [r3, #24]
 80067c6:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
 80067ca:	f444 44c0 	orr.w	r4, r4, #24576	@ 0x6000
 80067ce:	619c      	str	r4, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80067d0:	6a1c      	ldr	r4, [r3, #32]
 80067d2:	f044 0410 	orr.w	r4, r4, #16
 80067d6:	621c      	str	r4, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80067d8:	6a1c      	ldr	r4, [r3, #32]
 80067da:	f024 0440 	bic.w	r4, r4, #64	@ 0x40
 80067de:	621c      	str	r4, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80067e0:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80067e2:	69dc      	ldr	r4, [r3, #28]
 80067e4:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 80067e8:	f044 0460 	orr.w	r4, r4, #96	@ 0x60
 80067ec:	61dc      	str	r4, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 80067ee:	6a1c      	ldr	r4, [r3, #32]
 80067f0:	f444 7480 	orr.w	r4, r4, #256	@ 0x100
 80067f4:	621c      	str	r4, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80067f6:	6a1c      	ldr	r4, [r3, #32]
 80067f8:	f424 6480 	bic.w	r4, r4, #1024	@ 0x400
 80067fc:	621c      	str	r4, [r3, #32]
}
 80067fe:	e7a4      	b.n	800674a <R3_1_RLDetectionModeDisable+0x76>
 8006800:	08005e79 	.word	0x08005e79
 8006804:	0800625d 	.word	0x0800625d
 8006808:	0800606d 	.word	0x0800606d
 800680c:	08006101 	.word	0x08006101

08006810 <R3_1_RLDetectionModeSetDuty>:
{
 8006810:	4603      	mov	r3, r0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006812:	f8d0 00a0 	ldr.w	r0, [r0, #160]	@ 0xa0
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8006816:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
{
 800681a:	b410      	push	{r4}
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 800681c:	fb02 f101 	mul.w	r1, r2, r1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006820:	6844      	ldr	r4, [r0, #4]
  if (pHandle->_Super.SWerror == 1u)
 8006822:	f8b3 0056 	ldrh.w	r0, [r3, #86]	@ 0x56
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8006826:	0c09      	lsrs	r1, r1, #16
  pHandle->_Super.Sector = SECTOR_4;
 8006828:	2203      	movs	r2, #3
 800682a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
  pHandle->_Super.CntPhA = ( uint16_t )( val );
 800682e:	f8a3 1050 	strh.w	r1, [r3, #80]	@ 0x50
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006832:	6361      	str	r1, [r4, #52]	@ 0x34
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 8006834:	6a22      	ldr	r2, [r4, #32]
}
 8006836:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (pHandle->_Super.SWerror == 1u)
 800683a:	2801      	cmp	r0, #1
    pHandle->_Super.SWerror = 0u;
 800683c:	bf0a      	itet	eq
 800683e:	2200      	moveq	r2, #0
 8006840:	f3c2 3000 	ubfxne	r0, r2, #12, #1
 8006844:	f8a3 2056 	strheq.w	r2, [r3, #86]	@ 0x56
}
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop

0800684c <R3_1_RLTurnOnLowSidesAndStart>:
 * @param  pHdl: Handler of the current instance of the PWM component.
 */
void R3_1_RLTurnOnLowSidesAndStart( PWMC_Handle_t * pHdl )
{
  PWMC_R3_1_Handle_t * pHandle = ( PWMC_R3_1_Handle_t * )pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800684c:	f8d0 20a0 	ldr.w	r2, [r0, #160]	@ 0xa0
{
 8006850:	b430      	push	{r4, r5}
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 8006852:	e9d2 4300 	ldrd	r4, r3, [r2]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006856:	f06f 0101 	mvn.w	r1, #1
 800685a:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800685c:	691a      	ldr	r2, [r3, #16]
 800685e:	07d1      	lsls	r1, r2, #31
 8006860:	d5fc      	bpl.n	800685c <R3_1_RLTurnOnLowSidesAndStart+0x10>

  LL_TIM_OC_SetCompareCH1 ( TIMx, 0x0u );
  LL_TIM_OC_SetCompareCH2 ( TIMx, 0x0u );
  LL_TIM_OC_SetCompareCH3 ( TIMx, 0x0u );

  LL_TIM_OC_SetCompareCH4( TIMx, ( pHandle->Half_PWMPeriod - 5u));
 8006862:	f8b0 209c 	ldrh.w	r2, [r0, #156]	@ 0x9c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006866:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006868:	f06f 0501 	mvn.w	r5, #1
 800686c:	3a05      	subs	r2, #5
 800686e:	611d      	str	r5, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006870:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006872:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006874:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006876:	641a      	str	r2, [r3, #64]	@ 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006878:	691a      	ldr	r2, [r3, #16]
 800687a:	07d2      	lsls	r2, r2, #31
 800687c:	d5fc      	bpl.n	8006878 <R3_1_RLTurnOnLowSidesAndStart+0x2c>

  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
  {}

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 800687e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006880:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006884:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006886:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006888:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800688c:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs ( TIMx );

  if ( ( pHandle->_Super.LowSideOutputs ) == ES_GPIO )
 800688e:	f890 307d 	ldrb.w	r3, [r0, #125]	@ 0x7d
 8006892:	2b02      	cmp	r3, #2
 8006894:	d10b      	bne.n	80068ae <R3_1_RLTurnOnLowSidesAndStart+0x62>
  {
      /* It is executed during calibration phase the EN signal shall stay off */
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 8006896:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin );
 800689a:	f8b0 5048 	ldrh.w	r5, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 800689e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BSRR, PinMask);
 80068a0:	6195      	str	r5, [r2, #24]
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin );
 80068a2:	f8b0 504a 	ldrh.w	r5, [r0, #74]	@ 0x4a
      LL_GPIO_SetOutputPin( pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin );
 80068a6:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 80068aa:	618d      	str	r5, [r1, #24]
 80068ac:	619a      	str	r2, [r3, #24]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 80068ae:	68a3      	ldr	r3, [r4, #8]
 80068b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068b4:	60a3      	str	r3, [r4, #8]

//  ADCx->JSQR = pHandle->wADC_JSQR_phAB;
  LL_ADC_INJ_StartConversionExtTrig(ADCx,LL_ADC_INJ_TRIG_EXT_RISING);

  return;
}
 80068b6:	bc30      	pop	{r4, r5}
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop

080068bc <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80068bc:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 80068c0:	8a42      	ldrh	r2, [r0, #18]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80068c2:	8943      	ldrh	r3, [r0, #10]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80068c4:	4494      	add	ip, r2
 80068c6:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 80068ca:	b430      	push	{r4, r5}
 80068cc:	2500      	movs	r5, #0
 80068ce:	f36c 050f 	bfi	r5, ip, #0, #16
 80068d2:	f36c 451f 	bfi	r5, ip, #16, #16
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80068d6:	b14b      	cbz	r3, 80068ec <RVBS_Clear+0x30>
    {
      pHandle->aBuffer[index] = aux;
 80068d8:	6944      	ldr	r4, [r0, #20]
 80068da:	2300      	movs	r3, #0
 80068dc:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80068de:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 80068e0:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80068e4:	8941      	ldrh	r1, [r0, #10]
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	4291      	cmp	r1, r2
 80068ea:	d8f7      	bhi.n	80068dc <RVBS_Clear+0x20>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 80068ec:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 80068ee:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 80068f0:	7643      	strb	r3, [r0, #25]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 80068f2:	bc30      	pop	{r4, r5}
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop

080068f8 <RVBS_Init>:
{
 80068f8:	b508      	push	{r3, lr}
    RVBS_Clear(pHandle);
 80068fa:	f7ff ffdf 	bl	80068bc <RVBS_Clear>
}
 80068fe:	bd08      	pop	{r3, pc}

08006900 <RVBS_CheckFaultState>:
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8006900:	8982      	ldrh	r2, [r0, #12]
 8006902:	89c1      	ldrh	r1, [r0, #14]
	{
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8006904:	88c3      	ldrh	r3, [r0, #6]
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8006906:	428a      	cmp	r2, r1
 8006908:	d010      	beq.n	800692c <RVBS_CheckFaultState+0x2c>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 800690a:	f8b0 c012 	ldrh.w	ip, [r0, #18]
 800690e:	459c      	cmp	ip, r3
 8006910:	d80a      	bhi.n	8006928 <RVBS_CheckFaultState+0x28>
{
 8006912:	b410      	push	{r4}
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 8006914:	7c04      	ldrb	r4, [r0, #16]
 8006916:	b994      	cbnz	r4, 800693e <RVBS_CheckFaultState+0x3e>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 8006918:	4299      	cmp	r1, r3
 800691a:	d914      	bls.n	8006946 <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 800691c:	2301      	movs	r3, #1
 800691e:	7403      	strb	r3, [r0, #16]
        {
          pHandle->OverVoltageHysteresisUpDir = false;
          fault = MC_OVER_VOLT;
        }
        else{
          fault = MC_NO_ERROR;
 8006920:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 8006922:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006926:	4770      	bx	lr
        fault = MC_UNDER_VOLT;
 8006928:	2004      	movs	r0, #4
 800692a:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 800692c:	429a      	cmp	r2, r3
 800692e:	d30c      	bcc.n	800694a <RVBS_CheckFaultState+0x4a>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8006930:	8a40      	ldrh	r0, [r0, #18]
 8006932:	4298      	cmp	r0, r3
 8006934:	bf94      	ite	ls
 8006936:	2000      	movls	r0, #0
 8006938:	2001      	movhi	r0, #1
 800693a:	0080      	lsls	r0, r0, #2
 800693c:	4770      	bx	lr
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 800693e:	429a      	cmp	r2, r3
 8006940:	d2ee      	bcs.n	8006920 <RVBS_CheckFaultState+0x20>
          pHandle->OverVoltageHysteresisUpDir = false;
 8006942:	2300      	movs	r3, #0
 8006944:	7403      	strb	r3, [r0, #16]
          fault = MC_OVER_VOLT;
 8006946:	2002      	movs	r0, #2
 8006948:	e7eb      	b.n	8006922 <RVBS_CheckFaultState+0x22>
 800694a:	2002      	movs	r0, #2
}
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop

08006950 <RVBS_CalcAvVbus>:
{
 8006950:	b538      	push	{r3, r4, r5, lr}
    if (0xFFFFU == hAux)
 8006952:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006956:	4299      	cmp	r1, r3
{
 8006958:	4604      	mov	r4, r0
    if (0xFFFFU == hAux)
 800695a:	d021      	beq.n	80069a0 <RVBS_CalcAvVbus+0x50>
      pHandle->aBuffer[pHandle->index] = hAux;
 800695c:	6943      	ldr	r3, [r0, #20]
 800695e:	7e45      	ldrb	r5, [r0, #25]
 8006960:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8006964:	f8b0 e00a 	ldrh.w	lr, [r0, #10]
 8006968:	f01e 02ff 	ands.w	r2, lr, #255	@ 0xff
 800696c:	d00d      	beq.n	800698a <RVBS_CalcAvVbus+0x3a>
 800696e:	3a01      	subs	r2, #1
 8006970:	b2d2      	uxtb	r2, r2
 8006972:	eb03 0042 	add.w	r0, r3, r2, lsl #1
 8006976:	3b02      	subs	r3, #2
      wtemp = 0u;
 8006978:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 800697a:	f833 cf02 	ldrh.w	ip, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800697e:	4298      	cmp	r0, r3
        wtemp += pHandle->aBuffer[i];
 8006980:	4462      	add	r2, ip
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8006982:	d1fa      	bne.n	800697a <RVBS_CalcAvVbus+0x2a>
      wtemp /= pHandle->LowPassFilterBW;
 8006984:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8006988:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 800698a:	f10e 3eff 	add.w	lr, lr, #4294967295
 800698e:	4575      	cmp	r5, lr
        pHandle->index++;
 8006990:	bf34      	ite	cc
 8006992:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 8006994:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8006996:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8006998:	80a1      	strh	r1, [r4, #4]
        pHandle->index++;
 800699a:	bf34      	ite	cc
 800699c:	7665      	strbcc	r5, [r4, #25]
        pHandle->index = 0U;
 800699e:	7663      	strbcs	r3, [r4, #25]
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 80069a0:	4620      	mov	r0, r4
 80069a2:	f7ff ffad 	bl	8006900 <RVBS_CheckFaultState>
 80069a6:	8120      	strh	r0, [r4, #8]
}
 80069a8:	bd38      	pop	{r3, r4, r5, pc}
 80069aa:	bf00      	nop

080069ac <REMNG_Init>:
  }
  else
  {
#endif
    pHandle->Ext = 0;
    pHandle->TargetFinal = 0;
 80069ac:	2300      	movs	r3, #0
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 80069ae:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 80069b0:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 80069b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 80069b8:	6142      	str	r2, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 80069ba:	4770      	bx	lr

080069bc <SPD_GetElAngle>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
#endif
}
 80069bc:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80069c0:	4770      	bx	lr
 80069c2:	bf00      	nop

080069c4 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 80069c4:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop

080069cc <SPD_GetInstElSpeedDpp>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->InstantaneousElSpeedDpp);
#else
  return (pHandle->InstantaneousElSpeedDpp);
#endif
}
 80069cc:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop

080069d4 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 80069d4:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 80069d8:	4603      	mov	r3, r0
 80069da:	b510      	push	{r4, lr}
    {
      hAux = -(*pMecSpeedUnit);
 80069dc:	fa1f f18c 	uxth.w	r1, ip
    if (*pMecSpeedUnit < 0)
 80069e0:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(*pMecSpeedUnit);
 80069e4:	bfb8      	it	lt
 80069e6:	4249      	neglt	r1, r1
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 80069e8:	f8b3 e016 	ldrh.w	lr, [r3, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 80069ec:	78c0      	ldrb	r0, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 80069ee:	781a      	ldrb	r2, [r3, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 80069f0:	8a9c      	ldrh	r4, [r3, #20]
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 80069f2:	f9b3 c012 	ldrsh.w	ip, [r3, #18]
      hAux = -(*pMecSpeedUnit);
 80069f6:	bfb8      	it	lt
 80069f8:	b289      	uxthlt	r1, r1
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 80069fa:	458e      	cmp	lr, r1
 80069fc:	d816      	bhi.n	8006a2c <SPD_IsMecSpeedReliable+0x58>
    {
      hAux = -(pHandle->hMecAccelUnitP);
 80069fe:	fa1f fe8c 	uxth.w	lr, ip
    if (pHandle->hMecAccelUnitP < 0)
 8006a02:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(pHandle->hMecAccelUnitP);
 8006a06:	bfb8      	it	lt
 8006a08:	f1ce 0e00 	rsblt	lr, lr, #0
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8006a0c:	f8b3 c018 	ldrh.w	ip, [r3, #24]
      hAux = -(pHandle->hMecAccelUnitP);
 8006a10:	bfb8      	it	lt
 8006a12:	fa1f fe8e 	uxthlt.w	lr, lr
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8006a16:	45f4      	cmp	ip, lr
 8006a18:	d308      	bcc.n	8006a2c <SPD_IsMecSpeedReliable+0x58>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 8006a1a:	428c      	cmp	r4, r1
 8006a1c:	d306      	bcc.n	8006a2c <SPD_IsMecSpeedReliable+0x58>
        /* Nothing to do */
      }
    }
    else
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8006a1e:	4290      	cmp	r0, r2
 8006a20:	d809      	bhi.n	8006a36 <SPD_IsMecSpeedReliable+0x62>
      {
        /* Nothing to do */
      }
    }

    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8006a22:	1a10      	subs	r0, r2, r0
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8006a24:	701a      	strb	r2, [r3, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8006a26:	bf18      	it	ne
 8006a28:	2001      	movne	r0, #1
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 8006a2a:	bd10      	pop	{r4, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8006a2c:	4290      	cmp	r0, r2
 8006a2e:	d9f8      	bls.n	8006a22 <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber++;
 8006a30:	3201      	adds	r2, #1
 8006a32:	b2d2      	uxtb	r2, r2
 8006a34:	e7f5      	b.n	8006a22 <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber = 0u;
 8006a36:	2200      	movs	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8006a38:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 8006a3a:	2001      	movs	r0, #1
}
 8006a3c:	bd10      	pop	{r4, pc}
 8006a3e:	bf00      	nop

08006a40 <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 8006a40:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8006a44:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
    wAux *= INT16_MAX;
 8006a48:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8006a4c:	fb93 f0f2 	sdiv	r0, r3, r2
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 8006a50:	b200      	sxth	r0, r0
 8006a52:	4770      	bx	lr

08006a54 <STC_Init>:
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8006a54:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	@ 0x2c
    pHandle->PISpeed = pPI;
 8006a58:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8006a5a:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	@ 0x2e
    pHandle->SPD = SPD_Handle;
 8006a5e:	6142      	str	r2, [r0, #20]
{
 8006a60:	b410      	push	{r4}
    pHandle->Mode = pHandle->ModeDefault;
 8006a62:	f890 402a 	ldrb.w	r4, [r0, #42]	@ 0x2a
 8006a66:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 8006a68:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8006a6a:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8006a6e:	0409      	lsls	r1, r1, #16
 8006a70:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->TargetFinal = 0;
 8006a74:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8006a76:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0U;
 8006a7a:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8006a7c:	6183      	str	r3, [r0, #24]
}
 8006a7e:	4770      	bx	lr

08006a80 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 8006a80:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8006a82:	4770      	bx	lr

08006a84 <STC_GetSpeedSensor>:
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
#endif
}
 8006a84:	6940      	ldr	r0, [r0, #20]
 8006a86:	4770      	bx	lr

08006a88 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 8006a88:	7803      	ldrb	r3, [r0, #0]
 8006a8a:	2b03      	cmp	r3, #3
 8006a8c:	d000      	beq.n	8006a90 <STC_Clear+0x8>
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8006a8e:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8006a90:	6900      	ldr	r0, [r0, #16]
 8006a92:	2100      	movs	r1, #0
 8006a94:	f7ff b8f4 	b.w	8005c80 <PID_SetIntegralTerm>

08006a98 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 8006a98:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop

08006aa0 <STC_GetTorqueRef>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef / 65536));
#else
  return ((int16_t)(pHandle->TorqueRef / 65536));
#endif
#endif
}
 8006aa0:	f9b0 000a 	ldrsh.w	r0, [r0, #10]
 8006aa4:	4770      	bx	lr
 8006aa6:	bf00      	nop

08006aa8 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8006aa8:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 8006aaa:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8006aac:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8006aae:	4770      	bx	lr

08006ab0 <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 8006ab0:	b570      	push	{r4, r5, r6, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8006ab2:	7803      	ldrb	r3, [r0, #0]
 8006ab4:	2b04      	cmp	r3, #4
{
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	460d      	mov	r5, r1
 8006aba:	4616      	mov	r6, r2
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8006abc:	d01d      	beq.n	8006afa <STC_ExecRamp+0x4a>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8006abe:	8bc3      	ldrh	r3, [r0, #30]
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8006ac0:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8006ac4:	4299      	cmp	r1, r3
 8006ac6:	dd01      	ble.n	8006acc <STC_ExecRamp+0x1c>
 8006ac8:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 8006aca:	bd70      	pop	{r4, r5, r6, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 8006acc:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	@ 0x24
 8006ad0:	428b      	cmp	r3, r1
 8006ad2:	dcf9      	bgt.n	8006ac8 <STC_ExecRamp+0x18>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8006ad4:	8c23      	ldrh	r3, [r4, #32]
 8006ad6:	4299      	cmp	r1, r3
 8006ad8:	da03      	bge.n	8006ae2 <STC_ExecRamp+0x32>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8006ada:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	@ 0x22
 8006ade:	428b      	cmp	r3, r1
 8006ae0:	dbf2      	blt.n	8006ac8 <STC_ExecRamp+0x18>
      if (0U == hDurationms)
 8006ae2:	b9a6      	cbnz	r6, 8006b0e <STC_ExecRamp+0x5e>
        if (MCM_SPEED_MODE == pHandle->Mode)
 8006ae4:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8006ae6:	042d      	lsls	r5, r5, #16
        if (MCM_SPEED_MODE == pHandle->Mode)
 8006ae8:	2b03      	cmp	r3, #3
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8006aea:	bf0c      	ite	eq
 8006aec:	6065      	streq	r5, [r4, #4]
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8006aee:	60a5      	strne	r5, [r4, #8]
        pHandle->IncDecAmount = 0;
 8006af0:	2000      	movs	r0, #0
        pHandle->IncDecAmount = wAux1;
 8006af2:	61a0      	str	r0, [r4, #24]
        pHandle->RampRemainingStep++;
 8006af4:	60e6      	str	r6, [r4, #12]
        pHandle->IncDecAmount = wAux1;
 8006af6:	2001      	movs	r0, #1
}
 8006af8:	bd70      	pop	{r4, r5, r6, pc}
      hCurrentReference = STC_GetTorqueRef(pHandle);
 8006afa:	f7ff ffd1 	bl	8006aa0 <STC_GetTorqueRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 8006afe:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8006b00:	42ab      	cmp	r3, r5
 8006b02:	dbe1      	blt.n	8006ac8 <STC_ExecRamp+0x18>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8006b04:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	@ 0x28
 8006b08:	42ab      	cmp	r3, r5
 8006b0a:	dcdd      	bgt.n	8006ac8 <STC_ExecRamp+0x18>
 8006b0c:	e7e9      	b.n	8006ae2 <STC_ExecRamp+0x32>
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8006b0e:	8ba3      	ldrh	r3, [r4, #28]
        wAux /= 1000U;
 8006b10:	4a06      	ldr	r2, [pc, #24]	@ (8006b2c <STC_ExecRamp+0x7c>)
        pHandle->TargetFinal = hTargetFinal;
 8006b12:	8065      	strh	r5, [r4, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8006b14:	fb06 f303 	mul.w	r3, r6, r3
        wAux /= 1000U;
 8006b18:	fba2 2303 	umull	r2, r3, r2, r3
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8006b1c:	1a28      	subs	r0, r5, r0
        wAux /= 1000U;
 8006b1e:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 8006b20:	1c5e      	adds	r6, r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8006b22:	0400      	lsls	r0, r0, #16
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8006b24:	fb90 f0f6 	sdiv	r0, r0, r6
        pHandle->IncDecAmount = wAux1;
 8006b28:	e7e3      	b.n	8006af2 <STC_ExecRamp+0x42>
 8006b2a:	bf00      	nop
 8006b2c:	10624dd3 	.word	0x10624dd3

08006b30 <STC_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 8006b30:	2300      	movs	r3, #0
 8006b32:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8006b34:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8006b36:	4770      	bx	lr

08006b38 <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 8006b38:	b538      	push	{r3, r4, r5, lr}
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 8006b3a:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8006b3c:	68c3      	ldr	r3, [r0, #12]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8006b3e:	2a04      	cmp	r2, #4
{
 8006b40:	4604      	mov	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8006b42:	d012      	beq.n	8006b6a <STC_CalcTorqueReference+0x32>
    if (pHandle->RampRemainingStep > 1U)
 8006b44:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->SpeedRefUnitExt;
 8006b46:	6845      	ldr	r5, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 8006b48:	d908      	bls.n	8006b5c <STC_CalcTorqueReference+0x24>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 8006b4a:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 8006b4c:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8006b4e:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 8006b50:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 8006b52:	2a03      	cmp	r2, #3
 8006b54:	d011      	beq.n	8006b7a <STC_CalcTorqueReference+0x42>
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 8006b56:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8006b58:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 8006b5a:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 8006b5c:	d1f9      	bne.n	8006b52 <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8006b5e:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8006b62:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8006b64:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8006b66:	60c3      	str	r3, [r0, #12]
 8006b68:	e7f3      	b.n	8006b52 <STC_CalcTorqueReference+0x1a>
    if (pHandle->RampRemainingStep > 1U)
 8006b6a:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->TorqueRef;
 8006b6c:	6885      	ldr	r5, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 8006b6e:	d911      	bls.n	8006b94 <STC_CalcTorqueReference+0x5c>
      wCurrentReference += pHandle->IncDecAmount;
 8006b70:	6982      	ldr	r2, [r0, #24]
      pHandle->RampRemainingStep--;
 8006b72:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8006b74:	4415      	add	r5, r2
      pHandle->RampRemainingStep--;
 8006b76:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8006b78:	e7ed      	b.n	8006b56 <STC_CalcTorqueReference+0x1e>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 8006b7a:	6960      	ldr	r0, [r4, #20]
 8006b7c:	f7ff ff22 	bl	80069c4 <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 8006b80:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 8006b84:	b209      	sxth	r1, r1
 8006b86:	6920      	ldr	r0, [r4, #16]
 8006b88:	f7ff f8ac 	bl	8005ce4 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 8006b8c:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8006b8e:	0405      	lsls	r5, r0, #16
 8006b90:	60a5      	str	r5, [r4, #8]
}
 8006b92:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 8006b94:	d1df      	bne.n	8006b56 <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8006b96:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8006b9a:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8006b9c:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8006b9e:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8006ba0:	e7d9      	b.n	8006b56 <STC_CalcTorqueReference+0x1e>
 8006ba2:	bf00      	nop

08006ba4 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 8006ba4:	f8d0 302e 	ldr.w	r3, [r0, #46]	@ 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 8006ba8:	2200      	movs	r2, #0
 8006baa:	b299      	uxth	r1, r3
 8006bac:	f361 020f 	bfi	r2, r1, #0, #16
 8006bb0:	0c1b      	lsrs	r3, r3, #16
 8006bb2:	f363 421f 	bfi	r2, r3, #16, #16
{
 8006bb6:	b082      	sub	sp, #8
}
 8006bb8:	4610      	mov	r0, r2
 8006bba:	b002      	add	sp, #8
 8006bbc:	4770      	bx	lr
 8006bbe:	bf00      	nop

08006bc0 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 8006bc0:	b510      	push	{r4, lr}
 8006bc2:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 8006bc4:	6940      	ldr	r0, [r0, #20]
 8006bc6:	f7ff fefd 	bl	80069c4 <SPD_GetAvrgMecSpeedUnit>
 8006bca:	0400      	lsls	r0, r0, #16
 8006bcc:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8006bce:	bd10      	pop	{r4, pc}

08006bd0 <STO_CR_CalcElAngle>:
  *         pInputs pointer to the observer inputs structure.
  * @retval int16_t rotor electrical angle (s16Degrees)
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t STO_CR_CalcElAngle(STO_CR_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 8006bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd4:	b085      	sub	sp, #20
    int16_t hRotor_Acceleration;
    int16_t hRotor_Angle;
    int16_t hValfa;
    int16_t hVbeta;

    int16_t hPrev_Rotor_Angle = pHandle->_Super.hElAngle;
 8006bd6:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8006bda:	9200      	str	r2, [sp, #0]
    int16_t hPrev_Rotor_Speed = pHandle->_Super.hElSpeedDpp;
    int16_t hMax_Instant_Accel = pHandle->MaxInstantElAcceleration;
 8006bdc:	f9b0 2176 	ldrsh.w	r2, [r0, #374]	@ 0x176
 8006be0:	9201      	str	r2, [sp, #4]

    if (pHandle->wBemf_alfa_est > ((int32_t)pHandle->hF2 * INT16_MAX))
 8006be2:	f9b0 202e 	ldrsh.w	r2, [r0, #46]	@ 0x2e
    int16_t hPrev_Rotor_Speed = pHandle->_Super.hElSpeedDpp;
 8006be6:	f9b0 b00e 	ldrsh.w	fp, [r0, #14]
{
 8006bea:	4603      	mov	r3, r0
    if (pHandle->wBemf_alfa_est > ((int32_t)pHandle->hF2 * INT16_MAX))
 8006bec:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8006bee:	ebc2 32c2 	rsb	r2, r2, r2, lsl #15
 8006bf2:	4290      	cmp	r0, r2
 8006bf4:	f340 81ab 	ble.w	8006f4e <STO_CR_CalcElAngle+0x37e>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * (int32_t)(pHandle->hF2);
 8006bf8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006bfa:	4610      	mov	r0, r2
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_CORDIC
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8006bfc:	f8b3 e17e 	ldrh.w	lr, [r3, #382]	@ 0x17e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * (int32_t)(pHandle->hF2)))
 8006c00:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8006c02:	fa40 f70e 	asr.w	r7, r0, lr
    if (pHandle->wBemf_beta_est > (INT16_MAX * (int32_t)(pHandle->hF2)))
 8006c06:	42aa      	cmp	r2, r5
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8006c08:	b23f      	sxth	r7, r7
    if (pHandle->wBemf_beta_est > (INT16_MAX * (int32_t)(pHandle->hF2)))
 8006c0a:	f2c0 817c 	blt.w	8006f06 <STO_CR_CalcElAngle+0x336>
    {
      pHandle->wBemf_beta_est = INT16_MAX * (int32_t)(pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * (int32_t)(pHandle->hF2)))
 8006c0e:	4252      	negs	r2, r2
 8006c10:	4295      	cmp	r5, r2
 8006c12:	f340 8178 	ble.w	8006f06 <STO_CR_CalcElAngle+0x336>
      hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
#else
      hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * (int32_t)(pHandle->hF1)))
 8006c16:	f9b3 202c 	ldrsh.w	r2, [r3, #44]	@ 0x2c
 8006c1a:	f8d3 9034 	ldr.w	r9, [r3, #52]	@ 0x34
 8006c1e:	ebc2 32c2 	rsb	r2, r2, r2, lsl #15
      hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8006c22:	fa45 fe0e 	asr.w	lr, r5, lr
    if (pHandle->Ialfa_est > (INT16_MAX * (int32_t)(pHandle->hF1)))
 8006c26:	4591      	cmp	r9, r2
      hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8006c28:	fa0f fe8e 	sxth.w	lr, lr
    if (pHandle->Ialfa_est > (INT16_MAX * (int32_t)(pHandle->hF1)))
 8006c2c:	f340 8195 	ble.w	8006f5a <STO_CR_CalcElAngle+0x38a>
    {
      pHandle->Ialfa_est = INT16_MAX * (int32_t)(pHandle->hF1);
 8006c30:	635a      	str	r2, [r3, #52]	@ 0x34
 8006c32:	4691      	mov	r9, r2
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * (int32_t)(pHandle->hF1)))
 8006c34:	f8d3 8038 	ldr.w	r8, [r3, #56]	@ 0x38
 8006c38:	4542      	cmp	r2, r8
 8006c3a:	f2c0 8161 	blt.w	8006f00 <STO_CR_CalcElAngle+0x330>
    {
      pHandle->Ibeta_est = INT16_MAX * (int32_t)(pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * (int32_t)(pHandle->hF1)))
 8006c3e:	4252      	negs	r2, r2
 8006c40:	4590      	cmp	r8, r2
 8006c42:	f340 815d 	ble.w	8006f00 <STO_CR_CalcElAngle+0x330>
      /* Nothing to do */
    }

#ifndef FULL_MISRA_C_COMPLIANCY_STO_CORDIC
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8006c46:	f8b3 c17c 	ldrh.w	ip, [r3, #380]	@ 0x17c
#else
    hIalfa_err = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8006c4a:	888c      	ldrh	r4, [r1, #4]
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = (int32_t)(pHandle->hC1) * hAux;
 8006c4c:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 8006c50:	9202      	str	r2, [sp, #8]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8006c52:	fa49 f20c 	asr.w	r2, r9, ip
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8006c56:	1b14      	subs	r4, r2, r4
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8006c58:	88ce      	ldrh	r6, [r1, #6]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8006c5a:	9403      	str	r4, [sp, #12]
    wAux = (int32_t)(pHandle->hC1) * hAux;
 8006c5c:	9c02      	ldr	r4, [sp, #8]
    wAux = (int32_t)(pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8006c5e:	f8b1 a008 	ldrh.w	sl, [r1, #8]
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 8006c62:	fa48 fc0c 	asr.w	ip, r8, ip
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8006c66:	ebac 0606 	sub.w	r6, ip, r6
    wAux = (int32_t)(pHandle->hC1) * hAux;
 8006c6a:	fb12 f204 	smulbb	r2, r2, r4
    hAux = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    wAux = (int32_t)(pHandle->hC1) * hAux;
 8006c6e:	fb1c fc04 	smulbb	ip, ip, r4
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 8006c72:	eba9 0202 	sub.w	r2, r9, r2
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 8006c76:	eba8 0c0c 	sub.w	ip, r8, ip
    wAux = (int32_t)(pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8006c7a:	f9b1 9000 	ldrsh.w	r9, [r1]
    wAux = (int32_t)(pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8006c7e:	f9b1 8002 	ldrsh.w	r8, [r1, #2]
    wAux = (int32_t)(pHandle->hC2) * hIalfa_err;
 8006c82:	f9b3 1022 	ldrsh.w	r1, [r3, #34]	@ 0x22
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8006c86:	f9bd 400c 	ldrsh.w	r4, [sp, #12]
    {
      wDirection = -1;
    }

    /* Stores observed b-emfs */
    pHandle->hBemf_alfa_est = hAux_Alfa;
 8006c8a:	f8a3 7044 	strh.w	r7, [r3, #68]	@ 0x44
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8006c8e:	b236      	sxth	r6, r6
    wAux = (int32_t)(pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8006c90:	fb0a f909 	mul.w	r9, sl, r9
    wAux = (int32_t)(pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8006c94:	fb0a f808 	mul.w	r8, sl, r8
    wAux = (int32_t)(pHandle->hC5) * hValfa;
 8006c98:	f9b3 a028 	ldrsh.w	sl, [r3, #40]	@ 0x28
    pHandle->hBemf_beta_est = hAux_Beta;
 8006c9c:	f8a3 e046 	strh.w	lr, [r3, #70]	@ 0x46
    wIbeta_est_Next += wAux;
 8006ca0:	fb01 cc06 	mla	ip, r1, r6, ip
    hVbeta = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8006ca4:	ea4f 4828 	mov.w	r8, r8, asr #16
    wIbeta_est_Next += wAux;
 8006ca8:	fb0a cc08 	mla	ip, sl, r8, ip
    wAux = (int32_t)(pHandle->hC4) * hIalfa_err;
 8006cac:	f9b3 8026 	ldrsh.w	r8, [r3, #38]	@ 0x26
    wIalfa_est_Next += wAux;
 8006cb0:	fb01 2204 	mla	r2, r1, r4, r2
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8006cb4:	ea4f 4929 	mov.w	r9, r9, asr #16
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 8006cb8:	fb04 0408 	mla	r4, r4, r8, r0
    wAux = (int32_t) hAux_Beta >> pHandle->F3POW2;
 8006cbc:	8e59      	ldrh	r1, [r3, #50]	@ 0x32
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 8006cbe:	fb08 5806 	mla	r8, r8, r6, r5
    wAux = (int32_t)(pHandle->hC3) * hAux_Alfa;
 8006cc2:	f9b3 6024 	ldrsh.w	r6, [r3, #36]	@ 0x24
    wIalfa_est_Next += wAux;
 8006cc6:	fb0a 2209 	mla	r2, sl, r9, r2
    wAux = wAux * pHandle->hC6;
 8006cca:	f9b3 902a 	ldrsh.w	r9, [r3, #42]	@ 0x2a
    wIalfa_est_Next -= wAux;
 8006cce:	fb06 2a17 	mls	sl, r6, r7, r2
    wIbeta_est_Next -= wAux;
 8006cd2:	fb06 c61e 	mls	r6, r6, lr, ip
    wAux = (int32_t) hAux_Beta >> pHandle->F3POW2;
 8006cd6:	fa4e fc01 	asr.w	ip, lr, r1
    wAux = wAux * pHandle->hC6;
 8006cda:	fb0c fc09 	mul.w	ip, ip, r9
    wBemf_alfa_est_Next += wAux;
 8006cde:	fb0c 440b 	mla	r4, ip, fp, r4
    if (pHandle->Orig_ElSpeedDpp >= 0)
 8006ce2:	f9b3 c14e 	ldrsh.w	ip, [r3, #334]	@ 0x14e
 8006ce6:	f1bc 0f00 	cmp.w	ip, #0
    wAux = (int32_t) hAux_Alfa >> pHandle->F3POW2;
 8006cea:	fa47 f101 	asr.w	r1, r7, r1
    wAux = wAux * pHandle->hC6;
 8006cee:	bfbc      	itt	lt
 8006cf0:	4240      	neglt	r0, r0
 8006cf2:	426d      	neglt	r5, r5
 8006cf4:	fb01 f109 	mul.w	r1, r1, r9
      wDirection = -1;
 8006cf8:	bfb4      	ite	lt
 8006cfa:	f04f 3cff 	movlt.w	ip, #4294967295
      wDirection = 1;
 8006cfe:	f04f 0c01 	movge.w	ip, #1

  int16_t hAngle;
  int32_t wXi, wYi, wXold;

  /*Determining quadrant*/
  if (wBemf_alfa_est < 0)
 8006d02:	2800      	cmp	r0, #0
    wBemf_beta_est_Next -= wAux;
 8006d04:	fb01 811b 	mls	r1, r1, fp, r8

    /* Calls the CORDIC blockset */
    wAux_Alpha = pHandle->wBemf_alfa_est * wDirection;
    wAux_Beta = pHandle->wBemf_beta_est * wDirection;

    hRotor_Angle = MCM_PhaseComputation(wAux_Alpha, -wAux_Beta);
 8006d08:	f1c5 0700 	rsb	r7, r5, #0
 8006d0c:	db4d      	blt.n	8006daa <STO_CR_CalcElAngle+0x1da>
  else
  {
    /* Quadrant I or IV */
    hAngle = 0;
    wXi = wBemf_alfa_est / 2;
    wYi = wBemf_beta_est / 2;
 8006d0e:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 8006d12:	107d      	asrs	r5, r7, #1
    wXi = wBemf_alfa_est / 2;
 8006d14:	1040      	asrs	r0, r0, #1
    wYi = wBemf_beta_est / 2;
 8006d16:	f44f 4760 	mov.w	r7, #57344	@ 0xe000
 8006d1a:	f44f 5e00 	mov.w	lr, #8192	@ 0x2000
  }
  wXold = wXi;

  /* Begin the successive approximation process */
  /* Iteration 0 */
  if (wYi < 0)
 8006d1e:	2d00      	cmp	r5, #0
 8006d20:	da4d      	bge.n	8006dbe <STO_CR_CalcElAngle+0x1ee>
 8006d22:	4677      	mov	r7, lr
  {
    /* Vector is in Quadrant IV */
    hAngle += ATAN1DIV1;
    wXi = wXi - wYi;
    wYi = wXold + wYi;
 8006d24:	eb05 0e00 	add.w	lr, r5, r0
    wYi = -wXold + wYi;
  }
  wXold = wXi;

  /* Iteration 1 */
  if (wYi < 0)
 8006d28:	f1be 0f00 	cmp.w	lr, #0
    wXi = wXi - wYi;
 8006d2c:	eba0 0805 	sub.w	r8, r0, r5
  if (wYi < 0)
 8006d30:	da4c      	bge.n	8006dcc <STO_CR_CalcElAngle+0x1fc>
  {
    /* Vector is in Quadrant IV */
    hAngle += ATAN1DIV2;
 8006d32:	f507 5797 	add.w	r7, r7, #4832	@ 0x12e0
    wXi = wXi - (wYi / 2);
    wYi = (wXold / 2) + wYi;
 8006d36:	eb0e 0568 	add.w	r5, lr, r8, asr #1
    hAngle += ATAN1DIV2;
 8006d3a:	3704      	adds	r7, #4
    wXi = wXi - (wYi / 2);
 8006d3c:	eb0e 79de 	add.w	r9, lr, lr, lsr #31
    wYi = (-wXold / 2) + wYi;
  }
  wXold = wXi;

  /* Iteration 2 */
  if (wYi < 0)
 8006d40:	2d00      	cmp	r5, #0
    hAngle += ATAN1DIV2;
 8006d42:	b2bf      	uxth	r7, r7
    wXi = wXi - (wYi / 2);
 8006d44:	eba8 0969 	sub.w	r9, r8, r9, asr #1
  if (wYi < 0)
 8006d48:	da4e      	bge.n	8006de8 <STO_CR_CalcElAngle+0x218>
  {
    /* Vector is in Quadrant IV */
    hAngle += ATAN1DIV4;
    wXi = wXi - (wYi / 4);
 8006d4a:	f105 0e03 	add.w	lr, r5, #3
    wYi = (wXold / 4) + wYi;
 8006d4e:	eb05 05a9 	add.w	r5, r5, r9, asr #2
    hAngle += ATAN1DIV4;
 8006d52:	f607 17fb 	addw	r7, r7, #2555	@ 0x9fb
    wYi = (-wXold / 4) + wYi;
  }
  wXold = wXi;

  /* Iteration 3 */
  if (wYi < 0)
 8006d56:	2d00      	cmp	r5, #0
    hAngle += ATAN1DIV4;
 8006d58:	b2b8      	uxth	r0, r7
    wXi = wXi - (wYi / 4);
 8006d5a:	eba9 0eae 	sub.w	lr, r9, lr, asr #2
  if (wYi < 0)
 8006d5e:	da51      	bge.n	8006e04 <STO_CR_CalcElAngle+0x234>
  {
    /* Vector is in Quadrant IV */
    hAngle += ATAN1DIV8;
    wXi = wXi - (wYi / 8);
 8006d60:	1def      	adds	r7, r5, #7
    wYi = (wXold / 8) + wYi;
 8006d62:	eb05 05ee 	add.w	r5, r5, lr, asr #3
    hAngle += ATAN1DIV8;
 8006d66:	f200 5011 	addw	r0, r0, #1297	@ 0x511
    wYi = (-wXold / 8) + wYi;
  }
  wXold = wXi;

  /* Iteration4 */
  if (wYi < 0)
 8006d6a:	2d00      	cmp	r5, #0
    hAngle += ATAN1DIV8;
 8006d6c:	b280      	uxth	r0, r0
    wXi = wXi - (wYi / 8);
 8006d6e:	ebae 07e7 	sub.w	r7, lr, r7, asr #3
  if (wYi < 0)
 8006d72:	da58      	bge.n	8006e26 <STO_CR_CalcElAngle+0x256>
  {
    /* Vector is in Quadrant IV */
    hAngle += ATAN1DIV16;
    wXi = wXi - (wYi / 16);
 8006d74:	f105 0e0f 	add.w	lr, r5, #15
    wYi = (wXold / 16) + wYi;
 8006d78:	eb05 1527 	add.w	r5, r5, r7, asr #4
    hAngle += ATAN1DIV16;
 8006d7c:	f200 208b 	addw	r0, r0, #651	@ 0x28b
    wYi = (-wXold / 16) + wYi;
  }
  wXold = wXi;

  /* Iteration 5 */
  if (wYi < 0)
 8006d80:	2d00      	cmp	r5, #0
    hAngle += ATAN1DIV16;
 8006d82:	b280      	uxth	r0, r0
    wXi = wXi - (wYi / 16);
 8006d84:	eba7 1e2e 	sub.w	lr, r7, lr, asr #4
  if (wYi < 0)
 8006d88:	da5d      	bge.n	8006e46 <STO_CR_CalcElAngle+0x276>
  {
    /* Vector is in Quadrant IV */
    hAngle += ATAN1DIV32;
    wXi = wXi - (wYi / 32);
 8006d8a:	f105 071f 	add.w	r7, r5, #31
    wYi = (wXold / 32) + wYi;
 8006d8e:	eb05 156e 	add.w	r5, r5, lr, asr #5
    hAngle += ATAN1DIV32;
 8006d92:	f500 70a3 	add.w	r0, r0, #326	@ 0x146
    wYi = (-wXold / 32) + wYi;
  }
  wXold = wXi;

  /* Iteration 6 */
  if (wYi < 0)
 8006d96:	2d00      	cmp	r5, #0
    hAngle += ATAN1DIV32;
 8006d98:	b280      	uxth	r0, r0
    wXi = wXi - (wYi / 32);
 8006d9a:	ebae 1767 	sub.w	r7, lr, r7, asr #5
  if (wYi < 0)
 8006d9e:	da62      	bge.n	8006e66 <STO_CR_CalcElAngle+0x296>
  {
    /* Vector is in Quadrant IV */
    hAngle += ATAN1DIV64;
 8006da0:	30a3      	adds	r0, #163	@ 0xa3
    wXi = wXi - (wYi / 64);
    wYi = (wXold / 64) + wYi;
 8006da2:	eb05 15a7 	add.w	r5, r5, r7, asr #6
    hAngle += ATAN1DIV64;
 8006da6:	b280      	uxth	r0, r0
    wYi = (wXold / 64) + wYi;
 8006da8:	e066      	b.n	8006e78 <STO_CR_CalcElAngle+0x2a8>
    if (wBemf_beta_est < 0)
 8006daa:	2d00      	cmp	r5, #0
 8006dac:	f300 80f9 	bgt.w	8006fa2 <STO_CR_CalcElAngle+0x3d2>
      wYi = - (wBemf_alfa_est / 2);
 8006db0:	eb00 75d0 	add.w	r5, r0, r0, lsr #31
 8006db4:	106d      	asrs	r5, r5, #1
      wXi = wBemf_beta_est / 2;
 8006db6:	1078      	asrs	r0, r7, #1
      wYi = - (wBemf_alfa_est / 2);
 8006db8:	426d      	negs	r5, r5
 8006dba:	f44f 4720 	mov.w	r7, #40960	@ 0xa000
    wYi = -wXold + wYi;
 8006dbe:	eba5 0e00 	sub.w	lr, r5, r0
  if (wYi < 0)
 8006dc2:	f1be 0f00 	cmp.w	lr, #0
    wXi = wXi + wYi;
 8006dc6:	eb05 0800 	add.w	r8, r5, r0
  if (wYi < 0)
 8006dca:	dbb2      	blt.n	8006d32 <STO_CR_CalcElAngle+0x162>
    wYi = (-wXold / 2) + wYi;
 8006dcc:	f1c8 0500 	rsb	r5, r8, #0
 8006dd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
    hAngle -= ATAN1DIV2;
 8006dd4:	f5a7 5797 	sub.w	r7, r7, #4832	@ 0x12e0
    wYi = (-wXold / 2) + wYi;
 8006dd8:	eb0e 0565 	add.w	r5, lr, r5, asr #1
    hAngle -= ATAN1DIV2;
 8006ddc:	3f04      	subs	r7, #4
  if (wYi < 0)
 8006dde:	2d00      	cmp	r5, #0
    hAngle -= ATAN1DIV2;
 8006de0:	b2bf      	uxth	r7, r7
    wXi = wXi + (wYi / 2);
 8006de2:	eb08 096e 	add.w	r9, r8, lr, asr #1
  if (wYi < 0)
 8006de6:	dbb0      	blt.n	8006d4a <STO_CR_CalcElAngle+0x17a>
    hAngle -= ATAN1DIV4;
 8006de8:	f6a7 17fb 	subw	r7, r7, #2555	@ 0x9fb
 8006dec:	b2b8      	uxth	r0, r7
    wYi = (-wXold / 4) + wYi;
 8006dee:	f1c9 0700 	rsb	r7, r9, #0
 8006df2:	2f00      	cmp	r7, #0
 8006df4:	bfb8      	it	lt
 8006df6:	3703      	addlt	r7, #3
    wXi = wXi + (wYi / 4);
 8006df8:	eb09 0ea5 	add.w	lr, r9, r5, asr #2
    wYi = (-wXold / 4) + wYi;
 8006dfc:	eb05 05a7 	add.w	r5, r5, r7, asr #2
  if (wYi < 0)
 8006e00:	2d00      	cmp	r5, #0
 8006e02:	dbad      	blt.n	8006d60 <STO_CR_CalcElAngle+0x190>
    wYi = (-wXold / 8) + wYi;
 8006e04:	f1ce 0800 	rsb	r8, lr, #0
 8006e08:	f1b8 0f00 	cmp.w	r8, #0
 8006e0c:	bfb8      	it	lt
 8006e0e:	f108 0807 	addlt.w	r8, r8, #7
    hAngle -= ATAN1DIV8;
 8006e12:	f46f 62a2 	mvn.w	r2, #1296	@ 0x510
    wXi = wXi + (wYi / 8);
 8006e16:	eb0e 07e5 	add.w	r7, lr, r5, asr #3
    wYi = (-wXold / 8) + wYi;
 8006e1a:	eb05 05e8 	add.w	r5, r5, r8, asr #3
    hAngle -= ATAN1DIV8;
 8006e1e:	4410      	add	r0, r2
  if (wYi < 0)
 8006e20:	2d00      	cmp	r5, #0
    hAngle -= ATAN1DIV8;
 8006e22:	b280      	uxth	r0, r0
  if (wYi < 0)
 8006e24:	dba6      	blt.n	8006d74 <STO_CR_CalcElAngle+0x1a4>
    wYi = (-wXold / 16) + wYi;
 8006e26:	f1c7 0800 	rsb	r8, r7, #0
 8006e2a:	f1b8 0f00 	cmp.w	r8, #0
 8006e2e:	bfb8      	it	lt
 8006e30:	f108 080f 	addlt.w	r8, r8, #15
    wXi = wXi + (wYi / 16);
 8006e34:	eb07 1e25 	add.w	lr, r7, r5, asr #4
    wYi = (-wXold / 16) + wYi;
 8006e38:	eb05 1528 	add.w	r5, r5, r8, asr #4
    hAngle -= ATAN1DIV16;
 8006e3c:	f2a0 208b 	subw	r0, r0, #651	@ 0x28b
  if (wYi < 0)
 8006e40:	2d00      	cmp	r5, #0
    hAngle -= ATAN1DIV16;
 8006e42:	b280      	uxth	r0, r0
  if (wYi < 0)
 8006e44:	dba1      	blt.n	8006d8a <STO_CR_CalcElAngle+0x1ba>
    wYi = (-wXold / 32) + wYi;
 8006e46:	f1ce 0800 	rsb	r8, lr, #0
 8006e4a:	f1b8 0f00 	cmp.w	r8, #0
 8006e4e:	bfb8      	it	lt
 8006e50:	f108 081f 	addlt.w	r8, r8, #31
    wXi = wXi + (wYi / 32);
 8006e54:	eb0e 1765 	add.w	r7, lr, r5, asr #5
    wYi = (-wXold / 32) + wYi;
 8006e58:	eb05 1568 	add.w	r5, r5, r8, asr #5
    hAngle -= ATAN1DIV32;
 8006e5c:	f5a0 70a3 	sub.w	r0, r0, #326	@ 0x146
  if (wYi < 0)
 8006e60:	2d00      	cmp	r5, #0
    hAngle -= ATAN1DIV32;
 8006e62:	b280      	uxth	r0, r0
  if (wYi < 0)
 8006e64:	db9c      	blt.n	8006da0 <STO_CR_CalcElAngle+0x1d0>
  else
  {
    /* Vector is in Quadrant I */
    hAngle -= ATAN1DIV64;
    wXi = wXi + (wYi / 64);
    wYi = (-wXold / 64) + wYi;
 8006e66:	427f      	negs	r7, r7
 8006e68:	2f00      	cmp	r7, #0
    hAngle -= ATAN1DIV64;
 8006e6a:	f1a0 00a3 	sub.w	r0, r0, #163	@ 0xa3
    wYi = (-wXold / 64) + wYi;
 8006e6e:	bfb8      	it	lt
 8006e70:	373f      	addlt	r7, #63	@ 0x3f
    hAngle -= ATAN1DIV64;
 8006e72:	b280      	uxth	r0, r0
    wYi = (-wXold / 64) + wYi;
 8006e74:	eb05 15a7 	add.w	r5, r5, r7, asr #6
  }
  wXold = wXi;

  /* Iteration 7 */
  if (wYi < 0)
 8006e78:	2d00      	cmp	r5, #0
  {
    /* Vector is in Quadrant IV */
    hAngle += ATAN1DIV128;
 8006e7a:	bfb4      	ite	lt
 8006e7c:	3051      	addlt	r0, #81	@ 0x51
    wYi = (wXold / 128) + wYi;
  }
  else
  {
    /* Vector is in Quadrant I */
    hAngle -= ATAN1DIV128;
 8006e7e:	3851      	subge	r0, #81	@ 0x51

    hOrRotor_Speed = (int16_t)(hRotor_Angle - hPrev_Rotor_Angle);
 8006e80:	f8bd 8000 	ldrh.w	r8, [sp]
 8006e84:	b280      	uxth	r0, r0
    wXi = wXi + (wYi / 128);
    wYi = (-wXold / 128) + wYi;
  }

  return (-hAngle);
 8006e86:	4240      	negs	r0, r0
 8006e88:	eba0 0e08 	sub.w	lr, r0, r8
    hRotor_Acceleration = hOrRotor_Speed - hPrev_Rotor_Speed;
 8006e8c:	fa1f f78b 	uxth.w	r7, fp
 8006e90:	ebae 0507 	sub.w	r5, lr, r7

    hRotor_Speed = hOrRotor_Speed;

    if (wDirection == 1)
 8006e94:	f1bc 0f01 	cmp.w	ip, #1
 8006e98:	b200      	sxth	r0, r0
    hOrRotor_Speed = (int16_t)(hRotor_Angle - hPrev_Rotor_Angle);
 8006e9a:	fa0f fe8e 	sxth.w	lr, lr
    hRotor_Acceleration = hOrRotor_Speed - hPrev_Rotor_Speed;
 8006e9e:	b22d      	sxth	r5, r5
    if (wDirection == 1)
 8006ea0:	d061      	beq.n	8006f66 <STO_CR_CalcElAngle+0x396>
        }
      }
    }
    else
    {
      if (hRotor_Speed > 0)
 8006ea2:	f1be 0f00 	cmp.w	lr, #0
 8006ea6:	dd31      	ble.n	8006f0c <STO_CR_CalcElAngle+0x33c>
        }
      }
    }


    if (hRotor_Acceleration > hMax_Instant_Accel)
 8006ea8:	9801      	ldr	r0, [sp, #4]
 8006eaa:	42a8      	cmp	r0, r5
 8006eac:	da45      	bge.n	8006f3a <STO_CR_CalcElAngle+0x36a>
    {
      hOrRotor_Speed = hPrev_Rotor_Speed + hMax_Instant_Accel;
 8006eae:	4407      	add	r7, r0
 8006eb0:	fa0f fe87 	sxth.w	lr, r7
 8006eb4:	f04f 0c00 	mov.w	ip, #0
  * @param  pHandle: handler of the current instance of the STO CORDIC component
  * @retval none
  */
inline static void STO_CR_Store_Rotor_Speed(STO_CR_Handle_t *pHandle, int16_t hRotor_Speed, int16_t hOrRotor_Speed)
{
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 8006eb8:	f893 70c8 	ldrb.w	r7, [r3, #200]	@ 0xc8

  bBuffer_index++;
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8006ebc:	f893 016c 	ldrb.w	r0, [r3, #364]	@ 0x16c
  bBuffer_index++;
 8006ec0:	3701      	adds	r7, #1
 8006ec2:	b2ff      	uxtb	r7, r7
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8006ec4:	42b8      	cmp	r0, r7
 8006ec6:	bf0a      	itet	eq
 8006ec8:	2500      	moveq	r5, #0
  else
  {
    /* Nothing too do */
  }

  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8006eca:	463d      	movne	r5, r7
    bBuffer_index = 0U;
 8006ecc:	462f      	moveq	r7, r5
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8006ece:	eb03 0545 	add.w	r5, r3, r5, lsl #1
}
 8006ed2:	9800      	ldr	r0, [sp, #0]
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8006ed4:	f9b5 8048 	ldrsh.w	r8, [r5, #72]	@ 0x48
 8006ed8:	f8a3 8168 	strh.w	r8, [r3, #360]	@ 0x168
  pHandle->OrigSpeedBufferOldestEl = pHandle->Orig_Speed_Buffer[bBuffer_index];
 8006edc:	f9b5 80ce 	ldrsh.w	r8, [r5, #206]	@ 0xce
 8006ee0:	f8a3 816a 	strh.w	r8, [r3, #362]	@ 0x16a

  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 8006ee4:	f8a5 c048 	strh.w	ip, [r5, #72]	@ 0x48
  pHandle->Orig_Speed_Buffer[bBuffer_index] = hOrRotor_Speed;
 8006ee8:	f8a5 e0ce 	strh.w	lr, [r5, #206]	@ 0xce
    pHandle->Ibeta_est = wIbeta_est_Next;
 8006eec:	e9c3 640e 	strd	r6, r4, [r3, #56]	@ 0x38
  pHandle->Speed_Buffer_Index = bBuffer_index;
 8006ef0:	f883 70c8 	strb.w	r7, [r3, #200]	@ 0xc8
    pHandle->Ialfa_est = wIalfa_est_Next;
 8006ef4:	f8c3 a034 	str.w	sl, [r3, #52]	@ 0x34
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 8006ef8:	6419      	str	r1, [r3, #64]	@ 0x40
}
 8006efa:	b005      	add	sp, #20
 8006efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pHandle->Ibeta_est = -INT16_MAX * (int32_t)(pHandle->hF1);
 8006f00:	639a      	str	r2, [r3, #56]	@ 0x38
 8006f02:	4690      	mov	r8, r2
 8006f04:	e69f      	b.n	8006c46 <STO_CR_CalcElAngle+0x76>
      pHandle->wBemf_beta_est = -INT16_MAX * (int32_t)(pHandle->hF2);
 8006f06:	641a      	str	r2, [r3, #64]	@ 0x40
 8006f08:	4615      	mov	r5, r2
 8006f0a:	e684      	b.n	8006c16 <STO_CR_CalcElAngle+0x46>
        if (hRotor_Acceleration < (-hMax_Instant_Accel))
 8006f0c:	9a01      	ldr	r2, [sp, #4]
 8006f0e:	f1c2 0c00 	rsb	ip, r2, #0
 8006f12:	4565      	cmp	r5, ip
 8006f14:	da38      	bge.n	8006f88 <STO_CR_CalcElAngle+0x3b8>
          hRotor_Speed = hPrev_Rotor_Speed - hMax_Instant_Accel;
 8006f16:	fa1f fe82 	uxth.w	lr, r2
 8006f1a:	eba7 0c0e 	sub.w	ip, r7, lr
          pHandle->_Super.hElAngle = hPrev_Rotor_Angle + hRotor_Speed;
 8006f1e:	fa18 f88c 	uxtah	r8, r8, ip
 8006f22:	fa0f f088 	sxth.w	r0, r8
    if (hRotor_Acceleration > hMax_Instant_Accel)
 8006f26:	42aa      	cmp	r2, r5
          pHandle->_Super.hElAngle = hPrev_Rotor_Angle + hRotor_Speed;
 8006f28:	9000      	str	r0, [sp, #0]
 8006f2a:	8098      	strh	r0, [r3, #4]
          hRotor_Speed = hPrev_Rotor_Speed - hMax_Instant_Accel;
 8006f2c:	fa0f fc8c 	sxth.w	ip, ip
    if (hRotor_Acceleration > hMax_Instant_Accel)
 8006f30:	da46      	bge.n	8006fc0 <STO_CR_CalcElAngle+0x3f0>
      hOrRotor_Speed = hPrev_Rotor_Speed + hMax_Instant_Accel;
 8006f32:	44be      	add	lr, r7
 8006f34:	fa0f fe8e 	sxth.w	lr, lr
 8006f38:	e7be      	b.n	8006eb8 <STO_CR_CalcElAngle+0x2e8>
 8006f3a:	f04f 0c00 	mov.w	ip, #0
 8006f3e:	4602      	mov	r2, r0
    else if (hRotor_Acceleration < (-hMax_Instant_Accel))
 8006f40:	4250      	negs	r0, r2
 8006f42:	4285      	cmp	r5, r0
 8006f44:	dab8      	bge.n	8006eb8 <STO_CR_CalcElAngle+0x2e8>
      hOrRotor_Speed = hPrev_Rotor_Speed - hMax_Instant_Accel;
 8006f46:	1abf      	subs	r7, r7, r2
 8006f48:	fa0f fe87 	sxth.w	lr, r7
 8006f4c:	e7b4      	b.n	8006eb8 <STO_CR_CalcElAngle+0x2e8>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * (int32_t)(pHandle->hF2)))
 8006f4e:	4254      	negs	r4, r2
 8006f50:	42a0      	cmp	r0, r4
      pHandle->wBemf_alfa_est = -INT16_MAX * (int32_t)(pHandle->hF2);
 8006f52:	bfdc      	itt	le
 8006f54:	63dc      	strle	r4, [r3, #60]	@ 0x3c
 8006f56:	4620      	movle	r0, r4
 8006f58:	e650      	b.n	8006bfc <STO_CR_CalcElAngle+0x2c>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * (int32_t)(pHandle->hF1)))
 8006f5a:	4254      	negs	r4, r2
 8006f5c:	45a1      	cmp	r9, r4
      pHandle->Ialfa_est = -INT16_MAX * (int32_t)(pHandle->hF1);
 8006f5e:	bfdc      	itt	le
 8006f60:	635c      	strle	r4, [r3, #52]	@ 0x34
 8006f62:	46a1      	movle	r9, r4
 8006f64:	e666      	b.n	8006c34 <STO_CR_CalcElAngle+0x64>
      if (hRotor_Speed < 0)
 8006f66:	f1be 0f00 	cmp.w	lr, #0
 8006f6a:	db9d      	blt.n	8006ea8 <STO_CR_CalcElAngle+0x2d8>
        if (hRotor_Acceleration > hMax_Instant_Accel)
 8006f6c:	9a01      	ldr	r2, [sp, #4]
 8006f6e:	42aa      	cmp	r2, r5
 8006f70:	da13      	bge.n	8006f9a <STO_CR_CalcElAngle+0x3ca>
          hRotor_Speed = hPrev_Rotor_Speed + hMax_Instant_Accel;
 8006f72:	4417      	add	r7, r2
          pHandle->_Super.hElAngle = hPrev_Rotor_Angle + hRotor_Speed;
 8006f74:	fa18 f887 	uxtah	r8, r8, r7
 8006f78:	fa0f f288 	sxth.w	r2, r8
          hRotor_Speed = hPrev_Rotor_Speed + hMax_Instant_Accel;
 8006f7c:	fa0f fc87 	sxth.w	ip, r7
          pHandle->_Super.hElAngle = hPrev_Rotor_Angle + hRotor_Speed;
 8006f80:	9200      	str	r2, [sp, #0]
 8006f82:	809a      	strh	r2, [r3, #4]
 8006f84:	46e6      	mov	lr, ip
 8006f86:	e797      	b.n	8006eb8 <STO_CR_CalcElAngle+0x2e8>
    if (hRotor_Acceleration > hMax_Instant_Accel)
 8006f88:	42aa      	cmp	r2, r5
          pHandle->_Super.hElAngle = hRotor_Angle;
 8006f8a:	8098      	strh	r0, [r3, #4]
    if (hRotor_Acceleration > hMax_Instant_Accel)
 8006f8c:	da15      	bge.n	8006fba <STO_CR_CalcElAngle+0x3ea>
      hOrRotor_Speed = hPrev_Rotor_Speed + hMax_Instant_Accel;
 8006f8e:	4417      	add	r7, r2
 8006f90:	46f4      	mov	ip, lr
 8006f92:	9000      	str	r0, [sp, #0]
 8006f94:	fa0f fe87 	sxth.w	lr, r7
 8006f98:	e78e      	b.n	8006eb8 <STO_CR_CalcElAngle+0x2e8>
          pHandle->_Super.hElAngle = hRotor_Angle;
 8006f9a:	8098      	strh	r0, [r3, #4]
 8006f9c:	9000      	str	r0, [sp, #0]
 8006f9e:	46f4      	mov	ip, lr
 8006fa0:	e7ce      	b.n	8006f40 <STO_CR_CalcElAngle+0x370>
      wXi = - (wBemf_beta_est / 2);
 8006fa2:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 8006fa6:	107f      	asrs	r7, r7, #1
      wYi = wBemf_alfa_est / 2;
 8006fa8:	eb00 75d0 	add.w	r5, r0, r0, lsr #31
 8006fac:	106d      	asrs	r5, r5, #1
      wXi = - (wBemf_beta_est / 2);
 8006fae:	4278      	negs	r0, r7
      wYi = wBemf_alfa_est / 2;
 8006fb0:	f44f 4ec0 	mov.w	lr, #24576	@ 0x6000
 8006fb4:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
 8006fb8:	e6b1      	b.n	8006d1e <STO_CR_CalcElAngle+0x14e>
    if (hRotor_Acceleration > hMax_Instant_Accel)
 8006fba:	9000      	str	r0, [sp, #0]
 8006fbc:	46f4      	mov	ip, lr
 8006fbe:	e77b      	b.n	8006eb8 <STO_CR_CalcElAngle+0x2e8>
 8006fc0:	46e6      	mov	lr, ip
      hOrRotor_Speed = hPrev_Rotor_Speed - hMax_Instant_Accel;
 8006fc2:	e779      	b.n	8006eb8 <STO_CR_CalcElAngle+0x2e8>

08006fc4 <STO_CR_CalcAvrgMecSpeedUnit>:
{
 8006fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 8006fc6:	f890 516c 	ldrb.w	r5, [r0, #364]	@ 0x16c
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8006fca:	2d00      	cmp	r5, #0
 8006fcc:	f000 8096 	beq.w	80070fc <STO_CR_CalcAvrgMecSpeedUnit+0x138>
 8006fd0:	f100 0246 	add.w	r2, r0, #70	@ 0x46
 8006fd4:	eb02 0445 	add.w	r4, r2, r5, lsl #1
 8006fd8:	4613      	mov	r3, r2
    int32_t wAvrSpeed_dpp = (int32_t)0;
 8006fda:	f04f 0c00 	mov.w	ip, #0
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 8006fde:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8006fe2:	42a3      	cmp	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 8006fe4:	44f4      	add	ip, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8006fe6:	d1fa      	bne.n	8006fde <STO_CR_CalcAvrgMecSpeedUnit+0x1a>
      wAvrSpeed_dpp = wAvrSpeed_dpp / (int16_t)bSpeedBufferSizeUnit;
 8006fe8:	fb9c fef5 	sdiv	lr, ip, r5
    int32_t wAvrQuadraticError = 0;
 8006fec:	f04f 0c00 	mov.w	ip, #0
      wError = (int32_t)(pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 8006ff0:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
 8006ff4:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8006ff8:	42a2      	cmp	r2, r4
      wAvrQuadraticError += wError;
 8006ffa:	fb03 cc03 	mla	ip, r3, r3, ip
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8006ffe:	d1f7      	bne.n	8006ff0 <STO_CR_CalcAvrgMecSpeedUnit+0x2c>
    wAvrQuadraticError = wAvrQuadraticError / (int16_t)bSpeedBufferSizeUnit;
 8007000:	fbbc f4f5 	udiv	r4, ip, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 8007004:	fb0e f30e 	mul.w	r3, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 8007008:	17de      	asrs	r6, r3, #31
 800700a:	f8b0 c16e 	ldrh.w	ip, [r0, #366]	@ 0x16e
    wAux = wAvrSpeed_dpp * (int32_t)(pHandle->_Super.hMeasurementFrequency);
 800700e:	8b45      	ldrh	r5, [r0, #26]
    if (true == pHandle->EnableDualCheck) /*do algorithm if it's enabled*/
 8007010:	f890 715c 	ldrb.w	r7, [r0, #348]	@ 0x15c
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 8007014:	fbac 2303 	umull	r2, r3, ip, r3
 8007018:	fb0c 3306 	mla	r3, ip, r6, r3
    wAvrSquareSpeed = (int32_t)(lAvrSquareSpeed / (int64_t)128);
 800701c:	09d2      	lsrs	r2, r2, #7
 800701e:	ea42 6243 	orr.w	r2, r2, r3, lsl #25
    wAux = wAux * (int32_t) (pHandle->_Super.SpeedUnit);
 8007022:	7883      	ldrb	r3, [r0, #2]
    wAux = wAvrSpeed_dpp * (int32_t)(pHandle->_Super.hMeasurementFrequency);
 8007024:	fb0e f505 	mul.w	r5, lr, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8007028:	42a2      	cmp	r2, r4
    wAux = wAux * (int32_t) (pHandle->_Super.SpeedUnit);
 800702a:	fb05 f303 	mul.w	r3, r5, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800702e:	bfd8      	it	le
 8007030:	2600      	movle	r6, #0
    wAux = wAux / (int32_t)(pHandle->_Super.DPPConvFactor);
 8007032:	69c5      	ldr	r5, [r0, #28]
 8007034:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8007038:	bfc8      	it	gt
 800703a:	2601      	movgt	r6, #1
    wAux = wAux / (int16_t)(pHandle->_Super.bElToMecRatio);
 800703c:	7845      	ldrb	r5, [r0, #1]
 800703e:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 8007042:	b21d      	sxth	r5, r3
 8007044:	800d      	strh	r5, [r1, #0]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8007046:	f880 60c9 	strb.w	r6, [r0, #201]	@ 0xc9
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 800704a:	8185      	strh	r5, [r0, #12]
    if (pHandle->IsAlgorithmConverged == false)
 800704c:	f890 60cc 	ldrb.w	r6, [r0, #204]	@ 0xcc
    if (true == pHandle->EnableDualCheck) /*do algorithm if it's enabled*/
 8007050:	b99f      	cbnz	r7, 800707a <STO_CR_CalcAvrgMecSpeedUnit+0xb6>
    if (pHandle->IsAlgorithmConverged == false)
 8007052:	b346      	cbz	r6, 80070a6 <STO_CR_CalcAvrgMecSpeedUnit+0xe2>
      if ((pHandle->IsSpeedReliable == false) || (bIs_Bemf_Consistent == false))
 8007054:	42a2      	cmp	r2, r4
 8007056:	dc23      	bgt.n	80070a0 <STO_CR_CalcAvrgMecSpeedUnit+0xdc>
        pHandle->ReliabilityCounter++;
 8007058:	f890 30cb 	ldrb.w	r3, [r0, #203]	@ 0xcb
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 800705c:	f890 2175 	ldrb.w	r2, [r0, #373]	@ 0x175
        pHandle->ReliabilityCounter++;
 8007060:	3301      	adds	r3, #1
 8007062:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 8007064:	429a      	cmp	r2, r3
        pHandle->ReliabilityCounter++;
 8007066:	f880 30cb 	strb.w	r3, [r0, #203]	@ 0xcb
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 800706a:	d81c      	bhi.n	80070a6 <STO_CR_CalcAvrgMecSpeedUnit+0xe2>
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800706c:	78c2      	ldrb	r2, [r0, #3]
 800706e:	7002      	strb	r2, [r0, #0]
          pHandle->ReliabilityCounter = 0U;
 8007070:	2300      	movs	r3, #0
 8007072:	f880 30cb 	strb.w	r3, [r0, #203]	@ 0xcb
}
 8007076:	4618      	mov	r0, r3
 8007078:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));  //cstat !MISRAC2012-Rule-14.3_b !RED-cond-never !RED-cmp-never
 800707a:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 800707c:	f8b0 517a 	ldrh.w	r5, [r0, #378]	@ 0x17a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));  //cstat !MISRAC2012-Rule-14.3_b !RED-cond-never !RED-cmp-never
 8007080:	bfb8      	it	lt
 8007082:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 8007084:	429d      	cmp	r5, r3
 8007086:	dc12      	bgt.n	80070ae <STO_CR_CalcAvrgMecSpeedUnit+0xea>
    bool bIs_Bemf_Consistent = false;
 8007088:	2500      	movs	r5, #0
    int32_t wEstBemfSq = 0;
 800708a:	462b      	mov	r3, r5
    int32_t wObsBemfSq = 0;
 800708c:	462f      	mov	r7, r5
      pHandle->Est_Bemf_Level = wEstBemfSq;
 800708e:	e9c0 7355 	strd	r7, r3, [r0, #340]	@ 0x154
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 8007092:	f880 5150 	strb.w	r5, [r0, #336]	@ 0x150
    if (pHandle->IsAlgorithmConverged == false)
 8007096:	b136      	cbz	r6, 80070a6 <STO_CR_CalcAvrgMecSpeedUnit+0xe2>
      if ((pHandle->IsSpeedReliable == false) || (bIs_Bemf_Consistent == false))
 8007098:	42a2      	cmp	r2, r4
 800709a:	dddd      	ble.n	8007058 <STO_CR_CalcAvrgMecSpeedUnit+0x94>
 800709c:	2d00      	cmp	r5, #0
 800709e:	d0db      	beq.n	8007058 <STO_CR_CalcAvrgMecSpeedUnit+0x94>
        pHandle->ReliabilityCounter = 0U;
 80070a0:	2300      	movs	r3, #0
 80070a2:	f880 30cb 	strb.w	r3, [r0, #203]	@ 0xcb
}
 80070a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 80070aa:	f7ff bc93 	b.w	80069d4 <SPD_IsMecSpeedReliable>
        wObsBemf = (int32_t)(pHandle->hBemf_alfa_est);
 80070ae:	f9b0 5044 	ldrsh.w	r5, [r0, #68]	@ 0x44
        wObsBemf = (int32_t)(pHandle->hBemf_beta_est);
 80070b2:	f9b0 7046 	ldrsh.w	r7, [r0, #70]	@ 0x46
        wObsBemfSq = wObsBemf * wObsBemf;
 80070b6:	fb05 fc05 	mul.w	ip, r5, r5
        wEstBemfSq = (wEstBemf * (int32_t)(pHandle->BemfConsistencyGain)) / 64;
 80070ba:	f890 5179 	ldrb.w	r5, [r0, #377]	@ 0x179
        wObsBemfSq += wObsBemf * wObsBemf;
 80070be:	fb07 c707 	mla	r7, r7, r7, ip
        wEstBemf = (wAux * 32767) / (int16_t)(pHandle->_Super.hMaxReliableMecSpeedUnit);
 80070c2:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 80070c6:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 80070ca:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * (int32_t)(pHandle->BemfConsistencyGain)) / 64;
 80070ce:	fb03 f505 	mul.w	r5, r3, r5
 80070d2:	2d00      	cmp	r5, #0
 80070d4:	bfb8      	it	lt
 80070d6:	353f      	addlt	r5, #63	@ 0x3f
 80070d8:	11ad      	asrs	r5, r5, #6
        wEstBemfSq *= wEstBemf;
 80070da:	fb05 f303 	mul.w	r3, r5, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * (int32_t)(pHandle->BemfConsistencyCheck));
 80070de:	2b00      	cmp	r3, #0
 80070e0:	461d      	mov	r5, r3
 80070e2:	f890 c178 	ldrb.w	ip, [r0, #376]	@ 0x178
 80070e6:	bfb8      	it	lt
 80070e8:	f103 053f 	addlt.w	r5, r3, #63	@ 0x3f
 80070ec:	11ad      	asrs	r5, r5, #6
 80070ee:	fb0c 3515 	mls	r5, ip, r5, r3
        if (wObsBemfSq > wEstBemfSqLo)
 80070f2:	42af      	cmp	r7, r5
 80070f4:	bfd4      	ite	le
 80070f6:	2500      	movle	r5, #0
 80070f8:	2501      	movgt	r5, #1
 80070fa:	e7c8      	b.n	800708e <STO_CR_CalcAvrgMecSpeedUnit+0xca>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 80070fc:	462c      	mov	r4, r5
 80070fe:	462b      	mov	r3, r5
 8007100:	462e      	mov	r6, r5
    int32_t wAvrSpeed_dpp = (int32_t)0;
 8007102:	46ae      	mov	lr, r5
 8007104:	e781      	b.n	800700a <STO_CR_CalcAvrgMecSpeedUnit+0x46>
 8007106:	bf00      	nop

08007108 <STO_CR_Clear>:
{
 8007108:	b570      	push	{r4, r5, r6, lr}
  * @retval none
  */
static void STO_CR_InitSpeedBuffer(STO_CR_Handle_t *pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 800710a:	f890 616c 	ldrb.w	r6, [r0, #364]	@ 0x16c
    pHandle->Ialfa_est = (int32_t)0;
 800710e:	2500      	movs	r5, #0
    pHandle->Ibeta_est = (int32_t)0;
 8007110:	e9c0 550d 	strd	r5, r5, [r0, #52]	@ 0x34
    pHandle->wBemf_beta_est = (int32_t)0;
 8007114:	e9c0 550f 	strd	r5, r5, [r0, #60]	@ 0x3c
    pHandle->Est_Bemf_Level = (int32_t)0;
 8007118:	e9c0 5555 	strd	r5, r5, [r0, #340]	@ 0x154
    pHandle->DppOrigBufferSum = (int32_t)0;
 800711c:	e9c0 5558 	strd	r5, r5, [r0, #352]	@ 0x160
{
 8007120:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 8007122:	8085      	strh	r5, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 8007124:	81c5      	strh	r5, [r0, #14]
    pHandle->Orig_ElSpeedDpp = (int16_t)0;
 8007126:	f8a0 514e 	strh.w	r5, [r0, #334]	@ 0x14e
    pHandle->ConsistencyCounter = 0u;
 800712a:	f8a0 50ca 	strh.w	r5, [r0, #202]	@ 0xca
    pHandle->IsAlgorithmConverged = false;
 800712e:	f880 50cc 	strb.w	r5, [r0, #204]	@ 0xcc
    pHandle->IsBemfConsistent = false;
 8007132:	f880 5150 	strb.w	r5, [r0, #336]	@ 0x150
    pHandle->ForceConvergency = false;
 8007136:	f8a0 5182 	strh.w	r5, [r0, #386]	@ 0x182

  /*init speed buffer*/
  for (b_i = 0U; b_i < bSpeedBufferSizeUnit; b_i++)
 800713a:	b15e      	cbz	r6, 8007154 <STO_CR_Clear+0x4c>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 800713c:	0076      	lsls	r6, r6, #1
 800713e:	4632      	mov	r2, r6
 8007140:	4629      	mov	r1, r5
 8007142:	3048      	adds	r0, #72	@ 0x48
 8007144:	f000 f908 	bl	8007358 <memset>
    pHandle->Orig_Speed_Buffer[b_i] = (int16_t)0;
 8007148:	4632      	mov	r2, r6
 800714a:	4629      	mov	r1, r5
 800714c:	f104 00ce 	add.w	r0, r4, #206	@ 0xce
 8007150:	f000 f902 	bl	8007358 <memset>
  }

  pHandle->Speed_Buffer_Index = 0u;
 8007154:	2300      	movs	r3, #0
 8007156:	f884 30c8 	strb.w	r3, [r4, #200]	@ 0xc8
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 800715a:	f8c4 3168 	str.w	r3, [r4, #360]	@ 0x168
}
 800715e:	bd70      	pop	{r4, r5, r6, pc}

08007160 <STO_CR_Init>:
{
 8007160:	b510      	push	{r4, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 8007162:	f890 1174 	ldrb.w	r1, [r0, #372]	@ 0x174
    htempk = (int16_t)(C6_COMP_CONST1 / (pHandle->hF2));
 8007166:	4b17      	ldr	r3, [pc, #92]	@ (80071c4 <STO_CR_Init+0x64>)
 8007168:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	@ 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800716c:	f880 10ca 	strb.w	r1, [r0, #202]	@ 0xca
    pHandle->EnableDualCheck = true;
 8007170:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0u;
 8007172:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / (pHandle->hF2));
 8007174:	fb93 f3fe 	sdiv	r3, r3, lr
 8007178:	b21b      	sxth	r3, r3
{
 800717a:	4604      	mov	r4, r0
    pHandle->EnableDualCheck = true;
 800717c:	f880 215c 	strb.w	r2, [r0, #348]	@ 0x15c
    pHandle->F3POW2 = 0u;
 8007180:	8641      	strh	r1, [r0, #50]	@ 0x32
    while (htempk != 0)
 8007182:	b1eb      	cbz	r3, 80071c0 <STO_CR_Init+0x60>
    wAux = (int32_t)1;
 8007184:	4611      	mov	r1, r2
      htempk /= (int16_t)2;
 8007186:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 800718a:	f102 0c01 	add.w	ip, r2, #1
 800718e:	105b      	asrs	r3, r3, #1
 8007190:	4610      	mov	r0, r2
      wAux *= (int32_t)2;
 8007192:	ea4f 0141 	mov.w	r1, r1, lsl #1
    while (htempk != 0)
 8007196:	fa1f f28c 	uxth.w	r2, ip
 800719a:	d1f4      	bne.n	8007186 <STO_CR_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 800719c:	b20a      	sxth	r2, r1
 800719e:	8660      	strh	r0, [r4, #50]	@ 0x32
    wAux = (int32_t)(pHandle->hF2) * pHandle->hF3;
 80071a0:	fb0e f102 	mul.w	r1, lr, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 80071a4:	4808      	ldr	r0, [pc, #32]	@ (80071c8 <STO_CR_Init+0x68>)
    pHandle->hF3 = (int16_t)wAux;
 80071a6:	8622      	strh	r2, [r4, #48]	@ 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 80071a8:	17cb      	asrs	r3, r1, #31
 80071aa:	fb80 0101 	smull	r0, r1, r0, r1
 80071ae:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 80071b2:	8563      	strh	r3, [r4, #42]	@ 0x2a
    STO_CR_Clear(pHandle);
 80071b4:	4620      	mov	r0, r4
 80071b6:	f7ff ffa7 	bl	8007108 <STO_CR_Clear>
    pHandle->_Super.hMecAccelUnitP = 0;
 80071ba:	2300      	movs	r3, #0
 80071bc:	8263      	strh	r3, [r4, #18]
}
 80071be:	bd10      	pop	{r4, pc}
 80071c0:	4671      	mov	r1, lr
 80071c2:	e7ef      	b.n	80071a4 <STO_CR_Init+0x44>
 80071c4:	000fea5e 	.word	0x000fea5e
 80071c8:	06488dc5 	.word	0x06488dc5

080071cc <STO_CR_GetEstimatedBemf>:
    Vaux.alpha = pHandle->hBemf_alfa_est;
    Vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  }
#endif
  return (Vaux);
 80071cc:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80071ce:	2200      	movs	r2, #0
 80071d0:	b299      	uxth	r1, r3
 80071d2:	f361 020f 	bfi	r2, r1, #0, #16
 80071d6:	0c1b      	lsrs	r3, r3, #16
 80071d8:	f363 421f 	bfi	r2, r3, #16, #16
{
 80071dc:	b082      	sub	sp, #8
}
 80071de:	4610      	mov	r0, r2
 80071e0:	b002      	add	sp, #8
 80071e2:	4770      	bx	lr

080071e4 <STO_CR_GetEstimatedCurrent>:
  * @param  pHandle: handler of the current instance of the STO CORDIC component
  * @retval alphabeta_t State observer estimated stator current Ialpha-beta
  */
//cstat !MISRAC2012-Rule-8.13
__weak alphabeta_t STO_CR_GetEstimatedCurrent(STO_CR_Handle_t *pHandle)
{
 80071e4:	4603      	mov	r3, r0
    Iaux.beta = (int16_t)(pHandle->Ibeta_est / (pHandle->hF1));
#endif
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  }
#endif
  return (Iaux);
 80071e6:	2000      	movs	r0, #0
    Iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80071e8:	f8b3 117c 	ldrh.w	r1, [r3, #380]	@ 0x17c
    Iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 80071ec:	e9d3 230d 	ldrd	r2, r3, [r3, #52]	@ 0x34
    Iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80071f0:	410a      	asrs	r2, r1
  return (Iaux);
 80071f2:	410b      	asrs	r3, r1
 80071f4:	b292      	uxth	r2, r2
 80071f6:	f362 000f 	bfi	r0, r2, #0, #16
 80071fa:	b29b      	uxth	r3, r3
{
 80071fc:	b082      	sub	sp, #8
  return (Iaux);
 80071fe:	f363 401f 	bfi	r0, r3, #16, #16
}
 8007202:	b002      	add	sp, #8
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop

08007208 <STO_CR_GetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 8007208:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
 800720c:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 800720e:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
 8007212:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  }
#endif
}
 8007214:	4770      	bx	lr
 8007216:	bf00      	nop

08007218 <STO_CR_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 8007218:	8441      	strh	r1, [r0, #34]	@ 0x22
    pHandle->hC4 = hhC2;
 800721a:	84c2      	strh	r2, [r0, #38]	@ 0x26
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  }
#endif
}
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop

08007220 <STO_CR_CalcAvrgElSpeedDpp>:
    int32_t wSumOrig = pHandle->DppOrigBufferSum;
    int32_t wAvrSpeed_dpp;
    int16_t hSpeedBufferSizedpp = (int16_t)(pHandle->SpeedBufferSizedpp);
    int16_t hSpeedBufferSizeUnit = (int16_t)(pHandle->SpeedBufferSizeUnit);
    int16_t hBufferSizeDiff;
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 8007220:	f890 10c8 	ldrb.w	r1, [r0, #200]	@ 0xc8
    int16_t hIndexOld;
    int16_t hIndexOldTemp;

    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8007224:	f890 216d 	ldrb.w	r2, [r0, #365]	@ 0x16d
 8007228:	eb00 0c41 	add.w	ip, r0, r1, lsl #1
{
 800722c:	b510      	push	{r4, lr}

    if (0 == hBufferSizeDiff)
    {
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800722e:	f9bc 3048 	ldrsh.w	r3, [ip, #72]	@ 0x48
 8007232:	f8d0 4160 	ldr.w	r4, [r0, #352]	@ 0x160
    int16_t hSpeedBufferSizeUnit = (int16_t)(pHandle->SpeedBufferSizeUnit);
 8007236:	f890 e16c 	ldrb.w	lr, [r0, #364]	@ 0x16c
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->OrigSpeedBufferOldestEl;
 800723a:	f9bc c0ce 	ldrsh.w	ip, [ip, #206]	@ 0xce
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800723e:	ebae 0202 	sub.w	r2, lr, r2
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8007242:	4423      	add	r3, r4
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->OrigSpeedBufferOldestEl;
 8007244:	f8d0 4164 	ldr.w	r4, [r0, #356]	@ 0x164
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8007248:	b292      	uxth	r2, r2
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->OrigSpeedBufferOldestEl;
 800724a:	44a4      	add	ip, r4
    if (0 == hBufferSizeDiff)
 800724c:	b99a      	cbnz	r2, 8007276 <STO_CR_CalcAvrgElSpeedDpp+0x56>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800724e:	f9b0 1168 	ldrsh.w	r1, [r0, #360]	@ 0x168
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->OrigSpeedBufferOldestEl;
 8007252:	f9b0 216a 	ldrsh.w	r2, [r0, #362]	@ 0x16a
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8007256:	1a5b      	subs	r3, r3, r1
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->OrigSpeedBufferOldestEl;
 8007258:	ebac 0202 	sub.w	r2, ip, r2
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->Orig_Speed_Buffer[hIndexOld];
    }

#ifndef FULL_MISRA_C_COMPLIANCY_STO_CORDIC
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wAvrSpeed_dpp = (int32_t)(wSum >> pHandle->SpeedBufferSizedppLOG);
 800725c:	f8b0 1180 	ldrh.w	r1, [r0, #384]	@ 0x180
    }
#endif

    pHandle->Orig_ElSpeedDpp = (int16_t)wAvrSpeed_dpp;

    pHandle->DppBufferSum = wSum;
 8007260:	f8c0 3160 	str.w	r3, [r0, #352]	@ 0x160
    wAvrSpeed_dpp = (int32_t)(wSum >> pHandle->SpeedBufferSizedppLOG);
 8007264:	410b      	asrs	r3, r1
    wAvrSpeed_dpp = (int32_t)(wSumOrig >> pHandle->SpeedBufferSizedppLOG);
 8007266:	fa42 f101 	asr.w	r1, r2, r1
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 800726a:	81c3      	strh	r3, [r0, #14]
    pHandle->Orig_ElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 800726c:	f8a0 114e 	strh.w	r1, [r0, #334]	@ 0x14e

    pHandle->DppOrigBufferSum = wSumOrig;
 8007270:	f8c0 2164 	str.w	r2, [r0, #356]	@ 0x164
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  }
#endif
}
 8007274:	bd10      	pop	{r4, pc}
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 8007276:	4411      	add	r1, r2
 8007278:	b20a      	sxth	r2, r1
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 800727a:	4596      	cmp	lr, r2
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 800727c:	b289      	uxth	r1, r1
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 800727e:	bfdc      	itt	le
 8007280:	eba1 010e 	suble.w	r1, r1, lr
 8007284:	b20a      	sxthle	r2, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 8007286:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800728a:	f9b2 1048 	ldrsh.w	r1, [r2, #72]	@ 0x48
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->Orig_Speed_Buffer[hIndexOld];
 800728e:	f9b2 20ce 	ldrsh.w	r2, [r2, #206]	@ 0xce
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 8007292:	1a5b      	subs	r3, r3, r1
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->Orig_Speed_Buffer[hIndexOld];
 8007294:	ebac 0202 	sub.w	r2, ip, r2
 8007298:	e7e0      	b.n	800725c <STO_CR_CalcAvrgElSpeedDpp+0x3c>
 800729a:	bf00      	nop

0800729c <STO_CR_GetEstimatedBemfLevel>:
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  return ((NULL == pHandle) ? 0 : pHandle->Est_Bemf_Level);
#else
  return (pHandle->Est_Bemf_Level);
#endif
}
 800729c:	f8d0 0158 	ldr.w	r0, [r0, #344]	@ 0x158
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop

080072a4 <STO_CR_GetObservedBemfLevel>:
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  return ((NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
#endif
}
 80072a4:	f8d0 0154 	ldr.w	r0, [r0, #340]	@ 0x154
 80072a8:	4770      	bx	lr
 80072aa:	bf00      	nop

080072ac <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 80072ac:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 80072ae:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 80072b0:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 80072b2:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 80072b6:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 80072b8:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 80072ba:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 80072bc:	8503      	strh	r3, [r0, #40]	@ 0x28
    pHandle->bTransitionStarted = false;
 80072be:	8583      	strh	r3, [r0, #44]	@ 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 80072c0:	85c2      	strh	r2, [r0, #46]	@ 0x2e
    pHandle->hElAngleAccu = 0;
 80072c2:	6303      	str	r3, [r0, #48]	@ 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop

080072c8 <VSS_Init>:
{
 80072c8:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 80072ca:	f7ff ffef 	bl	80072ac <VSS_Clear>
}
 80072ce:	bd08      	pop	{r3, pc}

080072d0 <VSS_SetMecAngle>:
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 80072d0:	7843      	ldrb	r3, [r0, #1]
    pHandle->hElAngleAccu = hMecAngle;
 80072d2:	8601      	strh	r1, [r0, #48]	@ 0x30
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 80072d4:	fb91 f3f3 	sdiv	r3, r1, r3
    pHandle->_Super.hElAngle = hMecAngle;
 80072d8:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 80072da:	80c3      	strh	r3, [r0, #6]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop

080072e0 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 80072e0:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 80072e4:	b9a3      	cbnz	r3, 8007310 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80072e6:	8b43      	ldrh	r3, [r0, #26]
{
 80072e8:	b510      	push	{r4, lr}
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 80072ea:	69c4      	ldr	r4, [r0, #28]

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80072ec:	f890 e001 	ldrb.w	lr, [r0, #1]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80072f0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 80072f4:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80072f8:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 80072fa:	fb9c fcf3 	sdiv	ip, ip, r3
      if (0U == hDurationms)
 80072fe:	b942      	cbnz	r2, 8007312 <VSS_SetMecAcceleration+0x32>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8007300:	fb1c fc0e 	smulbb	ip, ip, lr
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 8007304:	8181      	strh	r1, [r0, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8007306:	f8a0 c00e 	strh.w	ip, [r0, #14]

        pHandle->hRemainingStep = 0U;
 800730a:	8502      	strh	r2, [r0, #40]	@ 0x28

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800730c:	8541      	strh	r1, [r0, #42]	@ 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 800730e:	bd10      	pop	{r4, pc}
 8007310:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 8007312:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 8007314:	fb02 f303 	mul.w	r3, r2, r3
 8007318:	4a0e      	ldr	r2, [pc, #56]	@ (8007354 <VSS_SetMecAcceleration+0x74>)
 800731a:	fba2 2303 	umull	r2, r3, r2, r3
 800731e:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 8007322:	3301      	adds	r3, #1
 8007324:	b29b      	uxth	r3, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8007326:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
        pHandle->hRemainingStep = hNbrStep;
 800732a:	8503      	strh	r3, [r0, #40]	@ 0x28
        if (0U == hNbrStep)
 800732c:	b91b      	cbnz	r3, 8007336 <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800732e:	0412      	lsls	r2, r2, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8007330:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8007332:	6242      	str	r2, [r0, #36]	@ 0x24
}
 8007334:	bd10      	pop	{r4, pc}
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8007336:	fb92 f4fe 	sdiv	r4, r2, lr
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800733a:	ebac 0c04 	sub.w	ip, ip, r4
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 800733e:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8007342:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8007344:	fb9c f3f3 	sdiv	r3, ip, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8007348:	fb0e f303 	mul.w	r3, lr, r3
 800734c:	6203      	str	r3, [r0, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800734e:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8007350:	6242      	str	r2, [r0, #36]	@ 0x24
    }
 8007352:	e7ef      	b.n	8007334 <VSS_SetMecAcceleration+0x54>
 8007354:	10624dd3 	.word	0x10624dd3

08007358 <memset>:
 8007358:	4402      	add	r2, r0
 800735a:	4603      	mov	r3, r0
 800735c:	4293      	cmp	r3, r2
 800735e:	d100      	bne.n	8007362 <memset+0xa>
 8007360:	4770      	bx	lr
 8007362:	f803 1b01 	strb.w	r1, [r3], #1
 8007366:	e7f9      	b.n	800735c <memset+0x4>

08007368 <__libc_init_array>:
 8007368:	b570      	push	{r4, r5, r6, lr}
 800736a:	4d0d      	ldr	r5, [pc, #52]	@ (80073a0 <__libc_init_array+0x38>)
 800736c:	4c0d      	ldr	r4, [pc, #52]	@ (80073a4 <__libc_init_array+0x3c>)
 800736e:	1b64      	subs	r4, r4, r5
 8007370:	10a4      	asrs	r4, r4, #2
 8007372:	2600      	movs	r6, #0
 8007374:	42a6      	cmp	r6, r4
 8007376:	d109      	bne.n	800738c <__libc_init_array+0x24>
 8007378:	4d0b      	ldr	r5, [pc, #44]	@ (80073a8 <__libc_init_array+0x40>)
 800737a:	4c0c      	ldr	r4, [pc, #48]	@ (80073ac <__libc_init_array+0x44>)
 800737c:	f000 f826 	bl	80073cc <_init>
 8007380:	1b64      	subs	r4, r4, r5
 8007382:	10a4      	asrs	r4, r4, #2
 8007384:	2600      	movs	r6, #0
 8007386:	42a6      	cmp	r6, r4
 8007388:	d105      	bne.n	8007396 <__libc_init_array+0x2e>
 800738a:	bd70      	pop	{r4, r5, r6, pc}
 800738c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007390:	4798      	blx	r3
 8007392:	3601      	adds	r6, #1
 8007394:	e7ee      	b.n	8007374 <__libc_init_array+0xc>
 8007396:	f855 3b04 	ldr.w	r3, [r5], #4
 800739a:	4798      	blx	r3
 800739c:	3601      	adds	r6, #1
 800739e:	e7f2      	b.n	8007386 <__libc_init_array+0x1e>
 80073a0:	08007804 	.word	0x08007804
 80073a4:	08007804 	.word	0x08007804
 80073a8:	08007804 	.word	0x08007804
 80073ac:	08007808 	.word	0x08007808

080073b0 <memcpy>:
 80073b0:	440a      	add	r2, r1
 80073b2:	4291      	cmp	r1, r2
 80073b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80073b8:	d100      	bne.n	80073bc <memcpy+0xc>
 80073ba:	4770      	bx	lr
 80073bc:	b510      	push	{r4, lr}
 80073be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073c6:	4291      	cmp	r1, r2
 80073c8:	d1f9      	bne.n	80073be <memcpy+0xe>
 80073ca:	bd10      	pop	{r4, pc}

080073cc <_init>:
 80073cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ce:	bf00      	nop
 80073d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073d2:	bc08      	pop	{r3}
 80073d4:	469e      	mov	lr, r3
 80073d6:	4770      	bx	lr

080073d8 <_fini>:
 80073d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073da:	bf00      	nop
 80073dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073de:	bc08      	pop	{r3}
 80073e0:	469e      	mov	lr, r3
 80073e2:	4770      	bx	lr
