

================================================================
== Vivado HLS Report for 'PE35'
================================================================
* Date:           Sun Feb 28 10:35:26 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       14|    72221| 0.140 us | 0.722 ms |   14|  72221|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Loop 1             |       13|    72220| 13 ~ 7222 |          -|          -| 1 ~ 10 |    no    |
        | + Loop 1.1          |       11|     7220|  11 ~ 722 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Loop 1.1.1      |        9|      720|   9 ~ 72  |          -|          -| 1 ~ 10 |    no    |
        |   +++ Loop 1.1.1.1  |        7|       70|          7|          -|          -| 1 ~ 10 |    no    |
        +---------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_inter_3_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_inter_4_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_inter_3_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_inter_3_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_inter_3_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_r_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chout_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %add_ln207_5_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %add_ln207_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%p_c_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_c_s)" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 24 'read' 'p_c_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (1.83ns)   --->   "%p_chin_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chin_s)" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 25 'read' 'p_chin_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "%p_chout_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chout_s)" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 26 'read' 'p_chout_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (1.83ns)   --->   "%p_k_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_k_s)" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 27 'read' 'p_k_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (1.83ns)   --->   "%p_r_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_r_s)" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 28 'read' 'p_r_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_c_out, i32 %p_c_read)" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 30 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_chin_out, i32 %p_chin_read)" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 32 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_k_out, i32 %p_k_read)" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 34 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (1.83ns)   --->   "%add_ln207_5_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %add_ln207_5_loc)" [conv_v1.cpp:207]   --->   Operation 35 'read' 'add_ln207_5_loc_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (1.83ns)   --->   "%add_ln207_1_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %add_ln207_1_loc)" [conv_v1.cpp:207]   --->   Operation 36 'read' 'add_ln207_1_loc_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%icmp_ln130 = icmp sgt i32 %p_r_read, %add_ln207_5_loc_read" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 37 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.99ns)   --->   "%icmp_ln130_2 = icmp sgt i32 %p_chout_read, %add_ln207_1_loc_read" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 38 'icmp' 'icmp_ln130_2' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%and_ln130 = and i1 %icmp_ln130, %icmp_ln130_2" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 39 'and' 'and_ln130' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.65ns)   --->   "br label %0" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%col_0_i_i_i = phi i31 [ 0, %entry ], [ %col, %hls_label_7_end ]"   --->   Operation 41 'phi' 'col_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i31 %col_0_i_i_i to i32" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 42 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.99ns)   --->   "%icmp_ln119 = icmp slt i32 %zext_ln119, %p_c_read" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 43 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.00ns)   --->   "%col = add i31 %col_0_i_i_i, 1" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 44 'add' 'col' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %hls_label_7_begin, label %.exit" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_16_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 46 'specregionbegin' 'tmp_16_i_i_i' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:120->conv_v1.cpp:207]   --->   Operation 47 'speclooptripcount' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 48 'br' <Predicate = (icmp_ln119)> <Delay = 0.65>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 49 'ret' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_8 = phi float [ 0.000000e+00, %hls_label_7_begin ], [ %p_0_1_i_i_i, %hls_label_8_end ]" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 50 'phi' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%chi_0_i_i_i = phi i31 [ 0, %hls_label_7_begin ], [ %chi, %hls_label_8_end ]"   --->   Operation 51 'phi' 'chi_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i31 %chi_0_i_i_i to i32" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 52 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.99ns)   --->   "%icmp_ln122 = icmp slt i32 %zext_ln122, %p_chin_read" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 53 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.00ns)   --->   "%chi = add i31 %chi_0_i_i_i, 1" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 54 'add' 'chi' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %hls_label_8_begin, label %hls_label_7_end" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_17_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 56 'specregionbegin' 'tmp_17_i_i_i' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:123->conv_v1.cpp:207]   --->   Operation 57 'speclooptripcount' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.65ns)   --->   "br label %2" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 58 'br' <Predicate = (icmp_ln122)> <Delay = 0.65>
ST_3 : Operation 59 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %O_inter_3_2, float %tmp_8)" [conv_v1.cpp:139->conv_v1.cpp:207]   --->   Operation 59 'write' <Predicate = (!icmp_ln122)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_16_i_i_i)" [conv_v1.cpp:142->conv_v1.cpp:207]   --->   Operation 60 'specregionend' 'empty_227' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %0" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 61 'br' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_1_i_i_i = phi float [ %tmp_8, %hls_label_8_begin ], [ %p_0_2_i_i_i, %hls_label_9_end ]"   --->   Operation 62 'phi' 'p_0_1_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%kr_0_i_i_i = phi i31 [ 0, %hls_label_8_begin ], [ %kr, %hls_label_9_end ]"   --->   Operation 63 'phi' 'kr_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i31 %kr_0_i_i_i to i32" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 64 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.99ns)   --->   "%icmp_ln124 = icmp slt i32 %zext_ln124, %p_k_read" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 65 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.00ns)   --->   "%kr = add i31 %kr_0_i_i_i, 1" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 66 'add' 'kr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %hls_label_9_begin, label %hls_label_8_end" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_18_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 68 'specregionbegin' 'tmp_18_i_i_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:125->conv_v1.cpp:207]   --->   Operation 69 'speclooptripcount' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.65ns)   --->   "br label %3" [conv_v1.cpp:126->conv_v1.cpp:207]   --->   Operation 70 'br' <Predicate = (icmp_ln124)> <Delay = 0.65>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_226 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_17_i_i_i)" [conv_v1.cpp:138->conv_v1.cpp:207]   --->   Operation 71 'specregionend' 'empty_226' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 72 'br' <Predicate = (!icmp_ln124)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_0_2_i_i_i = phi float [ %p_0_1_i_i_i, %hls_label_9_begin ], [ %O_temp_2, %hls_label_10 ]"   --->   Operation 73 'phi' 'p_0_2_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%kc_0_i_i_i = phi i32 [ 0, %hls_label_9_begin ], [ %kc, %hls_label_10 ]"   --->   Operation 74 'phi' 'kc_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.99ns)   --->   "%icmp_ln126 = icmp eq i32 %kc_0_i_i_i, %p_k_read" [conv_v1.cpp:126->conv_v1.cpp:207]   --->   Operation 75 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.01ns)   --->   "%kc = add nsw i32 %kc_0_i_i_i, 1" [conv_v1.cpp:126->conv_v1.cpp:207]   --->   Operation 76 'add' 'kc' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %hls_label_9_end, label %hls_label_10" [conv_v1.cpp:126->conv_v1.cpp:207]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.83ns)   --->   "%tmp_19 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %W_inter_3_2)" [conv_v1.cpp:128->conv_v1.cpp:207]   --->   Operation 78 'read' 'tmp_19' <Predicate = (!icmp_ln126)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 79 [1/1] (1.83ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %In_inter_3_2)" [conv_v1.cpp:129->conv_v1.cpp:207]   --->   Operation 79 'read' 'tmp' <Predicate = (!icmp_ln126)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 80 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %In_inter_3_3, float %tmp)" [conv_v1.cpp:134->conv_v1.cpp:207]   --->   Operation 80 'write' <Predicate = (!icmp_ln126)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 81 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_inter_4_2, float %tmp_19)" [conv_v1.cpp:135->conv_v1.cpp:207]   --->   Operation 81 'write' <Predicate = (!icmp_ln126)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_225 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_18_i_i_i)" [conv_v1.cpp:137->conv_v1.cpp:207]   --->   Operation 82 'specregionend' 'empty_225' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %2" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 83 'br' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.41>
ST_6 : Operation 84 [2/2] (8.41ns)   --->   "%tmp_4_i_i_i = fmul float %tmp, %tmp_19" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 84 'fmul' 'tmp_4_i_i_i' <Predicate = (and_ln130)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 85 [1/2] (8.41ns)   --->   "%tmp_4_i_i_i = fmul float %tmp, %tmp_19" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 85 'fmul' 'tmp_4_i_i_i' <Predicate = (and_ln130)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 86 [4/4] (6.43ns)   --->   "%O_temp = fadd float %p_0_2_i_i_i, %tmp_4_i_i_i" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 86 'fadd' 'O_temp' <Predicate = (and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 87 [3/4] (6.43ns)   --->   "%O_temp = fadd float %p_0_2_i_i_i, %tmp_4_i_i_i" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 87 'fadd' 'O_temp' <Predicate = (and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 88 [2/4] (6.43ns)   --->   "%O_temp = fadd float %p_0_2_i_i_i, %tmp_4_i_i_i" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 88 'fadd' 'O_temp' <Predicate = (and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.88>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_19_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)" [conv_v1.cpp:126->conv_v1.cpp:207]   --->   Operation 89 'specregionbegin' 'tmp_19_i_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:127->conv_v1.cpp:207]   --->   Operation 90 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/4] (6.43ns)   --->   "%O_temp = fadd float %p_0_2_i_i_i, %tmp_4_i_i_i" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 91 'fadd' 'O_temp' <Predicate = (and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.44ns)   --->   "%O_temp_2 = select i1 %and_ln130, float %O_temp, float %p_0_2_i_i_i" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 92 'select' 'O_temp_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_19_i_i_i)" [conv_v1.cpp:136->conv_v1.cpp:207]   --->   Operation 93 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "br label %3" [conv_v1.cpp:126->conv_v1.cpp:207]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'p_c_s' (conv_v1.cpp:119->conv_v1.cpp:207) [28]  (1.84 ns)
	fifo write on port 'p_c_out' (conv_v1.cpp:119->conv_v1.cpp:207) [34]  (1.84 ns)

 <State 2>: 1.01ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', conv_v1.cpp:119->conv_v1.cpp:207) [46]  (0 ns)
	'add' operation ('col', conv_v1.cpp:119->conv_v1.cpp:207) [49]  (1.01 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	'phi' operation ('tmp', conv_v1.cpp:130->conv_v1.cpp:207) with incoming values : ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [56]  (0 ns)
	fifo write on port 'O_inter_3_2' (conv_v1.cpp:139->conv_v1.cpp:207) [102]  (1.84 ns)

 <State 4>: 1.01ns
The critical path consists of the following:
	'phi' operation ('kr') with incoming values : ('kr', conv_v1.cpp:124->conv_v1.cpp:207) [68]  (0 ns)
	'add' operation ('kr', conv_v1.cpp:124->conv_v1.cpp:207) [71]  (1.01 ns)

 <State 5>: 3.68ns
The critical path consists of the following:
	fifo read on port 'W_inter_3_2' (conv_v1.cpp:128->conv_v1.cpp:207) [86]  (1.84 ns)
	fifo write on port 'W_inter_4_2' (conv_v1.cpp:135->conv_v1.cpp:207) [92]  (1.84 ns)

 <State 6>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i_i_i', conv_v1.cpp:131->conv_v1.cpp:207) [88]  (8.42 ns)

 <State 7>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i_i_i', conv_v1.cpp:131->conv_v1.cpp:207) [88]  (8.42 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [89]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [89]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [89]  (6.44 ns)

 <State 11>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('O_temp', conv_v1.cpp:131->conv_v1.cpp:207) [89]  (6.44 ns)
	'select' operation ('O_temp', conv_v1.cpp:130->conv_v1.cpp:207) [90]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
