blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v,
charLib.v,verilog,xil_defaultlib,../../../../xillydemo.srcs/sources_1/ip/top_oled_0/sim/charLib.v,
OLEDCtrl.v,verilog,xil_defaultlib,../../../../xillydemo.srcs/sources_1/ip/top_oled_0/src/OLEDCtrl.v,
SpiCtrl.v,verilog,xil_defaultlib,../../../../xillydemo.srcs/sources_1/ip/top_oled_0/src/SpiCtrl.v,
delay_ms.v,verilog,xil_defaultlib,../../../../xillydemo.srcs/sources_1/ip/top_oled_0/src/delay_ms.v,
top_oled.vhd,vhdl,xil_defaultlib,../../../../xillydemo.srcs/sources_1/ip/top_oled_0/src/top_oled.vhd,
top_oled_0.vhd,vhdl,xil_defaultlib,../../../../xillydemo.srcs/sources_1/ip/top_oled_0/sim/top_oled_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
