/home/vscode/Desktop/OpenLane/designs/spm/submission:
OpenLane
Physical_Verification
README.md
RTL
Synthesis

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane:
config.json
def
gds
logs
magic_screenshots
reports
results

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/def:

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/gds:

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/logs:
cts
floorplan
placement
routing
signoff
synthesis

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/logs/cts:
12-cts.errors
12-cts.log
12-cts.warnings
13-cts_sta.errors
13-cts_sta.log
13-cts_sta.warnings
14-resizer.errors
14-resizer.log
14-resizer.warnings

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/logs/floorplan:
3-initial_fp.errors
3-initial_fp.log
3-initial_fp.warnings
4-place_io.log
5-tap.errors
5-tap.log
5-tap.warnings
6-pdn.errors
6-pdn.log
6-pdn.warnings

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/logs/placement:
10-detailed.errors
10-detailed.log
10-detailed.warnings
11-dpl_sta.errors
11-dpl_sta.log
11-dpl_sta.warnings
7-global.errors
7-global.log
7-global.warnings
8-gpl_sta.errors
8-gpl_sta.log
8-gpl_sta.warnings
9-resizer.errors
9-resizer.log
9-resizer.warnings

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/logs/routing:
15-resizer_design.errors
15-resizer_design.log
15-resizer_design.warnings
16-rsz_design_sta.errors
16-rsz_design_sta.log
16-rsz_design_sta.warnings
17-resizer_timing.errors
17-resizer_timing.log
17-resizer_timing.warnings
18-rsz_timing_sta.errors
18-rsz_timing_sta.log
18-rsz_timing_sta.warnings
19-global.errors
19-global.log
19-global.warnings
19-global_write_netlist.errors
19-global_write_netlist.log
19-global_write_netlist.warnings
21-grt_sta.errors
21-grt_sta.log
21-grt_sta.warnings
22-fill.errors
22-fill.log
22-fill.warnings
23-detailed.errors
23-detailed.log
23-detailed.warnings
24-wire_lengths.log

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/logs/signoff:
25-parasitics_extraction.min.errors
25-parasitics_extraction.min.log
25-parasitics_extraction.min.warnings
26-rcx_mcsta.min.errors
26-rcx_mcsta.min.log
26-rcx_mcsta.min.warnings
27-parasitics_extraction.max.errors
27-parasitics_extraction.max.log
27-parasitics_extraction.max.warnings
28-rcx_mcsta.max.errors
28-rcx_mcsta.max.log
28-rcx_mcsta.max.warnings
29-parasitics_extraction.nom.errors
29-parasitics_extraction.nom.log
29-parasitics_extraction.nom.warnings
30-rcx_mcsta.nom.errors
30-rcx_mcsta.nom.log
30-rcx_mcsta.nom.warnings
31-rcx_sta.errors
31-rcx_sta.log
31-rcx_sta.warnings
32-irdrop.errors
32-irdrop.log
32-irdrop.warnings
33-gdsii.errors
33-gdsii.log
33-gdsii.warnings
33-gds_ptrs.errors
33-gds_ptrs.log
33-gds_ptrs.warnings
33-lef.errors
33-lef.log
33-lef.warnings
33-maglef.errors
33-maglef.log
33-maglef.warnings
34-gdsii-klayout.log
35-xor.log
36-spice.errors
36-spice.log
36-spice.warnings
37-write_powered_def.log
37-write_powered_verilog.errors
37-write_powered_verilog.log
37-write_powered_verilog.warnings
39-lvs.lef.log
39-spm.lef.lvs.json
39-spm.lef.lvs.log
40-drc.errors
40-drc.log
40-drc.warnings
41-arc.errors
41-arc.log
41-arc.warnings
42-erc_screen.log

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/logs/synthesis:
1-synthesis.errors
1-synthesis.log
1-synthesis.warnings
2-sta.errors
2-sta.log
2-sta.warnings
linter.log

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/magic_screenshots:

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/reports:

/home/vscode/Desktop/OpenLane/designs/spm/submission/OpenLane/results:

/home/vscode/Desktop/OpenLane/designs/spm/submission/Physical_Verification:

/home/vscode/Desktop/OpenLane/designs/spm/submission/RTL:
spm.v

/home/vscode/Desktop/OpenLane/designs/spm/submission/Synthesis:
1-synthesis.AREA_0.chk.rpt
1-synthesis.AREA_0.stat.rpt
1-synthesis_dff.stat
1-synthesis_pre.stat
1-synthesis_pre_synth.chk.rpt
2-syn_sta.checks.rpt
2-syn_sta.max.rpt
2-syn_sta.min.rpt
2-syn_sta.power.rpt
2-syn_sta.skew.rpt
2-syn_sta.summary.rpt
spm.sdf
spm.v
