
04.TIMER_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005778  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08005928  08005928  00015928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005aa8  08005aa8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005aa8  08005aa8  00015aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ab0  08005ab0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ab0  08005ab0  00015ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ab4  08005ab4  00015ab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005ab8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000b5c  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000bcc  20000bcc  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011452  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025b6  00000000  00000000  000314f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d40  00000000  00000000  00033aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c58  00000000  00000000  000347e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000037bb  00000000  00000000  00035440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f366  00000000  00000000  00038bfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc064  00000000  00000000  00047f61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00123fc5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ee8  00000000  00000000  00124018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005910 	.word	0x08005910

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08005910 	.word	0x08005910

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <flower_on>:
		}
	}
}
// 이벤트가 발생되었는지 안되었는지 계속 돌면서 확인하는 것을 !! 폴링 !!
void flower_on(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
	int i = 4;
 800059a:	2304      	movs	r3, #4
 800059c:	607b      	str	r3, [r7, #4]
	int j = 3;
 800059e:	2303      	movs	r3, #3
 80005a0:	603b      	str	r3, [r7, #0]
	led_all_off();
 80005a2:	f000 f90f 	bl	80007c4 <led_all_off>
		while(1)
		{
			HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 80005a6:	2201      	movs	r2, #1
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	b29b      	uxth	r3, r3
 80005b0:	2201      	movs	r2, #1
 80005b2:	4619      	mov	r1, r3
 80005b4:	4811      	ldr	r0, [pc, #68]	; (80005fc <flower_on+0x68>)
 80005b6:	f002 f819 	bl	80025ec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, 0x01<<j, 1);
 80005ba:	2201      	movs	r2, #1
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	fa02 f303 	lsl.w	r3, r2, r3
 80005c2:	b29b      	uxth	r3, r3
 80005c4:	2201      	movs	r2, #1
 80005c6:	4619      	mov	r1, r3
 80005c8:	480c      	ldr	r0, [pc, #48]	; (80005fc <flower_on+0x68>)
 80005ca:	f002 f80f 	bl	80025ec <HAL_GPIO_WritePin>

			if(t1ms_count >= 200)
 80005ce:	4b0c      	ldr	r3, [pc, #48]	; (8000600 <flower_on+0x6c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2bc7      	cmp	r3, #199	; 0xc7
 80005d4:	dde7      	ble.n	80005a6 <flower_on+0x12>
			{
				t1ms_count =0;
 80005d6:	4b0a      	ldr	r3, [pc, #40]	; (8000600 <flower_on+0x6c>)
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
				i++;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	3301      	adds	r3, #1
 80005e0:	607b      	str	r3, [r7, #4]
				j--;
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	3b01      	subs	r3, #1
 80005e6:	603b      	str	r3, [r7, #0]
				if(j<-1)
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005ee:	db00      	blt.n	80005f2 <flower_on+0x5e>
			HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 80005f0:	e7d9      	b.n	80005a6 <flower_on+0x12>
					{
						break;
 80005f2:	bf00      	nop
					}
			}
		}

}
 80005f4:	bf00      	nop
 80005f6:	3708      	adds	r7, #8
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	40020c00 	.word	0x40020c00
 8000600:	2000084c 	.word	0x2000084c

08000604 <flower_off>:
void flower_off(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
	int i = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	607b      	str	r3, [r7, #4]
	int j = 7;
 800060e:	2307      	movs	r3, #7
 8000610:	603b      	str	r3, [r7, #0]

	while(j!=2)
 8000612:	e020      	b.n	8000656 <flower_off+0x52>
	{
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 0);
 8000614:	2201      	movs	r2, #1
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	fa02 f303 	lsl.w	r3, r2, r3
 800061c:	b29b      	uxth	r3, r3
 800061e:	2200      	movs	r2, #0
 8000620:	4619      	mov	r1, r3
 8000622:	4811      	ldr	r0, [pc, #68]	; (8000668 <flower_off+0x64>)
 8000624:	f001 ffe2 	bl	80025ec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x01<<j, 0);
 8000628:	2201      	movs	r2, #1
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	fa02 f303 	lsl.w	r3, r2, r3
 8000630:	b29b      	uxth	r3, r3
 8000632:	2200      	movs	r2, #0
 8000634:	4619      	mov	r1, r3
 8000636:	480c      	ldr	r0, [pc, #48]	; (8000668 <flower_off+0x64>)
 8000638:	f001 ffd8 	bl	80025ec <HAL_GPIO_WritePin>
		if(t1ms_count >= 200)
 800063c:	4b0b      	ldr	r3, [pc, #44]	; (800066c <flower_off+0x68>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2bc7      	cmp	r3, #199	; 0xc7
 8000642:	dd08      	ble.n	8000656 <flower_off+0x52>
		{
			t1ms_count =0;
 8000644:	4b09      	ldr	r3, [pc, #36]	; (800066c <flower_off+0x68>)
 8000646:	2200      	movs	r2, #0
 8000648:	601a      	str	r2, [r3, #0]
			i++;
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	3301      	adds	r3, #1
 800064e:	607b      	str	r3, [r7, #4]
			j--;
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	3b01      	subs	r3, #1
 8000654:	603b      	str	r3, [r7, #0]
	while(j!=2)
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	2b02      	cmp	r3, #2
 800065a:	d1db      	bne.n	8000614 <flower_off+0x10>

		}

	}
}
 800065c:	bf00      	nop
 800065e:	bf00      	nop
 8000660:	3708      	adds	r7, #8
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40020c00 	.word	0x40020c00
 800066c:	2000084c 	.word	0x2000084c

08000670 <keepon_up>:
void keepon_up(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
	int i=0;
 8000676:	2300      	movs	r3, #0
 8000678:	607b      	str	r3, [r7, #4]
	while(1)
		{
			HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 800067a:	2201      	movs	r2, #1
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	fa02 f303 	lsl.w	r3, r2, r3
 8000682:	b29b      	uxth	r3, r3
 8000684:	2201      	movs	r2, #1
 8000686:	4619      	mov	r1, r3
 8000688:	480a      	ldr	r0, [pc, #40]	; (80006b4 <keepon_up+0x44>)
 800068a:	f001 ffaf 	bl	80025ec <HAL_GPIO_WritePin>
			if(t1ms_count >= 200)
 800068e:	4b0a      	ldr	r3, [pc, #40]	; (80006b8 <keepon_up+0x48>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	2bc7      	cmp	r3, #199	; 0xc7
 8000694:	ddf1      	ble.n	800067a <keepon_up+0xa>
			{
				t1ms_count =0;
 8000696:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <keepon_up+0x48>)
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
				i++;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	3301      	adds	r3, #1
 80006a0:	607b      	str	r3, [r7, #4]
				if(i>8)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2b08      	cmp	r3, #8
 80006a6:	dc00      	bgt.n	80006aa <keepon_up+0x3a>
			HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 80006a8:	e7e7      	b.n	800067a <keepon_up+0xa>
				{
					break;
 80006aa:	bf00      	nop
				}

			}
		}
}
 80006ac:	bf00      	nop
 80006ae:	3708      	adds	r7, #8
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	40020c00 	.word	0x40020c00
 80006b8:	2000084c 	.word	0x2000084c

080006bc <keepon_down>:
void keepon_down(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
	led_all_off();
 80006c2:	f000 f87f 	bl	80007c4 <led_all_off>

	int i=7;
 80006c6:	2307      	movs	r3, #7
 80006c8:	607b      	str	r3, [r7, #4]
	while(1)
	{
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 80006ca:	2201      	movs	r2, #1
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	fa02 f303 	lsl.w	r3, r2, r3
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	2201      	movs	r2, #1
 80006d6:	4619      	mov	r1, r3
 80006d8:	480a      	ldr	r0, [pc, #40]	; (8000704 <keepon_down+0x48>)
 80006da:	f001 ff87 	bl	80025ec <HAL_GPIO_WritePin>
		if(t1ms_count >= 200)
 80006de:	4b0a      	ldr	r3, [pc, #40]	; (8000708 <keepon_down+0x4c>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	2bc7      	cmp	r3, #199	; 0xc7
 80006e4:	ddf1      	ble.n	80006ca <keepon_down+0xe>
		{
			t1ms_count =0;
 80006e6:	4b08      	ldr	r3, [pc, #32]	; (8000708 <keepon_down+0x4c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
			i--;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	3b01      	subs	r3, #1
 80006f0:	607b      	str	r3, [r7, #4]
			if(i<0)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	db00      	blt.n	80006fa <keepon_down+0x3e>
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 80006f8:	e7e7      	b.n	80006ca <keepon_down+0xe>
			{
				break;
 80006fa:	bf00      	nop
			}

		}
	}
}
 80006fc:	bf00      	nop
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	40020c00 	.word	0x40020c00
 8000708:	2000084c 	.word	0x2000084c

0800070c <led_on_up>:
void led_on_up(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
	int i=0;
 8000712:	2300      	movs	r3, #0
 8000714:	607b      	str	r3, [r7, #4]

	while(1)
	{
		led_all_off();
 8000716:	f000 f855 	bl	80007c4 <led_all_off>
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 800071a:	2201      	movs	r2, #1
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	fa02 f303 	lsl.w	r3, r2, r3
 8000722:	b29b      	uxth	r3, r3
 8000724:	2201      	movs	r2, #1
 8000726:	4619      	mov	r1, r3
 8000728:	480a      	ldr	r0, [pc, #40]	; (8000754 <led_on_up+0x48>)
 800072a:	f001 ff5f 	bl	80025ec <HAL_GPIO_WritePin>
		if(t1ms_count >= 200)
 800072e:	4b0a      	ldr	r3, [pc, #40]	; (8000758 <led_on_up+0x4c>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2bc7      	cmp	r3, #199	; 0xc7
 8000734:	ddef      	ble.n	8000716 <led_on_up+0xa>
		{
			t1ms_count =0;
 8000736:	4b08      	ldr	r3, [pc, #32]	; (8000758 <led_on_up+0x4c>)
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
			i++;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3301      	adds	r3, #1
 8000740:	607b      	str	r3, [r7, #4]
			if(i >= 8)
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2b07      	cmp	r3, #7
 8000746:	dc00      	bgt.n	800074a <led_on_up+0x3e>
		led_all_off();
 8000748:	e7e5      	b.n	8000716 <led_on_up+0xa>
			{
				break;
 800074a:	bf00      	nop
			}
		}
	}

}
 800074c:	bf00      	nop
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40020c00 	.word	0x40020c00
 8000758:	2000084c 	.word	0x2000084c

0800075c <led_on_down>:

void led_on_down(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
	int i=0;
 8000762:	2300      	movs	r3, #0
 8000764:	607b      	str	r3, [r7, #4]

	while(1)
	{
		led_all_off();
 8000766:	f000 f82d 	bl	80007c4 <led_all_off>
		HAL_GPIO_WritePin(GPIOD, 0x80>>i, 1);
 800076a:	2280      	movs	r2, #128	; 0x80
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	fa42 f303 	asr.w	r3, r2, r3
 8000772:	b29b      	uxth	r3, r3
 8000774:	2201      	movs	r2, #1
 8000776:	4619      	mov	r1, r3
 8000778:	480a      	ldr	r0, [pc, #40]	; (80007a4 <led_on_down+0x48>)
 800077a:	f001 ff37 	bl	80025ec <HAL_GPIO_WritePin>
		if(t1ms_count >= 200)
 800077e:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <led_on_down+0x4c>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2bc7      	cmp	r3, #199	; 0xc7
 8000784:	ddef      	ble.n	8000766 <led_on_down+0xa>
		{
			t1ms_count =0;
 8000786:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <led_on_down+0x4c>)
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
			i++;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	3301      	adds	r3, #1
 8000790:	607b      	str	r3, [r7, #4]
			if(i >= 8)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	2b07      	cmp	r3, #7
 8000796:	dc00      	bgt.n	800079a <led_on_down+0x3e>
		led_all_off();
 8000798:	e7e5      	b.n	8000766 <led_on_down+0xa>
			{
				break;
 800079a:	bf00      	nop
			}
		}
	}

}
 800079c:	bf00      	nop
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40020c00 	.word	0x40020c00
 80007a8:	2000084c 	.word	0x2000084c

080007ac <led_all_on>:

void led_all_on(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 1); // 1 = set 0 = reset
	HAL_GPIO_WritePin(GPIOD,0xff,1);
 80007b0:	2201      	movs	r2, #1
 80007b2:	21ff      	movs	r1, #255	; 0xff
 80007b4:	4802      	ldr	r0, [pc, #8]	; (80007c0 <led_all_on+0x14>)
 80007b6:	f001 ff19 	bl	80025ec <HAL_GPIO_WritePin>
}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40020c00 	.word	0x40020c00

080007c4 <led_all_off>:
void led_all_off(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 0);  // 0 = reset
	HAL_GPIO_WritePin(GPIOD,0xff,0);
 80007c8:	2200      	movs	r2, #0
 80007ca:	21ff      	movs	r1, #255	; 0xff
 80007cc:	4802      	ldr	r0, [pc, #8]	; (80007d8 <led_all_off+0x14>)
 80007ce:	f001 ff0d 	bl	80025ec <HAL_GPIO_WritePin>
}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	40020c00 	.word	0x40020c00

080007dc <HAL_SYSTICK_Handler>:
// call by SysTick_Handler of stm32f4xx_it.c
// ARM default timer
// enter here every 1ms
volatile int t1ms_count = 0; //volatile : disable optimize
void HAL_SYSTICK_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
	t1ms_count++;
 80007e0:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <HAL_SYSTICK_Handler+0x18>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	3301      	adds	r3, #1
 80007e6:	4a03      	ldr	r2, [pc, #12]	; (80007f4 <HAL_SYSTICK_Handler+0x18>)
 80007e8:	6013      	str	r3, [r2, #0]

}
 80007ea:	bf00      	nop
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	2000084c 	.word	0x2000084c

080007f8 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000800:	1d39      	adds	r1, r7, #4
 8000802:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000806:	2201      	movs	r2, #1
 8000808:	4803      	ldr	r0, [pc, #12]	; (8000818 <__io_putchar+0x20>)
 800080a:	f002 fd0a 	bl	8003222 <HAL_UART_Transmit>

  return ch;
 800080e:	687b      	ldr	r3, [r7, #4]
}
 8000810:	4618      	mov	r0, r3
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	200002b4 	.word	0x200002b4

0800081c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000820:	f000 ffd6 	bl	80017d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000824:	f000 f824 	bl	8000870 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000828:	f000 f95c 	bl	8000ae4 <MX_GPIO_Init>
  MX_ETH_Init();
 800082c:	f000 f88a 	bl	8000944 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000830:	f000 f8d6 	bl	80009e0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000834:	f000 f928 	bl	8000a88 <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 8000838:	f000 f8fc 	bl	8000a34 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, &rx_data, 1); // assing to RX INT
 800083c:	2201      	movs	r2, #1
 800083e:	4907      	ldr	r1, [pc, #28]	; (800085c <main+0x40>)
 8000840:	4807      	ldr	r0, [pc, #28]	; (8000860 <main+0x44>)
 8000842:	f002 fd80 	bl	8003346 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);// for BT assing to RX INT
 8000846:	2201      	movs	r2, #1
 8000848:	4906      	ldr	r1, [pc, #24]	; (8000864 <main+0x48>)
 800084a:	4807      	ldr	r0, [pc, #28]	; (8000868 <main+0x4c>)
 800084c:	f002 fd7b 	bl	8003346 <HAL_UART_Receive_IT>

printf("led_main() start\n");
 8000850:	4806      	ldr	r0, [pc, #24]	; (800086c <main+0x50>)
 8000852:	f004 f8cb 	bl	80049ec <puts>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  pc_command_processing();
 8000856:	f000 fdbb 	bl	80013d0 <pc_command_processing>
 800085a:	e7fc      	b.n	8000856 <main+0x3a>
 800085c:	20000848 	.word	0x20000848
 8000860:	200002b4 	.word	0x200002b4
 8000864:	20000849 	.word	0x20000849
 8000868:	200002f8 	.word	0x200002f8
 800086c:	08005928 	.word	0x08005928

08000870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b094      	sub	sp, #80	; 0x50
 8000874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000876:	f107 0320 	add.w	r3, r7, #32
 800087a:	2230      	movs	r2, #48	; 0x30
 800087c:	2100      	movs	r1, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f004 f826 	bl	80048d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000884:	f107 030c 	add.w	r3, r7, #12
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	60da      	str	r2, [r3, #12]
 8000892:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000894:	2300      	movs	r3, #0
 8000896:	60bb      	str	r3, [r7, #8]
 8000898:	4b28      	ldr	r3, [pc, #160]	; (800093c <SystemClock_Config+0xcc>)
 800089a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089c:	4a27      	ldr	r2, [pc, #156]	; (800093c <SystemClock_Config+0xcc>)
 800089e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008a2:	6413      	str	r3, [r2, #64]	; 0x40
 80008a4:	4b25      	ldr	r3, [pc, #148]	; (800093c <SystemClock_Config+0xcc>)
 80008a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008b0:	2300      	movs	r3, #0
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	4b22      	ldr	r3, [pc, #136]	; (8000940 <SystemClock_Config+0xd0>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a21      	ldr	r2, [pc, #132]	; (8000940 <SystemClock_Config+0xd0>)
 80008ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008be:	6013      	str	r3, [r2, #0]
 80008c0:	4b1f      	ldr	r3, [pc, #124]	; (8000940 <SystemClock_Config+0xd0>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008cc:	2301      	movs	r3, #1
 80008ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008d0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80008d4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d6:	2302      	movs	r3, #2
 80008d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80008de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008e0:	2304      	movs	r3, #4
 80008e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80008e4:	23a8      	movs	r3, #168	; 0xa8
 80008e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008e8:	2302      	movs	r3, #2
 80008ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008ec:	2307      	movs	r3, #7
 80008ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008f0:	f107 0320 	add.w	r3, r7, #32
 80008f4:	4618      	mov	r0, r3
 80008f6:	f001 ffaf 	bl	8002858 <HAL_RCC_OscConfig>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000900:	f000 f9d0 	bl	8000ca4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000904:	230f      	movs	r3, #15
 8000906:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000908:	2302      	movs	r3, #2
 800090a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000910:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000914:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000916:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800091a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800091c:	f107 030c 	add.w	r3, r7, #12
 8000920:	2105      	movs	r1, #5
 8000922:	4618      	mov	r0, r3
 8000924:	f002 fa10 	bl	8002d48 <HAL_RCC_ClockConfig>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800092e:	f000 f9b9 	bl	8000ca4 <Error_Handler>
  }
}
 8000932:	bf00      	nop
 8000934:	3750      	adds	r7, #80	; 0x50
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40023800 	.word	0x40023800
 8000940:	40007000 	.word	0x40007000

08000944 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000948:	4b1f      	ldr	r3, [pc, #124]	; (80009c8 <MX_ETH_Init+0x84>)
 800094a:	4a20      	ldr	r2, [pc, #128]	; (80009cc <MX_ETH_Init+0x88>)
 800094c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800094e:	4b20      	ldr	r3, [pc, #128]	; (80009d0 <MX_ETH_Init+0x8c>)
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000954:	4b1e      	ldr	r3, [pc, #120]	; (80009d0 <MX_ETH_Init+0x8c>)
 8000956:	2280      	movs	r2, #128	; 0x80
 8000958:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800095a:	4b1d      	ldr	r3, [pc, #116]	; (80009d0 <MX_ETH_Init+0x8c>)
 800095c:	22e1      	movs	r2, #225	; 0xe1
 800095e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000960:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <MX_ETH_Init+0x8c>)
 8000962:	2200      	movs	r2, #0
 8000964:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000966:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <MX_ETH_Init+0x8c>)
 8000968:	2200      	movs	r2, #0
 800096a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800096c:	4b18      	ldr	r3, [pc, #96]	; (80009d0 <MX_ETH_Init+0x8c>)
 800096e:	2200      	movs	r2, #0
 8000970:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000972:	4b15      	ldr	r3, [pc, #84]	; (80009c8 <MX_ETH_Init+0x84>)
 8000974:	4a16      	ldr	r2, [pc, #88]	; (80009d0 <MX_ETH_Init+0x8c>)
 8000976:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000978:	4b13      	ldr	r3, [pc, #76]	; (80009c8 <MX_ETH_Init+0x84>)
 800097a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800097e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000980:	4b11      	ldr	r3, [pc, #68]	; (80009c8 <MX_ETH_Init+0x84>)
 8000982:	4a14      	ldr	r2, [pc, #80]	; (80009d4 <MX_ETH_Init+0x90>)
 8000984:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000986:	4b10      	ldr	r3, [pc, #64]	; (80009c8 <MX_ETH_Init+0x84>)
 8000988:	4a13      	ldr	r2, [pc, #76]	; (80009d8 <MX_ETH_Init+0x94>)
 800098a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800098c:	4b0e      	ldr	r3, [pc, #56]	; (80009c8 <MX_ETH_Init+0x84>)
 800098e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000992:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000994:	480c      	ldr	r0, [pc, #48]	; (80009c8 <MX_ETH_Init+0x84>)
 8000996:	f001 f955 	bl	8001c44 <HAL_ETH_Init>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80009a0:	f000 f980 	bl	8000ca4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80009a4:	2238      	movs	r2, #56	; 0x38
 80009a6:	2100      	movs	r1, #0
 80009a8:	480c      	ldr	r0, [pc, #48]	; (80009dc <MX_ETH_Init+0x98>)
 80009aa:	f003 ff91 	bl	80048d0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80009ae:	4b0b      	ldr	r3, [pc, #44]	; (80009dc <MX_ETH_Init+0x98>)
 80009b0:	2221      	movs	r2, #33	; 0x21
 80009b2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009b4:	4b09      	ldr	r3, [pc, #36]	; (80009dc <MX_ETH_Init+0x98>)
 80009b6:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80009ba:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009bc:	4b07      	ldr	r3, [pc, #28]	; (80009dc <MX_ETH_Init+0x98>)
 80009be:	2200      	movs	r2, #0
 80009c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	20000204 	.word	0x20000204
 80009cc:	40028000 	.word	0x40028000
 80009d0:	20000850 	.word	0x20000850
 80009d4:	20000164 	.word	0x20000164
 80009d8:	200000c4 	.word	0x200000c4
 80009dc:	2000008c 	.word	0x2000008c

080009e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80009e4:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <MX_USART3_UART_Init+0x4c>)
 80009e6:	4a12      	ldr	r2, [pc, #72]	; (8000a30 <MX_USART3_UART_Init+0x50>)
 80009e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <MX_USART3_UART_Init+0x4c>)
 80009ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80009f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009f2:	4b0e      	ldr	r3, [pc, #56]	; (8000a2c <MX_USART3_UART_Init+0x4c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <MX_USART3_UART_Init+0x4c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009fe:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <MX_USART3_UART_Init+0x4c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a04:	4b09      	ldr	r3, [pc, #36]	; (8000a2c <MX_USART3_UART_Init+0x4c>)
 8000a06:	220c      	movs	r2, #12
 8000a08:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a0a:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <MX_USART3_UART_Init+0x4c>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <MX_USART3_UART_Init+0x4c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a16:	4805      	ldr	r0, [pc, #20]	; (8000a2c <MX_USART3_UART_Init+0x4c>)
 8000a18:	f002 fbb6 	bl	8003188 <HAL_UART_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000a22:	f000 f93f 	bl	8000ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	200002b4 	.word	0x200002b4
 8000a30:	40004800 	.word	0x40004800

08000a34 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000a38:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <MX_USART6_UART_Init+0x4c>)
 8000a3a:	4a12      	ldr	r2, [pc, #72]	; (8000a84 <MX_USART6_UART_Init+0x50>)
 8000a3c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8000a3e:	4b10      	ldr	r3, [pc, #64]	; (8000a80 <MX_USART6_UART_Init+0x4c>)
 8000a40:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a44:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	; (8000a80 <MX_USART6_UART_Init+0x4c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <MX_USART6_UART_Init+0x4c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000a52:	4b0b      	ldr	r3, [pc, #44]	; (8000a80 <MX_USART6_UART_Init+0x4c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000a58:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <MX_USART6_UART_Init+0x4c>)
 8000a5a:	220c      	movs	r2, #12
 8000a5c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5e:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <MX_USART6_UART_Init+0x4c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a64:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <MX_USART6_UART_Init+0x4c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000a6a:	4805      	ldr	r0, [pc, #20]	; (8000a80 <MX_USART6_UART_Init+0x4c>)
 8000a6c:	f002 fb8c 	bl	8003188 <HAL_UART_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000a76:	f000 f915 	bl	8000ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	200002f8 	.word	0x200002f8
 8000a84:	40011400 	.word	0x40011400

08000a88 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000a8c:	4b14      	ldr	r3, [pc, #80]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a8e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000a92:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000a94:	4b12      	ldr	r3, [pc, #72]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a96:	2204      	movs	r2, #4
 8000a98:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a9a:	4b11      	ldr	r3, [pc, #68]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a9c:	2202      	movs	r2, #2
 8000a9e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000aa0:	4b0f      	ldr	r3, [pc, #60]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000aa6:	4b0e      	ldr	r3, [pc, #56]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aa8:	2202      	movs	r2, #2
 8000aaa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000aac:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aae:	2201      	movs	r2, #1
 8000ab0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ab2:	4b0b      	ldr	r3, [pc, #44]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000ab8:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000abe:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ac4:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000aca:	4805      	ldr	r0, [pc, #20]	; (8000ae0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000acc:	f001 fda7 	bl	800261e <HAL_PCD_Init>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000ad6:	f000 f8e5 	bl	8000ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	2000033c 	.word	0x2000033c

08000ae4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b08c      	sub	sp, #48	; 0x30
 8000ae8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aea:	f107 031c 	add.w	r3, r7, #28
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]
 8000af2:	605a      	str	r2, [r3, #4]
 8000af4:	609a      	str	r2, [r3, #8]
 8000af6:	60da      	str	r2, [r3, #12]
 8000af8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	61bb      	str	r3, [r7, #24]
 8000afe:	4b63      	ldr	r3, [pc, #396]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	4a62      	ldr	r2, [pc, #392]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b04:	f043 0304 	orr.w	r3, r3, #4
 8000b08:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0a:	4b60      	ldr	r3, [pc, #384]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	f003 0304 	and.w	r3, r3, #4
 8000b12:	61bb      	str	r3, [r7, #24]
 8000b14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	617b      	str	r3, [r7, #20]
 8000b1a:	4b5c      	ldr	r3, [pc, #368]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	4a5b      	ldr	r2, [pc, #364]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b24:	6313      	str	r3, [r2, #48]	; 0x30
 8000b26:	4b59      	ldr	r3, [pc, #356]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b2e:	617b      	str	r3, [r7, #20]
 8000b30:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	613b      	str	r3, [r7, #16]
 8000b36:	4b55      	ldr	r3, [pc, #340]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3a:	4a54      	ldr	r2, [pc, #336]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b3c:	f043 0301 	orr.w	r3, r3, #1
 8000b40:	6313      	str	r3, [r2, #48]	; 0x30
 8000b42:	4b52      	ldr	r3, [pc, #328]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	4b4e      	ldr	r3, [pc, #312]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	4a4d      	ldr	r2, [pc, #308]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b58:	f043 0302 	orr.w	r3, r3, #2
 8000b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5e:	4b4b      	ldr	r3, [pc, #300]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b62:	f003 0302 	and.w	r3, r3, #2
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	4b47      	ldr	r3, [pc, #284]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	4a46      	ldr	r2, [pc, #280]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b74:	f043 0310 	orr.w	r3, r3, #16
 8000b78:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7a:	4b44      	ldr	r3, [pc, #272]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7e:	f003 0310 	and.w	r3, r3, #16
 8000b82:	60bb      	str	r3, [r7, #8]
 8000b84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	607b      	str	r3, [r7, #4]
 8000b8a:	4b40      	ldr	r3, [pc, #256]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	4a3f      	ldr	r2, [pc, #252]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b90:	f043 0308 	orr.w	r3, r3, #8
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
 8000b96:	4b3d      	ldr	r3, [pc, #244]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0308 	and.w	r3, r3, #8
 8000b9e:	607b      	str	r3, [r7, #4]
 8000ba0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	603b      	str	r3, [r7, #0]
 8000ba6:	4b39      	ldr	r3, [pc, #228]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	4a38      	ldr	r2, [pc, #224]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000bac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb2:	4b36      	ldr	r3, [pc, #216]	; (8000c8c <MX_GPIO_Init+0x1a8>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bba:	603b      	str	r3, [r7, #0]
 8000bbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	f244 0181 	movw	r1, #16513	; 0x4081
 8000bc4:	4832      	ldr	r0, [pc, #200]	; (8000c90 <MX_GPIO_Init+0x1ac>)
 8000bc6:	f001 fd11 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2140      	movs	r1, #64	; 0x40
 8000bce:	4831      	ldr	r0, [pc, #196]	; (8000c94 <MX_GPIO_Init+0x1b0>)
 8000bd0:	f001 fd0c 	bl	80025ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	21ff      	movs	r1, #255	; 0xff
 8000bd8:	482f      	ldr	r0, [pc, #188]	; (8000c98 <MX_GPIO_Init+0x1b4>)
 8000bda:	f001 fd07 	bl	80025ec <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000bde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000be2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000be4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000be8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000bee:	f107 031c 	add.w	r3, r7, #28
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4829      	ldr	r0, [pc, #164]	; (8000c9c <MX_GPIO_Init+0x1b8>)
 8000bf6:	f001 fb4d 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000bfa:	f244 0381 	movw	r3, #16513	; 0x4081
 8000bfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c00:	2301      	movs	r3, #1
 8000c02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c04:	2300      	movs	r3, #0
 8000c06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c0c:	f107 031c 	add.w	r3, r7, #28
 8000c10:	4619      	mov	r1, r3
 8000c12:	481f      	ldr	r0, [pc, #124]	; (8000c90 <MX_GPIO_Init+0x1ac>)
 8000c14:	f001 fb3e 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 8000c18:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 8000c1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c26:	f107 031c 	add.w	r3, r7, #28
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	481c      	ldr	r0, [pc, #112]	; (8000ca0 <MX_GPIO_Init+0x1bc>)
 8000c2e:	f001 fb31 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000c32:	2340      	movs	r3, #64	; 0x40
 8000c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c36:	2301      	movs	r3, #1
 8000c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c42:	f107 031c 	add.w	r3, r7, #28
 8000c46:	4619      	mov	r1, r3
 8000c48:	4812      	ldr	r0, [pc, #72]	; (8000c94 <MX_GPIO_Init+0x1b0>)
 8000c4a:	f001 fb23 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c4e:	2380      	movs	r3, #128	; 0x80
 8000c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c52:	2300      	movs	r3, #0
 8000c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c5a:	f107 031c 	add.w	r3, r7, #28
 8000c5e:	4619      	mov	r1, r3
 8000c60:	480c      	ldr	r0, [pc, #48]	; (8000c94 <MX_GPIO_Init+0x1b0>)
 8000c62:	f001 fb17 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000c66:	23ff      	movs	r3, #255	; 0xff
 8000c68:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c76:	f107 031c 	add.w	r3, r7, #28
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4806      	ldr	r0, [pc, #24]	; (8000c98 <MX_GPIO_Init+0x1b4>)
 8000c7e:	f001 fb09 	bl	8002294 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c82:	bf00      	nop
 8000c84:	3730      	adds	r7, #48	; 0x30
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40020400 	.word	0x40020400
 8000c94:	40021800 	.word	0x40021800
 8000c98:	40020c00 	.word	0x40020c00
 8000c9c:	40020800 	.word	0x40020800
 8000ca0:	40021000 	.word	0x40021000

08000ca4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca8:	b672      	cpsid	i
}
 8000caa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cac:	e7fe      	b.n	8000cac <Error_Handler+0x8>
	...

08000cb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	607b      	str	r3, [r7, #4]
 8000cba:	4b10      	ldr	r3, [pc, #64]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cbe:	4a0f      	ldr	r2, [pc, #60]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cc4:	6453      	str	r3, [r2, #68]	; 0x44
 8000cc6:	4b0d      	ldr	r3, [pc, #52]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	603b      	str	r3, [r7, #0]
 8000cd6:	4b09      	ldr	r3, [pc, #36]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cda:	4a08      	ldr	r2, [pc, #32]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ce2:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <HAL_MspInit+0x4c>)
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cea:	603b      	str	r3, [r7, #0]
 8000cec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	40023800 	.word	0x40023800

08000d00 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08e      	sub	sp, #56	; 0x38
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	60da      	str	r2, [r3, #12]
 8000d16:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a55      	ldr	r2, [pc, #340]	; (8000e74 <HAL_ETH_MspInit+0x174>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	f040 80a4 	bne.w	8000e6c <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000d24:	2300      	movs	r3, #0
 8000d26:	623b      	str	r3, [r7, #32]
 8000d28:	4b53      	ldr	r3, [pc, #332]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2c:	4a52      	ldr	r2, [pc, #328]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d32:	6313      	str	r3, [r2, #48]	; 0x30
 8000d34:	4b50      	ldr	r3, [pc, #320]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d3c:	623b      	str	r3, [r7, #32]
 8000d3e:	6a3b      	ldr	r3, [r7, #32]
 8000d40:	2300      	movs	r3, #0
 8000d42:	61fb      	str	r3, [r7, #28]
 8000d44:	4b4c      	ldr	r3, [pc, #304]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d48:	4a4b      	ldr	r2, [pc, #300]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d4a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d4e:	6313      	str	r3, [r2, #48]	; 0x30
 8000d50:	4b49      	ldr	r3, [pc, #292]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000d58:	61fb      	str	r3, [r7, #28]
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61bb      	str	r3, [r7, #24]
 8000d60:	4b45      	ldr	r3, [pc, #276]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d64:	4a44      	ldr	r2, [pc, #272]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d66:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000d6a:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6c:	4b42      	ldr	r3, [pc, #264]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000d74:	61bb      	str	r3, [r7, #24]
 8000d76:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d78:	2300      	movs	r3, #0
 8000d7a:	617b      	str	r3, [r7, #20]
 8000d7c:	4b3e      	ldr	r3, [pc, #248]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d80:	4a3d      	ldr	r2, [pc, #244]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d82:	f043 0304 	orr.w	r3, r3, #4
 8000d86:	6313      	str	r3, [r2, #48]	; 0x30
 8000d88:	4b3b      	ldr	r3, [pc, #236]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8c:	f003 0304 	and.w	r3, r3, #4
 8000d90:	617b      	str	r3, [r7, #20]
 8000d92:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d94:	2300      	movs	r3, #0
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	4b37      	ldr	r3, [pc, #220]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9c:	4a36      	ldr	r2, [pc, #216]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	6313      	str	r3, [r2, #48]	; 0x30
 8000da4:	4b34      	ldr	r3, [pc, #208]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	613b      	str	r3, [r7, #16]
 8000dae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db0:	2300      	movs	r3, #0
 8000db2:	60fb      	str	r3, [r7, #12]
 8000db4:	4b30      	ldr	r3, [pc, #192]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db8:	4a2f      	ldr	r2, [pc, #188]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000dba:	f043 0302 	orr.w	r3, r3, #2
 8000dbe:	6313      	str	r3, [r2, #48]	; 0x30
 8000dc0:	4b2d      	ldr	r3, [pc, #180]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc4:	f003 0302 	and.w	r3, r3, #2
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dcc:	2300      	movs	r3, #0
 8000dce:	60bb      	str	r3, [r7, #8]
 8000dd0:	4b29      	ldr	r3, [pc, #164]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd4:	4a28      	ldr	r2, [pc, #160]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dda:	6313      	str	r3, [r2, #48]	; 0x30
 8000ddc:	4b26      	ldr	r3, [pc, #152]	; (8000e78 <HAL_ETH_MspInit+0x178>)
 8000dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000de8:	2332      	movs	r3, #50	; 0x32
 8000dea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dec:	2302      	movs	r3, #2
 8000dee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df4:	2303      	movs	r3, #3
 8000df6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000df8:	230b      	movs	r3, #11
 8000dfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e00:	4619      	mov	r1, r3
 8000e02:	481e      	ldr	r0, [pc, #120]	; (8000e7c <HAL_ETH_MspInit+0x17c>)
 8000e04:	f001 fa46 	bl	8002294 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e08:	2386      	movs	r3, #134	; 0x86
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e14:	2303      	movs	r3, #3
 8000e16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e18:	230b      	movs	r3, #11
 8000e1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e20:	4619      	mov	r1, r3
 8000e22:	4817      	ldr	r0, [pc, #92]	; (8000e80 <HAL_ETH_MspInit+0x180>)
 8000e24:	f001 fa36 	bl	8002294 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000e28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e36:	2303      	movs	r3, #3
 8000e38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e3a:	230b      	movs	r3, #11
 8000e3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e42:	4619      	mov	r1, r3
 8000e44:	480f      	ldr	r0, [pc, #60]	; (8000e84 <HAL_ETH_MspInit+0x184>)
 8000e46:	f001 fa25 	bl	8002294 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000e4a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e50:	2302      	movs	r3, #2
 8000e52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e5c:	230b      	movs	r3, #11
 8000e5e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e64:	4619      	mov	r1, r3
 8000e66:	4808      	ldr	r0, [pc, #32]	; (8000e88 <HAL_ETH_MspInit+0x188>)
 8000e68:	f001 fa14 	bl	8002294 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000e6c:	bf00      	nop
 8000e6e:	3738      	adds	r7, #56	; 0x38
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40028000 	.word	0x40028000
 8000e78:	40023800 	.word	0x40023800
 8000e7c:	40020800 	.word	0x40020800
 8000e80:	40020000 	.word	0x40020000
 8000e84:	40020400 	.word	0x40020400
 8000e88:	40021800 	.word	0x40021800

08000e8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08c      	sub	sp, #48	; 0x30
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 031c 	add.w	r3, r7, #28
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a3a      	ldr	r2, [pc, #232]	; (8000f94 <HAL_UART_MspInit+0x108>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d135      	bne.n	8000f1a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	61bb      	str	r3, [r7, #24]
 8000eb2:	4b39      	ldr	r3, [pc, #228]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb6:	4a38      	ldr	r2, [pc, #224]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000eb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ebc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ebe:	4b36      	ldr	r3, [pc, #216]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ec6:	61bb      	str	r3, [r7, #24]
 8000ec8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	617b      	str	r3, [r7, #20]
 8000ece:	4b32      	ldr	r3, [pc, #200]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	4a31      	ldr	r2, [pc, #196]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000ed4:	f043 0308 	orr.w	r3, r3, #8
 8000ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eda:	4b2f      	ldr	r3, [pc, #188]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	f003 0308 	and.w	r3, r3, #8
 8000ee2:	617b      	str	r3, [r7, #20]
 8000ee4:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ee6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eec:	2302      	movs	r3, #2
 8000eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ef8:	2307      	movs	r3, #7
 8000efa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000efc:	f107 031c 	add.w	r3, r7, #28
 8000f00:	4619      	mov	r1, r3
 8000f02:	4826      	ldr	r0, [pc, #152]	; (8000f9c <HAL_UART_MspInit+0x110>)
 8000f04:	f001 f9c6 	bl	8002294 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	2027      	movs	r0, #39	; 0x27
 8000f0e:	f000 fdd0 	bl	8001ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000f12:	2027      	movs	r0, #39	; 0x27
 8000f14:	f000 fde9 	bl	8001aea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000f18:	e038      	b.n	8000f8c <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a20      	ldr	r2, [pc, #128]	; (8000fa0 <HAL_UART_MspInit+0x114>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d133      	bne.n	8000f8c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000f24:	2300      	movs	r3, #0
 8000f26:	613b      	str	r3, [r7, #16]
 8000f28:	4b1b      	ldr	r3, [pc, #108]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2c:	4a1a      	ldr	r2, [pc, #104]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000f2e:	f043 0320 	orr.w	r3, r3, #32
 8000f32:	6453      	str	r3, [r2, #68]	; 0x44
 8000f34:	4b18      	ldr	r3, [pc, #96]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000f36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f38:	f003 0320 	and.w	r3, r3, #32
 8000f3c:	613b      	str	r3, [r7, #16]
 8000f3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f40:	2300      	movs	r3, #0
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f48:	4a13      	ldr	r2, [pc, #76]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000f4a:	f043 0304 	orr.w	r3, r3, #4
 8000f4e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f50:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <HAL_UART_MspInit+0x10c>)
 8000f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f54:	f003 0304 	and.w	r3, r3, #4
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f5c:	23c0      	movs	r3, #192	; 0xc0
 8000f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000f6c:	2308      	movs	r3, #8
 8000f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f70:	f107 031c 	add.w	r3, r7, #28
 8000f74:	4619      	mov	r1, r3
 8000f76:	480b      	ldr	r0, [pc, #44]	; (8000fa4 <HAL_UART_MspInit+0x118>)
 8000f78:	f001 f98c 	bl	8002294 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2100      	movs	r1, #0
 8000f80:	2047      	movs	r0, #71	; 0x47
 8000f82:	f000 fd96 	bl	8001ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000f86:	2047      	movs	r0, #71	; 0x47
 8000f88:	f000 fdaf 	bl	8001aea <HAL_NVIC_EnableIRQ>
}
 8000f8c:	bf00      	nop
 8000f8e:	3730      	adds	r7, #48	; 0x30
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40004800 	.word	0x40004800
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40020c00 	.word	0x40020c00
 8000fa0:	40011400 	.word	0x40011400
 8000fa4:	40020800 	.word	0x40020800

08000fa8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08a      	sub	sp, #40	; 0x28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fc8:	d13f      	bne.n	800104a <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	4b21      	ldr	r3, [pc, #132]	; (8001054 <HAL_PCD_MspInit+0xac>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	4a20      	ldr	r2, [pc, #128]	; (8001054 <HAL_PCD_MspInit+0xac>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fda:	4b1e      	ldr	r3, [pc, #120]	; (8001054 <HAL_PCD_MspInit+0xac>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000fe6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fec:	2302      	movs	r3, #2
 8000fee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000ff8:	230a      	movs	r3, #10
 8000ffa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	4619      	mov	r1, r3
 8001002:	4815      	ldr	r0, [pc, #84]	; (8001058 <HAL_PCD_MspInit+0xb0>)
 8001004:	f001 f946 	bl	8002294 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001008:	f44f 7300 	mov.w	r3, #512	; 0x200
 800100c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800100e:	2300      	movs	r3, #0
 8001010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	4619      	mov	r1, r3
 800101c:	480e      	ldr	r0, [pc, #56]	; (8001058 <HAL_PCD_MspInit+0xb0>)
 800101e:	f001 f939 	bl	8002294 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001022:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <HAL_PCD_MspInit+0xac>)
 8001024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001026:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <HAL_PCD_MspInit+0xac>)
 8001028:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800102c:	6353      	str	r3, [r2, #52]	; 0x34
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	4b08      	ldr	r3, [pc, #32]	; (8001054 <HAL_PCD_MspInit+0xac>)
 8001034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001036:	4a07      	ldr	r2, [pc, #28]	; (8001054 <HAL_PCD_MspInit+0xac>)
 8001038:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800103c:	6453      	str	r3, [r2, #68]	; 0x44
 800103e:	4b05      	ldr	r3, [pc, #20]	; (8001054 <HAL_PCD_MspInit+0xac>)
 8001040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001042:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800104a:	bf00      	nop
 800104c:	3728      	adds	r7, #40	; 0x28
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40023800 	.word	0x40023800
 8001058:	40020000 	.word	0x40020000

0800105c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001060:	e7fe      	b.n	8001060 <NMI_Handler+0x4>

08001062 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001066:	e7fe      	b.n	8001066 <HardFault_Handler+0x4>

08001068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800106c:	e7fe      	b.n	800106c <MemManage_Handler+0x4>

0800106e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800106e:	b480      	push	{r7}
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001072:	e7fe      	b.n	8001072 <BusFault_Handler+0x4>

08001074 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001078:	e7fe      	b.n	8001078 <UsageFault_Handler+0x4>

0800107a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800107a:	b480      	push	{r7}
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010a8:	f000 fbe4 	bl	8001874 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Handler(); // ADD_GYUWON_231006 / ?기? 추??? 주석? ??
 80010ac:	f7ff fb96 	bl	80007dc <HAL_SYSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80010b8:	4802      	ldr	r0, [pc, #8]	; (80010c4 <USART3_IRQHandler+0x10>)
 80010ba:	f002 f975 	bl	80033a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200002b4 	.word	0x200002b4

080010c8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80010cc:	4802      	ldr	r0, [pc, #8]	; (80010d8 <USART6_IRQHandler+0x10>)
 80010ce:	f002 f96b 	bl	80033a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200002f8 	.word	0x200002f8

080010dc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
 80010ec:	e00a      	b.n	8001104 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010ee:	f3af 8000 	nop.w
 80010f2:	4601      	mov	r1, r0
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	1c5a      	adds	r2, r3, #1
 80010f8:	60ba      	str	r2, [r7, #8]
 80010fa:	b2ca      	uxtb	r2, r1
 80010fc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	3301      	adds	r3, #1
 8001102:	617b      	str	r3, [r7, #20]
 8001104:	697a      	ldr	r2, [r7, #20]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	429a      	cmp	r2, r3
 800110a:	dbf0      	blt.n	80010ee <_read+0x12>
  }

  return len;
 800110c:	687b      	ldr	r3, [r7, #4]
}
 800110e:	4618      	mov	r0, r3
 8001110:	3718      	adds	r7, #24
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b086      	sub	sp, #24
 800111a:	af00      	add	r7, sp, #0
 800111c:	60f8      	str	r0, [r7, #12]
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	e009      	b.n	800113c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	1c5a      	adds	r2, r3, #1
 800112c:	60ba      	str	r2, [r7, #8]
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fb61 	bl	80007f8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	3301      	adds	r3, #1
 800113a:	617b      	str	r3, [r7, #20]
 800113c:	697a      	ldr	r2, [r7, #20]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	429a      	cmp	r2, r3
 8001142:	dbf1      	blt.n	8001128 <_write+0x12>
  }
  return len;
 8001144:	687b      	ldr	r3, [r7, #4]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <_close>:

int _close(int file)
{
 800114e:	b480      	push	{r7}
 8001150:	b083      	sub	sp, #12
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
}
 800115a:	4618      	mov	r0, r3
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr

08001166 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001166:	b480      	push	{r7}
 8001168:	b083      	sub	sp, #12
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
 800116e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001176:	605a      	str	r2, [r3, #4]
  return 0;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <_isatty>:

int _isatty(int file)
{
 8001186:	b480      	push	{r7}
 8001188:	b083      	sub	sp, #12
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800118e:	2301      	movs	r3, #1
}
 8001190:	4618      	mov	r0, r3
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
	...

080011b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011c0:	4a14      	ldr	r2, [pc, #80]	; (8001214 <_sbrk+0x5c>)
 80011c2:	4b15      	ldr	r3, [pc, #84]	; (8001218 <_sbrk+0x60>)
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011cc:	4b13      	ldr	r3, [pc, #76]	; (800121c <_sbrk+0x64>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d102      	bne.n	80011da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <_sbrk+0x64>)
 80011d6:	4a12      	ldr	r2, [pc, #72]	; (8001220 <_sbrk+0x68>)
 80011d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011da:	4b10      	ldr	r3, [pc, #64]	; (800121c <_sbrk+0x64>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d207      	bcs.n	80011f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011e8:	f003 fb48 	bl	800487c <__errno>
 80011ec:	4603      	mov	r3, r0
 80011ee:	220c      	movs	r2, #12
 80011f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
 80011f6:	e009      	b.n	800120c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <_sbrk+0x64>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011fe:	4b07      	ldr	r3, [pc, #28]	; (800121c <_sbrk+0x64>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4413      	add	r3, r2
 8001206:	4a05      	ldr	r2, [pc, #20]	; (800121c <_sbrk+0x64>)
 8001208:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800120a:	68fb      	ldr	r3, [r7, #12]
}
 800120c:	4618      	mov	r0, r3
 800120e:	3718      	adds	r7, #24
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20030000 	.word	0x20030000
 8001218:	00000400 	.word	0x00000400
 800121c:	20000858 	.word	0x20000858
 8001220:	20000bd0 	.word	0x20000bd0

08001224 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001228:	4b06      	ldr	r3, [pc, #24]	; (8001244 <SystemInit+0x20>)
 800122a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800122e:	4a05      	ldr	r2, [pc, #20]	; (8001244 <SystemInit+0x20>)
 8001230:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001234:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <HAL_UART_RxCpltCallback>:
volatile int rear =0; // 함수가 들어오면 rear는 늘어난다
volatile int front =0; // 함수가 실행이 되면 -가 되고


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) // 함수를 받고 저장하는 과정
{
 8001248:	b590      	push	{r4, r7, lr}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	if(huart == &huart3) // comport master와 연결된 uart
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4a4f      	ldr	r2, [pc, #316]	; (8001390 <HAL_UART_RxCpltCallback+0x148>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d165      	bne.n	8001324 <HAL_UART_RxCpltCallback+0xdc>
	{

		if(front == rear +1)
 8001258:	4b4e      	ldr	r3, [pc, #312]	; (8001394 <HAL_UART_RxCpltCallback+0x14c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	4b4e      	ldr	r3, [pc, #312]	; (8001398 <HAL_UART_RxCpltCallback+0x150>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	429a      	cmp	r2, r3
 8001264:	d103      	bne.n	800126e <HAL_UART_RxCpltCallback+0x26>
		{
			printf("over flow\n");
 8001266:	484d      	ldr	r0, [pc, #308]	; (800139c <HAL_UART_RxCpltCallback+0x154>)
 8001268:	f003 fbc0 	bl	80049ec <puts>
 800126c:	e055      	b.n	800131a <HAL_UART_RxCpltCallback+0xd2>
		}
		else
		{
			if(rx_index < COMMAND_LENGTH) // 현재까지 들어온 byte가 40byte를 넘지 않으면
 800126e:	4b4c      	ldr	r3, [pc, #304]	; (80013a0 <HAL_UART_RxCpltCallback+0x158>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2b27      	cmp	r3, #39	; 0x27
 8001274:	dc4b      	bgt.n	800130e <HAL_UART_RxCpltCallback+0xc6>
													// 함수가 추가 되었을 때
			{
				if(rx_data == '\n' || rx_data == '\r')
 8001276:	4b4b      	ldr	r3, [pc, #300]	; (80013a4 <HAL_UART_RxCpltCallback+0x15c>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b0a      	cmp	r3, #10
 800127c:	d003      	beq.n	8001286 <HAL_UART_RxCpltCallback+0x3e>
 800127e:	4b49      	ldr	r3, [pc, #292]	; (80013a4 <HAL_UART_RxCpltCallback+0x15c>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b0d      	cmp	r3, #13
 8001284:	d130      	bne.n	80012e8 <HAL_UART_RxCpltCallback+0xa0>
				{
					rx_queue[rear][rx_index] = 0; // '\0'
 8001286:	4b43      	ldr	r3, [pc, #268]	; (8001394 <HAL_UART_RxCpltCallback+0x14c>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	4b45      	ldr	r3, [pc, #276]	; (80013a0 <HAL_UART_RxCpltCallback+0x158>)
 800128c:	6819      	ldr	r1, [r3, #0]
 800128e:	4846      	ldr	r0, [pc, #280]	; (80013a8 <HAL_UART_RxCpltCallback+0x160>)
 8001290:	4613      	mov	r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	4403      	add	r3, r0
 800129a:	440b      	add	r3, r1
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
					rx_index = 0; // 다음 message 저장을 위해서 rx_index값을 0으로 한다.
 80012a0:	4b3f      	ldr	r3, [pc, #252]	; (80013a0 <HAL_UART_RxCpltCallback+0x158>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
					printf("%s reserve\n" ,rx_queue[rear]);
 80012a6:	4b3b      	ldr	r3, [pc, #236]	; (8001394 <HAL_UART_RxCpltCallback+0x14c>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4613      	mov	r3, r2
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	4413      	add	r3, r2
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	4a3d      	ldr	r2, [pc, #244]	; (80013a8 <HAL_UART_RxCpltCallback+0x160>)
 80012b4:	4413      	add	r3, r2
 80012b6:	4619      	mov	r1, r3
 80012b8:	483c      	ldr	r0, [pc, #240]	; (80013ac <HAL_UART_RxCpltCallback+0x164>)
 80012ba:	f003 fb11 	bl	80048e0 <iprintf>
					rear++; // rear을 증감시킴으로써 다음 저장을 기다린다.
 80012be:	4b35      	ldr	r3, [pc, #212]	; (8001394 <HAL_UART_RxCpltCallback+0x14c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	3301      	adds	r3, #1
 80012c4:	4a33      	ldr	r2, [pc, #204]	; (8001394 <HAL_UART_RxCpltCallback+0x14c>)
 80012c6:	6013      	str	r3, [r2, #0]
					rear %= MAX_COMMAND; // 선형 큐를 사용하기때문에 나눠줌
 80012c8:	4b32      	ldr	r3, [pc, #200]	; (8001394 <HAL_UART_RxCpltCallback+0x14c>)
 80012ca:	6819      	ldr	r1, [r3, #0]
 80012cc:	4b38      	ldr	r3, [pc, #224]	; (80013b0 <HAL_UART_RxCpltCallback+0x168>)
 80012ce:	fb83 2301 	smull	r2, r3, r3, r1
 80012d2:	10da      	asrs	r2, r3, #3
 80012d4:	17cb      	asrs	r3, r1, #31
 80012d6:	1ad2      	subs	r2, r2, r3
 80012d8:	4613      	mov	r3, r2
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4413      	add	r3, r2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	1aca      	subs	r2, r1, r3
 80012e2:	4b2c      	ldr	r3, [pc, #176]	; (8001394 <HAL_UART_RxCpltCallback+0x14c>)
 80012e4:	601a      	str	r2, [r3, #0]
				{
 80012e6:	e018      	b.n	800131a <HAL_UART_RxCpltCallback+0xd2>
				}
				else
				{
					rx_queue[rear][rx_index++]=rx_data;
 80012e8:	4b2a      	ldr	r3, [pc, #168]	; (8001394 <HAL_UART_RxCpltCallback+0x14c>)
 80012ea:	6819      	ldr	r1, [r3, #0]
 80012ec:	4b2c      	ldr	r3, [pc, #176]	; (80013a0 <HAL_UART_RxCpltCallback+0x158>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	1c53      	adds	r3, r2, #1
 80012f2:	482b      	ldr	r0, [pc, #172]	; (80013a0 <HAL_UART_RxCpltCallback+0x158>)
 80012f4:	6003      	str	r3, [r0, #0]
 80012f6:	4b2b      	ldr	r3, [pc, #172]	; (80013a4 <HAL_UART_RxCpltCallback+0x15c>)
 80012f8:	781c      	ldrb	r4, [r3, #0]
 80012fa:	482b      	ldr	r0, [pc, #172]	; (80013a8 <HAL_UART_RxCpltCallback+0x160>)
 80012fc:	460b      	mov	r3, r1
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	440b      	add	r3, r1
 8001302:	00db      	lsls	r3, r3, #3
 8001304:	4403      	add	r3, r0
 8001306:	4413      	add	r3, r2
 8001308:	4622      	mov	r2, r4
 800130a:	701a      	strb	r2, [r3, #0]
 800130c:	e005      	b.n	800131a <HAL_UART_RxCpltCallback+0xd2>
				}
			}
			else
				{
					rx_index=0;
 800130e:	4b24      	ldr	r3, [pc, #144]	; (80013a0 <HAL_UART_RxCpltCallback+0x158>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
					printf("Message Overflow !!! \n");
 8001314:	4827      	ldr	r0, [pc, #156]	; (80013b4 <HAL_UART_RxCpltCallback+0x16c>)
 8001316:	f003 fb69 	bl	80049ec <puts>
				}
		}

		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 800131a:	2201      	movs	r2, #1
 800131c:	4921      	ldr	r1, [pc, #132]	; (80013a4 <HAL_UART_RxCpltCallback+0x15c>)
 800131e:	481c      	ldr	r0, [pc, #112]	; (8001390 <HAL_UART_RxCpltCallback+0x148>)
 8001320:	f002 f811 	bl	8003346 <HAL_UART_Receive_IT>
	}




	if(huart == &huart6) // BT 와 연결된 uart
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	4a24      	ldr	r2, [pc, #144]	; (80013b8 <HAL_UART_RxCpltCallback+0x170>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d12c      	bne.n	8001386 <HAL_UART_RxCpltCallback+0x13e>
		{
			if(bt_rx_index < COMMAND_LENGTH) // 현재까지 들어온 byte가 40byte를 넘지 않으면
 800132c:	4b23      	ldr	r3, [pc, #140]	; (80013bc <HAL_UART_RxCpltCallback+0x174>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2b27      	cmp	r3, #39	; 0x27
 8001332:	dc1d      	bgt.n	8001370 <HAL_UART_RxCpltCallback+0x128>
			{
				if(bt_rx_data == '\n' || bt_rx_data == '\r')
 8001334:	4b22      	ldr	r3, [pc, #136]	; (80013c0 <HAL_UART_RxCpltCallback+0x178>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b0a      	cmp	r3, #10
 800133a:	d003      	beq.n	8001344 <HAL_UART_RxCpltCallback+0xfc>
 800133c:	4b20      	ldr	r3, [pc, #128]	; (80013c0 <HAL_UART_RxCpltCallback+0x178>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b0d      	cmp	r3, #13
 8001342:	d10b      	bne.n	800135c <HAL_UART_RxCpltCallback+0x114>
				{
					bt_rx_buff[bt_rx_index] = 0; // '\0'
 8001344:	4b1d      	ldr	r3, [pc, #116]	; (80013bc <HAL_UART_RxCpltCallback+0x174>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a1e      	ldr	r2, [pc, #120]	; (80013c4 <HAL_UART_RxCpltCallback+0x17c>)
 800134a:	2100      	movs	r1, #0
 800134c:	54d1      	strb	r1, [r2, r3]
					bt_newline_detect_flag = 1; // new line을 만났다는 flag를 set한다.
 800134e:	4b1e      	ldr	r3, [pc, #120]	; (80013c8 <HAL_UART_RxCpltCallback+0x180>)
 8001350:	2201      	movs	r2, #1
 8001352:	601a      	str	r2, [r3, #0]
					bt_rx_index = 0; // 다음 message 저장을 위해서 rx_index값을 0으로 한다.
 8001354:	4b19      	ldr	r3, [pc, #100]	; (80013bc <HAL_UART_RxCpltCallback+0x174>)
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	e00f      	b.n	800137c <HAL_UART_RxCpltCallback+0x134>
				}
				else
				{
					bt_rx_buff[bt_rx_index++]=bt_rx_data;
 800135c:	4b17      	ldr	r3, [pc, #92]	; (80013bc <HAL_UART_RxCpltCallback+0x174>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	1c5a      	adds	r2, r3, #1
 8001362:	4916      	ldr	r1, [pc, #88]	; (80013bc <HAL_UART_RxCpltCallback+0x174>)
 8001364:	600a      	str	r2, [r1, #0]
 8001366:	4a16      	ldr	r2, [pc, #88]	; (80013c0 <HAL_UART_RxCpltCallback+0x178>)
 8001368:	7811      	ldrb	r1, [r2, #0]
 800136a:	4a16      	ldr	r2, [pc, #88]	; (80013c4 <HAL_UART_RxCpltCallback+0x17c>)
 800136c:	54d1      	strb	r1, [r2, r3]
 800136e:	e005      	b.n	800137c <HAL_UART_RxCpltCallback+0x134>
				}
			}
			else
				{
						bt_rx_index=0;
 8001370:	4b12      	ldr	r3, [pc, #72]	; (80013bc <HAL_UART_RxCpltCallback+0x174>)
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
						printf("BT Message Overflow !!! \n");
 8001376:	4815      	ldr	r0, [pc, #84]	; (80013cc <HAL_UART_RxCpltCallback+0x184>)
 8001378:	f003 fb38 	bl	80049ec <puts>
				}
			HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 800137c:	2201      	movs	r2, #1
 800137e:	4910      	ldr	r1, [pc, #64]	; (80013c0 <HAL_UART_RxCpltCallback+0x178>)
 8001380:	480d      	ldr	r0, [pc, #52]	; (80013b8 <HAL_UART_RxCpltCallback+0x170>)
 8001382:	f001 ffe0 	bl	8003346 <HAL_UART_Receive_IT>
		}



}
 8001386:	bf00      	nop
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	bd90      	pop	{r4, r7, pc}
 800138e:	bf00      	nop
 8001390:	200002b4 	.word	0x200002b4
 8001394:	20000bb0 	.word	0x20000bb0
 8001398:	20000bb4 	.word	0x20000bb4
 800139c:	0800593c 	.word	0x0800593c
 80013a0:	20000b7c 	.word	0x20000b7c
 80013a4:	20000848 	.word	0x20000848
 80013a8:	2000085c 	.word	0x2000085c
 80013ac:	08005948 	.word	0x08005948
 80013b0:	66666667 	.word	0x66666667
 80013b4:	08005954 	.word	0x08005954
 80013b8:	200002f8 	.word	0x200002f8
 80013bc:	20000ba8 	.word	0x20000ba8
 80013c0:	20000849 	.word	0x20000849
 80013c4:	20000b80 	.word	0x20000b80
 80013c8:	20000bac 	.word	0x20000bac
 80013cc:	0800596c 	.word	0x0800596c

080013d0 <pc_command_processing>:


void pc_command_processing(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
	if(front==rear)
 80013d4:	4ba2      	ldr	r3, [pc, #648]	; (8001660 <pc_command_processing+0x290>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	4ba2      	ldr	r3, [pc, #648]	; (8001664 <pc_command_processing+0x294>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	429a      	cmp	r2, r3
 80013de:	f000 81bf 	beq.w	8001760 <pc_command_processing+0x390>
	{
		return;
	}
	else
	{
		if(!strncmp(rx_queue[front],"led_all_on",strlen("led_all_on")))
 80013e2:	4b9f      	ldr	r3, [pc, #636]	; (8001660 <pc_command_processing+0x290>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	4613      	mov	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	4413      	add	r3, r2
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	4a9e      	ldr	r2, [pc, #632]	; (8001668 <pc_command_processing+0x298>)
 80013f0:	4413      	add	r3, r2
 80013f2:	220a      	movs	r2, #10
 80013f4:	499d      	ldr	r1, [pc, #628]	; (800166c <pc_command_processing+0x29c>)
 80013f6:	4618      	mov	r0, r3
 80013f8:	f003 fb00 	bl	80049fc <strncmp>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d124      	bne.n	800144c <pc_command_processing+0x7c>
		{
			led_all_on();
 8001402:	f7ff f9d3 	bl	80007ac <led_all_on>
			printf("%s excute : %d\n",rx_queue[front],front);
 8001406:	4b96      	ldr	r3, [pc, #600]	; (8001660 <pc_command_processing+0x290>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	4613      	mov	r3, r2
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	4413      	add	r3, r2
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	4a95      	ldr	r2, [pc, #596]	; (8001668 <pc_command_processing+0x298>)
 8001414:	4413      	add	r3, r2
 8001416:	4a92      	ldr	r2, [pc, #584]	; (8001660 <pc_command_processing+0x290>)
 8001418:	6812      	ldr	r2, [r2, #0]
 800141a:	4619      	mov	r1, r3
 800141c:	4894      	ldr	r0, [pc, #592]	; (8001670 <pc_command_processing+0x2a0>)
 800141e:	f003 fa5f 	bl	80048e0 <iprintf>

			front++;
 8001422:	4b8f      	ldr	r3, [pc, #572]	; (8001660 <pc_command_processing+0x290>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	3301      	adds	r3, #1
 8001428:	4a8d      	ldr	r2, [pc, #564]	; (8001660 <pc_command_processing+0x290>)
 800142a:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 800142c:	4b8c      	ldr	r3, [pc, #560]	; (8001660 <pc_command_processing+0x290>)
 800142e:	6819      	ldr	r1, [r3, #0]
 8001430:	4b90      	ldr	r3, [pc, #576]	; (8001674 <pc_command_processing+0x2a4>)
 8001432:	fb83 2301 	smull	r2, r3, r3, r1
 8001436:	10da      	asrs	r2, r3, #3
 8001438:	17cb      	asrs	r3, r1, #31
 800143a:	1ad2      	subs	r2, r2, r3
 800143c:	4613      	mov	r3, r2
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	4413      	add	r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	1aca      	subs	r2, r1, r3
 8001446:	4b86      	ldr	r3, [pc, #536]	; (8001660 <pc_command_processing+0x290>)
 8001448:	601a      	str	r2, [r3, #0]
			return;
 800144a:	e18a      	b.n	8001762 <pc_command_processing+0x392>
		}
		if(!strncmp(rx_queue[front],"led_all_off",strlen("led_all_off")))
 800144c:	4b84      	ldr	r3, [pc, #528]	; (8001660 <pc_command_processing+0x290>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	4613      	mov	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	4413      	add	r3, r2
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	4a83      	ldr	r2, [pc, #524]	; (8001668 <pc_command_processing+0x298>)
 800145a:	4413      	add	r3, r2
 800145c:	220b      	movs	r2, #11
 800145e:	4986      	ldr	r1, [pc, #536]	; (8001678 <pc_command_processing+0x2a8>)
 8001460:	4618      	mov	r0, r3
 8001462:	f003 facb 	bl	80049fc <strncmp>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d124      	bne.n	80014b6 <pc_command_processing+0xe6>
		{
			led_all_off();
 800146c:	f7ff f9aa 	bl	80007c4 <led_all_off>
			printf("%s excute : %d\n",rx_queue[front],front);
 8001470:	4b7b      	ldr	r3, [pc, #492]	; (8001660 <pc_command_processing+0x290>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	4613      	mov	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	4a7a      	ldr	r2, [pc, #488]	; (8001668 <pc_command_processing+0x298>)
 800147e:	4413      	add	r3, r2
 8001480:	4a77      	ldr	r2, [pc, #476]	; (8001660 <pc_command_processing+0x290>)
 8001482:	6812      	ldr	r2, [r2, #0]
 8001484:	4619      	mov	r1, r3
 8001486:	487a      	ldr	r0, [pc, #488]	; (8001670 <pc_command_processing+0x2a0>)
 8001488:	f003 fa2a 	bl	80048e0 <iprintf>

			front++;
 800148c:	4b74      	ldr	r3, [pc, #464]	; (8001660 <pc_command_processing+0x290>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	3301      	adds	r3, #1
 8001492:	4a73      	ldr	r2, [pc, #460]	; (8001660 <pc_command_processing+0x290>)
 8001494:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 8001496:	4b72      	ldr	r3, [pc, #456]	; (8001660 <pc_command_processing+0x290>)
 8001498:	6819      	ldr	r1, [r3, #0]
 800149a:	4b76      	ldr	r3, [pc, #472]	; (8001674 <pc_command_processing+0x2a4>)
 800149c:	fb83 2301 	smull	r2, r3, r3, r1
 80014a0:	10da      	asrs	r2, r3, #3
 80014a2:	17cb      	asrs	r3, r1, #31
 80014a4:	1ad2      	subs	r2, r2, r3
 80014a6:	4613      	mov	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4413      	add	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	1aca      	subs	r2, r1, r3
 80014b0:	4b6b      	ldr	r3, [pc, #428]	; (8001660 <pc_command_processing+0x290>)
 80014b2:	601a      	str	r2, [r3, #0]
			return;
 80014b4:	e155      	b.n	8001762 <pc_command_processing+0x392>
		}
		if(!strncmp(rx_queue[front],"led_on_down",strlen("led_on_down")))
 80014b6:	4b6a      	ldr	r3, [pc, #424]	; (8001660 <pc_command_processing+0x290>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	4613      	mov	r3, r2
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	4413      	add	r3, r2
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	4a69      	ldr	r2, [pc, #420]	; (8001668 <pc_command_processing+0x298>)
 80014c4:	4413      	add	r3, r2
 80014c6:	220b      	movs	r2, #11
 80014c8:	496c      	ldr	r1, [pc, #432]	; (800167c <pc_command_processing+0x2ac>)
 80014ca:	4618      	mov	r0, r3
 80014cc:	f003 fa96 	bl	80049fc <strncmp>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d124      	bne.n	8001520 <pc_command_processing+0x150>
		{
			led_on_down();
 80014d6:	f7ff f941 	bl	800075c <led_on_down>
			printf("%s excute : %d\n",rx_queue[front],front);
 80014da:	4b61      	ldr	r3, [pc, #388]	; (8001660 <pc_command_processing+0x290>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	4613      	mov	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	00db      	lsls	r3, r3, #3
 80014e6:	4a60      	ldr	r2, [pc, #384]	; (8001668 <pc_command_processing+0x298>)
 80014e8:	4413      	add	r3, r2
 80014ea:	4a5d      	ldr	r2, [pc, #372]	; (8001660 <pc_command_processing+0x290>)
 80014ec:	6812      	ldr	r2, [r2, #0]
 80014ee:	4619      	mov	r1, r3
 80014f0:	485f      	ldr	r0, [pc, #380]	; (8001670 <pc_command_processing+0x2a0>)
 80014f2:	f003 f9f5 	bl	80048e0 <iprintf>

			front++;
 80014f6:	4b5a      	ldr	r3, [pc, #360]	; (8001660 <pc_command_processing+0x290>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	3301      	adds	r3, #1
 80014fc:	4a58      	ldr	r2, [pc, #352]	; (8001660 <pc_command_processing+0x290>)
 80014fe:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 8001500:	4b57      	ldr	r3, [pc, #348]	; (8001660 <pc_command_processing+0x290>)
 8001502:	6819      	ldr	r1, [r3, #0]
 8001504:	4b5b      	ldr	r3, [pc, #364]	; (8001674 <pc_command_processing+0x2a4>)
 8001506:	fb83 2301 	smull	r2, r3, r3, r1
 800150a:	10da      	asrs	r2, r3, #3
 800150c:	17cb      	asrs	r3, r1, #31
 800150e:	1ad2      	subs	r2, r2, r3
 8001510:	4613      	mov	r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	1aca      	subs	r2, r1, r3
 800151a:	4b51      	ldr	r3, [pc, #324]	; (8001660 <pc_command_processing+0x290>)
 800151c:	601a      	str	r2, [r3, #0]
			return;
 800151e:	e120      	b.n	8001762 <pc_command_processing+0x392>
		}
		if(!strncmp(rx_queue[front],"led_on_up",strlen("led_on_up")))
 8001520:	4b4f      	ldr	r3, [pc, #316]	; (8001660 <pc_command_processing+0x290>)
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	4613      	mov	r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	4413      	add	r3, r2
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	4a4e      	ldr	r2, [pc, #312]	; (8001668 <pc_command_processing+0x298>)
 800152e:	4413      	add	r3, r2
 8001530:	2209      	movs	r2, #9
 8001532:	4953      	ldr	r1, [pc, #332]	; (8001680 <pc_command_processing+0x2b0>)
 8001534:	4618      	mov	r0, r3
 8001536:	f003 fa61 	bl	80049fc <strncmp>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d124      	bne.n	800158a <pc_command_processing+0x1ba>
		{
			led_on_up();
 8001540:	f7ff f8e4 	bl	800070c <led_on_up>
			printf("%s excute : %d\n",rx_queue[front],front);
 8001544:	4b46      	ldr	r3, [pc, #280]	; (8001660 <pc_command_processing+0x290>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4613      	mov	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	4a45      	ldr	r2, [pc, #276]	; (8001668 <pc_command_processing+0x298>)
 8001552:	4413      	add	r3, r2
 8001554:	4a42      	ldr	r2, [pc, #264]	; (8001660 <pc_command_processing+0x290>)
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	4619      	mov	r1, r3
 800155a:	4845      	ldr	r0, [pc, #276]	; (8001670 <pc_command_processing+0x2a0>)
 800155c:	f003 f9c0 	bl	80048e0 <iprintf>

			front++;
 8001560:	4b3f      	ldr	r3, [pc, #252]	; (8001660 <pc_command_processing+0x290>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	3301      	adds	r3, #1
 8001566:	4a3e      	ldr	r2, [pc, #248]	; (8001660 <pc_command_processing+0x290>)
 8001568:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 800156a:	4b3d      	ldr	r3, [pc, #244]	; (8001660 <pc_command_processing+0x290>)
 800156c:	6819      	ldr	r1, [r3, #0]
 800156e:	4b41      	ldr	r3, [pc, #260]	; (8001674 <pc_command_processing+0x2a4>)
 8001570:	fb83 2301 	smull	r2, r3, r3, r1
 8001574:	10da      	asrs	r2, r3, #3
 8001576:	17cb      	asrs	r3, r1, #31
 8001578:	1ad2      	subs	r2, r2, r3
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	1aca      	subs	r2, r1, r3
 8001584:	4b36      	ldr	r3, [pc, #216]	; (8001660 <pc_command_processing+0x290>)
 8001586:	601a      	str	r2, [r3, #0]
			return;
 8001588:	e0eb      	b.n	8001762 <pc_command_processing+0x392>
		}
		if(!strncmp(rx_queue[front],"keepon_up",strlen("keepon_up")))
 800158a:	4b35      	ldr	r3, [pc, #212]	; (8001660 <pc_command_processing+0x290>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	4613      	mov	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	00db      	lsls	r3, r3, #3
 8001596:	4a34      	ldr	r2, [pc, #208]	; (8001668 <pc_command_processing+0x298>)
 8001598:	4413      	add	r3, r2
 800159a:	2209      	movs	r2, #9
 800159c:	4939      	ldr	r1, [pc, #228]	; (8001684 <pc_command_processing+0x2b4>)
 800159e:	4618      	mov	r0, r3
 80015a0:	f003 fa2c 	bl	80049fc <strncmp>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d124      	bne.n	80015f4 <pc_command_processing+0x224>
		{
			keepon_up();
 80015aa:	f7ff f861 	bl	8000670 <keepon_up>
			printf("%s excute : %d\n",rx_queue[front],front);
 80015ae:	4b2c      	ldr	r3, [pc, #176]	; (8001660 <pc_command_processing+0x290>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	4613      	mov	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	4a2b      	ldr	r2, [pc, #172]	; (8001668 <pc_command_processing+0x298>)
 80015bc:	4413      	add	r3, r2
 80015be:	4a28      	ldr	r2, [pc, #160]	; (8001660 <pc_command_processing+0x290>)
 80015c0:	6812      	ldr	r2, [r2, #0]
 80015c2:	4619      	mov	r1, r3
 80015c4:	482a      	ldr	r0, [pc, #168]	; (8001670 <pc_command_processing+0x2a0>)
 80015c6:	f003 f98b 	bl	80048e0 <iprintf>

			front++;
 80015ca:	4b25      	ldr	r3, [pc, #148]	; (8001660 <pc_command_processing+0x290>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	3301      	adds	r3, #1
 80015d0:	4a23      	ldr	r2, [pc, #140]	; (8001660 <pc_command_processing+0x290>)
 80015d2:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 80015d4:	4b22      	ldr	r3, [pc, #136]	; (8001660 <pc_command_processing+0x290>)
 80015d6:	6819      	ldr	r1, [r3, #0]
 80015d8:	4b26      	ldr	r3, [pc, #152]	; (8001674 <pc_command_processing+0x2a4>)
 80015da:	fb83 2301 	smull	r2, r3, r3, r1
 80015de:	10da      	asrs	r2, r3, #3
 80015e0:	17cb      	asrs	r3, r1, #31
 80015e2:	1ad2      	subs	r2, r2, r3
 80015e4:	4613      	mov	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	1aca      	subs	r2, r1, r3
 80015ee:	4b1c      	ldr	r3, [pc, #112]	; (8001660 <pc_command_processing+0x290>)
 80015f0:	601a      	str	r2, [r3, #0]
			return;
 80015f2:	e0b6      	b.n	8001762 <pc_command_processing+0x392>
		}
		if(!strncmp(rx_queue[front],"keepon_down",strlen("keepon_down")))
 80015f4:	4b1a      	ldr	r3, [pc, #104]	; (8001660 <pc_command_processing+0x290>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4613      	mov	r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	00db      	lsls	r3, r3, #3
 8001600:	4a19      	ldr	r2, [pc, #100]	; (8001668 <pc_command_processing+0x298>)
 8001602:	4413      	add	r3, r2
 8001604:	220b      	movs	r2, #11
 8001606:	4920      	ldr	r1, [pc, #128]	; (8001688 <pc_command_processing+0x2b8>)
 8001608:	4618      	mov	r0, r3
 800160a:	f003 f9f7 	bl	80049fc <strncmp>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d13b      	bne.n	800168c <pc_command_processing+0x2bc>
		{
			keepon_down();
 8001614:	f7ff f852 	bl	80006bc <keepon_down>
			printf("%s excute : %d\n",rx_queue[front],front);
 8001618:	4b11      	ldr	r3, [pc, #68]	; (8001660 <pc_command_processing+0x290>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	4613      	mov	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	4413      	add	r3, r2
 8001622:	00db      	lsls	r3, r3, #3
 8001624:	4a10      	ldr	r2, [pc, #64]	; (8001668 <pc_command_processing+0x298>)
 8001626:	4413      	add	r3, r2
 8001628:	4a0d      	ldr	r2, [pc, #52]	; (8001660 <pc_command_processing+0x290>)
 800162a:	6812      	ldr	r2, [r2, #0]
 800162c:	4619      	mov	r1, r3
 800162e:	4810      	ldr	r0, [pc, #64]	; (8001670 <pc_command_processing+0x2a0>)
 8001630:	f003 f956 	bl	80048e0 <iprintf>

			front++;
 8001634:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <pc_command_processing+0x290>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	3301      	adds	r3, #1
 800163a:	4a09      	ldr	r2, [pc, #36]	; (8001660 <pc_command_processing+0x290>)
 800163c:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 800163e:	4b08      	ldr	r3, [pc, #32]	; (8001660 <pc_command_processing+0x290>)
 8001640:	6819      	ldr	r1, [r3, #0]
 8001642:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <pc_command_processing+0x2a4>)
 8001644:	fb83 2301 	smull	r2, r3, r3, r1
 8001648:	10da      	asrs	r2, r3, #3
 800164a:	17cb      	asrs	r3, r1, #31
 800164c:	1ad2      	subs	r2, r2, r3
 800164e:	4613      	mov	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	4413      	add	r3, r2
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	1aca      	subs	r2, r1, r3
 8001658:	4b01      	ldr	r3, [pc, #4]	; (8001660 <pc_command_processing+0x290>)
 800165a:	601a      	str	r2, [r3, #0]
			return;
 800165c:	e081      	b.n	8001762 <pc_command_processing+0x392>
 800165e:	bf00      	nop
 8001660:	20000bb4 	.word	0x20000bb4
 8001664:	20000bb0 	.word	0x20000bb0
 8001668:	2000085c 	.word	0x2000085c
 800166c:	08005988 	.word	0x08005988
 8001670:	08005994 	.word	0x08005994
 8001674:	66666667 	.word	0x66666667
 8001678:	080059a4 	.word	0x080059a4
 800167c:	080059b0 	.word	0x080059b0
 8001680:	080059bc 	.word	0x080059bc
 8001684:	080059c8 	.word	0x080059c8
 8001688:	080059d4 	.word	0x080059d4
		}
		if(!strncmp(rx_queue[front],"flower_on",strlen("flower_on")))
 800168c:	4b35      	ldr	r3, [pc, #212]	; (8001764 <pc_command_processing+0x394>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	4a33      	ldr	r2, [pc, #204]	; (8001768 <pc_command_processing+0x398>)
 800169a:	4413      	add	r3, r2
 800169c:	2209      	movs	r2, #9
 800169e:	4933      	ldr	r1, [pc, #204]	; (800176c <pc_command_processing+0x39c>)
 80016a0:	4618      	mov	r0, r3
 80016a2:	f003 f9ab 	bl	80049fc <strncmp>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d124      	bne.n	80016f6 <pc_command_processing+0x326>
		{
			flower_on();
 80016ac:	f7fe ff72 	bl	8000594 <flower_on>
			printf("%s excute : %d\n",rx_queue[front],front);
 80016b0:	4b2c      	ldr	r3, [pc, #176]	; (8001764 <pc_command_processing+0x394>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	4613      	mov	r3, r2
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	4413      	add	r3, r2
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	4a2a      	ldr	r2, [pc, #168]	; (8001768 <pc_command_processing+0x398>)
 80016be:	4413      	add	r3, r2
 80016c0:	4a28      	ldr	r2, [pc, #160]	; (8001764 <pc_command_processing+0x394>)
 80016c2:	6812      	ldr	r2, [r2, #0]
 80016c4:	4619      	mov	r1, r3
 80016c6:	482a      	ldr	r0, [pc, #168]	; (8001770 <pc_command_processing+0x3a0>)
 80016c8:	f003 f90a 	bl	80048e0 <iprintf>

			front++;
 80016cc:	4b25      	ldr	r3, [pc, #148]	; (8001764 <pc_command_processing+0x394>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	3301      	adds	r3, #1
 80016d2:	4a24      	ldr	r2, [pc, #144]	; (8001764 <pc_command_processing+0x394>)
 80016d4:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 80016d6:	4b23      	ldr	r3, [pc, #140]	; (8001764 <pc_command_processing+0x394>)
 80016d8:	6819      	ldr	r1, [r3, #0]
 80016da:	4b26      	ldr	r3, [pc, #152]	; (8001774 <pc_command_processing+0x3a4>)
 80016dc:	fb83 2301 	smull	r2, r3, r3, r1
 80016e0:	10da      	asrs	r2, r3, #3
 80016e2:	17cb      	asrs	r3, r1, #31
 80016e4:	1ad2      	subs	r2, r2, r3
 80016e6:	4613      	mov	r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	4413      	add	r3, r2
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	1aca      	subs	r2, r1, r3
 80016f0:	4b1c      	ldr	r3, [pc, #112]	; (8001764 <pc_command_processing+0x394>)
 80016f2:	601a      	str	r2, [r3, #0]
			return;
 80016f4:	e035      	b.n	8001762 <pc_command_processing+0x392>
		}
		if(!strncmp(rx_queue[front],"flower_off",strlen("flower_off")))
 80016f6:	4b1b      	ldr	r3, [pc, #108]	; (8001764 <pc_command_processing+0x394>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	4613      	mov	r3, r2
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	4413      	add	r3, r2
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4a19      	ldr	r2, [pc, #100]	; (8001768 <pc_command_processing+0x398>)
 8001704:	4413      	add	r3, r2
 8001706:	220a      	movs	r2, #10
 8001708:	491b      	ldr	r1, [pc, #108]	; (8001778 <pc_command_processing+0x3a8>)
 800170a:	4618      	mov	r0, r3
 800170c:	f003 f976 	bl	80049fc <strncmp>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d125      	bne.n	8001762 <pc_command_processing+0x392>
		{
			flower_off();
 8001716:	f7fe ff75 	bl	8000604 <flower_off>
			printf("%s excute : %d\n",rx_queue[front],front);
 800171a:	4b12      	ldr	r3, [pc, #72]	; (8001764 <pc_command_processing+0x394>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	4613      	mov	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4413      	add	r3, r2
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	4a10      	ldr	r2, [pc, #64]	; (8001768 <pc_command_processing+0x398>)
 8001728:	4413      	add	r3, r2
 800172a:	4a0e      	ldr	r2, [pc, #56]	; (8001764 <pc_command_processing+0x394>)
 800172c:	6812      	ldr	r2, [r2, #0]
 800172e:	4619      	mov	r1, r3
 8001730:	480f      	ldr	r0, [pc, #60]	; (8001770 <pc_command_processing+0x3a0>)
 8001732:	f003 f8d5 	bl	80048e0 <iprintf>
			front++;
 8001736:	4b0b      	ldr	r3, [pc, #44]	; (8001764 <pc_command_processing+0x394>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	3301      	adds	r3, #1
 800173c:	4a09      	ldr	r2, [pc, #36]	; (8001764 <pc_command_processing+0x394>)
 800173e:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 8001740:	4b08      	ldr	r3, [pc, #32]	; (8001764 <pc_command_processing+0x394>)
 8001742:	6819      	ldr	r1, [r3, #0]
 8001744:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <pc_command_processing+0x3a4>)
 8001746:	fb83 2301 	smull	r2, r3, r3, r1
 800174a:	10da      	asrs	r2, r3, #3
 800174c:	17cb      	asrs	r3, r1, #31
 800174e:	1ad2      	subs	r2, r2, r3
 8001750:	4613      	mov	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	1aca      	subs	r2, r1, r3
 800175a:	4b02      	ldr	r3, [pc, #8]	; (8001764 <pc_command_processing+0x394>)
 800175c:	601a      	str	r2, [r3, #0]

			return;
 800175e:	e000      	b.n	8001762 <pc_command_processing+0x392>
		return;
 8001760:	bf00      	nop
		}
	}
}
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000bb4 	.word	0x20000bb4
 8001768:	2000085c 	.word	0x2000085c
 800176c:	080059e0 	.word	0x080059e0
 8001770:	08005994 	.word	0x08005994
 8001774:	66666667 	.word	0x66666667
 8001778:	080059ec 	.word	0x080059ec

0800177c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800177c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017b4 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001780:	480d      	ldr	r0, [pc, #52]	; (80017b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001782:	490e      	ldr	r1, [pc, #56]	; (80017bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001784:	4a0e      	ldr	r2, [pc, #56]	; (80017c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001786:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001788:	e002      	b.n	8001790 <LoopCopyDataInit>

0800178a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800178c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800178e:	3304      	adds	r3, #4

08001790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001794:	d3f9      	bcc.n	800178a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001796:	4a0b      	ldr	r2, [pc, #44]	; (80017c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001798:	4c0b      	ldr	r4, [pc, #44]	; (80017c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800179a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800179c:	e001      	b.n	80017a2 <LoopFillZerobss>

0800179e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800179e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a0:	3204      	adds	r2, #4

080017a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a4:	d3fb      	bcc.n	800179e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017a6:	f7ff fd3d 	bl	8001224 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017aa:	f003 f86d 	bl	8004888 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017ae:	f7ff f835 	bl	800081c <main>
  bx  lr    
 80017b2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80017b4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80017b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017bc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80017c0:	08005ab8 	.word	0x08005ab8
  ldr r2, =_sbss
 80017c4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80017c8:	20000bcc 	.word	0x20000bcc

080017cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017cc:	e7fe      	b.n	80017cc <ADC_IRQHandler>
	...

080017d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017d4:	4b0e      	ldr	r3, [pc, #56]	; (8001810 <HAL_Init+0x40>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a0d      	ldr	r2, [pc, #52]	; (8001810 <HAL_Init+0x40>)
 80017da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017e0:	4b0b      	ldr	r3, [pc, #44]	; (8001810 <HAL_Init+0x40>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a0a      	ldr	r2, [pc, #40]	; (8001810 <HAL_Init+0x40>)
 80017e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017ec:	4b08      	ldr	r3, [pc, #32]	; (8001810 <HAL_Init+0x40>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a07      	ldr	r2, [pc, #28]	; (8001810 <HAL_Init+0x40>)
 80017f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017f8:	2003      	movs	r0, #3
 80017fa:	f000 f94f 	bl	8001a9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017fe:	2000      	movs	r0, #0
 8001800:	f000 f808 	bl	8001814 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001804:	f7ff fa54 	bl	8000cb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001808:	2300      	movs	r3, #0
}
 800180a:	4618      	mov	r0, r3
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40023c00 	.word	0x40023c00

08001814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800181c:	4b12      	ldr	r3, [pc, #72]	; (8001868 <HAL_InitTick+0x54>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b12      	ldr	r3, [pc, #72]	; (800186c <HAL_InitTick+0x58>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	4619      	mov	r1, r3
 8001826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800182a:	fbb3 f3f1 	udiv	r3, r3, r1
 800182e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001832:	4618      	mov	r0, r3
 8001834:	f000 f967 	bl	8001b06 <HAL_SYSTICK_Config>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e00e      	b.n	8001860 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b0f      	cmp	r3, #15
 8001846:	d80a      	bhi.n	800185e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001848:	2200      	movs	r2, #0
 800184a:	6879      	ldr	r1, [r7, #4]
 800184c:	f04f 30ff 	mov.w	r0, #4294967295
 8001850:	f000 f92f 	bl	8001ab2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001854:	4a06      	ldr	r2, [pc, #24]	; (8001870 <HAL_InitTick+0x5c>)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800185a:	2300      	movs	r3, #0
 800185c:	e000      	b.n	8001860 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
}
 8001860:	4618      	mov	r0, r3
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000000 	.word	0x20000000
 800186c:	20000008 	.word	0x20000008
 8001870:	20000004 	.word	0x20000004

08001874 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001878:	4b06      	ldr	r3, [pc, #24]	; (8001894 <HAL_IncTick+0x20>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	461a      	mov	r2, r3
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <HAL_IncTick+0x24>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4413      	add	r3, r2
 8001884:	4a04      	ldr	r2, [pc, #16]	; (8001898 <HAL_IncTick+0x24>)
 8001886:	6013      	str	r3, [r2, #0]
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	20000008 	.word	0x20000008
 8001898:	20000bb8 	.word	0x20000bb8

0800189c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return uwTick;
 80018a0:	4b03      	ldr	r3, [pc, #12]	; (80018b0 <HAL_GetTick+0x14>)
 80018a2:	681b      	ldr	r3, [r3, #0]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	20000bb8 	.word	0x20000bb8

080018b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018bc:	f7ff ffee 	bl	800189c <HAL_GetTick>
 80018c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018cc:	d005      	beq.n	80018da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ce:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <HAL_Delay+0x44>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	461a      	mov	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4413      	add	r3, r2
 80018d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018da:	bf00      	nop
 80018dc:	f7ff ffde 	bl	800189c <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	68fa      	ldr	r2, [r7, #12]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d8f7      	bhi.n	80018dc <HAL_Delay+0x28>
  {
  }
}
 80018ec:	bf00      	nop
 80018ee:	bf00      	nop
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000008 	.word	0x20000008

080018fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800190c:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001918:	4013      	ands	r3, r2
 800191a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001924:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800192c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800192e:	4a04      	ldr	r2, [pc, #16]	; (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	60d3      	str	r3, [r2, #12]
}
 8001934:	bf00      	nop
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001948:	4b04      	ldr	r3, [pc, #16]	; (800195c <__NVIC_GetPriorityGrouping+0x18>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	f003 0307 	and.w	r3, r3, #7
}
 8001952:	4618      	mov	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196e:	2b00      	cmp	r3, #0
 8001970:	db0b      	blt.n	800198a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	f003 021f 	and.w	r2, r3, #31
 8001978:	4907      	ldr	r1, [pc, #28]	; (8001998 <__NVIC_EnableIRQ+0x38>)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	095b      	lsrs	r3, r3, #5
 8001980:	2001      	movs	r0, #1
 8001982:	fa00 f202 	lsl.w	r2, r0, r2
 8001986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	e000e100 	.word	0xe000e100

0800199c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	6039      	str	r1, [r7, #0]
 80019a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	db0a      	blt.n	80019c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	490c      	ldr	r1, [pc, #48]	; (80019e8 <__NVIC_SetPriority+0x4c>)
 80019b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ba:	0112      	lsls	r2, r2, #4
 80019bc:	b2d2      	uxtb	r2, r2
 80019be:	440b      	add	r3, r1
 80019c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019c4:	e00a      	b.n	80019dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	4908      	ldr	r1, [pc, #32]	; (80019ec <__NVIC_SetPriority+0x50>)
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	f003 030f 	and.w	r3, r3, #15
 80019d2:	3b04      	subs	r3, #4
 80019d4:	0112      	lsls	r2, r2, #4
 80019d6:	b2d2      	uxtb	r2, r2
 80019d8:	440b      	add	r3, r1
 80019da:	761a      	strb	r2, [r3, #24]
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	e000e100 	.word	0xe000e100
 80019ec:	e000ed00 	.word	0xe000ed00

080019f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b089      	sub	sp, #36	; 0x24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	f1c3 0307 	rsb	r3, r3, #7
 8001a0a:	2b04      	cmp	r3, #4
 8001a0c:	bf28      	it	cs
 8001a0e:	2304      	movcs	r3, #4
 8001a10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3304      	adds	r3, #4
 8001a16:	2b06      	cmp	r3, #6
 8001a18:	d902      	bls.n	8001a20 <NVIC_EncodePriority+0x30>
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3b03      	subs	r3, #3
 8001a1e:	e000      	b.n	8001a22 <NVIC_EncodePriority+0x32>
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a24:	f04f 32ff 	mov.w	r2, #4294967295
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43da      	mvns	r2, r3
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	401a      	ands	r2, r3
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a38:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a42:	43d9      	mvns	r1, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a48:	4313      	orrs	r3, r2
         );
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3724      	adds	r7, #36	; 0x24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
	...

08001a58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a68:	d301      	bcc.n	8001a6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e00f      	b.n	8001a8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	; (8001a98 <SysTick_Config+0x40>)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a76:	210f      	movs	r1, #15
 8001a78:	f04f 30ff 	mov.w	r0, #4294967295
 8001a7c:	f7ff ff8e 	bl	800199c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a80:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <SysTick_Config+0x40>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a86:	4b04      	ldr	r3, [pc, #16]	; (8001a98 <SysTick_Config+0x40>)
 8001a88:	2207      	movs	r2, #7
 8001a8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	e000e010 	.word	0xe000e010

08001a9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff ff29 	bl	80018fc <__NVIC_SetPriorityGrouping>
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b086      	sub	sp, #24
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	4603      	mov	r3, r0
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
 8001abe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ac4:	f7ff ff3e 	bl	8001944 <__NVIC_GetPriorityGrouping>
 8001ac8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	68b9      	ldr	r1, [r7, #8]
 8001ace:	6978      	ldr	r0, [r7, #20]
 8001ad0:	f7ff ff8e 	bl	80019f0 <NVIC_EncodePriority>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ada:	4611      	mov	r1, r2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff ff5d 	bl	800199c <__NVIC_SetPriority>
}
 8001ae2:	bf00      	nop
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b082      	sub	sp, #8
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	4603      	mov	r3, r0
 8001af2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff ff31 	bl	8001960 <__NVIC_EnableIRQ>
}
 8001afe:	bf00      	nop
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b082      	sub	sp, #8
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff ffa2 	bl	8001a58 <SysTick_Config>
 8001b14:	4603      	mov	r3, r0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b084      	sub	sp, #16
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b2c:	f7ff feb6 	bl	800189c <HAL_GetTick>
 8001b30:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d008      	beq.n	8001b50 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2280      	movs	r2, #128	; 0x80
 8001b42:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e052      	b.n	8001bf6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f022 0216 	bic.w	r2, r2, #22
 8001b5e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	695a      	ldr	r2, [r3, #20]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b6e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d103      	bne.n	8001b80 <HAL_DMA_Abort+0x62>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d007      	beq.n	8001b90 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f022 0208 	bic.w	r2, r2, #8
 8001b8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f022 0201 	bic.w	r2, r2, #1
 8001b9e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ba0:	e013      	b.n	8001bca <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ba2:	f7ff fe7b 	bl	800189c <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b05      	cmp	r3, #5
 8001bae:	d90c      	bls.n	8001bca <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2220      	movs	r2, #32
 8001bb4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2203      	movs	r2, #3
 8001bba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e015      	b.n	8001bf6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1e4      	bne.n	8001ba2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bdc:	223f      	movs	r2, #63	; 0x3f
 8001bde:	409a      	lsls	r2, r3
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d004      	beq.n	8001c1c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2280      	movs	r2, #128	; 0x80
 8001c16:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e00c      	b.n	8001c36 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2205      	movs	r2, #5
 8001c20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f022 0201 	bic.w	r2, r2, #1
 8001c32:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
	...

08001c44 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d101      	bne.n	8001c56 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e06c      	b.n	8001d30 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d106      	bne.n	8001c6e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2223      	movs	r2, #35	; 0x23
 8001c64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff f849 	bl	8000d00 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	4b31      	ldr	r3, [pc, #196]	; (8001d38 <HAL_ETH_Init+0xf4>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c76:	4a30      	ldr	r2, [pc, #192]	; (8001d38 <HAL_ETH_Init+0xf4>)
 8001c78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c7e:	4b2e      	ldr	r3, [pc, #184]	; (8001d38 <HAL_ETH_Init+0xf4>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c86:	60bb      	str	r3, [r7, #8]
 8001c88:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001c8a:	4b2c      	ldr	r3, [pc, #176]	; (8001d3c <HAL_ETH_Init+0xf8>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	4a2b      	ldr	r2, [pc, #172]	; (8001d3c <HAL_ETH_Init+0xf8>)
 8001c90:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001c94:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001c96:	4b29      	ldr	r3, [pc, #164]	; (8001d3c <HAL_ETH_Init+0xf8>)
 8001c98:	685a      	ldr	r2, [r3, #4]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	4927      	ldr	r1, [pc, #156]	; (8001d3c <HAL_ETH_Init+0xf8>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001ca4:	4b25      	ldr	r3, [pc, #148]	; (8001d3c <HAL_ETH_Init+0xf8>)
 8001ca6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	6812      	ldr	r2, [r2, #0]
 8001cb6:	f043 0301 	orr.w	r3, r3, #1
 8001cba:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001cbe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cc0:	f7ff fdec 	bl	800189c <HAL_GetTick>
 8001cc4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001cc6:	e011      	b.n	8001cec <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001cc8:	f7ff fde8 	bl	800189c <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001cd6:	d909      	bls.n	8001cec <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2204      	movs	r2, #4
 8001cdc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	22e0      	movs	r2, #224	; 0xe0
 8001ce4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e021      	b.n	8001d30 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1e4      	bne.n	8001cc8 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f958 	bl	8001fb4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 f9ff 	bl	8002108 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 fa55 	bl	80021ba <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	461a      	mov	r2, r3
 8001d16:	2100      	movs	r1, #0
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 f9bd 	bl	8002098 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2210      	movs	r2, #16
 8001d2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40013800 	.word	0x40013800

08001d40 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	4b51      	ldr	r3, [pc, #324]	; (8001e9c <ETH_SetMACConfig+0x15c>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	7c1b      	ldrb	r3, [r3, #16]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d102      	bne.n	8001d68 <ETH_SetMACConfig+0x28>
 8001d62:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001d66:	e000      	b.n	8001d6a <ETH_SetMACConfig+0x2a>
 8001d68:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	7c5b      	ldrb	r3, [r3, #17]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d102      	bne.n	8001d78 <ETH_SetMACConfig+0x38>
 8001d72:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d76:	e000      	b.n	8001d7a <ETH_SetMACConfig+0x3a>
 8001d78:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001d7a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001d80:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	7fdb      	ldrb	r3, [r3, #31]
 8001d86:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001d88:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001d8e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	7f92      	ldrb	r2, [r2, #30]
 8001d94:	2a00      	cmp	r2, #0
 8001d96:	d102      	bne.n	8001d9e <ETH_SetMACConfig+0x5e>
 8001d98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d9c:	e000      	b.n	8001da0 <ETH_SetMACConfig+0x60>
 8001d9e:	2200      	movs	r2, #0
                        macconf->Speed |
 8001da0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	7f1b      	ldrb	r3, [r3, #28]
 8001da6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001da8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001dae:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	791b      	ldrb	r3, [r3, #4]
 8001db4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001db6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001dbe:	2a00      	cmp	r2, #0
 8001dc0:	d102      	bne.n	8001dc8 <ETH_SetMACConfig+0x88>
 8001dc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dc6:	e000      	b.n	8001dca <ETH_SetMACConfig+0x8a>
 8001dc8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001dca:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	7bdb      	ldrb	r3, [r3, #15]
 8001dd0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001dd2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001dd8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001de0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001de2:	4313      	orrs	r3, r2
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001dfa:	2001      	movs	r0, #1
 8001dfc:	f7ff fd5a 	bl	80018b4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68fa      	ldr	r2, [r7, #12]
 8001e06:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001e16:	4013      	ands	r3, r2
 8001e18:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e1e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001e20:	683a      	ldr	r2, [r7, #0]
 8001e22:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001e26:	2a00      	cmp	r2, #0
 8001e28:	d101      	bne.n	8001e2e <ETH_SetMACConfig+0xee>
 8001e2a:	2280      	movs	r2, #128	; 0x80
 8001e2c:	e000      	b.n	8001e30 <ETH_SetMACConfig+0xf0>
 8001e2e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e30:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001e36:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001e3e:	2a01      	cmp	r2, #1
 8001e40:	d101      	bne.n	8001e46 <ETH_SetMACConfig+0x106>
 8001e42:	2208      	movs	r2, #8
 8001e44:	e000      	b.n	8001e48 <ETH_SetMACConfig+0x108>
 8001e46:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001e48:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001e4a:	683a      	ldr	r2, [r7, #0]
 8001e4c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001e50:	2a01      	cmp	r2, #1
 8001e52:	d101      	bne.n	8001e58 <ETH_SetMACConfig+0x118>
 8001e54:	2204      	movs	r2, #4
 8001e56:	e000      	b.n	8001e5a <ETH_SetMACConfig+0x11a>
 8001e58:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001e5a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001e62:	2a01      	cmp	r2, #1
 8001e64:	d101      	bne.n	8001e6a <ETH_SetMACConfig+0x12a>
 8001e66:	2202      	movs	r2, #2
 8001e68:	e000      	b.n	8001e6c <ETH_SetMACConfig+0x12c>
 8001e6a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e84:	2001      	movs	r0, #1
 8001e86:	f7ff fd15 	bl	80018b4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	619a      	str	r2, [r3, #24]
}
 8001e92:	bf00      	nop
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	ff20810f 	.word	0xff20810f

08001ea0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	4b3d      	ldr	r3, [pc, #244]	; (8001fb0 <ETH_SetDMAConfig+0x110>)
 8001eba:	4013      	ands	r3, r2
 8001ebc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	7b1b      	ldrb	r3, [r3, #12]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d102      	bne.n	8001ecc <ETH_SetDMAConfig+0x2c>
 8001ec6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001eca:	e000      	b.n	8001ece <ETH_SetDMAConfig+0x2e>
 8001ecc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	7b5b      	ldrb	r3, [r3, #13]
 8001ed2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001ed4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001ed6:	683a      	ldr	r2, [r7, #0]
 8001ed8:	7f52      	ldrb	r2, [r2, #29]
 8001eda:	2a00      	cmp	r2, #0
 8001edc:	d102      	bne.n	8001ee4 <ETH_SetDMAConfig+0x44>
 8001ede:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001ee2:	e000      	b.n	8001ee6 <ETH_SetDMAConfig+0x46>
 8001ee4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001ee6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	7b9b      	ldrb	r3, [r3, #14]
 8001eec:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001eee:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001ef4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	7f1b      	ldrb	r3, [r3, #28]
 8001efa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001efc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	7f9b      	ldrb	r3, [r3, #30]
 8001f02:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001f04:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001f0a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f12:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f14:	4313      	orrs	r3, r2
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f24:	461a      	mov	r2, r3
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f36:	2001      	movs	r0, #1
 8001f38:	f7ff fcbc 	bl	80018b4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f44:	461a      	mov	r2, r3
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	791b      	ldrb	r3, [r3, #4]
 8001f4e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f54:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001f5a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001f60:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f68:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001f6a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f70:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001f72:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001f78:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	6812      	ldr	r2, [r2, #0]
 8001f7e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001f82:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001f86:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f94:	2001      	movs	r0, #1
 8001f96:	f7ff fc8d 	bl	80018b4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6013      	str	r3, [r2, #0]
}
 8001fa8:	bf00      	nop
 8001faa:	3710      	adds	r7, #16
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	f8de3f23 	.word	0xf8de3f23

08001fb4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b0a6      	sub	sp, #152	; 0x98
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001fea:	2300      	movs	r3, #0
 8001fec:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002004:	2300      	movs	r3, #0
 8002006:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800200a:	2300      	movs	r3, #0
 800200c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002010:	2300      	movs	r3, #0
 8002012:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002016:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800201a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800201c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002020:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002022:	2300      	movs	r3, #0
 8002024:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002028:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800202c:	4619      	mov	r1, r3
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f7ff fe86 	bl	8001d40 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002034:	2301      	movs	r3, #1
 8002036:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002038:	2301      	movs	r3, #1
 800203a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800203c:	2301      	movs	r3, #1
 800203e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002042:	2301      	movs	r3, #1
 8002044:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002046:	2300      	movs	r3, #0
 8002048:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800204a:	2300      	movs	r3, #0
 800204c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002050:	2300      	movs	r3, #0
 8002052:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002056:	2300      	movs	r3, #0
 8002058:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800205a:	2301      	movs	r3, #1
 800205c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002060:	2301      	movs	r3, #1
 8002062:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002064:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002068:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800206a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800206e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002070:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002074:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002076:	2301      	movs	r3, #1
 8002078:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800207c:	2300      	movs	r3, #0
 800207e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002080:	2300      	movs	r3, #0
 8002082:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002084:	f107 0308 	add.w	r3, r7, #8
 8002088:	4619      	mov	r1, r3
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7ff ff08 	bl	8001ea0 <ETH_SetDMAConfig>
}
 8002090:	bf00      	nop
 8002092:	3798      	adds	r7, #152	; 0x98
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002098:	b480      	push	{r7}
 800209a:	b087      	sub	sp, #28
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3305      	adds	r3, #5
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	021b      	lsls	r3, r3, #8
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	3204      	adds	r2, #4
 80020b0:	7812      	ldrb	r2, [r2, #0]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	4b11      	ldr	r3, [pc, #68]	; (8002100 <ETH_MACAddressConfig+0x68>)
 80020ba:	4413      	add	r3, r2
 80020bc:	461a      	mov	r2, r3
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3303      	adds	r3, #3
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	061a      	lsls	r2, r3, #24
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	3302      	adds	r3, #2
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	041b      	lsls	r3, r3, #16
 80020d2:	431a      	orrs	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	3301      	adds	r3, #1
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	021b      	lsls	r3, r3, #8
 80020dc:	4313      	orrs	r3, r2
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	7812      	ldrb	r2, [r2, #0]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	4b06      	ldr	r3, [pc, #24]	; (8002104 <ETH_MACAddressConfig+0x6c>)
 80020ea:	4413      	add	r3, r2
 80020ec:	461a      	mov	r2, r3
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	6013      	str	r3, [r2, #0]
}
 80020f2:	bf00      	nop
 80020f4:	371c      	adds	r7, #28
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	40028040 	.word	0x40028040
 8002104:	40028044 	.word	0x40028044

08002108 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002110:	2300      	movs	r3, #0
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	e03e      	b.n	8002194 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	68d9      	ldr	r1, [r3, #12]
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	440b      	add	r3, r1
 8002126:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	2200      	movs	r2, #0
 800212c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	2200      	movs	r2, #0
 8002132:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	2200      	movs	r2, #0
 800213e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002140:	68b9      	ldr	r1, [r7, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68fa      	ldr	r2, [r7, #12]
 8002146:	3206      	adds	r2, #6
 8002148:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2b02      	cmp	r3, #2
 800215c:	d80c      	bhi.n	8002178 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68d9      	ldr	r1, [r3, #12]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	1c5a      	adds	r2, r3, #1
 8002166:	4613      	mov	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	00db      	lsls	r3, r3, #3
 800216e:	440b      	add	r3, r1
 8002170:	461a      	mov	r2, r3
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	60da      	str	r2, [r3, #12]
 8002176:	e004      	b.n	8002182 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	461a      	mov	r2, r3
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	3301      	adds	r3, #1
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2b03      	cmp	r3, #3
 8002198:	d9bd      	bls.n	8002116 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68da      	ldr	r2, [r3, #12]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021ac:	611a      	str	r2, [r3, #16]
}
 80021ae:	bf00      	nop
 80021b0:	3714      	adds	r7, #20
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80021ba:	b480      	push	{r7}
 80021bc:	b085      	sub	sp, #20
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	e046      	b.n	8002256 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6919      	ldr	r1, [r3, #16]
 80021cc:	68fa      	ldr	r2, [r7, #12]
 80021ce:	4613      	mov	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	4413      	add	r3, r2
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	440b      	add	r3, r1
 80021d8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	2200      	movs	r2, #0
 80021e4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2200      	movs	r2, #0
 80021f0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	2200      	movs	r2, #0
 80021f6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	2200      	movs	r2, #0
 80021fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002204:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800220c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800221a:	68b9      	ldr	r1, [r7, #8]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	3212      	adds	r2, #18
 8002222:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2b02      	cmp	r3, #2
 800222a:	d80c      	bhi.n	8002246 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6919      	ldr	r1, [r3, #16]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	1c5a      	adds	r2, r3, #1
 8002234:	4613      	mov	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	440b      	add	r3, r1
 800223e:	461a      	mov	r2, r3
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	60da      	str	r2, [r3, #12]
 8002244:	e004      	b.n	8002250 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	461a      	mov	r2, r3
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	3301      	adds	r3, #1
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2b03      	cmp	r3, #3
 800225a:	d9b5      	bls.n	80021c8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	691a      	ldr	r2, [r3, #16]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002286:	60da      	str	r2, [r3, #12]
}
 8002288:	bf00      	nop
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002294:	b480      	push	{r7}
 8002296:	b089      	sub	sp, #36	; 0x24
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800229e:	2300      	movs	r3, #0
 80022a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022a2:	2300      	movs	r3, #0
 80022a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022aa:	2300      	movs	r3, #0
 80022ac:	61fb      	str	r3, [r7, #28]
 80022ae:	e177      	b.n	80025a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022b0:	2201      	movs	r2, #1
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	697a      	ldr	r2, [r7, #20]
 80022c0:	4013      	ands	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	f040 8166 	bne.w	800259a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f003 0303 	and.w	r3, r3, #3
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d005      	beq.n	80022e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d130      	bne.n	8002348 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	2203      	movs	r2, #3
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43db      	mvns	r3, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4013      	ands	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	68da      	ldr	r2, [r3, #12]
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	69ba      	ldr	r2, [r7, #24]
 800230c:	4313      	orrs	r3, r2
 800230e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800231c:	2201      	movs	r2, #1
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	43db      	mvns	r3, r3
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	4013      	ands	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	091b      	lsrs	r3, r3, #4
 8002332:	f003 0201 	and.w	r2, r3, #1
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	4313      	orrs	r3, r2
 8002340:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f003 0303 	and.w	r3, r3, #3
 8002350:	2b03      	cmp	r3, #3
 8002352:	d017      	beq.n	8002384 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	2203      	movs	r2, #3
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	43db      	mvns	r3, r3
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4013      	ands	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	4313      	orrs	r3, r2
 800237c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 0303 	and.w	r3, r3, #3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d123      	bne.n	80023d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	08da      	lsrs	r2, r3, #3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3208      	adds	r2, #8
 8002398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800239c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	f003 0307 	and.w	r3, r3, #7
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	220f      	movs	r2, #15
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	691a      	ldr	r2, [r3, #16]
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	08da      	lsrs	r2, r3, #3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	3208      	adds	r2, #8
 80023d2:	69b9      	ldr	r1, [r7, #24]
 80023d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	2203      	movs	r2, #3
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	43db      	mvns	r3, r3
 80023ea:	69ba      	ldr	r2, [r7, #24]
 80023ec:	4013      	ands	r3, r2
 80023ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f003 0203 	and.w	r2, r3, #3
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4313      	orrs	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 80c0 	beq.w	800259a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	4b66      	ldr	r3, [pc, #408]	; (80025b8 <HAL_GPIO_Init+0x324>)
 8002420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002422:	4a65      	ldr	r2, [pc, #404]	; (80025b8 <HAL_GPIO_Init+0x324>)
 8002424:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002428:	6453      	str	r3, [r2, #68]	; 0x44
 800242a:	4b63      	ldr	r3, [pc, #396]	; (80025b8 <HAL_GPIO_Init+0x324>)
 800242c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002436:	4a61      	ldr	r2, [pc, #388]	; (80025bc <HAL_GPIO_Init+0x328>)
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	089b      	lsrs	r3, r3, #2
 800243c:	3302      	adds	r3, #2
 800243e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002442:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	f003 0303 	and.w	r3, r3, #3
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	220f      	movs	r2, #15
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43db      	mvns	r3, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4013      	ands	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a58      	ldr	r2, [pc, #352]	; (80025c0 <HAL_GPIO_Init+0x32c>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d037      	beq.n	80024d2 <HAL_GPIO_Init+0x23e>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a57      	ldr	r2, [pc, #348]	; (80025c4 <HAL_GPIO_Init+0x330>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d031      	beq.n	80024ce <HAL_GPIO_Init+0x23a>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a56      	ldr	r2, [pc, #344]	; (80025c8 <HAL_GPIO_Init+0x334>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d02b      	beq.n	80024ca <HAL_GPIO_Init+0x236>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a55      	ldr	r2, [pc, #340]	; (80025cc <HAL_GPIO_Init+0x338>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d025      	beq.n	80024c6 <HAL_GPIO_Init+0x232>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a54      	ldr	r2, [pc, #336]	; (80025d0 <HAL_GPIO_Init+0x33c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d01f      	beq.n	80024c2 <HAL_GPIO_Init+0x22e>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a53      	ldr	r2, [pc, #332]	; (80025d4 <HAL_GPIO_Init+0x340>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d019      	beq.n	80024be <HAL_GPIO_Init+0x22a>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a52      	ldr	r2, [pc, #328]	; (80025d8 <HAL_GPIO_Init+0x344>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d013      	beq.n	80024ba <HAL_GPIO_Init+0x226>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a51      	ldr	r2, [pc, #324]	; (80025dc <HAL_GPIO_Init+0x348>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d00d      	beq.n	80024b6 <HAL_GPIO_Init+0x222>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a50      	ldr	r2, [pc, #320]	; (80025e0 <HAL_GPIO_Init+0x34c>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d007      	beq.n	80024b2 <HAL_GPIO_Init+0x21e>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a4f      	ldr	r2, [pc, #316]	; (80025e4 <HAL_GPIO_Init+0x350>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d101      	bne.n	80024ae <HAL_GPIO_Init+0x21a>
 80024aa:	2309      	movs	r3, #9
 80024ac:	e012      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024ae:	230a      	movs	r3, #10
 80024b0:	e010      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024b2:	2308      	movs	r3, #8
 80024b4:	e00e      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024b6:	2307      	movs	r3, #7
 80024b8:	e00c      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024ba:	2306      	movs	r3, #6
 80024bc:	e00a      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024be:	2305      	movs	r3, #5
 80024c0:	e008      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024c2:	2304      	movs	r3, #4
 80024c4:	e006      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024c6:	2303      	movs	r3, #3
 80024c8:	e004      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024ca:	2302      	movs	r3, #2
 80024cc:	e002      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <HAL_GPIO_Init+0x240>
 80024d2:	2300      	movs	r3, #0
 80024d4:	69fa      	ldr	r2, [r7, #28]
 80024d6:	f002 0203 	and.w	r2, r2, #3
 80024da:	0092      	lsls	r2, r2, #2
 80024dc:	4093      	lsls	r3, r2
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024e4:	4935      	ldr	r1, [pc, #212]	; (80025bc <HAL_GPIO_Init+0x328>)
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	089b      	lsrs	r3, r3, #2
 80024ea:	3302      	adds	r3, #2
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024f2:	4b3d      	ldr	r3, [pc, #244]	; (80025e8 <HAL_GPIO_Init+0x354>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	43db      	mvns	r3, r3
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	4013      	ands	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002516:	4a34      	ldr	r2, [pc, #208]	; (80025e8 <HAL_GPIO_Init+0x354>)
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800251c:	4b32      	ldr	r3, [pc, #200]	; (80025e8 <HAL_GPIO_Init+0x354>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	43db      	mvns	r3, r3
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	4013      	ands	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	4313      	orrs	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002540:	4a29      	ldr	r2, [pc, #164]	; (80025e8 <HAL_GPIO_Init+0x354>)
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002546:	4b28      	ldr	r3, [pc, #160]	; (80025e8 <HAL_GPIO_Init+0x354>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	43db      	mvns	r3, r3
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	4013      	ands	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	4313      	orrs	r3, r2
 8002568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800256a:	4a1f      	ldr	r2, [pc, #124]	; (80025e8 <HAL_GPIO_Init+0x354>)
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002570:	4b1d      	ldr	r3, [pc, #116]	; (80025e8 <HAL_GPIO_Init+0x354>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	43db      	mvns	r3, r3
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	4013      	ands	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002594:	4a14      	ldr	r2, [pc, #80]	; (80025e8 <HAL_GPIO_Init+0x354>)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	3301      	adds	r3, #1
 800259e:	61fb      	str	r3, [r7, #28]
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	2b0f      	cmp	r3, #15
 80025a4:	f67f ae84 	bls.w	80022b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025a8:	bf00      	nop
 80025aa:	bf00      	nop
 80025ac:	3724      	adds	r7, #36	; 0x24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	40023800 	.word	0x40023800
 80025bc:	40013800 	.word	0x40013800
 80025c0:	40020000 	.word	0x40020000
 80025c4:	40020400 	.word	0x40020400
 80025c8:	40020800 	.word	0x40020800
 80025cc:	40020c00 	.word	0x40020c00
 80025d0:	40021000 	.word	0x40021000
 80025d4:	40021400 	.word	0x40021400
 80025d8:	40021800 	.word	0x40021800
 80025dc:	40021c00 	.word	0x40021c00
 80025e0:	40022000 	.word	0x40022000
 80025e4:	40022400 	.word	0x40022400
 80025e8:	40013c00 	.word	0x40013c00

080025ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	460b      	mov	r3, r1
 80025f6:	807b      	strh	r3, [r7, #2]
 80025f8:	4613      	mov	r3, r2
 80025fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025fc:	787b      	ldrb	r3, [r7, #1]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d003      	beq.n	800260a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002602:	887a      	ldrh	r2, [r7, #2]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002608:	e003      	b.n	8002612 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800260a:	887b      	ldrh	r3, [r7, #2]
 800260c:	041a      	lsls	r2, r3, #16
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	619a      	str	r2, [r3, #24]
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr

0800261e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800261e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002620:	b08f      	sub	sp, #60	; 0x3c
 8002622:	af0a      	add	r7, sp, #40	; 0x28
 8002624:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d101      	bne.n	8002630 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e10f      	b.n	8002850 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d106      	bne.n	8002650 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7fe fcac 	bl	8000fa8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2203      	movs	r2, #3
 8002654:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800265c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002660:	2b00      	cmp	r3, #0
 8002662:	d102      	bne.n	800266a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4618      	mov	r0, r3
 8002670:	f001 fe63 	bl	800433a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	603b      	str	r3, [r7, #0]
 800267a:	687e      	ldr	r6, [r7, #4]
 800267c:	466d      	mov	r5, sp
 800267e:	f106 0410 	add.w	r4, r6, #16
 8002682:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002684:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002686:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002688:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800268a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800268e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002692:	1d33      	adds	r3, r6, #4
 8002694:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002696:	6838      	ldr	r0, [r7, #0]
 8002698:	f001 fdee 	bl	8004278 <USB_CoreInit>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d005      	beq.n	80026ae <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2202      	movs	r2, #2
 80026a6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e0d0      	b.n	8002850 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2100      	movs	r1, #0
 80026b4:	4618      	mov	r0, r3
 80026b6:	f001 fe51 	bl	800435c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026ba:	2300      	movs	r3, #0
 80026bc:	73fb      	strb	r3, [r7, #15]
 80026be:	e04a      	b.n	8002756 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80026c0:	7bfa      	ldrb	r2, [r7, #15]
 80026c2:	6879      	ldr	r1, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	00db      	lsls	r3, r3, #3
 80026c8:	4413      	add	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	333d      	adds	r3, #61	; 0x3d
 80026d0:	2201      	movs	r2, #1
 80026d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80026d4:	7bfa      	ldrb	r2, [r7, #15]
 80026d6:	6879      	ldr	r1, [r7, #4]
 80026d8:	4613      	mov	r3, r2
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	4413      	add	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	440b      	add	r3, r1
 80026e2:	333c      	adds	r3, #60	; 0x3c
 80026e4:	7bfa      	ldrb	r2, [r7, #15]
 80026e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80026e8:	7bfa      	ldrb	r2, [r7, #15]
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
 80026ec:	b298      	uxth	r0, r3
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	4613      	mov	r3, r2
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	440b      	add	r3, r1
 80026fa:	3344      	adds	r3, #68	; 0x44
 80026fc:	4602      	mov	r2, r0
 80026fe:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002700:	7bfa      	ldrb	r2, [r7, #15]
 8002702:	6879      	ldr	r1, [r7, #4]
 8002704:	4613      	mov	r3, r2
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	4413      	add	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	440b      	add	r3, r1
 800270e:	3340      	adds	r3, #64	; 0x40
 8002710:	2200      	movs	r2, #0
 8002712:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002714:	7bfa      	ldrb	r2, [r7, #15]
 8002716:	6879      	ldr	r1, [r7, #4]
 8002718:	4613      	mov	r3, r2
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	4413      	add	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	440b      	add	r3, r1
 8002722:	3348      	adds	r3, #72	; 0x48
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002728:	7bfa      	ldrb	r2, [r7, #15]
 800272a:	6879      	ldr	r1, [r7, #4]
 800272c:	4613      	mov	r3, r2
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	4413      	add	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	440b      	add	r3, r1
 8002736:	334c      	adds	r3, #76	; 0x4c
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800273c:	7bfa      	ldrb	r2, [r7, #15]
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	4613      	mov	r3, r2
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	4413      	add	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	440b      	add	r3, r1
 800274a:	3354      	adds	r3, #84	; 0x54
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002750:	7bfb      	ldrb	r3, [r7, #15]
 8002752:	3301      	adds	r3, #1
 8002754:	73fb      	strb	r3, [r7, #15]
 8002756:	7bfa      	ldrb	r2, [r7, #15]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	429a      	cmp	r2, r3
 800275e:	d3af      	bcc.n	80026c0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002760:	2300      	movs	r3, #0
 8002762:	73fb      	strb	r3, [r7, #15]
 8002764:	e044      	b.n	80027f0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002766:	7bfa      	ldrb	r2, [r7, #15]
 8002768:	6879      	ldr	r1, [r7, #4]
 800276a:	4613      	mov	r3, r2
 800276c:	00db      	lsls	r3, r3, #3
 800276e:	4413      	add	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	440b      	add	r3, r1
 8002774:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002778:	2200      	movs	r2, #0
 800277a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800277c:	7bfa      	ldrb	r2, [r7, #15]
 800277e:	6879      	ldr	r1, [r7, #4]
 8002780:	4613      	mov	r3, r2
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	4413      	add	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800278e:	7bfa      	ldrb	r2, [r7, #15]
 8002790:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002792:	7bfa      	ldrb	r2, [r7, #15]
 8002794:	6879      	ldr	r1, [r7, #4]
 8002796:	4613      	mov	r3, r2
 8002798:	00db      	lsls	r3, r3, #3
 800279a:	4413      	add	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	440b      	add	r3, r1
 80027a0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80027a4:	2200      	movs	r2, #0
 80027a6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027a8:	7bfa      	ldrb	r2, [r7, #15]
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	4613      	mov	r3, r2
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	4413      	add	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80027be:	7bfa      	ldrb	r2, [r7, #15]
 80027c0:	6879      	ldr	r1, [r7, #4]
 80027c2:	4613      	mov	r3, r2
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	4413      	add	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	440b      	add	r3, r1
 80027cc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80027d4:	7bfa      	ldrb	r2, [r7, #15]
 80027d6:	6879      	ldr	r1, [r7, #4]
 80027d8:	4613      	mov	r3, r2
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	4413      	add	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	3301      	adds	r3, #1
 80027ee:	73fb      	strb	r3, [r7, #15]
 80027f0:	7bfa      	ldrb	r2, [r7, #15]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d3b5      	bcc.n	8002766 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	603b      	str	r3, [r7, #0]
 8002800:	687e      	ldr	r6, [r7, #4]
 8002802:	466d      	mov	r5, sp
 8002804:	f106 0410 	add.w	r4, r6, #16
 8002808:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800280a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800280c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800280e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002810:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002814:	e885 0003 	stmia.w	r5, {r0, r1}
 8002818:	1d33      	adds	r3, r6, #4
 800281a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800281c:	6838      	ldr	r0, [r7, #0]
 800281e:	f001 fde9 	bl	80043f4 <USB_DevInit>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d005      	beq.n	8002834 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2202      	movs	r2, #2
 800282c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e00d      	b.n	8002850 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4618      	mov	r0, r3
 800284a:	f001 ffb4 	bl	80047b6 <USB_DevDisconnect>

  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3714      	adds	r7, #20
 8002854:	46bd      	mov	sp, r7
 8002856:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002858 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b086      	sub	sp, #24
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e267      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	2b00      	cmp	r3, #0
 8002874:	d075      	beq.n	8002962 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002876:	4b88      	ldr	r3, [pc, #544]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f003 030c 	and.w	r3, r3, #12
 800287e:	2b04      	cmp	r3, #4
 8002880:	d00c      	beq.n	800289c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002882:	4b85      	ldr	r3, [pc, #532]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800288a:	2b08      	cmp	r3, #8
 800288c:	d112      	bne.n	80028b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800288e:	4b82      	ldr	r3, [pc, #520]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002896:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800289a:	d10b      	bne.n	80028b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800289c:	4b7e      	ldr	r3, [pc, #504]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d05b      	beq.n	8002960 <HAL_RCC_OscConfig+0x108>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d157      	bne.n	8002960 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e242      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028bc:	d106      	bne.n	80028cc <HAL_RCC_OscConfig+0x74>
 80028be:	4b76      	ldr	r3, [pc, #472]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a75      	ldr	r2, [pc, #468]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80028c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028c8:	6013      	str	r3, [r2, #0]
 80028ca:	e01d      	b.n	8002908 <HAL_RCC_OscConfig+0xb0>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028d4:	d10c      	bne.n	80028f0 <HAL_RCC_OscConfig+0x98>
 80028d6:	4b70      	ldr	r3, [pc, #448]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a6f      	ldr	r2, [pc, #444]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80028dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028e0:	6013      	str	r3, [r2, #0]
 80028e2:	4b6d      	ldr	r3, [pc, #436]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a6c      	ldr	r2, [pc, #432]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80028e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ec:	6013      	str	r3, [r2, #0]
 80028ee:	e00b      	b.n	8002908 <HAL_RCC_OscConfig+0xb0>
 80028f0:	4b69      	ldr	r3, [pc, #420]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a68      	ldr	r2, [pc, #416]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80028f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028fa:	6013      	str	r3, [r2, #0]
 80028fc:	4b66      	ldr	r3, [pc, #408]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a65      	ldr	r2, [pc, #404]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002902:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002906:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d013      	beq.n	8002938 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002910:	f7fe ffc4 	bl	800189c <HAL_GetTick>
 8002914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002918:	f7fe ffc0 	bl	800189c <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b64      	cmp	r3, #100	; 0x64
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e207      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292a:	4b5b      	ldr	r3, [pc, #364]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d0f0      	beq.n	8002918 <HAL_RCC_OscConfig+0xc0>
 8002936:	e014      	b.n	8002962 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002938:	f7fe ffb0 	bl	800189c <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002940:	f7fe ffac 	bl	800189c <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b64      	cmp	r3, #100	; 0x64
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e1f3      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002952:	4b51      	ldr	r3, [pc, #324]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1f0      	bne.n	8002940 <HAL_RCC_OscConfig+0xe8>
 800295e:	e000      	b.n	8002962 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002960:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d063      	beq.n	8002a36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800296e:	4b4a      	ldr	r3, [pc, #296]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 030c 	and.w	r3, r3, #12
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00b      	beq.n	8002992 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800297a:	4b47      	ldr	r3, [pc, #284]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002982:	2b08      	cmp	r3, #8
 8002984:	d11c      	bne.n	80029c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002986:	4b44      	ldr	r3, [pc, #272]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d116      	bne.n	80029c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002992:	4b41      	ldr	r3, [pc, #260]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d005      	beq.n	80029aa <HAL_RCC_OscConfig+0x152>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d001      	beq.n	80029aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e1c7      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029aa:	4b3b      	ldr	r3, [pc, #236]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	00db      	lsls	r3, r3, #3
 80029b8:	4937      	ldr	r1, [pc, #220]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029be:	e03a      	b.n	8002a36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d020      	beq.n	8002a0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029c8:	4b34      	ldr	r3, [pc, #208]	; (8002a9c <HAL_RCC_OscConfig+0x244>)
 80029ca:	2201      	movs	r2, #1
 80029cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ce:	f7fe ff65 	bl	800189c <HAL_GetTick>
 80029d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029d6:	f7fe ff61 	bl	800189c <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e1a8      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e8:	4b2b      	ldr	r3, [pc, #172]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d0f0      	beq.n	80029d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f4:	4b28      	ldr	r3, [pc, #160]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	4925      	ldr	r1, [pc, #148]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	600b      	str	r3, [r1, #0]
 8002a08:	e015      	b.n	8002a36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a0a:	4b24      	ldr	r3, [pc, #144]	; (8002a9c <HAL_RCC_OscConfig+0x244>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a10:	f7fe ff44 	bl	800189c <HAL_GetTick>
 8002a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a18:	f7fe ff40 	bl	800189c <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e187      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a2a:	4b1b      	ldr	r3, [pc, #108]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0302 	and.w	r3, r3, #2
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d1f0      	bne.n	8002a18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0308 	and.w	r3, r3, #8
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d036      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	695b      	ldr	r3, [r3, #20]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d016      	beq.n	8002a78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a4a:	4b15      	ldr	r3, [pc, #84]	; (8002aa0 <HAL_RCC_OscConfig+0x248>)
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a50:	f7fe ff24 	bl	800189c <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a58:	f7fe ff20 	bl	800189c <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e167      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a6a:	4b0b      	ldr	r3, [pc, #44]	; (8002a98 <HAL_RCC_OscConfig+0x240>)
 8002a6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a6e:	f003 0302 	and.w	r3, r3, #2
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d0f0      	beq.n	8002a58 <HAL_RCC_OscConfig+0x200>
 8002a76:	e01b      	b.n	8002ab0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a78:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <HAL_RCC_OscConfig+0x248>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a7e:	f7fe ff0d 	bl	800189c <HAL_GetTick>
 8002a82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a84:	e00e      	b.n	8002aa4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a86:	f7fe ff09 	bl	800189c <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d907      	bls.n	8002aa4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e150      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	42470000 	.word	0x42470000
 8002aa0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa4:	4b88      	ldr	r3, [pc, #544]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d1ea      	bne.n	8002a86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 8097 	beq.w	8002bec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac2:	4b81      	ldr	r3, [pc, #516]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d10f      	bne.n	8002aee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60bb      	str	r3, [r7, #8]
 8002ad2:	4b7d      	ldr	r3, [pc, #500]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	4a7c      	ldr	r2, [pc, #496]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002adc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ade:	4b7a      	ldr	r3, [pc, #488]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae6:	60bb      	str	r3, [r7, #8]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aea:	2301      	movs	r3, #1
 8002aec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aee:	4b77      	ldr	r3, [pc, #476]	; (8002ccc <HAL_RCC_OscConfig+0x474>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d118      	bne.n	8002b2c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002afa:	4b74      	ldr	r3, [pc, #464]	; (8002ccc <HAL_RCC_OscConfig+0x474>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a73      	ldr	r2, [pc, #460]	; (8002ccc <HAL_RCC_OscConfig+0x474>)
 8002b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b06:	f7fe fec9 	bl	800189c <HAL_GetTick>
 8002b0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0c:	e008      	b.n	8002b20 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0e:	f7fe fec5 	bl	800189c <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e10c      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b20:	4b6a      	ldr	r3, [pc, #424]	; (8002ccc <HAL_RCC_OscConfig+0x474>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d0f0      	beq.n	8002b0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d106      	bne.n	8002b42 <HAL_RCC_OscConfig+0x2ea>
 8002b34:	4b64      	ldr	r3, [pc, #400]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b38:	4a63      	ldr	r2, [pc, #396]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002b3a:	f043 0301 	orr.w	r3, r3, #1
 8002b3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b40:	e01c      	b.n	8002b7c <HAL_RCC_OscConfig+0x324>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	2b05      	cmp	r3, #5
 8002b48:	d10c      	bne.n	8002b64 <HAL_RCC_OscConfig+0x30c>
 8002b4a:	4b5f      	ldr	r3, [pc, #380]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b4e:	4a5e      	ldr	r2, [pc, #376]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002b50:	f043 0304 	orr.w	r3, r3, #4
 8002b54:	6713      	str	r3, [r2, #112]	; 0x70
 8002b56:	4b5c      	ldr	r3, [pc, #368]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5a:	4a5b      	ldr	r2, [pc, #364]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	6713      	str	r3, [r2, #112]	; 0x70
 8002b62:	e00b      	b.n	8002b7c <HAL_RCC_OscConfig+0x324>
 8002b64:	4b58      	ldr	r3, [pc, #352]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b68:	4a57      	ldr	r2, [pc, #348]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002b6a:	f023 0301 	bic.w	r3, r3, #1
 8002b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b70:	4b55      	ldr	r3, [pc, #340]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b74:	4a54      	ldr	r2, [pc, #336]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002b76:	f023 0304 	bic.w	r3, r3, #4
 8002b7a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d015      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b84:	f7fe fe8a 	bl	800189c <HAL_GetTick>
 8002b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b8a:	e00a      	b.n	8002ba2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b8c:	f7fe fe86 	bl	800189c <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e0cb      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba2:	4b49      	ldr	r3, [pc, #292]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0ee      	beq.n	8002b8c <HAL_RCC_OscConfig+0x334>
 8002bae:	e014      	b.n	8002bda <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb0:	f7fe fe74 	bl	800189c <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb6:	e00a      	b.n	8002bce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bb8:	f7fe fe70 	bl	800189c <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e0b5      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bce:	4b3e      	ldr	r3, [pc, #248]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1ee      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bda:	7dfb      	ldrb	r3, [r7, #23]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d105      	bne.n	8002bec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002be0:	4b39      	ldr	r3, [pc, #228]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be4:	4a38      	ldr	r2, [pc, #224]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002be6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f000 80a1 	beq.w	8002d38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bf6:	4b34      	ldr	r3, [pc, #208]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 030c 	and.w	r3, r3, #12
 8002bfe:	2b08      	cmp	r3, #8
 8002c00:	d05c      	beq.n	8002cbc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d141      	bne.n	8002c8e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0a:	4b31      	ldr	r3, [pc, #196]	; (8002cd0 <HAL_RCC_OscConfig+0x478>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c10:	f7fe fe44 	bl	800189c <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c18:	f7fe fe40 	bl	800189c <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e087      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c2a:	4b27      	ldr	r3, [pc, #156]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1f0      	bne.n	8002c18 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	69da      	ldr	r2, [r3, #28]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a1b      	ldr	r3, [r3, #32]
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c44:	019b      	lsls	r3, r3, #6
 8002c46:	431a      	orrs	r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c4c:	085b      	lsrs	r3, r3, #1
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	041b      	lsls	r3, r3, #16
 8002c52:	431a      	orrs	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c58:	061b      	lsls	r3, r3, #24
 8002c5a:	491b      	ldr	r1, [pc, #108]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c60:	4b1b      	ldr	r3, [pc, #108]	; (8002cd0 <HAL_RCC_OscConfig+0x478>)
 8002c62:	2201      	movs	r2, #1
 8002c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c66:	f7fe fe19 	bl	800189c <HAL_GetTick>
 8002c6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c6c:	e008      	b.n	8002c80 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c6e:	f7fe fe15 	bl	800189c <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d901      	bls.n	8002c80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e05c      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c80:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d0f0      	beq.n	8002c6e <HAL_RCC_OscConfig+0x416>
 8002c8c:	e054      	b.n	8002d38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c8e:	4b10      	ldr	r3, [pc, #64]	; (8002cd0 <HAL_RCC_OscConfig+0x478>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c94:	f7fe fe02 	bl	800189c <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c9c:	f7fe fdfe 	bl	800189c <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e045      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cae:	4b06      	ldr	r3, [pc, #24]	; (8002cc8 <HAL_RCC_OscConfig+0x470>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1f0      	bne.n	8002c9c <HAL_RCC_OscConfig+0x444>
 8002cba:	e03d      	b.n	8002d38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d107      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e038      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
 8002cc8:	40023800 	.word	0x40023800
 8002ccc:	40007000 	.word	0x40007000
 8002cd0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	; (8002d44 <HAL_RCC_OscConfig+0x4ec>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d028      	beq.n	8002d34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d121      	bne.n	8002d34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d11a      	bne.n	8002d34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cfe:	68fa      	ldr	r2, [r7, #12]
 8002d00:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d04:	4013      	ands	r3, r2
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d111      	bne.n	8002d34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1a:	085b      	lsrs	r3, r3, #1
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d107      	bne.n	8002d34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d001      	beq.n	8002d38 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	40023800 	.word	0x40023800

08002d48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e0cc      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d5c:	4b68      	ldr	r3, [pc, #416]	; (8002f00 <HAL_RCC_ClockConfig+0x1b8>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 030f 	and.w	r3, r3, #15
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d90c      	bls.n	8002d84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6a:	4b65      	ldr	r3, [pc, #404]	; (8002f00 <HAL_RCC_ClockConfig+0x1b8>)
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	b2d2      	uxtb	r2, r2
 8002d70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d72:	4b63      	ldr	r3, [pc, #396]	; (8002f00 <HAL_RCC_ClockConfig+0x1b8>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d001      	beq.n	8002d84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e0b8      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0302 	and.w	r3, r3, #2
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d020      	beq.n	8002dd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d005      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d9c:	4b59      	ldr	r3, [pc, #356]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	4a58      	ldr	r2, [pc, #352]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002da2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002da6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0308 	and.w	r3, r3, #8
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d005      	beq.n	8002dc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002db4:	4b53      	ldr	r3, [pc, #332]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	4a52      	ldr	r2, [pc, #328]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002dba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002dbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dc0:	4b50      	ldr	r3, [pc, #320]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	494d      	ldr	r1, [pc, #308]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d044      	beq.n	8002e68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d107      	bne.n	8002df6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002de6:	4b47      	ldr	r3, [pc, #284]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d119      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e07f      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d003      	beq.n	8002e06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e02:	2b03      	cmp	r3, #3
 8002e04:	d107      	bne.n	8002e16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e06:	4b3f      	ldr	r3, [pc, #252]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d109      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e06f      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e16:	4b3b      	ldr	r3, [pc, #236]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e067      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e26:	4b37      	ldr	r3, [pc, #220]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f023 0203 	bic.w	r2, r3, #3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	4934      	ldr	r1, [pc, #208]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e38:	f7fe fd30 	bl	800189c <HAL_GetTick>
 8002e3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e3e:	e00a      	b.n	8002e56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e40:	f7fe fd2c 	bl	800189c <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e04f      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e56:	4b2b      	ldr	r3, [pc, #172]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f003 020c 	and.w	r2, r3, #12
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d1eb      	bne.n	8002e40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e68:	4b25      	ldr	r3, [pc, #148]	; (8002f00 <HAL_RCC_ClockConfig+0x1b8>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 030f 	and.w	r3, r3, #15
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d20c      	bcs.n	8002e90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e76:	4b22      	ldr	r3, [pc, #136]	; (8002f00 <HAL_RCC_ClockConfig+0x1b8>)
 8002e78:	683a      	ldr	r2, [r7, #0]
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e7e:	4b20      	ldr	r3, [pc, #128]	; (8002f00 <HAL_RCC_ClockConfig+0x1b8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 030f 	and.w	r3, r3, #15
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d001      	beq.n	8002e90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e032      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d008      	beq.n	8002eae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e9c:	4b19      	ldr	r3, [pc, #100]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	4916      	ldr	r1, [pc, #88]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0308 	and.w	r3, r3, #8
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d009      	beq.n	8002ece <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002eba:	4b12      	ldr	r3, [pc, #72]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	00db      	lsls	r3, r3, #3
 8002ec8:	490e      	ldr	r1, [pc, #56]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ece:	f000 f821 	bl	8002f14 <HAL_RCC_GetSysClockFreq>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	4b0b      	ldr	r3, [pc, #44]	; (8002f04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	091b      	lsrs	r3, r3, #4
 8002eda:	f003 030f 	and.w	r3, r3, #15
 8002ede:	490a      	ldr	r1, [pc, #40]	; (8002f08 <HAL_RCC_ClockConfig+0x1c0>)
 8002ee0:	5ccb      	ldrb	r3, [r1, r3]
 8002ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ee6:	4a09      	ldr	r2, [pc, #36]	; (8002f0c <HAL_RCC_ClockConfig+0x1c4>)
 8002ee8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002eea:	4b09      	ldr	r3, [pc, #36]	; (8002f10 <HAL_RCC_ClockConfig+0x1c8>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7fe fc90 	bl	8001814 <HAL_InitTick>

  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	40023c00 	.word	0x40023c00
 8002f04:	40023800 	.word	0x40023800
 8002f08:	080059f8 	.word	0x080059f8
 8002f0c:	20000000 	.word	0x20000000
 8002f10:	20000004 	.word	0x20000004

08002f14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f18:	b094      	sub	sp, #80	; 0x50
 8002f1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	647b      	str	r3, [r7, #68]	; 0x44
 8002f20:	2300      	movs	r3, #0
 8002f22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f24:	2300      	movs	r3, #0
 8002f26:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f2c:	4b79      	ldr	r3, [pc, #484]	; (8003114 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f003 030c 	and.w	r3, r3, #12
 8002f34:	2b08      	cmp	r3, #8
 8002f36:	d00d      	beq.n	8002f54 <HAL_RCC_GetSysClockFreq+0x40>
 8002f38:	2b08      	cmp	r3, #8
 8002f3a:	f200 80e1 	bhi.w	8003100 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d002      	beq.n	8002f48 <HAL_RCC_GetSysClockFreq+0x34>
 8002f42:	2b04      	cmp	r3, #4
 8002f44:	d003      	beq.n	8002f4e <HAL_RCC_GetSysClockFreq+0x3a>
 8002f46:	e0db      	b.n	8003100 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f48:	4b73      	ldr	r3, [pc, #460]	; (8003118 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f4a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002f4c:	e0db      	b.n	8003106 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f4e:	4b73      	ldr	r3, [pc, #460]	; (800311c <HAL_RCC_GetSysClockFreq+0x208>)
 8002f50:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f52:	e0d8      	b.n	8003106 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f54:	4b6f      	ldr	r3, [pc, #444]	; (8003114 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f5c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f5e:	4b6d      	ldr	r3, [pc, #436]	; (8003114 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d063      	beq.n	8003032 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f6a:	4b6a      	ldr	r3, [pc, #424]	; (8003114 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	099b      	lsrs	r3, r3, #6
 8002f70:	2200      	movs	r2, #0
 8002f72:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f74:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f7c:	633b      	str	r3, [r7, #48]	; 0x30
 8002f7e:	2300      	movs	r3, #0
 8002f80:	637b      	str	r3, [r7, #52]	; 0x34
 8002f82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f86:	4622      	mov	r2, r4
 8002f88:	462b      	mov	r3, r5
 8002f8a:	f04f 0000 	mov.w	r0, #0
 8002f8e:	f04f 0100 	mov.w	r1, #0
 8002f92:	0159      	lsls	r1, r3, #5
 8002f94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f98:	0150      	lsls	r0, r2, #5
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	4621      	mov	r1, r4
 8002fa0:	1a51      	subs	r1, r2, r1
 8002fa2:	6139      	str	r1, [r7, #16]
 8002fa4:	4629      	mov	r1, r5
 8002fa6:	eb63 0301 	sbc.w	r3, r3, r1
 8002faa:	617b      	str	r3, [r7, #20]
 8002fac:	f04f 0200 	mov.w	r2, #0
 8002fb0:	f04f 0300 	mov.w	r3, #0
 8002fb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fb8:	4659      	mov	r1, fp
 8002fba:	018b      	lsls	r3, r1, #6
 8002fbc:	4651      	mov	r1, sl
 8002fbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fc2:	4651      	mov	r1, sl
 8002fc4:	018a      	lsls	r2, r1, #6
 8002fc6:	4651      	mov	r1, sl
 8002fc8:	ebb2 0801 	subs.w	r8, r2, r1
 8002fcc:	4659      	mov	r1, fp
 8002fce:	eb63 0901 	sbc.w	r9, r3, r1
 8002fd2:	f04f 0200 	mov.w	r2, #0
 8002fd6:	f04f 0300 	mov.w	r3, #0
 8002fda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fe2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fe6:	4690      	mov	r8, r2
 8002fe8:	4699      	mov	r9, r3
 8002fea:	4623      	mov	r3, r4
 8002fec:	eb18 0303 	adds.w	r3, r8, r3
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	462b      	mov	r3, r5
 8002ff4:	eb49 0303 	adc.w	r3, r9, r3
 8002ff8:	60fb      	str	r3, [r7, #12]
 8002ffa:	f04f 0200 	mov.w	r2, #0
 8002ffe:	f04f 0300 	mov.w	r3, #0
 8003002:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003006:	4629      	mov	r1, r5
 8003008:	024b      	lsls	r3, r1, #9
 800300a:	4621      	mov	r1, r4
 800300c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003010:	4621      	mov	r1, r4
 8003012:	024a      	lsls	r2, r1, #9
 8003014:	4610      	mov	r0, r2
 8003016:	4619      	mov	r1, r3
 8003018:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800301a:	2200      	movs	r2, #0
 800301c:	62bb      	str	r3, [r7, #40]	; 0x28
 800301e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003020:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003024:	f7fd f934 	bl	8000290 <__aeabi_uldivmod>
 8003028:	4602      	mov	r2, r0
 800302a:	460b      	mov	r3, r1
 800302c:	4613      	mov	r3, r2
 800302e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003030:	e058      	b.n	80030e4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003032:	4b38      	ldr	r3, [pc, #224]	; (8003114 <HAL_RCC_GetSysClockFreq+0x200>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	099b      	lsrs	r3, r3, #6
 8003038:	2200      	movs	r2, #0
 800303a:	4618      	mov	r0, r3
 800303c:	4611      	mov	r1, r2
 800303e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003042:	623b      	str	r3, [r7, #32]
 8003044:	2300      	movs	r3, #0
 8003046:	627b      	str	r3, [r7, #36]	; 0x24
 8003048:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800304c:	4642      	mov	r2, r8
 800304e:	464b      	mov	r3, r9
 8003050:	f04f 0000 	mov.w	r0, #0
 8003054:	f04f 0100 	mov.w	r1, #0
 8003058:	0159      	lsls	r1, r3, #5
 800305a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800305e:	0150      	lsls	r0, r2, #5
 8003060:	4602      	mov	r2, r0
 8003062:	460b      	mov	r3, r1
 8003064:	4641      	mov	r1, r8
 8003066:	ebb2 0a01 	subs.w	sl, r2, r1
 800306a:	4649      	mov	r1, r9
 800306c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003070:	f04f 0200 	mov.w	r2, #0
 8003074:	f04f 0300 	mov.w	r3, #0
 8003078:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800307c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003080:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003084:	ebb2 040a 	subs.w	r4, r2, sl
 8003088:	eb63 050b 	sbc.w	r5, r3, fp
 800308c:	f04f 0200 	mov.w	r2, #0
 8003090:	f04f 0300 	mov.w	r3, #0
 8003094:	00eb      	lsls	r3, r5, #3
 8003096:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800309a:	00e2      	lsls	r2, r4, #3
 800309c:	4614      	mov	r4, r2
 800309e:	461d      	mov	r5, r3
 80030a0:	4643      	mov	r3, r8
 80030a2:	18e3      	adds	r3, r4, r3
 80030a4:	603b      	str	r3, [r7, #0]
 80030a6:	464b      	mov	r3, r9
 80030a8:	eb45 0303 	adc.w	r3, r5, r3
 80030ac:	607b      	str	r3, [r7, #4]
 80030ae:	f04f 0200 	mov.w	r2, #0
 80030b2:	f04f 0300 	mov.w	r3, #0
 80030b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030ba:	4629      	mov	r1, r5
 80030bc:	028b      	lsls	r3, r1, #10
 80030be:	4621      	mov	r1, r4
 80030c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030c4:	4621      	mov	r1, r4
 80030c6:	028a      	lsls	r2, r1, #10
 80030c8:	4610      	mov	r0, r2
 80030ca:	4619      	mov	r1, r3
 80030cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030ce:	2200      	movs	r2, #0
 80030d0:	61bb      	str	r3, [r7, #24]
 80030d2:	61fa      	str	r2, [r7, #28]
 80030d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030d8:	f7fd f8da 	bl	8000290 <__aeabi_uldivmod>
 80030dc:	4602      	mov	r2, r0
 80030de:	460b      	mov	r3, r1
 80030e0:	4613      	mov	r3, r2
 80030e2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80030e4:	4b0b      	ldr	r3, [pc, #44]	; (8003114 <HAL_RCC_GetSysClockFreq+0x200>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	0c1b      	lsrs	r3, r3, #16
 80030ea:	f003 0303 	and.w	r3, r3, #3
 80030ee:	3301      	adds	r3, #1
 80030f0:	005b      	lsls	r3, r3, #1
 80030f2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80030f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030fc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030fe:	e002      	b.n	8003106 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003100:	4b05      	ldr	r3, [pc, #20]	; (8003118 <HAL_RCC_GetSysClockFreq+0x204>)
 8003102:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003104:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003106:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003108:	4618      	mov	r0, r3
 800310a:	3750      	adds	r7, #80	; 0x50
 800310c:	46bd      	mov	sp, r7
 800310e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003112:	bf00      	nop
 8003114:	40023800 	.word	0x40023800
 8003118:	00f42400 	.word	0x00f42400
 800311c:	007a1200 	.word	0x007a1200

08003120 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003124:	4b03      	ldr	r3, [pc, #12]	; (8003134 <HAL_RCC_GetHCLKFreq+0x14>)
 8003126:	681b      	ldr	r3, [r3, #0]
}
 8003128:	4618      	mov	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	20000000 	.word	0x20000000

08003138 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800313c:	f7ff fff0 	bl	8003120 <HAL_RCC_GetHCLKFreq>
 8003140:	4602      	mov	r2, r0
 8003142:	4b05      	ldr	r3, [pc, #20]	; (8003158 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	0a9b      	lsrs	r3, r3, #10
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	4903      	ldr	r1, [pc, #12]	; (800315c <HAL_RCC_GetPCLK1Freq+0x24>)
 800314e:	5ccb      	ldrb	r3, [r1, r3]
 8003150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003154:	4618      	mov	r0, r3
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40023800 	.word	0x40023800
 800315c:	08005a08 	.word	0x08005a08

08003160 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003164:	f7ff ffdc 	bl	8003120 <HAL_RCC_GetHCLKFreq>
 8003168:	4602      	mov	r2, r0
 800316a:	4b05      	ldr	r3, [pc, #20]	; (8003180 <HAL_RCC_GetPCLK2Freq+0x20>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	0b5b      	lsrs	r3, r3, #13
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	4903      	ldr	r1, [pc, #12]	; (8003184 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003176:	5ccb      	ldrb	r3, [r1, r3]
 8003178:	fa22 f303 	lsr.w	r3, r2, r3
}
 800317c:	4618      	mov	r0, r3
 800317e:	bd80      	pop	{r7, pc}
 8003180:	40023800 	.word	0x40023800
 8003184:	08005a08 	.word	0x08005a08

08003188 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e03f      	b.n	800321a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d106      	bne.n	80031b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7fd fe6c 	bl	8000e8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2224      	movs	r2, #36	; 0x24
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 fddf 	bl	8003d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	691a      	ldr	r2, [r3, #16]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	695a      	ldr	r2, [r3, #20]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68da      	ldr	r2, [r3, #12]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003200:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2220      	movs	r2, #32
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b08a      	sub	sp, #40	; 0x28
 8003226:	af02      	add	r7, sp, #8
 8003228:	60f8      	str	r0, [r7, #12]
 800322a:	60b9      	str	r1, [r7, #8]
 800322c:	603b      	str	r3, [r7, #0]
 800322e:	4613      	mov	r3, r2
 8003230:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003232:	2300      	movs	r3, #0
 8003234:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b20      	cmp	r3, #32
 8003240:	d17c      	bne.n	800333c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d002      	beq.n	800324e <HAL_UART_Transmit+0x2c>
 8003248:	88fb      	ldrh	r3, [r7, #6]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e075      	b.n	800333e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003258:	2b01      	cmp	r3, #1
 800325a:	d101      	bne.n	8003260 <HAL_UART_Transmit+0x3e>
 800325c:	2302      	movs	r3, #2
 800325e:	e06e      	b.n	800333e <HAL_UART_Transmit+0x11c>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2221      	movs	r2, #33	; 0x21
 8003272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003276:	f7fe fb11 	bl	800189c <HAL_GetTick>
 800327a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	88fa      	ldrh	r2, [r7, #6]
 8003280:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	88fa      	ldrh	r2, [r7, #6]
 8003286:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003290:	d108      	bne.n	80032a4 <HAL_UART_Transmit+0x82>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d104      	bne.n	80032a4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800329a:	2300      	movs	r3, #0
 800329c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	61bb      	str	r3, [r7, #24]
 80032a2:	e003      	b.n	80032ac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032a8:	2300      	movs	r3, #0
 80032aa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80032b4:	e02a      	b.n	800330c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	2200      	movs	r2, #0
 80032be:	2180      	movs	r1, #128	; 0x80
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f000 fb1f 	bl	8003904 <UART_WaitOnFlagUntilTimeout>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e036      	b.n	800333e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d10b      	bne.n	80032ee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	881b      	ldrh	r3, [r3, #0]
 80032da:	461a      	mov	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	3302      	adds	r3, #2
 80032ea:	61bb      	str	r3, [r7, #24]
 80032ec:	e007      	b.n	80032fe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	781a      	ldrb	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	3301      	adds	r3, #1
 80032fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003302:	b29b      	uxth	r3, r3
 8003304:	3b01      	subs	r3, #1
 8003306:	b29a      	uxth	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003310:	b29b      	uxth	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1cf      	bne.n	80032b6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	9300      	str	r3, [sp, #0]
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	2200      	movs	r2, #0
 800331e:	2140      	movs	r1, #64	; 0x40
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f000 faef 	bl	8003904 <UART_WaitOnFlagUntilTimeout>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	e006      	b.n	800333e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2220      	movs	r2, #32
 8003334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003338:	2300      	movs	r3, #0
 800333a:	e000      	b.n	800333e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800333c:	2302      	movs	r3, #2
  }
}
 800333e:	4618      	mov	r0, r3
 8003340:	3720      	adds	r7, #32
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003346:	b580      	push	{r7, lr}
 8003348:	b084      	sub	sp, #16
 800334a:	af00      	add	r7, sp, #0
 800334c:	60f8      	str	r0, [r7, #12]
 800334e:	60b9      	str	r1, [r7, #8]
 8003350:	4613      	mov	r3, r2
 8003352:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b20      	cmp	r3, #32
 800335e:	d11d      	bne.n	800339c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d002      	beq.n	800336c <HAL_UART_Receive_IT+0x26>
 8003366:	88fb      	ldrh	r3, [r7, #6]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d101      	bne.n	8003370 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e016      	b.n	800339e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003376:	2b01      	cmp	r3, #1
 8003378:	d101      	bne.n	800337e <HAL_UART_Receive_IT+0x38>
 800337a:	2302      	movs	r3, #2
 800337c:	e00f      	b.n	800339e <HAL_UART_Receive_IT+0x58>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800338c:	88fb      	ldrh	r3, [r7, #6]
 800338e:	461a      	mov	r2, r3
 8003390:	68b9      	ldr	r1, [r7, #8]
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f000 fb24 	bl	80039e0 <UART_Start_Receive_IT>
 8003398:	4603      	mov	r3, r0
 800339a:	e000      	b.n	800339e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800339c:	2302      	movs	r3, #2
  }
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b0ba      	sub	sp, #232	; 0xe8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80033da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033de:	f003 030f 	and.w	r3, r3, #15
 80033e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80033e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10f      	bne.n	800340e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033f2:	f003 0320 	and.w	r3, r3, #32
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d009      	beq.n	800340e <HAL_UART_IRQHandler+0x66>
 80033fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033fe:	f003 0320 	and.w	r3, r3, #32
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 fc07 	bl	8003c1a <UART_Receive_IT>
      return;
 800340c:	e256      	b.n	80038bc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800340e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 80de 	beq.w	80035d4 <HAL_UART_IRQHandler+0x22c>
 8003418:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b00      	cmp	r3, #0
 8003422:	d106      	bne.n	8003432 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003428:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800342c:	2b00      	cmp	r3, #0
 800342e:	f000 80d1 	beq.w	80035d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00b      	beq.n	8003456 <HAL_UART_IRQHandler+0xae>
 800343e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003446:	2b00      	cmp	r3, #0
 8003448:	d005      	beq.n	8003456 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344e:	f043 0201 	orr.w	r2, r3, #1
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800345a:	f003 0304 	and.w	r3, r3, #4
 800345e:	2b00      	cmp	r3, #0
 8003460:	d00b      	beq.n	800347a <HAL_UART_IRQHandler+0xd2>
 8003462:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d005      	beq.n	800347a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	f043 0202 	orr.w	r2, r3, #2
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800347a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800347e:	f003 0302 	and.w	r3, r3, #2
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00b      	beq.n	800349e <HAL_UART_IRQHandler+0xf6>
 8003486:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d005      	beq.n	800349e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	f043 0204 	orr.w	r2, r3, #4
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800349e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034a2:	f003 0308 	and.w	r3, r3, #8
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d011      	beq.n	80034ce <HAL_UART_IRQHandler+0x126>
 80034aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034ae:	f003 0320 	and.w	r3, r3, #32
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d105      	bne.n	80034c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80034b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d005      	beq.n	80034ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	f043 0208 	orr.w	r2, r3, #8
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f000 81ed 	beq.w	80038b2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034dc:	f003 0320 	and.w	r3, r3, #32
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d008      	beq.n	80034f6 <HAL_UART_IRQHandler+0x14e>
 80034e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034e8:	f003 0320 	and.w	r3, r3, #32
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 fb92 	bl	8003c1a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003500:	2b40      	cmp	r3, #64	; 0x40
 8003502:	bf0c      	ite	eq
 8003504:	2301      	moveq	r3, #1
 8003506:	2300      	movne	r3, #0
 8003508:	b2db      	uxtb	r3, r3
 800350a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003512:	f003 0308 	and.w	r3, r3, #8
 8003516:	2b00      	cmp	r3, #0
 8003518:	d103      	bne.n	8003522 <HAL_UART_IRQHandler+0x17a>
 800351a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800351e:	2b00      	cmp	r3, #0
 8003520:	d04f      	beq.n	80035c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 fa9a 	bl	8003a5c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003532:	2b40      	cmp	r3, #64	; 0x40
 8003534:	d141      	bne.n	80035ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	3314      	adds	r3, #20
 800353c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003540:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003544:	e853 3f00 	ldrex	r3, [r3]
 8003548:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800354c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003550:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003554:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	3314      	adds	r3, #20
 800355e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003562:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003566:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800356e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003572:	e841 2300 	strex	r3, r2, [r1]
 8003576:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800357a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1d9      	bne.n	8003536 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003586:	2b00      	cmp	r3, #0
 8003588:	d013      	beq.n	80035b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800358e:	4a7d      	ldr	r2, [pc, #500]	; (8003784 <HAL_UART_IRQHandler+0x3dc>)
 8003590:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003596:	4618      	mov	r0, r3
 8003598:	f7fe fb31 	bl	8001bfe <HAL_DMA_Abort_IT>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d016      	beq.n	80035d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80035ac:	4610      	mov	r0, r2
 80035ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035b0:	e00e      	b.n	80035d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 f990 	bl	80038d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035b8:	e00a      	b.n	80035d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f98c 	bl	80038d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035c0:	e006      	b.n	80035d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 f988 	bl	80038d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80035ce:	e170      	b.n	80038b2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035d0:	bf00      	nop
    return;
 80035d2:	e16e      	b.n	80038b2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d8:	2b01      	cmp	r3, #1
 80035da:	f040 814a 	bne.w	8003872 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80035de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035e2:	f003 0310 	and.w	r3, r3, #16
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f000 8143 	beq.w	8003872 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80035ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035f0:	f003 0310 	and.w	r3, r3, #16
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 813c 	beq.w	8003872 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80035fa:	2300      	movs	r3, #0
 80035fc:	60bb      	str	r3, [r7, #8]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	60bb      	str	r3, [r7, #8]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	60bb      	str	r3, [r7, #8]
 800360e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800361a:	2b40      	cmp	r3, #64	; 0x40
 800361c:	f040 80b4 	bne.w	8003788 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800362c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 8140 	beq.w	80038b6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800363a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800363e:	429a      	cmp	r2, r3
 8003640:	f080 8139 	bcs.w	80038b6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800364a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003656:	f000 8088 	beq.w	800376a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	330c      	adds	r3, #12
 8003660:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003664:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003668:	e853 3f00 	ldrex	r3, [r3]
 800366c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003670:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003678:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	330c      	adds	r3, #12
 8003682:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003686:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800368a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800368e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003692:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003696:	e841 2300 	strex	r3, r2, [r1]
 800369a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800369e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1d9      	bne.n	800365a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	3314      	adds	r3, #20
 80036ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036b0:	e853 3f00 	ldrex	r3, [r3]
 80036b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80036b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	3314      	adds	r3, #20
 80036c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80036ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80036ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80036d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80036d6:	e841 2300 	strex	r3, r2, [r1]
 80036da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80036dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1e1      	bne.n	80036a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	3314      	adds	r3, #20
 80036e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036ec:	e853 3f00 	ldrex	r3, [r3]
 80036f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80036f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	3314      	adds	r3, #20
 8003702:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003706:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003708:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800370a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800370c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800370e:	e841 2300 	strex	r3, r2, [r1]
 8003712:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003714:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1e3      	bne.n	80036e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2220      	movs	r2, #32
 800371e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	330c      	adds	r3, #12
 800372e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003730:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003732:	e853 3f00 	ldrex	r3, [r3]
 8003736:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003738:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800373a:	f023 0310 	bic.w	r3, r3, #16
 800373e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	330c      	adds	r3, #12
 8003748:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800374c:	65ba      	str	r2, [r7, #88]	; 0x58
 800374e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003750:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003752:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003754:	e841 2300 	strex	r3, r2, [r1]
 8003758:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800375a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1e3      	bne.n	8003728 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003764:	4618      	mov	r0, r3
 8003766:	f7fe f9da 	bl	8001b1e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003772:	b29b      	uxth	r3, r3
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	b29b      	uxth	r3, r3
 8003778:	4619      	mov	r1, r3
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f8b6 	bl	80038ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003780:	e099      	b.n	80038b6 <HAL_UART_IRQHandler+0x50e>
 8003782:	bf00      	nop
 8003784:	08003b23 	.word	0x08003b23
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003790:	b29b      	uxth	r3, r3
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800379c:	b29b      	uxth	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 808b 	beq.w	80038ba <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80037a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f000 8086 	beq.w	80038ba <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	330c      	adds	r3, #12
 80037b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037b8:	e853 3f00 	ldrex	r3, [r3]
 80037bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80037be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80037c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	330c      	adds	r3, #12
 80037ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80037d2:	647a      	str	r2, [r7, #68]	; 0x44
 80037d4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80037d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80037da:	e841 2300 	strex	r3, r2, [r1]
 80037de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80037e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1e3      	bne.n	80037ae <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	3314      	adds	r3, #20
 80037ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f0:	e853 3f00 	ldrex	r3, [r3]
 80037f4:	623b      	str	r3, [r7, #32]
   return(result);
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	f023 0301 	bic.w	r3, r3, #1
 80037fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	3314      	adds	r3, #20
 8003806:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800380a:	633a      	str	r2, [r7, #48]	; 0x30
 800380c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800380e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003812:	e841 2300 	strex	r3, r2, [r1]
 8003816:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1e3      	bne.n	80037e6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2220      	movs	r2, #32
 8003822:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	330c      	adds	r3, #12
 8003832:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	e853 3f00 	ldrex	r3, [r3]
 800383a:	60fb      	str	r3, [r7, #12]
   return(result);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f023 0310 	bic.w	r3, r3, #16
 8003842:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	330c      	adds	r3, #12
 800384c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003850:	61fa      	str	r2, [r7, #28]
 8003852:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003854:	69b9      	ldr	r1, [r7, #24]
 8003856:	69fa      	ldr	r2, [r7, #28]
 8003858:	e841 2300 	strex	r3, r2, [r1]
 800385c:	617b      	str	r3, [r7, #20]
   return(result);
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d1e3      	bne.n	800382c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003864:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003868:	4619      	mov	r1, r3
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 f83e 	bl	80038ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003870:	e023      	b.n	80038ba <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800387a:	2b00      	cmp	r3, #0
 800387c:	d009      	beq.n	8003892 <HAL_UART_IRQHandler+0x4ea>
 800387e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003886:	2b00      	cmp	r3, #0
 8003888:	d003      	beq.n	8003892 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f000 f95d 	bl	8003b4a <UART_Transmit_IT>
    return;
 8003890:	e014      	b.n	80038bc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00e      	beq.n	80038bc <HAL_UART_IRQHandler+0x514>
 800389e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d008      	beq.n	80038bc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 f99d 	bl	8003bea <UART_EndTransmit_IT>
    return;
 80038b0:	e004      	b.n	80038bc <HAL_UART_IRQHandler+0x514>
    return;
 80038b2:	bf00      	nop
 80038b4:	e002      	b.n	80038bc <HAL_UART_IRQHandler+0x514>
      return;
 80038b6:	bf00      	nop
 80038b8:	e000      	b.n	80038bc <HAL_UART_IRQHandler+0x514>
      return;
 80038ba:	bf00      	nop
  }
}
 80038bc:	37e8      	adds	r7, #232	; 0xe8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop

080038c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	460b      	mov	r3, r1
 80038f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b090      	sub	sp, #64	; 0x40
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	4613      	mov	r3, r2
 8003912:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003914:	e050      	b.n	80039b8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003916:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800391c:	d04c      	beq.n	80039b8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800391e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003920:	2b00      	cmp	r3, #0
 8003922:	d007      	beq.n	8003934 <UART_WaitOnFlagUntilTimeout+0x30>
 8003924:	f7fd ffba 	bl	800189c <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003930:	429a      	cmp	r2, r3
 8003932:	d241      	bcs.n	80039b8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	330c      	adds	r3, #12
 800393a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800393c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800393e:	e853 3f00 	ldrex	r3, [r3]
 8003942:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003946:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800394a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	330c      	adds	r3, #12
 8003952:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003954:	637a      	str	r2, [r7, #52]	; 0x34
 8003956:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003958:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800395a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800395c:	e841 2300 	strex	r3, r2, [r1]
 8003960:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1e5      	bne.n	8003934 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	3314      	adds	r3, #20
 800396e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	e853 3f00 	ldrex	r3, [r3]
 8003976:	613b      	str	r3, [r7, #16]
   return(result);
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	f023 0301 	bic.w	r3, r3, #1
 800397e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	3314      	adds	r3, #20
 8003986:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003988:	623a      	str	r2, [r7, #32]
 800398a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800398c:	69f9      	ldr	r1, [r7, #28]
 800398e:	6a3a      	ldr	r2, [r7, #32]
 8003990:	e841 2300 	strex	r3, r2, [r1]
 8003994:	61bb      	str	r3, [r7, #24]
   return(result);
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d1e5      	bne.n	8003968 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2220      	movs	r2, #32
 80039a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2220      	movs	r2, #32
 80039a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e00f      	b.n	80039d8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	4013      	ands	r3, r2
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	bf0c      	ite	eq
 80039c8:	2301      	moveq	r3, #1
 80039ca:	2300      	movne	r3, #0
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	461a      	mov	r2, r3
 80039d0:	79fb      	ldrb	r3, [r7, #7]
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d09f      	beq.n	8003916 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3740      	adds	r7, #64	; 0x40
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	4613      	mov	r3, r2
 80039ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	68ba      	ldr	r2, [r7, #8]
 80039f2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	88fa      	ldrh	r2, [r7, #6]
 80039f8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	88fa      	ldrh	r2, [r7, #6]
 80039fe:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2222      	movs	r2, #34	; 0x22
 8003a0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d007      	beq.n	8003a2e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	68da      	ldr	r2, [r3, #12]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a2c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	695a      	ldr	r2, [r3, #20]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f042 0201 	orr.w	r2, r2, #1
 8003a3c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	68da      	ldr	r2, [r3, #12]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f042 0220 	orr.w	r2, r2, #32
 8003a4c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3714      	adds	r7, #20
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b095      	sub	sp, #84	; 0x54
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	330c      	adds	r3, #12
 8003a6a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a6e:	e853 3f00 	ldrex	r3, [r3]
 8003a72:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	330c      	adds	r3, #12
 8003a82:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a84:	643a      	str	r2, [r7, #64]	; 0x40
 8003a86:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a88:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a8a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003a8c:	e841 2300 	strex	r3, r2, [r1]
 8003a90:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1e5      	bne.n	8003a64 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	3314      	adds	r3, #20
 8003a9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa0:	6a3b      	ldr	r3, [r7, #32]
 8003aa2:	e853 3f00 	ldrex	r3, [r3]
 8003aa6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	f023 0301 	bic.w	r3, r3, #1
 8003aae:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	3314      	adds	r3, #20
 8003ab6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ab8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003aba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003abc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003abe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ac0:	e841 2300 	strex	r3, r2, [r1]
 8003ac4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1e5      	bne.n	8003a98 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d119      	bne.n	8003b08 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	330c      	adds	r3, #12
 8003ada:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	e853 3f00 	ldrex	r3, [r3]
 8003ae2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	f023 0310 	bic.w	r3, r3, #16
 8003aea:	647b      	str	r3, [r7, #68]	; 0x44
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	330c      	adds	r3, #12
 8003af2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003af4:	61ba      	str	r2, [r7, #24]
 8003af6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003af8:	6979      	ldr	r1, [r7, #20]
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	e841 2300 	strex	r3, r2, [r1]
 8003b00:	613b      	str	r3, [r7, #16]
   return(result);
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1e5      	bne.n	8003ad4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003b16:	bf00      	nop
 8003b18:	3754      	adds	r7, #84	; 0x54
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr

08003b22 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b084      	sub	sp, #16
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b2e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f7ff fecb 	bl	80038d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b42:	bf00      	nop
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	b085      	sub	sp, #20
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b21      	cmp	r3, #33	; 0x21
 8003b5c:	d13e      	bne.n	8003bdc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b66:	d114      	bne.n	8003b92 <UART_Transmit_IT+0x48>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d110      	bne.n	8003b92 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	881b      	ldrh	r3, [r3, #0]
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b84:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	1c9a      	adds	r2, r3, #2
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	621a      	str	r2, [r3, #32]
 8003b90:	e008      	b.n	8003ba4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a1b      	ldr	r3, [r3, #32]
 8003b96:	1c59      	adds	r1, r3, #1
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	6211      	str	r1, [r2, #32]
 8003b9c:	781a      	ldrb	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	3b01      	subs	r3, #1
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d10f      	bne.n	8003bd8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bc6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68da      	ldr	r2, [r3, #12]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bd6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	e000      	b.n	8003bde <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003bdc:	2302      	movs	r3, #2
  }
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3714      	adds	r7, #20
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b082      	sub	sp, #8
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c00:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2220      	movs	r2, #32
 8003c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f7ff fe5a 	bl	80038c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3708      	adds	r7, #8
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	b08c      	sub	sp, #48	; 0x30
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b22      	cmp	r3, #34	; 0x22
 8003c2c:	f040 80ab 	bne.w	8003d86 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c38:	d117      	bne.n	8003c6a <UART_Receive_IT+0x50>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d113      	bne.n	8003c6a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003c42:	2300      	movs	r3, #0
 8003c44:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c58:	b29a      	uxth	r2, r3
 8003c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c62:	1c9a      	adds	r2, r3, #2
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	629a      	str	r2, [r3, #40]	; 0x28
 8003c68:	e026      	b.n	8003cb8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003c70:	2300      	movs	r3, #0
 8003c72:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c7c:	d007      	beq.n	8003c8e <UART_Receive_IT+0x74>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10a      	bne.n	8003c9c <UART_Receive_IT+0x82>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d106      	bne.n	8003c9c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	b2da      	uxtb	r2, r3
 8003c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c98:	701a      	strb	r2, [r3, #0]
 8003c9a:	e008      	b.n	8003cae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ca8:	b2da      	uxtb	r2, r3
 8003caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb2:	1c5a      	adds	r2, r3, #1
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d15a      	bne.n	8003d82 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 0220 	bic.w	r2, r2, #32
 8003cda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68da      	ldr	r2, [r3, #12]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695a      	ldr	r2, [r3, #20]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0201 	bic.w	r2, r2, #1
 8003cfa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d135      	bne.n	8003d78 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	330c      	adds	r3, #12
 8003d18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	613b      	str	r3, [r7, #16]
   return(result);
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	f023 0310 	bic.w	r3, r3, #16
 8003d28:	627b      	str	r3, [r7, #36]	; 0x24
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	330c      	adds	r3, #12
 8003d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d32:	623a      	str	r2, [r7, #32]
 8003d34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	69f9      	ldr	r1, [r7, #28]
 8003d38:	6a3a      	ldr	r2, [r7, #32]
 8003d3a:	e841 2300 	strex	r3, r2, [r1]
 8003d3e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e5      	bne.n	8003d12 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0310 	and.w	r3, r3, #16
 8003d50:	2b10      	cmp	r3, #16
 8003d52:	d10a      	bne.n	8003d6a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d54:	2300      	movs	r3, #0
 8003d56:	60fb      	str	r3, [r7, #12]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	60fb      	str	r3, [r7, #12]
 8003d68:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003d6e:	4619      	mov	r1, r3
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f7ff fdbb 	bl	80038ec <HAL_UARTEx_RxEventCallback>
 8003d76:	e002      	b.n	8003d7e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f7fd fa65 	bl	8001248 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	e002      	b.n	8003d88 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003d82:	2300      	movs	r3, #0
 8003d84:	e000      	b.n	8003d88 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003d86:	2302      	movs	r3, #2
  }
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3730      	adds	r7, #48	; 0x30
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d94:	b0c0      	sub	sp, #256	; 0x100
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dac:	68d9      	ldr	r1, [r3, #12]
 8003dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	ea40 0301 	orr.w	r3, r0, r1
 8003db8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dbe:	689a      	ldr	r2, [r3, #8]
 8003dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	431a      	orrs	r2, r3
 8003dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003de8:	f021 010c 	bic.w	r1, r1, #12
 8003dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003df6:	430b      	orrs	r3, r1
 8003df8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e0a:	6999      	ldr	r1, [r3, #24]
 8003e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	ea40 0301 	orr.w	r3, r0, r1
 8003e16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	4b8f      	ldr	r3, [pc, #572]	; (800405c <UART_SetConfig+0x2cc>)
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d005      	beq.n	8003e30 <UART_SetConfig+0xa0>
 8003e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	4b8d      	ldr	r3, [pc, #564]	; (8004060 <UART_SetConfig+0x2d0>)
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d104      	bne.n	8003e3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e30:	f7ff f996 	bl	8003160 <HAL_RCC_GetPCLK2Freq>
 8003e34:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003e38:	e003      	b.n	8003e42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e3a:	f7ff f97d 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 8003e3e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e46:	69db      	ldr	r3, [r3, #28]
 8003e48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e4c:	f040 810c 	bne.w	8004068 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e54:	2200      	movs	r2, #0
 8003e56:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003e5a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003e5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003e62:	4622      	mov	r2, r4
 8003e64:	462b      	mov	r3, r5
 8003e66:	1891      	adds	r1, r2, r2
 8003e68:	65b9      	str	r1, [r7, #88]	; 0x58
 8003e6a:	415b      	adcs	r3, r3
 8003e6c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003e72:	4621      	mov	r1, r4
 8003e74:	eb12 0801 	adds.w	r8, r2, r1
 8003e78:	4629      	mov	r1, r5
 8003e7a:	eb43 0901 	adc.w	r9, r3, r1
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e92:	4690      	mov	r8, r2
 8003e94:	4699      	mov	r9, r3
 8003e96:	4623      	mov	r3, r4
 8003e98:	eb18 0303 	adds.w	r3, r8, r3
 8003e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003ea0:	462b      	mov	r3, r5
 8003ea2:	eb49 0303 	adc.w	r3, r9, r3
 8003ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003eb6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003eba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	18db      	adds	r3, r3, r3
 8003ec2:	653b      	str	r3, [r7, #80]	; 0x50
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	eb42 0303 	adc.w	r3, r2, r3
 8003eca:	657b      	str	r3, [r7, #84]	; 0x54
 8003ecc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003ed0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003ed4:	f7fc f9dc 	bl	8000290 <__aeabi_uldivmod>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	460b      	mov	r3, r1
 8003edc:	4b61      	ldr	r3, [pc, #388]	; (8004064 <UART_SetConfig+0x2d4>)
 8003ede:	fba3 2302 	umull	r2, r3, r3, r2
 8003ee2:	095b      	lsrs	r3, r3, #5
 8003ee4:	011c      	lsls	r4, r3, #4
 8003ee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003eea:	2200      	movs	r2, #0
 8003eec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ef0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003ef4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003ef8:	4642      	mov	r2, r8
 8003efa:	464b      	mov	r3, r9
 8003efc:	1891      	adds	r1, r2, r2
 8003efe:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f00:	415b      	adcs	r3, r3
 8003f02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f08:	4641      	mov	r1, r8
 8003f0a:	eb12 0a01 	adds.w	sl, r2, r1
 8003f0e:	4649      	mov	r1, r9
 8003f10:	eb43 0b01 	adc.w	fp, r3, r1
 8003f14:	f04f 0200 	mov.w	r2, #0
 8003f18:	f04f 0300 	mov.w	r3, #0
 8003f1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f28:	4692      	mov	sl, r2
 8003f2a:	469b      	mov	fp, r3
 8003f2c:	4643      	mov	r3, r8
 8003f2e:	eb1a 0303 	adds.w	r3, sl, r3
 8003f32:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f36:	464b      	mov	r3, r9
 8003f38:	eb4b 0303 	adc.w	r3, fp, r3
 8003f3c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f4c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003f50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003f54:	460b      	mov	r3, r1
 8003f56:	18db      	adds	r3, r3, r3
 8003f58:	643b      	str	r3, [r7, #64]	; 0x40
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	eb42 0303 	adc.w	r3, r2, r3
 8003f60:	647b      	str	r3, [r7, #68]	; 0x44
 8003f62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003f66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003f6a:	f7fc f991 	bl	8000290 <__aeabi_uldivmod>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	460b      	mov	r3, r1
 8003f72:	4611      	mov	r1, r2
 8003f74:	4b3b      	ldr	r3, [pc, #236]	; (8004064 <UART_SetConfig+0x2d4>)
 8003f76:	fba3 2301 	umull	r2, r3, r3, r1
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	2264      	movs	r2, #100	; 0x64
 8003f7e:	fb02 f303 	mul.w	r3, r2, r3
 8003f82:	1acb      	subs	r3, r1, r3
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003f8a:	4b36      	ldr	r3, [pc, #216]	; (8004064 <UART_SetConfig+0x2d4>)
 8003f8c:	fba3 2302 	umull	r2, r3, r3, r2
 8003f90:	095b      	lsrs	r3, r3, #5
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f98:	441c      	add	r4, r3
 8003f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003fa4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003fa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003fac:	4642      	mov	r2, r8
 8003fae:	464b      	mov	r3, r9
 8003fb0:	1891      	adds	r1, r2, r2
 8003fb2:	63b9      	str	r1, [r7, #56]	; 0x38
 8003fb4:	415b      	adcs	r3, r3
 8003fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003fbc:	4641      	mov	r1, r8
 8003fbe:	1851      	adds	r1, r2, r1
 8003fc0:	6339      	str	r1, [r7, #48]	; 0x30
 8003fc2:	4649      	mov	r1, r9
 8003fc4:	414b      	adcs	r3, r1
 8003fc6:	637b      	str	r3, [r7, #52]	; 0x34
 8003fc8:	f04f 0200 	mov.w	r2, #0
 8003fcc:	f04f 0300 	mov.w	r3, #0
 8003fd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003fd4:	4659      	mov	r1, fp
 8003fd6:	00cb      	lsls	r3, r1, #3
 8003fd8:	4651      	mov	r1, sl
 8003fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fde:	4651      	mov	r1, sl
 8003fe0:	00ca      	lsls	r2, r1, #3
 8003fe2:	4610      	mov	r0, r2
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	4642      	mov	r2, r8
 8003fea:	189b      	adds	r3, r3, r2
 8003fec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ff0:	464b      	mov	r3, r9
 8003ff2:	460a      	mov	r2, r1
 8003ff4:	eb42 0303 	adc.w	r3, r2, r3
 8003ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004008:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800400c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004010:	460b      	mov	r3, r1
 8004012:	18db      	adds	r3, r3, r3
 8004014:	62bb      	str	r3, [r7, #40]	; 0x28
 8004016:	4613      	mov	r3, r2
 8004018:	eb42 0303 	adc.w	r3, r2, r3
 800401c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800401e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004022:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004026:	f7fc f933 	bl	8000290 <__aeabi_uldivmod>
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4b0d      	ldr	r3, [pc, #52]	; (8004064 <UART_SetConfig+0x2d4>)
 8004030:	fba3 1302 	umull	r1, r3, r3, r2
 8004034:	095b      	lsrs	r3, r3, #5
 8004036:	2164      	movs	r1, #100	; 0x64
 8004038:	fb01 f303 	mul.w	r3, r1, r3
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	3332      	adds	r3, #50	; 0x32
 8004042:	4a08      	ldr	r2, [pc, #32]	; (8004064 <UART_SetConfig+0x2d4>)
 8004044:	fba2 2303 	umull	r2, r3, r2, r3
 8004048:	095b      	lsrs	r3, r3, #5
 800404a:	f003 0207 	and.w	r2, r3, #7
 800404e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4422      	add	r2, r4
 8004056:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004058:	e105      	b.n	8004266 <UART_SetConfig+0x4d6>
 800405a:	bf00      	nop
 800405c:	40011000 	.word	0x40011000
 8004060:	40011400 	.word	0x40011400
 8004064:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800406c:	2200      	movs	r2, #0
 800406e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004072:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004076:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800407a:	4642      	mov	r2, r8
 800407c:	464b      	mov	r3, r9
 800407e:	1891      	adds	r1, r2, r2
 8004080:	6239      	str	r1, [r7, #32]
 8004082:	415b      	adcs	r3, r3
 8004084:	627b      	str	r3, [r7, #36]	; 0x24
 8004086:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800408a:	4641      	mov	r1, r8
 800408c:	1854      	adds	r4, r2, r1
 800408e:	4649      	mov	r1, r9
 8004090:	eb43 0501 	adc.w	r5, r3, r1
 8004094:	f04f 0200 	mov.w	r2, #0
 8004098:	f04f 0300 	mov.w	r3, #0
 800409c:	00eb      	lsls	r3, r5, #3
 800409e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040a2:	00e2      	lsls	r2, r4, #3
 80040a4:	4614      	mov	r4, r2
 80040a6:	461d      	mov	r5, r3
 80040a8:	4643      	mov	r3, r8
 80040aa:	18e3      	adds	r3, r4, r3
 80040ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80040b0:	464b      	mov	r3, r9
 80040b2:	eb45 0303 	adc.w	r3, r5, r3
 80040b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80040ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80040c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80040ca:	f04f 0200 	mov.w	r2, #0
 80040ce:	f04f 0300 	mov.w	r3, #0
 80040d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80040d6:	4629      	mov	r1, r5
 80040d8:	008b      	lsls	r3, r1, #2
 80040da:	4621      	mov	r1, r4
 80040dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040e0:	4621      	mov	r1, r4
 80040e2:	008a      	lsls	r2, r1, #2
 80040e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80040e8:	f7fc f8d2 	bl	8000290 <__aeabi_uldivmod>
 80040ec:	4602      	mov	r2, r0
 80040ee:	460b      	mov	r3, r1
 80040f0:	4b60      	ldr	r3, [pc, #384]	; (8004274 <UART_SetConfig+0x4e4>)
 80040f2:	fba3 2302 	umull	r2, r3, r3, r2
 80040f6:	095b      	lsrs	r3, r3, #5
 80040f8:	011c      	lsls	r4, r3, #4
 80040fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040fe:	2200      	movs	r2, #0
 8004100:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004104:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004108:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800410c:	4642      	mov	r2, r8
 800410e:	464b      	mov	r3, r9
 8004110:	1891      	adds	r1, r2, r2
 8004112:	61b9      	str	r1, [r7, #24]
 8004114:	415b      	adcs	r3, r3
 8004116:	61fb      	str	r3, [r7, #28]
 8004118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800411c:	4641      	mov	r1, r8
 800411e:	1851      	adds	r1, r2, r1
 8004120:	6139      	str	r1, [r7, #16]
 8004122:	4649      	mov	r1, r9
 8004124:	414b      	adcs	r3, r1
 8004126:	617b      	str	r3, [r7, #20]
 8004128:	f04f 0200 	mov.w	r2, #0
 800412c:	f04f 0300 	mov.w	r3, #0
 8004130:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004134:	4659      	mov	r1, fp
 8004136:	00cb      	lsls	r3, r1, #3
 8004138:	4651      	mov	r1, sl
 800413a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800413e:	4651      	mov	r1, sl
 8004140:	00ca      	lsls	r2, r1, #3
 8004142:	4610      	mov	r0, r2
 8004144:	4619      	mov	r1, r3
 8004146:	4603      	mov	r3, r0
 8004148:	4642      	mov	r2, r8
 800414a:	189b      	adds	r3, r3, r2
 800414c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004150:	464b      	mov	r3, r9
 8004152:	460a      	mov	r2, r1
 8004154:	eb42 0303 	adc.w	r3, r2, r3
 8004158:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800415c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	67bb      	str	r3, [r7, #120]	; 0x78
 8004166:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	f04f 0300 	mov.w	r3, #0
 8004170:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004174:	4649      	mov	r1, r9
 8004176:	008b      	lsls	r3, r1, #2
 8004178:	4641      	mov	r1, r8
 800417a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800417e:	4641      	mov	r1, r8
 8004180:	008a      	lsls	r2, r1, #2
 8004182:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004186:	f7fc f883 	bl	8000290 <__aeabi_uldivmod>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	4b39      	ldr	r3, [pc, #228]	; (8004274 <UART_SetConfig+0x4e4>)
 8004190:	fba3 1302 	umull	r1, r3, r3, r2
 8004194:	095b      	lsrs	r3, r3, #5
 8004196:	2164      	movs	r1, #100	; 0x64
 8004198:	fb01 f303 	mul.w	r3, r1, r3
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	011b      	lsls	r3, r3, #4
 80041a0:	3332      	adds	r3, #50	; 0x32
 80041a2:	4a34      	ldr	r2, [pc, #208]	; (8004274 <UART_SetConfig+0x4e4>)
 80041a4:	fba2 2303 	umull	r2, r3, r2, r3
 80041a8:	095b      	lsrs	r3, r3, #5
 80041aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041ae:	441c      	add	r4, r3
 80041b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041b4:	2200      	movs	r2, #0
 80041b6:	673b      	str	r3, [r7, #112]	; 0x70
 80041b8:	677a      	str	r2, [r7, #116]	; 0x74
 80041ba:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80041be:	4642      	mov	r2, r8
 80041c0:	464b      	mov	r3, r9
 80041c2:	1891      	adds	r1, r2, r2
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	415b      	adcs	r3, r3
 80041c8:	60fb      	str	r3, [r7, #12]
 80041ca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041ce:	4641      	mov	r1, r8
 80041d0:	1851      	adds	r1, r2, r1
 80041d2:	6039      	str	r1, [r7, #0]
 80041d4:	4649      	mov	r1, r9
 80041d6:	414b      	adcs	r3, r1
 80041d8:	607b      	str	r3, [r7, #4]
 80041da:	f04f 0200 	mov.w	r2, #0
 80041de:	f04f 0300 	mov.w	r3, #0
 80041e2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80041e6:	4659      	mov	r1, fp
 80041e8:	00cb      	lsls	r3, r1, #3
 80041ea:	4651      	mov	r1, sl
 80041ec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041f0:	4651      	mov	r1, sl
 80041f2:	00ca      	lsls	r2, r1, #3
 80041f4:	4610      	mov	r0, r2
 80041f6:	4619      	mov	r1, r3
 80041f8:	4603      	mov	r3, r0
 80041fa:	4642      	mov	r2, r8
 80041fc:	189b      	adds	r3, r3, r2
 80041fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8004200:	464b      	mov	r3, r9
 8004202:	460a      	mov	r2, r1
 8004204:	eb42 0303 	adc.w	r3, r2, r3
 8004208:	66fb      	str	r3, [r7, #108]	; 0x6c
 800420a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	663b      	str	r3, [r7, #96]	; 0x60
 8004214:	667a      	str	r2, [r7, #100]	; 0x64
 8004216:	f04f 0200 	mov.w	r2, #0
 800421a:	f04f 0300 	mov.w	r3, #0
 800421e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004222:	4649      	mov	r1, r9
 8004224:	008b      	lsls	r3, r1, #2
 8004226:	4641      	mov	r1, r8
 8004228:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800422c:	4641      	mov	r1, r8
 800422e:	008a      	lsls	r2, r1, #2
 8004230:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004234:	f7fc f82c 	bl	8000290 <__aeabi_uldivmod>
 8004238:	4602      	mov	r2, r0
 800423a:	460b      	mov	r3, r1
 800423c:	4b0d      	ldr	r3, [pc, #52]	; (8004274 <UART_SetConfig+0x4e4>)
 800423e:	fba3 1302 	umull	r1, r3, r3, r2
 8004242:	095b      	lsrs	r3, r3, #5
 8004244:	2164      	movs	r1, #100	; 0x64
 8004246:	fb01 f303 	mul.w	r3, r1, r3
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	3332      	adds	r3, #50	; 0x32
 8004250:	4a08      	ldr	r2, [pc, #32]	; (8004274 <UART_SetConfig+0x4e4>)
 8004252:	fba2 2303 	umull	r2, r3, r2, r3
 8004256:	095b      	lsrs	r3, r3, #5
 8004258:	f003 020f 	and.w	r2, r3, #15
 800425c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4422      	add	r2, r4
 8004264:	609a      	str	r2, [r3, #8]
}
 8004266:	bf00      	nop
 8004268:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800426c:	46bd      	mov	sp, r7
 800426e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004272:	bf00      	nop
 8004274:	51eb851f 	.word	0x51eb851f

08004278 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004278:	b084      	sub	sp, #16
 800427a:	b580      	push	{r7, lr}
 800427c:	b084      	sub	sp, #16
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
 8004282:	f107 001c 	add.w	r0, r7, #28
 8004286:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800428a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800428c:	2b01      	cmp	r3, #1
 800428e:	d122      	bne.n	80042d6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004294:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80042a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80042b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d105      	bne.n	80042ca <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 faa2 	bl	8004814 <USB_CoreReset>
 80042d0:	4603      	mov	r3, r0
 80042d2:	73fb      	strb	r3, [r7, #15]
 80042d4:	e01a      	b.n	800430c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 fa96 	bl	8004814 <USB_CoreReset>
 80042e8:	4603      	mov	r3, r0
 80042ea:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80042ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d106      	bne.n	8004300 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	639a      	str	r2, [r3, #56]	; 0x38
 80042fe:	e005      	b.n	800430c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004304:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800430c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800430e:	2b01      	cmp	r3, #1
 8004310:	d10b      	bne.n	800432a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f043 0206 	orr.w	r2, r3, #6
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f043 0220 	orr.w	r2, r3, #32
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800432a:	7bfb      	ldrb	r3, [r7, #15]
}
 800432c:	4618      	mov	r0, r3
 800432e:	3710      	adds	r7, #16
 8004330:	46bd      	mov	sp, r7
 8004332:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004336:	b004      	add	sp, #16
 8004338:	4770      	bx	lr

0800433a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800433a:	b480      	push	{r7}
 800433c:	b083      	sub	sp, #12
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f023 0201 	bic.w	r2, r3, #1
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	460b      	mov	r3, r1
 8004366:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004378:	78fb      	ldrb	r3, [r7, #3]
 800437a:	2b01      	cmp	r3, #1
 800437c:	d115      	bne.n	80043aa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800438a:	2001      	movs	r0, #1
 800438c:	f7fd fa92 	bl	80018b4 <HAL_Delay>
      ms++;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	3301      	adds	r3, #1
 8004394:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 fa2e 	bl	80047f8 <USB_GetMode>
 800439c:	4603      	mov	r3, r0
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d01e      	beq.n	80043e0 <USB_SetCurrentMode+0x84>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2b31      	cmp	r3, #49	; 0x31
 80043a6:	d9f0      	bls.n	800438a <USB_SetCurrentMode+0x2e>
 80043a8:	e01a      	b.n	80043e0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80043aa:	78fb      	ldrb	r3, [r7, #3]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d115      	bne.n	80043dc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80043bc:	2001      	movs	r0, #1
 80043be:	f7fd fa79 	bl	80018b4 <HAL_Delay>
      ms++;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	3301      	adds	r3, #1
 80043c6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fa15 	bl	80047f8 <USB_GetMode>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d005      	beq.n	80043e0 <USB_SetCurrentMode+0x84>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2b31      	cmp	r3, #49	; 0x31
 80043d8:	d9f0      	bls.n	80043bc <USB_SetCurrentMode+0x60>
 80043da:	e001      	b.n	80043e0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e005      	b.n	80043ec <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2b32      	cmp	r3, #50	; 0x32
 80043e4:	d101      	bne.n	80043ea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e000      	b.n	80043ec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3710      	adds	r7, #16
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80043f4:	b084      	sub	sp, #16
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b086      	sub	sp, #24
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004402:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004406:	2300      	movs	r3, #0
 8004408:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800440e:	2300      	movs	r3, #0
 8004410:	613b      	str	r3, [r7, #16]
 8004412:	e009      	b.n	8004428 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	3340      	adds	r3, #64	; 0x40
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	2200      	movs	r2, #0
 8004420:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	3301      	adds	r3, #1
 8004426:	613b      	str	r3, [r7, #16]
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	2b0e      	cmp	r3, #14
 800442c:	d9f2      	bls.n	8004414 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800442e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004430:	2b00      	cmp	r3, #0
 8004432:	d11c      	bne.n	800446e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004442:	f043 0302 	orr.w	r3, r3, #2
 8004446:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004458:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004464:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	639a      	str	r2, [r3, #56]	; 0x38
 800446c:	e00b      	b.n	8004486 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004472:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800448c:	461a      	mov	r2, r3
 800448e:	2300      	movs	r3, #0
 8004490:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004498:	4619      	mov	r1, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044a0:	461a      	mov	r2, r3
 80044a2:	680b      	ldr	r3, [r1, #0]
 80044a4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80044a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d10c      	bne.n	80044c6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80044ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d104      	bne.n	80044bc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80044b2:	2100      	movs	r1, #0
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f965 	bl	8004784 <USB_SetDevSpeed>
 80044ba:	e008      	b.n	80044ce <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80044bc:	2101      	movs	r1, #1
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 f960 	bl	8004784 <USB_SetDevSpeed>
 80044c4:	e003      	b.n	80044ce <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80044c6:	2103      	movs	r1, #3
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 f95b 	bl	8004784 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80044ce:	2110      	movs	r1, #16
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f8f3 	bl	80046bc <USB_FlushTxFifo>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d001      	beq.n	80044e0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f91f 	bl	8004724 <USB_FlushRxFifo>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044f6:	461a      	mov	r2, r3
 80044f8:	2300      	movs	r3, #0
 80044fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004502:	461a      	mov	r2, r3
 8004504:	2300      	movs	r3, #0
 8004506:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800450e:	461a      	mov	r2, r3
 8004510:	2300      	movs	r3, #0
 8004512:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004514:	2300      	movs	r3, #0
 8004516:	613b      	str	r3, [r7, #16]
 8004518:	e043      	b.n	80045a2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	015a      	lsls	r2, r3, #5
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	4413      	add	r3, r2
 8004522:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800452c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004530:	d118      	bne.n	8004564 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10a      	bne.n	800454e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	015a      	lsls	r2, r3, #5
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	4413      	add	r3, r2
 8004540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004544:	461a      	mov	r2, r3
 8004546:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800454a:	6013      	str	r3, [r2, #0]
 800454c:	e013      	b.n	8004576 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	015a      	lsls	r2, r3, #5
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	4413      	add	r3, r2
 8004556:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800455a:	461a      	mov	r2, r3
 800455c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004560:	6013      	str	r3, [r2, #0]
 8004562:	e008      	b.n	8004576 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	015a      	lsls	r2, r3, #5
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4413      	add	r3, r2
 800456c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004570:	461a      	mov	r2, r3
 8004572:	2300      	movs	r3, #0
 8004574:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	015a      	lsls	r2, r3, #5
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	4413      	add	r3, r2
 800457e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004582:	461a      	mov	r2, r3
 8004584:	2300      	movs	r3, #0
 8004586:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	015a      	lsls	r2, r3, #5
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	4413      	add	r3, r2
 8004590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004594:	461a      	mov	r2, r3
 8004596:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800459a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	3301      	adds	r3, #1
 80045a0:	613b      	str	r3, [r7, #16]
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d3b7      	bcc.n	800451a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045aa:	2300      	movs	r3, #0
 80045ac:	613b      	str	r3, [r7, #16]
 80045ae:	e043      	b.n	8004638 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	015a      	lsls	r2, r3, #5
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4413      	add	r3, r2
 80045b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80045c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80045c6:	d118      	bne.n	80045fa <USB_DevInit+0x206>
    {
      if (i == 0U)
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10a      	bne.n	80045e4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	015a      	lsls	r2, r3, #5
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	4413      	add	r3, r2
 80045d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045da:	461a      	mov	r2, r3
 80045dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80045e0:	6013      	str	r3, [r2, #0]
 80045e2:	e013      	b.n	800460c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045f0:	461a      	mov	r2, r3
 80045f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80045f6:	6013      	str	r3, [r2, #0]
 80045f8:	e008      	b.n	800460c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	015a      	lsls	r2, r3, #5
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	4413      	add	r3, r2
 8004602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004606:	461a      	mov	r2, r3
 8004608:	2300      	movs	r3, #0
 800460a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	015a      	lsls	r2, r3, #5
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	4413      	add	r3, r2
 8004614:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004618:	461a      	mov	r2, r3
 800461a:	2300      	movs	r3, #0
 800461c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	015a      	lsls	r2, r3, #5
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	4413      	add	r3, r2
 8004626:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800462a:	461a      	mov	r2, r3
 800462c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004630:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	3301      	adds	r3, #1
 8004636:	613b      	str	r3, [r7, #16]
 8004638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463a:	693a      	ldr	r2, [r7, #16]
 800463c:	429a      	cmp	r2, r3
 800463e:	d3b7      	bcc.n	80045b0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800464e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004652:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004660:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004664:	2b00      	cmp	r3, #0
 8004666:	d105      	bne.n	8004674 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	f043 0210 	orr.w	r2, r3, #16
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	699a      	ldr	r2, [r3, #24]
 8004678:	4b0f      	ldr	r3, [pc, #60]	; (80046b8 <USB_DevInit+0x2c4>)
 800467a:	4313      	orrs	r3, r2
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004682:	2b00      	cmp	r3, #0
 8004684:	d005      	beq.n	8004692 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	f043 0208 	orr.w	r2, r3, #8
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004692:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004694:	2b01      	cmp	r3, #1
 8004696:	d107      	bne.n	80046a8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80046a0:	f043 0304 	orr.w	r3, r3, #4
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80046a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046b4:	b004      	add	sp, #16
 80046b6:	4770      	bx	lr
 80046b8:	803c3800 	.word	0x803c3800

080046bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80046c6:	2300      	movs	r3, #0
 80046c8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	3301      	adds	r3, #1
 80046ce:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	4a13      	ldr	r2, [pc, #76]	; (8004720 <USB_FlushTxFifo+0x64>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d901      	bls.n	80046dc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e01b      	b.n	8004714 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	daf2      	bge.n	80046ca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80046e4:	2300      	movs	r3, #0
 80046e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	019b      	lsls	r3, r3, #6
 80046ec:	f043 0220 	orr.w	r2, r3, #32
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	3301      	adds	r3, #1
 80046f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	4a08      	ldr	r2, [pc, #32]	; (8004720 <USB_FlushTxFifo+0x64>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d901      	bls.n	8004706 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e006      	b.n	8004714 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	f003 0320 	and.w	r3, r3, #32
 800470e:	2b20      	cmp	r3, #32
 8004710:	d0f0      	beq.n	80046f4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004712:	2300      	movs	r3, #0
}
 8004714:	4618      	mov	r0, r3
 8004716:	3714      	adds	r7, #20
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	00030d40 	.word	0x00030d40

08004724 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800472c:	2300      	movs	r3, #0
 800472e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	3301      	adds	r3, #1
 8004734:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	4a11      	ldr	r2, [pc, #68]	; (8004780 <USB_FlushRxFifo+0x5c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d901      	bls.n	8004742 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e018      	b.n	8004774 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	2b00      	cmp	r3, #0
 8004748:	daf2      	bge.n	8004730 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800474a:	2300      	movs	r3, #0
 800474c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2210      	movs	r2, #16
 8004752:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	3301      	adds	r3, #1
 8004758:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	4a08      	ldr	r2, [pc, #32]	; (8004780 <USB_FlushRxFifo+0x5c>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d901      	bls.n	8004766 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e006      	b.n	8004774 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	f003 0310 	and.w	r3, r3, #16
 800476e:	2b10      	cmp	r3, #16
 8004770:	d0f0      	beq.n	8004754 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004772:	2300      	movs	r3, #0
}
 8004774:	4618      	mov	r0, r3
 8004776:	3714      	adds	r7, #20
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr
 8004780:	00030d40 	.word	0x00030d40

08004784 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004784:	b480      	push	{r7}
 8004786:	b085      	sub	sp, #20
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	460b      	mov	r3, r1
 800478e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	78fb      	ldrb	r3, [r7, #3]
 800479e:	68f9      	ldr	r1, [r7, #12]
 80047a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047a4:	4313      	orrs	r3, r2
 80047a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80047a8:	2300      	movs	r3, #0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3714      	adds	r7, #20
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr

080047b6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80047b6:	b480      	push	{r7}
 80047b8:	b085      	sub	sp, #20
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80047d0:	f023 0303 	bic.w	r3, r3, #3
 80047d4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047e4:	f043 0302 	orr.w	r3, r3, #2
 80047e8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3714      	adds	r7, #20
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	f003 0301 	and.w	r3, r3, #1
}
 8004808:	4618      	mov	r0, r3
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004814:	b480      	push	{r7}
 8004816:	b085      	sub	sp, #20
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800481c:	2300      	movs	r3, #0
 800481e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	3301      	adds	r3, #1
 8004824:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	4a13      	ldr	r2, [pc, #76]	; (8004878 <USB_CoreReset+0x64>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d901      	bls.n	8004832 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e01b      	b.n	800486a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	2b00      	cmp	r3, #0
 8004838:	daf2      	bge.n	8004820 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800483a:	2300      	movs	r3, #0
 800483c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	f043 0201 	orr.w	r2, r3, #1
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	3301      	adds	r3, #1
 800484e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4a09      	ldr	r2, [pc, #36]	; (8004878 <USB_CoreReset+0x64>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d901      	bls.n	800485c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e006      	b.n	800486a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	691b      	ldr	r3, [r3, #16]
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	2b01      	cmp	r3, #1
 8004866:	d0f0      	beq.n	800484a <USB_CoreReset+0x36>

  return HAL_OK;
 8004868:	2300      	movs	r3, #0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3714      	adds	r7, #20
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	00030d40 	.word	0x00030d40

0800487c <__errno>:
 800487c:	4b01      	ldr	r3, [pc, #4]	; (8004884 <__errno+0x8>)
 800487e:	6818      	ldr	r0, [r3, #0]
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	2000000c 	.word	0x2000000c

08004888 <__libc_init_array>:
 8004888:	b570      	push	{r4, r5, r6, lr}
 800488a:	4d0d      	ldr	r5, [pc, #52]	; (80048c0 <__libc_init_array+0x38>)
 800488c:	4c0d      	ldr	r4, [pc, #52]	; (80048c4 <__libc_init_array+0x3c>)
 800488e:	1b64      	subs	r4, r4, r5
 8004890:	10a4      	asrs	r4, r4, #2
 8004892:	2600      	movs	r6, #0
 8004894:	42a6      	cmp	r6, r4
 8004896:	d109      	bne.n	80048ac <__libc_init_array+0x24>
 8004898:	4d0b      	ldr	r5, [pc, #44]	; (80048c8 <__libc_init_array+0x40>)
 800489a:	4c0c      	ldr	r4, [pc, #48]	; (80048cc <__libc_init_array+0x44>)
 800489c:	f001 f838 	bl	8005910 <_init>
 80048a0:	1b64      	subs	r4, r4, r5
 80048a2:	10a4      	asrs	r4, r4, #2
 80048a4:	2600      	movs	r6, #0
 80048a6:	42a6      	cmp	r6, r4
 80048a8:	d105      	bne.n	80048b6 <__libc_init_array+0x2e>
 80048aa:	bd70      	pop	{r4, r5, r6, pc}
 80048ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80048b0:	4798      	blx	r3
 80048b2:	3601      	adds	r6, #1
 80048b4:	e7ee      	b.n	8004894 <__libc_init_array+0xc>
 80048b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80048ba:	4798      	blx	r3
 80048bc:	3601      	adds	r6, #1
 80048be:	e7f2      	b.n	80048a6 <__libc_init_array+0x1e>
 80048c0:	08005ab0 	.word	0x08005ab0
 80048c4:	08005ab0 	.word	0x08005ab0
 80048c8:	08005ab0 	.word	0x08005ab0
 80048cc:	08005ab4 	.word	0x08005ab4

080048d0 <memset>:
 80048d0:	4402      	add	r2, r0
 80048d2:	4603      	mov	r3, r0
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d100      	bne.n	80048da <memset+0xa>
 80048d8:	4770      	bx	lr
 80048da:	f803 1b01 	strb.w	r1, [r3], #1
 80048de:	e7f9      	b.n	80048d4 <memset+0x4>

080048e0 <iprintf>:
 80048e0:	b40f      	push	{r0, r1, r2, r3}
 80048e2:	4b0a      	ldr	r3, [pc, #40]	; (800490c <iprintf+0x2c>)
 80048e4:	b513      	push	{r0, r1, r4, lr}
 80048e6:	681c      	ldr	r4, [r3, #0]
 80048e8:	b124      	cbz	r4, 80048f4 <iprintf+0x14>
 80048ea:	69a3      	ldr	r3, [r4, #24]
 80048ec:	b913      	cbnz	r3, 80048f4 <iprintf+0x14>
 80048ee:	4620      	mov	r0, r4
 80048f0:	f000 fa72 	bl	8004dd8 <__sinit>
 80048f4:	ab05      	add	r3, sp, #20
 80048f6:	9a04      	ldr	r2, [sp, #16]
 80048f8:	68a1      	ldr	r1, [r4, #8]
 80048fa:	9301      	str	r3, [sp, #4]
 80048fc:	4620      	mov	r0, r4
 80048fe:	f000 fc7b 	bl	80051f8 <_vfiprintf_r>
 8004902:	b002      	add	sp, #8
 8004904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004908:	b004      	add	sp, #16
 800490a:	4770      	bx	lr
 800490c:	2000000c 	.word	0x2000000c

08004910 <_puts_r>:
 8004910:	b570      	push	{r4, r5, r6, lr}
 8004912:	460e      	mov	r6, r1
 8004914:	4605      	mov	r5, r0
 8004916:	b118      	cbz	r0, 8004920 <_puts_r+0x10>
 8004918:	6983      	ldr	r3, [r0, #24]
 800491a:	b90b      	cbnz	r3, 8004920 <_puts_r+0x10>
 800491c:	f000 fa5c 	bl	8004dd8 <__sinit>
 8004920:	69ab      	ldr	r3, [r5, #24]
 8004922:	68ac      	ldr	r4, [r5, #8]
 8004924:	b913      	cbnz	r3, 800492c <_puts_r+0x1c>
 8004926:	4628      	mov	r0, r5
 8004928:	f000 fa56 	bl	8004dd8 <__sinit>
 800492c:	4b2c      	ldr	r3, [pc, #176]	; (80049e0 <_puts_r+0xd0>)
 800492e:	429c      	cmp	r4, r3
 8004930:	d120      	bne.n	8004974 <_puts_r+0x64>
 8004932:	686c      	ldr	r4, [r5, #4]
 8004934:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004936:	07db      	lsls	r3, r3, #31
 8004938:	d405      	bmi.n	8004946 <_puts_r+0x36>
 800493a:	89a3      	ldrh	r3, [r4, #12]
 800493c:	0598      	lsls	r0, r3, #22
 800493e:	d402      	bmi.n	8004946 <_puts_r+0x36>
 8004940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004942:	f000 fae7 	bl	8004f14 <__retarget_lock_acquire_recursive>
 8004946:	89a3      	ldrh	r3, [r4, #12]
 8004948:	0719      	lsls	r1, r3, #28
 800494a:	d51d      	bpl.n	8004988 <_puts_r+0x78>
 800494c:	6923      	ldr	r3, [r4, #16]
 800494e:	b1db      	cbz	r3, 8004988 <_puts_r+0x78>
 8004950:	3e01      	subs	r6, #1
 8004952:	68a3      	ldr	r3, [r4, #8]
 8004954:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004958:	3b01      	subs	r3, #1
 800495a:	60a3      	str	r3, [r4, #8]
 800495c:	bb39      	cbnz	r1, 80049ae <_puts_r+0x9e>
 800495e:	2b00      	cmp	r3, #0
 8004960:	da38      	bge.n	80049d4 <_puts_r+0xc4>
 8004962:	4622      	mov	r2, r4
 8004964:	210a      	movs	r1, #10
 8004966:	4628      	mov	r0, r5
 8004968:	f000 f85c 	bl	8004a24 <__swbuf_r>
 800496c:	3001      	adds	r0, #1
 800496e:	d011      	beq.n	8004994 <_puts_r+0x84>
 8004970:	250a      	movs	r5, #10
 8004972:	e011      	b.n	8004998 <_puts_r+0x88>
 8004974:	4b1b      	ldr	r3, [pc, #108]	; (80049e4 <_puts_r+0xd4>)
 8004976:	429c      	cmp	r4, r3
 8004978:	d101      	bne.n	800497e <_puts_r+0x6e>
 800497a:	68ac      	ldr	r4, [r5, #8]
 800497c:	e7da      	b.n	8004934 <_puts_r+0x24>
 800497e:	4b1a      	ldr	r3, [pc, #104]	; (80049e8 <_puts_r+0xd8>)
 8004980:	429c      	cmp	r4, r3
 8004982:	bf08      	it	eq
 8004984:	68ec      	ldreq	r4, [r5, #12]
 8004986:	e7d5      	b.n	8004934 <_puts_r+0x24>
 8004988:	4621      	mov	r1, r4
 800498a:	4628      	mov	r0, r5
 800498c:	f000 f89c 	bl	8004ac8 <__swsetup_r>
 8004990:	2800      	cmp	r0, #0
 8004992:	d0dd      	beq.n	8004950 <_puts_r+0x40>
 8004994:	f04f 35ff 	mov.w	r5, #4294967295
 8004998:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800499a:	07da      	lsls	r2, r3, #31
 800499c:	d405      	bmi.n	80049aa <_puts_r+0x9a>
 800499e:	89a3      	ldrh	r3, [r4, #12]
 80049a0:	059b      	lsls	r3, r3, #22
 80049a2:	d402      	bmi.n	80049aa <_puts_r+0x9a>
 80049a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049a6:	f000 fab6 	bl	8004f16 <__retarget_lock_release_recursive>
 80049aa:	4628      	mov	r0, r5
 80049ac:	bd70      	pop	{r4, r5, r6, pc}
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	da04      	bge.n	80049bc <_puts_r+0xac>
 80049b2:	69a2      	ldr	r2, [r4, #24]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	dc06      	bgt.n	80049c6 <_puts_r+0xb6>
 80049b8:	290a      	cmp	r1, #10
 80049ba:	d004      	beq.n	80049c6 <_puts_r+0xb6>
 80049bc:	6823      	ldr	r3, [r4, #0]
 80049be:	1c5a      	adds	r2, r3, #1
 80049c0:	6022      	str	r2, [r4, #0]
 80049c2:	7019      	strb	r1, [r3, #0]
 80049c4:	e7c5      	b.n	8004952 <_puts_r+0x42>
 80049c6:	4622      	mov	r2, r4
 80049c8:	4628      	mov	r0, r5
 80049ca:	f000 f82b 	bl	8004a24 <__swbuf_r>
 80049ce:	3001      	adds	r0, #1
 80049d0:	d1bf      	bne.n	8004952 <_puts_r+0x42>
 80049d2:	e7df      	b.n	8004994 <_puts_r+0x84>
 80049d4:	6823      	ldr	r3, [r4, #0]
 80049d6:	250a      	movs	r5, #10
 80049d8:	1c5a      	adds	r2, r3, #1
 80049da:	6022      	str	r2, [r4, #0]
 80049dc:	701d      	strb	r5, [r3, #0]
 80049de:	e7db      	b.n	8004998 <_puts_r+0x88>
 80049e0:	08005a34 	.word	0x08005a34
 80049e4:	08005a54 	.word	0x08005a54
 80049e8:	08005a14 	.word	0x08005a14

080049ec <puts>:
 80049ec:	4b02      	ldr	r3, [pc, #8]	; (80049f8 <puts+0xc>)
 80049ee:	4601      	mov	r1, r0
 80049f0:	6818      	ldr	r0, [r3, #0]
 80049f2:	f7ff bf8d 	b.w	8004910 <_puts_r>
 80049f6:	bf00      	nop
 80049f8:	2000000c 	.word	0x2000000c

080049fc <strncmp>:
 80049fc:	b510      	push	{r4, lr}
 80049fe:	b17a      	cbz	r2, 8004a20 <strncmp+0x24>
 8004a00:	4603      	mov	r3, r0
 8004a02:	3901      	subs	r1, #1
 8004a04:	1884      	adds	r4, r0, r2
 8004a06:	f813 0b01 	ldrb.w	r0, [r3], #1
 8004a0a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8004a0e:	4290      	cmp	r0, r2
 8004a10:	d101      	bne.n	8004a16 <strncmp+0x1a>
 8004a12:	42a3      	cmp	r3, r4
 8004a14:	d101      	bne.n	8004a1a <strncmp+0x1e>
 8004a16:	1a80      	subs	r0, r0, r2
 8004a18:	bd10      	pop	{r4, pc}
 8004a1a:	2800      	cmp	r0, #0
 8004a1c:	d1f3      	bne.n	8004a06 <strncmp+0xa>
 8004a1e:	e7fa      	b.n	8004a16 <strncmp+0x1a>
 8004a20:	4610      	mov	r0, r2
 8004a22:	e7f9      	b.n	8004a18 <strncmp+0x1c>

08004a24 <__swbuf_r>:
 8004a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a26:	460e      	mov	r6, r1
 8004a28:	4614      	mov	r4, r2
 8004a2a:	4605      	mov	r5, r0
 8004a2c:	b118      	cbz	r0, 8004a36 <__swbuf_r+0x12>
 8004a2e:	6983      	ldr	r3, [r0, #24]
 8004a30:	b90b      	cbnz	r3, 8004a36 <__swbuf_r+0x12>
 8004a32:	f000 f9d1 	bl	8004dd8 <__sinit>
 8004a36:	4b21      	ldr	r3, [pc, #132]	; (8004abc <__swbuf_r+0x98>)
 8004a38:	429c      	cmp	r4, r3
 8004a3a:	d12b      	bne.n	8004a94 <__swbuf_r+0x70>
 8004a3c:	686c      	ldr	r4, [r5, #4]
 8004a3e:	69a3      	ldr	r3, [r4, #24]
 8004a40:	60a3      	str	r3, [r4, #8]
 8004a42:	89a3      	ldrh	r3, [r4, #12]
 8004a44:	071a      	lsls	r2, r3, #28
 8004a46:	d52f      	bpl.n	8004aa8 <__swbuf_r+0x84>
 8004a48:	6923      	ldr	r3, [r4, #16]
 8004a4a:	b36b      	cbz	r3, 8004aa8 <__swbuf_r+0x84>
 8004a4c:	6923      	ldr	r3, [r4, #16]
 8004a4e:	6820      	ldr	r0, [r4, #0]
 8004a50:	1ac0      	subs	r0, r0, r3
 8004a52:	6963      	ldr	r3, [r4, #20]
 8004a54:	b2f6      	uxtb	r6, r6
 8004a56:	4283      	cmp	r3, r0
 8004a58:	4637      	mov	r7, r6
 8004a5a:	dc04      	bgt.n	8004a66 <__swbuf_r+0x42>
 8004a5c:	4621      	mov	r1, r4
 8004a5e:	4628      	mov	r0, r5
 8004a60:	f000 f926 	bl	8004cb0 <_fflush_r>
 8004a64:	bb30      	cbnz	r0, 8004ab4 <__swbuf_r+0x90>
 8004a66:	68a3      	ldr	r3, [r4, #8]
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	60a3      	str	r3, [r4, #8]
 8004a6c:	6823      	ldr	r3, [r4, #0]
 8004a6e:	1c5a      	adds	r2, r3, #1
 8004a70:	6022      	str	r2, [r4, #0]
 8004a72:	701e      	strb	r6, [r3, #0]
 8004a74:	6963      	ldr	r3, [r4, #20]
 8004a76:	3001      	adds	r0, #1
 8004a78:	4283      	cmp	r3, r0
 8004a7a:	d004      	beq.n	8004a86 <__swbuf_r+0x62>
 8004a7c:	89a3      	ldrh	r3, [r4, #12]
 8004a7e:	07db      	lsls	r3, r3, #31
 8004a80:	d506      	bpl.n	8004a90 <__swbuf_r+0x6c>
 8004a82:	2e0a      	cmp	r6, #10
 8004a84:	d104      	bne.n	8004a90 <__swbuf_r+0x6c>
 8004a86:	4621      	mov	r1, r4
 8004a88:	4628      	mov	r0, r5
 8004a8a:	f000 f911 	bl	8004cb0 <_fflush_r>
 8004a8e:	b988      	cbnz	r0, 8004ab4 <__swbuf_r+0x90>
 8004a90:	4638      	mov	r0, r7
 8004a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a94:	4b0a      	ldr	r3, [pc, #40]	; (8004ac0 <__swbuf_r+0x9c>)
 8004a96:	429c      	cmp	r4, r3
 8004a98:	d101      	bne.n	8004a9e <__swbuf_r+0x7a>
 8004a9a:	68ac      	ldr	r4, [r5, #8]
 8004a9c:	e7cf      	b.n	8004a3e <__swbuf_r+0x1a>
 8004a9e:	4b09      	ldr	r3, [pc, #36]	; (8004ac4 <__swbuf_r+0xa0>)
 8004aa0:	429c      	cmp	r4, r3
 8004aa2:	bf08      	it	eq
 8004aa4:	68ec      	ldreq	r4, [r5, #12]
 8004aa6:	e7ca      	b.n	8004a3e <__swbuf_r+0x1a>
 8004aa8:	4621      	mov	r1, r4
 8004aaa:	4628      	mov	r0, r5
 8004aac:	f000 f80c 	bl	8004ac8 <__swsetup_r>
 8004ab0:	2800      	cmp	r0, #0
 8004ab2:	d0cb      	beq.n	8004a4c <__swbuf_r+0x28>
 8004ab4:	f04f 37ff 	mov.w	r7, #4294967295
 8004ab8:	e7ea      	b.n	8004a90 <__swbuf_r+0x6c>
 8004aba:	bf00      	nop
 8004abc:	08005a34 	.word	0x08005a34
 8004ac0:	08005a54 	.word	0x08005a54
 8004ac4:	08005a14 	.word	0x08005a14

08004ac8 <__swsetup_r>:
 8004ac8:	4b32      	ldr	r3, [pc, #200]	; (8004b94 <__swsetup_r+0xcc>)
 8004aca:	b570      	push	{r4, r5, r6, lr}
 8004acc:	681d      	ldr	r5, [r3, #0]
 8004ace:	4606      	mov	r6, r0
 8004ad0:	460c      	mov	r4, r1
 8004ad2:	b125      	cbz	r5, 8004ade <__swsetup_r+0x16>
 8004ad4:	69ab      	ldr	r3, [r5, #24]
 8004ad6:	b913      	cbnz	r3, 8004ade <__swsetup_r+0x16>
 8004ad8:	4628      	mov	r0, r5
 8004ada:	f000 f97d 	bl	8004dd8 <__sinit>
 8004ade:	4b2e      	ldr	r3, [pc, #184]	; (8004b98 <__swsetup_r+0xd0>)
 8004ae0:	429c      	cmp	r4, r3
 8004ae2:	d10f      	bne.n	8004b04 <__swsetup_r+0x3c>
 8004ae4:	686c      	ldr	r4, [r5, #4]
 8004ae6:	89a3      	ldrh	r3, [r4, #12]
 8004ae8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004aec:	0719      	lsls	r1, r3, #28
 8004aee:	d42c      	bmi.n	8004b4a <__swsetup_r+0x82>
 8004af0:	06dd      	lsls	r5, r3, #27
 8004af2:	d411      	bmi.n	8004b18 <__swsetup_r+0x50>
 8004af4:	2309      	movs	r3, #9
 8004af6:	6033      	str	r3, [r6, #0]
 8004af8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004afc:	81a3      	strh	r3, [r4, #12]
 8004afe:	f04f 30ff 	mov.w	r0, #4294967295
 8004b02:	e03e      	b.n	8004b82 <__swsetup_r+0xba>
 8004b04:	4b25      	ldr	r3, [pc, #148]	; (8004b9c <__swsetup_r+0xd4>)
 8004b06:	429c      	cmp	r4, r3
 8004b08:	d101      	bne.n	8004b0e <__swsetup_r+0x46>
 8004b0a:	68ac      	ldr	r4, [r5, #8]
 8004b0c:	e7eb      	b.n	8004ae6 <__swsetup_r+0x1e>
 8004b0e:	4b24      	ldr	r3, [pc, #144]	; (8004ba0 <__swsetup_r+0xd8>)
 8004b10:	429c      	cmp	r4, r3
 8004b12:	bf08      	it	eq
 8004b14:	68ec      	ldreq	r4, [r5, #12]
 8004b16:	e7e6      	b.n	8004ae6 <__swsetup_r+0x1e>
 8004b18:	0758      	lsls	r0, r3, #29
 8004b1a:	d512      	bpl.n	8004b42 <__swsetup_r+0x7a>
 8004b1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b1e:	b141      	cbz	r1, 8004b32 <__swsetup_r+0x6a>
 8004b20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b24:	4299      	cmp	r1, r3
 8004b26:	d002      	beq.n	8004b2e <__swsetup_r+0x66>
 8004b28:	4630      	mov	r0, r6
 8004b2a:	f000 fa5b 	bl	8004fe4 <_free_r>
 8004b2e:	2300      	movs	r3, #0
 8004b30:	6363      	str	r3, [r4, #52]	; 0x34
 8004b32:	89a3      	ldrh	r3, [r4, #12]
 8004b34:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004b38:	81a3      	strh	r3, [r4, #12]
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	6063      	str	r3, [r4, #4]
 8004b3e:	6923      	ldr	r3, [r4, #16]
 8004b40:	6023      	str	r3, [r4, #0]
 8004b42:	89a3      	ldrh	r3, [r4, #12]
 8004b44:	f043 0308 	orr.w	r3, r3, #8
 8004b48:	81a3      	strh	r3, [r4, #12]
 8004b4a:	6923      	ldr	r3, [r4, #16]
 8004b4c:	b94b      	cbnz	r3, 8004b62 <__swsetup_r+0x9a>
 8004b4e:	89a3      	ldrh	r3, [r4, #12]
 8004b50:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004b54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b58:	d003      	beq.n	8004b62 <__swsetup_r+0x9a>
 8004b5a:	4621      	mov	r1, r4
 8004b5c:	4630      	mov	r0, r6
 8004b5e:	f000 fa01 	bl	8004f64 <__smakebuf_r>
 8004b62:	89a0      	ldrh	r0, [r4, #12]
 8004b64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b68:	f010 0301 	ands.w	r3, r0, #1
 8004b6c:	d00a      	beq.n	8004b84 <__swsetup_r+0xbc>
 8004b6e:	2300      	movs	r3, #0
 8004b70:	60a3      	str	r3, [r4, #8]
 8004b72:	6963      	ldr	r3, [r4, #20]
 8004b74:	425b      	negs	r3, r3
 8004b76:	61a3      	str	r3, [r4, #24]
 8004b78:	6923      	ldr	r3, [r4, #16]
 8004b7a:	b943      	cbnz	r3, 8004b8e <__swsetup_r+0xc6>
 8004b7c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004b80:	d1ba      	bne.n	8004af8 <__swsetup_r+0x30>
 8004b82:	bd70      	pop	{r4, r5, r6, pc}
 8004b84:	0781      	lsls	r1, r0, #30
 8004b86:	bf58      	it	pl
 8004b88:	6963      	ldrpl	r3, [r4, #20]
 8004b8a:	60a3      	str	r3, [r4, #8]
 8004b8c:	e7f4      	b.n	8004b78 <__swsetup_r+0xb0>
 8004b8e:	2000      	movs	r0, #0
 8004b90:	e7f7      	b.n	8004b82 <__swsetup_r+0xba>
 8004b92:	bf00      	nop
 8004b94:	2000000c 	.word	0x2000000c
 8004b98:	08005a34 	.word	0x08005a34
 8004b9c:	08005a54 	.word	0x08005a54
 8004ba0:	08005a14 	.word	0x08005a14

08004ba4 <__sflush_r>:
 8004ba4:	898a      	ldrh	r2, [r1, #12]
 8004ba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004baa:	4605      	mov	r5, r0
 8004bac:	0710      	lsls	r0, r2, #28
 8004bae:	460c      	mov	r4, r1
 8004bb0:	d458      	bmi.n	8004c64 <__sflush_r+0xc0>
 8004bb2:	684b      	ldr	r3, [r1, #4]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	dc05      	bgt.n	8004bc4 <__sflush_r+0x20>
 8004bb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	dc02      	bgt.n	8004bc4 <__sflush_r+0x20>
 8004bbe:	2000      	movs	r0, #0
 8004bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004bc6:	2e00      	cmp	r6, #0
 8004bc8:	d0f9      	beq.n	8004bbe <__sflush_r+0x1a>
 8004bca:	2300      	movs	r3, #0
 8004bcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004bd0:	682f      	ldr	r7, [r5, #0]
 8004bd2:	602b      	str	r3, [r5, #0]
 8004bd4:	d032      	beq.n	8004c3c <__sflush_r+0x98>
 8004bd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004bd8:	89a3      	ldrh	r3, [r4, #12]
 8004bda:	075a      	lsls	r2, r3, #29
 8004bdc:	d505      	bpl.n	8004bea <__sflush_r+0x46>
 8004bde:	6863      	ldr	r3, [r4, #4]
 8004be0:	1ac0      	subs	r0, r0, r3
 8004be2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004be4:	b10b      	cbz	r3, 8004bea <__sflush_r+0x46>
 8004be6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004be8:	1ac0      	subs	r0, r0, r3
 8004bea:	2300      	movs	r3, #0
 8004bec:	4602      	mov	r2, r0
 8004bee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004bf0:	6a21      	ldr	r1, [r4, #32]
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	47b0      	blx	r6
 8004bf6:	1c43      	adds	r3, r0, #1
 8004bf8:	89a3      	ldrh	r3, [r4, #12]
 8004bfa:	d106      	bne.n	8004c0a <__sflush_r+0x66>
 8004bfc:	6829      	ldr	r1, [r5, #0]
 8004bfe:	291d      	cmp	r1, #29
 8004c00:	d82c      	bhi.n	8004c5c <__sflush_r+0xb8>
 8004c02:	4a2a      	ldr	r2, [pc, #168]	; (8004cac <__sflush_r+0x108>)
 8004c04:	40ca      	lsrs	r2, r1
 8004c06:	07d6      	lsls	r6, r2, #31
 8004c08:	d528      	bpl.n	8004c5c <__sflush_r+0xb8>
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	6062      	str	r2, [r4, #4]
 8004c0e:	04d9      	lsls	r1, r3, #19
 8004c10:	6922      	ldr	r2, [r4, #16]
 8004c12:	6022      	str	r2, [r4, #0]
 8004c14:	d504      	bpl.n	8004c20 <__sflush_r+0x7c>
 8004c16:	1c42      	adds	r2, r0, #1
 8004c18:	d101      	bne.n	8004c1e <__sflush_r+0x7a>
 8004c1a:	682b      	ldr	r3, [r5, #0]
 8004c1c:	b903      	cbnz	r3, 8004c20 <__sflush_r+0x7c>
 8004c1e:	6560      	str	r0, [r4, #84]	; 0x54
 8004c20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c22:	602f      	str	r7, [r5, #0]
 8004c24:	2900      	cmp	r1, #0
 8004c26:	d0ca      	beq.n	8004bbe <__sflush_r+0x1a>
 8004c28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c2c:	4299      	cmp	r1, r3
 8004c2e:	d002      	beq.n	8004c36 <__sflush_r+0x92>
 8004c30:	4628      	mov	r0, r5
 8004c32:	f000 f9d7 	bl	8004fe4 <_free_r>
 8004c36:	2000      	movs	r0, #0
 8004c38:	6360      	str	r0, [r4, #52]	; 0x34
 8004c3a:	e7c1      	b.n	8004bc0 <__sflush_r+0x1c>
 8004c3c:	6a21      	ldr	r1, [r4, #32]
 8004c3e:	2301      	movs	r3, #1
 8004c40:	4628      	mov	r0, r5
 8004c42:	47b0      	blx	r6
 8004c44:	1c41      	adds	r1, r0, #1
 8004c46:	d1c7      	bne.n	8004bd8 <__sflush_r+0x34>
 8004c48:	682b      	ldr	r3, [r5, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d0c4      	beq.n	8004bd8 <__sflush_r+0x34>
 8004c4e:	2b1d      	cmp	r3, #29
 8004c50:	d001      	beq.n	8004c56 <__sflush_r+0xb2>
 8004c52:	2b16      	cmp	r3, #22
 8004c54:	d101      	bne.n	8004c5a <__sflush_r+0xb6>
 8004c56:	602f      	str	r7, [r5, #0]
 8004c58:	e7b1      	b.n	8004bbe <__sflush_r+0x1a>
 8004c5a:	89a3      	ldrh	r3, [r4, #12]
 8004c5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c60:	81a3      	strh	r3, [r4, #12]
 8004c62:	e7ad      	b.n	8004bc0 <__sflush_r+0x1c>
 8004c64:	690f      	ldr	r7, [r1, #16]
 8004c66:	2f00      	cmp	r7, #0
 8004c68:	d0a9      	beq.n	8004bbe <__sflush_r+0x1a>
 8004c6a:	0793      	lsls	r3, r2, #30
 8004c6c:	680e      	ldr	r6, [r1, #0]
 8004c6e:	bf08      	it	eq
 8004c70:	694b      	ldreq	r3, [r1, #20]
 8004c72:	600f      	str	r7, [r1, #0]
 8004c74:	bf18      	it	ne
 8004c76:	2300      	movne	r3, #0
 8004c78:	eba6 0807 	sub.w	r8, r6, r7
 8004c7c:	608b      	str	r3, [r1, #8]
 8004c7e:	f1b8 0f00 	cmp.w	r8, #0
 8004c82:	dd9c      	ble.n	8004bbe <__sflush_r+0x1a>
 8004c84:	6a21      	ldr	r1, [r4, #32]
 8004c86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004c88:	4643      	mov	r3, r8
 8004c8a:	463a      	mov	r2, r7
 8004c8c:	4628      	mov	r0, r5
 8004c8e:	47b0      	blx	r6
 8004c90:	2800      	cmp	r0, #0
 8004c92:	dc06      	bgt.n	8004ca2 <__sflush_r+0xfe>
 8004c94:	89a3      	ldrh	r3, [r4, #12]
 8004c96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c9a:	81a3      	strh	r3, [r4, #12]
 8004c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004ca0:	e78e      	b.n	8004bc0 <__sflush_r+0x1c>
 8004ca2:	4407      	add	r7, r0
 8004ca4:	eba8 0800 	sub.w	r8, r8, r0
 8004ca8:	e7e9      	b.n	8004c7e <__sflush_r+0xda>
 8004caa:	bf00      	nop
 8004cac:	20400001 	.word	0x20400001

08004cb0 <_fflush_r>:
 8004cb0:	b538      	push	{r3, r4, r5, lr}
 8004cb2:	690b      	ldr	r3, [r1, #16]
 8004cb4:	4605      	mov	r5, r0
 8004cb6:	460c      	mov	r4, r1
 8004cb8:	b913      	cbnz	r3, 8004cc0 <_fflush_r+0x10>
 8004cba:	2500      	movs	r5, #0
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	bd38      	pop	{r3, r4, r5, pc}
 8004cc0:	b118      	cbz	r0, 8004cca <_fflush_r+0x1a>
 8004cc2:	6983      	ldr	r3, [r0, #24]
 8004cc4:	b90b      	cbnz	r3, 8004cca <_fflush_r+0x1a>
 8004cc6:	f000 f887 	bl	8004dd8 <__sinit>
 8004cca:	4b14      	ldr	r3, [pc, #80]	; (8004d1c <_fflush_r+0x6c>)
 8004ccc:	429c      	cmp	r4, r3
 8004cce:	d11b      	bne.n	8004d08 <_fflush_r+0x58>
 8004cd0:	686c      	ldr	r4, [r5, #4]
 8004cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0ef      	beq.n	8004cba <_fflush_r+0xa>
 8004cda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004cdc:	07d0      	lsls	r0, r2, #31
 8004cde:	d404      	bmi.n	8004cea <_fflush_r+0x3a>
 8004ce0:	0599      	lsls	r1, r3, #22
 8004ce2:	d402      	bmi.n	8004cea <_fflush_r+0x3a>
 8004ce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ce6:	f000 f915 	bl	8004f14 <__retarget_lock_acquire_recursive>
 8004cea:	4628      	mov	r0, r5
 8004cec:	4621      	mov	r1, r4
 8004cee:	f7ff ff59 	bl	8004ba4 <__sflush_r>
 8004cf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004cf4:	07da      	lsls	r2, r3, #31
 8004cf6:	4605      	mov	r5, r0
 8004cf8:	d4e0      	bmi.n	8004cbc <_fflush_r+0xc>
 8004cfa:	89a3      	ldrh	r3, [r4, #12]
 8004cfc:	059b      	lsls	r3, r3, #22
 8004cfe:	d4dd      	bmi.n	8004cbc <_fflush_r+0xc>
 8004d00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d02:	f000 f908 	bl	8004f16 <__retarget_lock_release_recursive>
 8004d06:	e7d9      	b.n	8004cbc <_fflush_r+0xc>
 8004d08:	4b05      	ldr	r3, [pc, #20]	; (8004d20 <_fflush_r+0x70>)
 8004d0a:	429c      	cmp	r4, r3
 8004d0c:	d101      	bne.n	8004d12 <_fflush_r+0x62>
 8004d0e:	68ac      	ldr	r4, [r5, #8]
 8004d10:	e7df      	b.n	8004cd2 <_fflush_r+0x22>
 8004d12:	4b04      	ldr	r3, [pc, #16]	; (8004d24 <_fflush_r+0x74>)
 8004d14:	429c      	cmp	r4, r3
 8004d16:	bf08      	it	eq
 8004d18:	68ec      	ldreq	r4, [r5, #12]
 8004d1a:	e7da      	b.n	8004cd2 <_fflush_r+0x22>
 8004d1c:	08005a34 	.word	0x08005a34
 8004d20:	08005a54 	.word	0x08005a54
 8004d24:	08005a14 	.word	0x08005a14

08004d28 <std>:
 8004d28:	2300      	movs	r3, #0
 8004d2a:	b510      	push	{r4, lr}
 8004d2c:	4604      	mov	r4, r0
 8004d2e:	e9c0 3300 	strd	r3, r3, [r0]
 8004d32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d36:	6083      	str	r3, [r0, #8]
 8004d38:	8181      	strh	r1, [r0, #12]
 8004d3a:	6643      	str	r3, [r0, #100]	; 0x64
 8004d3c:	81c2      	strh	r2, [r0, #14]
 8004d3e:	6183      	str	r3, [r0, #24]
 8004d40:	4619      	mov	r1, r3
 8004d42:	2208      	movs	r2, #8
 8004d44:	305c      	adds	r0, #92	; 0x5c
 8004d46:	f7ff fdc3 	bl	80048d0 <memset>
 8004d4a:	4b05      	ldr	r3, [pc, #20]	; (8004d60 <std+0x38>)
 8004d4c:	6263      	str	r3, [r4, #36]	; 0x24
 8004d4e:	4b05      	ldr	r3, [pc, #20]	; (8004d64 <std+0x3c>)
 8004d50:	62a3      	str	r3, [r4, #40]	; 0x28
 8004d52:	4b05      	ldr	r3, [pc, #20]	; (8004d68 <std+0x40>)
 8004d54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004d56:	4b05      	ldr	r3, [pc, #20]	; (8004d6c <std+0x44>)
 8004d58:	6224      	str	r4, [r4, #32]
 8004d5a:	6323      	str	r3, [r4, #48]	; 0x30
 8004d5c:	bd10      	pop	{r4, pc}
 8004d5e:	bf00      	nop
 8004d60:	080057a1 	.word	0x080057a1
 8004d64:	080057c3 	.word	0x080057c3
 8004d68:	080057fb 	.word	0x080057fb
 8004d6c:	0800581f 	.word	0x0800581f

08004d70 <_cleanup_r>:
 8004d70:	4901      	ldr	r1, [pc, #4]	; (8004d78 <_cleanup_r+0x8>)
 8004d72:	f000 b8af 	b.w	8004ed4 <_fwalk_reent>
 8004d76:	bf00      	nop
 8004d78:	08004cb1 	.word	0x08004cb1

08004d7c <__sfmoreglue>:
 8004d7c:	b570      	push	{r4, r5, r6, lr}
 8004d7e:	2268      	movs	r2, #104	; 0x68
 8004d80:	1e4d      	subs	r5, r1, #1
 8004d82:	4355      	muls	r5, r2
 8004d84:	460e      	mov	r6, r1
 8004d86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004d8a:	f000 f997 	bl	80050bc <_malloc_r>
 8004d8e:	4604      	mov	r4, r0
 8004d90:	b140      	cbz	r0, 8004da4 <__sfmoreglue+0x28>
 8004d92:	2100      	movs	r1, #0
 8004d94:	e9c0 1600 	strd	r1, r6, [r0]
 8004d98:	300c      	adds	r0, #12
 8004d9a:	60a0      	str	r0, [r4, #8]
 8004d9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004da0:	f7ff fd96 	bl	80048d0 <memset>
 8004da4:	4620      	mov	r0, r4
 8004da6:	bd70      	pop	{r4, r5, r6, pc}

08004da8 <__sfp_lock_acquire>:
 8004da8:	4801      	ldr	r0, [pc, #4]	; (8004db0 <__sfp_lock_acquire+0x8>)
 8004daa:	f000 b8b3 	b.w	8004f14 <__retarget_lock_acquire_recursive>
 8004dae:	bf00      	nop
 8004db0:	20000bbd 	.word	0x20000bbd

08004db4 <__sfp_lock_release>:
 8004db4:	4801      	ldr	r0, [pc, #4]	; (8004dbc <__sfp_lock_release+0x8>)
 8004db6:	f000 b8ae 	b.w	8004f16 <__retarget_lock_release_recursive>
 8004dba:	bf00      	nop
 8004dbc:	20000bbd 	.word	0x20000bbd

08004dc0 <__sinit_lock_acquire>:
 8004dc0:	4801      	ldr	r0, [pc, #4]	; (8004dc8 <__sinit_lock_acquire+0x8>)
 8004dc2:	f000 b8a7 	b.w	8004f14 <__retarget_lock_acquire_recursive>
 8004dc6:	bf00      	nop
 8004dc8:	20000bbe 	.word	0x20000bbe

08004dcc <__sinit_lock_release>:
 8004dcc:	4801      	ldr	r0, [pc, #4]	; (8004dd4 <__sinit_lock_release+0x8>)
 8004dce:	f000 b8a2 	b.w	8004f16 <__retarget_lock_release_recursive>
 8004dd2:	bf00      	nop
 8004dd4:	20000bbe 	.word	0x20000bbe

08004dd8 <__sinit>:
 8004dd8:	b510      	push	{r4, lr}
 8004dda:	4604      	mov	r4, r0
 8004ddc:	f7ff fff0 	bl	8004dc0 <__sinit_lock_acquire>
 8004de0:	69a3      	ldr	r3, [r4, #24]
 8004de2:	b11b      	cbz	r3, 8004dec <__sinit+0x14>
 8004de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004de8:	f7ff bff0 	b.w	8004dcc <__sinit_lock_release>
 8004dec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004df0:	6523      	str	r3, [r4, #80]	; 0x50
 8004df2:	4b13      	ldr	r3, [pc, #76]	; (8004e40 <__sinit+0x68>)
 8004df4:	4a13      	ldr	r2, [pc, #76]	; (8004e44 <__sinit+0x6c>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	62a2      	str	r2, [r4, #40]	; 0x28
 8004dfa:	42a3      	cmp	r3, r4
 8004dfc:	bf04      	itt	eq
 8004dfe:	2301      	moveq	r3, #1
 8004e00:	61a3      	streq	r3, [r4, #24]
 8004e02:	4620      	mov	r0, r4
 8004e04:	f000 f820 	bl	8004e48 <__sfp>
 8004e08:	6060      	str	r0, [r4, #4]
 8004e0a:	4620      	mov	r0, r4
 8004e0c:	f000 f81c 	bl	8004e48 <__sfp>
 8004e10:	60a0      	str	r0, [r4, #8]
 8004e12:	4620      	mov	r0, r4
 8004e14:	f000 f818 	bl	8004e48 <__sfp>
 8004e18:	2200      	movs	r2, #0
 8004e1a:	60e0      	str	r0, [r4, #12]
 8004e1c:	2104      	movs	r1, #4
 8004e1e:	6860      	ldr	r0, [r4, #4]
 8004e20:	f7ff ff82 	bl	8004d28 <std>
 8004e24:	68a0      	ldr	r0, [r4, #8]
 8004e26:	2201      	movs	r2, #1
 8004e28:	2109      	movs	r1, #9
 8004e2a:	f7ff ff7d 	bl	8004d28 <std>
 8004e2e:	68e0      	ldr	r0, [r4, #12]
 8004e30:	2202      	movs	r2, #2
 8004e32:	2112      	movs	r1, #18
 8004e34:	f7ff ff78 	bl	8004d28 <std>
 8004e38:	2301      	movs	r3, #1
 8004e3a:	61a3      	str	r3, [r4, #24]
 8004e3c:	e7d2      	b.n	8004de4 <__sinit+0xc>
 8004e3e:	bf00      	nop
 8004e40:	08005a10 	.word	0x08005a10
 8004e44:	08004d71 	.word	0x08004d71

08004e48 <__sfp>:
 8004e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4a:	4607      	mov	r7, r0
 8004e4c:	f7ff ffac 	bl	8004da8 <__sfp_lock_acquire>
 8004e50:	4b1e      	ldr	r3, [pc, #120]	; (8004ecc <__sfp+0x84>)
 8004e52:	681e      	ldr	r6, [r3, #0]
 8004e54:	69b3      	ldr	r3, [r6, #24]
 8004e56:	b913      	cbnz	r3, 8004e5e <__sfp+0x16>
 8004e58:	4630      	mov	r0, r6
 8004e5a:	f7ff ffbd 	bl	8004dd8 <__sinit>
 8004e5e:	3648      	adds	r6, #72	; 0x48
 8004e60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004e64:	3b01      	subs	r3, #1
 8004e66:	d503      	bpl.n	8004e70 <__sfp+0x28>
 8004e68:	6833      	ldr	r3, [r6, #0]
 8004e6a:	b30b      	cbz	r3, 8004eb0 <__sfp+0x68>
 8004e6c:	6836      	ldr	r6, [r6, #0]
 8004e6e:	e7f7      	b.n	8004e60 <__sfp+0x18>
 8004e70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004e74:	b9d5      	cbnz	r5, 8004eac <__sfp+0x64>
 8004e76:	4b16      	ldr	r3, [pc, #88]	; (8004ed0 <__sfp+0x88>)
 8004e78:	60e3      	str	r3, [r4, #12]
 8004e7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004e7e:	6665      	str	r5, [r4, #100]	; 0x64
 8004e80:	f000 f847 	bl	8004f12 <__retarget_lock_init_recursive>
 8004e84:	f7ff ff96 	bl	8004db4 <__sfp_lock_release>
 8004e88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004e8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004e90:	6025      	str	r5, [r4, #0]
 8004e92:	61a5      	str	r5, [r4, #24]
 8004e94:	2208      	movs	r2, #8
 8004e96:	4629      	mov	r1, r5
 8004e98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004e9c:	f7ff fd18 	bl	80048d0 <memset>
 8004ea0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004ea4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004ea8:	4620      	mov	r0, r4
 8004eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004eac:	3468      	adds	r4, #104	; 0x68
 8004eae:	e7d9      	b.n	8004e64 <__sfp+0x1c>
 8004eb0:	2104      	movs	r1, #4
 8004eb2:	4638      	mov	r0, r7
 8004eb4:	f7ff ff62 	bl	8004d7c <__sfmoreglue>
 8004eb8:	4604      	mov	r4, r0
 8004eba:	6030      	str	r0, [r6, #0]
 8004ebc:	2800      	cmp	r0, #0
 8004ebe:	d1d5      	bne.n	8004e6c <__sfp+0x24>
 8004ec0:	f7ff ff78 	bl	8004db4 <__sfp_lock_release>
 8004ec4:	230c      	movs	r3, #12
 8004ec6:	603b      	str	r3, [r7, #0]
 8004ec8:	e7ee      	b.n	8004ea8 <__sfp+0x60>
 8004eca:	bf00      	nop
 8004ecc:	08005a10 	.word	0x08005a10
 8004ed0:	ffff0001 	.word	0xffff0001

08004ed4 <_fwalk_reent>:
 8004ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ed8:	4606      	mov	r6, r0
 8004eda:	4688      	mov	r8, r1
 8004edc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004ee0:	2700      	movs	r7, #0
 8004ee2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ee6:	f1b9 0901 	subs.w	r9, r9, #1
 8004eea:	d505      	bpl.n	8004ef8 <_fwalk_reent+0x24>
 8004eec:	6824      	ldr	r4, [r4, #0]
 8004eee:	2c00      	cmp	r4, #0
 8004ef0:	d1f7      	bne.n	8004ee2 <_fwalk_reent+0xe>
 8004ef2:	4638      	mov	r0, r7
 8004ef4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ef8:	89ab      	ldrh	r3, [r5, #12]
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d907      	bls.n	8004f0e <_fwalk_reent+0x3a>
 8004efe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f02:	3301      	adds	r3, #1
 8004f04:	d003      	beq.n	8004f0e <_fwalk_reent+0x3a>
 8004f06:	4629      	mov	r1, r5
 8004f08:	4630      	mov	r0, r6
 8004f0a:	47c0      	blx	r8
 8004f0c:	4307      	orrs	r7, r0
 8004f0e:	3568      	adds	r5, #104	; 0x68
 8004f10:	e7e9      	b.n	8004ee6 <_fwalk_reent+0x12>

08004f12 <__retarget_lock_init_recursive>:
 8004f12:	4770      	bx	lr

08004f14 <__retarget_lock_acquire_recursive>:
 8004f14:	4770      	bx	lr

08004f16 <__retarget_lock_release_recursive>:
 8004f16:	4770      	bx	lr

08004f18 <__swhatbuf_r>:
 8004f18:	b570      	push	{r4, r5, r6, lr}
 8004f1a:	460e      	mov	r6, r1
 8004f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f20:	2900      	cmp	r1, #0
 8004f22:	b096      	sub	sp, #88	; 0x58
 8004f24:	4614      	mov	r4, r2
 8004f26:	461d      	mov	r5, r3
 8004f28:	da08      	bge.n	8004f3c <__swhatbuf_r+0x24>
 8004f2a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	602a      	str	r2, [r5, #0]
 8004f32:	061a      	lsls	r2, r3, #24
 8004f34:	d410      	bmi.n	8004f58 <__swhatbuf_r+0x40>
 8004f36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f3a:	e00e      	b.n	8004f5a <__swhatbuf_r+0x42>
 8004f3c:	466a      	mov	r2, sp
 8004f3e:	f000 fc95 	bl	800586c <_fstat_r>
 8004f42:	2800      	cmp	r0, #0
 8004f44:	dbf1      	blt.n	8004f2a <__swhatbuf_r+0x12>
 8004f46:	9a01      	ldr	r2, [sp, #4]
 8004f48:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004f4c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004f50:	425a      	negs	r2, r3
 8004f52:	415a      	adcs	r2, r3
 8004f54:	602a      	str	r2, [r5, #0]
 8004f56:	e7ee      	b.n	8004f36 <__swhatbuf_r+0x1e>
 8004f58:	2340      	movs	r3, #64	; 0x40
 8004f5a:	2000      	movs	r0, #0
 8004f5c:	6023      	str	r3, [r4, #0]
 8004f5e:	b016      	add	sp, #88	; 0x58
 8004f60:	bd70      	pop	{r4, r5, r6, pc}
	...

08004f64 <__smakebuf_r>:
 8004f64:	898b      	ldrh	r3, [r1, #12]
 8004f66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004f68:	079d      	lsls	r5, r3, #30
 8004f6a:	4606      	mov	r6, r0
 8004f6c:	460c      	mov	r4, r1
 8004f6e:	d507      	bpl.n	8004f80 <__smakebuf_r+0x1c>
 8004f70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004f74:	6023      	str	r3, [r4, #0]
 8004f76:	6123      	str	r3, [r4, #16]
 8004f78:	2301      	movs	r3, #1
 8004f7a:	6163      	str	r3, [r4, #20]
 8004f7c:	b002      	add	sp, #8
 8004f7e:	bd70      	pop	{r4, r5, r6, pc}
 8004f80:	ab01      	add	r3, sp, #4
 8004f82:	466a      	mov	r2, sp
 8004f84:	f7ff ffc8 	bl	8004f18 <__swhatbuf_r>
 8004f88:	9900      	ldr	r1, [sp, #0]
 8004f8a:	4605      	mov	r5, r0
 8004f8c:	4630      	mov	r0, r6
 8004f8e:	f000 f895 	bl	80050bc <_malloc_r>
 8004f92:	b948      	cbnz	r0, 8004fa8 <__smakebuf_r+0x44>
 8004f94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f98:	059a      	lsls	r2, r3, #22
 8004f9a:	d4ef      	bmi.n	8004f7c <__smakebuf_r+0x18>
 8004f9c:	f023 0303 	bic.w	r3, r3, #3
 8004fa0:	f043 0302 	orr.w	r3, r3, #2
 8004fa4:	81a3      	strh	r3, [r4, #12]
 8004fa6:	e7e3      	b.n	8004f70 <__smakebuf_r+0xc>
 8004fa8:	4b0d      	ldr	r3, [pc, #52]	; (8004fe0 <__smakebuf_r+0x7c>)
 8004faa:	62b3      	str	r3, [r6, #40]	; 0x28
 8004fac:	89a3      	ldrh	r3, [r4, #12]
 8004fae:	6020      	str	r0, [r4, #0]
 8004fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fb4:	81a3      	strh	r3, [r4, #12]
 8004fb6:	9b00      	ldr	r3, [sp, #0]
 8004fb8:	6163      	str	r3, [r4, #20]
 8004fba:	9b01      	ldr	r3, [sp, #4]
 8004fbc:	6120      	str	r0, [r4, #16]
 8004fbe:	b15b      	cbz	r3, 8004fd8 <__smakebuf_r+0x74>
 8004fc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004fc4:	4630      	mov	r0, r6
 8004fc6:	f000 fc63 	bl	8005890 <_isatty_r>
 8004fca:	b128      	cbz	r0, 8004fd8 <__smakebuf_r+0x74>
 8004fcc:	89a3      	ldrh	r3, [r4, #12]
 8004fce:	f023 0303 	bic.w	r3, r3, #3
 8004fd2:	f043 0301 	orr.w	r3, r3, #1
 8004fd6:	81a3      	strh	r3, [r4, #12]
 8004fd8:	89a0      	ldrh	r0, [r4, #12]
 8004fda:	4305      	orrs	r5, r0
 8004fdc:	81a5      	strh	r5, [r4, #12]
 8004fde:	e7cd      	b.n	8004f7c <__smakebuf_r+0x18>
 8004fe0:	08004d71 	.word	0x08004d71

08004fe4 <_free_r>:
 8004fe4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fe6:	2900      	cmp	r1, #0
 8004fe8:	d044      	beq.n	8005074 <_free_r+0x90>
 8004fea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fee:	9001      	str	r0, [sp, #4]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	f1a1 0404 	sub.w	r4, r1, #4
 8004ff6:	bfb8      	it	lt
 8004ff8:	18e4      	addlt	r4, r4, r3
 8004ffa:	f000 fc6b 	bl	80058d4 <__malloc_lock>
 8004ffe:	4a1e      	ldr	r2, [pc, #120]	; (8005078 <_free_r+0x94>)
 8005000:	9801      	ldr	r0, [sp, #4]
 8005002:	6813      	ldr	r3, [r2, #0]
 8005004:	b933      	cbnz	r3, 8005014 <_free_r+0x30>
 8005006:	6063      	str	r3, [r4, #4]
 8005008:	6014      	str	r4, [r2, #0]
 800500a:	b003      	add	sp, #12
 800500c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005010:	f000 bc66 	b.w	80058e0 <__malloc_unlock>
 8005014:	42a3      	cmp	r3, r4
 8005016:	d908      	bls.n	800502a <_free_r+0x46>
 8005018:	6825      	ldr	r5, [r4, #0]
 800501a:	1961      	adds	r1, r4, r5
 800501c:	428b      	cmp	r3, r1
 800501e:	bf01      	itttt	eq
 8005020:	6819      	ldreq	r1, [r3, #0]
 8005022:	685b      	ldreq	r3, [r3, #4]
 8005024:	1949      	addeq	r1, r1, r5
 8005026:	6021      	streq	r1, [r4, #0]
 8005028:	e7ed      	b.n	8005006 <_free_r+0x22>
 800502a:	461a      	mov	r2, r3
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	b10b      	cbz	r3, 8005034 <_free_r+0x50>
 8005030:	42a3      	cmp	r3, r4
 8005032:	d9fa      	bls.n	800502a <_free_r+0x46>
 8005034:	6811      	ldr	r1, [r2, #0]
 8005036:	1855      	adds	r5, r2, r1
 8005038:	42a5      	cmp	r5, r4
 800503a:	d10b      	bne.n	8005054 <_free_r+0x70>
 800503c:	6824      	ldr	r4, [r4, #0]
 800503e:	4421      	add	r1, r4
 8005040:	1854      	adds	r4, r2, r1
 8005042:	42a3      	cmp	r3, r4
 8005044:	6011      	str	r1, [r2, #0]
 8005046:	d1e0      	bne.n	800500a <_free_r+0x26>
 8005048:	681c      	ldr	r4, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	6053      	str	r3, [r2, #4]
 800504e:	4421      	add	r1, r4
 8005050:	6011      	str	r1, [r2, #0]
 8005052:	e7da      	b.n	800500a <_free_r+0x26>
 8005054:	d902      	bls.n	800505c <_free_r+0x78>
 8005056:	230c      	movs	r3, #12
 8005058:	6003      	str	r3, [r0, #0]
 800505a:	e7d6      	b.n	800500a <_free_r+0x26>
 800505c:	6825      	ldr	r5, [r4, #0]
 800505e:	1961      	adds	r1, r4, r5
 8005060:	428b      	cmp	r3, r1
 8005062:	bf04      	itt	eq
 8005064:	6819      	ldreq	r1, [r3, #0]
 8005066:	685b      	ldreq	r3, [r3, #4]
 8005068:	6063      	str	r3, [r4, #4]
 800506a:	bf04      	itt	eq
 800506c:	1949      	addeq	r1, r1, r5
 800506e:	6021      	streq	r1, [r4, #0]
 8005070:	6054      	str	r4, [r2, #4]
 8005072:	e7ca      	b.n	800500a <_free_r+0x26>
 8005074:	b003      	add	sp, #12
 8005076:	bd30      	pop	{r4, r5, pc}
 8005078:	20000bc0 	.word	0x20000bc0

0800507c <sbrk_aligned>:
 800507c:	b570      	push	{r4, r5, r6, lr}
 800507e:	4e0e      	ldr	r6, [pc, #56]	; (80050b8 <sbrk_aligned+0x3c>)
 8005080:	460c      	mov	r4, r1
 8005082:	6831      	ldr	r1, [r6, #0]
 8005084:	4605      	mov	r5, r0
 8005086:	b911      	cbnz	r1, 800508e <sbrk_aligned+0x12>
 8005088:	f000 fb7a 	bl	8005780 <_sbrk_r>
 800508c:	6030      	str	r0, [r6, #0]
 800508e:	4621      	mov	r1, r4
 8005090:	4628      	mov	r0, r5
 8005092:	f000 fb75 	bl	8005780 <_sbrk_r>
 8005096:	1c43      	adds	r3, r0, #1
 8005098:	d00a      	beq.n	80050b0 <sbrk_aligned+0x34>
 800509a:	1cc4      	adds	r4, r0, #3
 800509c:	f024 0403 	bic.w	r4, r4, #3
 80050a0:	42a0      	cmp	r0, r4
 80050a2:	d007      	beq.n	80050b4 <sbrk_aligned+0x38>
 80050a4:	1a21      	subs	r1, r4, r0
 80050a6:	4628      	mov	r0, r5
 80050a8:	f000 fb6a 	bl	8005780 <_sbrk_r>
 80050ac:	3001      	adds	r0, #1
 80050ae:	d101      	bne.n	80050b4 <sbrk_aligned+0x38>
 80050b0:	f04f 34ff 	mov.w	r4, #4294967295
 80050b4:	4620      	mov	r0, r4
 80050b6:	bd70      	pop	{r4, r5, r6, pc}
 80050b8:	20000bc4 	.word	0x20000bc4

080050bc <_malloc_r>:
 80050bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050c0:	1ccd      	adds	r5, r1, #3
 80050c2:	f025 0503 	bic.w	r5, r5, #3
 80050c6:	3508      	adds	r5, #8
 80050c8:	2d0c      	cmp	r5, #12
 80050ca:	bf38      	it	cc
 80050cc:	250c      	movcc	r5, #12
 80050ce:	2d00      	cmp	r5, #0
 80050d0:	4607      	mov	r7, r0
 80050d2:	db01      	blt.n	80050d8 <_malloc_r+0x1c>
 80050d4:	42a9      	cmp	r1, r5
 80050d6:	d905      	bls.n	80050e4 <_malloc_r+0x28>
 80050d8:	230c      	movs	r3, #12
 80050da:	603b      	str	r3, [r7, #0]
 80050dc:	2600      	movs	r6, #0
 80050de:	4630      	mov	r0, r6
 80050e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050e4:	4e2e      	ldr	r6, [pc, #184]	; (80051a0 <_malloc_r+0xe4>)
 80050e6:	f000 fbf5 	bl	80058d4 <__malloc_lock>
 80050ea:	6833      	ldr	r3, [r6, #0]
 80050ec:	461c      	mov	r4, r3
 80050ee:	bb34      	cbnz	r4, 800513e <_malloc_r+0x82>
 80050f0:	4629      	mov	r1, r5
 80050f2:	4638      	mov	r0, r7
 80050f4:	f7ff ffc2 	bl	800507c <sbrk_aligned>
 80050f8:	1c43      	adds	r3, r0, #1
 80050fa:	4604      	mov	r4, r0
 80050fc:	d14d      	bne.n	800519a <_malloc_r+0xde>
 80050fe:	6834      	ldr	r4, [r6, #0]
 8005100:	4626      	mov	r6, r4
 8005102:	2e00      	cmp	r6, #0
 8005104:	d140      	bne.n	8005188 <_malloc_r+0xcc>
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	4631      	mov	r1, r6
 800510a:	4638      	mov	r0, r7
 800510c:	eb04 0803 	add.w	r8, r4, r3
 8005110:	f000 fb36 	bl	8005780 <_sbrk_r>
 8005114:	4580      	cmp	r8, r0
 8005116:	d13a      	bne.n	800518e <_malloc_r+0xd2>
 8005118:	6821      	ldr	r1, [r4, #0]
 800511a:	3503      	adds	r5, #3
 800511c:	1a6d      	subs	r5, r5, r1
 800511e:	f025 0503 	bic.w	r5, r5, #3
 8005122:	3508      	adds	r5, #8
 8005124:	2d0c      	cmp	r5, #12
 8005126:	bf38      	it	cc
 8005128:	250c      	movcc	r5, #12
 800512a:	4629      	mov	r1, r5
 800512c:	4638      	mov	r0, r7
 800512e:	f7ff ffa5 	bl	800507c <sbrk_aligned>
 8005132:	3001      	adds	r0, #1
 8005134:	d02b      	beq.n	800518e <_malloc_r+0xd2>
 8005136:	6823      	ldr	r3, [r4, #0]
 8005138:	442b      	add	r3, r5
 800513a:	6023      	str	r3, [r4, #0]
 800513c:	e00e      	b.n	800515c <_malloc_r+0xa0>
 800513e:	6822      	ldr	r2, [r4, #0]
 8005140:	1b52      	subs	r2, r2, r5
 8005142:	d41e      	bmi.n	8005182 <_malloc_r+0xc6>
 8005144:	2a0b      	cmp	r2, #11
 8005146:	d916      	bls.n	8005176 <_malloc_r+0xba>
 8005148:	1961      	adds	r1, r4, r5
 800514a:	42a3      	cmp	r3, r4
 800514c:	6025      	str	r5, [r4, #0]
 800514e:	bf18      	it	ne
 8005150:	6059      	strne	r1, [r3, #4]
 8005152:	6863      	ldr	r3, [r4, #4]
 8005154:	bf08      	it	eq
 8005156:	6031      	streq	r1, [r6, #0]
 8005158:	5162      	str	r2, [r4, r5]
 800515a:	604b      	str	r3, [r1, #4]
 800515c:	4638      	mov	r0, r7
 800515e:	f104 060b 	add.w	r6, r4, #11
 8005162:	f000 fbbd 	bl	80058e0 <__malloc_unlock>
 8005166:	f026 0607 	bic.w	r6, r6, #7
 800516a:	1d23      	adds	r3, r4, #4
 800516c:	1af2      	subs	r2, r6, r3
 800516e:	d0b6      	beq.n	80050de <_malloc_r+0x22>
 8005170:	1b9b      	subs	r3, r3, r6
 8005172:	50a3      	str	r3, [r4, r2]
 8005174:	e7b3      	b.n	80050de <_malloc_r+0x22>
 8005176:	6862      	ldr	r2, [r4, #4]
 8005178:	42a3      	cmp	r3, r4
 800517a:	bf0c      	ite	eq
 800517c:	6032      	streq	r2, [r6, #0]
 800517e:	605a      	strne	r2, [r3, #4]
 8005180:	e7ec      	b.n	800515c <_malloc_r+0xa0>
 8005182:	4623      	mov	r3, r4
 8005184:	6864      	ldr	r4, [r4, #4]
 8005186:	e7b2      	b.n	80050ee <_malloc_r+0x32>
 8005188:	4634      	mov	r4, r6
 800518a:	6876      	ldr	r6, [r6, #4]
 800518c:	e7b9      	b.n	8005102 <_malloc_r+0x46>
 800518e:	230c      	movs	r3, #12
 8005190:	603b      	str	r3, [r7, #0]
 8005192:	4638      	mov	r0, r7
 8005194:	f000 fba4 	bl	80058e0 <__malloc_unlock>
 8005198:	e7a1      	b.n	80050de <_malloc_r+0x22>
 800519a:	6025      	str	r5, [r4, #0]
 800519c:	e7de      	b.n	800515c <_malloc_r+0xa0>
 800519e:	bf00      	nop
 80051a0:	20000bc0 	.word	0x20000bc0

080051a4 <__sfputc_r>:
 80051a4:	6893      	ldr	r3, [r2, #8]
 80051a6:	3b01      	subs	r3, #1
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	b410      	push	{r4}
 80051ac:	6093      	str	r3, [r2, #8]
 80051ae:	da08      	bge.n	80051c2 <__sfputc_r+0x1e>
 80051b0:	6994      	ldr	r4, [r2, #24]
 80051b2:	42a3      	cmp	r3, r4
 80051b4:	db01      	blt.n	80051ba <__sfputc_r+0x16>
 80051b6:	290a      	cmp	r1, #10
 80051b8:	d103      	bne.n	80051c2 <__sfputc_r+0x1e>
 80051ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051be:	f7ff bc31 	b.w	8004a24 <__swbuf_r>
 80051c2:	6813      	ldr	r3, [r2, #0]
 80051c4:	1c58      	adds	r0, r3, #1
 80051c6:	6010      	str	r0, [r2, #0]
 80051c8:	7019      	strb	r1, [r3, #0]
 80051ca:	4608      	mov	r0, r1
 80051cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051d0:	4770      	bx	lr

080051d2 <__sfputs_r>:
 80051d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051d4:	4606      	mov	r6, r0
 80051d6:	460f      	mov	r7, r1
 80051d8:	4614      	mov	r4, r2
 80051da:	18d5      	adds	r5, r2, r3
 80051dc:	42ac      	cmp	r4, r5
 80051de:	d101      	bne.n	80051e4 <__sfputs_r+0x12>
 80051e0:	2000      	movs	r0, #0
 80051e2:	e007      	b.n	80051f4 <__sfputs_r+0x22>
 80051e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051e8:	463a      	mov	r2, r7
 80051ea:	4630      	mov	r0, r6
 80051ec:	f7ff ffda 	bl	80051a4 <__sfputc_r>
 80051f0:	1c43      	adds	r3, r0, #1
 80051f2:	d1f3      	bne.n	80051dc <__sfputs_r+0xa>
 80051f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080051f8 <_vfiprintf_r>:
 80051f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051fc:	460d      	mov	r5, r1
 80051fe:	b09d      	sub	sp, #116	; 0x74
 8005200:	4614      	mov	r4, r2
 8005202:	4698      	mov	r8, r3
 8005204:	4606      	mov	r6, r0
 8005206:	b118      	cbz	r0, 8005210 <_vfiprintf_r+0x18>
 8005208:	6983      	ldr	r3, [r0, #24]
 800520a:	b90b      	cbnz	r3, 8005210 <_vfiprintf_r+0x18>
 800520c:	f7ff fde4 	bl	8004dd8 <__sinit>
 8005210:	4b89      	ldr	r3, [pc, #548]	; (8005438 <_vfiprintf_r+0x240>)
 8005212:	429d      	cmp	r5, r3
 8005214:	d11b      	bne.n	800524e <_vfiprintf_r+0x56>
 8005216:	6875      	ldr	r5, [r6, #4]
 8005218:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800521a:	07d9      	lsls	r1, r3, #31
 800521c:	d405      	bmi.n	800522a <_vfiprintf_r+0x32>
 800521e:	89ab      	ldrh	r3, [r5, #12]
 8005220:	059a      	lsls	r2, r3, #22
 8005222:	d402      	bmi.n	800522a <_vfiprintf_r+0x32>
 8005224:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005226:	f7ff fe75 	bl	8004f14 <__retarget_lock_acquire_recursive>
 800522a:	89ab      	ldrh	r3, [r5, #12]
 800522c:	071b      	lsls	r3, r3, #28
 800522e:	d501      	bpl.n	8005234 <_vfiprintf_r+0x3c>
 8005230:	692b      	ldr	r3, [r5, #16]
 8005232:	b9eb      	cbnz	r3, 8005270 <_vfiprintf_r+0x78>
 8005234:	4629      	mov	r1, r5
 8005236:	4630      	mov	r0, r6
 8005238:	f7ff fc46 	bl	8004ac8 <__swsetup_r>
 800523c:	b1c0      	cbz	r0, 8005270 <_vfiprintf_r+0x78>
 800523e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005240:	07dc      	lsls	r4, r3, #31
 8005242:	d50e      	bpl.n	8005262 <_vfiprintf_r+0x6a>
 8005244:	f04f 30ff 	mov.w	r0, #4294967295
 8005248:	b01d      	add	sp, #116	; 0x74
 800524a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800524e:	4b7b      	ldr	r3, [pc, #492]	; (800543c <_vfiprintf_r+0x244>)
 8005250:	429d      	cmp	r5, r3
 8005252:	d101      	bne.n	8005258 <_vfiprintf_r+0x60>
 8005254:	68b5      	ldr	r5, [r6, #8]
 8005256:	e7df      	b.n	8005218 <_vfiprintf_r+0x20>
 8005258:	4b79      	ldr	r3, [pc, #484]	; (8005440 <_vfiprintf_r+0x248>)
 800525a:	429d      	cmp	r5, r3
 800525c:	bf08      	it	eq
 800525e:	68f5      	ldreq	r5, [r6, #12]
 8005260:	e7da      	b.n	8005218 <_vfiprintf_r+0x20>
 8005262:	89ab      	ldrh	r3, [r5, #12]
 8005264:	0598      	lsls	r0, r3, #22
 8005266:	d4ed      	bmi.n	8005244 <_vfiprintf_r+0x4c>
 8005268:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800526a:	f7ff fe54 	bl	8004f16 <__retarget_lock_release_recursive>
 800526e:	e7e9      	b.n	8005244 <_vfiprintf_r+0x4c>
 8005270:	2300      	movs	r3, #0
 8005272:	9309      	str	r3, [sp, #36]	; 0x24
 8005274:	2320      	movs	r3, #32
 8005276:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800527a:	f8cd 800c 	str.w	r8, [sp, #12]
 800527e:	2330      	movs	r3, #48	; 0x30
 8005280:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005444 <_vfiprintf_r+0x24c>
 8005284:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005288:	f04f 0901 	mov.w	r9, #1
 800528c:	4623      	mov	r3, r4
 800528e:	469a      	mov	sl, r3
 8005290:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005294:	b10a      	cbz	r2, 800529a <_vfiprintf_r+0xa2>
 8005296:	2a25      	cmp	r2, #37	; 0x25
 8005298:	d1f9      	bne.n	800528e <_vfiprintf_r+0x96>
 800529a:	ebba 0b04 	subs.w	fp, sl, r4
 800529e:	d00b      	beq.n	80052b8 <_vfiprintf_r+0xc0>
 80052a0:	465b      	mov	r3, fp
 80052a2:	4622      	mov	r2, r4
 80052a4:	4629      	mov	r1, r5
 80052a6:	4630      	mov	r0, r6
 80052a8:	f7ff ff93 	bl	80051d2 <__sfputs_r>
 80052ac:	3001      	adds	r0, #1
 80052ae:	f000 80aa 	beq.w	8005406 <_vfiprintf_r+0x20e>
 80052b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052b4:	445a      	add	r2, fp
 80052b6:	9209      	str	r2, [sp, #36]	; 0x24
 80052b8:	f89a 3000 	ldrb.w	r3, [sl]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f000 80a2 	beq.w	8005406 <_vfiprintf_r+0x20e>
 80052c2:	2300      	movs	r3, #0
 80052c4:	f04f 32ff 	mov.w	r2, #4294967295
 80052c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052cc:	f10a 0a01 	add.w	sl, sl, #1
 80052d0:	9304      	str	r3, [sp, #16]
 80052d2:	9307      	str	r3, [sp, #28]
 80052d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052d8:	931a      	str	r3, [sp, #104]	; 0x68
 80052da:	4654      	mov	r4, sl
 80052dc:	2205      	movs	r2, #5
 80052de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052e2:	4858      	ldr	r0, [pc, #352]	; (8005444 <_vfiprintf_r+0x24c>)
 80052e4:	f7fa ff84 	bl	80001f0 <memchr>
 80052e8:	9a04      	ldr	r2, [sp, #16]
 80052ea:	b9d8      	cbnz	r0, 8005324 <_vfiprintf_r+0x12c>
 80052ec:	06d1      	lsls	r1, r2, #27
 80052ee:	bf44      	itt	mi
 80052f0:	2320      	movmi	r3, #32
 80052f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052f6:	0713      	lsls	r3, r2, #28
 80052f8:	bf44      	itt	mi
 80052fa:	232b      	movmi	r3, #43	; 0x2b
 80052fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005300:	f89a 3000 	ldrb.w	r3, [sl]
 8005304:	2b2a      	cmp	r3, #42	; 0x2a
 8005306:	d015      	beq.n	8005334 <_vfiprintf_r+0x13c>
 8005308:	9a07      	ldr	r2, [sp, #28]
 800530a:	4654      	mov	r4, sl
 800530c:	2000      	movs	r0, #0
 800530e:	f04f 0c0a 	mov.w	ip, #10
 8005312:	4621      	mov	r1, r4
 8005314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005318:	3b30      	subs	r3, #48	; 0x30
 800531a:	2b09      	cmp	r3, #9
 800531c:	d94e      	bls.n	80053bc <_vfiprintf_r+0x1c4>
 800531e:	b1b0      	cbz	r0, 800534e <_vfiprintf_r+0x156>
 8005320:	9207      	str	r2, [sp, #28]
 8005322:	e014      	b.n	800534e <_vfiprintf_r+0x156>
 8005324:	eba0 0308 	sub.w	r3, r0, r8
 8005328:	fa09 f303 	lsl.w	r3, r9, r3
 800532c:	4313      	orrs	r3, r2
 800532e:	9304      	str	r3, [sp, #16]
 8005330:	46a2      	mov	sl, r4
 8005332:	e7d2      	b.n	80052da <_vfiprintf_r+0xe2>
 8005334:	9b03      	ldr	r3, [sp, #12]
 8005336:	1d19      	adds	r1, r3, #4
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	9103      	str	r1, [sp, #12]
 800533c:	2b00      	cmp	r3, #0
 800533e:	bfbb      	ittet	lt
 8005340:	425b      	neglt	r3, r3
 8005342:	f042 0202 	orrlt.w	r2, r2, #2
 8005346:	9307      	strge	r3, [sp, #28]
 8005348:	9307      	strlt	r3, [sp, #28]
 800534a:	bfb8      	it	lt
 800534c:	9204      	strlt	r2, [sp, #16]
 800534e:	7823      	ldrb	r3, [r4, #0]
 8005350:	2b2e      	cmp	r3, #46	; 0x2e
 8005352:	d10c      	bne.n	800536e <_vfiprintf_r+0x176>
 8005354:	7863      	ldrb	r3, [r4, #1]
 8005356:	2b2a      	cmp	r3, #42	; 0x2a
 8005358:	d135      	bne.n	80053c6 <_vfiprintf_r+0x1ce>
 800535a:	9b03      	ldr	r3, [sp, #12]
 800535c:	1d1a      	adds	r2, r3, #4
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	9203      	str	r2, [sp, #12]
 8005362:	2b00      	cmp	r3, #0
 8005364:	bfb8      	it	lt
 8005366:	f04f 33ff 	movlt.w	r3, #4294967295
 800536a:	3402      	adds	r4, #2
 800536c:	9305      	str	r3, [sp, #20]
 800536e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005454 <_vfiprintf_r+0x25c>
 8005372:	7821      	ldrb	r1, [r4, #0]
 8005374:	2203      	movs	r2, #3
 8005376:	4650      	mov	r0, sl
 8005378:	f7fa ff3a 	bl	80001f0 <memchr>
 800537c:	b140      	cbz	r0, 8005390 <_vfiprintf_r+0x198>
 800537e:	2340      	movs	r3, #64	; 0x40
 8005380:	eba0 000a 	sub.w	r0, r0, sl
 8005384:	fa03 f000 	lsl.w	r0, r3, r0
 8005388:	9b04      	ldr	r3, [sp, #16]
 800538a:	4303      	orrs	r3, r0
 800538c:	3401      	adds	r4, #1
 800538e:	9304      	str	r3, [sp, #16]
 8005390:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005394:	482c      	ldr	r0, [pc, #176]	; (8005448 <_vfiprintf_r+0x250>)
 8005396:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800539a:	2206      	movs	r2, #6
 800539c:	f7fa ff28 	bl	80001f0 <memchr>
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d03f      	beq.n	8005424 <_vfiprintf_r+0x22c>
 80053a4:	4b29      	ldr	r3, [pc, #164]	; (800544c <_vfiprintf_r+0x254>)
 80053a6:	bb1b      	cbnz	r3, 80053f0 <_vfiprintf_r+0x1f8>
 80053a8:	9b03      	ldr	r3, [sp, #12]
 80053aa:	3307      	adds	r3, #7
 80053ac:	f023 0307 	bic.w	r3, r3, #7
 80053b0:	3308      	adds	r3, #8
 80053b2:	9303      	str	r3, [sp, #12]
 80053b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053b6:	443b      	add	r3, r7
 80053b8:	9309      	str	r3, [sp, #36]	; 0x24
 80053ba:	e767      	b.n	800528c <_vfiprintf_r+0x94>
 80053bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80053c0:	460c      	mov	r4, r1
 80053c2:	2001      	movs	r0, #1
 80053c4:	e7a5      	b.n	8005312 <_vfiprintf_r+0x11a>
 80053c6:	2300      	movs	r3, #0
 80053c8:	3401      	adds	r4, #1
 80053ca:	9305      	str	r3, [sp, #20]
 80053cc:	4619      	mov	r1, r3
 80053ce:	f04f 0c0a 	mov.w	ip, #10
 80053d2:	4620      	mov	r0, r4
 80053d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053d8:	3a30      	subs	r2, #48	; 0x30
 80053da:	2a09      	cmp	r2, #9
 80053dc:	d903      	bls.n	80053e6 <_vfiprintf_r+0x1ee>
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d0c5      	beq.n	800536e <_vfiprintf_r+0x176>
 80053e2:	9105      	str	r1, [sp, #20]
 80053e4:	e7c3      	b.n	800536e <_vfiprintf_r+0x176>
 80053e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80053ea:	4604      	mov	r4, r0
 80053ec:	2301      	movs	r3, #1
 80053ee:	e7f0      	b.n	80053d2 <_vfiprintf_r+0x1da>
 80053f0:	ab03      	add	r3, sp, #12
 80053f2:	9300      	str	r3, [sp, #0]
 80053f4:	462a      	mov	r2, r5
 80053f6:	4b16      	ldr	r3, [pc, #88]	; (8005450 <_vfiprintf_r+0x258>)
 80053f8:	a904      	add	r1, sp, #16
 80053fa:	4630      	mov	r0, r6
 80053fc:	f3af 8000 	nop.w
 8005400:	4607      	mov	r7, r0
 8005402:	1c78      	adds	r0, r7, #1
 8005404:	d1d6      	bne.n	80053b4 <_vfiprintf_r+0x1bc>
 8005406:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005408:	07d9      	lsls	r1, r3, #31
 800540a:	d405      	bmi.n	8005418 <_vfiprintf_r+0x220>
 800540c:	89ab      	ldrh	r3, [r5, #12]
 800540e:	059a      	lsls	r2, r3, #22
 8005410:	d402      	bmi.n	8005418 <_vfiprintf_r+0x220>
 8005412:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005414:	f7ff fd7f 	bl	8004f16 <__retarget_lock_release_recursive>
 8005418:	89ab      	ldrh	r3, [r5, #12]
 800541a:	065b      	lsls	r3, r3, #25
 800541c:	f53f af12 	bmi.w	8005244 <_vfiprintf_r+0x4c>
 8005420:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005422:	e711      	b.n	8005248 <_vfiprintf_r+0x50>
 8005424:	ab03      	add	r3, sp, #12
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	462a      	mov	r2, r5
 800542a:	4b09      	ldr	r3, [pc, #36]	; (8005450 <_vfiprintf_r+0x258>)
 800542c:	a904      	add	r1, sp, #16
 800542e:	4630      	mov	r0, r6
 8005430:	f000 f880 	bl	8005534 <_printf_i>
 8005434:	e7e4      	b.n	8005400 <_vfiprintf_r+0x208>
 8005436:	bf00      	nop
 8005438:	08005a34 	.word	0x08005a34
 800543c:	08005a54 	.word	0x08005a54
 8005440:	08005a14 	.word	0x08005a14
 8005444:	08005a74 	.word	0x08005a74
 8005448:	08005a7e 	.word	0x08005a7e
 800544c:	00000000 	.word	0x00000000
 8005450:	080051d3 	.word	0x080051d3
 8005454:	08005a7a 	.word	0x08005a7a

08005458 <_printf_common>:
 8005458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800545c:	4616      	mov	r6, r2
 800545e:	4699      	mov	r9, r3
 8005460:	688a      	ldr	r2, [r1, #8]
 8005462:	690b      	ldr	r3, [r1, #16]
 8005464:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005468:	4293      	cmp	r3, r2
 800546a:	bfb8      	it	lt
 800546c:	4613      	movlt	r3, r2
 800546e:	6033      	str	r3, [r6, #0]
 8005470:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005474:	4607      	mov	r7, r0
 8005476:	460c      	mov	r4, r1
 8005478:	b10a      	cbz	r2, 800547e <_printf_common+0x26>
 800547a:	3301      	adds	r3, #1
 800547c:	6033      	str	r3, [r6, #0]
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	0699      	lsls	r1, r3, #26
 8005482:	bf42      	ittt	mi
 8005484:	6833      	ldrmi	r3, [r6, #0]
 8005486:	3302      	addmi	r3, #2
 8005488:	6033      	strmi	r3, [r6, #0]
 800548a:	6825      	ldr	r5, [r4, #0]
 800548c:	f015 0506 	ands.w	r5, r5, #6
 8005490:	d106      	bne.n	80054a0 <_printf_common+0x48>
 8005492:	f104 0a19 	add.w	sl, r4, #25
 8005496:	68e3      	ldr	r3, [r4, #12]
 8005498:	6832      	ldr	r2, [r6, #0]
 800549a:	1a9b      	subs	r3, r3, r2
 800549c:	42ab      	cmp	r3, r5
 800549e:	dc26      	bgt.n	80054ee <_printf_common+0x96>
 80054a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054a4:	1e13      	subs	r3, r2, #0
 80054a6:	6822      	ldr	r2, [r4, #0]
 80054a8:	bf18      	it	ne
 80054aa:	2301      	movne	r3, #1
 80054ac:	0692      	lsls	r2, r2, #26
 80054ae:	d42b      	bmi.n	8005508 <_printf_common+0xb0>
 80054b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054b4:	4649      	mov	r1, r9
 80054b6:	4638      	mov	r0, r7
 80054b8:	47c0      	blx	r8
 80054ba:	3001      	adds	r0, #1
 80054bc:	d01e      	beq.n	80054fc <_printf_common+0xa4>
 80054be:	6823      	ldr	r3, [r4, #0]
 80054c0:	68e5      	ldr	r5, [r4, #12]
 80054c2:	6832      	ldr	r2, [r6, #0]
 80054c4:	f003 0306 	and.w	r3, r3, #6
 80054c8:	2b04      	cmp	r3, #4
 80054ca:	bf08      	it	eq
 80054cc:	1aad      	subeq	r5, r5, r2
 80054ce:	68a3      	ldr	r3, [r4, #8]
 80054d0:	6922      	ldr	r2, [r4, #16]
 80054d2:	bf0c      	ite	eq
 80054d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054d8:	2500      	movne	r5, #0
 80054da:	4293      	cmp	r3, r2
 80054dc:	bfc4      	itt	gt
 80054de:	1a9b      	subgt	r3, r3, r2
 80054e0:	18ed      	addgt	r5, r5, r3
 80054e2:	2600      	movs	r6, #0
 80054e4:	341a      	adds	r4, #26
 80054e6:	42b5      	cmp	r5, r6
 80054e8:	d11a      	bne.n	8005520 <_printf_common+0xc8>
 80054ea:	2000      	movs	r0, #0
 80054ec:	e008      	b.n	8005500 <_printf_common+0xa8>
 80054ee:	2301      	movs	r3, #1
 80054f0:	4652      	mov	r2, sl
 80054f2:	4649      	mov	r1, r9
 80054f4:	4638      	mov	r0, r7
 80054f6:	47c0      	blx	r8
 80054f8:	3001      	adds	r0, #1
 80054fa:	d103      	bne.n	8005504 <_printf_common+0xac>
 80054fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005504:	3501      	adds	r5, #1
 8005506:	e7c6      	b.n	8005496 <_printf_common+0x3e>
 8005508:	18e1      	adds	r1, r4, r3
 800550a:	1c5a      	adds	r2, r3, #1
 800550c:	2030      	movs	r0, #48	; 0x30
 800550e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005512:	4422      	add	r2, r4
 8005514:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005518:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800551c:	3302      	adds	r3, #2
 800551e:	e7c7      	b.n	80054b0 <_printf_common+0x58>
 8005520:	2301      	movs	r3, #1
 8005522:	4622      	mov	r2, r4
 8005524:	4649      	mov	r1, r9
 8005526:	4638      	mov	r0, r7
 8005528:	47c0      	blx	r8
 800552a:	3001      	adds	r0, #1
 800552c:	d0e6      	beq.n	80054fc <_printf_common+0xa4>
 800552e:	3601      	adds	r6, #1
 8005530:	e7d9      	b.n	80054e6 <_printf_common+0x8e>
	...

08005534 <_printf_i>:
 8005534:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005538:	7e0f      	ldrb	r7, [r1, #24]
 800553a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800553c:	2f78      	cmp	r7, #120	; 0x78
 800553e:	4691      	mov	r9, r2
 8005540:	4680      	mov	r8, r0
 8005542:	460c      	mov	r4, r1
 8005544:	469a      	mov	sl, r3
 8005546:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800554a:	d807      	bhi.n	800555c <_printf_i+0x28>
 800554c:	2f62      	cmp	r7, #98	; 0x62
 800554e:	d80a      	bhi.n	8005566 <_printf_i+0x32>
 8005550:	2f00      	cmp	r7, #0
 8005552:	f000 80d8 	beq.w	8005706 <_printf_i+0x1d2>
 8005556:	2f58      	cmp	r7, #88	; 0x58
 8005558:	f000 80a3 	beq.w	80056a2 <_printf_i+0x16e>
 800555c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005560:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005564:	e03a      	b.n	80055dc <_printf_i+0xa8>
 8005566:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800556a:	2b15      	cmp	r3, #21
 800556c:	d8f6      	bhi.n	800555c <_printf_i+0x28>
 800556e:	a101      	add	r1, pc, #4	; (adr r1, 8005574 <_printf_i+0x40>)
 8005570:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005574:	080055cd 	.word	0x080055cd
 8005578:	080055e1 	.word	0x080055e1
 800557c:	0800555d 	.word	0x0800555d
 8005580:	0800555d 	.word	0x0800555d
 8005584:	0800555d 	.word	0x0800555d
 8005588:	0800555d 	.word	0x0800555d
 800558c:	080055e1 	.word	0x080055e1
 8005590:	0800555d 	.word	0x0800555d
 8005594:	0800555d 	.word	0x0800555d
 8005598:	0800555d 	.word	0x0800555d
 800559c:	0800555d 	.word	0x0800555d
 80055a0:	080056ed 	.word	0x080056ed
 80055a4:	08005611 	.word	0x08005611
 80055a8:	080056cf 	.word	0x080056cf
 80055ac:	0800555d 	.word	0x0800555d
 80055b0:	0800555d 	.word	0x0800555d
 80055b4:	0800570f 	.word	0x0800570f
 80055b8:	0800555d 	.word	0x0800555d
 80055bc:	08005611 	.word	0x08005611
 80055c0:	0800555d 	.word	0x0800555d
 80055c4:	0800555d 	.word	0x0800555d
 80055c8:	080056d7 	.word	0x080056d7
 80055cc:	682b      	ldr	r3, [r5, #0]
 80055ce:	1d1a      	adds	r2, r3, #4
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	602a      	str	r2, [r5, #0]
 80055d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055dc:	2301      	movs	r3, #1
 80055de:	e0a3      	b.n	8005728 <_printf_i+0x1f4>
 80055e0:	6820      	ldr	r0, [r4, #0]
 80055e2:	6829      	ldr	r1, [r5, #0]
 80055e4:	0606      	lsls	r6, r0, #24
 80055e6:	f101 0304 	add.w	r3, r1, #4
 80055ea:	d50a      	bpl.n	8005602 <_printf_i+0xce>
 80055ec:	680e      	ldr	r6, [r1, #0]
 80055ee:	602b      	str	r3, [r5, #0]
 80055f0:	2e00      	cmp	r6, #0
 80055f2:	da03      	bge.n	80055fc <_printf_i+0xc8>
 80055f4:	232d      	movs	r3, #45	; 0x2d
 80055f6:	4276      	negs	r6, r6
 80055f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055fc:	485e      	ldr	r0, [pc, #376]	; (8005778 <_printf_i+0x244>)
 80055fe:	230a      	movs	r3, #10
 8005600:	e019      	b.n	8005636 <_printf_i+0x102>
 8005602:	680e      	ldr	r6, [r1, #0]
 8005604:	602b      	str	r3, [r5, #0]
 8005606:	f010 0f40 	tst.w	r0, #64	; 0x40
 800560a:	bf18      	it	ne
 800560c:	b236      	sxthne	r6, r6
 800560e:	e7ef      	b.n	80055f0 <_printf_i+0xbc>
 8005610:	682b      	ldr	r3, [r5, #0]
 8005612:	6820      	ldr	r0, [r4, #0]
 8005614:	1d19      	adds	r1, r3, #4
 8005616:	6029      	str	r1, [r5, #0]
 8005618:	0601      	lsls	r1, r0, #24
 800561a:	d501      	bpl.n	8005620 <_printf_i+0xec>
 800561c:	681e      	ldr	r6, [r3, #0]
 800561e:	e002      	b.n	8005626 <_printf_i+0xf2>
 8005620:	0646      	lsls	r6, r0, #25
 8005622:	d5fb      	bpl.n	800561c <_printf_i+0xe8>
 8005624:	881e      	ldrh	r6, [r3, #0]
 8005626:	4854      	ldr	r0, [pc, #336]	; (8005778 <_printf_i+0x244>)
 8005628:	2f6f      	cmp	r7, #111	; 0x6f
 800562a:	bf0c      	ite	eq
 800562c:	2308      	moveq	r3, #8
 800562e:	230a      	movne	r3, #10
 8005630:	2100      	movs	r1, #0
 8005632:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005636:	6865      	ldr	r5, [r4, #4]
 8005638:	60a5      	str	r5, [r4, #8]
 800563a:	2d00      	cmp	r5, #0
 800563c:	bfa2      	ittt	ge
 800563e:	6821      	ldrge	r1, [r4, #0]
 8005640:	f021 0104 	bicge.w	r1, r1, #4
 8005644:	6021      	strge	r1, [r4, #0]
 8005646:	b90e      	cbnz	r6, 800564c <_printf_i+0x118>
 8005648:	2d00      	cmp	r5, #0
 800564a:	d04d      	beq.n	80056e8 <_printf_i+0x1b4>
 800564c:	4615      	mov	r5, r2
 800564e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005652:	fb03 6711 	mls	r7, r3, r1, r6
 8005656:	5dc7      	ldrb	r7, [r0, r7]
 8005658:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800565c:	4637      	mov	r7, r6
 800565e:	42bb      	cmp	r3, r7
 8005660:	460e      	mov	r6, r1
 8005662:	d9f4      	bls.n	800564e <_printf_i+0x11a>
 8005664:	2b08      	cmp	r3, #8
 8005666:	d10b      	bne.n	8005680 <_printf_i+0x14c>
 8005668:	6823      	ldr	r3, [r4, #0]
 800566a:	07de      	lsls	r6, r3, #31
 800566c:	d508      	bpl.n	8005680 <_printf_i+0x14c>
 800566e:	6923      	ldr	r3, [r4, #16]
 8005670:	6861      	ldr	r1, [r4, #4]
 8005672:	4299      	cmp	r1, r3
 8005674:	bfde      	ittt	le
 8005676:	2330      	movle	r3, #48	; 0x30
 8005678:	f805 3c01 	strble.w	r3, [r5, #-1]
 800567c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005680:	1b52      	subs	r2, r2, r5
 8005682:	6122      	str	r2, [r4, #16]
 8005684:	f8cd a000 	str.w	sl, [sp]
 8005688:	464b      	mov	r3, r9
 800568a:	aa03      	add	r2, sp, #12
 800568c:	4621      	mov	r1, r4
 800568e:	4640      	mov	r0, r8
 8005690:	f7ff fee2 	bl	8005458 <_printf_common>
 8005694:	3001      	adds	r0, #1
 8005696:	d14c      	bne.n	8005732 <_printf_i+0x1fe>
 8005698:	f04f 30ff 	mov.w	r0, #4294967295
 800569c:	b004      	add	sp, #16
 800569e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056a2:	4835      	ldr	r0, [pc, #212]	; (8005778 <_printf_i+0x244>)
 80056a4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80056a8:	6829      	ldr	r1, [r5, #0]
 80056aa:	6823      	ldr	r3, [r4, #0]
 80056ac:	f851 6b04 	ldr.w	r6, [r1], #4
 80056b0:	6029      	str	r1, [r5, #0]
 80056b2:	061d      	lsls	r5, r3, #24
 80056b4:	d514      	bpl.n	80056e0 <_printf_i+0x1ac>
 80056b6:	07df      	lsls	r7, r3, #31
 80056b8:	bf44      	itt	mi
 80056ba:	f043 0320 	orrmi.w	r3, r3, #32
 80056be:	6023      	strmi	r3, [r4, #0]
 80056c0:	b91e      	cbnz	r6, 80056ca <_printf_i+0x196>
 80056c2:	6823      	ldr	r3, [r4, #0]
 80056c4:	f023 0320 	bic.w	r3, r3, #32
 80056c8:	6023      	str	r3, [r4, #0]
 80056ca:	2310      	movs	r3, #16
 80056cc:	e7b0      	b.n	8005630 <_printf_i+0xfc>
 80056ce:	6823      	ldr	r3, [r4, #0]
 80056d0:	f043 0320 	orr.w	r3, r3, #32
 80056d4:	6023      	str	r3, [r4, #0]
 80056d6:	2378      	movs	r3, #120	; 0x78
 80056d8:	4828      	ldr	r0, [pc, #160]	; (800577c <_printf_i+0x248>)
 80056da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80056de:	e7e3      	b.n	80056a8 <_printf_i+0x174>
 80056e0:	0659      	lsls	r1, r3, #25
 80056e2:	bf48      	it	mi
 80056e4:	b2b6      	uxthmi	r6, r6
 80056e6:	e7e6      	b.n	80056b6 <_printf_i+0x182>
 80056e8:	4615      	mov	r5, r2
 80056ea:	e7bb      	b.n	8005664 <_printf_i+0x130>
 80056ec:	682b      	ldr	r3, [r5, #0]
 80056ee:	6826      	ldr	r6, [r4, #0]
 80056f0:	6961      	ldr	r1, [r4, #20]
 80056f2:	1d18      	adds	r0, r3, #4
 80056f4:	6028      	str	r0, [r5, #0]
 80056f6:	0635      	lsls	r5, r6, #24
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	d501      	bpl.n	8005700 <_printf_i+0x1cc>
 80056fc:	6019      	str	r1, [r3, #0]
 80056fe:	e002      	b.n	8005706 <_printf_i+0x1d2>
 8005700:	0670      	lsls	r0, r6, #25
 8005702:	d5fb      	bpl.n	80056fc <_printf_i+0x1c8>
 8005704:	8019      	strh	r1, [r3, #0]
 8005706:	2300      	movs	r3, #0
 8005708:	6123      	str	r3, [r4, #16]
 800570a:	4615      	mov	r5, r2
 800570c:	e7ba      	b.n	8005684 <_printf_i+0x150>
 800570e:	682b      	ldr	r3, [r5, #0]
 8005710:	1d1a      	adds	r2, r3, #4
 8005712:	602a      	str	r2, [r5, #0]
 8005714:	681d      	ldr	r5, [r3, #0]
 8005716:	6862      	ldr	r2, [r4, #4]
 8005718:	2100      	movs	r1, #0
 800571a:	4628      	mov	r0, r5
 800571c:	f7fa fd68 	bl	80001f0 <memchr>
 8005720:	b108      	cbz	r0, 8005726 <_printf_i+0x1f2>
 8005722:	1b40      	subs	r0, r0, r5
 8005724:	6060      	str	r0, [r4, #4]
 8005726:	6863      	ldr	r3, [r4, #4]
 8005728:	6123      	str	r3, [r4, #16]
 800572a:	2300      	movs	r3, #0
 800572c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005730:	e7a8      	b.n	8005684 <_printf_i+0x150>
 8005732:	6923      	ldr	r3, [r4, #16]
 8005734:	462a      	mov	r2, r5
 8005736:	4649      	mov	r1, r9
 8005738:	4640      	mov	r0, r8
 800573a:	47d0      	blx	sl
 800573c:	3001      	adds	r0, #1
 800573e:	d0ab      	beq.n	8005698 <_printf_i+0x164>
 8005740:	6823      	ldr	r3, [r4, #0]
 8005742:	079b      	lsls	r3, r3, #30
 8005744:	d413      	bmi.n	800576e <_printf_i+0x23a>
 8005746:	68e0      	ldr	r0, [r4, #12]
 8005748:	9b03      	ldr	r3, [sp, #12]
 800574a:	4298      	cmp	r0, r3
 800574c:	bfb8      	it	lt
 800574e:	4618      	movlt	r0, r3
 8005750:	e7a4      	b.n	800569c <_printf_i+0x168>
 8005752:	2301      	movs	r3, #1
 8005754:	4632      	mov	r2, r6
 8005756:	4649      	mov	r1, r9
 8005758:	4640      	mov	r0, r8
 800575a:	47d0      	blx	sl
 800575c:	3001      	adds	r0, #1
 800575e:	d09b      	beq.n	8005698 <_printf_i+0x164>
 8005760:	3501      	adds	r5, #1
 8005762:	68e3      	ldr	r3, [r4, #12]
 8005764:	9903      	ldr	r1, [sp, #12]
 8005766:	1a5b      	subs	r3, r3, r1
 8005768:	42ab      	cmp	r3, r5
 800576a:	dcf2      	bgt.n	8005752 <_printf_i+0x21e>
 800576c:	e7eb      	b.n	8005746 <_printf_i+0x212>
 800576e:	2500      	movs	r5, #0
 8005770:	f104 0619 	add.w	r6, r4, #25
 8005774:	e7f5      	b.n	8005762 <_printf_i+0x22e>
 8005776:	bf00      	nop
 8005778:	08005a85 	.word	0x08005a85
 800577c:	08005a96 	.word	0x08005a96

08005780 <_sbrk_r>:
 8005780:	b538      	push	{r3, r4, r5, lr}
 8005782:	4d06      	ldr	r5, [pc, #24]	; (800579c <_sbrk_r+0x1c>)
 8005784:	2300      	movs	r3, #0
 8005786:	4604      	mov	r4, r0
 8005788:	4608      	mov	r0, r1
 800578a:	602b      	str	r3, [r5, #0]
 800578c:	f7fb fd14 	bl	80011b8 <_sbrk>
 8005790:	1c43      	adds	r3, r0, #1
 8005792:	d102      	bne.n	800579a <_sbrk_r+0x1a>
 8005794:	682b      	ldr	r3, [r5, #0]
 8005796:	b103      	cbz	r3, 800579a <_sbrk_r+0x1a>
 8005798:	6023      	str	r3, [r4, #0]
 800579a:	bd38      	pop	{r3, r4, r5, pc}
 800579c:	20000bc8 	.word	0x20000bc8

080057a0 <__sread>:
 80057a0:	b510      	push	{r4, lr}
 80057a2:	460c      	mov	r4, r1
 80057a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057a8:	f000 f8a0 	bl	80058ec <_read_r>
 80057ac:	2800      	cmp	r0, #0
 80057ae:	bfab      	itete	ge
 80057b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80057b2:	89a3      	ldrhlt	r3, [r4, #12]
 80057b4:	181b      	addge	r3, r3, r0
 80057b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80057ba:	bfac      	ite	ge
 80057bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80057be:	81a3      	strhlt	r3, [r4, #12]
 80057c0:	bd10      	pop	{r4, pc}

080057c2 <__swrite>:
 80057c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057c6:	461f      	mov	r7, r3
 80057c8:	898b      	ldrh	r3, [r1, #12]
 80057ca:	05db      	lsls	r3, r3, #23
 80057cc:	4605      	mov	r5, r0
 80057ce:	460c      	mov	r4, r1
 80057d0:	4616      	mov	r6, r2
 80057d2:	d505      	bpl.n	80057e0 <__swrite+0x1e>
 80057d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057d8:	2302      	movs	r3, #2
 80057da:	2200      	movs	r2, #0
 80057dc:	f000 f868 	bl	80058b0 <_lseek_r>
 80057e0:	89a3      	ldrh	r3, [r4, #12]
 80057e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057ea:	81a3      	strh	r3, [r4, #12]
 80057ec:	4632      	mov	r2, r6
 80057ee:	463b      	mov	r3, r7
 80057f0:	4628      	mov	r0, r5
 80057f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057f6:	f000 b817 	b.w	8005828 <_write_r>

080057fa <__sseek>:
 80057fa:	b510      	push	{r4, lr}
 80057fc:	460c      	mov	r4, r1
 80057fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005802:	f000 f855 	bl	80058b0 <_lseek_r>
 8005806:	1c43      	adds	r3, r0, #1
 8005808:	89a3      	ldrh	r3, [r4, #12]
 800580a:	bf15      	itete	ne
 800580c:	6560      	strne	r0, [r4, #84]	; 0x54
 800580e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005812:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005816:	81a3      	strheq	r3, [r4, #12]
 8005818:	bf18      	it	ne
 800581a:	81a3      	strhne	r3, [r4, #12]
 800581c:	bd10      	pop	{r4, pc}

0800581e <__sclose>:
 800581e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005822:	f000 b813 	b.w	800584c <_close_r>
	...

08005828 <_write_r>:
 8005828:	b538      	push	{r3, r4, r5, lr}
 800582a:	4d07      	ldr	r5, [pc, #28]	; (8005848 <_write_r+0x20>)
 800582c:	4604      	mov	r4, r0
 800582e:	4608      	mov	r0, r1
 8005830:	4611      	mov	r1, r2
 8005832:	2200      	movs	r2, #0
 8005834:	602a      	str	r2, [r5, #0]
 8005836:	461a      	mov	r2, r3
 8005838:	f7fb fc6d 	bl	8001116 <_write>
 800583c:	1c43      	adds	r3, r0, #1
 800583e:	d102      	bne.n	8005846 <_write_r+0x1e>
 8005840:	682b      	ldr	r3, [r5, #0]
 8005842:	b103      	cbz	r3, 8005846 <_write_r+0x1e>
 8005844:	6023      	str	r3, [r4, #0]
 8005846:	bd38      	pop	{r3, r4, r5, pc}
 8005848:	20000bc8 	.word	0x20000bc8

0800584c <_close_r>:
 800584c:	b538      	push	{r3, r4, r5, lr}
 800584e:	4d06      	ldr	r5, [pc, #24]	; (8005868 <_close_r+0x1c>)
 8005850:	2300      	movs	r3, #0
 8005852:	4604      	mov	r4, r0
 8005854:	4608      	mov	r0, r1
 8005856:	602b      	str	r3, [r5, #0]
 8005858:	f7fb fc79 	bl	800114e <_close>
 800585c:	1c43      	adds	r3, r0, #1
 800585e:	d102      	bne.n	8005866 <_close_r+0x1a>
 8005860:	682b      	ldr	r3, [r5, #0]
 8005862:	b103      	cbz	r3, 8005866 <_close_r+0x1a>
 8005864:	6023      	str	r3, [r4, #0]
 8005866:	bd38      	pop	{r3, r4, r5, pc}
 8005868:	20000bc8 	.word	0x20000bc8

0800586c <_fstat_r>:
 800586c:	b538      	push	{r3, r4, r5, lr}
 800586e:	4d07      	ldr	r5, [pc, #28]	; (800588c <_fstat_r+0x20>)
 8005870:	2300      	movs	r3, #0
 8005872:	4604      	mov	r4, r0
 8005874:	4608      	mov	r0, r1
 8005876:	4611      	mov	r1, r2
 8005878:	602b      	str	r3, [r5, #0]
 800587a:	f7fb fc74 	bl	8001166 <_fstat>
 800587e:	1c43      	adds	r3, r0, #1
 8005880:	d102      	bne.n	8005888 <_fstat_r+0x1c>
 8005882:	682b      	ldr	r3, [r5, #0]
 8005884:	b103      	cbz	r3, 8005888 <_fstat_r+0x1c>
 8005886:	6023      	str	r3, [r4, #0]
 8005888:	bd38      	pop	{r3, r4, r5, pc}
 800588a:	bf00      	nop
 800588c:	20000bc8 	.word	0x20000bc8

08005890 <_isatty_r>:
 8005890:	b538      	push	{r3, r4, r5, lr}
 8005892:	4d06      	ldr	r5, [pc, #24]	; (80058ac <_isatty_r+0x1c>)
 8005894:	2300      	movs	r3, #0
 8005896:	4604      	mov	r4, r0
 8005898:	4608      	mov	r0, r1
 800589a:	602b      	str	r3, [r5, #0]
 800589c:	f7fb fc73 	bl	8001186 <_isatty>
 80058a0:	1c43      	adds	r3, r0, #1
 80058a2:	d102      	bne.n	80058aa <_isatty_r+0x1a>
 80058a4:	682b      	ldr	r3, [r5, #0]
 80058a6:	b103      	cbz	r3, 80058aa <_isatty_r+0x1a>
 80058a8:	6023      	str	r3, [r4, #0]
 80058aa:	bd38      	pop	{r3, r4, r5, pc}
 80058ac:	20000bc8 	.word	0x20000bc8

080058b0 <_lseek_r>:
 80058b0:	b538      	push	{r3, r4, r5, lr}
 80058b2:	4d07      	ldr	r5, [pc, #28]	; (80058d0 <_lseek_r+0x20>)
 80058b4:	4604      	mov	r4, r0
 80058b6:	4608      	mov	r0, r1
 80058b8:	4611      	mov	r1, r2
 80058ba:	2200      	movs	r2, #0
 80058bc:	602a      	str	r2, [r5, #0]
 80058be:	461a      	mov	r2, r3
 80058c0:	f7fb fc6c 	bl	800119c <_lseek>
 80058c4:	1c43      	adds	r3, r0, #1
 80058c6:	d102      	bne.n	80058ce <_lseek_r+0x1e>
 80058c8:	682b      	ldr	r3, [r5, #0]
 80058ca:	b103      	cbz	r3, 80058ce <_lseek_r+0x1e>
 80058cc:	6023      	str	r3, [r4, #0]
 80058ce:	bd38      	pop	{r3, r4, r5, pc}
 80058d0:	20000bc8 	.word	0x20000bc8

080058d4 <__malloc_lock>:
 80058d4:	4801      	ldr	r0, [pc, #4]	; (80058dc <__malloc_lock+0x8>)
 80058d6:	f7ff bb1d 	b.w	8004f14 <__retarget_lock_acquire_recursive>
 80058da:	bf00      	nop
 80058dc:	20000bbc 	.word	0x20000bbc

080058e0 <__malloc_unlock>:
 80058e0:	4801      	ldr	r0, [pc, #4]	; (80058e8 <__malloc_unlock+0x8>)
 80058e2:	f7ff bb18 	b.w	8004f16 <__retarget_lock_release_recursive>
 80058e6:	bf00      	nop
 80058e8:	20000bbc 	.word	0x20000bbc

080058ec <_read_r>:
 80058ec:	b538      	push	{r3, r4, r5, lr}
 80058ee:	4d07      	ldr	r5, [pc, #28]	; (800590c <_read_r+0x20>)
 80058f0:	4604      	mov	r4, r0
 80058f2:	4608      	mov	r0, r1
 80058f4:	4611      	mov	r1, r2
 80058f6:	2200      	movs	r2, #0
 80058f8:	602a      	str	r2, [r5, #0]
 80058fa:	461a      	mov	r2, r3
 80058fc:	f7fb fbee 	bl	80010dc <_read>
 8005900:	1c43      	adds	r3, r0, #1
 8005902:	d102      	bne.n	800590a <_read_r+0x1e>
 8005904:	682b      	ldr	r3, [r5, #0]
 8005906:	b103      	cbz	r3, 800590a <_read_r+0x1e>
 8005908:	6023      	str	r3, [r4, #0]
 800590a:	bd38      	pop	{r3, r4, r5, pc}
 800590c:	20000bc8 	.word	0x20000bc8

08005910 <_init>:
 8005910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005912:	bf00      	nop
 8005914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005916:	bc08      	pop	{r3}
 8005918:	469e      	mov	lr, r3
 800591a:	4770      	bx	lr

0800591c <_fini>:
 800591c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591e:	bf00      	nop
 8005920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005922:	bc08      	pop	{r3}
 8005924:	469e      	mov	lr, r3
 8005926:	4770      	bx	lr
