*********************************************************************************
Commit: e4aa641408215ef27db7c19e448b6d957f79b505 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg: [TGL H] Add CPU softstrap override support for DW2 and DW3
  
  Update PmcSetStrapMsgData () function to add support to override DW2 and DW3 in addition to DW1.
  
  Hsd-es-id: 14011535677
  Change-Id: I77a83538fb9355a524b3f9682ffa26b1d04f4652
  Original commit hash: 6ff0d1c123613c6d2942739fe7c75964d13ec10a
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
  ClientOneSiliconPkg/Include/Register/PmcRegs.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: fbf9a3bf487d306c60eb38e7a57ebcdc5792df9f 
*********************************************************************************

[SiliconPkg]

  Revert "Display engine setting for audiolink IO - This will avoid the logic value of xxaudin and xxaudclk from PCH to be interpreted incorrectly. - Without this change the audio will not work in display port and HDMI as the protocol will fail."
  
  This reverts commit b7d7b67d4f2dc3a9ee60631ca0ab96aa2c6cffeb.
  
  Hsd-es-id: 14012046949
  Change-Id: If1923c0d600a158be1117f7178bb63f1b9e4f274
  Original commit hash: 6e0d86f0b02c3877e6aeb1fd9d90381695fe7283
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ab8834e4246be066284b0004c4c01b64816df01d 
*********************************************************************************


  [SATA]TestMode Sata config variable is not set correctly wrt FSP variable
  
  Moved the initialization of TestMode Sata config variable out of restricted scope
  
  Hsd-es-id: 1508097632
  Change-Id: I208a0ae3f14a32ae22822edc3483d368709764f4
  Original commit hash: 1a67aa2f88578531005311d103a82e0fcf1c2147
  
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 71a0c611c5d6bdbcf1ccec6d4b0f1dcc5be5af3d 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit:[TGL][MRC][LP5] Print cached value of MR14 and MR15 after every step that affects TxVref
  
  This is a debug print requested by EV. They want to see how the MR value changes after Early Write 2D, Write Voltage Centering, Write Voltage 2D, RMT and RMT PERBIT. Currently MRC displays the offset.
  
  Hsd-es-id: 22011128498
  Change-Id: I407a884a97950667275ae699d75da8ef1f795a42
  Original commit hash: bda29f376255548c465e8fe6174a04c884407796
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d19982b9f61014f4db932703c2672e1d21cceae8 
*********************************************************************************

[SiliconPkg]

  [TGL-U/Y/H] Disable Squelch Propagation (as w/a until HW fixes in future SOC steppings)
  
  clear SPCE bit for PCIe/DMI
  
  Hsd-es-id: 14011976356
  Change-Id: Iafa7e40aff1237805c2950a69cb3c03cd0494325
  Original commit hash: 3e26ca3625a05a4ff1c42d1963535a86db860869
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuDmiInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future
  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: d412a41dc4fbbc0e37048497a2489e8a1ac92d57 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/Itss: Fix incorrect PirIndex values in mPirxRegister array
  
  - Reverting changes in I7c0865e5320b757ae68f1427d6507a1b2f13fd87 based on HAS for V2
  
  Hsd-es-id: 22011103665
  Change-Id: I2f62730a590746780d8f217b825be4bd14f9ba03
  Original commit hash: e44473691f05f647ce62d745c669dabc819c5401
  
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 70e73e52932bc233e795118928c49250e95d6e18 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [TGL-U/Y][A6/B2/H][EBAT][Regression][Automation]: BSOD-"Internal Power Error" observed while booting to OS in SUT with FSP_EXT_Performance BIOS- v3284_00_416
  
  Fixed offset issue in nvs.h for external build which was caused due to internal tag
  
  Hsd-es-id: 16011419044
  Change-Id: I207383ab3dcf4ff0413a0daa1a525c612df11462
  Original commit hash: 6f2c889c9ddcc4281893b84de2f4894dc7ecc686
  
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 61906709c4632f525c9221ef5b5a402574598936 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  Correct BOM ID association for TGL Y skus for MIPI and eDP usage
  - Added DDI mapping table to support eDP+MIPI and MIPI+eDP configs by default
  - Selecting MIPI VBT and disabling GOP Config driver if MIPI connected either on DDI-A/B port.
  
  Hsd-es-id: 22011098014
  Change-Id: I0a1a45b2b36bc2dd385d5ab8778996f74137df3c
  Original commit hash: 193418ea85ae42e1e66f843aa3adbdf4075a8acc
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
  TigerLakeBoardPkg/Include/PlatformBoardId.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: cf900f547916df760fec82fdbfd33d7080506911 
*********************************************************************************

[SiliconPkg]

  Changed PM override values for 45W, 4+1, 6+1, and 8+1 SKUs ww2520
  
  Hsd-es-id: 16011279472
  Change-Id: I6e46f9a6461019a686e9da2c644867b101a8925d
  Original commit hash: deaf02baf828f833d0d4799173dbbfbc32e5a9d0
  
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 7ea0a71e9c8784546fd1d99a3e93f532a7ef1ff4 
*********************************************************************************

[CPU]

  Added new PM override data for IOTG SKU WW2720
  
  Hsd-es-id: 1307736128
  Change-Id: If37cd25a801bdfe492d647d30ac8bff10b9f18af
  Original commit hash: c8e5e8cd29d71bca057b908db483f9f70e888489
  
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: d465a2b1fbc601b1582b7a28711a0065d095b665 
*********************************************************************************

[PCH], [ASL], [BoardPkg], [PlatformPkg]

  [TGL] Add PEP constraint D0:F1 for HECI3 on Corp SKU
  
  Added Pep constraint for HECI3
  
  Hsd-es-id: 14011866821
  Change-Id: I819bd1b96801ebf8fe1952cecbbf50f90283a243
  Original commit hash: 04755148ab68ce6941a50df206542a9210392a73
  
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHeci.asl
  ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
  ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
  TigerLakePlatSamplePkg/Setup/AcpiSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ed9e4ad6fcaa1bdf89db20a33e24f238eab763b0 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/TGL: [merge ICL 0.0.3.151 to TGL] Update DDR4 timings per latest JEDEC Spec JESD79-4C Jun 2018
  
  [HSD-ES][client_platf][bug][1407982590][][ICL MRC][Update DDR4 timings per latest JEDEC Spec JESD79-4C Jun 2018]
  
  Update DDR4 timings per latest JEDEC Spec JESD79-4C Jun 2018.
  1. tDLLK for 2667 and above should be 1024 nCK
  2. Support tCL = [23..32]
  3. Support WR (Write Recovery) of 22 and 26, together with tRTP = 11 and 13.
  
  Additional change:
  - Remove do_ZQCL from MRS_FSM_CONTROL.
  - LP4: keep high current VRCG mode at the end of MRC; MC will clear it at the end of each SAGV transition because of MrsFsmControl.Clear_VRCG.
  - Refactor DDR4 MR programming routines to have per-DIMM loop for consistency.
  - Remove DDR4 MR dump from MrcPreTraining(), we already print them in Jedec Reset step.
  
  Orig-
  Hsd-es-id: 1508091129
  Change-Id: I7dbdecfe70f7c25a8ed9f51d72755a9ddea023f4
  Original commit hash: ad7443b6f3bbea8de95dc43283ebc08436f3f841
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 26c8462cae9040f032555a68516a293384b53145 
*********************************************************************************

[SiliconPkg]

  Added new PM override data for 2+2core SKUs ww2520
  
  Hsd-es-id: 16011279472
  Change-Id: I3f597b206e4e60e1d2b1553302cbff31ca5bc788
  Original commit hash: 19d1d525b0e18a63eddefa4d263f49a118ed4a82
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ae093aa54bd4c2e5a2e3f6195f231d45ca6bb50d 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  For TigerLake-H suppressed  HgSlot setup option for only PEG.
  
  Hsd-es-id: https
  Change-Id: I5975804f164c80c4b692120d561a1690f7be8862
  Original commit hash: ddb6c654bb9c911c2f0c8f65929cade7049a9fcc
  
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 1025cea1e5c297ce8c57f1a922d15f367bf59b84 
*********************************************************************************

[PlatformPkg]

  [TDS][TGL]When BIOS Setup lock is not set or seal is broken during TDS boot, Disk unlock is not happening
  
  When TDS is active but the TDS BIOS Configuration Lock option is NOT set (the user has aborted the lock or seal is BROKEN for other reason), the BIOS SHOULD follow its normal  boot sequence i.e. The system should revert to allow the user to enter the BIOS menu according to system design as if TDS is not enabled.  , TDS Extension launch should happen based on the "TDS Boot option" variable
  
  Hsd-es-id: 16011317653
  Change-Id: I3aa11618dea1dfc5e34f292543bafa279a5fa6e7
  Original commit hash: 2cfc759e05973d7f01f9ab3d91681c76d2104137
  
  TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9100975c8d2737e182d956973985dc7e0af4c304 
*********************************************************************************

[SiliconPkg]

  MemoryInit/Tgl: Expanded workaround for Tx non-linearity on TGL
  
  1. To expand the TxDqs sweep range in TxDqs training, first sweep the CLK/DDRIO and look for the best TxDq margins. Then proceed to sweep TxDqs after that.
  2. Ensure there are range limit checks to make sure we don't shift any PIs too far and impair our ability to margin them.
  3. Remove WrDs U/D training from DDR4, data shows it only makes things worse.
  
  Hsd-es-id: 22011033500
  Change-Id: I2f17b7b854cc10b906e981635e894384c171a7a4
  Original commit hash: c1303feeb8a2be01b5d485975eb04e934c518169
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 841b0503d408d50361311af9df37ce7e08b7a2e1 
*********************************************************************************

[SiliconPkg]

  MemoryInit/Tgl: DDR4 RcvEnable centering fixes
  
  Delete final per-channel RcvEnable centering in Comp Opt, it's not needed for DDR4, and LPDDR overwrites it with its final RcvEnable centering step.
  Make pattern length for final DDR4 RcvEnable centering the same as LPDDR.
  Add prints for the final DDR4 RcvEnable Centering, as unlike LPDDR it's not printed anywhere else in the log.
  
  Hsd-es-id: 14011855870
  Change-Id: I4b0e8cccbd055c07fd98f189c8b6b34cfefb17ae
  Original commit hash: fcf00938cea763085714ea4c085a7af444415b75
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 3f55c16f0d0595220c4185a0b3bdac52991d3f82 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit/Tgl: Make VTT Termination BIOS option work"
  
  This reverts commit 0e69ef4837221ba454b8879b31262c8a585c350c.
  
  Hsd-es-id: N/A
  Change-Id: I5eccc3e3e0ccdd855a327a27a8b701e1ac7a95e7
  Original commit hash: 36003d7b2ad04411d622a7fa6f5fa5f369fae054
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 26a036f83bdf98ca79c72f12cb5175aab1b30f8f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U-B0][QS] TXT: Once Secrets bit is asserted system hangs @PC 00D5 after Cold/Warm resets
  
  Issue:
  On Warm Boot and TxtClean environment enabled it happens a Warning:: Memory is not Clean after Scrubbing
  
  Root cause:
  Workaround when Memory Not Clean MRC will perform a Cold reset when to run a Fast Boot in order to get Memory Clean after Memory Scrubbing
  
  Change:
  Adding code to generate Cold Reset by writing 0xE to I/O Port 0xCF9 when Memory Not Clean check is True
  
  Hsd-es-id: 22011035402
  Change-Id: I8d60f04eaf1a039c86c9e75afc07f54e76d21aa7
  Original commit hash: 4a230d44b09ff3f115f5aca7252a03361d417d42
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 8cc1796fbbf1cd98c5a787faf34514e6f548bbde 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg:[TGL][MRC][LP5] Add missing option to SaSetup.tWR variable
  Issue:
  We are seeing Overclocking assert on LP5 boards
  <InitOverClockStrings>VarCheckHiiVariable - SaSetup:72C5E28C-7783-43A1-8767-FAD73FCCAFA4 with Attributes = 0x00000007 Size = 0x48A
  VarCheckHiiQuestion fail: OneOf mismatch (0x15)
  00000000: 05 15 1D 00 01 00 00 05-06 07 08 0A 0C 0E 10 12  *................*
  00000010: 14 18 1E 22 28                                   *..."(*
  Variable Check handler fail Security Violation - 72C5E28C-7783-43A1-8767-FAD73FCCAFA4:SaSetup
  
  ASSERT_EFI_ERROR (Status = Security Violation)
  ASSERT [Setup] c:\tgl_rmt\Intel\TigerLakePlatSamplePkg\Setup\OverClockSetup.c(523): !EFI_ERROR (Status)
  Root Cause:
  There is a mismatch for SaSetup.tWR variable (Offset 0x1D00 or 29) which is set to 0x15 and doesn't have such option in hfr file (Doesn't have a OneOf option)
  Fix:
  Add 0x15(21) value as an option in SaSetup.hfr
  
  Hsd-es-id: 22010507632
  Change-Id: I782268238c59f001fc4704cecbeac3a1a2f9b881
  Original commit hash: 3cfff8ddc6868eefbf8069d0d72e0fdcff24ce1f
  
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 47a714f3a8afbb6e1589486022c529eadbc58286 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/TGL: [merge ICL 0.0.3.120 to TGL] Remove old CNL W/A
  
  [ICL MRC] Remove old CNL W/A [HSD-ES][heia_soc][bugeco][cnl-u22-b0][1304481721][MC misses WPQ credits in case of 3 WPQ deallocation at the same time]
  
  Change: MrcReadLevelingTraining() - Remove old CNL W/A [HSD-ES][heia_soc][bugeco][cnl-u22-b0][1304481721][MC misses WPQ credits in case of 3 WPQ deallocation at the same time]
  
  Change-Id: I948da5d2dff8f863dd3c700d7a68814055f7a820
  
  Hsd-es-id: 1508092186
  Change-Id: Iea6a32947cc2dc96af9238e0dfe5c23640145f44
  Original commit hash: 13778aa13df6a1fb6e09c67727a2b033dc5dd2a1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  W/A 

*********************************************************************************
Commit: 59c18e8a49e799185858cbd88bbe4a3fa8222f55 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL][MRC][LP5] WA for MC not using tOSCPD timing parameter correctly
  
  Issue:
  Potentially the MC can issue PDE/SRE after issuing OSC_Start violating tOSCPS timing parameter.
  
  Rootcause:
  MC register lpddr_mr_content_0_0_0_mchbar.mr23 is used for the periodic tracking of the oscillator runtime as well as the value used in SAGV for LPDDR4.
  With LP5, we are using the generic MRS FSM which handles the timing for SAGV, but the periodic timing counter is still sourced out of MR23 field in LPDDR_MR_CONTENT
  
  Changes:
  At the end of MrcWriteDqDqsReTraining if LP5, add 40ns to the runtime delay of the oscillator.
  Convert this timing into steps of 16WCK.
  Program LPDDR_MR_CONTENT.MR23 field with this value.
  
  Hsd-es-id: 22010318968
  Change-Id: I18dcd8c181c71afd53b9f28558be01553541c5d7
  Original commit hash: 6f0da2efd63137793e61c56a014c7eb23b352320
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  WA 
  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: eb6730178d70373a2729600fe675f29be6e9c83b 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC][LP5] Reduce the TxDq eye width qualification for WeakWriteTimeCentering
  
  Several EV stations fail on WeakWriteTimeCentering.Based on EV data, it appears that many systems are able to boot at 5400 even if they have a 2 tick wide eye during WeakWriteTimeCentering.
  This is a temporary workaround until closed TxDq eyes right from initial settings
  at 5400 is root caused.
  
  Hsd-es-id: 14011503572
  Change-Id: Iacfb9b1ac23c1b0f552d6d283ec4c3530d7dde17
  Original commit hash: 26dbddc71bc07963a5e43f52e3e3624604a3865c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 904cba89de9035104c111a966f9567bb83c7e45e 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  Revert "[TGL-H] BIOS needs to provide hard-coded DPin configuration"
  
  This reverts commit 9068c35ef0eb81f799b39e735d3d48171c4af7b3.
  
  Reverting due to unintentional check-in.
  
  Hsd-es-id: 22010773126
  Change-Id: I017c91001be71c0a9a02511bdd8c4cd88fc5c842
  Original commit hash: 5044d55d5735a7baf7f931255537181942329431
  
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
  TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
  TigerLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: db22ef23fcdd092bd80db64d43ad94c6adaeca8c 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg: Set PcdTcg2PhysicalPresenceFlags
  
  Define initial TCG2 Persistent Firmware Management Flags in
  BoardPkgPcd.dsc for overriding the default PCD value in the EDK2
  module and use the same values we had before the retirement
  of the ClientCommonPkg. The new setting removes the following:
  
  a) TCG2_BIOS_TPM_MANAGEMENT_FLAG_PP_REQUIRED_FOR_CLEAR (BIT1)
  b) TCG2_BIOS_STORAGE_MANAGEMENT_FLAG_ENABLE_BLOCK_SID (BIT18)
  
  New PcdTcg2PhysicalPresenceFlags value in BoardPkgPcd.dsc: 0x300E0
  Previous PcdTcg2PhysicalPresenceFlags value from SecurityPkg.dec: 0x700E2
  
  Hsd-es-id: 1307707117
  Change-Id: I2f516e3d879243f7bd9c2320e333927873eb09ba
  Original commit hash: 333b71e569233888f4a12f9c34ae1d7d10e7c375
  
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 116b2481f4e2497477b37ada933ff3fe6d761144 
*********************************************************************************

[SA], [ASL], [BoardPkg]

  System is not achieving PC10  & SLP-S0 >0% with NVIDIA dGFX Card
  - VDID during PEG OFF call was seen 0xFFFF which required to fix accessing opregion access from ECAM
  - _S0W and _PR3 should be expose for PEG RP which was not previously.
  
  Hsd-es-id: 14011785779
  Change-Id: Ia7c71cd2f19ff67201cef6769a6181070405c8a2
  Original commit hash: 92c470e244e89f0298c016e85dfa8eaf37cb9206
  
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: nvidia

*********************************************************************************
Commit: 338cb378fd83e1a12ab15b0242cc14a3f4d929b5 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/BoardPkgConfig: Disable PPAM on Special Pool build
  
  [internal-only]:
  Special Pool feature needs to disable static page table.
  As PPAM expects static paging within SMM using identity mapped pages only,
  those 2 features have to be exclusive each other.
  This commit disables PcdPpamEnable for Special Pool build.
  Special Pool build is Internal Only debug functionality,
  the changes has restricted tags.
  
  Hsd-es-id: 22010622543
  Change-Id: I79f8563f539866365a245f2be264b34177559563
  Original commit hash: db877eae5d031e6d8043aac2dafd2f80fa9d1e57
  
  TigerLakeBoardPkg/BoardPkgConfig.dsc
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 80e770d65a254cbc11dd26d240925c36294e4da1 
*********************************************************************************

[BoardPkg]

  Add warning in head of board GPIO table for native function pin
  
  many customers faced native function fail caused by redundancy and incorrect native GPIO pins definition in customres GPIO table.
  As we know now GPIO programming flow has been improved and removed all native function pins definition in boards/RVPs GPIO table, matter those pins are controlled by BIOS policies or HW/ME soft strap setting.
  But customers dont be aware this improvement and keep including native pins definition in customers board GPIO table, that impacts native function abnormal in corner case
  
  Hsd-es-id: https
  Change-Id: Ia40898c5c7f9287f9213d943dc2ad51d356b951f
  Original commit hash: a0dcb2aa5206788c38a90913bbcde22894b6168f
  
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPreMem.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPreMem.h
  TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiGpioTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap
  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 2bb0cbed82fad9324e089883eb942c2bc4077ef6 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg/MicrocodeUpdate.c: Fix uCode update failure
  
  Skip try to load Microcode patch on BSP and AP, currently, this is more
  like a workaround to pass ucode update test, in near future, will dig
  out the rootcause in AP.
  
  Hsd-es-id: 16011299242
  Change-Id: Ifaca028a08e2838a6f75c56a1b29e70e1eaf376f
  Original commit hash: cc8a2237be5aabf00c8ede3289dd017ebc9a2432
  
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future
  --Commit Message Contains Key Word: Workaround
################################################################################

Report Summary: Backstop found 29 suspect commits for review 

Warnings Found:
  Commit: e4aa641    --Commit Message Contains Key Word: strap
  Commit: fbf9a3b    --Commit Message Contains Key Word: revert
  Commit: ab8834e    --Commit Message Contains Key Word: restricted
  Commit: 71a0c61    --Commit Message Contains Key Word: step
  Commit: d19982b    --Commit Message Contains Key Word: future
  Commit: d19982b    --Commit Message Contains Key Word: step
  Commit: d19982b    --Commit Message Contains Key Word: stepping
  Commit: d19982b    --Commit Message Contains Key Word: HW
  Commit: d412a41    --Commit Message Contains Key Word: revert
  Commit: 70e73e5    --Commit Message Contains Key Word: internal
  Commit: 6190670    --Commit Message Contains Key Word: sku
  Commit: cf900f5    --Commit Message Contains Key Word: sku
  Commit: 7ea0a71    --Commit Message Contains Key Word: sku
  Commit: d465a2b    --Commit Message Contains Key Word: sku
  Commit: ed9e4ad    --Commit Message Contains Key Word: step
  Commit: 26c8462    --Commit Message Contains Key Word: sku
  Commit: ae093aa    --Commit Message Contains Key Word: http
  Commit: 1025cea    --Commit Message Contains Key Word: revert
  Commit: 9100975    --Commit Message Contains Key Word: Workaround
  Commit: 841b050    --Commit Message Contains Key Word: step
  Commit: 3f55c16    --Commit Message Contains Key Word: revert
  Commit: 26a036f    --Commit Message Contains Key Word: Workaround
  Commit: 8cc1796    --Commit Message Contains Key Word: security
  Commit: 47a714f    --Commit Message Contains Key Word:  W/A 
  Commit: 59c18e8    --Commit Message Contains Key Word:  WA 
  Commit: 59c18e8    --Commit Message Contains Key Word: step
  Commit: eb67301    --Commit Message Contains Key Word: Workaround
  Commit: 904cba8    --Commit Message Contains Key Word: revert
  Commit: db22ef2    --Commit Message Contains Key Word: security
  Commit: 116b248    --Commit Message Contains Oem: nvidia
  Commit: 338cb37    --Commit Message Contains Key Word: internal
  Commit: 338cb37    --Commit Message Contains Key Word: restricted
  Commit: 80e770d    --Commit Message Contains Key Word: strap
  Commit: 80e770d    --Commit Message Contains Key Word: HW
  Commit: 80e770d    --Commit Message Contains Key Word: http
  Commit: 2bb0cbe    --Commit Message Contains Key Word: future
  Commit: 2bb0cbe    --Commit Message Contains Key Word: Workaround
