xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
bitgen -intstyle ise -f UART.ut UART.ncd 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
bitgen -intstyle ise -f UART.ut UART.ncd 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
bitgen -intstyle ise -f UART.ut UART.ncd 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
bitgen -intstyle ise -f UART.ut UART.ncd 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
bitgen -intstyle ise -f UART.ut UART.ncd 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
bitgen -intstyle ise -f UART.ut UART.ncd 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
netgen -intstyle ise -s 2  -pcf UART.pcf -sdf_anno true -sdf_path "netgen/par" -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim UART.ncd UART_timesim.v 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
bitgen -intstyle ise -f UART.ut UART.ncd 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
bitgen -intstyle ise -f UART.ut UART.ncd 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
bitgen -intstyle ise -f UART.ut UART.ncd 
xst -intstyle ise -ifn "E:/Xilinx/Projects/UART_Hybrid/UART.xst" -ofn "E:/Xilinx/Projects/UART_Hybrid/UART.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc UCF.ucf -p xc6slx9-tqg144-2 UART.ngc UART.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o UART_map.ncd UART.ngd UART.pcf 
par -w -intstyle ise -ol high -mt off UART_map.ncd UART.ncd UART.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UCF.ucf 
bitgen -intstyle ise -f UART.ut UART.ncd 
