Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Apr 17 19:25:17 2018
| Host         : xcordevl103 running 64-bit Red Hat Enterprise Linux Workstation release 6.5 (Santiago)
| Command      : report_timing_summary -max_paths 10 -file updated_full_design_timing_summary_routed.rpt -rpx updated_full_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: system_i/LinReg_1_if/inst/adapter_i/axi_lite_if_i/axi_arready_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/LinReg_1_if/inst/adapter_i/axi_lite_if_i/axi_awready_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/LinReg_1_if/inst/adapter_i/axi_lite_if_i/axi_wready_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_valid_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_valid_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/axi_ic_ps7_0_M_AXI_GP1/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.252        0.000                      0                45365        0.011        0.000                      0                45365        3.750        0.000                       0                 17442  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.252        0.000                      0                45007        0.011        0.000                      0                45007        3.750        0.000                       0                 17442  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.067        0.000                      0                  358        0.394        0.000                      0                  358  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 4.174ns (49.673%)  route 4.229ns (50.327%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.778     3.072    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X98Y84         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/Q
                         net (fo=20, routed)          2.418     6.008    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/Q[9]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[9]_P[1])
                                                      3.656     9.664 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0/P[1]
                         net (fo=1, routed)           1.811    11.475    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0_n_104
    SLICE_X80Y85         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.540    12.719    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X80Y85         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[1]__0/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X80Y85         FDRE (Setup_fdre_C_D)       -0.067    12.727    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[1]__0
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 4.174ns (49.701%)  route 4.224ns (50.299%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.778     3.072    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X98Y84         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/Q
                         net (fo=20, routed)          2.418     6.008    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/Q[9]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[9]_P[7])
                                                      3.656     9.664 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0/P[7]
                         net (fo=1, routed)           1.806    11.470    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0_n_98
    SLICE_X80Y88         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.542    12.721    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X80Y88         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[7]__0/C
                         clock pessimism              0.229    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)       -0.058    12.738    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[7]__0
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[10]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 4.174ns (49.929%)  route 4.186ns (50.071%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.778     3.072    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X98Y84         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/Q
                         net (fo=20, routed)          2.418     6.008    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/Q[9]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[9]_P[10])
                                                      3.656     9.664 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0/P[10]
                         net (fo=1, routed)           1.767    11.432    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0_n_95
    SLICE_X80Y87         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.541    12.720    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X80Y87         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[10]__0/C
                         clock pessimism              0.229    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X80Y87         FDRE (Setup_fdre_C_D)       -0.095    12.700    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[10]__0
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[13]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 4.174ns (49.882%)  route 4.194ns (50.118%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.778     3.072    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X98Y84         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/Q
                         net (fo=20, routed)          2.418     6.008    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/Q[9]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[9]_P[13])
                                                      3.656     9.664 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0/P[13]
                         net (fo=1, routed)           1.775    11.440    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0_n_92
    SLICE_X81Y88         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.542    12.721    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X81Y88         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[13]__0/C
                         clock pessimism              0.229    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X81Y88         FDRE (Setup_fdre_C_D)       -0.061    12.735    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[13]__0
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 4.174ns (49.882%)  route 4.194ns (50.118%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.778     3.072    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X98Y84         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/Q
                         net (fo=20, routed)          2.418     6.008    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/Q[9]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[9]_P[9])
                                                      3.656     9.664 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0/P[9]
                         net (fo=1, routed)           1.775    11.440    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0_n_96
    SLICE_X80Y87         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.541    12.720    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X80Y87         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[9]__0/C
                         clock pessimism              0.229    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X80Y87         FDRE (Setup_fdre_C_D)       -0.043    12.752    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[9]__0
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 4.174ns (50.224%)  route 4.137ns (49.776%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.778     3.072    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X98Y84         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/Q
                         net (fo=20, routed)          2.418     6.008    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/Q[9]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[9]_P[11])
                                                      3.656     9.664 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0/P[11]
                         net (fo=1, routed)           1.718    11.383    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0_n_94
    SLICE_X80Y87         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.541    12.720    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X80Y87         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[11]__0/C
                         clock pessimism              0.229    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X80Y87         FDRE (Setup_fdre_C_D)       -0.093    12.702    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[11]__0
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 4.174ns (50.021%)  route 4.171ns (49.979%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.778     3.072    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X98Y84         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/Q
                         net (fo=20, routed)          2.418     6.008    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/Q[9]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[9]_P[5])
                                                      3.656     9.664 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0/P[5]
                         net (fo=1, routed)           1.752    11.417    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0_n_100
    SLICE_X80Y87         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.541    12.720    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X80Y87         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[5]__0/C
                         clock pessimism              0.229    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X80Y87         FDRE (Setup_fdre_C_D)       -0.047    12.748    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[5]__0
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 4.174ns (50.446%)  route 4.100ns (49.554%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.778     3.072    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X98Y84         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/Q
                         net (fo=20, routed)          2.418     6.008    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/Q[9]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[9]_P[2])
                                                      3.656     9.664 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0/P[2]
                         net (fo=1, routed)           1.682    11.346    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0_n_103
    SLICE_X80Y87         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.541    12.720    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X80Y87         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[2]__0/C
                         clock pessimism              0.229    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X80Y87         FDRE (Setup_fdre_C_D)       -0.093    12.702    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[2]__0
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 4.174ns (50.402%)  route 4.107ns (49.598%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.778     3.072    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X98Y84         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/Q
                         net (fo=20, routed)          2.418     6.008    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/Q[9]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[9]_P[0])
                                                      3.656     9.664 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0/P[0]
                         net (fo=1, routed)           1.689    11.353    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0_n_105
    SLICE_X81Y88         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.542    12.721    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X81Y88         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[0]__0/C
                         clock pessimism              0.229    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X81Y88         FDRE (Setup_fdre_C_D)       -0.067    12.729    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[0]__0
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 4.174ns (50.568%)  route 4.080ns (49.432%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.778     3.072    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X98Y84         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y84         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  system_i/LinReg_1/inst/compute_U0/tmp_V_1_reg_846_reg[9]/Q
                         net (fo=20, routed)          2.418     6.008    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/Q[9]
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_B[9]_P[14])
                                                      3.656     9.664 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0/P[14]
                         net (fo=1, routed)           1.662    11.326    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/tmp_product__0_n_91
    SLICE_X80Y88         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.542    12.721    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X80Y88         FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[14]__0/C
                         clock pessimism              0.229    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X80Y88         FDRE (Setup_fdre_C_D)       -0.067    12.729    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U27/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[14]__0
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                  1.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].data_width_conv_0i/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.468%)  route 0.174ns (51.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.613     0.949    system_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X90Y49         FDRE                                         r  system_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_fdre_C_Q)         0.164     1.113 r  system_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[62]/Q
                         net (fo=1, routed)           0.174     1.287    system_i/LinReg_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].data_width_conv_0i/gen_downsizer_conversion.axisc_downsizer_0/s_axis_bram_0_tdata[62]
    SLICE_X90Y50         FDRE                                         r  system_i/LinReg_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].data_width_conv_0i/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.877     1.243    system_i/LinReg_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].data_width_conv_0i/gen_downsizer_conversion.axisc_downsizer_0/s_axis_bram_0_aclk
    SLICE_X90Y50         FDRE                                         r  system_i/LinReg_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].data_width_conv_0i/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[62]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X90Y50         FDRE (Hold_fdre_C_D)         0.063     1.276    system_i/LinReg_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].data_width_conv_0i/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_regslice/inst/r.r_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.837%)  route 0.222ns (61.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.578     0.914    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_regslice/inst/r.r_pipe/aclk
    SLICE_X55Y35         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_regslice/inst/r.r_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_regslice/inst/r.r_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.222     1.277    system_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[56]
    RAMB36_X3Y6          RAMB36E1                                     r  system_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.883     1.249    system_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y6          RAMB36E1                                     r  system_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.282     0.967    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.296     1.263    system_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.225%)  route 0.192ns (50.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.545     0.881    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X53Y68         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[19]/Q
                         net (fo=1, routed)           0.192     1.213    system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arsize[3]
    SLICE_X49Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.258 r  system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i[42]_i_1__0/O
                         net (fo=1, routed)           0.000     1.258    system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_mesg_mux[42]
    SLICE_X49Y66         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.817     1.183    system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X49Y66         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[42]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.091     1.239    system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U23/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/p_4_i_reg_930_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.838%)  route 0.233ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.609     0.945    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U23/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X102Y99        FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U23/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.148     1.093 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U23/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[0]__0/Q
                         net (fo=1, routed)           0.233     1.326    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U23_n_31
    SLICE_X102Y100       FDRE                                         r  system_i/LinReg_1/inst/compute_U0/p_4_i_reg_930_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.965     1.331    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X102Y100       FDRE                                         r  system_i/LinReg_1/inst/compute_U0/p_4_i_reg_930_reg[0]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X102Y100       FDRE (Hold_fdre_C_D)         0.007     1.303    system_i/LinReg_1/inst/compute_U0/p_4_i_reg_930_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U19/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/LinReg_1/inst/compute_U0/p_i_reg_910_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.501%)  route 0.236ns (61.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.609     0.945    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U19/a0_LinReg_mul_32s_32bkb_MulnS_0_U/ap_clk
    SLICE_X102Y99        FDRE                                         r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U19/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.148     1.093 r  system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U19/a0_LinReg_mul_32s_32bkb_MulnS_0_U/p_reg[5]__0/Q
                         net (fo=1, routed)           0.236     1.329    system_i/LinReg_1/inst/compute_U0/LinReg_mul_32s_32bkb_U19_n_27
    SLICE_X102Y100       FDRE                                         r  system_i/LinReg_1/inst/compute_U0/p_i_reg_910_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.965     1.331    system_i/LinReg_1/inst/compute_U0/ap_clk
    SLICE_X102Y100       FDRE                                         r  system_i/LinReg_1/inst/compute_U0/p_i_reg_910_reg[5]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X102Y100       FDRE (Hold_fdre_C_D)         0.010     1.306    system_i/LinReg_1/inst/compute_U0/p_i_reg_910_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.547     0.883    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X50Y66         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.159     1.189    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i[14]
    SLICE_X48Y66         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.817     1.183    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y66         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.016     1.164    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.442%)  route 0.158ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.548     0.884    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X50Y63         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/Q
                         net (fo=1, routed)           0.158     1.189    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i[34]
    SLICE_X48Y64         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.819     1.185    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y64         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.013     1.163    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.284%)  route 0.159ns (51.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.542     0.878    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X50Y72         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/Q
                         net (fo=1, routed)           0.159     1.184    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_15
    SLICE_X49Y73         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.809     1.175    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y73         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.017     1.157    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.547     0.883    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X50Y66         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.158     1.189    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i[12]
    SLICE_X48Y66         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.817     1.183    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y66         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.013     1.161    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.660%)  route 0.160ns (41.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.544     0.880    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X51Y69         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[34]/Q
                         net (fo=1, routed)           0.160     1.168    system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[36]
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.099     1.267 r  system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.267    system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_mesg_mux[6]
    SLICE_X48Y68         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.815     1.181    system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X48Y68         FDRE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[6]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.092     1.238    system_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/ps7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40  system_i/LinReg_1/inst/amem_0_V_U/a0_LinReg_amem_0_V_memcore_U/a0_LinReg_amem_0_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40  system_i/LinReg_1/inst/amem_0_V_U/a0_LinReg_amem_0_V_memcore_U/a0_LinReg_amem_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y34  system_i/LinReg_1/inst/amem_1_V_U/a0_LinReg_amem_0_V_memcore_U/a0_LinReg_amem_0_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y34  system_i/LinReg_1/inst/amem_1_V_U/a0_LinReg_amem_0_V_memcore_U/a0_LinReg_amem_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y36  system_i/LinReg_1/inst/amem_2_V_U/a0_LinReg_amem_0_V_memcore_U/a0_LinReg_amem_0_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y36  system_i/LinReg_1/inst/amem_2_V_U/a0_LinReg_amem_0_V_memcore_U/a0_LinReg_amem_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y5   system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y5   system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y44  system_i/LinReg_1/inst/amem_3_V_U/a0_LinReg_amem_0_V_memcore_U/a0_LinReg_amem_0_V_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y44  system_i/LinReg_1/inst/amem_3_V_U/a0_LinReg_amem_0_V_memcore_U/a0_LinReg_amem_0_V_memcore_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y73  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y73  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y73  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y73  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y73  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y73  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y73  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y73  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y68  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y67  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y67  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y67  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y67  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y67  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y67  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y67  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y67  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y66  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y66  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.718ns (21.671%)  route 2.595ns (78.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.701     2.995    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y70         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDPE (Prop_fdpe_C_Q)         0.419     3.414 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.185     4.599    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y72         LUT3 (Prop_lut3_I0_O)        0.299     4.898 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.411     6.308    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X64Y73         FDCE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.526    12.705    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X64Y73         FDCE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X64Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.718ns (21.671%)  route 2.595ns (78.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.701     2.995    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y70         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDPE (Prop_fdpe_C_Q)         0.419     3.414 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.185     4.599    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y72         LUT3 (Prop_lut3_I0_O)        0.299     4.898 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.411     6.308    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X64Y73         FDCE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.526    12.705    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X64Y73         FDCE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X64Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.718ns (21.671%)  route 2.595ns (78.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.701     2.995    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y70         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDPE (Prop_fdpe_C_Q)         0.419     3.414 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.185     4.599    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y72         LUT3 (Prop_lut3_I0_O)        0.299     4.898 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.411     6.308    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X64Y73         FDCE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.526    12.705    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X64Y73         FDCE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X64Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.718ns (21.671%)  route 2.595ns (78.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.701     2.995    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y70         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDPE (Prop_fdpe_C_Q)         0.419     3.414 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.185     4.599    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y72         LUT3 (Prop_lut3_I0_O)        0.299     4.898 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.411     6.308    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X64Y73         FDCE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.526    12.705    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X64Y73         FDCE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X64Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.718ns (21.699%)  route 2.591ns (78.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.701     2.995    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y70         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDPE (Prop_fdpe_C_Q)         0.419     3.414 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.185     4.599    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y72         LUT3 (Prop_lut3_I0_O)        0.299     4.898 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.406     6.304    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y73         FDCE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.526    12.705    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y73         FDCE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.718ns (21.699%)  route 2.591ns (78.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.701     2.995    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y70         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDPE (Prop_fdpe_C_Q)         0.419     3.414 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.185     4.599    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y72         LUT3 (Prop_lut3_I0_O)        0.299     4.898 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.406     6.304    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y73         FDCE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.526    12.705    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y73         FDCE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.718ns (21.699%)  route 2.591ns (78.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.701     2.995    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y70         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDPE (Prop_fdpe_C_Q)         0.419     3.414 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.185     4.599    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y72         LUT3 (Prop_lut3_I0_O)        0.299     4.898 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.406     6.304    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y73         FDCE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.526    12.705    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y73         FDCE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.718ns (21.699%)  route 2.591ns (78.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.701     2.995    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y70         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDPE (Prop_fdpe_C_Q)         0.419     3.414 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.185     4.599    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y72         LUT3 (Prop_lut3_I0_O)        0.299     4.898 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.406     6.304    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X65Y73         FDCE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.526    12.705    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X65Y73         FDCE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X65Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    system_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.718ns (23.678%)  route 2.314ns (76.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.650     2.944    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y57         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.776     4.139    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.438 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.538     5.976    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y62         FDCE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.462    12.641    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y62         FDCE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X52Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.211    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.718ns (23.678%)  route 2.314ns (76.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.650     2.944    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y57         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.776     4.139    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.299     4.438 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2/O
                         net (fo=31, routed)          1.538     5.976    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y62         FDCE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       1.462    12.641    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y62         FDCE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X52Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.211    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  6.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.546     0.882    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y71         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.030 f  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.135     1.164    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X38Y72         FDPE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.811     1.177    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X38Y72         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.282     0.895    
    SLICE_X38Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     0.771    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.546     0.882    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y71         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.030 f  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.135     1.164    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X38Y72         FDPE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.811     1.177    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X38Y72         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.282     0.895    
    SLICE_X38Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     0.771    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.969%)  route 0.133ns (51.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.552     0.888    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y56         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDPE (Prop_fdpe_C_Q)         0.128     1.016 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.133     1.149    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X52Y57         FDPE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.819     1.185    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X52Y57         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.282     0.903    
    SLICE_X52Y57         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.969%)  route 0.133ns (51.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.552     0.888    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y56         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDPE (Prop_fdpe_C_Q)         0.128     1.016 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.133     1.149    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X52Y57         FDPE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.819     1.185    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X52Y57         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.282     0.903    
    SLICE_X52Y57         FDPE (Remov_fdpe_C_PRE)     -0.149     0.754    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.554     0.890    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X48Y59         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.151    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X49Y60         FDPE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.822     1.188    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X49Y60         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.905    
    SLICE_X49Y60         FDPE (Remov_fdpe_C_PRE)     -0.149     0.756    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.554     0.890    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X48Y59         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.151    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X49Y60         FDPE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.822     1.188    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X49Y60         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.905    
    SLICE_X49Y60         FDPE (Remov_fdpe_C_PRE)     -0.149     0.756    system_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.576     0.912    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X64Y62         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.040 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.173    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X65Y63         FDPE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.843     1.209    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X65Y63         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.283     0.926    
    SLICE_X65Y63         FDPE (Remov_fdpe_C_PRE)     -0.149     0.777    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.576     0.912    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X64Y62         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.040 f  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.173    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X65Y63         FDPE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.843     1.209    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X65Y63         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.926    
    SLICE_X65Y63         FDPE (Remov_fdpe_C_PRE)     -0.149     0.777    system_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.069%)  route 0.144ns (52.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.550     0.886    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y67         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.144     1.158    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y68         FDPE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.815     1.181    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y68         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.282     0.899    
    SLICE_X39Y68         FDPE (Remov_fdpe_C_PRE)     -0.149     0.750    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.069%)  route 0.144ns (52.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.550     0.886    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y67         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.144     1.158    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y68         FDPE                                         f  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/ps7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/ps7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17444, routed)       0.815     1.181    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y68         FDPE                                         r  system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.282     0.899    
    SLICE_X39Y68         FDPE (Remov_fdpe_C_PRE)     -0.149     0.750    system_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.408    





