{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556922826647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556922826647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 17:33:46 2019 " "Processing started: Fri May 03 17:33:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556922826647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922826647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922826647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556922827491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556922827491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5BIT_Register " "Found entity 1: 5BIT_Register" {  } { { "5BIT_Register.bdf" "" { Schematic "U:/CprE281/FinalProject/5BIT_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922837351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922837351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_File " "Found entity 1: REGISTER_File" {  } { { "REGISTER_File.bdf" "" { Schematic "U:/CprE281/FinalProject/REGISTER_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922837429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922837429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_5bit " "Found entity 1: mux4to1_5bit" {  } { { "mux4to1_5bit.v" "" { Text "U:/CprE281/FinalProject/mux4to1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922837476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922837476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922837554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922837554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_2_TO_4 " "Found entity 1: DECODER_2_TO_4" {  } { { "decoder_2_to_4.v" "" { Text "U:/CprE281/FinalProject/decoder_2_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922837601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922837601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decodera.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decodera.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decodera " "Found entity 1: seven_seg_decodera" {  } { { "seven_seg_decodera.v" "" { Text "U:/CprE281/FinalProject/seven_seg_decodera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922837648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922837648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "U:/CprE281/FinalProject/bcd_converter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922837711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922837711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "U:/CprE281/FinalProject/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922837758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922837758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "U:/CprE281/FinalProject/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922837820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922837820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_5bit " "Found entity 1: mux2to1_5bit" {  } { { "mux2to1_5bit.v" "" { Text "U:/CprE281/FinalProject/mux2to1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922837867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922837867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556922838039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst420 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst420\"" {  } { { "Final.bdf" "inst420" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 480 944 1192 688 "inst420" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922838070 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/FinalProject/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922838180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556922838180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_divider_1024:inst423423 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_divider_1024:inst423423\"" {  } { { "Final.bdf" "inst423423" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 608 352 504 672 "inst423423" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922838180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_5bit mux2to1_5bit:lift " "Elaborating entity \"mux2to1_5bit\" for hierarchy \"mux2to1_5bit:lift\"" {  } { { "Final.bdf" "lift" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 816 1472 1584 984 "lift" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922838242 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W0 mux2to1_5bit.v(10) " "Verilog HDL Always Construct warning at mux2to1_5bit.v(10): variable \"W0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux2to1_5bit.v" "" { Text "U:/CprE281/FinalProject/mux2to1_5bit.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556922838258 "|Final|mux2to1_5bit:lift"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W1 mux2to1_5bit.v(11) " "Verilog HDL Always Construct warning at mux2to1_5bit.v(11): variable \"W1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux2to1_5bit.v" "" { Text "U:/CprE281/FinalProject/mux2to1_5bit.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556922838258 "|Final|mux2to1_5bit:lift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_File REGISTER_File:inst17 " "Elaborating entity \"REGISTER_File\" for hierarchy \"REGISTER_File:inst17\"" {  } { { "Final.bdf" "inst17" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 480 1304 1584 640 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922838273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5BIT_Register REGISTER_File:inst17\|5BIT_Register:inst " "Elaborating entity \"5BIT_Register\" for hierarchy \"REGISTER_File:inst17\|5BIT_Register:inst\"" {  } { { "REGISTER_File.bdf" "inst" { Schematic "U:/CprE281/FinalProject/REGISTER_File.bdf" { { 160 616 784 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922838304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_2_TO_4 REGISTER_File:inst17\|DECODER_2_TO_4:inst9 " "Elaborating entity \"DECODER_2_TO_4\" for hierarchy \"REGISTER_File:inst17\|DECODER_2_TO_4:inst9\"" {  } { { "REGISTER_File.bdf" "inst9" { Schematic "U:/CprE281/FinalProject/REGISTER_File.bdf" { { 152 272 456 232 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922838336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_5bit REGISTER_File:inst17\|mux4to1_5bit:inst11 " "Elaborating entity \"mux4to1_5bit\" for hierarchy \"REGISTER_File:inst17\|mux4to1_5bit:inst11\"" {  } { { "REGISTER_File.bdf" "inst11" { Schematic "U:/CprE281/FinalProject/REGISTER_File.bdf" { { 160 1032 1200 304 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922838367 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W0 mux4to1_5bit.v(14) " "Verilog HDL Always Construct warning at mux4to1_5bit.v(14): variable \"W0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1_5bit.v" "" { Text "U:/CprE281/FinalProject/mux4to1_5bit.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556922838383 "|Final|REGISTER_File:inst17|mux4to1_5bit:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W1 mux4to1_5bit.v(15) " "Verilog HDL Always Construct warning at mux4to1_5bit.v(15): variable \"W1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1_5bit.v" "" { Text "U:/CprE281/FinalProject/mux4to1_5bit.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556922838383 "|Final|REGISTER_File:inst17|mux4to1_5bit:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W2 mux4to1_5bit.v(16) " "Verilog HDL Always Construct warning at mux4to1_5bit.v(16): variable \"W2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1_5bit.v" "" { Text "U:/CprE281/FinalProject/mux4to1_5bit.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556922838383 "|Final|REGISTER_File:inst17|mux4to1_5bit:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W3 mux4to1_5bit.v(17) " "Verilog HDL Always Construct warning at mux4to1_5bit.v(17): variable \"W3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1_5bit.v" "" { Text "U:/CprE281/FinalProject/mux4to1_5bit.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556922838383 "|Final|REGISTER_File:inst17|mux4to1_5bit:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "Final.bdf" "inst" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 856 1232 1424 968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922838398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALU.v(15) " "Verilog HDL assignment warning at ALU.v(15): truncated value with size 32 to match size of target (5)" {  } { { "ALU.v" "" { Text "U:/CprE281/FinalProject/ALU.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556922838414 "|Final|ALU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decodera seven_seg_decodera:inst5 " "Elaborating entity \"seven_seg_decodera\" for hierarchy \"seven_seg_decodera:inst5\"" {  } { { "Final.bdf" "inst5" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 480 1976 2128 560 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922838430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcd_converter:inst13 " "Elaborating entity \"bcd_converter\" for hierarchy \"bcd_converter:inst13\"" {  } { { "Final.bdf" "inst13" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 480 1800 1944 624 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922838461 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "nine\[4\] " "Converted tri-state buffer \"nine\[4\]\" feeding internal logic into a wire" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 816 1008 1056 848 "nine" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1556922838867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "nine\[3\] " "Converted tri-state buffer \"nine\[3\]\" feeding internal logic into a wire" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 816 1008 1056 848 "nine" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1556922838867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "nine\[2\] " "Converted tri-state buffer \"nine\[2\]\" feeding internal logic into a wire" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 816 1008 1056 848 "nine" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1556922838867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "nine\[1\] " "Converted tri-state buffer \"nine\[1\]\" feeding internal logic into a wire" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 816 1008 1056 848 "nine" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1556922838867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "nine\[0\] " "Converted tri-state buffer \"nine\[0\]\" feeding internal logic into a wire" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 816 1008 1056 848 "nine" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1556922838867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "beef\[4\] " "Converted tri-state buffer \"beef\[4\]\" feeding internal logic into a wire" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 840 1144 1176 888 "beef" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1556922838867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "beef\[3\] " "Converted tri-state buffer \"beef\[3\]\" feeding internal logic into a wire" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 840 1144 1176 888 "beef" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1556922838867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "beef\[2\] " "Converted tri-state buffer \"beef\[2\]\" feeding internal logic into a wire" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 840 1144 1176 888 "beef" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1556922838867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "beef\[1\] " "Converted tri-state buffer \"beef\[1\]\" feeding internal logic into a wire" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 840 1144 1176 888 "beef" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1556922838867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "beef\[0\] " "Converted tri-state buffer \"beef\[0\]\" feeding internal logic into a wire" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 840 1144 1176 888 "beef" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1556922838867 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1556922838867 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "U:/CprE281/FinalProject/ALU.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556922839055 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556922839055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "U:/CprE281/FinalProject/ALU.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922839133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556922839133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556922839133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556922839133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556922839133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556922839133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556922839133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556922839133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556922839133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556922839133 ""}  } { { "ALU.v" "" { Text "U:/CprE281/FinalProject/ALU.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556922839133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "U:/CprE281/FinalProject/db/mult_u9t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556922839211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922839211 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PR0_1\[1\] GND " "Pin \"PR0_1\[1\]\" is stuck at GND" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 504 2128 2304 520 "PR0_1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556922839680 "|Final|PR0_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PR1_1\[1\] GND " "Pin \"PR1_1\[1\]\" is stuck at GND" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 664 2128 2304 680 "PR1_1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556922839680 "|Final|PR1_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PR2_1\[1\] GND " "Pin \"PR2_1\[1\]\" is stuck at GND" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 824 2128 2304 840 "PR2_1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556922839680 "|Final|PR2_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PR3_1\[1\] GND " "Pin \"PR3_1\[1\]\" is stuck at GND" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/Final.bdf" { { 984 2128 2304 1000 "PR3_1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556922839680 "|Final|PR3_1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556922839680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556922839758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556922840836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556922840836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556922841149 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556922841149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556922841149 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556922841149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556922841149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556922841214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 17:34:01 2019 " "Processing ended: Fri May 03 17:34:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556922841214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556922841214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556922841214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556922841214 ""}
