<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p314" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_314{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_314{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_314{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_314{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t5_314{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t6_314{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_314{left:69px;bottom:1004px;letter-spacing:-0.08px;}
#t8_314{left:155px;bottom:1004px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t9_314{left:69px;bottom:980px;letter-spacing:-0.17px;word-spacing:-1.18px;}
#ta_314{left:69px;bottom:963px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_314{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_314{left:69px;bottom:920px;}
#td_314{left:95px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#te_314{left:95px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_314{left:69px;bottom:880px;}
#tg_314{left:95px;bottom:884px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#th_314{left:95px;bottom:867px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_314{left:95px;bottom:850px;letter-spacing:-0.13px;}
#tj_314{left:69px;bottom:826px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tk_314{left:69px;bottom:809px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tl_314{left:69px;bottom:792px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_314{left:69px;bottom:775px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#tn_314{left:69px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_314{left:69px;bottom:742px;letter-spacing:-0.14px;}
#tp_314{left:69px;bottom:692px;letter-spacing:-0.09px;}
#tq_314{left:154px;bottom:692px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#tr_314{left:69px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#ts_314{left:69px;bottom:651px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tt_314{left:69px;bottom:624px;}
#tu_314{left:95px;bottom:628px;letter-spacing:-0.19px;}
#tv_314{left:169px;bottom:628px;letter-spacing:-0.17px;word-spacing:-1.19px;}
#tw_314{left:95px;bottom:611px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tx_314{left:95px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#ty_314{left:95px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_314{left:95px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t10_314{left:95px;bottom:544px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t11_314{left:95px;bottom:510px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_314{left:95px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_314{left:69px;bottom:467px;}
#t14_314{left:95px;bottom:470px;letter-spacing:-0.16px;word-spacing:-1.12px;}
#t15_314{left:264px;bottom:470px;letter-spacing:-0.18px;word-spacing:-1.09px;}
#t16_314{left:95px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_314{left:95px;bottom:437px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t18_314{left:95px;bottom:420px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t19_314{left:95px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_314{left:95px;bottom:370px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1b_314{left:69px;bottom:343px;}
#t1c_314{left:95px;bottom:347px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1d_314{left:183px;bottom:347px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1e_314{left:95px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t1f_314{left:95px;bottom:313px;letter-spacing:-0.17px;word-spacing:-1.09px;}
#t1g_314{left:95px;bottom:296px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1h_314{left:95px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_314{left:95px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_314{left:69px;bottom:188px;letter-spacing:0.14px;}
#t1k_314{left:150px;bottom:188px;letter-spacing:0.21px;word-spacing:-0.04px;}
#t1l_314{left:69px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1m_314{left:69px;bottom:147px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1n_314{left:69px;bottom:130px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1o_314{left:69px;bottom:113px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_314{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_314{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_314{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_314{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_314{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_314{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_314{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts314" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg314Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg314" style="-webkit-user-select: none;"><object width="935" height="1210" data="314/314.svg" type="image/svg+xml" id="pdf314" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_314" class="t s1_314">9-32 </span><span id="t2_314" class="t s1_314">Vol. 3A </span>
<span id="t3_314" class="t s2_314">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_314" class="t s3_314">When a logical processor performs a TLB invalidation operation, only the TLB entries that are tagged for that logical </span>
<span id="t5_314" class="t s3_314">processor are guaranteed to be flushed. This protocol applies to all TLB invalidation operations, including writes to </span>
<span id="t6_314" class="t s3_314">control registers CR3 and CR4 and uses of the INVLPG instruction. </span>
<span id="t7_314" class="t s4_314">9.7.13.3 </span><span id="t8_314" class="t s4_314">Thermal Monitor </span>
<span id="t9_314" class="t s3_314">In a processor that supports Intel Hyper-Threading Technology, logical processors share the catastrophic shutdown </span>
<span id="ta_314" class="t s3_314">detector and the automatic thermal monitoring mechanism (see Section 15.8, “Thermal Monitoring and Protec- </span>
<span id="tb_314" class="t s3_314">tion”). Sharing results in the following behavior: </span>
<span id="tc_314" class="t s5_314">• </span><span id="td_314" class="t s3_314">If the processor’s core temperature rises above the preset catastrophic shutdown temperature, the processor </span>
<span id="te_314" class="t s3_314">core halts execution, which causes both logical processors to stop execution. </span>
<span id="tf_314" class="t s5_314">• </span><span id="tg_314" class="t s3_314">When the processor’s core temperature rises above the preset automatic thermal monitor trip temperature, the </span>
<span id="th_314" class="t s3_314">frequency of the processor core is automatically modulated, which effects the execution speed of both logical </span>
<span id="ti_314" class="t s3_314">processors. </span>
<span id="tj_314" class="t s3_314">For software controlled clock modulation, each logical processor has its own IA32_CLOCK_MODULATION MSR, </span>
<span id="tk_314" class="t s3_314">allowing clock modulation to be enabled or disabled on a logical processor basis. Typically, if software controlled </span>
<span id="tl_314" class="t s3_314">clock modulation is going to be used, the feature must be enabled for all the logical processors within a physical </span>
<span id="tm_314" class="t s3_314">processor and the modulation duty cycle must be set to the same value for each logical processor. If the duty cycle </span>
<span id="tn_314" class="t s3_314">values differ between the logical processors, the processor clock will be modulated at the highest duty cycle </span>
<span id="to_314" class="t s3_314">selected. </span>
<span id="tp_314" class="t s4_314">9.7.13.4 </span><span id="tq_314" class="t s4_314">External Signal Compatibility </span>
<span id="tr_314" class="t s3_314">This section describes the constraints on external signals received through the pins of a processor supporting Intel </span>
<span id="ts_314" class="t s3_314">Hyper-Threading Technology and how these signals are shared between its logical processors. </span>
<span id="tt_314" class="t s5_314">• </span><span id="tu_314" class="t s6_314">STPCLK# </span><span id="tv_314" class="t s3_314">— A single STPCLK# pin is provided on the physical package of the Intel Xeon processor MP. External </span>
<span id="tw_314" class="t s3_314">control logic uses this pin for power management within the system. When the STPCLK# signal is asserted, the </span>
<span id="tx_314" class="t s3_314">processor core transitions to the stop-grant state, where instruction execution is halted but the processor core </span>
<span id="ty_314" class="t s3_314">continues to respond to snoop transactions. Regardless of whether the logical processors are active or halted </span>
<span id="tz_314" class="t s3_314">when the STPCLK# signal is asserted, execution is stopped on both logical processors and neither will respond </span>
<span id="t10_314" class="t s3_314">to interrupts. </span>
<span id="t11_314" class="t s3_314">In MP systems, the STPCLK# pins on all physical processors are generally tied together. As a result this signal </span>
<span id="t12_314" class="t s3_314">affects all the logical processors within the system simultaneously. </span>
<span id="t13_314" class="t s5_314">• </span><span id="t14_314" class="t s6_314">LINT0 and LINT1 pins </span><span id="t15_314" class="t s3_314">— A processor supporting Intel Hyper-Threading Technology has only one set of LINT0 </span>
<span id="t16_314" class="t s3_314">and LINT1 pins, which are shared between the logical processors. When one of these pins is asserted, both </span>
<span id="t17_314" class="t s3_314">logical processors respond unless the pin has been masked in the APIC local vector tables for one or both of the </span>
<span id="t18_314" class="t s3_314">logical processors. </span>
<span id="t19_314" class="t s3_314">Typically in MP systems, the LINT0 and LINT1 pins are not used to deliver interrupts to the logical processors. </span>
<span id="t1a_314" class="t s3_314">Instead all interrupts are delivered to the local processors through the I/O APIC. </span>
<span id="t1b_314" class="t s5_314">• </span><span id="t1c_314" class="t s6_314">A20M# pin </span><span id="t1d_314" class="t s3_314">— On an IA-32 processor, the A20M# pin is typically provided for compatibility with the Intel 286 </span>
<span id="t1e_314" class="t s3_314">processor. Asserting this pin causes bit 20 of the physical address to be masked (forced to zero) for all external </span>
<span id="t1f_314" class="t s3_314">bus memory accesses. Processors supporting Intel Hyper-Threading Technology provide one A20M# pin, which </span>
<span id="t1g_314" class="t s3_314">affects the operation of both logical processors within the physical processor. </span>
<span id="t1h_314" class="t s3_314">The functionality of A20M# is used primarily by older operating systems and not used by modern operating </span>
<span id="t1i_314" class="t s3_314">systems. On newer Intel 64 processors, A20M# may be absent. </span>
<span id="t1j_314" class="t s7_314">9.8 </span><span id="t1k_314" class="t s7_314">MULTI-CORE ARCHITECTURE </span>
<span id="t1l_314" class="t s3_314">This section describes the architecture of Intel 64 and IA-32 processors supporting dual-core and quad-core tech- </span>
<span id="t1m_314" class="t s3_314">nology. The discussion is applicable to the Intel Pentium processor Extreme Edition, Pentium D, Intel Core Duo, </span>
<span id="t1n_314" class="t s3_314">Intel Core 2 Duo, Dual-core Intel Xeon processor, Intel Core 2 Quad processors, and quad-core Intel Xeon proces- </span>
<span id="t1o_314" class="t s3_314">sors. Features vary across different microarchitectures and are detectable using CPUID. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
