-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dct,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-1-e,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.904187,HLS_SYN_LAT=477,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=8,HLS_SYN_FF=1003,HLS_SYN_LUT=1879,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_136 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_0_i_reg_147 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_0_i_reg_158 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln115_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_319 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln115_fu_226_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln115_1_fu_252_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln115_1_reg_328 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln118_fu_303_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln118_reg_338 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_309_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_dct_2d_fu_169_ap_ready : STD_LOGIC;
    signal grp_dct_2d_fu_169_ap_done : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal buf_2d_in_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_0_ce0 : STD_LOGIC;
    signal buf_2d_in_0_we0 : STD_LOGIC;
    signal buf_2d_in_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_1_ce0 : STD_LOGIC;
    signal buf_2d_in_1_we0 : STD_LOGIC;
    signal buf_2d_in_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_2_ce0 : STD_LOGIC;
    signal buf_2d_in_2_we0 : STD_LOGIC;
    signal buf_2d_in_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_3_ce0 : STD_LOGIC;
    signal buf_2d_in_3_we0 : STD_LOGIC;
    signal buf_2d_in_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_4_ce0 : STD_LOGIC;
    signal buf_2d_in_4_we0 : STD_LOGIC;
    signal buf_2d_in_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_5_ce0 : STD_LOGIC;
    signal buf_2d_in_5_we0 : STD_LOGIC;
    signal buf_2d_in_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_6_ce0 : STD_LOGIC;
    signal buf_2d_in_6_we0 : STD_LOGIC;
    signal buf_2d_in_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_7_ce0 : STD_LOGIC;
    signal buf_2d_in_7_we0 : STD_LOGIC;
    signal buf_2d_in_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_2d_out_ce0 : STD_LOGIC;
    signal buf_2d_out_we0 : STD_LOGIC;
    signal buf_2d_out_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_2d_fu_169_ap_start : STD_LOGIC;
    signal grp_dct_2d_fu_169_ap_idle : STD_LOGIC;
    signal grp_dct_2d_fu_169_in_block_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_169_in_block_0_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_169_in_block_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_169_in_block_1_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_169_in_block_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_169_in_block_2_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_169_in_block_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_169_in_block_3_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_169_in_block_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_169_in_block_4_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_169_in_block_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_169_in_block_5_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_169_in_block_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_169_in_block_6_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_169_in_block_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_2d_fu_169_in_block_7_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_169_out_block_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_2d_fu_169_out_block_ce0 : STD_LOGIC;
    signal grp_dct_2d_fu_169_out_block_we0 : STD_LOGIC;
    signal grp_dct_2d_fu_169_out_block_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_198_ap_start : STD_LOGIC;
    signal grp_read_data_fu_198_ap_done : STD_LOGIC;
    signal grp_read_data_fu_198_ap_idle : STD_LOGIC;
    signal grp_read_data_fu_198_ap_ready : STD_LOGIC;
    signal grp_read_data_fu_198_input_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_read_data_fu_198_input_r_ce0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_198_buf_0_ce0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_0_we0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_198_buf_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_198_buf_1_ce0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_1_we0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_198_buf_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_198_buf_2_ce0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_2_we0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_198_buf_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_198_buf_3_ce0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_3_we0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_198_buf_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_198_buf_4_ce0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_4_we0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_198_buf_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_198_buf_5_ce0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_5_we0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_198_buf_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_198_buf_6_ce0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_6_we0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_read_data_fu_198_buf_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_data_fu_198_buf_7_ce0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_7_we0 : STD_LOGIC;
    signal grp_read_data_fu_198_buf_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_r_0_i_phi_fu_151_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_dct_2d_fu_169_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_read_data_fu_198_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln118_1_fu_298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_2_fu_315_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln117_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_232_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_260_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln115_fu_272_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln115_fu_244_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln115_fu_268_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln118_fu_288_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln118_1_fu_292_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln117_fu_284_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln118_mid2_fu_276_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component dct_2d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_block_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_0_ce0 : OUT STD_LOGIC;
        in_block_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_1_ce0 : OUT STD_LOGIC;
        in_block_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_2_ce0 : OUT STD_LOGIC;
        in_block_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_3_ce0 : OUT STD_LOGIC;
        in_block_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_4_ce0 : OUT STD_LOGIC;
        in_block_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_5_ce0 : OUT STD_LOGIC;
        in_block_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_6_ce0 : OUT STD_LOGIC;
        in_block_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_block_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_block_7_ce0 : OUT STD_LOGIC;
        in_block_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_block_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        out_block_ce0 : OUT STD_LOGIC;
        out_block_we0 : OUT STD_LOGIC;
        out_block_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component read_data IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_0_ce0 : OUT STD_LOGIC;
        buf_0_we0 : OUT STD_LOGIC;
        buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_1_ce0 : OUT STD_LOGIC;
        buf_1_we0 : OUT STD_LOGIC;
        buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2_ce0 : OUT STD_LOGIC;
        buf_2_we0 : OUT STD_LOGIC;
        buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_3_ce0 : OUT STD_LOGIC;
        buf_3_we0 : OUT STD_LOGIC;
        buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_4_ce0 : OUT STD_LOGIC;
        buf_4_we0 : OUT STD_LOGIC;
        buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_5_ce0 : OUT STD_LOGIC;
        buf_5_we0 : OUT STD_LOGIC;
        buf_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_6_ce0 : OUT STD_LOGIC;
        buf_6_we0 : OUT STD_LOGIC;
        buf_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_7_ce0 : OUT STD_LOGIC;
        buf_7_we0 : OUT STD_LOGIC;
        buf_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_2d_col_inbuf_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_2d_row_outbuf IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    buf_2d_in_0_U : component dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_0_address0,
        ce0 => buf_2d_in_0_ce0,
        we0 => buf_2d_in_0_we0,
        d0 => grp_read_data_fu_198_buf_0_d0,
        q0 => buf_2d_in_0_q0);

    buf_2d_in_1_U : component dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_1_address0,
        ce0 => buf_2d_in_1_ce0,
        we0 => buf_2d_in_1_we0,
        d0 => grp_read_data_fu_198_buf_1_d0,
        q0 => buf_2d_in_1_q0);

    buf_2d_in_2_U : component dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_2_address0,
        ce0 => buf_2d_in_2_ce0,
        we0 => buf_2d_in_2_we0,
        d0 => grp_read_data_fu_198_buf_2_d0,
        q0 => buf_2d_in_2_q0);

    buf_2d_in_3_U : component dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_3_address0,
        ce0 => buf_2d_in_3_ce0,
        we0 => buf_2d_in_3_we0,
        d0 => grp_read_data_fu_198_buf_3_d0,
        q0 => buf_2d_in_3_q0);

    buf_2d_in_4_U : component dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_4_address0,
        ce0 => buf_2d_in_4_ce0,
        we0 => buf_2d_in_4_we0,
        d0 => grp_read_data_fu_198_buf_4_d0,
        q0 => buf_2d_in_4_q0);

    buf_2d_in_5_U : component dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_5_address0,
        ce0 => buf_2d_in_5_ce0,
        we0 => buf_2d_in_5_we0,
        d0 => grp_read_data_fu_198_buf_5_d0,
        q0 => buf_2d_in_5_q0);

    buf_2d_in_6_U : component dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_6_address0,
        ce0 => buf_2d_in_6_ce0,
        we0 => buf_2d_in_6_we0,
        d0 => grp_read_data_fu_198_buf_6_d0,
        q0 => buf_2d_in_6_q0);

    buf_2d_in_7_U : component dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_7_address0,
        ce0 => buf_2d_in_7_ce0,
        we0 => buf_2d_in_7_we0,
        d0 => grp_read_data_fu_198_buf_7_d0,
        q0 => buf_2d_in_7_q0);

    buf_2d_out_U : component dct_2d_row_outbuf
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_out_address0,
        ce0 => buf_2d_out_ce0,
        we0 => buf_2d_out_we0,
        d0 => grp_dct_2d_fu_169_out_block_d0,
        q0 => buf_2d_out_q0);

    grp_dct_2d_fu_169 : component dct_2d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_2d_fu_169_ap_start,
        ap_done => grp_dct_2d_fu_169_ap_done,
        ap_idle => grp_dct_2d_fu_169_ap_idle,
        ap_ready => grp_dct_2d_fu_169_ap_ready,
        in_block_0_address0 => grp_dct_2d_fu_169_in_block_0_address0,
        in_block_0_ce0 => grp_dct_2d_fu_169_in_block_0_ce0,
        in_block_0_q0 => buf_2d_in_0_q0,
        in_block_1_address0 => grp_dct_2d_fu_169_in_block_1_address0,
        in_block_1_ce0 => grp_dct_2d_fu_169_in_block_1_ce0,
        in_block_1_q0 => buf_2d_in_1_q0,
        in_block_2_address0 => grp_dct_2d_fu_169_in_block_2_address0,
        in_block_2_ce0 => grp_dct_2d_fu_169_in_block_2_ce0,
        in_block_2_q0 => buf_2d_in_2_q0,
        in_block_3_address0 => grp_dct_2d_fu_169_in_block_3_address0,
        in_block_3_ce0 => grp_dct_2d_fu_169_in_block_3_ce0,
        in_block_3_q0 => buf_2d_in_3_q0,
        in_block_4_address0 => grp_dct_2d_fu_169_in_block_4_address0,
        in_block_4_ce0 => grp_dct_2d_fu_169_in_block_4_ce0,
        in_block_4_q0 => buf_2d_in_4_q0,
        in_block_5_address0 => grp_dct_2d_fu_169_in_block_5_address0,
        in_block_5_ce0 => grp_dct_2d_fu_169_in_block_5_ce0,
        in_block_5_q0 => buf_2d_in_5_q0,
        in_block_6_address0 => grp_dct_2d_fu_169_in_block_6_address0,
        in_block_6_ce0 => grp_dct_2d_fu_169_in_block_6_ce0,
        in_block_6_q0 => buf_2d_in_6_q0,
        in_block_7_address0 => grp_dct_2d_fu_169_in_block_7_address0,
        in_block_7_ce0 => grp_dct_2d_fu_169_in_block_7_ce0,
        in_block_7_q0 => buf_2d_in_7_q0,
        out_block_address0 => grp_dct_2d_fu_169_out_block_address0,
        out_block_ce0 => grp_dct_2d_fu_169_out_block_ce0,
        out_block_we0 => grp_dct_2d_fu_169_out_block_we0,
        out_block_d0 => grp_dct_2d_fu_169_out_block_d0);

    grp_read_data_fu_198 : component read_data
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_data_fu_198_ap_start,
        ap_done => grp_read_data_fu_198_ap_done,
        ap_idle => grp_read_data_fu_198_ap_idle,
        ap_ready => grp_read_data_fu_198_ap_ready,
        input_r_address0 => grp_read_data_fu_198_input_r_address0,
        input_r_ce0 => grp_read_data_fu_198_input_r_ce0,
        input_r_q0 => input_r_q0,
        buf_0_address0 => grp_read_data_fu_198_buf_0_address0,
        buf_0_ce0 => grp_read_data_fu_198_buf_0_ce0,
        buf_0_we0 => grp_read_data_fu_198_buf_0_we0,
        buf_0_d0 => grp_read_data_fu_198_buf_0_d0,
        buf_1_address0 => grp_read_data_fu_198_buf_1_address0,
        buf_1_ce0 => grp_read_data_fu_198_buf_1_ce0,
        buf_1_we0 => grp_read_data_fu_198_buf_1_we0,
        buf_1_d0 => grp_read_data_fu_198_buf_1_d0,
        buf_2_address0 => grp_read_data_fu_198_buf_2_address0,
        buf_2_ce0 => grp_read_data_fu_198_buf_2_ce0,
        buf_2_we0 => grp_read_data_fu_198_buf_2_we0,
        buf_2_d0 => grp_read_data_fu_198_buf_2_d0,
        buf_3_address0 => grp_read_data_fu_198_buf_3_address0,
        buf_3_ce0 => grp_read_data_fu_198_buf_3_ce0,
        buf_3_we0 => grp_read_data_fu_198_buf_3_we0,
        buf_3_d0 => grp_read_data_fu_198_buf_3_d0,
        buf_4_address0 => grp_read_data_fu_198_buf_4_address0,
        buf_4_ce0 => grp_read_data_fu_198_buf_4_ce0,
        buf_4_we0 => grp_read_data_fu_198_buf_4_we0,
        buf_4_d0 => grp_read_data_fu_198_buf_4_d0,
        buf_5_address0 => grp_read_data_fu_198_buf_5_address0,
        buf_5_ce0 => grp_read_data_fu_198_buf_5_ce0,
        buf_5_we0 => grp_read_data_fu_198_buf_5_we0,
        buf_5_d0 => grp_read_data_fu_198_buf_5_d0,
        buf_6_address0 => grp_read_data_fu_198_buf_6_address0,
        buf_6_ce0 => grp_read_data_fu_198_buf_6_ce0,
        buf_6_we0 => grp_read_data_fu_198_buf_6_we0,
        buf_6_d0 => grp_read_data_fu_198_buf_6_d0,
        buf_7_address0 => grp_read_data_fu_198_buf_7_address0,
        buf_7_ce0 => grp_read_data_fu_198_buf_7_ce0,
        buf_7_we0 => grp_read_data_fu_198_buf_7_we0,
        buf_7_d0 => grp_read_data_fu_198_buf_7_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((grp_dct_2d_fu_169_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((grp_dct_2d_fu_169_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_2d_fu_169_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_2d_fu_169_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_dct_2d_fu_169_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_2d_fu_169_ap_ready = ap_const_logic_1)) then 
                    grp_dct_2d_fu_169_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_read_data_fu_198_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_data_fu_198_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_read_data_fu_198_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_data_fu_198_ap_ready = ap_const_logic_1)) then 
                    grp_read_data_fu_198_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_0_i_reg_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln115_fu_220_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                c_0_i_reg_158 <= c_fu_309_p2;
            elsif (((grp_dct_2d_fu_169_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c_0_i_reg_158 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln115_fu_220_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_136 <= add_ln115_fu_226_p2;
            elsif (((grp_dct_2d_fu_169_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                indvar_flatten_reg_136 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    r_0_i_reg_147_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln115_reg_319 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                r_0_i_reg_147 <= select_ln115_1_reg_328;
            elsif (((grp_dct_2d_fu_169_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                r_0_i_reg_147 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln115_fu_220_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln118_reg_338 <= add_ln118_fu_303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln115_reg_319 <= icmp_ln115_fu_220_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln115_fu_220_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln115_1_reg_328 <= select_ln115_1_fu_252_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln115_fu_220_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state4, grp_dct_2d_fu_169_ap_done, ap_block_pp0_stage0_subdone, grp_read_data_fu_198_ap_done, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_read_data_fu_198_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_dct_2d_fu_169_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln115_fu_220_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln115_fu_220_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln115_fu_226_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_136) + unsigned(ap_const_lv7_1));
    add_ln118_1_fu_292_p2 <= std_logic_vector(unsigned(zext_ln115_fu_268_p1) + unsigned(zext_ln118_fu_288_p1));
    add_ln118_fu_303_p2 <= std_logic_vector(unsigned(zext_ln117_fu_284_p1) + unsigned(shl_ln118_mid2_fu_276_p3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state5_assign_proc : process(icmp_ln115_fu_220_p2)
    begin
        if ((icmp_ln115_fu_220_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_r_0_i_phi_fu_151_p4_assign_proc : process(r_0_i_reg_147, icmp_ln115_reg_319, ap_CS_fsm_pp0_stage0, select_ln115_1_reg_328, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln115_reg_319 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_r_0_i_phi_fu_151_p4 <= select_ln115_1_reg_328;
        else 
            ap_phi_mux_r_0_i_phi_fu_151_p4 <= r_0_i_reg_147;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_0_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_0_address0, grp_read_data_fu_198_buf_0_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_0_address0 <= grp_read_data_fu_198_buf_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_0_address0 <= grp_dct_2d_fu_169_in_block_0_address0;
        else 
            buf_2d_in_0_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_0_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_0_ce0, grp_read_data_fu_198_buf_0_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_0_ce0 <= grp_read_data_fu_198_buf_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_0_ce0 <= grp_dct_2d_fu_169_in_block_0_ce0;
        else 
            buf_2d_in_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_0_we0_assign_proc : process(grp_read_data_fu_198_buf_0_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_0_we0 <= grp_read_data_fu_198_buf_0_we0;
        else 
            buf_2d_in_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_1_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_1_address0, grp_read_data_fu_198_buf_1_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_1_address0 <= grp_read_data_fu_198_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_1_address0 <= grp_dct_2d_fu_169_in_block_1_address0;
        else 
            buf_2d_in_1_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_1_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_1_ce0, grp_read_data_fu_198_buf_1_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_1_ce0 <= grp_read_data_fu_198_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_1_ce0 <= grp_dct_2d_fu_169_in_block_1_ce0;
        else 
            buf_2d_in_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_1_we0_assign_proc : process(grp_read_data_fu_198_buf_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_1_we0 <= grp_read_data_fu_198_buf_1_we0;
        else 
            buf_2d_in_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_2_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_2_address0, grp_read_data_fu_198_buf_2_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_2_address0 <= grp_read_data_fu_198_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_2_address0 <= grp_dct_2d_fu_169_in_block_2_address0;
        else 
            buf_2d_in_2_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_2_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_2_ce0, grp_read_data_fu_198_buf_2_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_2_ce0 <= grp_read_data_fu_198_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_2_ce0 <= grp_dct_2d_fu_169_in_block_2_ce0;
        else 
            buf_2d_in_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_2_we0_assign_proc : process(grp_read_data_fu_198_buf_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_2_we0 <= grp_read_data_fu_198_buf_2_we0;
        else 
            buf_2d_in_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_3_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_3_address0, grp_read_data_fu_198_buf_3_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_3_address0 <= grp_read_data_fu_198_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_3_address0 <= grp_dct_2d_fu_169_in_block_3_address0;
        else 
            buf_2d_in_3_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_3_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_3_ce0, grp_read_data_fu_198_buf_3_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_3_ce0 <= grp_read_data_fu_198_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_3_ce0 <= grp_dct_2d_fu_169_in_block_3_ce0;
        else 
            buf_2d_in_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_3_we0_assign_proc : process(grp_read_data_fu_198_buf_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_3_we0 <= grp_read_data_fu_198_buf_3_we0;
        else 
            buf_2d_in_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_4_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_4_address0, grp_read_data_fu_198_buf_4_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_4_address0 <= grp_read_data_fu_198_buf_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_4_address0 <= grp_dct_2d_fu_169_in_block_4_address0;
        else 
            buf_2d_in_4_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_4_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_4_ce0, grp_read_data_fu_198_buf_4_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_4_ce0 <= grp_read_data_fu_198_buf_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_4_ce0 <= grp_dct_2d_fu_169_in_block_4_ce0;
        else 
            buf_2d_in_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_4_we0_assign_proc : process(grp_read_data_fu_198_buf_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_4_we0 <= grp_read_data_fu_198_buf_4_we0;
        else 
            buf_2d_in_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_5_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_5_address0, grp_read_data_fu_198_buf_5_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_5_address0 <= grp_read_data_fu_198_buf_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_5_address0 <= grp_dct_2d_fu_169_in_block_5_address0;
        else 
            buf_2d_in_5_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_5_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_5_ce0, grp_read_data_fu_198_buf_5_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_5_ce0 <= grp_read_data_fu_198_buf_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_5_ce0 <= grp_dct_2d_fu_169_in_block_5_ce0;
        else 
            buf_2d_in_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_5_we0_assign_proc : process(grp_read_data_fu_198_buf_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_5_we0 <= grp_read_data_fu_198_buf_5_we0;
        else 
            buf_2d_in_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_6_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_6_address0, grp_read_data_fu_198_buf_6_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_6_address0 <= grp_read_data_fu_198_buf_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_6_address0 <= grp_dct_2d_fu_169_in_block_6_address0;
        else 
            buf_2d_in_6_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_6_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_6_ce0, grp_read_data_fu_198_buf_6_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_6_ce0 <= grp_read_data_fu_198_buf_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_6_ce0 <= grp_dct_2d_fu_169_in_block_6_ce0;
        else 
            buf_2d_in_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_6_we0_assign_proc : process(grp_read_data_fu_198_buf_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_6_we0 <= grp_read_data_fu_198_buf_6_we0;
        else 
            buf_2d_in_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_7_address0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_7_address0, grp_read_data_fu_198_buf_7_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_7_address0 <= grp_read_data_fu_198_buf_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_7_address0 <= grp_dct_2d_fu_169_in_block_7_address0;
        else 
            buf_2d_in_7_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_7_ce0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_in_block_7_ce0, grp_read_data_fu_198_buf_7_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_7_ce0 <= grp_read_data_fu_198_buf_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_7_ce0 <= grp_dct_2d_fu_169_in_block_7_ce0;
        else 
            buf_2d_in_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_7_we0_assign_proc : process(grp_read_data_fu_198_buf_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_7_we0 <= grp_read_data_fu_198_buf_7_we0;
        else 
            buf_2d_in_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state4, grp_dct_2d_fu_169_out_block_address0, ap_block_pp0_stage0, zext_ln118_1_fu_298_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_2d_out_address0 <= zext_ln118_1_fu_298_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_out_address0 <= grp_dct_2d_fu_169_out_block_address0;
        else 
            buf_2d_out_address0 <= "XXXXXX";
        end if; 
    end process;


    buf_2d_out_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state4, grp_dct_2d_fu_169_out_block_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf_2d_out_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_out_ce0 <= grp_dct_2d_fu_169_out_block_ce0;
        else 
            buf_2d_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_we0_assign_proc : process(ap_CS_fsm_state4, grp_dct_2d_fu_169_out_block_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_out_we0 <= grp_dct_2d_fu_169_out_block_we0;
        else 
            buf_2d_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    c_fu_309_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(select_ln115_fu_244_p3));
    grp_dct_2d_fu_169_ap_start <= grp_dct_2d_fu_169_ap_start_reg;
    grp_read_data_fu_198_ap_start <= grp_read_data_fu_198_ap_start_reg;
    icmp_ln115_fu_220_p2 <= "1" when (indvar_flatten_reg_136 = ap_const_lv7_40) else "0";
    icmp_ln117_fu_238_p2 <= "1" when (c_0_i_reg_158 = ap_const_lv4_8) else "0";
    input_r_address0 <= grp_read_data_fu_198_input_r_address0;
    input_r_ce0 <= grp_read_data_fu_198_input_r_ce0;
    output_r_address0 <= zext_ln118_2_fu_315_p1(6 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= buf_2d_out_q0;

    output_r_we0_assign_proc : process(icmp_ln115_reg_319, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln115_reg_319 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_232_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(ap_phi_mux_r_0_i_phi_fu_151_p4));
    select_ln115_1_fu_252_p3 <= 
        r_fu_232_p2 when (icmp_ln117_fu_238_p2(0) = '1') else 
        ap_phi_mux_r_0_i_phi_fu_151_p4;
    select_ln115_fu_244_p3 <= 
        ap_const_lv4_0 when (icmp_ln117_fu_238_p2(0) = '1') else 
        c_0_i_reg_158;
    shl_ln118_mid2_fu_276_p3 <= (trunc_ln115_fu_272_p1 & ap_const_lv3_0);
    tmp_fu_260_p3 <= (select_ln115_1_fu_252_p3 & ap_const_lv3_0);
    trunc_ln115_fu_272_p1 <= select_ln115_1_fu_252_p3(3 - 1 downto 0);
    zext_ln115_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_260_p3),8));
    zext_ln117_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln115_fu_244_p3),6));
    zext_ln118_1_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_1_fu_292_p2),64));
    zext_ln118_2_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_reg_338),64));
    zext_ln118_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln115_fu_244_p3),8));
end behav;
