arch                    	circuit	min_chan_width_route_time	crit_path_route_time	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	num_fpu	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
hard_fpu_arch_timing.xml	bfly.v 	0.721586                 	0.721586            	c5b2073     	success   	     	833                	649                  	353                 	260                   	22          	22           	0      	193   	64         	-1          	-1      	3      	7751                 	2.985         	-1355.88            	-2.985              	7088             	5                                	2.985              	-1352.42 	-2.985   	-1      	-1      	3.432    	1.22849   	0.721586            	47928      	4320        	27788      
hard_fpu_arch_timing.xml	bgm.v  	5.34081                  	5.34081             	c5b2073     	success   	     	1281               	693                  	1021                	299                   	36          	36           	0      	257   	32         	-1          	-1      	10     	25456                	2.985         	-3106.37            	-2.985              	23402            	19                               	2.985              	-3406.3  	-2.985   	-1      	-1      	9.64506  	2.11789   	5.34081             	107160     	6008        	28848      
hard_fpu_arch_timing.xml	dscg.v 	3.69619                  	3.69619             	c5b2073     	success   	     	769                	585                  	513                 	198                   	30          	30           	0      	129   	64         	-1          	-1      	5      	11247                	2.985         	-1358.37            	-2.985              	10986            	19                               	2.985              	-1495.67 	-2.985   	-1      	-1      	5.7479   	1.07428   	3.69619             	74740      	4236        	27508      
hard_fpu_arch_timing.xml	fir.v  	1.25942                  	1.25942             	c5b2073     	success   	     	993                	808                  	543                 	232                   	28          	28           	35     	161   	32         	-1          	-1      	4      	10396                	2.985         	-1338.12            	-2.985              	9165             	19                               	2.985              	-1441.84 	-2.985   	-1      	-1      	52.5161  	0.90139   	1.25942             	67180      	4696        	29128      
hard_fpu_arch_timing.xml	mm3.v  	0.772697                 	0.772697            	c5b2073     	success   	     	545                	422                  	289                 	227                   	19          	19           	0      	193   	32         	-1          	-1      	2      	4808                 	2.985         	-819.146            	-2.985              	4258             	21                               	2.985              	-804.876 	-2.985   	-1      	-1      	1.72432  	0.86382   	0.772697            	37644      	3808        	25936      
hard_fpu_arch_timing.xml	ode.v  	0.551376                 	0.551376            	c5b2073     	success   	     	1194               	1103                 	573                 	329                   	17          	17           	125    	130   	72         	-1          	-1      	2      	7946                 	2.985         	-1384.12            	-2.985              	6781             	9                                	2.985              	-1405.96 	-2.985   	-1      	-1      	46.8778  	0.798455  	0.551376            	51112      	5088        	31564      
hard_fpu_arch_timing.xml	syn2.v 	1.83555                  	1.83555             	c5b2073     	success   	     	641                	490                  	479                 	293                   	28          	28           	0      	161   	128        	-1          	-1      	4      	11817                	2.985         	-1502.18            	-2.985              	10467            	21                               	2.985              	-1564.89 	-2.985   	-1      	-1      	1.57171  	0.993981  	1.83555             	66812      	4156        	26208      
hard_fpu_arch_timing.xml	syn7.v 	21.4372                  	21.4372             	c5b2073     	success   	     	1921               	499                  	1703                	310                   	52          	52           	0      	161   	128        	-1          	-1      	21     	76097                	2.985         	-8005.55            	-2.985              	61344            	9                                	2.985              	-8581.96 	-2.985   	-1      	-1      	2.20329  	4.59777   	21.4372             	212468     	6384        	29720      
