<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Input/Output &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Configuration Center" href="center.html" />
    <link rel="prev" title="DSP" href="dsp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 6</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Input/Output</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#i-o-banks-and-special-functions">I/O banks and special functions</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream">Bitstream</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="emac.html">Ethernet MACs</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtx.html">GTX transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 6</a></li>
      <li class="breadcrumb-item active">Input/Output</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex6/io.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="input-output">
<h1>Input/Output<a class="headerlink" href="#input-output" title="Link to this heading"></a></h1>
<section id="i-o-banks-and-special-functions">
<h2>I/O banks and special functions<a class="headerlink" href="#i-o-banks-and-special-functions" title="Link to this heading"></a></h2>
<p>Virtex 6 devices have a very regular I/O bank structure. There are up to four I/O columns in the device:</p>
<ul class="simple">
<li><p>outer left (sometimes present)</p></li>
<li><p>inner left (always present)</p></li>
<li><p>inner right (always present)</p></li>
<li><p>outer right (sometimes present)</p></li>
</ul>
<p>These columns consist entirely of <code class="docutils literal notranslate"><span class="pre">IO</span></code> tiles, with one tile per two interconnect rows. Every tile contains two I/O pads: <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> and <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>.  <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> is located in the bottom row of the tile, while <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> is located in the top row.  Every I/O bank consists of exactly one region, or 40 I/O pads.  The banks are numbered as follows:</p>
<ul class="simple">
<li><p>the bank in region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> of outer left column (where <code class="docutils literal notranslate"><span class="pre">c</span></code> is the region containing the top half of the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile) has number <code class="docutils literal notranslate"><span class="pre">15</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
<li><p>the bank in region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> of inner left column has number <code class="docutils literal notranslate"><span class="pre">25</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
<li><p>the bank in region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> of inner right column has number <code class="docutils literal notranslate"><span class="pre">35</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
<li><p>the bank in region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> of outer right column has number <code class="docutils literal notranslate"><span class="pre">45</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
</ul>
<p>All IOBs in the device are grouped into differential pairs, one pair per IO tile.  <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> is the “true” pin of the pair, while <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> is the “complemented” pin.  Differential input and true differential output is supported on all pins of the device.</p>
<p><code class="docutils literal notranslate"><span class="pre">IOB1</span></code> pads in the 8 rows surrounding the HCLK row (that is, rows 17, 19, 21, 23) are considered “clock-capable”.  They can drive <code class="docutils literal notranslate"><span class="pre">BUFIODQS</span></code> buffers via dedicated connections.  The ones in rows 19 and 21 can drive <code class="docutils literal notranslate"><span class="pre">BUFR</span></code> buffers in this and two surrounding regions, and are considered “multi-region clock capable”, while the ones in rows 17 and 23 are considered “single-region clock capable”. While Xilinx documentation also considers corresponding <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> pads clock-capable, this only means that they can be used together with <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> as a differential pair.</p>
<p>There are 8 <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>s that are considered “global clock-capable” and can drive <code class="docutils literal notranslate"><span class="pre">BUFGCTRL</span></code> global buffers via dedicated interconnect.  They are:</p>
<ul class="simple">
<li><p>bank 24 rows 37, 39</p></li>
<li><p>bank 25 rows 1, 3</p></li>
<li><p>bank 34 rows 37, 39</p></li>
<li><p>bank 35 rows 1, 3</p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> in rows 10 and 30 of every region is capable of being used as a VREF pad.</p>
<p>Each bank has two IOBs that can be used for reference resistors in DCI operation. They are both located in the same I/O tile, with VRP located on <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> and VRN located on <code class="docutils literal notranslate"><span class="pre">IOB1</span></code>. The relevant tile is located as follows:</p>
<ul class="simple">
<li><p>bank 24: rows 4-5</p></li>
<li><p>bank 34: rows 0-1</p></li>
<li><p>banks 15, 25, 35: rows 6-7</p></li>
<li><p>all other banks: rows 14-15</p></li>
</ul>
<p>In parallel or SPI configuration modes, some I/O pads in banks 24 and 34 are borrowed for configuration use:</p>
<ul class="simple">
<li><p>bank 24 row 6: <code class="docutils literal notranslate"><span class="pre">CSO_B</span></code></p></li>
<li><p>bank 24 row 7: <code class="docutils literal notranslate"><span class="pre">RS[0]</span></code></p></li>
<li><p>bank 24 row 8: <code class="docutils literal notranslate"><span class="pre">RS[1]</span></code></p></li>
<li><p>bank 24 row 9: <code class="docutils literal notranslate"><span class="pre">FWE_B</span></code></p></li>
<li><p>bank 24 row 10: <code class="docutils literal notranslate"><span class="pre">FOE_B/MOSI</span></code></p></li>
<li><p>bank 24 row 11: <code class="docutils literal notranslate"><span class="pre">FCS_B</span></code></p></li>
<li><p>bank 24 row 12: <code class="docutils literal notranslate"><span class="pre">D[0]/FS[0]</span></code></p></li>
<li><p>bank 24 row 13: <code class="docutils literal notranslate"><span class="pre">D[1]/FS[1]</span></code></p></li>
<li><p>bank 24 row 14: <code class="docutils literal notranslate"><span class="pre">D[2]/FS[2]</span></code></p></li>
<li><p>bank 24 row 15: <code class="docutils literal notranslate"><span class="pre">D[3]</span></code></p></li>
<li><p>bank 24 row 24: <code class="docutils literal notranslate"><span class="pre">D[4]</span></code></p></li>
<li><p>bank 24 row 25: <code class="docutils literal notranslate"><span class="pre">D[5]</span></code></p></li>
<li><p>bank 24 row 26: <code class="docutils literal notranslate"><span class="pre">D[6]</span></code></p></li>
<li><p>bank 24 row 27: <code class="docutils literal notranslate"><span class="pre">D[7]</span></code></p></li>
<li><p>bank 24 row 28: <code class="docutils literal notranslate"><span class="pre">D[8]</span></code></p></li>
<li><p>bank 24 row 29: <code class="docutils literal notranslate"><span class="pre">D[9]</span></code></p></li>
<li><p>bank 24 row 30: <code class="docutils literal notranslate"><span class="pre">D[10]</span></code></p></li>
<li><p>bank 24 row 31: <code class="docutils literal notranslate"><span class="pre">D[11]</span></code></p></li>
<li><p>bank 24 row 32: <code class="docutils literal notranslate"><span class="pre">D[12]</span></code></p></li>
<li><p>bank 24 row 33: <code class="docutils literal notranslate"><span class="pre">D[13]</span></code></p></li>
<li><p>bank 24 row 34: <code class="docutils literal notranslate"><span class="pre">D[14]</span></code></p></li>
<li><p>bank 24 row 35: <code class="docutils literal notranslate"><span class="pre">D[15]</span></code></p></li>
<li><p>bank 34 row 2: <code class="docutils literal notranslate"><span class="pre">A[16]</span></code></p></li>
<li><p>bank 34 row 3: <code class="docutils literal notranslate"><span class="pre">A[17]</span></code></p></li>
<li><p>bank 34 row 4: <code class="docutils literal notranslate"><span class="pre">A[18]</span></code></p></li>
<li><p>bank 34 row 5: <code class="docutils literal notranslate"><span class="pre">A[19]</span></code></p></li>
<li><p>bank 34 row 6: <code class="docutils literal notranslate"><span class="pre">A[20]</span></code></p></li>
<li><p>bank 34 row 7: <code class="docutils literal notranslate"><span class="pre">A[21]</span></code></p></li>
<li><p>bank 34 row 8: <code class="docutils literal notranslate"><span class="pre">A[22]</span></code></p></li>
<li><p>bank 34 row 9: <code class="docutils literal notranslate"><span class="pre">A[23]</span></code></p></li>
<li><p>bank 34 row 10: <code class="docutils literal notranslate"><span class="pre">A[24]</span></code></p></li>
<li><p>bank 34 row 11: <code class="docutils literal notranslate"><span class="pre">A[25]</span></code></p></li>
<li><p>bank 34 row 12: <code class="docutils literal notranslate"><span class="pre">D[16]/A[0]</span></code></p></li>
<li><p>bank 34 row 13: <code class="docutils literal notranslate"><span class="pre">D[17]/A[1]</span></code></p></li>
<li><p>bank 34 row 14: <code class="docutils literal notranslate"><span class="pre">D[18]/A[2]</span></code></p></li>
<li><p>bank 34 row 15: <code class="docutils literal notranslate"><span class="pre">D[19]/A[3]</span></code></p></li>
<li><p>bank 34 row 24: <code class="docutils literal notranslate"><span class="pre">D[20]/A[4]</span></code></p></li>
<li><p>bank 34 row 25: <code class="docutils literal notranslate"><span class="pre">D[21]/A[5]</span></code></p></li>
<li><p>bank 34 row 26: <code class="docutils literal notranslate"><span class="pre">D[22]/A[6]</span></code></p></li>
<li><p>bank 34 row 27: <code class="docutils literal notranslate"><span class="pre">D[23]/A[7]</span></code></p></li>
<li><p>bank 34 row 28: <code class="docutils literal notranslate"><span class="pre">D[24]/A[8]</span></code></p></li>
<li><p>bank 34 row 29: <code class="docutils literal notranslate"><span class="pre">D[25]/A[9]</span></code></p></li>
<li><p>bank 34 row 30: <code class="docutils literal notranslate"><span class="pre">D[26]/A[10]</span></code></p></li>
<li><p>bank 34 row 31: <code class="docutils literal notranslate"><span class="pre">D[27]/A[11]</span></code></p></li>
<li><p>bank 34 row 32: <code class="docutils literal notranslate"><span class="pre">D[28]/A[12]</span></code></p></li>
<li><p>bank 34 row 33: <code class="docutils literal notranslate"><span class="pre">D[29]/A[13]</span></code></p></li>
<li><p>bank 34 row 34: <code class="docutils literal notranslate"><span class="pre">D[30]/A[14]</span></code></p></li>
<li><p>bank 34 row 35: <code class="docutils literal notranslate"><span class="pre">D[31]/A[15]</span></code></p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">SYSMON</span></code> present on the device can use up to 16 IOB pairs as auxiliary analog differential inputs. The <code class="docutils literal notranslate"><span class="pre">VPx</span></code> input corresponds to <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> and <code class="docutils literal notranslate"><span class="pre">VNx</span></code> corresponds to <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> within the same tile. If the device has a outer left IO column, the IOBs are located in banks 15 and 35; otherwise, they are located in banks 25 and 35. The IOBs are in the following tiles:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">VP0/VN0</span></code>: bank 35 rows 34-35</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP1/VN1</span></code>: bank 35 rows 32-33</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP2/VN2</span></code>: bank 35 rows 28-29</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP3/VN3</span></code>: bank 35 rows 26-27</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP4/VN4</span></code>: bank 35 rows 24-25</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP5/VN5</span></code>: bank 35 rows 14-15</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP6/VN6</span></code>: bank 35 rows 12-13</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP7/VN7</span></code>: bank 35 rows 8-9</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP8/VN8</span></code>: bank 15/25 rows 34-35</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP9/VN9</span></code>: bank 15/25 rows 32-33</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP10/VN10</span></code>: bank 15/25 rows 28-29</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP11/VN11</span></code>: bank 15/25 rows 26-27</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP12/VN12</span></code>: bank 15/25 rows 24-25</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP13/VN13</span></code>: bank 15/25 rows 14-15</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP14/VN14</span></code>: bank 15/25 rows 12-13</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP15/VN15</span></code>: bank 15/25 rows 8-9</p></li>
</ul>
<p>The devices also have dedicated configuration bank 0, which has no user I/O and is located in the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile. It has the following pins:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CCLK</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CSI_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DIN</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DONE</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DOUT_BUSY</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">HSWAPEN</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">INIT_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">M0</span></code>, <code class="docutils literal notranslate"><span class="pre">M1</span></code>, <code class="docutils literal notranslate"><span class="pre">M2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PROGRAM_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">RDWR_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TCK</span></code>, <code class="docutils literal notranslate"><span class="pre">TDI</span></code>, <code class="docutils literal notranslate"><span class="pre">TDO</span></code>, <code class="docutils literal notranslate"><span class="pre">TMS</span></code></p></li>
</ul>
</section>
<section id="bitstream">
<h2>Bitstream<a class="headerlink" href="#bitstream" title="Link to this heading"></a></h2>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="dsp.html" class="btn btn-neutral float-left" title="DSP" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="center.html" class="btn btn-neutral float-right" title="Configuration Center" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>