/*
 * drivers/video/tegra/host/gk20a/hw_gr_gk20a.h
 *
 * Copyright (c) 2012, NVIDIA Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 *
 */

 /*
  * Function naming determines intended use:
  *
  *     <x>_r(void) : Returns the offset for register <x>.
  *
  *     <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
  *
  *     <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
  *
  *     <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
  *         and masked to place it at field <y> of register <x>.  This value
  *         can be |'d with others to produce a full register value for
  *         register <x>.
  *
  *     <x>_<y>_m(void) : Returns a mask for field <y> of register <x>.  This
  *         value can be ~'d and then &'d to clear the value of field <y> for
  *         register <x>.
  *
  *     <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
  *         to place it at field <y> of register <x>.  This value can be |'d
  *         with others to produce a full register value for <x>.
  *
  *     <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
  *         <x> value 'r' after being shifted to place its LSB at bit 0.
  *         This value is suitable for direct comparison with other unshifted
  *         values appropriate for use in field <y> of register <x>.
  *
  *     <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
  *         field <y> of register <x>.  This value is suitable for direct
  *         comparison with unshifted values appropriate for use in field <y>
  *         of register <x>.
  */

#ifndef __hw_gr_gk20a_h__
#define __hw_gr_gk20a_h__
/*This file is autogenerated.  Do not edit. */

static inline u32 gr_intr_r(void)
{
	return 0x00400100;
}
static inline u32 gr_intr_notify_s(void)
{
	return 1;
}
static inline u32 gr_intr_notify_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_intr_notify_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_intr_notify_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_intr_notify_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_notify_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_notify_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_notify_pending_f(void)
{
	return 0x1;
}
static inline u32 gr_intr_notify_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_notify_reset_f(void)
{
	return 0x1;
}
static inline u32 gr_intr_semaphore_s(void)
{
	return 1;
}
static inline u32 gr_intr_semaphore_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_intr_semaphore_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_intr_semaphore_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_intr_semaphore_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_semaphore_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_semaphore_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_semaphore_pending_f(void)
{
	return 0x2;
}
static inline u32 gr_intr_semaphore_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_semaphore_reset_f(void)
{
	return 0x2;
}
static inline u32 gr_intr_semaphore_timeout_s(void)
{
	return 1;
}
static inline u32 gr_intr_semaphore_timeout_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_intr_semaphore_timeout_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_intr_semaphore_timeout_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_intr_semaphore_timeout_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_semaphore_timeout_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_semaphore_timeout_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_semaphore_timeout_pending_f(void)
{
	return 0x4;
}
static inline u32 gr_intr_semaphore_timeout_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_semaphore_timeout_reset_f(void)
{
	return 0x4;
}
static inline u32 gr_intr_illegal_method_s(void)
{
	return 1;
}
static inline u32 gr_intr_illegal_method_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_intr_illegal_method_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_intr_illegal_method_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_intr_illegal_method_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_illegal_method_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_illegal_method_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_illegal_method_pending_f(void)
{
	return 0x10;
}
static inline u32 gr_intr_illegal_method_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_illegal_method_reset_f(void)
{
	return 0x10;
}
static inline u32 gr_intr_illegal_class_s(void)
{
	return 1;
}
static inline u32 gr_intr_illegal_class_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_intr_illegal_class_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_intr_illegal_class_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_intr_illegal_class_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_illegal_class_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_illegal_class_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_illegal_class_pending_f(void)
{
	return 0x20;
}
static inline u32 gr_intr_illegal_class_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_illegal_class_reset_f(void)
{
	return 0x20;
}
static inline u32 gr_intr_illegal_notify_s(void)
{
	return 1;
}
static inline u32 gr_intr_illegal_notify_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_intr_illegal_notify_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_intr_illegal_notify_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_intr_illegal_notify_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_illegal_notify_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_illegal_notify_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_illegal_notify_pending_f(void)
{
	return 0x40;
}
static inline u32 gr_intr_illegal_notify_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_illegal_notify_reset_f(void)
{
	return 0x40;
}
static inline u32 gr_intr_debug_method_s(void)
{
	return 1;
}
static inline u32 gr_intr_debug_method_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_intr_debug_method_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_intr_debug_method_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_intr_debug_method_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_debug_method_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_debug_method_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_debug_method_pending_f(void)
{
	return 0x80;
}
static inline u32 gr_intr_debug_method_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_debug_method_reset_f(void)
{
	return 0x80;
}
static inline u32 gr_intr_firmware_method_s(void)
{
	return 1;
}
static inline u32 gr_intr_firmware_method_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_intr_firmware_method_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_intr_firmware_method_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_intr_firmware_method_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_firmware_method_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_firmware_method_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_firmware_method_pending_f(void)
{
	return 0x100;
}
static inline u32 gr_intr_firmware_method_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_firmware_method_reset_f(void)
{
	return 0x100;
}
static inline u32 gr_intr_buffer_notify_s(void)
{
	return 1;
}
static inline u32 gr_intr_buffer_notify_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_intr_buffer_notify_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_intr_buffer_notify_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_intr_buffer_notify_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_buffer_notify_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_buffer_notify_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_buffer_notify_pending_f(void)
{
	return 0x10000;
}
static inline u32 gr_intr_buffer_notify_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_buffer_notify_reset_f(void)
{
	return 0x10000;
}
static inline u32 gr_intr_fecs_error_s(void)
{
	return 1;
}
static inline u32 gr_intr_fecs_error_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 gr_intr_fecs_error_m(void)
{
	return 0x1 << 19;
}
static inline u32 gr_intr_fecs_error_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 gr_intr_fecs_error_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_fecs_error_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_fecs_error_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_fecs_error_pending_f(void)
{
	return 0x80000;
}
static inline u32 gr_intr_fecs_error_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_fecs_error_reset_f(void)
{
	return 0x80000;
}
static inline u32 gr_intr_class_error_s(void)
{
	return 1;
}
static inline u32 gr_intr_class_error_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_intr_class_error_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_intr_class_error_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_intr_class_error_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_class_error_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_class_error_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_class_error_pending_f(void)
{
	return 0x100000;
}
static inline u32 gr_intr_class_error_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_class_error_reset_f(void)
{
	return 0x100000;
}
static inline u32 gr_intr_exception_s(void)
{
	return 1;
}
static inline u32 gr_intr_exception_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 gr_intr_exception_m(void)
{
	return 0x1 << 21;
}
static inline u32 gr_intr_exception_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 gr_intr_exception_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_exception_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_exception_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_exception_pending_f(void)
{
	return 0x200000;
}
static inline u32 gr_intr_exception_reset_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_exception_reset_f(void)
{
	return 0x200000;
}
static inline u32 gr_intr_en_r(void)
{
	return 0x0040013c;
}
static inline u32 gr_intr_en_notify_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_notify_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_intr_en_notify_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_intr_en_notify_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_intr_en_notify_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_notify_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_notify_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_notify_enabled_f(void)
{
	return 0x1;
}
static inline u32 gr_intr_en_notify__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_notify__prod_f(void)
{
	return 0x1;
}
static inline u32 gr_intr_en_semaphore_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_semaphore_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_intr_en_semaphore_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_intr_en_semaphore_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_intr_en_semaphore_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_semaphore_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_semaphore_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_semaphore_enabled_f(void)
{
	return 0x2;
}
static inline u32 gr_intr_en_semaphore__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_semaphore__prod_f(void)
{
	return 0x2;
}
static inline u32 gr_intr_en_semaphore_timeout_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_semaphore_timeout_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_intr_en_semaphore_timeout_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_intr_en_semaphore_timeout_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_intr_en_semaphore_timeout_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_semaphore_timeout_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_semaphore_timeout_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_semaphore_timeout_enabled_f(void)
{
	return 0x4;
}
static inline u32 gr_intr_en_semaphore_timeout__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_semaphore_timeout__prod_f(void)
{
	return 0x4;
}
static inline u32 gr_intr_en_illegal_method_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_illegal_method_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_intr_en_illegal_method_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_intr_en_illegal_method_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_intr_en_illegal_method_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_illegal_method_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_illegal_method_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_illegal_method_enabled_f(void)
{
	return 0x10;
}
static inline u32 gr_intr_en_illegal_method__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_illegal_method__prod_f(void)
{
	return 0x10;
}
static inline u32 gr_intr_en_illegal_class_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_illegal_class_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_intr_en_illegal_class_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_intr_en_illegal_class_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_intr_en_illegal_class_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_illegal_class_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_illegal_class_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_illegal_class_enabled_f(void)
{
	return 0x20;
}
static inline u32 gr_intr_en_illegal_class__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_illegal_class__prod_f(void)
{
	return 0x20;
}
static inline u32 gr_intr_en_illegal_notify_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_illegal_notify_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_intr_en_illegal_notify_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_intr_en_illegal_notify_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_intr_en_illegal_notify_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_illegal_notify_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_illegal_notify_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_illegal_notify_enabled_f(void)
{
	return 0x40;
}
static inline u32 gr_intr_en_illegal_notify__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_illegal_notify__prod_f(void)
{
	return 0x40;
}
static inline u32 gr_intr_en_debug_method_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_debug_method_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_intr_en_debug_method_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_intr_en_debug_method_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_intr_en_debug_method_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_debug_method_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_debug_method_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_debug_method_enabled_f(void)
{
	return 0x80;
}
static inline u32 gr_intr_en_debug_method__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_debug_method__prod_f(void)
{
	return 0x80;
}
static inline u32 gr_intr_en_firmware_method_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_firmware_method_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_intr_en_firmware_method_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_intr_en_firmware_method_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_intr_en_firmware_method_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_firmware_method_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_firmware_method_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_firmware_method_enabled_f(void)
{
	return 0x100;
}
static inline u32 gr_intr_en_firmware_method__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_firmware_method__prod_f(void)
{
	return 0x100;
}
static inline u32 gr_intr_en_buffer_notify_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_buffer_notify_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_intr_en_buffer_notify_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_intr_en_buffer_notify_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_intr_en_buffer_notify_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_buffer_notify_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_buffer_notify_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_buffer_notify_enabled_f(void)
{
	return 0x10000;
}
static inline u32 gr_intr_en_buffer_notify__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_buffer_notify__prod_f(void)
{
	return 0x10000;
}
static inline u32 gr_intr_en_fecs_error_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_fecs_error_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 gr_intr_en_fecs_error_m(void)
{
	return 0x1 << 19;
}
static inline u32 gr_intr_en_fecs_error_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 gr_intr_en_fecs_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_fecs_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_fecs_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_fecs_error_enabled_f(void)
{
	return 0x80000;
}
static inline u32 gr_intr_en_fecs_error__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_fecs_error__prod_f(void)
{
	return 0x80000;
}
static inline u32 gr_intr_en_class_error_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_class_error_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_intr_en_class_error_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_intr_en_class_error_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_intr_en_class_error_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_class_error_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_class_error_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_class_error_enabled_f(void)
{
	return 0x100000;
}
static inline u32 gr_intr_en_class_error__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_class_error__prod_f(void)
{
	return 0x100000;
}
static inline u32 gr_intr_en_exception_s(void)
{
	return 1;
}
static inline u32 gr_intr_en_exception_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 gr_intr_en_exception_m(void)
{
	return 0x1 << 21;
}
static inline u32 gr_intr_en_exception_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 gr_intr_en_exception_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_intr_en_exception_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_intr_en_exception_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_exception_enabled_f(void)
{
	return 0x200000;
}
static inline u32 gr_intr_en_exception__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_intr_en_exception__prod_f(void)
{
	return 0x200000;
}
static inline u32 gr_exception_r(void)
{
	return 0x00400108;
}
static inline u32 gr_exception_fe_s(void)
{
	return 1;
}
static inline u32 gr_exception_fe_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_exception_fe_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_exception_fe_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_exception_fe_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_fe_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_fe_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_fe_pending_f(void)
{
	return 0x1;
}
static inline u32 gr_exception_memfmt_s(void)
{
	return 1;
}
static inline u32 gr_exception_memfmt_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_exception_memfmt_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_exception_memfmt_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_exception_memfmt_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_memfmt_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_memfmt_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_memfmt_pending_f(void)
{
	return 0x2;
}
static inline u32 gr_exception_pd_s(void)
{
	return 1;
}
static inline u32 gr_exception_pd_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_exception_pd_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_exception_pd_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_exception_pd_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_pd_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_pd_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_pd_pending_f(void)
{
	return 0x4;
}
static inline u32 gr_exception_scc_s(void)
{
	return 1;
}
static inline u32 gr_exception_scc_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_exception_scc_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_exception_scc_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_exception_scc_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_scc_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_scc_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_scc_pending_f(void)
{
	return 0x8;
}
static inline u32 gr_exception_ds_s(void)
{
	return 1;
}
static inline u32 gr_exception_ds_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_exception_ds_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_exception_ds_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_exception_ds_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_ds_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_ds_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_ds_pending_f(void)
{
	return 0x10;
}
static inline u32 gr_exception_ssync_s(void)
{
	return 1;
}
static inline u32 gr_exception_ssync_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_exception_ssync_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_exception_ssync_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_exception_ssync_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_ssync_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_ssync_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_ssync_pending_f(void)
{
	return 0x20;
}
static inline u32 gr_exception_mme_s(void)
{
	return 1;
}
static inline u32 gr_exception_mme_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_exception_mme_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_exception_mme_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_exception_mme_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_mme_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_mme_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_mme_pending_f(void)
{
	return 0x80;
}
static inline u32 gr_exception_sked_s(void)
{
	return 1;
}
static inline u32 gr_exception_sked_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_exception_sked_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_exception_sked_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_exception_sked_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_sked_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_sked_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_sked_pending_f(void)
{
	return 0x100;
}
static inline u32 gr_exception_gpc_s(void)
{
	return 1;
}
static inline u32 gr_exception_gpc_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_exception_gpc_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_exception_gpc_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_exception_gpc_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_gpc_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_gpc_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_gpc_pending_f(void)
{
	return 0x1000000;
}
static inline u32 gr_exception_be_s(void)
{
	return 1;
}
static inline u32 gr_exception_be_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 gr_exception_be_m(void)
{
	return 0x1 << 25;
}
static inline u32 gr_exception_be_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 gr_exception_be_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_be_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_be_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_be_pending_f(void)
{
	return 0x2000000;
}
static inline u32 gr_exception1_r(void)
{
	return 0x00400118;
}
static inline u32 gr_exception1_gpc_s(void)
{
	return 32;
}
static inline u32 gr_exception1_gpc_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_exception1_gpc_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_exception1_gpc_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_exception1_gpc_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception1_gpc_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception1_gpc_0_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception1_gpc_0_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception1_gpc_0_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception1_gpc_0_pending_f(void)
{
	return 0x1;
}
static inline u32 gr_exception2_r(void)
{
	return 0x0040011c;
}
static inline u32 gr_exception2_be_s(void)
{
	return 16;
}
static inline u32 gr_exception2_be_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_exception2_be_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_exception2_be_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_exception2_be_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception2_be_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception2_be_0_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception2_be_0_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_exception2_be_0_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception2_be_0_pending_f(void)
{
	return 0x1;
}
static inline u32 gr_exception_en_r(void)
{
	return 0x00400138;
}
static inline u32 gr_exception_en_fe_s(void)
{
	return 1;
}
static inline u32 gr_exception_en_fe_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_exception_en_fe_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_exception_en_fe_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_exception_en_fe_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_en_fe_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_en_fe_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_en_fe_enabled_f(void)
{
	return 0x1;
}
static inline u32 gr_exception_en_memfmt_s(void)
{
	return 1;
}
static inline u32 gr_exception_en_memfmt_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_exception_en_memfmt_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_exception_en_memfmt_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_exception_en_memfmt_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_en_memfmt_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_en_memfmt_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_en_memfmt_enabled_f(void)
{
	return 0x2;
}
static inline u32 gr_exception_en_pd_s(void)
{
	return 1;
}
static inline u32 gr_exception_en_pd_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_exception_en_pd_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_exception_en_pd_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_exception_en_pd_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_en_pd_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_en_pd_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_en_pd_enabled_f(void)
{
	return 0x4;
}
static inline u32 gr_exception_en_scc_s(void)
{
	return 1;
}
static inline u32 gr_exception_en_scc_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_exception_en_scc_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_exception_en_scc_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_exception_en_scc_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_en_scc_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_en_scc_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_en_scc_enabled_f(void)
{
	return 0x8;
}
static inline u32 gr_exception_en_ds_s(void)
{
	return 1;
}
static inline u32 gr_exception_en_ds_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_exception_en_ds_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_exception_en_ds_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_exception_en_ds_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_en_ds_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_en_ds_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_en_ds_enabled_f(void)
{
	return 0x10;
}
static inline u32 gr_exception_en_ssync_s(void)
{
	return 1;
}
static inline u32 gr_exception_en_ssync_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_exception_en_ssync_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_exception_en_ssync_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_exception_en_ssync_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_en_ssync_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_en_ssync_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_en_ssync_enabled_f(void)
{
	return 0x20;
}
static inline u32 gr_exception_en_mme_s(void)
{
	return 1;
}
static inline u32 gr_exception_en_mme_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_exception_en_mme_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_exception_en_mme_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_exception_en_mme_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_en_mme_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_en_mme_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_en_mme_enabled_f(void)
{
	return 0x80;
}
static inline u32 gr_exception_en_sked_s(void)
{
	return 1;
}
static inline u32 gr_exception_en_sked_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_exception_en_sked_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_exception_en_sked_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_exception_en_sked_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_en_sked_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_en_sked_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_en_sked_enabled_f(void)
{
	return 0x100;
}
static inline u32 gr_exception_en_gpc_s(void)
{
	return 1;
}
static inline u32 gr_exception_en_gpc_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_exception_en_gpc_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_exception_en_gpc_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_exception_en_gpc_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_en_gpc_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_en_gpc_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_en_gpc_enabled_f(void)
{
	return 0x1000000;
}
static inline u32 gr_exception_en_be_s(void)
{
	return 1;
}
static inline u32 gr_exception_en_be_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 gr_exception_en_be_m(void)
{
	return 0x1 << 25;
}
static inline u32 gr_exception_en_be_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 gr_exception_en_be_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception_en_be_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception_en_be_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception_en_be_enabled_f(void)
{
	return 0x2000000;
}
static inline u32 gr_exception1_en_r(void)
{
	return 0x00400130;
}
static inline u32 gr_exception1_en_gpc_s(void)
{
	return 32;
}
static inline u32 gr_exception1_en_gpc_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_exception1_en_gpc_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_exception1_en_gpc_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_exception1_en_gpc_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception1_en_gpc_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception1_en_gpc_0_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception1_en_gpc_0_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception1_en_gpc_0_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception1_en_gpc_0_enabled_f(void)
{
	return 0x1;
}
static inline u32 gr_exception2_en_r(void)
{
	return 0x00400134;
}
static inline u32 gr_exception2_en_be_s(void)
{
	return 16;
}
static inline u32 gr_exception2_en_be_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_exception2_en_be_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_exception2_en_be_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_exception2_en_be_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception2_en_be_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception2_en_be_0_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_exception2_en_be_0_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_exception2_en_be_0_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_exception2_en_be_0_enabled_f(void)
{
	return 0x1;
}
static inline u32 gr_gpfifo_ctl_r(void)
{
	return 0x00400500;
}
static inline u32 gr_gpfifo_ctl_access_s(void)
{
	return 1;
}
static inline u32 gr_gpfifo_ctl_access_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpfifo_ctl_access_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpfifo_ctl_access_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpfifo_ctl_access_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpfifo_ctl_access_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpfifo_ctl_access_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpfifo_ctl_access_enabled_f(void)
{
	return 0x1;
}
static inline u32 gr_gpfifo_ctl_access__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpfifo_ctl_access__prod_f(void)
{
	return 0x1;
}
static inline u32 gr_gpfifo_ctl_semaphore_access_s(void)
{
	return 1;
}
static inline u32 gr_gpfifo_ctl_semaphore_access_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_gpfifo_ctl_semaphore_access_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_gpfifo_ctl_semaphore_access_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_gpfifo_ctl_semaphore_access_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpfifo_ctl_semaphore_access_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpfifo_ctl_semaphore_access_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpfifo_ctl_semaphore_access_enabled_f(void)
{
	return 0x10000;
}
static inline u32 gr_gpfifo_ctl_semaphore_access__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpfifo_ctl_semaphore_access__prod_f(void)
{
	return 0x10000;
}
static inline u32 gr_trapped_addr_r(void)
{
	return 0x00400704;
}
static inline u32 gr_trapped_addr_mthd_s(void)
{
	return 12;
}
static inline u32 gr_trapped_addr_mthd_f(u32 v)
{
	return (v & 0xfff) << 2;
}
static inline u32 gr_trapped_addr_mthd_m(void)
{
	return 0xfff << 2;
}
static inline u32 gr_trapped_addr_mthd_v(u32 r)
{
	return (r >> 2) & 0xfff;
}
static inline u32 gr_trapped_addr_subch_s(void)
{
	return 3;
}
static inline u32 gr_trapped_addr_subch_f(u32 v)
{
	return (v & 0x7) << 16;
}
static inline u32 gr_trapped_addr_subch_m(void)
{
	return 0x7 << 16;
}
static inline u32 gr_trapped_addr_subch_v(u32 r)
{
	return (r >> 16) & 0x7;
}
static inline u32 gr_trapped_addr_mme_generated_s(void)
{
	return 1;
}
static inline u32 gr_trapped_addr_mme_generated_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_trapped_addr_mme_generated_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_trapped_addr_mme_generated_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_trapped_addr_mme_generated_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_trapped_addr_mme_generated_false_f(void)
{
	return 0x0;
}
static inline u32 gr_trapped_addr_mme_generated_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_trapped_addr_mme_generated_true_f(void)
{
	return 0x100000;
}
static inline u32 gr_trapped_addr_datahigh_s(void)
{
	return 1;
}
static inline u32 gr_trapped_addr_datahigh_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_trapped_addr_datahigh_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_trapped_addr_datahigh_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_trapped_addr_datahigh_invalid_v(void)
{
	return 0x00000000;
}
static inline u32 gr_trapped_addr_datahigh_invalid_f(void)
{
	return 0x0;
}
static inline u32 gr_trapped_addr_datahigh_valid_v(void)
{
	return 0x00000001;
}
static inline u32 gr_trapped_addr_datahigh_valid_f(void)
{
	return 0x1000000;
}
static inline u32 gr_trapped_addr_priv_s(void)
{
	return 1;
}
static inline u32 gr_trapped_addr_priv_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 gr_trapped_addr_priv_m(void)
{
	return 0x1 << 28;
}
static inline u32 gr_trapped_addr_priv_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 gr_trapped_addr_priv_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_trapped_addr_priv_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_trapped_addr_priv_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_trapped_addr_priv_enabled_f(void)
{
	return 0x10000000;
}
static inline u32 gr_trapped_addr_status_s(void)
{
	return 1;
}
static inline u32 gr_trapped_addr_status_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_trapped_addr_status_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_trapped_addr_status_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_trapped_addr_status_invalid_v(void)
{
	return 0x00000001;
}
static inline u32 gr_trapped_addr_status_invalid_f(void)
{
	return 0x80000000;
}
static inline u32 gr_trapped_addr_status_valid_v(void)
{
	return 0x00000000;
}
static inline u32 gr_trapped_addr_status_valid_f(void)
{
	return 0x0;
}
static inline u32 gr_trapped_data_lo_r(void)
{
	return 0x00400708;
}
static inline u32 gr_trapped_data_lo_value_s(void)
{
	return 32;
}
static inline u32 gr_trapped_data_lo_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_trapped_data_lo_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_trapped_data_lo_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_trapped_data_hi_r(void)
{
	return 0x0040070c;
}
static inline u32 gr_trapped_data_hi_value_s(void)
{
	return 32;
}
static inline u32 gr_trapped_data_hi_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_trapped_data_hi_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_trapped_data_hi_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_status_r(void)
{
	return 0x00400700;
}
static inline u32 gr_status_state_s(void)
{
	return 1;
}
static inline u32 gr_status_state_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_status_state_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_status_state_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_status_state_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_state_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_state_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_state_busy_f(void)
{
	return 0x1;
}
static inline u32 gr_status_fe_method_upper_s(void)
{
	return 1;
}
static inline u32 gr_status_fe_method_upper_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_status_fe_method_upper_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_status_fe_method_upper_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_status_fe_method_upper_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_fe_method_upper_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_fe_method_upper_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_fe_method_upper_busy_f(void)
{
	return 0x2;
}
static inline u32 gr_status_fe_method_lower_s(void)
{
	return 1;
}
static inline u32 gr_status_fe_method_lower_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_status_fe_method_lower_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_status_fe_method_lower_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_status_fe_method_lower_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_fe_method_lower_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_fe_method_lower_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_fe_method_lower_busy_f(void)
{
	return 0x4;
}
static inline u32 gr_status_fe_funnel_s(void)
{
	return 1;
}
static inline u32 gr_status_fe_funnel_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_status_fe_funnel_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_status_fe_funnel_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_status_fe_funnel_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_fe_funnel_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_fe_funnel_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_fe_funnel_busy_f(void)
{
	return 0x8;
}
static inline u32 gr_status_fe_notify_s(void)
{
	return 1;
}
static inline u32 gr_status_fe_notify_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_status_fe_notify_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_status_fe_notify_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_status_fe_notify_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_fe_notify_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_fe_notify_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_fe_notify_busy_f(void)
{
	return 0x10;
}
static inline u32 gr_status_semaphore_s(void)
{
	return 1;
}
static inline u32 gr_status_semaphore_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_status_semaphore_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_status_semaphore_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_status_semaphore_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_semaphore_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_semaphore_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_semaphore_busy_f(void)
{
	return 0x20;
}
static inline u32 gr_status_memfmt_s(void)
{
	return 1;
}
static inline u32 gr_status_memfmt_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_status_memfmt_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_status_memfmt_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_status_memfmt_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_memfmt_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_memfmt_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_memfmt_busy_f(void)
{
	return 0x40;
}
static inline u32 gr_status_context_switch_s(void)
{
	return 1;
}
static inline u32 gr_status_context_switch_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_status_context_switch_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_status_context_switch_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_status_context_switch_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_context_switch_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_context_switch_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_context_switch_busy_f(void)
{
	return 0x80;
}
static inline u32 gr_status_pd_s(void)
{
	return 1;
}
static inline u32 gr_status_pd_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_status_pd_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_status_pd_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_status_pd_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_pd_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_pd_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_pd_busy_f(void)
{
	return 0x100;
}
static inline u32 gr_status_pdb_s(void)
{
	return 1;
}
static inline u32 gr_status_pdb_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_status_pdb_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_status_pdb_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_status_pdb_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_pdb_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_pdb_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_pdb_busy_f(void)
{
	return 0x200;
}
static inline u32 gr_status_scc_s(void)
{
	return 1;
}
static inline u32 gr_status_scc_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_status_scc_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_status_scc_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_status_scc_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_scc_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_scc_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_scc_busy_f(void)
{
	return 0x800;
}
static inline u32 gr_status_ssync_s(void)
{
	return 1;
}
static inline u32 gr_status_ssync_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_status_ssync_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_status_ssync_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_status_ssync_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_ssync_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_ssync_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_ssync_busy_f(void)
{
	return 0x1000;
}
static inline u32 gr_status_cwd_s(void)
{
	return 1;
}
static inline u32 gr_status_cwd_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 gr_status_cwd_m(void)
{
	return 0x1 << 13;
}
static inline u32 gr_status_cwd_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 gr_status_cwd_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_cwd_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_cwd_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_cwd_busy_f(void)
{
	return 0x2000;
}
static inline u32 gr_status_rastwod_s(void)
{
	return 1;
}
static inline u32 gr_status_rastwod_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 gr_status_rastwod_m(void)
{
	return 0x1 << 14;
}
static inline u32 gr_status_rastwod_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 gr_status_rastwod_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_rastwod_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_rastwod_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_rastwod_busy_f(void)
{
	return 0x4000;
}
static inline u32 gr_status_pma_s(void)
{
	return 1;
}
static inline u32 gr_status_pma_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 gr_status_pma_m(void)
{
	return 0x1 << 15;
}
static inline u32 gr_status_pma_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 gr_status_pma_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_pma_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_pma_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_pma_busy_f(void)
{
	return 0x8000;
}
static inline u32 gr_status_pmmsys_s(void)
{
	return 1;
}
static inline u32 gr_status_pmmsys_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_status_pmmsys_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_status_pmmsys_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_status_pmmsys_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_pmmsys_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_pmmsys_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_pmmsys_busy_f(void)
{
	return 0x10000;
}
static inline u32 gr_status_fb_s(void)
{
	return 1;
}
static inline u32 gr_status_fb_f(u32 v)
{
	return (v & 0x1) << 17;
}
static inline u32 gr_status_fb_m(void)
{
	return 0x1 << 17;
}
static inline u32 gr_status_fb_v(u32 r)
{
	return (r >> 17) & 0x1;
}
static inline u32 gr_status_fb_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_fb_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_fb_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_fb_busy_f(void)
{
	return 0x20000;
}
static inline u32 gr_status_sked_s(void)
{
	return 1;
}
static inline u32 gr_status_sked_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 gr_status_sked_m(void)
{
	return 0x1 << 18;
}
static inline u32 gr_status_sked_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 gr_status_sked_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_sked_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_sked_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_sked_busy_f(void)
{
	return 0x40000;
}
static inline u32 gr_status_fe_const_s(void)
{
	return 1;
}
static inline u32 gr_status_fe_const_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 gr_status_fe_const_m(void)
{
	return 0x1 << 19;
}
static inline u32 gr_status_fe_const_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 gr_status_fe_const_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_fe_const_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_fe_const_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_fe_const_busy_f(void)
{
	return 0x80000;
}
static inline u32 gr_status_fe_gi_s(void)
{
	return 1;
}
static inline u32 gr_status_fe_gi_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 gr_status_fe_gi_m(void)
{
	return 0x1 << 21;
}
static inline u32 gr_status_fe_gi_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 gr_status_fe_gi_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_fe_gi_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_fe_gi_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_fe_gi_busy_f(void)
{
	return 0x200000;
}
static inline u32 gr_status_gpc_s(void)
{
	return 1;
}
static inline u32 gr_status_gpc_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_status_gpc_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_status_gpc_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_status_gpc_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_gpc_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_gpc_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_gpc_busy_f(void)
{
	return 0x1000000;
}
static inline u32 gr_status_be_s(void)
{
	return 1;
}
static inline u32 gr_status_be_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 gr_status_be_m(void)
{
	return 0x1 << 25;
}
static inline u32 gr_status_be_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 gr_status_be_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_be_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_status_be_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_be_busy_f(void)
{
	return 0x2000000;
}
static inline u32 gr_status_mask_r(void)
{
	return 0x00400610;
}
static inline u32 gr_status_mask_pd_s(void)
{
	return 1;
}
static inline u32 gr_status_mask_pd_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_status_mask_pd_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_status_mask_pd_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_status_mask_pd_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_mask_pd_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_status_mask_pd_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_mask_pd_enabled_f(void)
{
	return 0x100;
}
static inline u32 gr_status_mask_scc_s(void)
{
	return 1;
}
static inline u32 gr_status_mask_scc_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_status_mask_scc_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_status_mask_scc_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_status_mask_scc_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_mask_scc_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_status_mask_scc_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_mask_scc_enabled_f(void)
{
	return 0x800;
}
static inline u32 gr_status_mask_ssync_s(void)
{
	return 1;
}
static inline u32 gr_status_mask_ssync_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_status_mask_ssync_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_status_mask_ssync_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_status_mask_ssync_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_mask_ssync_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_status_mask_ssync_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_mask_ssync_enabled_f(void)
{
	return 0x1000;
}
static inline u32 gr_status_mask_rastwod_s(void)
{
	return 1;
}
static inline u32 gr_status_mask_rastwod_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 gr_status_mask_rastwod_m(void)
{
	return 0x1 << 14;
}
static inline u32 gr_status_mask_rastwod_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 gr_status_mask_rastwod_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_mask_rastwod_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_status_mask_rastwod_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_mask_rastwod_enabled_f(void)
{
	return 0x4000;
}
static inline u32 gr_status_mask_pma_s(void)
{
	return 1;
}
static inline u32 gr_status_mask_pma_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 gr_status_mask_pma_m(void)
{
	return 0x1 << 15;
}
static inline u32 gr_status_mask_pma_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 gr_status_mask_pma_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_mask_pma_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_status_mask_pma_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_mask_pma_enabled_f(void)
{
	return 0x8000;
}
static inline u32 gr_status_mask_pmmsys_s(void)
{
	return 1;
}
static inline u32 gr_status_mask_pmmsys_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_status_mask_pmmsys_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_status_mask_pmmsys_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_status_mask_pmmsys_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_status_mask_pmmsys_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_status_mask_pmmsys_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_status_mask_pmmsys_enabled_f(void)
{
	return 0x10000;
}
static inline u32 gr_engine_status_r(void)
{
	return 0x0040060c;
}
static inline u32 gr_engine_status_value_s(void)
{
	return 1;
}
static inline u32 gr_engine_status_value_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_engine_status_value_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_engine_status_value_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_engine_status_value_idle_v(void)
{
	return 0x00000000;
}
static inline u32 gr_engine_status_value_idle_f(void)
{
	return 0x0;
}
static inline u32 gr_engine_status_value_busy_v(void)
{
	return 0x00000001;
}
static inline u32 gr_engine_status_value_busy_f(void)
{
	return 0x1;
}
static inline u32 gr_pipe_bundle_address_r(void)
{
	return 0x00400200;
}
static inline u32 gr_pipe_bundle_address_value_s(void)
{
	return 16;
}
static inline u32 gr_pipe_bundle_address_value_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_pipe_bundle_address_value_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_pipe_bundle_address_value_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_pipe_bundle_address_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pipe_bundle_address_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_pipe_bundle_address_broadcast_s(void)
{
	return 1;
}
static inline u32 gr_pipe_bundle_address_broadcast_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_pipe_bundle_address_broadcast_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_pipe_bundle_address_broadcast_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_pipe_bundle_address_broadcast_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pipe_bundle_address_broadcast_init_f(void)
{
	return 0x0;
}
static inline u32 gr_pipe_bundle_data_r(void)
{
	return 0x00400204;
}
static inline u32 gr_pipe_bundle_data_value_s(void)
{
	return 32;
}
static inline u32 gr_pipe_bundle_data_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_pipe_bundle_data_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_pipe_bundle_data_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_pipe_bundle_data_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pipe_bundle_data_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_pipe_bundle_config_r(void)
{
	return 0x00400208;
}
static inline u32 gr_pipe_bundle_config_major_mode_s(void)
{
	return 4;
}
static inline u32 gr_pipe_bundle_config_major_mode_f(u32 v)
{
	return (v & 0xf) << 0;
}
static inline u32 gr_pipe_bundle_config_major_mode_m(void)
{
	return 0xf << 0;
}
static inline u32 gr_pipe_bundle_config_major_mode_v(u32 r)
{
	return (r >> 0) & 0xf;
}
static inline u32 gr_pipe_bundle_config_major_mode_none_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pipe_bundle_config_major_mode_none_f(void)
{
	return 0x0;
}
static inline u32 gr_pipe_bundle_config_major_mode_mem_to_memfmt_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pipe_bundle_config_major_mode_mem_to_memfmt_f(void)
{
	return 0x1;
}
static inline u32 gr_pipe_bundle_config_major_mode_twod_v(void)
{
	return 0x00000002;
}
static inline u32 gr_pipe_bundle_config_major_mode_twod_f(void)
{
	return 0x2;
}
static inline u32 gr_pipe_bundle_config_major_mode_threed_v(void)
{
	return 0x00000004;
}
static inline u32 gr_pipe_bundle_config_major_mode_threed_f(void)
{
	return 0x4;
}
static inline u32 gr_pipe_bundle_config_major_mode_compute_v(void)
{
	return 0x00000008;
}
static inline u32 gr_pipe_bundle_config_major_mode_compute_f(void)
{
	return 0x8;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_s(void)
{
	return 4;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_f(u32 v)
{
	return (v & 0xf) << 4;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_m(void)
{
	return 0xf << 4;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_v(u32 r)
{
	return (r >> 4) & 0xf;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_none_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_none_f(void)
{
	return 0x0;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_mem_to_memfmt_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_mem_to_memfmt_f(void)
{
	return 0x10;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_twod_v(void)
{
	return 0x00000002;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_twod_f(void)
{
	return 0x20;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_threed_v(void)
{
	return 0x00000004;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_threed_f(void)
{
	return 0x40;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_compute_v(void)
{
	return 0x00000008;
}
static inline u32 gr_pipe_bundle_config_current_object_major_mode_compute_f(void)
{
	return 0x80;
}
static inline u32 gr_pipe_bundle_config_override_pipe_mode_s(void)
{
	return 1;
}
static inline u32 gr_pipe_bundle_config_override_pipe_mode_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_pipe_bundle_config_override_pipe_mode_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_pipe_bundle_config_override_pipe_mode_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_pipe_bundle_config_override_pipe_mode_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pipe_bundle_config_override_pipe_mode_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_pipe_bundle_config_override_pipe_mode_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pipe_bundle_config_override_pipe_mode_enabled_f(void)
{
	return 0x80000000;
}
static inline u32 gr_fe_hww_esr_r(void)
{
	return 0x00404000;
}
static inline u32 gr_fe_hww_esr_injected_bundle_error_s(void)
{
	return 1;
}
static inline u32 gr_fe_hww_esr_injected_bundle_error_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_fe_hww_esr_injected_bundle_error_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_fe_hww_esr_injected_bundle_error_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_fe_hww_esr_injected_bundle_error_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fe_hww_esr_injected_bundle_error_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_fe_hww_esr_injected_bundle_error_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fe_hww_esr_injected_bundle_error_pending_f(void)
{
	return 0x1;
}
static inline u32 gr_fe_hww_esr_class_subch_mismatch_s(void)
{
	return 1;
}
static inline u32 gr_fe_hww_esr_class_subch_mismatch_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_fe_hww_esr_class_subch_mismatch_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_fe_hww_esr_class_subch_mismatch_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_fe_hww_esr_class_subch_mismatch_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fe_hww_esr_class_subch_mismatch_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_fe_hww_esr_class_subch_mismatch_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fe_hww_esr_class_subch_mismatch_pending_f(void)
{
	return 0x2;
}
static inline u32 gr_fe_hww_esr_subchsw_during_notify_s(void)
{
	return 1;
}
static inline u32 gr_fe_hww_esr_subchsw_during_notify_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_fe_hww_esr_subchsw_during_notify_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_fe_hww_esr_subchsw_during_notify_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_fe_hww_esr_subchsw_during_notify_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fe_hww_esr_subchsw_during_notify_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_fe_hww_esr_subchsw_during_notify_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fe_hww_esr_subchsw_during_notify_pending_f(void)
{
	return 0x4;
}
static inline u32 gr_fe_hww_esr_reset_s(void)
{
	return 1;
}
static inline u32 gr_fe_hww_esr_reset_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_fe_hww_esr_reset_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_fe_hww_esr_reset_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_fe_hww_esr_reset_active_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fe_hww_esr_reset_active_f(void)
{
	return 0x40000000;
}
static inline u32 gr_fe_hww_esr_en_s(void)
{
	return 1;
}
static inline u32 gr_fe_hww_esr_en_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_fe_hww_esr_en_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_fe_hww_esr_en_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_fe_hww_esr_en_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fe_hww_esr_en_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fe_hww_esr_en_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fe_hww_esr_en_enable_f(void)
{
	return 0x80000000;
}
static inline u32 gr_fe_hww_esr_info_v(void)
{
	return 0x004041b0;
}
static inline u32 gr_fe_hww_esr_info_class_subch_mismatch_class_s(void)
{
	return 16;
}
static inline u32 gr_fe_hww_esr_info_class_subch_mismatch_class_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_fe_hww_esr_info_class_subch_mismatch_class_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_fe_hww_esr_info_class_subch_mismatch_class_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_fe_hww_esr_info_class_subch_mismatch_subch_s(void)
{
	return 3;
}
static inline u32 gr_fe_hww_esr_info_class_subch_mismatch_subch_f(u32 v)
{
	return (v & 0x7) << 16;
}
static inline u32 gr_fe_hww_esr_info_class_subch_mismatch_subch_m(void)
{
	return 0x7 << 16;
}
static inline u32 gr_fe_hww_esr_info_class_subch_mismatch_subch_v(u32 r)
{
	return (r >> 16) & 0x7;
}
static inline u32 gr_fe_go_idle_timeout_r(void)
{
	return 0x00404154;
}
static inline u32 gr_fe_go_idle_timeout_count_s(void)
{
	return 32;
}
static inline u32 gr_fe_go_idle_timeout_count_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_fe_go_idle_timeout_count_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_fe_go_idle_timeout_count_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_fe_go_idle_timeout_count_init_v(void)
{
	return 0x00000400;
}
static inline u32 gr_fe_go_idle_timeout_count_init_f(void)
{
	return 0x400;
}
static inline u32 gr_fe_go_idle_timeout_count__prod_v(void)
{
	return 0x00000400;
}
static inline u32 gr_fe_go_idle_timeout_count__prod_f(void)
{
	return 0x400;
}
static inline u32 gr_fe_go_idle_timeout_count_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fe_go_idle_timeout_count_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fe_object_table_r(u32 i)
{
	return 0x00404200+((i)*4);
}
static inline u32 gr_fe_object_table__size_1_v(void)
{
	return 4;
}
static inline u32 gr_fe_object_table_nvclass_s(void)
{
	return 16;
}
static inline u32 gr_fe_object_table_nvclass_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_fe_object_table_nvclass_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_fe_object_table_nvclass_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_fe_object_table_nvclass_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fe_object_table_nvclass_init_f(void)
{
	return 0x0;
}
static inline u32 gr_pri_mme_shadow_raw_index_r(void)
{
	return 0x00404488;
}
static inline u32 gr_pri_mme_shadow_raw_index_nvclass_s(void)
{
	return 16;
}
static inline u32 gr_pri_mme_shadow_raw_index_nvclass_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_pri_mme_shadow_raw_index_nvclass_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_pri_mme_shadow_raw_index_nvclass_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_pri_mme_shadow_raw_index_nvclass_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pri_mme_shadow_raw_index_nvclass_init_f(void)
{
	return 0x0;
}
static inline u32 gr_pri_mme_shadow_raw_index_method_addr_s(void)
{
	return 12;
}
static inline u32 gr_pri_mme_shadow_raw_index_method_addr_f(u32 v)
{
	return (v & 0xfff) << 16;
}
static inline u32 gr_pri_mme_shadow_raw_index_method_addr_m(void)
{
	return 0xfff << 16;
}
static inline u32 gr_pri_mme_shadow_raw_index_method_addr_v(u32 r)
{
	return (r >> 16) & 0xfff;
}
static inline u32 gr_pri_mme_shadow_raw_index_method_addr_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pri_mme_shadow_raw_index_method_addr_init_f(void)
{
	return 0x0;
}
static inline u32 gr_pri_mme_shadow_raw_index_read_s(void)
{
	return 1;
}
static inline u32 gr_pri_mme_shadow_raw_index_read_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_pri_mme_shadow_raw_index_read_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_pri_mme_shadow_raw_index_read_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_pri_mme_shadow_raw_index_read_done_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pri_mme_shadow_raw_index_read_done_f(void)
{
	return 0x0;
}
static inline u32 gr_pri_mme_shadow_raw_index_read_trigger_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pri_mme_shadow_raw_index_read_trigger_f(void)
{
	return 0x40000000;
}
static inline u32 gr_pri_mme_shadow_raw_index_write_s(void)
{
	return 1;
}
static inline u32 gr_pri_mme_shadow_raw_index_write_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_pri_mme_shadow_raw_index_write_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_pri_mme_shadow_raw_index_write_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_pri_mme_shadow_raw_index_write_done_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pri_mme_shadow_raw_index_write_done_f(void)
{
	return 0x0;
}
static inline u32 gr_pri_mme_shadow_raw_index_write_trigger_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pri_mme_shadow_raw_index_write_trigger_f(void)
{
	return 0x80000000;
}
static inline u32 gr_pri_mme_shadow_raw_data_r(void)
{
	return 0x0040448c;
}
static inline u32 gr_pri_mme_shadow_raw_data_v_s(void)
{
	return 32;
}
static inline u32 gr_pri_mme_shadow_raw_data_v_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_pri_mme_shadow_raw_data_v_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_pri_mme_shadow_raw_data_v_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_pri_mme_shadow_raw_data_v_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pri_mme_shadow_raw_data_v_init_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_r(void)
{
	return 0x00404490;
}
static inline u32 gr_mme_hww_esr_missing_macro_data_s(void)
{
	return 1;
}
static inline u32 gr_mme_hww_esr_missing_macro_data_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_mme_hww_esr_missing_macro_data_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_mme_hww_esr_missing_macro_data_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_mme_hww_esr_missing_macro_data_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_missing_macro_data_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_missing_macro_data_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_mme_hww_esr_missing_macro_data_pending_f(void)
{
	return 0x1;
}
static inline u32 gr_mme_hww_esr_extra_macro_data_s(void)
{
	return 1;
}
static inline u32 gr_mme_hww_esr_extra_macro_data_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_mme_hww_esr_extra_macro_data_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_mme_hww_esr_extra_macro_data_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_mme_hww_esr_extra_macro_data_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_extra_macro_data_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_extra_macro_data_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_mme_hww_esr_extra_macro_data_pending_f(void)
{
	return 0x2;
}
static inline u32 gr_mme_hww_esr_illegal_opcode_s(void)
{
	return 1;
}
static inline u32 gr_mme_hww_esr_illegal_opcode_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_mme_hww_esr_illegal_opcode_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_mme_hww_esr_illegal_opcode_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_mme_hww_esr_illegal_opcode_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_illegal_opcode_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_illegal_opcode_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_mme_hww_esr_illegal_opcode_pending_f(void)
{
	return 0x4;
}
static inline u32 gr_mme_hww_esr_branch_in_delay_slot_s(void)
{
	return 1;
}
static inline u32 gr_mme_hww_esr_branch_in_delay_slot_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_mme_hww_esr_branch_in_delay_slot_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_mme_hww_esr_branch_in_delay_slot_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_mme_hww_esr_branch_in_delay_slot_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_branch_in_delay_slot_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_branch_in_delay_slot_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_mme_hww_esr_branch_in_delay_slot_pending_f(void)
{
	return 0x8;
}
static inline u32 gr_mme_hww_esr_max_instr_limit_s(void)
{
	return 1;
}
static inline u32 gr_mme_hww_esr_max_instr_limit_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_mme_hww_esr_max_instr_limit_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_mme_hww_esr_max_instr_limit_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_mme_hww_esr_max_instr_limit_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_max_instr_limit_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_max_instr_limit_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_mme_hww_esr_max_instr_limit_pending_f(void)
{
	return 0x10;
}
static inline u32 gr_mme_hww_esr_stop_on_trap_s(void)
{
	return 1;
}
static inline u32 gr_mme_hww_esr_stop_on_trap_f(u32 v)
{
	return (v & 0x1) << 29;
}
static inline u32 gr_mme_hww_esr_stop_on_trap_m(void)
{
	return 0x1 << 29;
}
static inline u32 gr_mme_hww_esr_stop_on_trap_v(u32 r)
{
	return (r >> 29) & 0x1;
}
static inline u32 gr_mme_hww_esr_stop_on_trap_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_stop_on_trap_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_stop_on_trap_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_mme_hww_esr_stop_on_trap_enabled_f(void)
{
	return 0x20000000;
}
static inline u32 gr_mme_hww_esr_reset_s(void)
{
	return 1;
}
static inline u32 gr_mme_hww_esr_reset_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_mme_hww_esr_reset_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_mme_hww_esr_reset_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_mme_hww_esr_reset_v_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_reset_v_0_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_reset_active_v(void)
{
	return 0x00000001;
}
static inline u32 gr_mme_hww_esr_reset_active_f(void)
{
	return 0x40000000;
}
static inline u32 gr_mme_hww_esr_en_s(void)
{
	return 1;
}
static inline u32 gr_mme_hww_esr_en_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_mme_hww_esr_en_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_mme_hww_esr_en_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_mme_hww_esr_en_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_en_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_en_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_mme_hww_esr_en_enable_f(void)
{
	return 0x80000000;
}
static inline u32 gr_mme_hww_esr_info_v(void)
{
	return 0x00404494;
}
static inline u32 gr_mme_hww_esr_info_pc_s(void)
{
	return 11;
}
static inline u32 gr_mme_hww_esr_info_pc_f(u32 v)
{
	return (v & 0x7ff) << 0;
}
static inline u32 gr_mme_hww_esr_info_pc_m(void)
{
	return 0x7ff << 0;
}
static inline u32 gr_mme_hww_esr_info_pc_v(u32 r)
{
	return (r >> 0) & 0x7ff;
}
static inline u32 gr_mme_hww_esr_info_pc_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_info_pc_init_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_info_pc_valid_s(void)
{
	return 1;
}
static inline u32 gr_mme_hww_esr_info_pc_valid_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 gr_mme_hww_esr_info_pc_valid_m(void)
{
	return 0x1 << 28;
}
static inline u32 gr_mme_hww_esr_info_pc_valid_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 gr_mme_hww_esr_info_pc_valid_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_info_pc_valid_init_f(void)
{
	return 0x0;
}
static inline u32 gr_mme_hww_esr_info2_v(void)
{
	return 0x0040449c;
}
static inline u32 gr_mme_hww_esr_info2_ir_s(void)
{
	return 32;
}
static inline u32 gr_mme_hww_esr_info2_ir_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_mme_hww_esr_info2_ir_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_mme_hww_esr_info2_ir_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_mme_hww_esr_info2_ir_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_mme_hww_esr_info2_ir_init_f(void)
{
	return 0x0;
}
static inline u32 gr_memfmt_hww_esr_r(void)
{
	return 0x00404600;
}
static inline u32 gr_memfmt_hww_esr_extra_inline_data_s(void)
{
	return 1;
}
static inline u32 gr_memfmt_hww_esr_extra_inline_data_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_memfmt_hww_esr_extra_inline_data_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_memfmt_hww_esr_extra_inline_data_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_memfmt_hww_esr_extra_inline_data_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_memfmt_hww_esr_extra_inline_data_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_memfmt_hww_esr_extra_inline_data_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_memfmt_hww_esr_extra_inline_data_pending_f(void)
{
	return 0x1;
}
static inline u32 gr_memfmt_hww_esr_missing_inline_data_s(void)
{
	return 1;
}
static inline u32 gr_memfmt_hww_esr_missing_inline_data_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_memfmt_hww_esr_missing_inline_data_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_memfmt_hww_esr_missing_inline_data_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_memfmt_hww_esr_missing_inline_data_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_memfmt_hww_esr_missing_inline_data_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_memfmt_hww_esr_missing_inline_data_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_memfmt_hww_esr_missing_inline_data_pending_f(void)
{
	return 0x2;
}
static inline u32 gr_memfmt_hww_esr_reset_s(void)
{
	return 1;
}
static inline u32 gr_memfmt_hww_esr_reset_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_memfmt_hww_esr_reset_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_memfmt_hww_esr_reset_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_memfmt_hww_esr_reset_v_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_memfmt_hww_esr_reset_v_0_f(void)
{
	return 0x0;
}
static inline u32 gr_memfmt_hww_esr_reset_active_v(void)
{
	return 0x00000001;
}
static inline u32 gr_memfmt_hww_esr_reset_active_f(void)
{
	return 0x40000000;
}
static inline u32 gr_memfmt_hww_esr_en_s(void)
{
	return 1;
}
static inline u32 gr_memfmt_hww_esr_en_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_memfmt_hww_esr_en_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_memfmt_hww_esr_en_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_memfmt_hww_esr_en_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_memfmt_hww_esr_en_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_memfmt_hww_esr_en_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_memfmt_hww_esr_en_enable_f(void)
{
	return 0x80000000;
}
static inline u32 gr_fecs_falcon_addr_v(void)
{
	return 0x004090ac;
}
static inline u32 gr_fecs_falcon_addr_lsb_s(void)
{
	return 6;
}
static inline u32 gr_fecs_falcon_addr_lsb_f(u32 v)
{
	return (v & 0x3f) << 0;
}
static inline u32 gr_fecs_falcon_addr_lsb_m(void)
{
	return 0x3f << 0;
}
static inline u32 gr_fecs_falcon_addr_lsb_v(u32 r)
{
	return (r >> 0) & 0x3f;
}
static inline u32 gr_fecs_falcon_addr_lsb_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_falcon_addr_lsb_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_falcon_addr_msb_s(void)
{
	return 6;
}
static inline u32 gr_fecs_falcon_addr_msb_f(u32 v)
{
	return (v & 0x3f) << 6;
}
static inline u32 gr_fecs_falcon_addr_msb_m(void)
{
	return 0x3f << 6;
}
static inline u32 gr_fecs_falcon_addr_msb_v(u32 r)
{
	return (r >> 6) & 0x3f;
}
static inline u32 gr_fecs_falcon_addr_msb_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_falcon_addr_msb_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_falcon_addr_ext_s(void)
{
	return 12;
}
static inline u32 gr_fecs_falcon_addr_ext_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 gr_fecs_falcon_addr_ext_m(void)
{
	return 0xfff << 0;
}
static inline u32 gr_fecs_falcon_addr_ext_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 gr_fecs_cpuctl_r(void)
{
	return 0x00409100;
}
static inline u32 gr_fecs_cpuctl_iinval_s(void)
{
	return 1;
}
static inline u32 gr_fecs_cpuctl_iinval_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_fecs_cpuctl_iinval_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_fecs_cpuctl_iinval_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_fecs_cpuctl_iinval_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_cpuctl_iinval_true_f(void)
{
	return 0x1;
}
static inline u32 gr_fecs_cpuctl_iinval_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_cpuctl_iinval_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_cpuctl_startcpu_s(void)
{
	return 1;
}
static inline u32 gr_fecs_cpuctl_startcpu_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_fecs_cpuctl_startcpu_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_fecs_cpuctl_startcpu_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_fecs_cpuctl_startcpu_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_cpuctl_startcpu_true_f(void)
{
	return 0x2;
}
static inline u32 gr_fecs_cpuctl_startcpu_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_cpuctl_startcpu_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_cpuctl_sreset_s(void)
{
	return 1;
}
static inline u32 gr_fecs_cpuctl_sreset_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_fecs_cpuctl_sreset_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_fecs_cpuctl_sreset_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_fecs_cpuctl_sreset_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_cpuctl_sreset_true_f(void)
{
	return 0x4;
}
static inline u32 gr_fecs_cpuctl_sreset_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_cpuctl_sreset_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_cpuctl_hreset_s(void)
{
	return 1;
}
static inline u32 gr_fecs_cpuctl_hreset_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_fecs_cpuctl_hreset_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_fecs_cpuctl_hreset_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_fecs_cpuctl_hreset_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_cpuctl_hreset_true_f(void)
{
	return 0x8;
}
static inline u32 gr_fecs_cpuctl_hreset_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_cpuctl_hreset_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_cpuctl_halted_s(void)
{
	return 1;
}
static inline u32 gr_fecs_cpuctl_halted_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_fecs_cpuctl_halted_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_fecs_cpuctl_halted_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_fecs_cpuctl_halted_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_cpuctl_halted_true_f(void)
{
	return 0x10;
}
static inline u32 gr_fecs_cpuctl_halted_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_cpuctl_halted_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_cpuctl_stopped_s(void)
{
	return 1;
}
static inline u32 gr_fecs_cpuctl_stopped_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_fecs_cpuctl_stopped_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_fecs_cpuctl_stopped_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_fecs_cpuctl_stopped_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_cpuctl_stopped_true_f(void)
{
	return 0x20;
}
static inline u32 gr_fecs_cpuctl_stopped_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_cpuctl_stopped_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_dmactl_r(void)
{
	return 0x0040910c;
}
static inline u32 gr_fecs_dmactl_require_ctx_s(void)
{
	return 1;
}
static inline u32 gr_fecs_dmactl_require_ctx_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_fecs_dmactl_require_ctx_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_fecs_dmactl_require_ctx_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_fecs_dmactl_require_ctx_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_dmactl_require_ctx_init_f(void)
{
	return 0x1;
}
static inline u32 gr_fecs_dmactl_require_ctx_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_dmactl_require_ctx_true_f(void)
{
	return 0x1;
}
static inline u32 gr_fecs_dmactl_require_ctx_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_dmactl_require_ctx_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_dmactl_dmem_scrubbing_s(void)
{
	return 1;
}
static inline u32 gr_fecs_dmactl_dmem_scrubbing_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_fecs_dmactl_dmem_scrubbing_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_fecs_dmactl_dmem_scrubbing_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_fecs_dmactl_dmem_scrubbing_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_dmactl_dmem_scrubbing_pending_f(void)
{
	return 0x2;
}
static inline u32 gr_fecs_dmactl_dmem_scrubbing_done_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_dmactl_dmem_scrubbing_done_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_dmactl_imem_scrubbing_s(void)
{
	return 1;
}
static inline u32 gr_fecs_dmactl_imem_scrubbing_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_fecs_dmactl_imem_scrubbing_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_fecs_dmactl_imem_scrubbing_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_fecs_dmactl_imem_scrubbing_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_dmactl_imem_scrubbing_pending_f(void)
{
	return 0x4;
}
static inline u32 gr_fecs_dmactl_imem_scrubbing_done_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_dmactl_imem_scrubbing_done_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_dmactl_dmaq_num_s(void)
{
	return 4;
}
static inline u32 gr_fecs_dmactl_dmaq_num_f(u32 v)
{
	return (v & 0xf) << 3;
}
static inline u32 gr_fecs_dmactl_dmaq_num_m(void)
{
	return 0xf << 3;
}
static inline u32 gr_fecs_dmactl_dmaq_num_v(u32 r)
{
	return (r >> 3) & 0xf;
}
static inline u32 gr_fecs_imemc_r(u32 i)
{
	return 0x00409180+((i)*16);
}
static inline u32 gr_fecs_imemc__size_1_v(void)
{
	return 4;
}
static inline u32 gr_fecs_imemc_offs_s(void)
{
	return 6;
}
static inline u32 gr_fecs_imemc_offs_f(u32 v)
{
	return (v & 0x3f) << 2;
}
static inline u32 gr_fecs_imemc_offs_m(void)
{
	return 0x3f << 2;
}
static inline u32 gr_fecs_imemc_offs_v(u32 r)
{
	return (r >> 2) & 0x3f;
}
static inline u32 gr_fecs_imemc_offs_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_imemc_offs_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_imemc_blk_s(void)
{
	return 8;
}
static inline u32 gr_fecs_imemc_blk_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_fecs_imemc_blk_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_fecs_imemc_blk_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_fecs_imemc_blk_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_imemc_blk_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_imemc_aincw_s(void)
{
	return 1;
}
static inline u32 gr_fecs_imemc_aincw_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_fecs_imemc_aincw_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_fecs_imemc_aincw_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_fecs_imemc_aincw_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_imemc_aincw_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_imemc_aincw_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_imemc_aincw_true_f(void)
{
	return 0x1000000;
}
static inline u32 gr_fecs_imemc_aincw_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_imemc_aincw_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_imemc_aincr_s(void)
{
	return 1;
}
static inline u32 gr_fecs_imemc_aincr_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 gr_fecs_imemc_aincr_m(void)
{
	return 0x1 << 25;
}
static inline u32 gr_fecs_imemc_aincr_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 gr_fecs_imemc_aincr_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_imemc_aincr_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_imemc_aincr_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_imemc_aincr_true_f(void)
{
	return 0x2000000;
}
static inline u32 gr_fecs_imemc_aincr_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_imemc_aincr_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_imemc_secure_s(void)
{
	return 1;
}
static inline u32 gr_fecs_imemc_secure_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 gr_fecs_imemc_secure_m(void)
{
	return 0x1 << 28;
}
static inline u32 gr_fecs_imemc_secure_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 gr_fecs_imemc_secure_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_imemc_secure_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_imemc_sec_atomic_s(void)
{
	return 1;
}
static inline u32 gr_fecs_imemc_sec_atomic_f(u32 v)
{
	return (v & 0x1) << 29;
}
static inline u32 gr_fecs_imemc_sec_atomic_m(void)
{
	return 0x1 << 29;
}
static inline u32 gr_fecs_imemc_sec_atomic_v(u32 r)
{
	return (r >> 29) & 0x1;
}
static inline u32 gr_fecs_imemc_sec_atomic_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_imemc_sec_atomic_true_f(void)
{
	return 0x20000000;
}
static inline u32 gr_fecs_imemc_sec_atomic_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_imemc_sec_atomic_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_imemc_sec_wr_vio_s(void)
{
	return 1;
}
static inline u32 gr_fecs_imemc_sec_wr_vio_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_fecs_imemc_sec_wr_vio_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_fecs_imemc_sec_wr_vio_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_fecs_imemc_sec_wr_vio_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_imemc_sec_wr_vio_true_f(void)
{
	return 0x40000000;
}
static inline u32 gr_fecs_imemc_sec_wr_vio_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_imemc_sec_wr_vio_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_imemc_sec_lock_s(void)
{
	return 1;
}
static inline u32 gr_fecs_imemc_sec_lock_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_fecs_imemc_sec_lock_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_fecs_imemc_sec_lock_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_fecs_imemc_sec_lock_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_imemc_sec_lock_true_f(void)
{
	return 0x80000000;
}
static inline u32 gr_fecs_imemc_sec_lock_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_imemc_sec_lock_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_imemd_r(u32 i)
{
	return 0x00409184+((i)*16);
}
static inline u32 gr_fecs_imemd__size_1_v(void)
{
	return 4;
}
static inline u32 gr_fecs_imemd_data_s(void)
{
	return 32;
}
static inline u32 gr_fecs_imemd_data_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_fecs_imemd_data_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_fecs_imemd_data_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_fecs_imemt_r(u32 i)
{
	return 0x00409188+((i)*16);
}
static inline u32 gr_fecs_imemt__size_1_v(void)
{
	return 4;
}
static inline u32 gr_fecs_imemt_tag_s(void)
{
	return 16;
}
static inline u32 gr_fecs_imemt_tag_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_fecs_imemt_tag_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_fecs_imemt_tag_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_fecs_dmemc_r(u32 i)
{
	return 0x004091c0+((i)*8);
}
static inline u32 gr_fecs_dmemc__size_1_v(void)
{
	return 8;
}
static inline u32 gr_fecs_dmemc_offs_s(void)
{
	return 6;
}
static inline u32 gr_fecs_dmemc_offs_f(u32 v)
{
	return (v & 0x3f) << 2;
}
static inline u32 gr_fecs_dmemc_offs_m(void)
{
	return 0x3f << 2;
}
static inline u32 gr_fecs_dmemc_offs_v(u32 r)
{
	return (r >> 2) & 0x3f;
}
static inline u32 gr_fecs_dmemc_offs_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_dmemc_offs_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_dmemc_blk_s(void)
{
	return 8;
}
static inline u32 gr_fecs_dmemc_blk_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_fecs_dmemc_blk_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_fecs_dmemc_blk_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_fecs_dmemc_blk_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_dmemc_blk_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_dmemc_aincw_s(void)
{
	return 1;
}
static inline u32 gr_fecs_dmemc_aincw_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_fecs_dmemc_aincw_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_fecs_dmemc_aincw_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_fecs_dmemc_aincw_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_dmemc_aincw_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_dmemc_aincw_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_dmemc_aincw_true_f(void)
{
	return 0x1000000;
}
static inline u32 gr_fecs_dmemc_aincw_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_dmemc_aincw_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_dmemc_aincr_s(void)
{
	return 1;
}
static inline u32 gr_fecs_dmemc_aincr_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 gr_fecs_dmemc_aincr_m(void)
{
	return 0x1 << 25;
}
static inline u32 gr_fecs_dmemc_aincr_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 gr_fecs_dmemc_aincr_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_dmemc_aincr_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_dmemc_aincr_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_dmemc_aincr_true_f(void)
{
	return 0x2000000;
}
static inline u32 gr_fecs_dmemc_aincr_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_dmemc_aincr_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_dmemd_r(u32 i)
{
	return 0x004091c4+((i)*8);
}
static inline u32 gr_fecs_dmemd__size_1_v(void)
{
	return 8;
}
static inline u32 gr_fecs_dmemd_data_s(void)
{
	return 32;
}
static inline u32 gr_fecs_dmemd_data_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_fecs_dmemd_data_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_fecs_dmemd_data_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_fecs_current_ctx_r(void)
{
	return 0x00409b00;
}
static inline u32 gr_fecs_current_ctx_ptr_s(void)
{
	return 28;
}
static inline u32 gr_fecs_current_ctx_ptr_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 gr_fecs_current_ctx_ptr_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 gr_fecs_current_ctx_ptr_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 gr_fecs_current_ctx_ptr_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_current_ctx_ptr_0_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_current_ctx_target_s(void)
{
	return 2;
}
static inline u32 gr_fecs_current_ctx_target_f(u32 v)
{
	return (v & 0x3) << 28;
}
static inline u32 gr_fecs_current_ctx_target_m(void)
{
	return 0x3 << 28;
}
static inline u32 gr_fecs_current_ctx_target_v(u32 r)
{
	return (r >> 28) & 0x3;
}
static inline u32 gr_fecs_current_ctx_target_vid_mem_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_current_ctx_target_vid_mem_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_current_ctx_target_sys_mem_coherent_v(void)
{
	return 0x00000002;
}
static inline u32 gr_fecs_current_ctx_target_sys_mem_coherent_f(void)
{
	return 0x20000000;
}
static inline u32 gr_fecs_current_ctx_target_sys_mem_noncoherent_v(void)
{
	return 0x00000003;
}
static inline u32 gr_fecs_current_ctx_target_sys_mem_noncoherent_f(void)
{
	return 0x30000000;
}
static inline u32 gr_fecs_current_ctx_valid_s(void)
{
	return 1;
}
static inline u32 gr_fecs_current_ctx_valid_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_fecs_current_ctx_valid_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_fecs_current_ctx_valid_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_fecs_current_ctx_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_current_ctx_valid_false_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_current_ctx_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_current_ctx_valid_true_f(void)
{
	return 0x80000000;
}
static inline u32 gr_fecs_method_data_r(void)
{
	return 0x00409500;
}
static inline u32 gr_fecs_method_data_v_s(void)
{
	return 32;
}
static inline u32 gr_fecs_method_data_v_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_fecs_method_data_v_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_fecs_method_data_v_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_fecs_method_data_a_v(void)
{
	return 0x0040950c;
}
static inline u32 gr_fecs_method_data_a_v_s(void)
{
	return 32;
}
static inline u32 gr_fecs_method_data_a_v_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_fecs_method_data_a_v_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_fecs_method_data_a_v_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_fecs_method_push_r(void)
{
	return 0x00409504;
}
static inline u32 gr_fecs_method_push_priv_s(void)
{
	return 1;
}
static inline u32 gr_fecs_method_push_priv_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_fecs_method_push_priv_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_fecs_method_push_priv_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_fecs_method_push_adr_s(void)
{
	return 12;
}
static inline u32 gr_fecs_method_push_adr_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 gr_fecs_method_push_adr_m(void)
{
	return 0xfff << 0;
}
static inline u32 gr_fecs_method_push_adr_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 gr_fecs_method_push_adr_nop_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_method_push_adr_nop_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_method_push_adr_wfi_save_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_method_push_adr_wfi_save_f(void)
{
	return 0x1;
}
static inline u32 gr_fecs_method_push_adr_wfi_restore_v(void)
{
	return 0x00000002;
}
static inline u32 gr_fecs_method_push_adr_wfi_restore_f(void)
{
	return 0x2;
}
static inline u32 gr_fecs_method_push_adr_bind_pointer_v(void)
{
	return 0x00000003;
}
static inline u32 gr_fecs_method_push_adr_bind_pointer_f(void)
{
	return 0x3;
}
static inline u32 gr_fecs_method_push_adr_bind_pointer_only_v(void)
{
	return 0x00000060;
}
static inline u32 gr_fecs_method_push_adr_bind_pointer_only_f(void)
{
	return 0x60;
}
static inline u32 gr_fecs_method_push_adr_halt_pipeline_v(void)
{
	return 0x00000004;
}
static inline u32 gr_fecs_method_push_adr_halt_pipeline_f(void)
{
	return 0x4;
}
static inline u32 gr_fecs_method_push_adr_halt_pipeline_new_v(void)
{
	return 0x00000007;
}
static inline u32 gr_fecs_method_push_adr_halt_pipeline_new_f(void)
{
	return 0x7;
}
static inline u32 gr_fecs_method_push_adr_unhalt_pipeline_v(void)
{
	return 0x00000005;
}
static inline u32 gr_fecs_method_push_adr_unhalt_pipeline_f(void)
{
	return 0x5;
}
static inline u32 gr_fecs_method_push_adr_context_reset_v(void)
{
	return 0x00000006;
}
static inline u32 gr_fecs_method_push_adr_context_reset_f(void)
{
	return 0x6;
}
static inline u32 gr_fecs_method_push_adr_discover_image_size_v(void)
{
	return 0x00000010;
}
static inline u32 gr_fecs_method_push_adr_discover_image_size_f(void)
{
	return 0x10;
}
static inline u32 gr_fecs_method_push_adr_prepare_for_initialization_v(void)
{
	return 0x00000011;
}
static inline u32 gr_fecs_method_push_adr_prepare_for_initialization_f(void)
{
	return 0x11;
}
static inline u32 gr_fecs_method_push_adr_wfi_save_only_v(void)
{
	return 0x00000008;
}
static inline u32 gr_fecs_method_push_adr_wfi_save_only_f(void)
{
	return 0x8;
}
static inline u32 gr_fecs_method_push_adr_wfi_golden_save_v(void)
{
	return 0x00000009;
}
static inline u32 gr_fecs_method_push_adr_wfi_golden_save_f(void)
{
	return 0x9;
}
static inline u32 gr_fecs_method_push_adr_wfi_save_restore_v(void)
{
	return 0x0000000a;
}
static inline u32 gr_fecs_method_push_adr_wfi_save_restore_f(void)
{
	return 0xa;
}
static inline u32 gr_fecs_method_push_adr_wfi_v(void)
{
	return 0x0000000b;
}
static inline u32 gr_fecs_method_push_adr_wfi_f(void)
{
	return 0xb;
}
static inline u32 gr_fecs_method_push_adr_nochsw_mode_v(void)
{
	return 0x0000000c;
}
static inline u32 gr_fecs_method_push_adr_nochsw_mode_f(void)
{
	return 0xc;
}
static inline u32 gr_fecs_method_push_adr_restore_golden_v(void)
{
	return 0x00000015;
}
static inline u32 gr_fecs_method_push_adr_restore_golden_f(void)
{
	return 0x15;
}
static inline u32 gr_fecs_method_push_adr_discover_zcull_image_size_v(void)
{
	return 0x00000016;
}
static inline u32 gr_fecs_method_push_adr_discover_zcull_image_size_f(void)
{
	return 0x16;
}
static inline u32 gr_fecs_method_push_adr_discover_pm_image_size_v(void)
{
	return 0x00000025;
}
static inline u32 gr_fecs_method_push_adr_discover_pm_image_size_f(void)
{
	return 0x25;
}
static inline u32 gr_fecs_method_push_adr_discover_reglist_image_size_v(void)
{
	return 0x00000030;
}
static inline u32 gr_fecs_method_push_adr_discover_reglist_image_size_f(void)
{
	return 0x30;
}
static inline u32 gr_fecs_method_push_adr_set_reglist_bind_instance_v(void)
{
	return 0x00000031;
}
static inline u32 gr_fecs_method_push_adr_set_reglist_bind_instance_f(void)
{
	return 0x31;
}
static inline u32 gr_fecs_method_push_adr_set_reglist_virtual_address_v(void)
{
	return 0x00000032;
}
static inline u32 gr_fecs_method_push_adr_set_reglist_virtual_address_f(void)
{
	return 0x32;
}
static inline u32 gr_fecs_method_push_adr_save_reglist_v(void)
{
	return 0x00000033;
}
static inline u32 gr_fecs_method_push_adr_save_reglist_f(void)
{
	return 0x33;
}
static inline u32 gr_fecs_method_push_adr_restore_reglist_v(void)
{
	return 0x00000034;
}
static inline u32 gr_fecs_method_push_adr_restore_reglist_f(void)
{
	return 0x34;
}
static inline u32 gr_fecs_method_push_adr_stop_ctxsw_v(void)
{
	return 0x00000038;
}
static inline u32 gr_fecs_method_push_adr_stop_ctxsw_f(void)
{
	return 0x38;
}
static inline u32 gr_fecs_method_push_adr_start_ctxsw_v(void)
{
	return 0x00000039;
}
static inline u32 gr_fecs_method_push_adr_start_ctxsw_f(void)
{
	return 0x39;
}
static inline u32 gr_fecs_method_push_adr_crc_check_set_in_surf_size_v(void)
{
	return 0x00000054;
}
static inline u32 gr_fecs_method_push_adr_crc_check_set_in_surf_size_f(void)
{
	return 0x54;
}
static inline u32 gr_fecs_method_push_adr_crc_check_set_in_surf_offset_v(void)
{
	return 0x00000055;
}
static inline u32 gr_fecs_method_push_adr_crc_check_set_in_surf_offset_f(void)
{
	return 0x55;
}
static inline u32 gr_fecs_method_push_adr_crc_check_set_out_surf_offset_v(void)
{
	return 0x00000056;
}
static inline u32 gr_fecs_method_push_adr_crc_check_set_out_surf_offset_f(void)
{
	return 0x56;
}
static inline u32 gr_fecs_method_push_adr_crc_check_calculate_v(void)
{
	return 0x00000057;
}
static inline u32 gr_fecs_method_push_adr_crc_check_calculate_f(void)
{
	return 0x57;
}
static inline u32 gr_fecs_method_push_adr_shutdown_ucode_v(void)
{
	return 0x00000012;
}
static inline u32 gr_fecs_method_push_adr_shutdown_ucode_f(void)
{
	return 0x12;
}
static inline u32 gr_fecs_method_push_adr_send_context_address_v(void)
{
	return 0x00000013;
}
static inline u32 gr_fecs_method_push_adr_send_context_address_f(void)
{
	return 0x13;
}
static inline u32 gr_fecs_method_push_adr_send_priv_offset_v(void)
{
	return 0x00000014;
}
static inline u32 gr_fecs_method_push_adr_send_priv_offset_f(void)
{
	return 0x14;
}
static inline u32 gr_fecs_method_push_adr_send_zcull_context_address_v(void)
{
	return 0x00000017;
}
static inline u32 gr_fecs_method_push_adr_send_zcull_context_address_f(void)
{
	return 0x17;
}
static inline u32 gr_fecs_method_push_adr_send_zcull_priv_offset_v(void)
{
	return 0x00000018;
}
static inline u32 gr_fecs_method_push_adr_send_zcull_priv_offset_f(void)
{
	return 0x18;
}
static inline u32 gr_fecs_method_push_adr_send_zcull_mode_v(void)
{
	return 0x00000019;
}
static inline u32 gr_fecs_method_push_adr_send_zcull_mode_f(void)
{
	return 0x19;
}
static inline u32 gr_fecs_method_push_adr_fmodel_tests_v(void)
{
	return 0x00000020;
}
static inline u32 gr_fecs_method_push_adr_fmodel_tests_f(void)
{
	return 0x20;
}
static inline u32 gr_fecs_method_push_adr_set_watchdog_timeout_v(void)
{
	return 0x00000021;
}
static inline u32 gr_fecs_method_push_adr_set_watchdog_timeout_f(void)
{
	return 0x21;
}
static inline u32 gr_fecs_method_push_adr_send_pm_context_address_v(void)
{
	return 0x00000026;
}
static inline u32 gr_fecs_method_push_adr_send_pm_context_address_f(void)
{
	return 0x26;
}
static inline u32 gr_fecs_method_push_adr_send_pm_priv_offset_v(void)
{
	return 0x00000027;
}
static inline u32 gr_fecs_method_push_adr_send_pm_priv_offset_f(void)
{
	return 0x27;
}
static inline u32 gr_fecs_method_push_adr_send_pm_mode_v(void)
{
	return 0x00000028;
}
static inline u32 gr_fecs_method_push_adr_send_pm_mode_f(void)
{
	return 0x28;
}
static inline u32 gr_fecs_method_push_adr_test_mode_v(void)
{
	return 0x00000029;
}
static inline u32 gr_fecs_method_push_adr_test_mode_f(void)
{
	return 0x29;
}
static inline u32 gr_fecs_method_push_adr_save_sm_perf_counters_start_v(void)
{
	return 0x00000051;
}
static inline u32 gr_fecs_method_push_adr_save_sm_perf_counters_start_f(void)
{
	return 0x51;
}
static inline u32 gr_fecs_method_push_adr_save_sm_perf_counters_end_v(void)
{
	return 0x00000052;
}
static inline u32 gr_fecs_method_push_adr_save_sm_perf_counters_end_f(void)
{
	return 0x52;
}
static inline u32 gr_fecs_method_push_adr_restore_sm_perf_counters_v(void)
{
	return 0x00000053;
}
static inline u32 gr_fecs_method_push_adr_restore_sm_perf_counters_f(void)
{
	return 0x53;
}
static inline u32 gr_fecs_method_push_adr_control_zbc_tables_save_v(void)
{
	return 0x00000061;
}
static inline u32 gr_fecs_method_push_adr_control_zbc_tables_save_f(void)
{
	return 0x61;
}
static inline u32 gr_fecs_method_push_a_v(void)
{
	return 0x00409508;
}
static inline u32 gr_fecs_method_push_a_priv_s(void)
{
	return 1;
}
static inline u32 gr_fecs_method_push_a_priv_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_fecs_method_push_a_priv_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_fecs_method_push_a_priv_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_fecs_method_push_a_adr_s(void)
{
	return 12;
}
static inline u32 gr_fecs_method_push_a_adr_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 gr_fecs_method_push_a_adr_m(void)
{
	return 0xfff << 0;
}
static inline u32 gr_fecs_method_push_a_adr_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 gr_fecs_method_push_a_adr_nop_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_method_push_a_adr_nop_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_save_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_save_f(void)
{
	return 0x1;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_restore_v(void)
{
	return 0x00000002;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_restore_f(void)
{
	return 0x2;
}
static inline u32 gr_fecs_method_push_a_adr_bind_pointer_v(void)
{
	return 0x00000003;
}
static inline u32 gr_fecs_method_push_a_adr_bind_pointer_f(void)
{
	return 0x3;
}
static inline u32 gr_fecs_method_push_a_adr_bind_pointer_only_v(void)
{
	return 0x00000060;
}
static inline u32 gr_fecs_method_push_a_adr_bind_pointer_only_f(void)
{
	return 0x60;
}
static inline u32 gr_fecs_method_push_a_adr_halt_pipeline_v(void)
{
	return 0x00000004;
}
static inline u32 gr_fecs_method_push_a_adr_halt_pipeline_f(void)
{
	return 0x4;
}
static inline u32 gr_fecs_method_push_a_adr_halt_pipeline_new_v(void)
{
	return 0x00000004;
}
static inline u32 gr_fecs_method_push_a_adr_halt_pipeline_new_f(void)
{
	return 0x4;
}
static inline u32 gr_fecs_method_push_a_adr_unhalt_pipeline_v(void)
{
	return 0x00000005;
}
static inline u32 gr_fecs_method_push_a_adr_unhalt_pipeline_f(void)
{
	return 0x5;
}
static inline u32 gr_fecs_method_push_a_adr_context_reset_v(void)
{
	return 0x00000006;
}
static inline u32 gr_fecs_method_push_a_adr_context_reset_f(void)
{
	return 0x6;
}
static inline u32 gr_fecs_method_push_a_adr_discover_image_size_v(void)
{
	return 0x00000010;
}
static inline u32 gr_fecs_method_push_a_adr_discover_image_size_f(void)
{
	return 0x10;
}
static inline u32 gr_fecs_method_push_a_adr_prepare_for_initialization_v(void)
{
	return 0x00000011;
}
static inline u32 gr_fecs_method_push_a_adr_prepare_for_initialization_f(void)
{
	return 0x11;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_save_only_v(void)
{
	return 0x00000008;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_save_only_f(void)
{
	return 0x8;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_golden_save_v(void)
{
	return 0x00000009;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_golden_save_f(void)
{
	return 0x9;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_save_restore_v(void)
{
	return 0x0000000a;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_save_restore_f(void)
{
	return 0xa;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_v(void)
{
	return 0x0000000b;
}
static inline u32 gr_fecs_method_push_a_adr_wfi_f(void)
{
	return 0xb;
}
static inline u32 gr_fecs_method_push_a_adr_nochsw_mode_v(void)
{
	return 0x0000000c;
}
static inline u32 gr_fecs_method_push_a_adr_nochsw_mode_f(void)
{
	return 0xc;
}
static inline u32 gr_fecs_method_push_a_adr_restore_golden_v(void)
{
	return 0x00000015;
}
static inline u32 gr_fecs_method_push_a_adr_restore_golden_f(void)
{
	return 0x15;
}
static inline u32 gr_fecs_method_push_a_adr_discover_zcull_image_size_v(void)
{
	return 0x00000016;
}
static inline u32 gr_fecs_method_push_a_adr_discover_zcull_image_size_f(void)
{
	return 0x16;
}
static inline u32 gr_fecs_method_push_a_adr_discover_pm_image_size_v(void)
{
	return 0x00000025;
}
static inline u32 gr_fecs_method_push_a_adr_discover_pm_image_size_f(void)
{
	return 0x25;
}
static inline u32 gr_fecs_method_push_a_adr_discover_reglist_image_size_v(void)
{
	return 0x00000030;
}
static inline u32 gr_fecs_method_push_a_adr_discover_reglist_image_size_f(void)
{
	return 0x30;
}
static inline u32 gr_fecs_method_push_a_adr_set_reglist_bind_instance_v(void)
{
	return 0x00000031;
}
static inline u32 gr_fecs_method_push_a_adr_set_reglist_bind_instance_f(void)
{
	return 0x31;
}
static inline u32 gr_fecs_method_push_a_adr_set_reglist_virtual_address_v(void)
{
	return 0x00000032;
}
static inline u32 gr_fecs_method_push_a_adr_set_reglist_virtual_address_f(void)
{
	return 0x32;
}
static inline u32 gr_fecs_method_push_a_adr_save_reglist_v(void)
{
	return 0x00000033;
}
static inline u32 gr_fecs_method_push_a_adr_save_reglist_f(void)
{
	return 0x33;
}
static inline u32 gr_fecs_method_push_a_adr_restore_reglist_v(void)
{
	return 0x00000034;
}
static inline u32 gr_fecs_method_push_a_adr_restore_reglist_f(void)
{
	return 0x34;
}
static inline u32 gr_fecs_method_push_a_adr_stop_ctxsw_v(void)
{
	return 0x00000038;
}
static inline u32 gr_fecs_method_push_a_adr_stop_ctxsw_f(void)
{
	return 0x38;
}
static inline u32 gr_fecs_method_push_a_adr_start_ctxsw_v(void)
{
	return 0x00000039;
}
static inline u32 gr_fecs_method_push_a_adr_start_ctxsw_f(void)
{
	return 0x39;
}
static inline u32 gr_fecs_method_push_a_adr_crc_check_set_in_surf_size_v(void)
{
	return 0x00000054;
}
static inline u32 gr_fecs_method_push_a_adr_crc_check_set_in_surf_size_f(void)
{
	return 0x54;
}
static inline u32 gr_fecs_method_push_a_adr_crc_check_set_in_surf_offset_v(void)
{
	return 0x00000055;
}
static inline u32 gr_fecs_method_push_a_adr_crc_check_set_in_surf_offset_f(void)
{
	return 0x55;
}
static inline u32 gr_fecs_method_push_a_adr_crc_check_set_out_surf_offset_v(void)
{
	return 0x00000056;
}
static inline u32 gr_fecs_method_push_a_adr_crc_check_set_out_surf_offset_f(void)
{
	return 0x56;
}
static inline u32 gr_fecs_method_push_a_adr_crc_check_calculate_v(void)
{
	return 0x00000057;
}
static inline u32 gr_fecs_method_push_a_adr_crc_check_calculate_f(void)
{
	return 0x57;
}
static inline u32 gr_fecs_method_push_a_adr_shutdown_ucode_v(void)
{
	return 0x00000012;
}
static inline u32 gr_fecs_method_push_a_adr_shutdown_ucode_f(void)
{
	return 0x12;
}
static inline u32 gr_fecs_method_push_a_adr_send_context_address_v(void)
{
	return 0x00000013;
}
static inline u32 gr_fecs_method_push_a_adr_send_context_address_f(void)
{
	return 0x13;
}
static inline u32 gr_fecs_method_push_a_adr_send_priv_offset_v(void)
{
	return 0x00000014;
}
static inline u32 gr_fecs_method_push_a_adr_send_priv_offset_f(void)
{
	return 0x14;
}
static inline u32 gr_fecs_method_push_a_adr_send_zcull_context_address_v(void)
{
	return 0x00000017;
}
static inline u32 gr_fecs_method_push_a_adr_send_zcull_context_address_f(void)
{
	return 0x17;
}
static inline u32 gr_fecs_method_push_a_adr_send_zcull_priv_offset_v(void)
{
	return 0x00000018;
}
static inline u32 gr_fecs_method_push_a_adr_send_zcull_priv_offset_f(void)
{
	return 0x18;
}
static inline u32 gr_fecs_method_push_a_adr_send_zcull_mode_v(void)
{
	return 0x00000019;
}
static inline u32 gr_fecs_method_push_a_adr_send_zcull_mode_f(void)
{
	return 0x19;
}
static inline u32 gr_fecs_method_push_a_adr_fmodel_tests_v(void)
{
	return 0x00000020;
}
static inline u32 gr_fecs_method_push_a_adr_fmodel_tests_f(void)
{
	return 0x20;
}
static inline u32 gr_fecs_method_push_a_adr_set_watchdog_timeout_v(void)
{
	return 0x00000021;
}
static inline u32 gr_fecs_method_push_a_adr_set_watchdog_timeout_f(void)
{
	return 0x21;
}
static inline u32 gr_fecs_method_push_a_adr_send_pm_context_address_v(void)
{
	return 0x00000026;
}
static inline u32 gr_fecs_method_push_a_adr_send_pm_context_address_f(void)
{
	return 0x26;
}
static inline u32 gr_fecs_method_push_a_adr_send_pm_priv_offset_v(void)
{
	return 0x00000027;
}
static inline u32 gr_fecs_method_push_a_adr_send_pm_priv_offset_f(void)
{
	return 0x27;
}
static inline u32 gr_fecs_method_push_a_adr_send_pm_mode_v(void)
{
	return 0x00000028;
}
static inline u32 gr_fecs_method_push_a_adr_send_pm_mode_f(void)
{
	return 0x28;
}
static inline u32 gr_fecs_method_push_a_adr_test_mode_v(void)
{
	return 0x00000029;
}
static inline u32 gr_fecs_method_push_a_adr_test_mode_f(void)
{
	return 0x29;
}
static inline u32 gr_fecs_method_push_a_adr_save_sm_perf_counters_start_v(void)
{
	return 0x00000051;
}
static inline u32 gr_fecs_method_push_a_adr_save_sm_perf_counters_start_f(void)
{
	return 0x51;
}
static inline u32 gr_fecs_method_push_a_adr_save_sm_perf_counters_end_v(void)
{
	return 0x00000052;
}
static inline u32 gr_fecs_method_push_a_adr_save_sm_perf_counters_end_f(void)
{
	return 0x52;
}
static inline u32 gr_fecs_method_push_a_adr_restore_sm_perf_counters_v(void)
{
	return 0x00000053;
}
static inline u32 gr_fecs_method_push_a_adr_restore_sm_perf_counters_f(void)
{
	return 0x53;
}
static inline u32 gr_fecs_host_int_enable_r(void)
{
	return 0x00409c24;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr0_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr0_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr0_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr0_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr0_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr0_enable_f(void)
{
	return 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr0_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr0_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr1_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr1_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr1_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr1_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr1_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr1_enable_f(void)
{
	return 0x2;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr1_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr1_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr2_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr2_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr2_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr2_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr2_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr2_enable_f(void)
{
	return 0x4;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr2_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr2_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr3_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr3_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr3_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr3_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr3_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr3_enable_f(void)
{
	return 0x8;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr3_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr3_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr4_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr4_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr4_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr4_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr4_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr4_enable_f(void)
{
	return 0x10;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr4_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr4_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr5_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr5_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr5_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr5_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr5_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr5_enable_f(void)
{
	return 0x20;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr5_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr5_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr6_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr6_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr6_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr6_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr6_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr6_enable_f(void)
{
	return 0x40;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr6_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr6_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr7_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr7_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr7_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr7_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr7_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr7_enable_f(void)
{
	return 0x80;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr7_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr7_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr8_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr8_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr8_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr8_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr8_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr8_enable_f(void)
{
	return 0x100;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr8_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr8_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr9_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr9_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr9_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr9_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr9_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr9_enable_f(void)
{
	return 0x200;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr9_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr9_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr10_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr10_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr10_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr10_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr10_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr10_enable_f(void)
{
	return 0x400;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr10_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr10_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr11_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr11_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr11_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr11_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr11_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr11_enable_f(void)
{
	return 0x800;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr11_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr11_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr12_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr12_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr12_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr12_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr12_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr12_enable_f(void)
{
	return 0x1000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr12_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr12_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr13_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr13_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr13_m(void)
{
	return 0x1 << 13;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr13_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr13_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr13_enable_f(void)
{
	return 0x2000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr13_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr13_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr14_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr14_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr14_m(void)
{
	return 0x1 << 14;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr14_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr14_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr14_enable_f(void)
{
	return 0x4000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr14_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr14_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr15_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr15_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr15_m(void)
{
	return 0x1 << 15;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr15_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr15_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr15_enable_f(void)
{
	return 0x8000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr15_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_ctxsw_intr15_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_fault_during_ctxsw_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_fault_during_ctxsw_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_fecs_host_int_enable_fault_during_ctxsw_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_fecs_host_int_enable_fault_during_ctxsw_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_fault_during_ctxsw_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_fault_during_ctxsw_enable_f(void)
{
	return 0x10000;
}
static inline u32 gr_fecs_host_int_enable_fault_during_ctxsw_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_fault_during_ctxsw_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_umimp_firmware_method_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_umimp_firmware_method_f(u32 v)
{
	return (v & 0x1) << 17;
}
static inline u32 gr_fecs_host_int_enable_umimp_firmware_method_m(void)
{
	return 0x1 << 17;
}
static inline u32 gr_fecs_host_int_enable_umimp_firmware_method_v(u32 r)
{
	return (r >> 17) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_umimp_firmware_method_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_umimp_firmware_method_enable_f(void)
{
	return 0x20000;
}
static inline u32 gr_fecs_host_int_enable_umimp_firmware_method_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_umimp_firmware_method_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_umimp_illegal_method_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_umimp_illegal_method_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 gr_fecs_host_int_enable_umimp_illegal_method_m(void)
{
	return 0x1 << 18;
}
static inline u32 gr_fecs_host_int_enable_umimp_illegal_method_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_umimp_illegal_method_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_umimp_illegal_method_enable_f(void)
{
	return 0x40000;
}
static inline u32 gr_fecs_host_int_enable_umimp_illegal_method_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_umimp_illegal_method_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_watchdog_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_watchdog_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 gr_fecs_host_int_enable_watchdog_m(void)
{
	return 0x1 << 19;
}
static inline u32 gr_fecs_host_int_enable_watchdog_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_watchdog_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_watchdog_enable_f(void)
{
	return 0x80000;
}
static inline u32 gr_fecs_host_int_enable_watchdog_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_watchdog_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_host_int_enable_flush_when_busy_s(void)
{
	return 1;
}
static inline u32 gr_fecs_host_int_enable_flush_when_busy_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_fecs_host_int_enable_flush_when_busy_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_fecs_host_int_enable_flush_when_busy_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_fecs_host_int_enable_flush_when_busy_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_host_int_enable_flush_when_busy_enable_f(void)
{
	return 0x100000;
}
static inline u32 gr_fecs_host_int_enable_flush_when_busy_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_host_int_enable_flush_when_busy_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_r(void)
{
	return 0x00409614;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_halt_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_halt_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_halt_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_halt_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_halt_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_halt_enabled_f(void)
{
	return 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_halt_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_halt_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_halt_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_halt_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_halt_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_halt_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_halt_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_halt_enabled_f(void)
{
	return 0x2;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_halt_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_halt_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_halt_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_halt_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_halt_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_halt_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_halt_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_halt_enabled_f(void)
{
	return 0x4;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_halt_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_halt_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_engine_reset_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_engine_reset_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_engine_reset_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_engine_reset_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_engine_reset_enabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_engine_reset_enabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_engine_reset_disabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_engine_reset_disabled_f(void)
{
	return 0x10;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_engine_reset_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_engine_reset_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_engine_reset_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_engine_reset_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_engine_reset_enabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_engine_reset_enabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_engine_reset_disabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_engine_reset_disabled_f(void)
{
	return 0x20;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_engine_reset_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_engine_reset_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_engine_reset_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_engine_reset_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_engine_reset_enabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_engine_reset_enabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_engine_reset_disabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_engine_reset_disabled_f(void)
{
	return 0x40;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_context_reset_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_context_reset_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_context_reset_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_context_reset_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_context_reset_enabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_context_reset_enabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_context_reset_disabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_sys_context_reset_disabled_f(void)
{
	return 0x100;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_context_reset_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_context_reset_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_context_reset_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_context_reset_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_context_reset_enabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_context_reset_enabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_context_reset_disabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_gpc_context_reset_disabled_f(void)
{
	return 0x200;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_context_reset_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_context_reset_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_context_reset_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_context_reset_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_context_reset_enabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_context_reset_enabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_context_reset_disabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_be_context_reset_disabled_f(void)
{
	return 0x400;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_zcull_rt_reset_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_zcull_rt_reset_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_zcull_rt_reset_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_zcull_rt_reset_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_zcull_rt_reset_enabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_zcull_rt_reset_enabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_zcull_rt_reset_disabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_zcull_rt_reset_disabled_f(void)
{
	return 0x800;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_tbcs_host2all_reset_s(void)
{
	return 1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_tbcs_host2all_reset_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_tbcs_host2all_reset_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_tbcs_host2all_reset_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_tbcs_host2all_reset_enabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_tbcs_host2all_reset_enabled_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_tbcs_host2all_reset_disabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_reset_ctl_tbcs_host2all_reset_disabled_f(void)
{
	return 0x80000000;
}
static inline u32 gr_fecs_ctx_state_store_major_rev_id_r(void)
{
	return 0x0040960c;
}
static inline u32 gr_fecs_ctx_state_store_major_rev_id_v_s(void)
{
	return 32;
}
static inline u32 gr_fecs_ctx_state_store_major_rev_id_v_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_fecs_ctx_state_store_major_rev_id_v_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_fecs_ctx_state_store_major_rev_id_v_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_fecs_ctx_state_store_major_rev_id_v_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctx_state_store_major_rev_id_v_init_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_mailbox_r(u32 i)
{
	return 0x00409800+((i)*4);
}
static inline u32 gr_fecs_ctxsw_mailbox__size_1_v(void)
{
	return 8;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_s(void)
{
	return 32;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_none_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_none_f(void)
{
	return 0x0;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_pass_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_pass_f(void)
{
	return 0x1;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_fail_v(void)
{
	return 0x00000002;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_fail_f(void)
{
	return 0x2;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_magic_v(void)
{
	return 0x12345678;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_magic_f(void)
{
	return 0x12345678;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_bad_ctxsw_image_v(void)
{
	return 0x00000001;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_bad_ctxsw_image_f(void)
{
	return 0x1;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_bind_pointer_pass_v(void)
{
	return 0x00000010;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_bind_pointer_pass_f(void)
{
	return 0x10;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_bind_pointer_fail_v(void)
{
	return 0x00000020;
}
static inline u32 gr_fecs_ctxsw_mailbox_value_bind_pointer_fail_f(void)
{
	return 0x20;
}
static inline u32 gr_fecs_ctxsw_mailbox_set_r(u32 i)
{
	return 0x00409820+((i)*4);
}
static inline u32 gr_fecs_ctxsw_mailbox_set__size_1_v(void)
{
	return 8;
}
static inline u32 gr_fecs_ctxsw_mailbox_set_value_s(void)
{
	return 32;
}
static inline u32 gr_fecs_ctxsw_mailbox_set_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_fecs_ctxsw_mailbox_set_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_fecs_ctxsw_mailbox_set_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_fecs_ctxsw_mailbox_clear_r(u32 i)
{
	return 0x00409840+((i)*4);
}
static inline u32 gr_fecs_ctxsw_mailbox_clear__size_1_v(void)
{
	return 8;
}
static inline u32 gr_fecs_ctxsw_mailbox_clear_value_s(void)
{
	return 32;
}
static inline u32 gr_fecs_ctxsw_mailbox_clear_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_fecs_ctxsw_mailbox_clear_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_fecs_ctxsw_mailbox_clear_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_fecs_fs_r(void)
{
	return 0x00409604;
}
static inline u32 gr_fecs_fs_num_available_gpcs_s(void)
{
	return 5;
}
static inline u32 gr_fecs_fs_num_available_gpcs_f(u32 v)
{
	return (v & 0x1f) << 0;
}
static inline u32 gr_fecs_fs_num_available_gpcs_m(void)
{
	return 0x1f << 0;
}
static inline u32 gr_fecs_fs_num_available_gpcs_v(u32 r)
{
	return (r >> 0) & 0x1f;
}
static inline u32 gr_fecs_fs_num_available_fbps_s(void)
{
	return 5;
}
static inline u32 gr_fecs_fs_num_available_fbps_f(u32 v)
{
	return (v & 0x1f) << 16;
}
static inline u32 gr_fecs_fs_num_available_fbps_m(void)
{
	return 0x1f << 16;
}
static inline u32 gr_fecs_fs_num_available_fbps_v(u32 r)
{
	return (r >> 16) & 0x1f;
}
static inline u32 gr_fecs_cfg_r(void)
{
	return 0x00409620;
}
static inline u32 gr_fecs_cfg_imem_sz_s(void)
{
	return 8;
}
static inline u32 gr_fecs_cfg_imem_sz_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_fecs_cfg_imem_sz_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_fecs_cfg_imem_sz_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_fecs_cfg_imem_sz_4k_v(void)
{
	return 0x00000010;
}
static inline u32 gr_fecs_cfg_imem_sz_4k_f(void)
{
	return 0x10;
}
static inline u32 gr_fecs_cfg_imem_sz_6k_v(void)
{
	return 0x00000018;
}
static inline u32 gr_fecs_cfg_imem_sz_6k_f(void)
{
	return 0x18;
}
static inline u32 gr_fecs_cfg_imem_sz_8k_v(void)
{
	return 0x00000020;
}
static inline u32 gr_fecs_cfg_imem_sz_8k_f(void)
{
	return 0x20;
}
static inline u32 gr_fecs_cfg_imem_sz_12k_v(void)
{
	return 0x00000030;
}
static inline u32 gr_fecs_cfg_imem_sz_12k_f(void)
{
	return 0x30;
}
static inline u32 gr_fecs_cfg_dmem_sz_s(void)
{
	return 8;
}
static inline u32 gr_fecs_cfg_dmem_sz_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_fecs_cfg_dmem_sz_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_fecs_cfg_dmem_sz_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_fecs_cfg_dmem_sz_2k_v(void)
{
	return 0x00000008;
}
static inline u32 gr_fecs_cfg_dmem_sz_2k_f(void)
{
	return 0x800;
}
static inline u32 gr_fecs_cfg_dmem_sz_4k_v(void)
{
	return 0x00000010;
}
static inline u32 gr_fecs_cfg_dmem_sz_4k_f(void)
{
	return 0x1000;
}
static inline u32 gr_fecs_cfg_dmem_sz_8k_v(void)
{
	return 0x00000020;
}
static inline u32 gr_fecs_cfg_dmem_sz_8k_f(void)
{
	return 0x2000;
}
static inline u32 gr_fecs_rc_lanes_r(void)
{
	return 0x00409880;
}
static inline u32 gr_fecs_rc_lanes_num_chains_s(void)
{
	return 6;
}
static inline u32 gr_fecs_rc_lanes_num_chains_f(u32 v)
{
	return (v & 0x3f) << 0;
}
static inline u32 gr_fecs_rc_lanes_num_chains_m(void)
{
	return 0x3f << 0;
}
static inline u32 gr_fecs_rc_lanes_num_chains_v(u32 r)
{
	return (r >> 0) & 0x3f;
}
static inline u32 gr_fecs_rc_lane_size_r(u32 i)
{
	return 0x00409910+((i)*0);
}
static inline u32 gr_fecs_rc_lane_size__size_1_v(void)
{
	return 16;
}
static inline u32 gr_fecs_rc_lane_size_v_s(void)
{
	return 24;
}
static inline u32 gr_fecs_rc_lane_size_v_f(u32 v)
{
	return (v & 0xffffff) << 0;
}
static inline u32 gr_fecs_rc_lane_size_v_m(void)
{
	return 0xffffff << 0;
}
static inline u32 gr_fecs_rc_lane_size_v_v(u32 r)
{
	return (r >> 0) & 0xffffff;
}
static inline u32 gr_fecs_rc_lane_size_v_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_fecs_rc_lane_size_v_0_f(void)
{
	return 0x0;
}
static inline u32 gr_rstr2d_gpc_map0_r(void)
{
	return 0x0040780c;
}
static inline u32 gr_rstr2d_gpc_map0_tile0_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map0_tile0_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_rstr2d_gpc_map0_tile0_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_rstr2d_gpc_map0_tile0_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map0_tile0_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_rstr2d_gpc_map0_tile0_init_f(void)
{
	return 0x0;
}
static inline u32 gr_rstr2d_gpc_map0_tile1_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map0_tile1_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_rstr2d_gpc_map0_tile1_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_rstr2d_gpc_map0_tile1_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map0_tile1_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_rstr2d_gpc_map0_tile1_init_f(void)
{
	return 0x20;
}
static inline u32 gr_rstr2d_gpc_map0_tile2_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map0_tile2_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_rstr2d_gpc_map0_tile2_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_rstr2d_gpc_map0_tile2_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map0_tile2_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_rstr2d_gpc_map0_tile2_init_f(void)
{
	return 0x800;
}
static inline u32 gr_rstr2d_gpc_map0_tile3_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map0_tile3_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_rstr2d_gpc_map0_tile3_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_rstr2d_gpc_map0_tile3_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map0_tile3_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_rstr2d_gpc_map0_tile3_init_f(void)
{
	return 0x18000;
}
static inline u32 gr_rstr2d_gpc_map0_tile4_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map0_tile4_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_rstr2d_gpc_map0_tile4_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_rstr2d_gpc_map0_tile4_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map0_tile4_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_rstr2d_gpc_map0_tile4_init_f(void)
{
	return 0x400000;
}
static inline u32 gr_rstr2d_gpc_map0_tile5_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map0_tile5_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_rstr2d_gpc_map0_tile5_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_rstr2d_gpc_map0_tile5_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map0_tile5_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_rstr2d_gpc_map0_tile5_init_f(void)
{
	return 0xa000000;
}
static inline u32 gr_rstr2d_gpc_map1_r(void)
{
	return 0x00407810;
}
static inline u32 gr_rstr2d_gpc_map1_tile6_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map1_tile6_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_rstr2d_gpc_map1_tile6_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_rstr2d_gpc_map1_tile6_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map1_tile6_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_rstr2d_gpc_map1_tile6_init_f(void)
{
	return 0x6;
}
static inline u32 gr_rstr2d_gpc_map1_tile7_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map1_tile7_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_rstr2d_gpc_map1_tile7_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_rstr2d_gpc_map1_tile7_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map1_tile7_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_rstr2d_gpc_map1_tile7_init_f(void)
{
	return 0xe0;
}
static inline u32 gr_rstr2d_gpc_map1_tile8_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map1_tile8_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_rstr2d_gpc_map1_tile8_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_rstr2d_gpc_map1_tile8_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map1_tile8_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_rstr2d_gpc_map1_tile8_init_f(void)
{
	return 0x0;
}
static inline u32 gr_rstr2d_gpc_map1_tile9_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map1_tile9_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_rstr2d_gpc_map1_tile9_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_rstr2d_gpc_map1_tile9_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map1_tile9_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_rstr2d_gpc_map1_tile9_init_f(void)
{
	return 0x8000;
}
static inline u32 gr_rstr2d_gpc_map1_tile10_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map1_tile10_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_rstr2d_gpc_map1_tile10_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_rstr2d_gpc_map1_tile10_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map1_tile10_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_rstr2d_gpc_map1_tile10_init_f(void)
{
	return 0x200000;
}
static inline u32 gr_rstr2d_gpc_map1_tile11_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map1_tile11_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_rstr2d_gpc_map1_tile11_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_rstr2d_gpc_map1_tile11_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map1_tile11_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_rstr2d_gpc_map1_tile11_init_f(void)
{
	return 0x6000000;
}
static inline u32 gr_rstr2d_gpc_map2_r(void)
{
	return 0x00407814;
}
static inline u32 gr_rstr2d_gpc_map2_tile12_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map2_tile12_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_rstr2d_gpc_map2_tile12_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_rstr2d_gpc_map2_tile12_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map2_tile12_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_rstr2d_gpc_map2_tile12_init_f(void)
{
	return 0x4;
}
static inline u32 gr_rstr2d_gpc_map2_tile13_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map2_tile13_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_rstr2d_gpc_map2_tile13_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_rstr2d_gpc_map2_tile13_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map2_tile13_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_rstr2d_gpc_map2_tile13_init_f(void)
{
	return 0xa0;
}
static inline u32 gr_rstr2d_gpc_map2_tile14_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map2_tile14_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_rstr2d_gpc_map2_tile14_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_rstr2d_gpc_map2_tile14_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map2_tile14_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_rstr2d_gpc_map2_tile14_init_f(void)
{
	return 0x1800;
}
static inline u32 gr_rstr2d_gpc_map2_tile15_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map2_tile15_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_rstr2d_gpc_map2_tile15_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_rstr2d_gpc_map2_tile15_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map2_tile15_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_rstr2d_gpc_map2_tile15_init_f(void)
{
	return 0x38000;
}
static inline u32 gr_rstr2d_gpc_map2_tile16_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map2_tile16_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_rstr2d_gpc_map2_tile16_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_rstr2d_gpc_map2_tile16_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map2_tile16_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_rstr2d_gpc_map2_tile16_init_f(void)
{
	return 0x0;
}
static inline u32 gr_rstr2d_gpc_map2_tile17_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map2_tile17_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_rstr2d_gpc_map2_tile17_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_rstr2d_gpc_map2_tile17_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map2_tile17_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_rstr2d_gpc_map2_tile17_init_f(void)
{
	return 0x2000000;
}
static inline u32 gr_rstr2d_gpc_map3_r(void)
{
	return 0x00407818;
}
static inline u32 gr_rstr2d_gpc_map3_tile18_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map3_tile18_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_rstr2d_gpc_map3_tile18_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_rstr2d_gpc_map3_tile18_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map3_tile18_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_rstr2d_gpc_map3_tile18_init_f(void)
{
	return 0x2;
}
static inline u32 gr_rstr2d_gpc_map3_tile19_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map3_tile19_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_rstr2d_gpc_map3_tile19_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_rstr2d_gpc_map3_tile19_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map3_tile19_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_rstr2d_gpc_map3_tile19_init_f(void)
{
	return 0x60;
}
static inline u32 gr_rstr2d_gpc_map3_tile20_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map3_tile20_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_rstr2d_gpc_map3_tile20_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_rstr2d_gpc_map3_tile20_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map3_tile20_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_rstr2d_gpc_map3_tile20_init_f(void)
{
	return 0x1000;
}
static inline u32 gr_rstr2d_gpc_map3_tile21_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map3_tile21_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_rstr2d_gpc_map3_tile21_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_rstr2d_gpc_map3_tile21_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map3_tile21_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_rstr2d_gpc_map3_tile21_init_f(void)
{
	return 0x28000;
}
static inline u32 gr_rstr2d_gpc_map3_tile22_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map3_tile22_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_rstr2d_gpc_map3_tile22_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_rstr2d_gpc_map3_tile22_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map3_tile22_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_rstr2d_gpc_map3_tile22_init_f(void)
{
	return 0x600000;
}
static inline u32 gr_rstr2d_gpc_map3_tile23_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map3_tile23_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_rstr2d_gpc_map3_tile23_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_rstr2d_gpc_map3_tile23_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map3_tile23_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_rstr2d_gpc_map3_tile23_init_f(void)
{
	return 0xe000000;
}
static inline u32 gr_rstr2d_gpc_map4_r(void)
{
	return 0x0040781c;
}
static inline u32 gr_rstr2d_gpc_map4_tile24_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map4_tile24_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_rstr2d_gpc_map4_tile24_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_rstr2d_gpc_map4_tile24_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map4_tile24_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_rstr2d_gpc_map4_tile24_init_f(void)
{
	return 0x0;
}
static inline u32 gr_rstr2d_gpc_map4_tile25_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map4_tile25_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_rstr2d_gpc_map4_tile25_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_rstr2d_gpc_map4_tile25_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map4_tile25_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_rstr2d_gpc_map4_tile25_init_f(void)
{
	return 0x20;
}
static inline u32 gr_rstr2d_gpc_map4_tile26_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map4_tile26_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_rstr2d_gpc_map4_tile26_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_rstr2d_gpc_map4_tile26_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map4_tile26_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_rstr2d_gpc_map4_tile26_init_f(void)
{
	return 0x800;
}
static inline u32 gr_rstr2d_gpc_map4_tile27_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map4_tile27_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_rstr2d_gpc_map4_tile27_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_rstr2d_gpc_map4_tile27_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map4_tile27_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_rstr2d_gpc_map4_tile27_init_f(void)
{
	return 0x18000;
}
static inline u32 gr_rstr2d_gpc_map4_tile28_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map4_tile28_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_rstr2d_gpc_map4_tile28_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_rstr2d_gpc_map4_tile28_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map4_tile28_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_rstr2d_gpc_map4_tile28_init_f(void)
{
	return 0x400000;
}
static inline u32 gr_rstr2d_gpc_map4_tile29_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map4_tile29_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_rstr2d_gpc_map4_tile29_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_rstr2d_gpc_map4_tile29_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map4_tile29_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_rstr2d_gpc_map4_tile29_init_f(void)
{
	return 0xa000000;
}
static inline u32 gr_rstr2d_gpc_map5_r(void)
{
	return 0x00407820;
}
static inline u32 gr_rstr2d_gpc_map5_tile30_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map5_tile30_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_rstr2d_gpc_map5_tile30_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_rstr2d_gpc_map5_tile30_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map5_tile30_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_rstr2d_gpc_map5_tile30_init_f(void)
{
	return 0x6;
}
static inline u32 gr_rstr2d_gpc_map5_tile31_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map5_tile31_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_rstr2d_gpc_map5_tile31_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_rstr2d_gpc_map5_tile31_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map5_tile31_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_rstr2d_gpc_map5_tile31_init_f(void)
{
	return 0xe0;
}
static inline u32 gr_rstr2d_gpc_map5_tile32_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map5_tile32_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_rstr2d_gpc_map5_tile32_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_rstr2d_gpc_map5_tile32_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map5_tile32_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_rstr2d_gpc_map5_tile32_init_f(void)
{
	return 0x0;
}
static inline u32 gr_rstr2d_gpc_map5_tile33_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map5_tile33_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_rstr2d_gpc_map5_tile33_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_rstr2d_gpc_map5_tile33_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map5_tile33_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_rstr2d_gpc_map5_tile33_init_f(void)
{
	return 0x0;
}
static inline u32 gr_rstr2d_gpc_map5_tile34_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map5_tile34_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_rstr2d_gpc_map5_tile34_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_rstr2d_gpc_map5_tile34_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map5_tile34_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_rstr2d_gpc_map5_tile34_init_f(void)
{
	return 0x0;
}
static inline u32 gr_rstr2d_gpc_map5_tile35_s(void)
{
	return 3;
}
static inline u32 gr_rstr2d_gpc_map5_tile35_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_rstr2d_gpc_map5_tile35_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_rstr2d_gpc_map5_tile35_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_rstr2d_gpc_map5_tile35_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_rstr2d_gpc_map5_tile35_init_f(void)
{
	return 0x0;
}
static inline u32 gr_rstr2d_map_table_cfg_r(void)
{
	return 0x004078bc;
}
static inline u32 gr_rstr2d_map_table_cfg_row_offset_s(void)
{
	return 8;
}
static inline u32 gr_rstr2d_map_table_cfg_row_offset_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_rstr2d_map_table_cfg_row_offset_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_rstr2d_map_table_cfg_row_offset_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_rstr2d_map_table_cfg_row_offset_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_rstr2d_map_table_cfg_row_offset_init_f(void)
{
	return 0x3;
}
static inline u32 gr_rstr2d_map_table_cfg_num_entries_s(void)
{
	return 8;
}
static inline u32 gr_rstr2d_map_table_cfg_num_entries_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_rstr2d_map_table_cfg_num_entries_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_rstr2d_map_table_cfg_num_entries_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_rstr2d_map_table_cfg_num_entries_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_rstr2d_map_table_cfg_num_entries_init_f(void)
{
	return 0x100;
}
static inline u32 gr_pd_hww_esr_r(void)
{
	return 0x00406018;
}
static inline u32 gr_pd_hww_esr_reset_s(void)
{
	return 1;
}
static inline u32 gr_pd_hww_esr_reset_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_pd_hww_esr_reset_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_pd_hww_esr_reset_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_pd_hww_esr_reset_nonactive_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_hww_esr_reset_nonactive_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_hww_esr_reset_active_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pd_hww_esr_reset_active_f(void)
{
	return 0x40000000;
}
static inline u32 gr_pd_hww_esr_en_s(void)
{
	return 1;
}
static inline u32 gr_pd_hww_esr_en_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_pd_hww_esr_en_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_pd_hww_esr_en_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_pd_hww_esr_en_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_hww_esr_en_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_hww_esr_en_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pd_hww_esr_en_enable_f(void)
{
	return 0x80000000;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_output_s(void)
{
	return 1;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_output_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_output_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_output_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_output_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_output_true_f(void)
{
	return 0x1000;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_output_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_output_false_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_lods_s(void)
{
	return 1;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_lods_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_lods_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_lods_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_lods_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_lods_true_f(void)
{
	return 0x100;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_lods_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_lods_false_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_warps_s(void)
{
	return 1;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_warps_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_warps_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_warps_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_warps_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_warps_true_f(void)
{
	return 0x10;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_warps_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_max_warps_false_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_invalid_pagepool_s(void)
{
	return 1;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_invalid_pagepool_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_invalid_pagepool_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_invalid_pagepool_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_invalid_pagepool_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_invalid_pagepool_true_f(void)
{
	return 0x1;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_invalid_pagepool_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_hww_esr_invalid_ab_dist_invalid_pagepool_false_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_num_tpc_per_gpc_r(u32 i)
{
	return 0x00406028+((i)*4);
}
static inline u32 gr_pd_num_tpc_per_gpc__size_1_v(void)
{
	return 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_s(void)
{
	return 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_f(u32 v)
{
	return (v & 0xf) << 0;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_m(void)
{
	return 0xf << 0;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_v(u32 r)
{
	return (r >> 0) & 0xf;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_0_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_1_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_1_f(void)
{
	return 0x1;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_2_v(void)
{
	return 0x00000002;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_2_f(void)
{
	return 0x2;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_3_v(void)
{
	return 0x00000003;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_3_f(void)
{
	return 0x3;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_4_v(void)
{
	return 0x00000004;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_4_f(void)
{
	return 0x4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_5_v(void)
{
	return 0x00000005;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_5_f(void)
{
	return 0x5;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_6_v(void)
{
	return 0x00000006;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_6_f(void)
{
	return 0x6;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_7_v(void)
{
	return 0x00000007;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_7_f(void)
{
	return 0x7;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_8_v(void)
{
	return 0x00000008;
}
static inline u32 gr_pd_num_tpc_per_gpc_count0_8_f(void)
{
	return 0x8;
}
static inline u32 gr_pd_num_tpc_per_gpc_count1_s(void)
{
	return 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count1_f(u32 v)
{
	return (v & 0xf) << 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count1_m(void)
{
	return 0xf << 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count1_v(u32 r)
{
	return (r >> 4) & 0xf;
}
static inline u32 gr_pd_num_tpc_per_gpc_count1_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_num_tpc_per_gpc_count1_0_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_num_tpc_per_gpc_count2_s(void)
{
	return 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count2_f(u32 v)
{
	return (v & 0xf) << 8;
}
static inline u32 gr_pd_num_tpc_per_gpc_count2_m(void)
{
	return 0xf << 8;
}
static inline u32 gr_pd_num_tpc_per_gpc_count2_v(u32 r)
{
	return (r >> 8) & 0xf;
}
static inline u32 gr_pd_num_tpc_per_gpc_count2_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_num_tpc_per_gpc_count2_0_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_num_tpc_per_gpc_count3_s(void)
{
	return 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count3_f(u32 v)
{
	return (v & 0xf) << 12;
}
static inline u32 gr_pd_num_tpc_per_gpc_count3_m(void)
{
	return 0xf << 12;
}
static inline u32 gr_pd_num_tpc_per_gpc_count3_v(u32 r)
{
	return (r >> 12) & 0xf;
}
static inline u32 gr_pd_num_tpc_per_gpc_count3_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_num_tpc_per_gpc_count3_0_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_num_tpc_per_gpc_count4_s(void)
{
	return 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count4_f(u32 v)
{
	return (v & 0xf) << 16;
}
static inline u32 gr_pd_num_tpc_per_gpc_count4_m(void)
{
	return 0xf << 16;
}
static inline u32 gr_pd_num_tpc_per_gpc_count4_v(u32 r)
{
	return (r >> 16) & 0xf;
}
static inline u32 gr_pd_num_tpc_per_gpc_count4_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_num_tpc_per_gpc_count4_0_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_num_tpc_per_gpc_count5_s(void)
{
	return 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count5_f(u32 v)
{
	return (v & 0xf) << 20;
}
static inline u32 gr_pd_num_tpc_per_gpc_count5_m(void)
{
	return 0xf << 20;
}
static inline u32 gr_pd_num_tpc_per_gpc_count5_v(u32 r)
{
	return (r >> 20) & 0xf;
}
static inline u32 gr_pd_num_tpc_per_gpc_count5_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_num_tpc_per_gpc_count5_0_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_num_tpc_per_gpc_count6_s(void)
{
	return 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count6_f(u32 v)
{
	return (v & 0xf) << 24;
}
static inline u32 gr_pd_num_tpc_per_gpc_count6_m(void)
{
	return 0xf << 24;
}
static inline u32 gr_pd_num_tpc_per_gpc_count6_v(u32 r)
{
	return (r >> 24) & 0xf;
}
static inline u32 gr_pd_num_tpc_per_gpc_count6_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_num_tpc_per_gpc_count6_0_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_num_tpc_per_gpc_count7_s(void)
{
	return 4;
}
static inline u32 gr_pd_num_tpc_per_gpc_count7_f(u32 v)
{
	return (v & 0xf) << 28;
}
static inline u32 gr_pd_num_tpc_per_gpc_count7_m(void)
{
	return 0xf << 28;
}
static inline u32 gr_pd_num_tpc_per_gpc_count7_v(u32 r)
{
	return (r >> 28) & 0xf;
}
static inline u32 gr_pd_num_tpc_per_gpc_count7_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_num_tpc_per_gpc_count7_0_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_ab_dist_cfg0_r(void)
{
	return 0x004064c0;
}
static inline u32 gr_pd_ab_dist_cfg0_max_lods_s(void)
{
	return 8;
}
static inline u32 gr_pd_ab_dist_cfg0_max_lods_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_pd_ab_dist_cfg0_max_lods_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_pd_ab_dist_cfg0_max_lods_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_pd_ab_dist_cfg0_max_lods_init_v(void)
{
	return 0x000000f0;
}
static inline u32 gr_pd_ab_dist_cfg0_max_lods_init_f(void)
{
	return 0xf0;
}
static inline u32 gr_pd_ab_dist_cfg0_max_warps_s(void)
{
	return 6;
}
static inline u32 gr_pd_ab_dist_cfg0_max_warps_f(u32 v)
{
	return (v & 0x3f) << 16;
}
static inline u32 gr_pd_ab_dist_cfg0_max_warps_m(void)
{
	return 0x3f << 16;
}
static inline u32 gr_pd_ab_dist_cfg0_max_warps_v(u32 r)
{
	return (r >> 16) & 0x3f;
}
static inline u32 gr_pd_ab_dist_cfg0_max_warps_init_v(void)
{
	return 0x00000020;
}
static inline u32 gr_pd_ab_dist_cfg0_max_warps_init_f(void)
{
	return 0x200000;
}
static inline u32 gr_pd_ab_dist_cfg0_timeslice_enable_s(void)
{
	return 1;
}
static inline u32 gr_pd_ab_dist_cfg0_timeslice_enable_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_pd_ab_dist_cfg0_timeslice_enable_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_pd_ab_dist_cfg0_timeslice_enable_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_pd_ab_dist_cfg0_timeslice_enable_en_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pd_ab_dist_cfg0_timeslice_enable_en_f(void)
{
	return 0x80000000;
}
static inline u32 gr_pd_ab_dist_cfg0_timeslice_enable_dis_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_ab_dist_cfg0_timeslice_enable_dis_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_ab_dist_cfg0_timeslice_enable__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pd_ab_dist_cfg0_timeslice_enable__prod_f(void)
{
	return 0x80000000;
}
static inline u32 gr_pd_ab_dist_cfg1_r(void)
{
	return 0x004064c4;
}
static inline u32 gr_pd_ab_dist_cfg1_max_batches_s(void)
{
	return 16;
}
static inline u32 gr_pd_ab_dist_cfg1_max_batches_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_pd_ab_dist_cfg1_max_batches_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_pd_ab_dist_cfg1_max_batches_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_pd_ab_dist_cfg1_max_batches_init_v(void)
{
	return 0x0000ffff;
}
static inline u32 gr_pd_ab_dist_cfg1_max_batches_init_f(void)
{
	return 0xffff;
}
static inline u32 gr_pd_ab_dist_cfg1_max_output_s(void)
{
	return 11;
}
static inline u32 gr_pd_ab_dist_cfg1_max_output_f(u32 v)
{
	return (v & 0x7ff) << 16;
}
static inline u32 gr_pd_ab_dist_cfg1_max_output_m(void)
{
	return 0x7ff << 16;
}
static inline u32 gr_pd_ab_dist_cfg1_max_output_v(u32 r)
{
	return (r >> 16) & 0x7ff;
}
static inline u32 gr_pd_ab_dist_cfg1_max_output_init_v(void)
{
	return 0x00000192;
}
static inline u32 gr_pd_ab_dist_cfg1_max_output_init_f(void)
{
	return 0x1920000;
}
static inline u32 gr_pd_ab_dist_cfg1_max_output_granularity_v(void)
{
	return 0x00000080;
}
static inline u32 gr_pd_ab_dist_cfg1_max_output_granularity_f(void)
{
	return 0x800000;
}
static inline u32 gr_pd_ab_dist_cfg2_r(void)
{
	return 0x004064c8;
}
static inline u32 gr_pd_ab_dist_cfg2_token_limit_s(void)
{
	return 12;
}
static inline u32 gr_pd_ab_dist_cfg2_token_limit_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 gr_pd_ab_dist_cfg2_token_limit_m(void)
{
	return 0xfff << 0;
}
static inline u32 gr_pd_ab_dist_cfg2_token_limit_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 gr_pd_ab_dist_cfg2_token_limit_init_v(void)
{
	return 0x00000100;
}
static inline u32 gr_pd_ab_dist_cfg2_token_limit_init_f(void)
{
	return 0x100;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit_s(void)
{
	return 12;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit_f(u32 v)
{
	return (v & 0xfff) << 16;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit_m(void)
{
	return 0xfff << 16;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit_v(u32 r)
{
	return (r >> 16) & 0xfff;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit_init_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit_scc_bundle_granularity_v(void)
{
	return 0x00000020;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit_scc_bundle_granularity_f(void)
{
	return 0x200000;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit_min_gpm_fifo_depths_v(void)
{
	return 0x00000062;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit_min_gpm_fifo_depths_f(void)
{
	return 0x620000;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit__prod_v(void)
{
	return 0x00000062;
}
static inline u32 gr_pd_ab_dist_cfg2_state_limit__prod_f(void)
{
	return 0x620000;
}
static inline u32 gr_pd_pagepool_r(void)
{
	return 0x004064cc;
}
static inline u32 gr_pd_pagepool_total_pages_s(void)
{
	return 8;
}
static inline u32 gr_pd_pagepool_total_pages_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_pd_pagepool_total_pages_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_pd_pagepool_total_pages_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_pd_pagepool_total_pages_hwmax_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_pagepool_total_pages_hwmax_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_pagepool_total_pages_hwmax_value_v(void)
{
	return 0x00000080;
}
static inline u32 gr_pd_pagepool_total_pages_hwmax_value_f(void)
{
	return 0x80;
}
static inline u32 gr_pd_pagepool_total_pages_byte_granularity_v(void)
{
	return 0x00000100;
}
static inline u32 gr_pd_pagepool_total_pages_byte_granularity_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_pagepool_total_pages__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_pagepool_total_pages__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_pagepool_max_valid_pages_s(void)
{
	return 8;
}
static inline u32 gr_pd_pagepool_max_valid_pages_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_pd_pagepool_max_valid_pages_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_pd_pagepool_max_valid_pages_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_pd_pagepool_max_valid_pages_max_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_pagepool_max_valid_pages_max_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_pagepool_max_valid_pages__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_pagepool_max_valid_pages__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_pagepool_valid_s(void)
{
	return 1;
}
static inline u32 gr_pd_pagepool_valid_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_pd_pagepool_valid_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_pd_pagepool_valid_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_pd_pagepool_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_pagepool_valid_false_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_pagepool_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_pd_pagepool_valid_true_f(void)
{
	return 0x80000000;
}
static inline u32 gr_pd_dist_skip_table_r(u32 i)
{
	return 0x004064d0+((i)*4);
}
static inline u32 gr_pd_dist_skip_table__size_1_v(void)
{
	return 8;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n0_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n0_mask_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n0_mask_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n0_mask_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n0_mask_none_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n0_mask_none_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n1_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n1_mask_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n1_mask_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n1_mask_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n1_mask_none_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n1_mask_none_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n2_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n2_mask_f(u32 v)
{
	return (v & 0xff) << 16;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n2_mask_m(void)
{
	return 0xff << 16;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n2_mask_v(u32 r)
{
	return (r >> 16) & 0xff;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n2_mask_none_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n2_mask_none_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n3_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n3_mask_f(u32 v)
{
	return (v & 0xff) << 24;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n3_mask_m(void)
{
	return 0xff << 24;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n3_mask_v(u32 r)
{
	return (r >> 24) & 0xff;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n3_mask_none_v(void)
{
	return 0x00000000;
}
static inline u32 gr_pd_dist_skip_table_gpc_4n3_mask_none_f(void)
{
	return 0x0;
}
static inline u32 gr_pd_alpha_ratio_table_r(u32 i)
{
	return 0x00406800+((i)*4);
}
static inline u32 gr_pd_alpha_ratio_table__size_1_v(void)
{
	return 256;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n0_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n0_mask_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n0_mask_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n0_mask_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n1_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n1_mask_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n1_mask_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n1_mask_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n2_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n2_mask_f(u32 v)
{
	return (v & 0xff) << 16;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n2_mask_m(void)
{
	return 0xff << 16;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n2_mask_v(u32 r)
{
	return (r >> 16) & 0xff;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n3_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n3_mask_f(u32 v)
{
	return (v & 0xff) << 24;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n3_mask_m(void)
{
	return 0xff << 24;
}
static inline u32 gr_pd_alpha_ratio_table_gpc_4n3_mask_v(u32 r)
{
	return (r >> 24) & 0xff;
}
static inline u32 gr_pd_beta_ratio_table_r(u32 i)
{
	return 0x00406c00+((i)*4);
}
static inline u32 gr_pd_beta_ratio_table__size_1_v(void)
{
	return 256;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n0_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n0_mask_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n0_mask_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n0_mask_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n1_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n1_mask_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n1_mask_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n1_mask_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n2_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n2_mask_f(u32 v)
{
	return (v & 0xff) << 16;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n2_mask_m(void)
{
	return 0xff << 16;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n2_mask_v(u32 r)
{
	return (r >> 16) & 0xff;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n3_mask_s(void)
{
	return 8;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n3_mask_f(u32 v)
{
	return (v & 0xff) << 24;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n3_mask_m(void)
{
	return 0xff << 24;
}
static inline u32 gr_pd_beta_ratio_table_gpc_4n3_mask_v(u32 r)
{
	return (r >> 24) & 0xff;
}
static inline u32 gr_ds_debug_r(void)
{
	return 0x00405800;
}
static inline u32 gr_ds_debug_zbc_en_s(void)
{
	return 2;
}
static inline u32 gr_ds_debug_zbc_en_f(u32 v)
{
	return (v & 0x3) << 0;
}
static inline u32 gr_ds_debug_zbc_en_m(void)
{
	return 0x3 << 0;
}
static inline u32 gr_ds_debug_zbc_en_v(u32 r)
{
	return (r >> 0) & 0x3;
}
static inline u32 gr_ds_debug_zbc_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_zbc_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_zbc_en_enabled_v(void)
{
	return 0x00000003;
}
static inline u32 gr_ds_debug_zbc_en_enabled_f(void)
{
	return 0x3;
}
static inline u32 gr_ds_debug_zbc_en_z_only_v(void)
{
	return 0x00000002;
}
static inline u32 gr_ds_debug_zbc_en_z_only_f(void)
{
	return 0x2;
}
static inline u32 gr_ds_debug_zbc_en_c_only_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_zbc_en_c_only_f(void)
{
	return 0x1;
}
static inline u32 gr_ds_debug_zbc_en_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_ds_debug_zbc_en_init_f(void)
{
	return 0x3;
}
static inline u32 gr_ds_debug_zbc_en__prod_v(void)
{
	return 0x00000003;
}
static inline u32 gr_ds_debug_zbc_en__prod_f(void)
{
	return 0x3;
}
static inline u32 gr_ds_debug_earlyz_noupdate_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_earlyz_noupdate_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_ds_debug_earlyz_noupdate_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_ds_debug_earlyz_noupdate_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_ds_debug_earlyz_noupdate_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_earlyz_noupdate_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_earlyz_noupdate_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_earlyz_noupdate_enable_f(void)
{
	return 0x4;
}
static inline u32 gr_ds_debug_earlyz_noupdate_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_earlyz_noupdate_init_f(void)
{
	return 0x4;
}
static inline u32 gr_ds_debug_earlyz_noupdate__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_earlyz_noupdate__prod_f(void)
{
	return 0x4;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt_enable_f(void)
{
	return 0x8;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt_init_f(void)
{
	return 0x8;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_earlyz_ignore_pxcnt__prod_f(void)
{
	return 0x8;
}
static inline u32 gr_ds_debug_earlyz_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_earlyz_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_ds_debug_earlyz_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_ds_debug_earlyz_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_ds_debug_earlyz_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_earlyz_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_earlyz_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_earlyz_enable_f(void)
{
	return 0x10;
}
static inline u32 gr_ds_debug_earlyz_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_earlyz_init_f(void)
{
	return 0x10;
}
static inline u32 gr_ds_debug_earlyz__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_earlyz__prod_f(void)
{
	return 0x10;
}
static inline u32 gr_ds_debug_consider_stipple_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_consider_stipple_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_ds_debug_consider_stipple_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_ds_debug_consider_stipple_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_ds_debug_consider_stipple_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_consider_stipple_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_consider_stipple_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_consider_stipple_enable_f(void)
{
	return 0x20;
}
static inline u32 gr_ds_debug_consider_stipple__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_consider_stipple__prod_f(void)
{
	return 0x20;
}
static inline u32 gr_ds_debug_run_ds_now_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_run_ds_now_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_ds_debug_run_ds_now_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_ds_debug_run_ds_now_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_ds_debug_run_ds_now_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_run_ds_now_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_run_ds_now_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_run_ds_now_enable_f(void)
{
	return 0x40;
}
static inline u32 gr_ds_debug_run_ds_now_enable__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_run_ds_now_enable__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_zonly_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_zonly_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_ds_debug_zonly_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_ds_debug_zonly_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_ds_debug_zonly_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_zonly_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_zonly_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_zonly_enable_f(void)
{
	return 0x80;
}
static inline u32 gr_ds_debug_zonly_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_zonly_init_f(void)
{
	return 0x80;
}
static inline u32 gr_ds_debug_zonly__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_zonly__prod_f(void)
{
	return 0x80;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on_enable_f(void)
{
	return 0x400;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_mpipe_force_bc_on__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on_enable_f(void)
{
	return 0x800;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_rop_force_bc_on__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on_enable_f(void)
{
	return 0x1000;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_prop_force_bc_on__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on_m(void)
{
	return 0x1 << 13;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on_enable_f(void)
{
	return 0x2000;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_rstr_force_bc_on__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on_m(void)
{
	return 0x1 << 14;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on_enable_f(void)
{
	return 0x4000;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_tga_force_bc_on__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on_m(void)
{
	return 0x1 << 15;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on_enable_f(void)
{
	return 0x8000;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_ds_vaf_force_bc_on__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_mpipe_always_dirty_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_mpipe_always_dirty_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_ds_debug_mpipe_always_dirty_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_ds_debug_mpipe_always_dirty_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_ds_debug_mpipe_always_dirty_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_mpipe_always_dirty_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_mpipe_always_dirty_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_mpipe_always_dirty_enable_f(void)
{
	return 0x10000;
}
static inline u32 gr_ds_debug_mpipe_always_dirty_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_mpipe_always_dirty_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_mpipe_always_dirty__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_mpipe_always_dirty__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_mpipe_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_bypass_mpipe_f(u32 v)
{
	return (v & 0x1) << 17;
}
static inline u32 gr_ds_debug_bypass_mpipe_m(void)
{
	return 0x1 << 17;
}
static inline u32 gr_ds_debug_bypass_mpipe_v(u32 r)
{
	return (r >> 17) & 0x1;
}
static inline u32 gr_ds_debug_bypass_mpipe_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_mpipe_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_mpipe_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_bypass_mpipe_enable_f(void)
{
	return 0x20000;
}
static inline u32 gr_ds_debug_bypass_mpipe_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_mpipe_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_mpipe__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_mpipe__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_prop_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_bypass_prop_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 gr_ds_debug_bypass_prop_m(void)
{
	return 0x1 << 18;
}
static inline u32 gr_ds_debug_bypass_prop_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 gr_ds_debug_bypass_prop_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_prop_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_prop_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_bypass_prop_enable_f(void)
{
	return 0x40000;
}
static inline u32 gr_ds_debug_bypass_prop_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_prop_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_prop__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_prop__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_rop_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_bypass_rop_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 gr_ds_debug_bypass_rop_m(void)
{
	return 0x1 << 19;
}
static inline u32 gr_ds_debug_bypass_rop_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 gr_ds_debug_bypass_rop_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_rop_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_rop_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_bypass_rop_enable_f(void)
{
	return 0x80000;
}
static inline u32 gr_ds_debug_bypass_rop_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_rop_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_rop__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_rop__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_rstr_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_bypass_rstr_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_ds_debug_bypass_rstr_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_ds_debug_bypass_rstr_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_ds_debug_bypass_rstr_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_rstr_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_rstr_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_bypass_rstr_enable_f(void)
{
	return 0x100000;
}
static inline u32 gr_ds_debug_bypass_rstr_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_rstr_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_rstr__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_rstr__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_tga_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_bypass_tga_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 gr_ds_debug_bypass_tga_m(void)
{
	return 0x1 << 21;
}
static inline u32 gr_ds_debug_bypass_tga_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 gr_ds_debug_bypass_tga_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_tga_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_tga_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_bypass_tga_enable_f(void)
{
	return 0x200000;
}
static inline u32 gr_ds_debug_bypass_tga_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_tga_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_tga__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_tga__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_vaf_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_bypass_vaf_f(u32 v)
{
	return (v & 0x1) << 22;
}
static inline u32 gr_ds_debug_bypass_vaf_m(void)
{
	return 0x1 << 22;
}
static inline u32 gr_ds_debug_bypass_vaf_v(u32 r)
{
	return (r >> 22) & 0x1;
}
static inline u32 gr_ds_debug_bypass_vaf_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_vaf_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_vaf_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_bypass_vaf_enable_f(void)
{
	return 0x400000;
}
static inline u32 gr_ds_debug_bypass_vaf_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_vaf_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_bypass_vaf__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_bypass_vaf__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa_m(void)
{
	return 0x1 << 23;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa_enable_f(void)
{
	return 0x800000;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa_init_f(void)
{
	return 0x800000;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_covg_fast_vcaa__prod_f(void)
{
	return 0x800000;
}
static inline u32 gr_ds_debug_allow_fastclear_color_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_allow_fastclear_color_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_ds_debug_allow_fastclear_color_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_ds_debug_allow_fastclear_color_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_ds_debug_allow_fastclear_color_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_allow_fastclear_color_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_allow_fastclear_color_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_fastclear_color_enable_f(void)
{
	return 0x1000000;
}
static inline u32 gr_ds_debug_allow_fastclear_color_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_fastclear_color_init_f(void)
{
	return 0x1000000;
}
static inline u32 gr_ds_debug_allow_fastclear_color__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_fastclear_color__prod_f(void)
{
	return 0x1000000;
}
static inline u32 gr_ds_debug_allow_fastclear_depth_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_allow_fastclear_depth_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 gr_ds_debug_allow_fastclear_depth_m(void)
{
	return 0x1 << 25;
}
static inline u32 gr_ds_debug_allow_fastclear_depth_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 gr_ds_debug_allow_fastclear_depth_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_allow_fastclear_depth_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_allow_fastclear_depth_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_fastclear_depth_enable_f(void)
{
	return 0x2000000;
}
static inline u32 gr_ds_debug_allow_fastclear_depth_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_fastclear_depth_init_f(void)
{
	return 0x2000000;
}
static inline u32 gr_ds_debug_allow_fastclear_depth__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_fastclear_depth__prod_f(void)
{
	return 0x2000000;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil_f(u32 v)
{
	return (v & 0x1) << 26;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil_m(void)
{
	return 0x1 << 26;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil_v(u32 r)
{
	return (r >> 26) & 0x1;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil_enable_f(void)
{
	return 0x4000000;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil_init_f(void)
{
	return 0x4000000;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_allow_fastclear_stencil__prod_f(void)
{
	return 0x4000000;
}
static inline u32 gr_ds_debug_timeslice_mode_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_timeslice_mode_f(u32 v)
{
	return (v & 0x1) << 27;
}
static inline u32 gr_ds_debug_timeslice_mode_m(void)
{
	return 0x1 << 27;
}
static inline u32 gr_ds_debug_timeslice_mode_v(u32 r)
{
	return (r >> 27) & 0x1;
}
static inline u32 gr_ds_debug_timeslice_mode_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_timeslice_mode_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_timeslice_mode_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_timeslice_mode_enable_f(void)
{
	return 0x8000000;
}
static inline u32 gr_ds_debug_timeslice_mode_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_timeslice_mode_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_timeslice_mode__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_timeslice_mode__prod_f(void)
{
	return 0x8000000;
}
static inline u32 gr_ds_debug_blkactivity_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_blkactivity_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 gr_ds_debug_blkactivity_m(void)
{
	return 0x1 << 28;
}
static inline u32 gr_ds_debug_blkactivity_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 gr_ds_debug_blkactivity_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_blkactivity_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_blkactivity_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_blkactivity_enable_f(void)
{
	return 0x10000000;
}
static inline u32 gr_ds_debug_blkactivity_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_blkactivity_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_rop_always_dirty_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_rop_always_dirty_f(u32 v)
{
	return (v & 0x1) << 29;
}
static inline u32 gr_ds_debug_rop_always_dirty_m(void)
{
	return 0x1 << 29;
}
static inline u32 gr_ds_debug_rop_always_dirty_v(u32 r)
{
	return (r >> 29) & 0x1;
}
static inline u32 gr_ds_debug_rop_always_dirty_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_rop_always_dirty_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_rop_always_dirty_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_rop_always_dirty_enable_f(void)
{
	return 0x20000000;
}
static inline u32 gr_ds_debug_rop_always_dirty_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_rop_always_dirty_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_rop_always_dirty__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_rop_always_dirty__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_rop_dbg_bits_s(void)
{
	return 1;
}
static inline u32 gr_ds_debug_rop_dbg_bits_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_ds_debug_rop_dbg_bits_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_ds_debug_rop_dbg_bits_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_ds_debug_rop_dbg_bits_safe_for_vpr_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_rop_dbg_bits_safe_for_vpr_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_rop_dbg_bits_unsafe_for_vpr_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_debug_rop_dbg_bits_unsafe_for_vpr_f(void)
{
	return 0x40000000;
}
static inline u32 gr_ds_debug_rop_dbg_bits_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_rop_dbg_bits_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_debug_rop_dbg_bits__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_debug_rop_dbg_bits__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_color_r_r(void)
{
	return 0x00405804;
}
static inline u32 gr_ds_zbc_color_r_val_s(void)
{
	return 32;
}
static inline u32 gr_ds_zbc_color_r_val_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_ds_zbc_color_r_val_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_ds_zbc_color_r_val_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_ds_zbc_color_r_val__init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_color_r_val__init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_color_g_r(void)
{
	return 0x00405808;
}
static inline u32 gr_ds_zbc_color_g_val_s(void)
{
	return 32;
}
static inline u32 gr_ds_zbc_color_g_val_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_ds_zbc_color_g_val_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_ds_zbc_color_g_val_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_ds_zbc_color_g_val__init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_color_g_val__init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_color_b_r(void)
{
	return 0x0040580c;
}
static inline u32 gr_ds_zbc_color_b_val_s(void)
{
	return 32;
}
static inline u32 gr_ds_zbc_color_b_val_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_ds_zbc_color_b_val_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_ds_zbc_color_b_val_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_ds_zbc_color_b_val__init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_color_b_val__init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_color_a_r(void)
{
	return 0x00405810;
}
static inline u32 gr_ds_zbc_color_a_val_s(void)
{
	return 32;
}
static inline u32 gr_ds_zbc_color_a_val_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_ds_zbc_color_a_val_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_ds_zbc_color_a_val_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_ds_zbc_color_a_val__init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_color_a_val__init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_color_fmt_r(void)
{
	return 0x00405814;
}
static inline u32 gr_ds_zbc_color_fmt_val_s(void)
{
	return 7;
}
static inline u32 gr_ds_zbc_color_fmt_val_f(u32 v)
{
	return (v & 0x7f) << 0;
}
static inline u32 gr_ds_zbc_color_fmt_val_m(void)
{
	return 0x7f << 0;
}
static inline u32 gr_ds_zbc_color_fmt_val_v(u32 r)
{
	return (r >> 0) & 0x7f;
}
static inline u32 gr_ds_zbc_color_fmt_val_invalid_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_color_fmt_val_invalid_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_color_fmt_val_zero_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_zbc_color_fmt_val_zero_f(void)
{
	return 0x1;
}
static inline u32 gr_ds_zbc_color_fmt_val_unorm_one_v(void)
{
	return 0x00000002;
}
static inline u32 gr_ds_zbc_color_fmt_val_unorm_one_f(void)
{
	return 0x2;
}
static inline u32 gr_ds_zbc_color_fmt_val_rf32_gf32_bf32_af32_v(void)
{
	return 0x00000004;
}
static inline u32 gr_ds_zbc_color_fmt_val_rf32_gf32_bf32_af32_f(void)
{
	return 0x4;
}
static inline u32 gr_ds_zbc_color_fmt_val_r16_g16_b16_a16_v(void)
{
	return 0x00000008;
}
static inline u32 gr_ds_zbc_color_fmt_val_r16_g16_b16_a16_f(void)
{
	return 0x8;
}
static inline u32 gr_ds_zbc_color_fmt_val_rn16_gn16_bn16_an16_v(void)
{
	return 0x0000000c;
}
static inline u32 gr_ds_zbc_color_fmt_val_rn16_gn16_bn16_an16_f(void)
{
	return 0xc;
}
static inline u32 gr_ds_zbc_color_fmt_val_rs16_gs16_bs16_as16_v(void)
{
	return 0x00000010;
}
static inline u32 gr_ds_zbc_color_fmt_val_rs16_gs16_bs16_as16_f(void)
{
	return 0x10;
}
static inline u32 gr_ds_zbc_color_fmt_val_ru16_gu16_bu16_au16_v(void)
{
	return 0x00000014;
}
static inline u32 gr_ds_zbc_color_fmt_val_ru16_gu16_bu16_au16_f(void)
{
	return 0x14;
}
static inline u32 gr_ds_zbc_color_fmt_val_rf16_gf16_bf16_af16_v(void)
{
	return 0x00000016;
}
static inline u32 gr_ds_zbc_color_fmt_val_rf16_gf16_bf16_af16_f(void)
{
	return 0x16;
}
static inline u32 gr_ds_zbc_color_fmt_val_a8r8g8b8_v(void)
{
	return 0x00000018;
}
static inline u32 gr_ds_zbc_color_fmt_val_a8r8g8b8_f(void)
{
	return 0x18;
}
static inline u32 gr_ds_zbc_color_fmt_val_a8rl8gl8bl8_v(void)
{
	return 0x0000001c;
}
static inline u32 gr_ds_zbc_color_fmt_val_a8rl8gl8bl8_f(void)
{
	return 0x1c;
}
static inline u32 gr_ds_zbc_color_fmt_val_a2b10g10r10_v(void)
{
	return 0x00000020;
}
static inline u32 gr_ds_zbc_color_fmt_val_a2b10g10r10_f(void)
{
	return 0x20;
}
static inline u32 gr_ds_zbc_color_fmt_val_au2bu10gu10ru10_v(void)
{
	return 0x00000024;
}
static inline u32 gr_ds_zbc_color_fmt_val_au2bu10gu10ru10_f(void)
{
	return 0x24;
}
static inline u32 gr_ds_zbc_color_fmt_val_a8b8g8r8_v(void)
{
	return 0x00000028;
}
static inline u32 gr_ds_zbc_color_fmt_val_a8b8g8r8_f(void)
{
	return 0x28;
}
static inline u32 gr_ds_zbc_color_fmt_val_a8bl8gl8rl8_v(void)
{
	return 0x0000002c;
}
static inline u32 gr_ds_zbc_color_fmt_val_a8bl8gl8rl8_f(void)
{
	return 0x2c;
}
static inline u32 gr_ds_zbc_color_fmt_val_an8bn8gn8rn8_v(void)
{
	return 0x00000030;
}
static inline u32 gr_ds_zbc_color_fmt_val_an8bn8gn8rn8_f(void)
{
	return 0x30;
}
static inline u32 gr_ds_zbc_color_fmt_val_as8bs8gs8rs8_v(void)
{
	return 0x00000034;
}
static inline u32 gr_ds_zbc_color_fmt_val_as8bs8gs8rs8_f(void)
{
	return 0x34;
}
static inline u32 gr_ds_zbc_color_fmt_val_au8bu8gu8ru8_v(void)
{
	return 0x00000038;
}
static inline u32 gr_ds_zbc_color_fmt_val_au8bu8gu8ru8_f(void)
{
	return 0x38;
}
static inline u32 gr_ds_zbc_color_fmt_val_a2r10g10b10_v(void)
{
	return 0x0000003c;
}
static inline u32 gr_ds_zbc_color_fmt_val_a2r10g10b10_f(void)
{
	return 0x3c;
}
static inline u32 gr_ds_zbc_color_fmt_val_bf10gf11rf11_v(void)
{
	return 0x00000040;
}
static inline u32 gr_ds_zbc_color_fmt_val_bf10gf11rf11_f(void)
{
	return 0x40;
}
static inline u32 gr_ds_zbc_color_fmt_val__init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_color_fmt_val__init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_z_r(void)
{
	return 0x00405818;
}
static inline u32 gr_ds_zbc_z_val_s(void)
{
	return 32;
}
static inline u32 gr_ds_zbc_z_val_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_ds_zbc_z_val_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_ds_zbc_z_val_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_ds_zbc_z_val__init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_z_val__init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_z_fmt_r(void)
{
	return 0x0040581c;
}
static inline u32 gr_ds_zbc_z_fmt_val_s(void)
{
	return 1;
}
static inline u32 gr_ds_zbc_z_fmt_val_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_ds_zbc_z_fmt_val_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_ds_zbc_z_fmt_val_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_ds_zbc_z_fmt_val_invalid_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_z_fmt_val_invalid_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_z_fmt_val_fp32_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_zbc_z_fmt_val_fp32_f(void)
{
	return 0x1;
}
static inline u32 gr_ds_zbc_z_fmt_val__init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_z_fmt_val__init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_tbl_index_r(void)
{
	return 0x00405820;
}
static inline u32 gr_ds_zbc_tbl_index_val_s(void)
{
	return 4;
}
static inline u32 gr_ds_zbc_tbl_index_val_f(u32 v)
{
	return (v & 0xf) << 0;
}
static inline u32 gr_ds_zbc_tbl_index_val_m(void)
{
	return 0xf << 0;
}
static inline u32 gr_ds_zbc_tbl_index_val_v(u32 r)
{
	return (r >> 0) & 0xf;
}
static inline u32 gr_ds_zbc_tbl_index_val__init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_tbl_index_val__init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_tbl_index_val__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_tbl_index_val__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_tbl_ld_r(void)
{
	return 0x00405824;
}
static inline u32 gr_ds_zbc_tbl_ld_select_s(void)
{
	return 1;
}
static inline u32 gr_ds_zbc_tbl_ld_select_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_ds_zbc_tbl_ld_select_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_ds_zbc_tbl_ld_select_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_ds_zbc_tbl_ld_select_c_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_tbl_ld_select_c_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_tbl_ld_select_z_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_zbc_tbl_ld_select_z_f(void)
{
	return 0x1;
}
static inline u32 gr_ds_zbc_tbl_ld_select__init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_tbl_ld_select__init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_tbl_ld_select__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_tbl_ld_select__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_tbl_ld_action_s(void)
{
	return 1;
}
static inline u32 gr_ds_zbc_tbl_ld_action_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_ds_zbc_tbl_ld_action_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_ds_zbc_tbl_ld_action_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_ds_zbc_tbl_ld_action_write_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_tbl_ld_action_write_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_tbl_ld_action_read_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_zbc_tbl_ld_action_read_f(void)
{
	return 0x2;
}
static inline u32 gr_ds_zbc_tbl_ld_action__init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_tbl_ld_action__init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_tbl_ld_action__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_zbc_tbl_ld_action__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_zbc_tbl_ld_trigger_s(void)
{
	return 1;
}
static inline u32 gr_ds_zbc_tbl_ld_trigger_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_ds_zbc_tbl_ld_trigger_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_ds_zbc_tbl_ld_trigger_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_ds_zbc_tbl_ld_trigger_active_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_zbc_tbl_ld_trigger_active_f(void)
{
	return 0x4;
}
static inline u32 gr_ds_tga_constraintlogic_r(void)
{
	return 0x00405830;
}
static inline u32 gr_ds_tga_constraintlogic_beta_cbsize_s(void)
{
	return 12;
}
static inline u32 gr_ds_tga_constraintlogic_beta_cbsize_f(u32 v)
{
	return (v & 0xfff) << 16;
}
static inline u32 gr_ds_tga_constraintlogic_beta_cbsize_m(void)
{
	return 0xfff << 16;
}
static inline u32 gr_ds_tga_constraintlogic_beta_cbsize_v(u32 r)
{
	return (r >> 16) & 0xfff;
}
static inline u32 gr_ds_tga_constraintlogic_beta_cbsize_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_tga_constraintlogic_beta_cbsize_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_tga_constraintlogic_beta_cbsize__prod_v(void)
{
	return 0x00000240;
}
static inline u32 gr_ds_tga_constraintlogic_beta_cbsize__prod_f(void)
{
	return 0x2400000;
}
static inline u32 gr_ds_tga_constraintlogic_alpha_cbsize_s(void)
{
	return 12;
}
static inline u32 gr_ds_tga_constraintlogic_alpha_cbsize_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 gr_ds_tga_constraintlogic_alpha_cbsize_m(void)
{
	return 0xfff << 0;
}
static inline u32 gr_ds_tga_constraintlogic_alpha_cbsize_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 gr_ds_tga_constraintlogic_alpha_cbsize_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_tga_constraintlogic_alpha_cbsize_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_tga_constraintlogic_alpha_cbsize__prod_v(void)
{
	return 0x00000648;
}
static inline u32 gr_ds_tga_constraintlogic_alpha_cbsize__prod_f(void)
{
	return 0x648;
}
static inline u32 gr_ds_hww_esr_r(void)
{
	return 0x00405840;
}
static inline u32 gr_ds_hww_esr_sph0_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph0_err_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_ds_hww_esr_sph0_err_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_ds_hww_esr_sph0_err_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph0_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph0_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph0_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph0_err_pending_f(void)
{
	return 0x1;
}
static inline u32 gr_ds_hww_esr_sph1_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph1_err_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_ds_hww_esr_sph1_err_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_ds_hww_esr_sph1_err_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph1_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph1_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph1_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph1_err_pending_f(void)
{
	return 0x2;
}
static inline u32 gr_ds_hww_esr_sph2_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph2_err_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_ds_hww_esr_sph2_err_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_ds_hww_esr_sph2_err_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph2_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph2_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph2_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph2_err_pending_f(void)
{
	return 0x4;
}
static inline u32 gr_ds_hww_esr_sph3_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph3_err_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_ds_hww_esr_sph3_err_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_ds_hww_esr_sph3_err_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph3_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph3_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph3_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph3_err_pending_f(void)
{
	return 0x8;
}
static inline u32 gr_ds_hww_esr_sph4_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph4_err_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_ds_hww_esr_sph4_err_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_ds_hww_esr_sph4_err_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph4_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph4_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph4_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph4_err_pending_f(void)
{
	return 0x10;
}
static inline u32 gr_ds_hww_esr_sph5_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph5_err_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_ds_hww_esr_sph5_err_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_ds_hww_esr_sph5_err_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph5_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph5_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph5_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph5_err_pending_f(void)
{
	return 0x20;
}
static inline u32 gr_ds_hww_esr_sph6_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph6_err_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_ds_hww_esr_sph6_err_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_ds_hww_esr_sph6_err_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph6_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph6_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph6_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph6_err_pending_f(void)
{
	return 0x40;
}
static inline u32 gr_ds_hww_esr_sph7_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph7_err_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_ds_hww_esr_sph7_err_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_ds_hww_esr_sph7_err_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph7_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph7_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph7_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph7_err_pending_f(void)
{
	return 0x80;
}
static inline u32 gr_ds_hww_esr_sph8_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph8_err_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_ds_hww_esr_sph8_err_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_ds_hww_esr_sph8_err_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph8_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph8_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph8_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph8_err_pending_f(void)
{
	return 0x100;
}
static inline u32 gr_ds_hww_esr_sph9_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph9_err_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_ds_hww_esr_sph9_err_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_ds_hww_esr_sph9_err_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph9_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph9_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph9_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph9_err_pending_f(void)
{
	return 0x200;
}
static inline u32 gr_ds_hww_esr_sph10_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph10_err_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_ds_hww_esr_sph10_err_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_ds_hww_esr_sph10_err_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph10_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph10_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph10_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph10_err_pending_f(void)
{
	return 0x400;
}
static inline u32 gr_ds_hww_esr_sph11_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph11_err_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_ds_hww_esr_sph11_err_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_ds_hww_esr_sph11_err_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph11_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph11_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph11_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph11_err_pending_f(void)
{
	return 0x800;
}
static inline u32 gr_ds_hww_esr_sph12_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph12_err_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_ds_hww_esr_sph12_err_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_ds_hww_esr_sph12_err_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph12_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph12_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph12_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph12_err_pending_f(void)
{
	return 0x1000;
}
static inline u32 gr_ds_hww_esr_sph13_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph13_err_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 gr_ds_hww_esr_sph13_err_m(void)
{
	return 0x1 << 13;
}
static inline u32 gr_ds_hww_esr_sph13_err_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph13_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph13_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph13_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph13_err_pending_f(void)
{
	return 0x2000;
}
static inline u32 gr_ds_hww_esr_sph14_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph14_err_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 gr_ds_hww_esr_sph14_err_m(void)
{
	return 0x1 << 14;
}
static inline u32 gr_ds_hww_esr_sph14_err_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph14_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph14_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph14_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph14_err_pending_f(void)
{
	return 0x4000;
}
static inline u32 gr_ds_hww_esr_sph15_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph15_err_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 gr_ds_hww_esr_sph15_err_m(void)
{
	return 0x1 << 15;
}
static inline u32 gr_ds_hww_esr_sph15_err_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph15_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph15_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph15_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph15_err_pending_f(void)
{
	return 0x8000;
}
static inline u32 gr_ds_hww_esr_sph16_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph16_err_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_ds_hww_esr_sph16_err_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_ds_hww_esr_sph16_err_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph16_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph16_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph16_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph16_err_pending_f(void)
{
	return 0x10000;
}
static inline u32 gr_ds_hww_esr_sph17_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph17_err_f(u32 v)
{
	return (v & 0x1) << 17;
}
static inline u32 gr_ds_hww_esr_sph17_err_m(void)
{
	return 0x1 << 17;
}
static inline u32 gr_ds_hww_esr_sph17_err_v(u32 r)
{
	return (r >> 17) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph17_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph17_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph17_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph17_err_pending_f(void)
{
	return 0x20000;
}
static inline u32 gr_ds_hww_esr_sph18_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph18_err_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 gr_ds_hww_esr_sph18_err_m(void)
{
	return 0x1 << 18;
}
static inline u32 gr_ds_hww_esr_sph18_err_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph18_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph18_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph18_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph18_err_pending_f(void)
{
	return 0x40000;
}
static inline u32 gr_ds_hww_esr_sph19_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph19_err_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 gr_ds_hww_esr_sph19_err_m(void)
{
	return 0x1 << 19;
}
static inline u32 gr_ds_hww_esr_sph19_err_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph19_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph19_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph19_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph19_err_pending_f(void)
{
	return 0x80000;
}
static inline u32 gr_ds_hww_esr_sph20_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph20_err_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_ds_hww_esr_sph20_err_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_ds_hww_esr_sph20_err_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph20_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph20_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph20_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph20_err_pending_f(void)
{
	return 0x100000;
}
static inline u32 gr_ds_hww_esr_sph21_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph21_err_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 gr_ds_hww_esr_sph21_err_m(void)
{
	return 0x1 << 21;
}
static inline u32 gr_ds_hww_esr_sph21_err_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph21_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph21_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph21_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph21_err_pending_f(void)
{
	return 0x200000;
}
static inline u32 gr_ds_hww_esr_sph22_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph22_err_f(u32 v)
{
	return (v & 0x1) << 22;
}
static inline u32 gr_ds_hww_esr_sph22_err_m(void)
{
	return 0x1 << 22;
}
static inline u32 gr_ds_hww_esr_sph22_err_v(u32 r)
{
	return (r >> 22) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph22_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph22_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph22_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph22_err_pending_f(void)
{
	return 0x400000;
}
static inline u32 gr_ds_hww_esr_sph23_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_sph23_err_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 gr_ds_hww_esr_sph23_err_m(void)
{
	return 0x1 << 23;
}
static inline u32 gr_ds_hww_esr_sph23_err_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 gr_ds_hww_esr_sph23_err_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_sph23_err_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_sph23_err_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_sph23_err_pending_f(void)
{
	return 0x800000;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_s(void)
{
	return 6;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_f(u32 v)
{
	return (v & 0x3f) << 24;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_m(void)
{
	return 0x3f << 24;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_v(u32 r)
{
	return (r >> 24) & 0x3f;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_none_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_none_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_vsa_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_vsa_f(void)
{
	return 0x1000000;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_vsb_v(void)
{
	return 0x00000002;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_vsb_f(void)
{
	return 0x2000000;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_ti_v(void)
{
	return 0x00000004;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_ti_f(void)
{
	return 0x4000000;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_ts_v(void)
{
	return 0x00000008;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_ts_f(void)
{
	return 0x8000000;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_gs_v(void)
{
	return 0x00000010;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_gs_f(void)
{
	return 0x10000000;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_ps_v(void)
{
	return 0x00000020;
}
static inline u32 gr_ds_hww_esr_m_pipe_stage_ps_f(void)
{
	return 0x20000000;
}
static inline u32 gr_ds_hww_esr_reset_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_reset_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_ds_hww_esr_reset_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_ds_hww_esr_reset_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_ds_hww_esr_reset_task_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_reset_task_f(void)
{
	return 0x40000000;
}
static inline u32 gr_ds_hww_esr_en_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_esr_en_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_ds_hww_esr_en_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_ds_hww_esr_en_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_ds_hww_esr_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_esr_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_esr_en_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_en_enabled_f(void)
{
	return 0x80000000;
}
static inline u32 gr_ds_hww_esr_en__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_esr_en__prod_f(void)
{
	return 0x80000000;
}
static inline u32 gr_ds_hww_report_mask_r(void)
{
	return 0x00405844;
}
static inline u32 gr_ds_hww_report_mask_sph0_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph0_err_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_ds_hww_report_mask_sph0_err_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_ds_hww_report_mask_sph0_err_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph0_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph0_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph0_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph0_err_report_f(void)
{
	return 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph0_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph0_err__prod_f(void)
{
	return 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph1_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph1_err_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_ds_hww_report_mask_sph1_err_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_ds_hww_report_mask_sph1_err_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph1_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph1_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph1_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph1_err_report_f(void)
{
	return 0x2;
}
static inline u32 gr_ds_hww_report_mask_sph1_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph1_err__prod_f(void)
{
	return 0x2;
}
static inline u32 gr_ds_hww_report_mask_sph2_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph2_err_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_ds_hww_report_mask_sph2_err_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_ds_hww_report_mask_sph2_err_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph2_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph2_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph2_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph2_err_report_f(void)
{
	return 0x4;
}
static inline u32 gr_ds_hww_report_mask_sph2_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph2_err__prod_f(void)
{
	return 0x4;
}
static inline u32 gr_ds_hww_report_mask_sph3_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph3_err_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_ds_hww_report_mask_sph3_err_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_ds_hww_report_mask_sph3_err_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph3_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph3_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph3_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph3_err_report_f(void)
{
	return 0x8;
}
static inline u32 gr_ds_hww_report_mask_sph3_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph3_err__prod_f(void)
{
	return 0x8;
}
static inline u32 gr_ds_hww_report_mask_sph4_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph4_err_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_ds_hww_report_mask_sph4_err_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_ds_hww_report_mask_sph4_err_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph4_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph4_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph4_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph4_err_report_f(void)
{
	return 0x10;
}
static inline u32 gr_ds_hww_report_mask_sph4_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph4_err__prod_f(void)
{
	return 0x10;
}
static inline u32 gr_ds_hww_report_mask_sph5_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph5_err_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_ds_hww_report_mask_sph5_err_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_ds_hww_report_mask_sph5_err_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph5_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph5_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph5_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph5_err_report_f(void)
{
	return 0x20;
}
static inline u32 gr_ds_hww_report_mask_sph5_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph5_err__prod_f(void)
{
	return 0x20;
}
static inline u32 gr_ds_hww_report_mask_sph6_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph6_err_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_ds_hww_report_mask_sph6_err_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_ds_hww_report_mask_sph6_err_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph6_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph6_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph6_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph6_err_report_f(void)
{
	return 0x40;
}
static inline u32 gr_ds_hww_report_mask_sph6_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph6_err__prod_f(void)
{
	return 0x40;
}
static inline u32 gr_ds_hww_report_mask_sph7_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph7_err_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_ds_hww_report_mask_sph7_err_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_ds_hww_report_mask_sph7_err_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph7_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph7_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph7_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph7_err_report_f(void)
{
	return 0x80;
}
static inline u32 gr_ds_hww_report_mask_sph7_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph7_err__prod_f(void)
{
	return 0x80;
}
static inline u32 gr_ds_hww_report_mask_sph8_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph8_err_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_ds_hww_report_mask_sph8_err_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_ds_hww_report_mask_sph8_err_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph8_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph8_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph8_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph8_err_report_f(void)
{
	return 0x100;
}
static inline u32 gr_ds_hww_report_mask_sph8_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph8_err__prod_f(void)
{
	return 0x100;
}
static inline u32 gr_ds_hww_report_mask_sph9_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph9_err_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_ds_hww_report_mask_sph9_err_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_ds_hww_report_mask_sph9_err_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph9_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph9_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph9_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph9_err_report_f(void)
{
	return 0x200;
}
static inline u32 gr_ds_hww_report_mask_sph9_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph9_err__prod_f(void)
{
	return 0x200;
}
static inline u32 gr_ds_hww_report_mask_sph10_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph10_err_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_ds_hww_report_mask_sph10_err_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_ds_hww_report_mask_sph10_err_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph10_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph10_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph10_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph10_err_report_f(void)
{
	return 0x400;
}
static inline u32 gr_ds_hww_report_mask_sph10_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph10_err__prod_f(void)
{
	return 0x400;
}
static inline u32 gr_ds_hww_report_mask_sph11_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph11_err_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_ds_hww_report_mask_sph11_err_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_ds_hww_report_mask_sph11_err_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph11_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph11_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph11_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph11_err_report_f(void)
{
	return 0x800;
}
static inline u32 gr_ds_hww_report_mask_sph11_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph11_err__prod_f(void)
{
	return 0x800;
}
static inline u32 gr_ds_hww_report_mask_sph12_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph12_err_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_ds_hww_report_mask_sph12_err_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_ds_hww_report_mask_sph12_err_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph12_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph12_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph12_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph12_err_report_f(void)
{
	return 0x1000;
}
static inline u32 gr_ds_hww_report_mask_sph12_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph12_err__prod_f(void)
{
	return 0x1000;
}
static inline u32 gr_ds_hww_report_mask_sph13_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph13_err_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 gr_ds_hww_report_mask_sph13_err_m(void)
{
	return 0x1 << 13;
}
static inline u32 gr_ds_hww_report_mask_sph13_err_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph13_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph13_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph13_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph13_err_report_f(void)
{
	return 0x2000;
}
static inline u32 gr_ds_hww_report_mask_sph13_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph13_err__prod_f(void)
{
	return 0x2000;
}
static inline u32 gr_ds_hww_report_mask_sph14_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph14_err_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 gr_ds_hww_report_mask_sph14_err_m(void)
{
	return 0x1 << 14;
}
static inline u32 gr_ds_hww_report_mask_sph14_err_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph14_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph14_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph14_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph14_err_report_f(void)
{
	return 0x4000;
}
static inline u32 gr_ds_hww_report_mask_sph14_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph14_err__prod_f(void)
{
	return 0x4000;
}
static inline u32 gr_ds_hww_report_mask_sph15_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph15_err_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 gr_ds_hww_report_mask_sph15_err_m(void)
{
	return 0x1 << 15;
}
static inline u32 gr_ds_hww_report_mask_sph15_err_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph15_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph15_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph15_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph15_err_report_f(void)
{
	return 0x8000;
}
static inline u32 gr_ds_hww_report_mask_sph15_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph15_err__prod_f(void)
{
	return 0x8000;
}
static inline u32 gr_ds_hww_report_mask_sph16_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph16_err_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_ds_hww_report_mask_sph16_err_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_ds_hww_report_mask_sph16_err_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph16_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph16_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph16_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph16_err_report_f(void)
{
	return 0x10000;
}
static inline u32 gr_ds_hww_report_mask_sph16_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph16_err__prod_f(void)
{
	return 0x10000;
}
static inline u32 gr_ds_hww_report_mask_sph17_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph17_err_f(u32 v)
{
	return (v & 0x1) << 17;
}
static inline u32 gr_ds_hww_report_mask_sph17_err_m(void)
{
	return 0x1 << 17;
}
static inline u32 gr_ds_hww_report_mask_sph17_err_v(u32 r)
{
	return (r >> 17) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph17_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph17_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph17_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph17_err_report_f(void)
{
	return 0x20000;
}
static inline u32 gr_ds_hww_report_mask_sph17_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph17_err__prod_f(void)
{
	return 0x20000;
}
static inline u32 gr_ds_hww_report_mask_sph18_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph18_err_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 gr_ds_hww_report_mask_sph18_err_m(void)
{
	return 0x1 << 18;
}
static inline u32 gr_ds_hww_report_mask_sph18_err_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph18_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph18_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph18_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph18_err_report_f(void)
{
	return 0x40000;
}
static inline u32 gr_ds_hww_report_mask_sph18_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph18_err__prod_f(void)
{
	return 0x40000;
}
static inline u32 gr_ds_hww_report_mask_sph19_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph19_err_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 gr_ds_hww_report_mask_sph19_err_m(void)
{
	return 0x1 << 19;
}
static inline u32 gr_ds_hww_report_mask_sph19_err_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph19_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph19_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph19_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph19_err_report_f(void)
{
	return 0x80000;
}
static inline u32 gr_ds_hww_report_mask_sph19_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph19_err__prod_f(void)
{
	return 0x80000;
}
static inline u32 gr_ds_hww_report_mask_sph20_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph20_err_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_ds_hww_report_mask_sph20_err_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_ds_hww_report_mask_sph20_err_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph20_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph20_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph20_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph20_err_report_f(void)
{
	return 0x100000;
}
static inline u32 gr_ds_hww_report_mask_sph20_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph20_err__prod_f(void)
{
	return 0x100000;
}
static inline u32 gr_ds_hww_report_mask_sph21_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph21_err_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 gr_ds_hww_report_mask_sph21_err_m(void)
{
	return 0x1 << 21;
}
static inline u32 gr_ds_hww_report_mask_sph21_err_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph21_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph21_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph21_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph21_err_report_f(void)
{
	return 0x200000;
}
static inline u32 gr_ds_hww_report_mask_sph21_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph21_err__prod_f(void)
{
	return 0x200000;
}
static inline u32 gr_ds_hww_report_mask_sph22_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph22_err_f(u32 v)
{
	return (v & 0x1) << 22;
}
static inline u32 gr_ds_hww_report_mask_sph22_err_m(void)
{
	return 0x1 << 22;
}
static inline u32 gr_ds_hww_report_mask_sph22_err_v(u32 r)
{
	return (r >> 22) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph22_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph22_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph22_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph22_err_report_f(void)
{
	return 0x400000;
}
static inline u32 gr_ds_hww_report_mask_sph22_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph22_err__prod_f(void)
{
	return 0x400000;
}
static inline u32 gr_ds_hww_report_mask_sph23_err_s(void)
{
	return 1;
}
static inline u32 gr_ds_hww_report_mask_sph23_err_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 gr_ds_hww_report_mask_sph23_err_m(void)
{
	return 0x1 << 23;
}
static inline u32 gr_ds_hww_report_mask_sph23_err_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 gr_ds_hww_report_mask_sph23_err_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_hww_report_mask_sph23_err_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_hww_report_mask_sph23_err_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph23_err_report_f(void)
{
	return 0x800000;
}
static inline u32 gr_ds_hww_report_mask_sph23_err__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_hww_report_mask_sph23_err__prod_f(void)
{
	return 0x800000;
}
static inline u32 gr_ds_num_tpc_per_gpc_r(u32 i)
{
	return 0x00405870+((i)*4);
}
static inline u32 gr_ds_num_tpc_per_gpc__size_1_v(void)
{
	return 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_s(void)
{
	return 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_f(u32 v)
{
	return (v & 0xf) << 0;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_m(void)
{
	return 0xf << 0;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_v(u32 r)
{
	return (r >> 0) & 0xf;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_0_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_1_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_1_f(void)
{
	return 0x1;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_2_v(void)
{
	return 0x00000002;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_2_f(void)
{
	return 0x2;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_3_v(void)
{
	return 0x00000003;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_3_f(void)
{
	return 0x3;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_4_v(void)
{
	return 0x00000004;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_4_f(void)
{
	return 0x4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_5_v(void)
{
	return 0x00000005;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_5_f(void)
{
	return 0x5;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_6_v(void)
{
	return 0x00000006;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_6_f(void)
{
	return 0x6;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_7_v(void)
{
	return 0x00000007;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_7_f(void)
{
	return 0x7;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_8_v(void)
{
	return 0x00000008;
}
static inline u32 gr_ds_num_tpc_per_gpc_count0_8_f(void)
{
	return 0x8;
}
static inline u32 gr_ds_num_tpc_per_gpc_count1_s(void)
{
	return 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count1_f(u32 v)
{
	return (v & 0xf) << 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count1_m(void)
{
	return 0xf << 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count1_v(u32 r)
{
	return (r >> 4) & 0xf;
}
static inline u32 gr_ds_num_tpc_per_gpc_count1_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_num_tpc_per_gpc_count1_0_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_num_tpc_per_gpc_count2_s(void)
{
	return 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count2_f(u32 v)
{
	return (v & 0xf) << 8;
}
static inline u32 gr_ds_num_tpc_per_gpc_count2_m(void)
{
	return 0xf << 8;
}
static inline u32 gr_ds_num_tpc_per_gpc_count2_v(u32 r)
{
	return (r >> 8) & 0xf;
}
static inline u32 gr_ds_num_tpc_per_gpc_count2_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_num_tpc_per_gpc_count2_0_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_num_tpc_per_gpc_count3_s(void)
{
	return 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count3_f(u32 v)
{
	return (v & 0xf) << 12;
}
static inline u32 gr_ds_num_tpc_per_gpc_count3_m(void)
{
	return 0xf << 12;
}
static inline u32 gr_ds_num_tpc_per_gpc_count3_v(u32 r)
{
	return (r >> 12) & 0xf;
}
static inline u32 gr_ds_num_tpc_per_gpc_count3_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_num_tpc_per_gpc_count3_0_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_num_tpc_per_gpc_count4_s(void)
{
	return 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count4_f(u32 v)
{
	return (v & 0xf) << 16;
}
static inline u32 gr_ds_num_tpc_per_gpc_count4_m(void)
{
	return 0xf << 16;
}
static inline u32 gr_ds_num_tpc_per_gpc_count4_v(u32 r)
{
	return (r >> 16) & 0xf;
}
static inline u32 gr_ds_num_tpc_per_gpc_count4_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_num_tpc_per_gpc_count4_0_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_num_tpc_per_gpc_count5_s(void)
{
	return 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count5_f(u32 v)
{
	return (v & 0xf) << 20;
}
static inline u32 gr_ds_num_tpc_per_gpc_count5_m(void)
{
	return 0xf << 20;
}
static inline u32 gr_ds_num_tpc_per_gpc_count5_v(u32 r)
{
	return (r >> 20) & 0xf;
}
static inline u32 gr_ds_num_tpc_per_gpc_count5_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_num_tpc_per_gpc_count5_0_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_num_tpc_per_gpc_count6_s(void)
{
	return 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count6_f(u32 v)
{
	return (v & 0xf) << 24;
}
static inline u32 gr_ds_num_tpc_per_gpc_count6_m(void)
{
	return 0xf << 24;
}
static inline u32 gr_ds_num_tpc_per_gpc_count6_v(u32 r)
{
	return (r >> 24) & 0xf;
}
static inline u32 gr_ds_num_tpc_per_gpc_count6_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_num_tpc_per_gpc_count6_0_f(void)
{
	return 0x0;
}
static inline u32 gr_ds_num_tpc_per_gpc_count7_s(void)
{
	return 4;
}
static inline u32 gr_ds_num_tpc_per_gpc_count7_f(u32 v)
{
	return (v & 0xf) << 28;
}
static inline u32 gr_ds_num_tpc_per_gpc_count7_m(void)
{
	return 0xf << 28;
}
static inline u32 gr_ds_num_tpc_per_gpc_count7_v(u32 r)
{
	return (r >> 28) & 0xf;
}
static inline u32 gr_ds_num_tpc_per_gpc_count7_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ds_num_tpc_per_gpc_count7_0_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_bundle_cb_base_r(void)
{
	return 0x00408004;
}
static inline u32 gr_scc_bundle_cb_base_addr_39_8_s(void)
{
	return 32;
}
static inline u32 gr_scc_bundle_cb_base_addr_39_8_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_scc_bundle_cb_base_addr_39_8_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_scc_bundle_cb_base_addr_39_8_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_scc_bundle_cb_base_addr_39_8_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_bundle_cb_base_addr_39_8_init_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_bundle_cb_base_addr_39_8_byte_granularity_v(void)
{
	return 0x00000100;
}
static inline u32 gr_scc_bundle_cb_base_addr_39_8_byte_granularity_f(void)
{
	return 0x100;
}
static inline u32 gr_scc_bundle_cb_base_addr_39_8_align_bits_v(void)
{
	return 0x00000008;
}
static inline u32 gr_scc_bundle_cb_base_addr_39_8_align_bits_f(void)
{
	return 0x8;
}
static inline u32 gr_scc_bundle_cb_size_r(void)
{
	return 0x00408008;
}
static inline u32 gr_scc_bundle_cb_size_div_256b_s(void)
{
	return 11;
}
static inline u32 gr_scc_bundle_cb_size_div_256b_f(u32 v)
{
	return (v & 0x7ff) << 0;
}
static inline u32 gr_scc_bundle_cb_size_div_256b_m(void)
{
	return 0x7ff << 0;
}
static inline u32 gr_scc_bundle_cb_size_div_256b_v(u32 r)
{
	return (r >> 0) & 0x7ff;
}
static inline u32 gr_scc_bundle_cb_size_div_256b_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_bundle_cb_size_div_256b_init_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_bundle_cb_size_div_256b__prod_v(void)
{
	return 0x00000018;
}
static inline u32 gr_scc_bundle_cb_size_div_256b__prod_f(void)
{
	return 0x18;
}
static inline u32 gr_scc_bundle_cb_size_div_256b_byte_granularity_v(void)
{
	return 0x00000100;
}
static inline u32 gr_scc_bundle_cb_size_div_256b_byte_granularity_f(void)
{
	return 0x100;
}
static inline u32 gr_scc_bundle_cb_size_valid_s(void)
{
	return 1;
}
static inline u32 gr_scc_bundle_cb_size_valid_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_scc_bundle_cb_size_valid_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_scc_bundle_cb_size_valid_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_scc_bundle_cb_size_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_bundle_cb_size_valid_false_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_bundle_cb_size_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_scc_bundle_cb_size_valid_true_f(void)
{
	return 0x80000000;
}
static inline u32 gr_scc_pagepool_base_r(void)
{
	return 0x0040800c;
}
static inline u32 gr_scc_pagepool_base_addr_39_8_s(void)
{
	return 32;
}
static inline u32 gr_scc_pagepool_base_addr_39_8_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_scc_pagepool_base_addr_39_8_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_scc_pagepool_base_addr_39_8_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_scc_pagepool_base_addr_39_8_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_pagepool_base_addr_39_8_init_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_pagepool_base_addr_39_8_byte_granularity_v(void)
{
	return 0x00000100;
}
static inline u32 gr_scc_pagepool_base_addr_39_8_byte_granularity_f(void)
{
	return 0x100;
}
static inline u32 gr_scc_pagepool_base_addr_39_8_align_bits_v(void)
{
	return 0x00000008;
}
static inline u32 gr_scc_pagepool_base_addr_39_8_align_bits_f(void)
{
	return 0x8;
}
static inline u32 gr_scc_pagepool_r(void)
{
	return 0x00408010;
}
static inline u32 gr_scc_pagepool_total_pages_s(void)
{
	return 8;
}
static inline u32 gr_scc_pagepool_total_pages_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_scc_pagepool_total_pages_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_scc_pagepool_total_pages_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_scc_pagepool_total_pages_hwmax_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_pagepool_total_pages_hwmax_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_pagepool_total_pages_hwmax_value_v(void)
{
	return 0x00000080;
}
static inline u32 gr_scc_pagepool_total_pages_hwmax_value_f(void)
{
	return 0x80;
}
static inline u32 gr_scc_pagepool_total_pages_byte_granularity_v(void)
{
	return 0x00000100;
}
static inline u32 gr_scc_pagepool_total_pages_byte_granularity_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_pagepool_total_pages__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_pagepool_total_pages__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_pagepool_max_valid_pages_s(void)
{
	return 8;
}
static inline u32 gr_scc_pagepool_max_valid_pages_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_scc_pagepool_max_valid_pages_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_scc_pagepool_max_valid_pages_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_scc_pagepool_max_valid_pages_max_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_pagepool_max_valid_pages_max_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_pagepool_max_valid_pages__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_pagepool_max_valid_pages__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_pagepool_valid_s(void)
{
	return 1;
}
static inline u32 gr_scc_pagepool_valid_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_scc_pagepool_valid_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_scc_pagepool_valid_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_scc_pagepool_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_pagepool_valid_false_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_pagepool_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_scc_pagepool_valid_true_f(void)
{
	return 0x80000000;
}
static inline u32 gr_scc_init_r(void)
{
	return 0x0040802c;
}
static inline u32 gr_scc_init_ram_s(void)
{
	return 1;
}
static inline u32 gr_scc_init_ram_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_scc_init_ram_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_scc_init_ram_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_scc_init_ram_ignore_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_init_ram_ignore_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_init_ram_trigger_v(void)
{
	return 0x00000001;
}
static inline u32 gr_scc_init_ram_trigger_f(void)
{
	return 0x1;
}
static inline u32 gr_scc_hww_esr_r(void)
{
	return 0x00408030;
}
static inline u32 gr_scc_hww_esr_intr_s(void)
{
	return 1;
}
static inline u32 gr_scc_hww_esr_intr_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_scc_hww_esr_intr_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_scc_hww_esr_intr_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_scc_hww_esr_intr_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_hww_esr_intr_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_hww_esr_intr_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_scc_hww_esr_intr_pending_f(void)
{
	return 0x1;
}
static inline u32 gr_scc_hww_esr_ldconst_oob_s(void)
{
	return 1;
}
static inline u32 gr_scc_hww_esr_ldconst_oob_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_scc_hww_esr_ldconst_oob_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_scc_hww_esr_ldconst_oob_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_scc_hww_esr_ldconst_oob_not_pending_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_hww_esr_ldconst_oob_not_pending_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_hww_esr_ldconst_oob_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_scc_hww_esr_ldconst_oob_pending_f(void)
{
	return 0x2;
}
static inline u32 gr_scc_hww_esr_reset_s(void)
{
	return 1;
}
static inline u32 gr_scc_hww_esr_reset_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_scc_hww_esr_reset_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_scc_hww_esr_reset_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_scc_hww_esr_reset_active_v(void)
{
	return 0x00000001;
}
static inline u32 gr_scc_hww_esr_reset_active_f(void)
{
	return 0x40000000;
}
static inline u32 gr_scc_hww_esr_en_s(void)
{
	return 1;
}
static inline u32 gr_scc_hww_esr_en_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_scc_hww_esr_en_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_scc_hww_esr_en_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_scc_hww_esr_en_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_scc_hww_esr_en_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_scc_hww_esr_en_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_scc_hww_esr_en_enable_f(void)
{
	return 0x80000000;
}
static inline u32 gr_scc_hww_esr_constbuff_base_v(void)
{
	return 0x00408034;
}
static inline u32 gr_scc_hww_esr_constbuff_base_addr_div_256b_s(void)
{
	return 32;
}
static inline u32 gr_scc_hww_esr_constbuff_base_addr_div_256b_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_scc_hww_esr_constbuff_base_addr_div_256b_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_scc_hww_esr_constbuff_base_addr_div_256b_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_scc_hww_esr_constbuff_v(void)
{
	return 0x00408038;
}
static inline u32 gr_scc_hww_esr_constbuff_const_dw_offset_s(void)
{
	return 15;
}
static inline u32 gr_scc_hww_esr_constbuff_const_dw_offset_f(u32 v)
{
	return (v & 0x7fff) << 0;
}
static inline u32 gr_scc_hww_esr_constbuff_const_dw_offset_m(void)
{
	return 0x7fff << 0;
}
static inline u32 gr_scc_hww_esr_constbuff_const_dw_offset_v(u32 r)
{
	return (r >> 0) & 0x7fff;
}
static inline u32 gr_scc_hww_esr_constbuff_size_in_dw_s(void)
{
	return 15;
}
static inline u32 gr_scc_hww_esr_constbuff_size_in_dw_f(u32 v)
{
	return (v & 0x7fff) << 16;
}
static inline u32 gr_scc_hww_esr_constbuff_size_in_dw_m(void)
{
	return 0x7fff << 16;
}
static inline u32 gr_scc_hww_esr_constbuff_size_in_dw_v(u32 r)
{
	return (r >> 16) & 0x7fff;
}
static inline u32 gr_sked_hww_esr_r(void)
{
	return 0x00407020;
}
static inline u32 gr_sked_hww_esr_skedcheck24_cta_resume_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck24_cta_resume_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_sked_hww_esr_skedcheck24_cta_resume_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_sked_hww_esr_skedcheck24_cta_resume_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck24_cta_resume_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck24_cta_resume_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck24_cta_resume_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck24_cta_resume_true_f(void)
{
	return 0x40;
}
static inline u32 gr_sked_hww_esr_skedcheck23_constant_buffer_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck23_constant_buffer_size_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_sked_hww_esr_skedcheck23_constant_buffer_size_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_sked_hww_esr_skedcheck23_constant_buffer_size_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck23_constant_buffer_size_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck23_constant_buffer_size_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck23_constant_buffer_size_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck23_constant_buffer_size_true_f(void)
{
	return 0x80;
}
static inline u32 gr_sked_hww_esr_skedcheck02_local_memory_low_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck02_local_memory_low_size_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_sked_hww_esr_skedcheck02_local_memory_low_size_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_sked_hww_esr_skedcheck02_local_memory_low_size_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck02_local_memory_low_size_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck02_local_memory_low_size_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck02_local_memory_low_size_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck02_local_memory_low_size_true_f(void)
{
	return 0x200;
}
static inline u32 gr_sked_hww_esr_skedcheck03_local_memory_high_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck03_local_memory_high_size_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_sked_hww_esr_skedcheck03_local_memory_high_size_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_sked_hww_esr_skedcheck03_local_memory_high_size_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck03_local_memory_high_size_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck03_local_memory_high_size_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck03_local_memory_high_size_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck03_local_memory_high_size_true_f(void)
{
	return 0x400;
}
static inline u32 gr_sked_hww_esr_skedcheck04_local_memory_crs_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck04_local_memory_crs_size_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_sked_hww_esr_skedcheck04_local_memory_crs_size_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_sked_hww_esr_skedcheck04_local_memory_crs_size_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck04_local_memory_crs_size_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck04_local_memory_crs_size_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck04_local_memory_crs_size_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck04_local_memory_crs_size_true_f(void)
{
	return 0x800;
}
static inline u32 gr_sked_hww_esr_skedcheck05_local_memory_total_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck05_local_memory_total_size_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_sked_hww_esr_skedcheck05_local_memory_total_size_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_sked_hww_esr_skedcheck05_local_memory_total_size_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck05_local_memory_total_size_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck05_local_memory_total_size_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck05_local_memory_total_size_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck05_local_memory_total_size_true_f(void)
{
	return 0x1000;
}
static inline u32 gr_sked_hww_esr_skedcheck06_register_count_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck06_register_count_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 gr_sked_hww_esr_skedcheck06_register_count_m(void)
{
	return 0x1 << 13;
}
static inline u32 gr_sked_hww_esr_skedcheck06_register_count_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck06_register_count_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck06_register_count_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck06_register_count_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck06_register_count_true_f(void)
{
	return 0x2000;
}
static inline u32 gr_sked_hww_esr_skedcheck11_total_threads_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck11_total_threads_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 gr_sked_hww_esr_skedcheck11_total_threads_m(void)
{
	return 0x1 << 18;
}
static inline u32 gr_sked_hww_esr_skedcheck11_total_threads_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck11_total_threads_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck11_total_threads_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck11_total_threads_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck11_total_threads_true_f(void)
{
	return 0x40000;
}
static inline u32 gr_sked_hww_esr_skedcheck13_program_offset_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck13_program_offset_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_sked_hww_esr_skedcheck13_program_offset_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_sked_hww_esr_skedcheck13_program_offset_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck13_program_offset_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck13_program_offset_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck13_program_offset_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck13_program_offset_true_f(void)
{
	return 0x100000;
}
static inline u32 gr_sked_hww_esr_skedcheck14_shared_memory_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck14_shared_memory_size_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 gr_sked_hww_esr_skedcheck14_shared_memory_size_m(void)
{
	return 0x1 << 21;
}
static inline u32 gr_sked_hww_esr_skedcheck14_shared_memory_size_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck14_shared_memory_size_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck14_shared_memory_size_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck14_shared_memory_size_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck14_shared_memory_size_true_f(void)
{
	return 0x200000;
}
static inline u32 gr_sked_hww_esr_skedcheck15_unused_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck15_unused_f(u32 v)
{
	return (v & 0x1) << 22;
}
static inline u32 gr_sked_hww_esr_skedcheck15_unused_m(void)
{
	return 0x1 << 22;
}
static inline u32 gr_sked_hww_esr_skedcheck15_unused_v(u32 r)
{
	return (r >> 22) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck15_unused_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck15_unused_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck15_unused_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck15_unused_true_f(void)
{
	return 0x400000;
}
static inline u32 gr_sked_hww_esr_skedcheck16_cta_thread_dimension_zero_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck16_cta_thread_dimension_zero_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 gr_sked_hww_esr_skedcheck16_cta_thread_dimension_zero_m(void)
{
	return 0x1 << 23;
}
static inline u32 gr_sked_hww_esr_skedcheck16_cta_thread_dimension_zero_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck16_cta_thread_dimension_zero_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck16_cta_thread_dimension_zero_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck16_cta_thread_dimension_zero_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck16_cta_thread_dimension_zero_true_f(void)
{
	return 0x800000;
}
static inline u32 gr_sked_hww_esr_skedcheck17_memory_window_overlap_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck17_memory_window_overlap_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_sked_hww_esr_skedcheck17_memory_window_overlap_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_sked_hww_esr_skedcheck17_memory_window_overlap_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck17_memory_window_overlap_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck17_memory_window_overlap_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck17_memory_window_overlap_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck17_memory_window_overlap_true_f(void)
{
	return 0x1000000;
}
static inline u32 gr_sked_hww_esr_skedcheck18_l1_config_too_small_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck18_l1_config_too_small_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 gr_sked_hww_esr_skedcheck18_l1_config_too_small_m(void)
{
	return 0x1 << 25;
}
static inline u32 gr_sked_hww_esr_skedcheck18_l1_config_too_small_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck18_l1_config_too_small_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck18_l1_config_too_small_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck18_l1_config_too_small_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck18_l1_config_too_small_true_f(void)
{
	return 0x2000000;
}
static inline u32 gr_sked_hww_esr_skedcheck19_cta_register_consumption_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_skedcheck19_cta_register_consumption_f(u32 v)
{
	return (v & 0x1) << 26;
}
static inline u32 gr_sked_hww_esr_skedcheck19_cta_register_consumption_m(void)
{
	return 0x1 << 26;
}
static inline u32 gr_sked_hww_esr_skedcheck19_cta_register_consumption_v(u32 r)
{
	return (r >> 26) & 0x1;
}
static inline u32 gr_sked_hww_esr_skedcheck19_cta_register_consumption_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_skedcheck19_cta_register_consumption_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_skedcheck19_cta_register_consumption_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_skedcheck19_cta_register_consumption_true_f(void)
{
	return 0x4000000;
}
static inline u32 gr_sked_hww_esr_reset_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_reset_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_sked_hww_esr_reset_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_sked_hww_esr_reset_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_sked_hww_esr_reset_nonactive_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_reset_nonactive_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_reset_active_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_reset_active_f(void)
{
	return 0x40000000;
}
static inline u32 gr_sked_hww_esr_en_v(void)
{
	return 0x00407024;
}
static inline u32 gr_sked_hww_esr_en_skedcheck24_cta_resume_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck24_cta_resume_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_sked_hww_esr_en_skedcheck24_cta_resume_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_sked_hww_esr_en_skedcheck24_cta_resume_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck24_cta_resume_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck24_cta_resume_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck24_cta_resume_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck24_cta_resume_true_f(void)
{
	return 0x40;
}
static inline u32 gr_sked_hww_esr_en_skedcheck23_constant_buffer_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck23_constant_buffer_size_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_sked_hww_esr_en_skedcheck23_constant_buffer_size_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_sked_hww_esr_en_skedcheck23_constant_buffer_size_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck23_constant_buffer_size_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck23_constant_buffer_size_false_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck23_constant_buffer_size_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck23_constant_buffer_size_true_f(void)
{
	return 0x80;
}
static inline u32 gr_sked_hww_esr_en_skedcheck02_local_memory_low_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck02_local_memory_low_size_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_sked_hww_esr_en_skedcheck02_local_memory_low_size_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_sked_hww_esr_en_skedcheck02_local_memory_low_size_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck02_local_memory_low_size_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck02_local_memory_low_size_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck02_local_memory_low_size_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck02_local_memory_low_size_enabled_f(void)
{
	return 0x200;
}
static inline u32 gr_sked_hww_esr_en_skedcheck03_local_memory_high_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck03_local_memory_high_size_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_sked_hww_esr_en_skedcheck03_local_memory_high_size_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_sked_hww_esr_en_skedcheck03_local_memory_high_size_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck03_local_memory_high_size_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck03_local_memory_high_size_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck03_local_memory_high_size_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck03_local_memory_high_size_enabled_f(void)
{
	return 0x400;
}
static inline u32 gr_sked_hww_esr_en_skedcheck04_local_memory_crs_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck04_local_memory_crs_size_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_sked_hww_esr_en_skedcheck04_local_memory_crs_size_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_sked_hww_esr_en_skedcheck04_local_memory_crs_size_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck04_local_memory_crs_size_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck04_local_memory_crs_size_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck04_local_memory_crs_size_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck04_local_memory_crs_size_enabled_f(void)
{
	return 0x800;
}
static inline u32 gr_sked_hww_esr_en_skedcheck05_local_memory_total_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck05_local_memory_total_size_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_sked_hww_esr_en_skedcheck05_local_memory_total_size_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_sked_hww_esr_en_skedcheck05_local_memory_total_size_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck05_local_memory_total_size_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck05_local_memory_total_size_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck05_local_memory_total_size_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck05_local_memory_total_size_enabled_f(void)
{
	return 0x1000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck06_register_count_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck06_register_count_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 gr_sked_hww_esr_en_skedcheck06_register_count_m(void)
{
	return 0x1 << 13;
}
static inline u32 gr_sked_hww_esr_en_skedcheck06_register_count_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck06_register_count_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck06_register_count_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck06_register_count_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck06_register_count_enabled_f(void)
{
	return 0x2000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck11_total_threads_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck11_total_threads_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 gr_sked_hww_esr_en_skedcheck11_total_threads_m(void)
{
	return 0x1 << 18;
}
static inline u32 gr_sked_hww_esr_en_skedcheck11_total_threads_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck11_total_threads_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck11_total_threads_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck11_total_threads_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck11_total_threads_enabled_f(void)
{
	return 0x40000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck13_program_offset_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck13_program_offset_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_sked_hww_esr_en_skedcheck13_program_offset_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_sked_hww_esr_en_skedcheck13_program_offset_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck13_program_offset_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck13_program_offset_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck13_program_offset_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck13_program_offset_enabled_f(void)
{
	return 0x100000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck14_shared_memory_size_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck14_shared_memory_size_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 gr_sked_hww_esr_en_skedcheck14_shared_memory_size_m(void)
{
	return 0x1 << 21;
}
static inline u32 gr_sked_hww_esr_en_skedcheck14_shared_memory_size_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck14_shared_memory_size_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck14_shared_memory_size_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck14_shared_memory_size_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck14_shared_memory_size_enabled_f(void)
{
	return 0x200000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck15_unused_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck15_unused_f(u32 v)
{
	return (v & 0x1) << 22;
}
static inline u32 gr_sked_hww_esr_en_skedcheck15_unused_m(void)
{
	return 0x1 << 22;
}
static inline u32 gr_sked_hww_esr_en_skedcheck15_unused_v(u32 r)
{
	return (r >> 22) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck15_unused_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck15_unused_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck15_unused_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck15_unused_enabled_f(void)
{
	return 0x400000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck16_cta_thread_dimension_zero_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck16_cta_thread_dimension_zero_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 gr_sked_hww_esr_en_skedcheck16_cta_thread_dimension_zero_m(void)
{
	return 0x1 << 23;
}
static inline u32 gr_sked_hww_esr_en_skedcheck16_cta_thread_dimension_zero_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck16_cta_thread_dimension_zero_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck16_cta_thread_dimension_zero_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck16_cta_thread_dimension_zero_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck16_cta_thread_dimension_zero_enabled_f(void)
{
	return 0x800000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck17_memory_window_overlap_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck17_memory_window_overlap_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_sked_hww_esr_en_skedcheck17_memory_window_overlap_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_sked_hww_esr_en_skedcheck17_memory_window_overlap_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck17_memory_window_overlap_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck17_memory_window_overlap_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck17_memory_window_overlap_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck17_memory_window_overlap_enabled_f(void)
{
	return 0x1000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck18_l1_config_too_small_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck18_l1_config_too_small_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 gr_sked_hww_esr_en_skedcheck18_l1_config_too_small_m(void)
{
	return 0x1 << 25;
}
static inline u32 gr_sked_hww_esr_en_skedcheck18_l1_config_too_small_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck18_l1_config_too_small_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck18_l1_config_too_small_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck18_l1_config_too_small_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck18_l1_config_too_small_enabled_f(void)
{
	return 0x2000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck19_cta_register_consumption_s(void)
{
	return 1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck19_cta_register_consumption_f(u32 v)
{
	return (v & 0x1) << 26;
}
static inline u32 gr_sked_hww_esr_en_skedcheck19_cta_register_consumption_m(void)
{
	return 0x1 << 26;
}
static inline u32 gr_sked_hww_esr_en_skedcheck19_cta_register_consumption_v(u32 r)
{
	return (r >> 26) & 0x1;
}
static inline u32 gr_sked_hww_esr_en_skedcheck19_cta_register_consumption_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_sked_hww_esr_en_skedcheck19_cta_register_consumption_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_sked_hww_esr_en_skedcheck19_cta_register_consumption_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_sked_hww_esr_en_skedcheck19_cta_register_consumption_enabled_f(void)
{
	return 0x4000000;
}
static inline u32 gr_cwd_fs_r(void)
{
	return 0x00405b00;
}
static inline u32 gr_cwd_fs_num_gpcs_s(void)
{
	return 8;
}
static inline u32 gr_cwd_fs_num_gpcs_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_cwd_fs_num_gpcs_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_cwd_fs_num_gpcs_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_cwd_fs_num_gpcs_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_cwd_fs_num_gpcs_init_f(void)
{
	return 0x0;
}
static inline u32 gr_cwd_fs_num_tpcs_s(void)
{
	return 8;
}
static inline u32 gr_cwd_fs_num_tpcs_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_cwd_fs_num_tpcs_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_cwd_fs_num_tpcs_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_cwd_fs_num_tpcs_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_cwd_fs_num_tpcs_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_fs_gpc_r(void)
{
	return 0x00502608;
}
static inline u32 gr_gpc0_fs_gpc_num_available_tpcs_s(void)
{
	return 5;
}
static inline u32 gr_gpc0_fs_gpc_num_available_tpcs_f(u32 v)
{
	return (v & 0x1f) << 0;
}
static inline u32 gr_gpc0_fs_gpc_num_available_tpcs_m(void)
{
	return 0x1f << 0;
}
static inline u32 gr_gpc0_fs_gpc_num_available_tpcs_v(u32 r)
{
	return (r >> 0) & 0x1f;
}
static inline u32 gr_gpc0_fs_gpc_num_available_zculls_s(void)
{
	return 5;
}
static inline u32 gr_gpc0_fs_gpc_num_available_zculls_f(u32 v)
{
	return (v & 0x1f) << 16;
}
static inline u32 gr_gpc0_fs_gpc_num_available_zculls_m(void)
{
	return 0x1f << 16;
}
static inline u32 gr_gpc0_fs_gpc_num_available_zculls_v(u32 r)
{
	return (r >> 16) & 0x1f;
}
static inline u32 gr_gpc0_cfg_r(void)
{
	return 0x00502620;
}
static inline u32 gr_gpc0_cfg_imem_sz_s(void)
{
	return 8;
}
static inline u32 gr_gpc0_cfg_imem_sz_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_gpc0_cfg_imem_sz_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_gpc0_cfg_imem_sz_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_gpc0_cfg_imem_sz_4k_v(void)
{
	return 0x00000010;
}
static inline u32 gr_gpc0_cfg_imem_sz_4k_f(void)
{
	return 0x10;
}
static inline u32 gr_gpc0_cfg_imem_sz_6k_v(void)
{
	return 0x00000018;
}
static inline u32 gr_gpc0_cfg_imem_sz_6k_f(void)
{
	return 0x18;
}
static inline u32 gr_gpc0_cfg_imem_sz_8k_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpc0_cfg_imem_sz_8k_f(void)
{
	return 0x20;
}
static inline u32 gr_gpc0_cfg_imem_sz_12k_v(void)
{
	return 0x00000030;
}
static inline u32 gr_gpc0_cfg_imem_sz_12k_f(void)
{
	return 0x30;
}
static inline u32 gr_gpc0_cfg_dmem_sz_s(void)
{
	return 8;
}
static inline u32 gr_gpc0_cfg_dmem_sz_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_gpc0_cfg_dmem_sz_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_gpc0_cfg_dmem_sz_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_gpc0_cfg_dmem_sz_2k_v(void)
{
	return 0x00000008;
}
static inline u32 gr_gpc0_cfg_dmem_sz_2k_f(void)
{
	return 0x800;
}
static inline u32 gr_gpc0_cfg_dmem_sz_4k_v(void)
{
	return 0x00000010;
}
static inline u32 gr_gpc0_cfg_dmem_sz_4k_f(void)
{
	return 0x1000;
}
static inline u32 gr_gpc0_cfg_dmem_sz_8k_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpc0_cfg_dmem_sz_8k_f(void)
{
	return 0x2000;
}
static inline u32 gr_gpccs_rc_lanes_r(void)
{
	return 0x00502880;
}
static inline u32 gr_gpccs_rc_lanes_num_chains_s(void)
{
	return 6;
}
static inline u32 gr_gpccs_rc_lanes_num_chains_f(u32 v)
{
	return (v & 0x3f) << 0;
}
static inline u32 gr_gpccs_rc_lanes_num_chains_m(void)
{
	return 0x3f << 0;
}
static inline u32 gr_gpccs_rc_lanes_num_chains_v(u32 r)
{
	return (r >> 0) & 0x3f;
}
static inline u32 gr_gpccs_rc_lane_size_r(u32 i)
{
	return 0x00502910+((i)*0);
}
static inline u32 gr_gpccs_rc_lane_size__size_1_v(void)
{
	return 16;
}
static inline u32 gr_gpccs_rc_lane_size_v_s(void)
{
	return 24;
}
static inline u32 gr_gpccs_rc_lane_size_v_f(u32 v)
{
	return (v & 0xffffff) << 0;
}
static inline u32 gr_gpccs_rc_lane_size_v_m(void)
{
	return 0xffffff << 0;
}
static inline u32 gr_gpccs_rc_lane_size_v_v(u32 r)
{
	return (r >> 0) & 0xffffff;
}
static inline u32 gr_gpccs_rc_lane_size_v_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_rc_lane_size_v_0_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_fs_r(void)
{
	return 0x00500910;
}
static inline u32 gr_gpc0_zcull_fs_num_sms_s(void)
{
	return 9;
}
static inline u32 gr_gpc0_zcull_fs_num_sms_f(u32 v)
{
	return (v & 0x1ff) << 0;
}
static inline u32 gr_gpc0_zcull_fs_num_sms_m(void)
{
	return 0x1ff << 0;
}
static inline u32 gr_gpc0_zcull_fs_num_sms_v(u32 r)
{
	return (r >> 0) & 0x1ff;
}
static inline u32 gr_gpc0_zcull_fs_num_sms_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_zcull_fs_num_sms_init_f(void)
{
	return 0x1;
}
static inline u32 gr_gpc0_zcull_fs_num_active_banks_s(void)
{
	return 4;
}
static inline u32 gr_gpc0_zcull_fs_num_active_banks_f(u32 v)
{
	return (v & 0xf) << 16;
}
static inline u32 gr_gpc0_zcull_fs_num_active_banks_m(void)
{
	return 0xf << 16;
}
static inline u32 gr_gpc0_zcull_fs_num_active_banks_v(u32 r)
{
	return (r >> 16) & 0xf;
}
static inline u32 gr_gpc0_zcull_fs_num_active_banks_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_zcull_fs_num_active_banks_init_f(void)
{
	return 0x10000;
}
static inline u32 gr_gpc0_zcull_fs_num_banks_s(void)
{
	return 4;
}
static inline u32 gr_gpc0_zcull_fs_num_banks_f(u32 v)
{
	return (v & 0xf) << 28;
}
static inline u32 gr_gpc0_zcull_fs_num_banks_m(void)
{
	return 0xf << 28;
}
static inline u32 gr_gpc0_zcull_fs_num_banks_v(u32 r)
{
	return (r >> 28) & 0xf;
}
static inline u32 gr_gpc0_zcull_ram_addr_r(void)
{
	return 0x00500914;
}
static inline u32 gr_gpc0_zcull_ram_addr_tiles_per_hypertile_row_per_gpc_s(void)
{
	return 4;
}
static inline u32 gr_gpc0_zcull_ram_addr_tiles_per_hypertile_row_per_gpc_f(u32 v)
{
	return (v & 0xf) << 0;
}
static inline u32 gr_gpc0_zcull_ram_addr_tiles_per_hypertile_row_per_gpc_m(void)
{
	return 0xf << 0;
}
static inline u32 gr_gpc0_zcull_ram_addr_tiles_per_hypertile_row_per_gpc_v(u32 r)
{
	return (r >> 0) & 0xf;
}
static inline u32 gr_gpc0_zcull_ram_addr_tiles_per_hypertile_row_per_gpc_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_zcull_ram_addr_tiles_per_hypertile_row_per_gpc_init_f(void)
{
	return 0x1;
}
static inline u32 gr_gpc0_zcull_ram_addr_row_offset_s(void)
{
	return 4;
}
static inline u32 gr_gpc0_zcull_ram_addr_row_offset_f(u32 v)
{
	return (v & 0xf) << 8;
}
static inline u32 gr_gpc0_zcull_ram_addr_row_offset_m(void)
{
	return 0xf << 8;
}
static inline u32 gr_gpc0_zcull_ram_addr_row_offset_v(u32 r)
{
	return (r >> 8) & 0xf;
}
static inline u32 gr_gpc0_zcull_ram_addr_row_offset_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_gpc0_zcull_ram_addr_row_offset_init_f(void)
{
	return 0x300;
}
static inline u32 gr_gpc0_zcull_sm_num_rcp_r(void)
{
	return 0x00500918;
}
static inline u32 gr_gpc0_zcull_sm_num_rcp_conservative_s(void)
{
	return 24;
}
static inline u32 gr_gpc0_zcull_sm_num_rcp_conservative_f(u32 v)
{
	return (v & 0xffffff) << 0;
}
static inline u32 gr_gpc0_zcull_sm_num_rcp_conservative_m(void)
{
	return 0xffffff << 0;
}
static inline u32 gr_gpc0_zcull_sm_num_rcp_conservative_v(u32 r)
{
	return (r >> 0) & 0xffffff;
}
static inline u32 gr_gpc0_zcull_sm_num_rcp_conservative__max_v(void)
{
	return 0x00800000;
}
static inline u32 gr_gpc0_zcull_sm_num_rcp_conservative__max_f(void)
{
	return 0x800000;
}
static inline u32 gr_gpc0_zcull_sm_num_rcp_conservative_init_v(void)
{
	return 0x00800000;
}
static inline u32 gr_gpc0_zcull_sm_num_rcp_conservative_init_f(void)
{
	return 0x800000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_r(void)
{
	return 0x00500920;
}
static inline u32 gr_gpc0_zcull_total_ram_size_num_aliquots_s(void)
{
	return 16;
}
static inline u32 gr_gpc0_zcull_total_ram_size_num_aliquots_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_gpc0_zcull_total_ram_size_num_aliquots_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_gpc0_zcull_total_ram_size_num_aliquots_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_s(void)
{
	return 16;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_f(u32 v)
{
	return (v & 0xffff) << 16;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_m(void)
{
	return 0xffff << 16;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_v(u32 r)
{
	return (r >> 16) & 0xffff;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_16x16x2_4x4_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_16x16x2_4x4_f(void)
{
	return 0x10000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_4x4_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_4x4_f(void)
{
	return 0x10000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_zs_16x16_4x4_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_zs_16x16_4x4_f(void)
{
	return 0x20000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_zs_4x4_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_zs_4x4_f(void)
{
	return 0x20000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_16x16_4x2_v(void)
{
	return 0x00000004;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_16x16_4x2_f(void)
{
	return 0x40000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_4x2_v(void)
{
	return 0x00000004;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_4x2_f(void)
{
	return 0x40000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_2x4_v(void)
{
	return 0x00000008;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_2x4_f(void)
{
	return 0x80000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_16x16_2x4_v(void)
{
	return 0x00000008;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_16x16_2x4_f(void)
{
	return 0x80000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_16x8_4x4_v(void)
{
	return 0x00000010;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_16x8_4x4_f(void)
{
	return 0x100000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_8x8_4x2_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_8x8_4x2_f(void)
{
	return 0x200000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_8x8_2x4_v(void)
{
	return 0x00000040;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_8x8_2x4_f(void)
{
	return 0x400000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_16x16_4x8_v(void)
{
	return 0x00000080;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_16x16_4x8_f(void)
{
	return 0x800000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_4x8_2x2_v(void)
{
	return 0x00000100;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_4x8_2x2_f(void)
{
	return 0x1000000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_zs_16x8_4x2_v(void)
{
	return 0x00000200;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_zs_16x8_4x2_f(void)
{
	return 0x2000000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_zs_16x8_2x4_v(void)
{
	return 0x00000400;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_zs_16x8_2x4_f(void)
{
	return 0x4000000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_zs_8x8_2x2_v(void)
{
	return 0x00000800;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_zs_8x8_2x2_f(void)
{
	return 0x8000000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_4x8_1x1_v(void)
{
	return 0x00001000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_z_4x8_1x1_f(void)
{
	return 0x10000000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_spare0_v(void)
{
	return 0x00002000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_spare0_f(void)
{
	return 0x20000000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_spare1_v(void)
{
	return 0x00004000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_spare1_f(void)
{
	return 0x40000000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_spare2_v(void)
{
	return 0x00008000;
}
static inline u32 gr_gpc0_zcull_total_ram_size_available_ram_formats_spare2_f(void)
{
	return 0x80000000;
}
static inline u32 gr_gpc0_zcull_zcregion_r(u32 i)
{
	return 0x00500a00+((i)*32);
}
static inline u32 gr_gpc0_zcull_zcregion__size_1_v(void)
{
	return 8;
}
static inline u32 gr_gpc0_zcull_zcregion_far_z_s(void)
{
	return 8;
}
static inline u32 gr_gpc0_zcull_zcregion_far_z_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_gpc0_zcull_zcregion_far_z_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_gpc0_zcull_zcregion_far_z_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_gpc0_zcull_zcregion_far_z_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_zcull_zcregion_far_z_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_s(void)
{
	return 4;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_f(u32 v)
{
	return (v & 0xf) << 12;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_m(void)
{
	return 0xf << 12;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_v(u32 r)
{
	return (r >> 12) & 0xf;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_low_res_z_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_low_res_z_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_16x16_4x2_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_16x16_4x2_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_low_res_z_2x4_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_low_res_z_2x4_f(void)
{
	return 0x1000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_16x16_2x4_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_16x16_2x4_f(void)
{
	return 0x1000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_high_res_z_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_high_res_z_f(void)
{
	return 0x2000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_16x16x2_4x4_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_16x16x2_4x4_f(void)
{
	return 0x2000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_low_res_zs_v(void)
{
	return 0x00000003;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_low_res_zs_f(void)
{
	return 0x3000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_zs_16x16_4x4_v(void)
{
	return 0x00000003;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_zs_16x16_4x4_f(void)
{
	return 0x3000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_16x8_4x4_v(void)
{
	return 0x00000004;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_16x8_4x4_f(void)
{
	return 0x4000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_8x8_4x2_v(void)
{
	return 0x00000005;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_8x8_4x2_f(void)
{
	return 0x5000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_8x8_2x4_v(void)
{
	return 0x00000006;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_8x8_2x4_f(void)
{
	return 0x6000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_16x16_4x8_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_16x16_4x8_f(void)
{
	return 0x7000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_4x8_2x2_v(void)
{
	return 0x00000008;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_4x8_2x2_f(void)
{
	return 0x8000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_zs_16x8_4x2_v(void)
{
	return 0x00000009;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_zs_16x8_4x2_f(void)
{
	return 0x9000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_zs_16x8_2x4_v(void)
{
	return 0x0000000a;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_zs_16x8_2x4_f(void)
{
	return 0xa000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_zs_8x8_2x2_v(void)
{
	return 0x0000000b;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_zs_8x8_2x2_f(void)
{
	return 0xb000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_4x8_1x1_v(void)
{
	return 0x0000000c;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_4x8_1x1_f(void)
{
	return 0xc000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_none_v(void)
{
	return 0x0000000f;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_z_none_f(void)
{
	return 0xf000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_zcull_zcregion_ramformat__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_zcsize_r(u32 i)
{
	return 0x00500a04+((i)*32);
}
static inline u32 gr_gpc0_zcull_zcsize__size_1_v(void)
{
	return 8;
}
static inline u32 gr_gpc0_zcull_zcsize_height_s(void)
{
	return 12;
}
static inline u32 gr_gpc0_zcull_zcsize_height_f(u32 v)
{
	return (v & 0xfff) << 1;
}
static inline u32 gr_gpc0_zcull_zcsize_height_m(void)
{
	return 0xfff << 1;
}
static inline u32 gr_gpc0_zcull_zcsize_height_v(u32 r)
{
	return (r >> 1) & 0xfff;
}
static inline u32 gr_gpc0_zcull_zcsize_height_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_zcull_zcsize_height_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_zcsize_height__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_zcull_zcsize_height__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_zcsize_height__multiple_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpc0_zcull_zcsize_height__multiple_f(void)
{
	return 0x40;
}
static inline u32 gr_gpc0_zcull_zcsize_height_subregion__multiple_v(void)
{
	return 0x00000040;
}
static inline u32 gr_gpc0_zcull_zcsize_height_subregion__multiple_f(void)
{
	return 0x80;
}
static inline u32 gr_gpc0_zcull_zcsize_height__max_v(void)
{
	return 0x00004000;
}
static inline u32 gr_gpc0_zcull_zcsize_height__max_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_zcsize_width_s(void)
{
	return 13;
}
static inline u32 gr_gpc0_zcull_zcsize_width_f(u32 v)
{
	return (v & 0x1fff) << 16;
}
static inline u32 gr_gpc0_zcull_zcsize_width_m(void)
{
	return 0x1fff << 16;
}
static inline u32 gr_gpc0_zcull_zcsize_width_v(u32 r)
{
	return (r >> 16) & 0x1fff;
}
static inline u32 gr_gpc0_zcull_zcsize_width_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_zcull_zcsize_width_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_zcsize_width__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_zcull_zcsize_width__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_zcull_zcsize_width__multiple_v(void)
{
	return 0x00000010;
}
static inline u32 gr_gpc0_zcull_zcsize_width__multiple_f(void)
{
	return 0x100000;
}
static inline u32 gr_gpc0_zcull_zcsize_width_subregion__multiple_v(void)
{
	return 0x00000010;
}
static inline u32 gr_gpc0_zcull_zcsize_width_subregion__multiple_f(void)
{
	return 0x100000;
}
static inline u32 gr_gpc0_zcull_zcsize_width__max_v(void)
{
	return 0x00004000;
}
static inline u32 gr_gpc0_zcull_zcsize_width__max_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_gpm_pd_active_tpcs_r(void)
{
	return 0x00500c08;
}
static inline u32 gr_gpc0_gpm_pd_active_tpcs_num_s(void)
{
	return 3;
}
static inline u32 gr_gpc0_gpm_pd_active_tpcs_num_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_gpc0_gpm_pd_active_tpcs_num_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_gpc0_gpm_pd_active_tpcs_num_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_gpc0_gpm_pd_active_tpcs_num_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_gpm_pd_active_tpcs_num_init_f(void)
{
	return 0x1;
}
static inline u32 gr_gpc0_gpm_pd_sm_id_r(u32 i)
{
	return 0x00500c10+((i)*4);
}
static inline u32 gr_gpc0_gpm_pd_sm_id__size_1_v(void)
{
	return 8;
}
static inline u32 gr_gpc0_gpm_pd_sm_id_id_s(void)
{
	return 8;
}
static inline u32 gr_gpc0_gpm_pd_sm_id_id_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_gpc0_gpm_pd_sm_id_id_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_gpc0_gpm_pd_sm_id_id_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_gpc0_gpm_pd_sm_id_id_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_gpm_pd_sm_id_id_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_gpm_pd_pes_tpc_id_mask_r(u32 i)
{
	return 0x00500c30+((i)*4);
}
static inline u32 gr_gpc0_gpm_pd_pes_tpc_id_mask__size_1_v(void)
{
	return 1;
}
static inline u32 gr_gpc0_gpm_pd_pes_tpc_id_mask_mask_s(void)
{
	return 8;
}
static inline u32 gr_gpc0_gpm_pd_pes_tpc_id_mask_mask_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_gpc0_gpm_pd_pes_tpc_id_mask_mask_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_gpc0_gpm_pd_pes_tpc_id_mask_mask_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_gpc0_gpm_sd_active_tpcs_r(void)
{
	return 0x00500c8c;
}
static inline u32 gr_gpc0_gpm_sd_active_tpcs_num_s(void)
{
	return 3;
}
static inline u32 gr_gpc0_gpm_sd_active_tpcs_num_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_gpc0_gpm_sd_active_tpcs_num_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_gpc0_gpm_sd_active_tpcs_num_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_gpc0_gpm_sd_active_tpcs_num_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_gpm_sd_active_tpcs_num_init_f(void)
{
	return 0x1;
}
static inline u32 gr_gpc0_tpc0_pe_cfg_smid_r(void)
{
	return 0x00504088;
}
static inline u32 gr_gpc0_tpc0_pe_cfg_smid_value_s(void)
{
	return 16;
}
static inline u32 gr_gpc0_tpc0_pe_cfg_smid_value_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_gpc0_tpc0_pe_cfg_smid_value_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_gpc0_tpc0_pe_cfg_smid_value_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_gpc0_tpc0_pe_cfg_smid_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_tpc0_pe_cfg_smid_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_tpc0_l1c_cfg_smid_r(void)
{
	return 0x005044e8;
}
static inline u32 gr_gpc0_tpc0_l1c_cfg_smid_value_s(void)
{
	return 16;
}
static inline u32 gr_gpc0_tpc0_l1c_cfg_smid_value_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_gpc0_tpc0_l1c_cfg_smid_value_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_gpc0_tpc0_l1c_cfg_smid_value_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_gpc0_tpc0_l1c_cfg_smid_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_tpc0_l1c_cfg_smid_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_tpc0_sm_cfg_r(void)
{
	return 0x00504698;
}
static inline u32 gr_gpc0_tpc0_sm_cfg_sm_id_s(void)
{
	return 16;
}
static inline u32 gr_gpc0_tpc0_sm_cfg_sm_id_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_gpc0_tpc0_sm_cfg_sm_id_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_gpc0_tpc0_sm_cfg_sm_id_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_gpc0_tpc0_sm_cfg_sm_id_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_tpc0_sm_cfg_sm_id_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_r(void)
{
	return 0x00503018;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_master_pe_s(void)
{
	return 1;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_master_pe_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_master_pe_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_master_pe_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_master_pe_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_master_pe_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_master_pe_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_master_pe_true_f(void)
{
	return 0x1;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_master_pe_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_ppc0_pes_vsc_strem_master_pe_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_r(void)
{
	return 0x005030c0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_start_offset_s(void)
{
	return 16;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_start_offset_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_start_offset_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_start_offset_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_start_offset_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_start_offset_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_size_s(void)
{
	return 12;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_size_f(u32 v)
{
	return (v & 0xfff) << 16;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_size_m(void)
{
	return 0xfff << 16;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_size_v(u32 r)
{
	return (r >> 16) & 0xfff;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_size_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_size_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_size_default_v(void)
{
	return 0x00000240;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_size_default_f(void)
{
	return 0x2400000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_size_granularity_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_size_granularity_f(void)
{
	return 0x200000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode_s(void)
{
	return 1;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode_m(void)
{
	return 0x1 << 28;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode_enable_f(void)
{
	return 0x10000000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg_timeslice_mode__prod_f(void)
{
	return 0x10000000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_r(void)
{
	return 0x005030e4;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_start_offset_s(void)
{
	return 16;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_start_offset_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_start_offset_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_start_offset_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_start_offset_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_start_offset_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_size_s(void)
{
	return 12;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_size_f(u32 v)
{
	return (v & 0xfff) << 16;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_size_m(void)
{
	return 0xfff << 16;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_size_v(u32 r)
{
	return (r >> 16) & 0xfff;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_size_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_size_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_size_default_v(void)
{
	return 0x00000648;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_size_default_f(void)
{
	return 0x6480000;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_size_granularity_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpc0_ppc0_cbm_cfg2_size_granularity_f(void)
{
	return 0x200000;
}
static inline u32 gr_gpccs_falcon_addr_r(void)
{
	return 0x0041a0ac;
}
static inline u32 gr_gpccs_falcon_addr_lsb_s(void)
{
	return 6;
}
static inline u32 gr_gpccs_falcon_addr_lsb_f(u32 v)
{
	return (v & 0x3f) << 0;
}
static inline u32 gr_gpccs_falcon_addr_lsb_m(void)
{
	return 0x3f << 0;
}
static inline u32 gr_gpccs_falcon_addr_lsb_v(u32 r)
{
	return (r >> 0) & 0x3f;
}
static inline u32 gr_gpccs_falcon_addr_lsb_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_falcon_addr_lsb_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_falcon_addr_msb_s(void)
{
	return 6;
}
static inline u32 gr_gpccs_falcon_addr_msb_f(u32 v)
{
	return (v & 0x3f) << 6;
}
static inline u32 gr_gpccs_falcon_addr_msb_m(void)
{
	return 0x3f << 6;
}
static inline u32 gr_gpccs_falcon_addr_msb_v(u32 r)
{
	return (r >> 6) & 0x3f;
}
static inline u32 gr_gpccs_falcon_addr_msb_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_falcon_addr_msb_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_falcon_addr_ext_s(void)
{
	return 12;
}
static inline u32 gr_gpccs_falcon_addr_ext_f(u32 v)
{
	return (v & 0xfff) << 0;
}
static inline u32 gr_gpccs_falcon_addr_ext_m(void)
{
	return 0xfff << 0;
}
static inline u32 gr_gpccs_falcon_addr_ext_v(u32 r)
{
	return (r >> 0) & 0xfff;
}
static inline u32 gr_gpccs_cpuctl_r(void)
{
	return 0x0041a100;
}
static inline u32 gr_gpccs_cpuctl_iinval_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_cpuctl_iinval_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpccs_cpuctl_iinval_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpccs_cpuctl_iinval_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpccs_cpuctl_iinval_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_cpuctl_iinval_true_f(void)
{
	return 0x1;
}
static inline u32 gr_gpccs_cpuctl_iinval_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_cpuctl_iinval_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_cpuctl_startcpu_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_cpuctl_startcpu_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_gpccs_cpuctl_startcpu_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_gpccs_cpuctl_startcpu_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_gpccs_cpuctl_startcpu_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_cpuctl_startcpu_true_f(void)
{
	return 0x2;
}
static inline u32 gr_gpccs_cpuctl_startcpu_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_cpuctl_startcpu_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_cpuctl_sreset_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_cpuctl_sreset_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_gpccs_cpuctl_sreset_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_gpccs_cpuctl_sreset_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_gpccs_cpuctl_sreset_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_cpuctl_sreset_true_f(void)
{
	return 0x4;
}
static inline u32 gr_gpccs_cpuctl_sreset_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_cpuctl_sreset_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_cpuctl_hreset_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_cpuctl_hreset_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_gpccs_cpuctl_hreset_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_gpccs_cpuctl_hreset_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_gpccs_cpuctl_hreset_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_cpuctl_hreset_true_f(void)
{
	return 0x8;
}
static inline u32 gr_gpccs_cpuctl_hreset_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_cpuctl_hreset_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_cpuctl_halted_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_cpuctl_halted_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_gpccs_cpuctl_halted_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_gpccs_cpuctl_halted_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_gpccs_cpuctl_halted_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_cpuctl_halted_true_f(void)
{
	return 0x10;
}
static inline u32 gr_gpccs_cpuctl_halted_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_cpuctl_halted_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_cpuctl_stopped_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_cpuctl_stopped_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_gpccs_cpuctl_stopped_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_gpccs_cpuctl_stopped_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_gpccs_cpuctl_stopped_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_cpuctl_stopped_true_f(void)
{
	return 0x20;
}
static inline u32 gr_gpccs_cpuctl_stopped_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_cpuctl_stopped_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_dmactl_r(void)
{
	return 0x0041a10c;
}
static inline u32 gr_gpccs_dmactl_require_ctx_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_dmactl_require_ctx_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpccs_dmactl_require_ctx_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpccs_dmactl_require_ctx_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpccs_dmactl_require_ctx_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_dmactl_require_ctx_init_f(void)
{
	return 0x1;
}
static inline u32 gr_gpccs_dmactl_require_ctx_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_dmactl_require_ctx_true_f(void)
{
	return 0x1;
}
static inline u32 gr_gpccs_dmactl_require_ctx_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_dmactl_require_ctx_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_dmactl_dmem_scrubbing_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_dmactl_dmem_scrubbing_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_gpccs_dmactl_dmem_scrubbing_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_gpccs_dmactl_dmem_scrubbing_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_gpccs_dmactl_dmem_scrubbing_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_dmactl_dmem_scrubbing_pending_f(void)
{
	return 0x2;
}
static inline u32 gr_gpccs_dmactl_dmem_scrubbing_done_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_dmactl_dmem_scrubbing_done_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_dmactl_imem_scrubbing_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_dmactl_imem_scrubbing_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_gpccs_dmactl_imem_scrubbing_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_gpccs_dmactl_imem_scrubbing_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_gpccs_dmactl_imem_scrubbing_pending_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_dmactl_imem_scrubbing_pending_f(void)
{
	return 0x4;
}
static inline u32 gr_gpccs_dmactl_imem_scrubbing_done_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_dmactl_imem_scrubbing_done_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_dmactl_dmaq_num_s(void)
{
	return 4;
}
static inline u32 gr_gpccs_dmactl_dmaq_num_f(u32 v)
{
	return (v & 0xf) << 3;
}
static inline u32 gr_gpccs_dmactl_dmaq_num_m(void)
{
	return 0xf << 3;
}
static inline u32 gr_gpccs_dmactl_dmaq_num_v(u32 r)
{
	return (r >> 3) & 0xf;
}
static inline u32 gr_gpccs_imemc_r(u32 i)
{
	return 0x0041a180+((i)*16);
}
static inline u32 gr_gpccs_imemc__size_1_v(void)
{
	return 4;
}
static inline u32 gr_gpccs_imemc_offs_s(void)
{
	return 6;
}
static inline u32 gr_gpccs_imemc_offs_f(u32 v)
{
	return (v & 0x3f) << 2;
}
static inline u32 gr_gpccs_imemc_offs_m(void)
{
	return 0x3f << 2;
}
static inline u32 gr_gpccs_imemc_offs_v(u32 r)
{
	return (r >> 2) & 0x3f;
}
static inline u32 gr_gpccs_imemc_offs_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_imemc_offs_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_imemc_blk_s(void)
{
	return 8;
}
static inline u32 gr_gpccs_imemc_blk_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_gpccs_imemc_blk_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_gpccs_imemc_blk_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_gpccs_imemc_blk_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_imemc_blk_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_imemc_aincw_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_imemc_aincw_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_gpccs_imemc_aincw_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_gpccs_imemc_aincw_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_gpccs_imemc_aincw_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_imemc_aincw_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_imemc_aincw_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_imemc_aincw_true_f(void)
{
	return 0x1000000;
}
static inline u32 gr_gpccs_imemc_aincw_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_imemc_aincw_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_imemc_aincr_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_imemc_aincr_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 gr_gpccs_imemc_aincr_m(void)
{
	return 0x1 << 25;
}
static inline u32 gr_gpccs_imemc_aincr_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 gr_gpccs_imemc_aincr_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_imemc_aincr_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_imemc_aincr_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_imemc_aincr_true_f(void)
{
	return 0x2000000;
}
static inline u32 gr_gpccs_imemc_aincr_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_imemc_aincr_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_imemc_secure_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_imemc_secure_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 gr_gpccs_imemc_secure_m(void)
{
	return 0x1 << 28;
}
static inline u32 gr_gpccs_imemc_secure_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 gr_gpccs_imemc_secure_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_imemc_secure_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_imemc_sec_atomic_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_imemc_sec_atomic_f(u32 v)
{
	return (v & 0x1) << 29;
}
static inline u32 gr_gpccs_imemc_sec_atomic_m(void)
{
	return 0x1 << 29;
}
static inline u32 gr_gpccs_imemc_sec_atomic_v(u32 r)
{
	return (r >> 29) & 0x1;
}
static inline u32 gr_gpccs_imemc_sec_atomic_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_imemc_sec_atomic_true_f(void)
{
	return 0x20000000;
}
static inline u32 gr_gpccs_imemc_sec_atomic_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_imemc_sec_atomic_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_imemc_sec_wr_vio_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_imemc_sec_wr_vio_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_gpccs_imemc_sec_wr_vio_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_gpccs_imemc_sec_wr_vio_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_gpccs_imemc_sec_wr_vio_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_imemc_sec_wr_vio_true_f(void)
{
	return 0x40000000;
}
static inline u32 gr_gpccs_imemc_sec_wr_vio_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_imemc_sec_wr_vio_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_imemc_sec_lock_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_imemc_sec_lock_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_gpccs_imemc_sec_lock_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_gpccs_imemc_sec_lock_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_gpccs_imemc_sec_lock_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_imemc_sec_lock_true_f(void)
{
	return 0x80000000;
}
static inline u32 gr_gpccs_imemc_sec_lock_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_imemc_sec_lock_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_imemd_r(u32 i)
{
	return 0x0041a184+((i)*16);
}
static inline u32 gr_gpccs_imemd__size_1_v(void)
{
	return 4;
}
static inline u32 gr_gpccs_imemd_data_s(void)
{
	return 32;
}
static inline u32 gr_gpccs_imemd_data_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_gpccs_imemd_data_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_gpccs_imemd_data_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_gpccs_imemt_r(u32 i)
{
	return 0x0041a188+((i)*16);
}
static inline u32 gr_gpccs_imemt__size_1_v(void)
{
	return 4;
}
static inline u32 gr_gpccs_imemt_tag_s(void)
{
	return 16;
}
static inline u32 gr_gpccs_imemt_tag_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_gpccs_imemt_tag_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_gpccs_imemt_tag_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_gpccs_dmemc_r(u32 i)
{
	return 0x0041a1c0+((i)*8);
}
static inline u32 gr_gpccs_dmemc__size_1_v(void)
{
	return 8;
}
static inline u32 gr_gpccs_dmemc_offs_s(void)
{
	return 6;
}
static inline u32 gr_gpccs_dmemc_offs_f(u32 v)
{
	return (v & 0x3f) << 2;
}
static inline u32 gr_gpccs_dmemc_offs_m(void)
{
	return 0x3f << 2;
}
static inline u32 gr_gpccs_dmemc_offs_v(u32 r)
{
	return (r >> 2) & 0x3f;
}
static inline u32 gr_gpccs_dmemc_offs_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_dmemc_offs_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_dmemc_blk_s(void)
{
	return 8;
}
static inline u32 gr_gpccs_dmemc_blk_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_gpccs_dmemc_blk_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_gpccs_dmemc_blk_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_gpccs_dmemc_blk_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_dmemc_blk_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_dmemc_aincw_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_dmemc_aincw_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_gpccs_dmemc_aincw_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_gpccs_dmemc_aincw_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_gpccs_dmemc_aincw_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_dmemc_aincw_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_dmemc_aincw_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_dmemc_aincw_true_f(void)
{
	return 0x1000000;
}
static inline u32 gr_gpccs_dmemc_aincw_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_dmemc_aincw_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_dmemc_aincr_s(void)
{
	return 1;
}
static inline u32 gr_gpccs_dmemc_aincr_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 gr_gpccs_dmemc_aincr_m(void)
{
	return 0x1 << 25;
}
static inline u32 gr_gpccs_dmemc_aincr_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 gr_gpccs_dmemc_aincr_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_dmemc_aincr_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_dmemc_aincr_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_dmemc_aincr_true_f(void)
{
	return 0x2000000;
}
static inline u32 gr_gpccs_dmemc_aincr_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_dmemc_aincr_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_dmemd_r(u32 i)
{
	return 0x0041a1c4+((i)*8);
}
static inline u32 gr_gpccs_dmemd__size_1_v(void)
{
	return 8;
}
static inline u32 gr_gpccs_dmemd_data_s(void)
{
	return 32;
}
static inline u32 gr_gpccs_dmemd_data_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_gpccs_dmemd_data_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_gpccs_dmemd_data_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_gpccs_ctxsw_mailbox_r(u32 i)
{
	return 0x0041a800+((i)*4);
}
static inline u32 gr_gpccs_ctxsw_mailbox__size_1_v(void)
{
	return 8;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_s(void)
{
	return 32;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_none_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_none_f(void)
{
	return 0x0;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_pass_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_pass_f(void)
{
	return 0x1;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_fail_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_fail_f(void)
{
	return 0x2;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_magic_v(void)
{
	return 0x12345678;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_magic_f(void)
{
	return 0x12345678;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_bad_ctxsw_image_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_bad_ctxsw_image_f(void)
{
	return 0x1;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_bind_pointer_pass_v(void)
{
	return 0x00000010;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_bind_pointer_pass_f(void)
{
	return 0x10;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_bind_pointer_fail_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpccs_ctxsw_mailbox_value_bind_pointer_fail_f(void)
{
	return 0x20;
}
static inline u32 gr__junk0_r(u32 i)
{
	return 0x0041a820+((i)*4);
}
static inline u32 gr__junk0__size_1_v(void)
{
	return 8;
}
static inline u32 gr__junk0_value_s(void)
{
	return 32;
}
static inline u32 gr__junk0_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr__junk0_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr__junk0_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr__junk1_r(u32 i)
{
	return 0x0041a840+((i)*4);
}
static inline u32 gr__junk1__size_1_v(void)
{
	return 8;
}
static inline u32 gr__junk1_value_s(void)
{
	return 32;
}
static inline u32 gr__junk1_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr__junk1_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr__junk1_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_gpcs_setup_bundle_cb_base_r(void)
{
	return 0x00418808;
}
static inline u32 gr_gpcs_setup_bundle_cb_base_addr_39_8_s(void)
{
	return 32;
}
static inline u32 gr_gpcs_setup_bundle_cb_base_addr_39_8_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_gpcs_setup_bundle_cb_base_addr_39_8_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_gpcs_setup_bundle_cb_base_addr_39_8_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_gpcs_setup_bundle_cb_base_addr_39_8_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_setup_bundle_cb_base_addr_39_8_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_r(void)
{
	return 0x0041880c;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_div_256b_s(void)
{
	return 11;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_div_256b_f(u32 v)
{
	return (v & 0x7ff) << 0;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_div_256b_m(void)
{
	return 0x7ff << 0;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_div_256b_v(u32 r)
{
	return (r >> 0) & 0x7ff;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_div_256b_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_div_256b_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_div_256b__prod_v(void)
{
	return 0x00000018;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_div_256b__prod_f(void)
{
	return 0x18;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_valid_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_valid_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_valid_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_valid_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_valid_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_setup_bundle_cb_size_valid_true_f(void)
{
	return 0x80000000;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_r(void)
{
	return 0x00418810;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_addr_39_12_s(void)
{
	return 28;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_addr_39_12_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_addr_39_12_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_addr_39_12_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_addr_39_12_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_addr_39_12_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_addr_39_12_align_bits_v(void)
{
	return 0x0000000c;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_addr_39_12_align_bits_f(void)
{
	return 0xc;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_valid_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_valid_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_valid_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_valid_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_valid_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_valid_true_f(void)
{
	return 0x80000000;
}
static inline u32 gr_crstr_gpc_map0_r(void)
{
	return 0x00418b08;
}
static inline u32 gr_crstr_gpc_map0_tile0_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map0_tile0_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_crstr_gpc_map0_tile0_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_crstr_gpc_map0_tile0_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_crstr_gpc_map0_tile0_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_crstr_gpc_map0_tile0_init_f(void)
{
	return 0x0;
}
static inline u32 gr_crstr_gpc_map0_tile1_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map0_tile1_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_crstr_gpc_map0_tile1_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_crstr_gpc_map0_tile1_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_crstr_gpc_map0_tile1_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_crstr_gpc_map0_tile1_init_f(void)
{
	return 0x20;
}
static inline u32 gr_crstr_gpc_map0_tile2_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map0_tile2_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_crstr_gpc_map0_tile2_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_crstr_gpc_map0_tile2_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_crstr_gpc_map0_tile2_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_crstr_gpc_map0_tile2_init_f(void)
{
	return 0x800;
}
static inline u32 gr_crstr_gpc_map0_tile3_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map0_tile3_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_crstr_gpc_map0_tile3_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_crstr_gpc_map0_tile3_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_crstr_gpc_map0_tile3_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_crstr_gpc_map0_tile3_init_f(void)
{
	return 0x18000;
}
static inline u32 gr_crstr_gpc_map0_tile4_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map0_tile4_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_crstr_gpc_map0_tile4_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_crstr_gpc_map0_tile4_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_crstr_gpc_map0_tile4_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_crstr_gpc_map0_tile4_init_f(void)
{
	return 0x400000;
}
static inline u32 gr_crstr_gpc_map0_tile5_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map0_tile5_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_crstr_gpc_map0_tile5_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_crstr_gpc_map0_tile5_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_crstr_gpc_map0_tile5_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_crstr_gpc_map0_tile5_init_f(void)
{
	return 0xa000000;
}
static inline u32 gr_crstr_gpc_map1_r(void)
{
	return 0x00418b0c;
}
static inline u32 gr_crstr_gpc_map1_tile6_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map1_tile6_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_crstr_gpc_map1_tile6_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_crstr_gpc_map1_tile6_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_crstr_gpc_map1_tile6_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_crstr_gpc_map1_tile6_init_f(void)
{
	return 0x6;
}
static inline u32 gr_crstr_gpc_map1_tile7_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map1_tile7_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_crstr_gpc_map1_tile7_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_crstr_gpc_map1_tile7_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_crstr_gpc_map1_tile7_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_crstr_gpc_map1_tile7_init_f(void)
{
	return 0xe0;
}
static inline u32 gr_crstr_gpc_map1_tile8_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map1_tile8_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_crstr_gpc_map1_tile8_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_crstr_gpc_map1_tile8_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_crstr_gpc_map1_tile8_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_crstr_gpc_map1_tile8_init_f(void)
{
	return 0x0;
}
static inline u32 gr_crstr_gpc_map1_tile9_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map1_tile9_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_crstr_gpc_map1_tile9_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_crstr_gpc_map1_tile9_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_crstr_gpc_map1_tile9_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_crstr_gpc_map1_tile9_init_f(void)
{
	return 0x8000;
}
static inline u32 gr_crstr_gpc_map1_tile10_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map1_tile10_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_crstr_gpc_map1_tile10_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_crstr_gpc_map1_tile10_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_crstr_gpc_map1_tile10_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_crstr_gpc_map1_tile10_init_f(void)
{
	return 0x200000;
}
static inline u32 gr_crstr_gpc_map1_tile11_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map1_tile11_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_crstr_gpc_map1_tile11_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_crstr_gpc_map1_tile11_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_crstr_gpc_map1_tile11_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_crstr_gpc_map1_tile11_init_f(void)
{
	return 0x6000000;
}
static inline u32 gr_crstr_gpc_map2_r(void)
{
	return 0x00418b10;
}
static inline u32 gr_crstr_gpc_map2_tile12_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map2_tile12_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_crstr_gpc_map2_tile12_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_crstr_gpc_map2_tile12_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_crstr_gpc_map2_tile12_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_crstr_gpc_map2_tile12_init_f(void)
{
	return 0x4;
}
static inline u32 gr_crstr_gpc_map2_tile13_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map2_tile13_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_crstr_gpc_map2_tile13_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_crstr_gpc_map2_tile13_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_crstr_gpc_map2_tile13_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_crstr_gpc_map2_tile13_init_f(void)
{
	return 0xa0;
}
static inline u32 gr_crstr_gpc_map2_tile14_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map2_tile14_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_crstr_gpc_map2_tile14_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_crstr_gpc_map2_tile14_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_crstr_gpc_map2_tile14_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_crstr_gpc_map2_tile14_init_f(void)
{
	return 0x1800;
}
static inline u32 gr_crstr_gpc_map2_tile15_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map2_tile15_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_crstr_gpc_map2_tile15_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_crstr_gpc_map2_tile15_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_crstr_gpc_map2_tile15_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_crstr_gpc_map2_tile15_init_f(void)
{
	return 0x38000;
}
static inline u32 gr_crstr_gpc_map2_tile16_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map2_tile16_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_crstr_gpc_map2_tile16_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_crstr_gpc_map2_tile16_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_crstr_gpc_map2_tile16_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_crstr_gpc_map2_tile16_init_f(void)
{
	return 0x0;
}
static inline u32 gr_crstr_gpc_map2_tile17_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map2_tile17_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_crstr_gpc_map2_tile17_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_crstr_gpc_map2_tile17_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_crstr_gpc_map2_tile17_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_crstr_gpc_map2_tile17_init_f(void)
{
	return 0x2000000;
}
static inline u32 gr_crstr_gpc_map3_r(void)
{
	return 0x00418b14;
}
static inline u32 gr_crstr_gpc_map3_tile18_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map3_tile18_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_crstr_gpc_map3_tile18_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_crstr_gpc_map3_tile18_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_crstr_gpc_map3_tile18_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_crstr_gpc_map3_tile18_init_f(void)
{
	return 0x2;
}
static inline u32 gr_crstr_gpc_map3_tile19_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map3_tile19_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_crstr_gpc_map3_tile19_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_crstr_gpc_map3_tile19_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_crstr_gpc_map3_tile19_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_crstr_gpc_map3_tile19_init_f(void)
{
	return 0x60;
}
static inline u32 gr_crstr_gpc_map3_tile20_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map3_tile20_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_crstr_gpc_map3_tile20_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_crstr_gpc_map3_tile20_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_crstr_gpc_map3_tile20_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_crstr_gpc_map3_tile20_init_f(void)
{
	return 0x1000;
}
static inline u32 gr_crstr_gpc_map3_tile21_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map3_tile21_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_crstr_gpc_map3_tile21_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_crstr_gpc_map3_tile21_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_crstr_gpc_map3_tile21_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_crstr_gpc_map3_tile21_init_f(void)
{
	return 0x28000;
}
static inline u32 gr_crstr_gpc_map3_tile22_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map3_tile22_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_crstr_gpc_map3_tile22_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_crstr_gpc_map3_tile22_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_crstr_gpc_map3_tile22_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_crstr_gpc_map3_tile22_init_f(void)
{
	return 0x600000;
}
static inline u32 gr_crstr_gpc_map3_tile23_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map3_tile23_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_crstr_gpc_map3_tile23_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_crstr_gpc_map3_tile23_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_crstr_gpc_map3_tile23_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_crstr_gpc_map3_tile23_init_f(void)
{
	return 0xe000000;
}
static inline u32 gr_crstr_gpc_map4_r(void)
{
	return 0x00418b18;
}
static inline u32 gr_crstr_gpc_map4_tile24_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map4_tile24_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_crstr_gpc_map4_tile24_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_crstr_gpc_map4_tile24_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_crstr_gpc_map4_tile24_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_crstr_gpc_map4_tile24_init_f(void)
{
	return 0x0;
}
static inline u32 gr_crstr_gpc_map4_tile25_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map4_tile25_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_crstr_gpc_map4_tile25_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_crstr_gpc_map4_tile25_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_crstr_gpc_map4_tile25_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_crstr_gpc_map4_tile25_init_f(void)
{
	return 0x20;
}
static inline u32 gr_crstr_gpc_map4_tile26_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map4_tile26_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_crstr_gpc_map4_tile26_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_crstr_gpc_map4_tile26_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_crstr_gpc_map4_tile26_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_crstr_gpc_map4_tile26_init_f(void)
{
	return 0x800;
}
static inline u32 gr_crstr_gpc_map4_tile27_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map4_tile27_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_crstr_gpc_map4_tile27_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_crstr_gpc_map4_tile27_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_crstr_gpc_map4_tile27_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_crstr_gpc_map4_tile27_init_f(void)
{
	return 0x18000;
}
static inline u32 gr_crstr_gpc_map4_tile28_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map4_tile28_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_crstr_gpc_map4_tile28_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_crstr_gpc_map4_tile28_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_crstr_gpc_map4_tile28_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_crstr_gpc_map4_tile28_init_f(void)
{
	return 0x400000;
}
static inline u32 gr_crstr_gpc_map4_tile29_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map4_tile29_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_crstr_gpc_map4_tile29_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_crstr_gpc_map4_tile29_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_crstr_gpc_map4_tile29_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_crstr_gpc_map4_tile29_init_f(void)
{
	return 0xa000000;
}
static inline u32 gr_crstr_gpc_map5_r(void)
{
	return 0x00418b1c;
}
static inline u32 gr_crstr_gpc_map5_tile30_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map5_tile30_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_crstr_gpc_map5_tile30_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_crstr_gpc_map5_tile30_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_crstr_gpc_map5_tile30_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_crstr_gpc_map5_tile30_init_f(void)
{
	return 0x6;
}
static inline u32 gr_crstr_gpc_map5_tile31_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map5_tile31_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_crstr_gpc_map5_tile31_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_crstr_gpc_map5_tile31_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_crstr_gpc_map5_tile31_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_crstr_gpc_map5_tile31_init_f(void)
{
	return 0xe0;
}
static inline u32 gr_crstr_gpc_map5_tile32_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map5_tile32_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_crstr_gpc_map5_tile32_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_crstr_gpc_map5_tile32_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_crstr_gpc_map5_tile32_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_crstr_gpc_map5_tile32_init_f(void)
{
	return 0x0;
}
static inline u32 gr_crstr_gpc_map5_tile33_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map5_tile33_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_crstr_gpc_map5_tile33_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_crstr_gpc_map5_tile33_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_crstr_gpc_map5_tile33_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_crstr_gpc_map5_tile33_init_f(void)
{
	return 0x0;
}
static inline u32 gr_crstr_gpc_map5_tile34_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map5_tile34_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_crstr_gpc_map5_tile34_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_crstr_gpc_map5_tile34_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_crstr_gpc_map5_tile34_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_crstr_gpc_map5_tile34_init_f(void)
{
	return 0x0;
}
static inline u32 gr_crstr_gpc_map5_tile35_s(void)
{
	return 3;
}
static inline u32 gr_crstr_gpc_map5_tile35_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_crstr_gpc_map5_tile35_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_crstr_gpc_map5_tile35_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_crstr_gpc_map5_tile35_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_crstr_gpc_map5_tile35_init_f(void)
{
	return 0x0;
}
static inline u32 gr_crstr_map_table_cfg_r(void)
{
	return 0x00418bb8;
}
static inline u32 gr_crstr_map_table_cfg_row_offset_s(void)
{
	return 8;
}
static inline u32 gr_crstr_map_table_cfg_row_offset_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_crstr_map_table_cfg_row_offset_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_crstr_map_table_cfg_row_offset_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_crstr_map_table_cfg_row_offset_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_crstr_map_table_cfg_row_offset_init_f(void)
{
	return 0x3;
}
static inline u32 gr_crstr_map_table_cfg_num_entries_s(void)
{
	return 8;
}
static inline u32 gr_crstr_map_table_cfg_num_entries_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_crstr_map_table_cfg_num_entries_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_crstr_map_table_cfg_num_entries_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_crstr_map_table_cfg_num_entries_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_crstr_map_table_cfg_num_entries_init_f(void)
{
	return 0x100;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_r(void)
{
	return 0x00418980;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_0_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_0_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_0_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_0_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_0_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_0_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_1_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_1_f(u32 v)
{
	return (v & 0x7) << 4;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_1_m(void)
{
	return 0x7 << 4;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_1_v(u32 r)
{
	return (r >> 4) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_1_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_1_init_f(void)
{
	return 0x70;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_2_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_2_f(u32 v)
{
	return (v & 0x7) << 8;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_2_m(void)
{
	return 0x7 << 8;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_2_v(u32 r)
{
	return (r >> 8) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_2_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_2_init_f(void)
{
	return 0x700;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_3_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_3_f(u32 v)
{
	return (v & 0x7) << 12;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_3_m(void)
{
	return 0x7 << 12;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_3_v(u32 r)
{
	return (r >> 12) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_3_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_3_init_f(void)
{
	return 0x7000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_4_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_4_f(u32 v)
{
	return (v & 0x7) << 16;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_4_m(void)
{
	return 0x7 << 16;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_4_v(u32 r)
{
	return (r >> 16) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_4_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_4_init_f(void)
{
	return 0x70000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_5_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_5_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_5_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_5_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_5_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_5_init_f(void)
{
	return 0x700000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_6_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_6_f(u32 v)
{
	return (v & 0x7) << 24;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_6_m(void)
{
	return 0x7 << 24;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_6_v(u32 r)
{
	return (r >> 24) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_6_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_6_init_f(void)
{
	return 0x7000000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_7_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_7_f(u32 v)
{
	return (v & 0x7) << 28;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_7_m(void)
{
	return 0x7 << 28;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_7_v(u32 r)
{
	return (r >> 28) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_7_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map0_tile_7_init_f(void)
{
	return 0x70000000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_r(void)
{
	return 0x00418984;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_8_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_8_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_8_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_8_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_8_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_8_init_f(void)
{
	return 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_9_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_9_f(u32 v)
{
	return (v & 0x7) << 4;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_9_m(void)
{
	return 0x7 << 4;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_9_v(u32 r)
{
	return (r >> 4) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_9_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_9_init_f(void)
{
	return 0x70;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_10_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_10_f(u32 v)
{
	return (v & 0x7) << 8;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_10_m(void)
{
	return 0x7 << 8;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_10_v(u32 r)
{
	return (r >> 8) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_10_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_10_init_f(void)
{
	return 0x700;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_11_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_11_f(u32 v)
{
	return (v & 0x7) << 12;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_11_m(void)
{
	return 0x7 << 12;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_11_v(u32 r)
{
	return (r >> 12) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_11_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_11_init_f(void)
{
	return 0x7000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_12_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_12_f(u32 v)
{
	return (v & 0x7) << 16;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_12_m(void)
{
	return 0x7 << 16;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_12_v(u32 r)
{
	return (r >> 16) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_12_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_12_init_f(void)
{
	return 0x70000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_13_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_13_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_13_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_13_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_13_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_13_init_f(void)
{
	return 0x700000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_14_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_14_f(u32 v)
{
	return (v & 0x7) << 24;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_14_m(void)
{
	return 0x7 << 24;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_14_v(u32 r)
{
	return (r >> 24) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_14_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_14_init_f(void)
{
	return 0x7000000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_15_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_15_f(u32 v)
{
	return (v & 0x7) << 28;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_15_m(void)
{
	return 0x7 << 28;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_15_v(u32 r)
{
	return (r >> 28) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_15_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map1_tile_15_init_f(void)
{
	return 0x70000000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_r(void)
{
	return 0x00418988;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_16_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_16_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_16_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_16_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_16_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_16_init_f(void)
{
	return 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_17_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_17_f(u32 v)
{
	return (v & 0x7) << 4;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_17_m(void)
{
	return 0x7 << 4;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_17_v(u32 r)
{
	return (r >> 4) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_17_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_17_init_f(void)
{
	return 0x70;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_18_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_18_f(u32 v)
{
	return (v & 0x7) << 8;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_18_m(void)
{
	return 0x7 << 8;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_18_v(u32 r)
{
	return (r >> 8) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_18_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_18_init_f(void)
{
	return 0x700;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_19_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_19_f(u32 v)
{
	return (v & 0x7) << 12;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_19_m(void)
{
	return 0x7 << 12;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_19_v(u32 r)
{
	return (r >> 12) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_19_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_19_init_f(void)
{
	return 0x7000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_20_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_20_f(u32 v)
{
	return (v & 0x7) << 16;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_20_m(void)
{
	return 0x7 << 16;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_20_v(u32 r)
{
	return (r >> 16) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_20_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_20_init_f(void)
{
	return 0x70000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_21_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_21_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_21_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_21_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_21_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_21_init_f(void)
{
	return 0x700000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_22_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_22_f(u32 v)
{
	return (v & 0x7) << 24;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_22_m(void)
{
	return 0x7 << 24;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_22_v(u32 r)
{
	return (r >> 24) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_22_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_22_init_f(void)
{
	return 0x7000000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_23_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_23_f(u32 v)
{
	return (v & 0x7) << 28;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_23_m(void)
{
	return 0x7 << 28;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_23_v(u32 r)
{
	return (r >> 28) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_23_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map2_tile_23_init_f(void)
{
	return 0x70000000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_r(void)
{
	return 0x0041898c;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_24_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_24_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_24_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_24_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_24_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_24_init_f(void)
{
	return 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_25_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_25_f(u32 v)
{
	return (v & 0x7) << 4;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_25_m(void)
{
	return 0x7 << 4;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_25_v(u32 r)
{
	return (r >> 4) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_25_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_25_init_f(void)
{
	return 0x70;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_26_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_26_f(u32 v)
{
	return (v & 0x7) << 8;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_26_m(void)
{
	return 0x7 << 8;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_26_v(u32 r)
{
	return (r >> 8) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_26_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_26_init_f(void)
{
	return 0x700;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_27_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_27_f(u32 v)
{
	return (v & 0x7) << 12;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_27_m(void)
{
	return 0x7 << 12;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_27_v(u32 r)
{
	return (r >> 12) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_27_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_27_init_f(void)
{
	return 0x7000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_28_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_28_f(u32 v)
{
	return (v & 0x7) << 16;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_28_m(void)
{
	return 0x7 << 16;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_28_v(u32 r)
{
	return (r >> 16) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_28_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_28_init_f(void)
{
	return 0x70000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_29_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_29_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_29_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_29_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_29_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_29_init_f(void)
{
	return 0x700000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_30_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_30_f(u32 v)
{
	return (v & 0x7) << 24;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_30_m(void)
{
	return 0x7 << 24;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_30_v(u32 r)
{
	return (r >> 24) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_30_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_30_init_f(void)
{
	return 0x7000000;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_31_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_31_f(u32 v)
{
	return (v & 0x7) << 28;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_31_m(void)
{
	return 0x7 << 28;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_31_v(u32 r)
{
	return (r >> 28) & 0x7;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_31_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_zcull_sm_in_gpc_number_map3_tile_31_init_f(void)
{
	return 0x70000000;
}
static inline u32 gr_gpcs_gpm_pd_cfg_r(void)
{
	return 0x00418c6c;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode_enable_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_gpm_pd_cfg_timeslice_mode__prod_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_gpm_pd_cfg_blkactivity_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_gpm_pd_cfg_blkactivity_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_gpcs_gpm_pd_cfg_blkactivity_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_gpcs_gpm_pd_cfg_blkactivity_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_gpcs_gpm_pd_cfg_blkactivity_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_gpm_pd_cfg_blkactivity_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_gpm_pd_cfg_blkactivity_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_gpm_pd_cfg_blkactivity_enable_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_gpm_pd_cfg_blkactivity_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_gpm_pd_cfg_blkactivity_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_gcc_pagepool_base_r(void)
{
	return 0x00419004;
}
static inline u32 gr_gpcs_gcc_pagepool_base_addr_39_8_s(void)
{
	return 32;
}
static inline u32 gr_gpcs_gcc_pagepool_base_addr_39_8_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 gr_gpcs_gcc_pagepool_base_addr_39_8_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 gr_gpcs_gcc_pagepool_base_addr_39_8_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 gr_gpcs_gcc_pagepool_base_addr_39_8_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_gcc_pagepool_base_addr_39_8_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_gcc_pagepool_r(void)
{
	return 0x00419008;
}
static inline u32 gr_gpcs_gcc_pagepool_total_pages_s(void)
{
	return 8;
}
static inline u32 gr_gpcs_gcc_pagepool_total_pages_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_gpcs_gcc_pagepool_total_pages_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_gpcs_gcc_pagepool_total_pages_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_gpcs_gcc_pagepool_total_pages_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_gcc_pagepool_total_pages_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_gcc_pagepool_total_pages__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_gcc_pagepool_total_pages__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_r(void)
{
	return 0x0041980c;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_phase_arb_determ_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_phase_arb_determ_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_phase_arb_determ_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_phase_arb_determ_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_phase_arb_determ_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_phase_arb_determ_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_phase_arb_determ_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_phase_arb_determ_enable_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_phase_arb_determ_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_phase_arb_determ_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cache_inval_method_en_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cache_inval_method_en_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cache_inval_method_en_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cache_inval_method_en_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cache_inval_method_en_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cache_inval_method_en_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cache_inval_method_en_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cache_inval_method_en_true_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cache_inval_method_en_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cache_inval_method_en_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_limit_addr_disable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_limit_addr_disable_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_limit_addr_disable_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_limit_addr_disable_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_limit_addr_disable_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_limit_addr_disable_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_limit_addr_disable_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_limit_addr_disable_true_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_limit_addr_disable_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_limit_addr_disable_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_inval_disable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_inval_disable_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_inval_disable_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_inval_disable_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_inval_disable_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_inval_disable_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_inval_disable_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_inval_disable_true_f(void)
{
	return 0x8;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_inval_disable_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_inval_disable_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_fast_mode_switch_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_fast_mode_switch_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_fast_mode_switch_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_fast_mode_switch_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_fast_mode_switch_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_fast_mode_switch_init_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_fast_mode_switch_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_fast_mode_switch_true_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_fast_mode_switch_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_fast_mode_switch_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cpi_force_per_task_cache_inval_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cpi_force_per_task_cache_inval_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cpi_force_per_task_cache_inval_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cpi_force_per_task_cache_inval_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cpi_force_per_task_cache_inval_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cpi_force_per_task_cache_inval_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cpi_force_per_task_cache_inval_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cpi_force_per_task_cache_inval_true_f(void)
{
	return 0x20;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cpi_force_per_task_cache_inval_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_cpi_force_per_task_cache_inval_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_wrack_disable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_wrack_disable_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_wrack_disable_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_wrack_disable_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_wrack_disable_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_wrack_disable_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_wrack_disable_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_wrack_disable_true_f(void)
{
	return 0x40;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_wrack_disable_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_vaf_wrack_disable_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_r(void)
{
	return 0x00419848;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_v_s(void)
{
	return 28;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_v_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_v_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_v_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_v_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_v_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_valid_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_valid_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_valid_m(void)
{
	return 0x1 << 28;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_valid_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_valid_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_valid_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_valid_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_valid_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_valid_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pe_pin_cb_global_base_addr_valid_true_f(void)
{
	return 0x10000000;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_r(void)
{
	return 0x00419ca8;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_s(void)
{
	return 6;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_f(u32 v)
{
	return (v & 0x3f) << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_m(void)
{
	return 0x3f << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_v(u32 r)
{
	return (r >> 0) & 0x3f;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_status_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_status_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_activity_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_activity_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_gnic_arb_reqs_gnt_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_gnic_arb_reqs_gnt_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_pe_arb_reqs_gnt_v(void)
{
	return 0x00000003;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_pe_arb_reqs_gnt_f(void)
{
	return 0x3;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu2mpcpegnic_v(void)
{
	return 0x00000004;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu2mpcpegnic_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_inst_v(void)
{
	return 0x00000005;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_inst_f(void)
{
	return 0x5;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_arbiter_v(void)
{
	return 0x00000006;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_arbiter_f(void)
{
	return 0x6;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_toq_0_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_toq_0_f(void)
{
	return 0x7;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_toq_1_v(void)
{
	return 0x00000008;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_toq_1_f(void)
{
	return 0x8;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_toq_2_v(void)
{
	return 0x00000009;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_toq_2_f(void)
{
	return 0x9;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_deferrals_0_v(void)
{
	return 0x0000000a;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_deferrals_0_f(void)
{
	return 0xa;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_deferrals_1_v(void)
{
	return 0x0000000b;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_deferrals_1_f(void)
{
	return 0xb;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_bottleneck_v(void)
{
	return 0x0000000c;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_bottleneck_f(void)
{
	return 0xc;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_full_count_v(void)
{
	return 0x0000000d;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_full_count_f(void)
{
	return 0xd;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_prt_pending_v(void)
{
	return 0x0000000e;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_prt_pending_f(void)
{
	return 0xe;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_prt_inuse_v(void)
{
	return 0x0000000f;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_prt_inuse_f(void)
{
	return 0xf;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_prt_usable_v(void)
{
	return 0x00000010;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_prt_usable_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_wdb_pending_v(void)
{
	return 0x00000011;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_wdb_pending_f(void)
{
	return 0x11;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_wdb_inuse_v(void)
{
	return 0x00000012;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_wdb_inuse_f(void)
{
	return 0x12;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_wdb_usable_v(void)
{
	return 0x00000013;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_wdb_usable_f(void)
{
	return 0x13;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_t2m_pending_v(void)
{
	return 0x00000014;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_t2m_pending_f(void)
{
	return 0x14;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_t2m_inuse_v(void)
{
	return 0x00000015;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_t2m_inuse_f(void)
{
	return 0x15;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_t2m_usable_v(void)
{
	return 0x00000016;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_t2m_usable_f(void)
{
	return 0x16;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_gnic_rd_bytes_v(void)
{
	return 0x00000017;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_gnic_rd_bytes_f(void)
{
	return 0x17;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_gnic_wr_bytes_v(void)
{
	return 0x00000018;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_gnic_wr_bytes_f(void)
{
	return 0x18;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_transactions_0_v(void)
{
	return 0x00000019;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_transactions_0_f(void)
{
	return 0x19;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_transactions_1_v(void)
{
	return 0x0000001a;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_transactions_1_f(void)
{
	return 0x1a;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_count_0_v(void)
{
	return 0x0000001b;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_count_0_f(void)
{
	return 0x1b;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_count_1_v(void)
{
	return 0x0000001c;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_count_1_f(void)
{
	return 0x1c;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_count_2_v(void)
{
	return 0x0000001d;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_count_2_f(void)
{
	return 0x1d;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_lock_v(void)
{
	return 0x0000001e;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_lsu_lock_f(void)
{
	return 0x1e;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_l1c_blcg_v(void)
{
	return 0x0000001f;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_l1c_blcg_f(void)
{
	return 0x1f;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_gnic_requests_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_gnic_requests_f(void)
{
	return 0x20;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_toq_0_v(void)
{
	return 0x00000021;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_toq_0_f(void)
{
	return 0x21;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_toq_1_v(void)
{
	return 0x00000022;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_toq_1_f(void)
{
	return 0x22;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_toq_2_v(void)
{
	return 0x00000023;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_toq_2_f(void)
{
	return 0x23;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_toq_3_v(void)
{
	return 0x00000024;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_toq_3_f(void)
{
	return 0x24;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_0_v(void)
{
	return 0x00000025;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_0_f(void)
{
	return 0x25;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_1_v(void)
{
	return 0x00000026;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_1_f(void)
{
	return 0x26;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_2_v(void)
{
	return 0x00000027;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_2_f(void)
{
	return 0x27;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_3_v(void)
{
	return 0x00000028;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_3_f(void)
{
	return 0x28;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_4_v(void)
{
	return 0x00000029;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_4_f(void)
{
	return 0x29;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_5_v(void)
{
	return 0x0000002a;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_hw_dbg_l1c_5_f(void)
{
	return 0x2a;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_sel_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_enable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_enable_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_enable_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_enable_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_enable_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_enable_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_enable_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_l1c_pm_enable_enable_f(void)
{
	return 0x80000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_r(void)
{
	return 0x00419cb8;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_priority_s(void)
{
	return 5;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_priority_f(u32 v)
{
	return (v & 0x1f) << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_priority_m(void)
{
	return 0x1f << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_priority_v(u32 r)
{
	return (r >> 0) & 0x1f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_priority_init_v(void)
{
	return 0x0000000a;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_priority_init_f(void)
{
	return 0xa;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pull_timeout_s(void)
{
	return 5;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pull_timeout_f(u32 v)
{
	return (v & 0x1f) << 5;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pull_timeout_m(void)
{
	return 0x1f << 5;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pull_timeout_v(u32 r)
{
	return (r >> 5) & 0x1f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pull_timeout_init_v(void)
{
	return 0x0000001f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pull_timeout_init_f(void)
{
	return 0x3e0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_s(void)
{
	return 5;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_f(u32 v)
{
	return (v & 0x1f) << 10;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_m(void)
{
	return 0x1f << 10;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_v(u32 r)
{
	return (r >> 10) & 0x1f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_init_f(void)
{
	return 0x800;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_s(void)
{
	return 2;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_f(u32 v)
{
	return (v & 0x3) << 15;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_m(void)
{
	return 0x3 << 15;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_v(u32 r)
{
	return (r >> 15) & 0x3;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_x4_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_x4_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_x16_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_x16_f(void)
{
	return 0x8000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_x64_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_x64_f(void)
{
	return 0x10000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_x256_v(void)
{
	return 0x00000003;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_x256_f(void)
{
	return 0x18000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_membar_window_prescalar_init_f(void)
{
	return 0x8000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_wr_priority_s(void)
{
	return 5;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_wr_priority_f(u32 v)
{
	return (v & 0x1f) << 20;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_wr_priority_m(void)
{
	return 0x1f << 20;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_wr_priority_v(u32 r)
{
	return (r >> 20) & 0x1f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_wr_priority_init_v(void)
{
	return 0x0000000b;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_pe_wr_priority_init_f(void)
{
	return 0xb00000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_blkactivity_enable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_blkactivity_enable_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_blkactivity_enable_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_blkactivity_enable_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_blkactivity_enable_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_blkactivity_enable_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_blkactivity_enable_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_blkactivity_enable_enable_f(void)
{
	return 0x80000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_v(void)
{
	return 0x00419c84;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_cmp_timeout_s(void)
{
	return 5;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_cmp_timeout_f(u32 v)
{
	return (v & 0x1f) << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_cmp_timeout_m(void)
{
	return 0x1f << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_cmp_timeout_v(u32 r)
{
	return (r >> 0) & 0x1f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_cmp_timeout_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_cmp_timeout_init_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_prtcmp_high_water_s(void)
{
	return 7;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_prtcmp_high_water_f(u32 v)
{
	return (v & 0x7f) << 5;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_prtcmp_high_water_m(void)
{
	return 0x7f << 5;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_prtcmp_high_water_v(u32 r)
{
	return (r >> 5) & 0x7f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_prtcmp_high_water_init_v(void)
{
	return 0x0000001c;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_prtcmp_high_water_init_f(void)
{
	return 0x380;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_flushcmp_high_water_s(void)
{
	return 6;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_flushcmp_high_water_f(u32 v)
{
	return (v & 0x3f) << 12;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_flushcmp_high_water_m(void)
{
	return 0x3f << 12;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_flushcmp_high_water_v(u32 r)
{
	return (r >> 12) & 0x3f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_flushcmp_high_water_init_v(void)
{
	return 0x00000010;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_flushcmp_high_water_init_f(void)
{
	return 0x10000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_pulse_s(void)
{
	return 2;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_pulse_f(u32 v)
{
	return (v & 0x3) << 18;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_pulse_m(void)
{
	return 0x3 << 18;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_pulse_v(u32 r)
{
	return (r >> 18) & 0x3;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_pulse_never_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_pulse_never_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_pulse_on_l1c_nonidle_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_pulse_on_l1c_nonidle_f(void)
{
	return 0x40000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_pulse_always_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_pulse_always_f(void)
{
	return 0x80000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_count_s(void)
{
	return 4;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_count_f(u32 v)
{
	return (v & 0xf) << 20;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_count_m(void)
{
	return 0xf << 20;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_count_v(u32 r)
{
	return (r >> 20) & 0xf;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_count_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfgk_blcg_wakeup_count_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_v(void)
{
	return 0x00419cbc;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_low_water_s(void)
{
	return 6;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_low_water_f(u32 v)
{
	return (v & 0x3f) << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_low_water_m(void)
{
	return 0x3f << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_low_water_v(u32 r)
{
	return (r >> 0) & 0x3f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_low_water_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_low_water_init_f(void)
{
	return 0x6;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_high_water_s(void)
{
	return 6;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_high_water_f(u32 v)
{
	return (v & 0x3f) << 6;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_high_water_m(void)
{
	return 0x3f << 6;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_high_water_v(u32 r)
{
	return (r >> 6) & 0x3f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_high_water_init_v(void)
{
	return 0x00000019;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_fill_high_water_init_f(void)
{
	return 0x640;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_prt_high_water_s(void)
{
	return 7;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_prt_high_water_f(u32 v)
{
	return (v & 0x7f) << 12;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_prt_high_water_m(void)
{
	return 0x7f << 12;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_prt_high_water_v(u32 r)
{
	return (r >> 12) & 0x7f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_prt_high_water_init_v(void)
{
	return 0x00000033;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_prt_high_water_init_f(void)
{
	return 0x33000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_wdb_high_water_s(void)
{
	return 6;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_wdb_high_water_f(u32 v)
{
	return (v & 0x3f) << 19;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_wdb_high_water_m(void)
{
	return 0x3f << 19;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_wdb_high_water_v(u32 r)
{
	return (r >> 19) & 0x3f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_wdb_high_water_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_wdb_high_water_init_f(void)
{
	return 0x180000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_t2m_high_water_s(void)
{
	return 6;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_t2m_high_water_f(u32 v)
{
	return (v & 0x3f) << 25;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_t2m_high_water_m(void)
{
	return 0x3f << 25;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_t2m_high_water_v(u32 r)
{
	return (r >> 25) & 0x3f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_t2m_high_water_init_v(void)
{
	return 0x00000014;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_wm_t2m_high_water_init_f(void)
{
	return 0x28000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_smid_v(void)
{
	return 0x00419ce8;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_smid_value_s(void)
{
	return 16;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_smid_value_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_smid_value_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_smid_value_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_smid_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_smid_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_v(void)
{
	return 0x00419cf4;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_dmsize_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_dmsize_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_dmsize_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_dmsize_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_dmsize_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_dmsize_init_f(void)
{
	return 0x3;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_nwarps_s(void)
{
	return 7;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_nwarps_f(u32 v)
{
	return (v & 0x7f) << 3;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_nwarps_m(void)
{
	return 0x7f << 3;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_nwarps_v(u32 r)
{
	return (r >> 3) & 0x7f;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_nwarps_init_v(void)
{
	return 0x00000040;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_nwarps_init_f(void)
{
	return 0x200;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_cpt_dmsize_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_cpt_dmsize_f(u32 v)
{
	return (v & 0x7) << 12;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_cpt_dmsize_m(void)
{
	return 0x7 << 12;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_cpt_dmsize_v(u32 r)
{
	return (r >> 12) & 0x7;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_cpt_dmsize_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_cpt_dmsize_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_pipemode_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_pipemode_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_pipemode_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_pipemode_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_pipemode_graphics_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_pipemode_graphics_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_pipemode_compute_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_pipemode_compute_f(void)
{
	return 0x1000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_pipemode_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_l1c_cfg_readback_pipemode_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_r(void)
{
	return 0x00419c00;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc_enable_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_single_isbe_alloc__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter_enable_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter_init_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_bundle_filter__prod_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters_enabled_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_set_counters__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode_enabled_f(void)
{
	return 0x8;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_timeslice_mode__prod_f(void)
{
	return 0x8;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_vsb_isbe_shared_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_vsb_isbe_shared_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_vsb_isbe_shared_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_vsb_isbe_shared_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_vsb_isbe_shared_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_vsb_isbe_shared_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_vsb_isbe_shared_default_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_vsb_isbe_shared_default_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_vsb_isbe_shared__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_vsb_isbe_shared__prod_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_spare_s(void)
{
	return 27;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_spare_f(u32 v)
{
	return (v & 0x7ffffff) << 5;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_spare_m(void)
{
	return 0x7ffffff << 5;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_spare_v(u32 r)
{
	return (r >> 5) & 0x7ffffff;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_spare_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_spare_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_spare__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_mpc_vtg_debug_spare__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_r(void)
{
	return 0x00419e00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_s(void)
{
	return 7;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_f(u32 v)
{
	return (v & 0x7f) << 0;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_m(void)
{
	return 0x7f << 0;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_v(u32 r)
{
	return (r >> 0) & 0x7f;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_status_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_status_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_activity_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_activity_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_active_warps_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_active_warps_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_active_warps_ps_v(void)
{
	return 0x00000003;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_active_warps_ps_f(void)
{
	return 0x3;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_active_warps_vtg_v(void)
{
	return 0x00000004;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_active_warps_vtg_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_active_ctas_v(void)
{
	return 0x00000005;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_active_ctas_f(void)
{
	return 0x5;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_active_subtiles_v(void)
{
	return 0x00000006;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_active_subtiles_f(void)
{
	return 0x6;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_cta_subtile_launch_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_cta_subtile_launch_f(void)
{
	return 0x7;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_slt_cdp_stats_v(void)
{
	return 0x00000008;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_slt_cdp_stats_f(void)
{
	return 0x8;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_slt_cdp_stats_2_v(void)
{
	return 0x00000009;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_slt_cdp_stats_2_f(void)
{
	return 0x9;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_slt_cdp_stats_3_v(void)
{
	return 0x0000000a;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_slt_cdp_stats_3_f(void)
{
	return 0xa;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_pixel_killed_by_shader_v(void)
{
	return 0x0000000b;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_pixel_killed_by_shader_f(void)
{
	return 0xb;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_sm2gpm_v(void)
{
	return 0x0000000c;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_sm2gpm_f(void)
{
	return 0xc;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_sm2gpm_2_v(void)
{
	return 0x0000000d;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_sm2gpm_2_f(void)
{
	return 0xd;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_icc_v(void)
{
	return 0x0000000e;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_icc_f(void)
{
	return 0xe;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_rfa_warp_cant_drain_out_of_order_v(void)
{
	return 0x0000000f;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_rfa_warp_cant_drain_out_of_order_f(void)
{
	return 0xf;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_rfa_warp_cant_drain_rfa2slt_stall_v(void)
{
	return 0x00000010;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_rfa_warp_cant_drain_rfa2slt_stall_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_rfa_warp_cant_drain_not_selected_v(void)
{
	return 0x00000011;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_rfa_warp_cant_drain_not_selected_f(void)
{
	return 0x11;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_hw_dbg_sfe_trapper_0_v(void)
{
	return 0x00000012;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_hw_dbg_sfe_trapper_0_f(void)
{
	return 0x12;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_hw_dbg_sfe_trapper_1_v(void)
{
	return 0x00000013;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_hw_dbg_sfe_trapper_1_f(void)
{
	return 0x13;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_hw_dbg_sfe_trapper_2_v(void)
{
	return 0x00000014;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_hw_dbg_sfe_trapper_2_f(void)
{
	return 0x14;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_hw_dbg_sfe_trapper_3_v(void)
{
	return 0x00000015;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_hw_dbg_sfe_trapper_3_f(void)
{
	return 0x15;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_hw_dbg_sfe_trapper_4_v(void)
{
	return 0x00000016;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_hw_dbg_sfe_trapper_4_f(void)
{
	return 0x16;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_sel_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_enable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_enable_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_enable_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_enable_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_enable_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_enable_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_enable_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_core_enable_enable_f(void)
{
	return 0x80;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_s(void)
{
	return 7;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_f(u32 v)
{
	return (v & 0x7f) << 8;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_m(void)
{
	return 0x7f << 8;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_v(u32 r)
{
	return (r >> 8) & 0x7f;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_status_activity_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_status_activity_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_active_warps_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_active_warps_f(void)
{
	return 0x100;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_launched_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_launched_f(void)
{
	return 0x200;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_launched_1_v(void)
{
	return 0x00000003;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_launched_1_f(void)
{
	return 0x300;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_issue_executed_ipc_v(void)
{
	return 0x00000004;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_issue_executed_ipc_f(void)
{
	return 0x400;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_issue_executed_rollback_v(void)
{
	return 0x00000005;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_issue_executed_rollback_f(void)
{
	return 0x500;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_warp_issue_eligible_v(void)
{
	return 0x00000006;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_warp_issue_eligible_f(void)
{
	return 0x600;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_no_inst_v(void)
{
	return 0x00000007;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_no_inst_f(void)
{
	return 0x700;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_partially_loaded_subtile_v(void)
{
	return 0x00000008;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_partially_loaded_subtile_f(void)
{
	return 0x800;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_switching_ifb_v(void)
{
	return 0x00000009;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_switching_ifb_f(void)
{
	return 0x900;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_disp_stall_v(void)
{
	return 0x0000000a;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_disp_stall_f(void)
{
	return 0xa00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_waiting_v(void)
{
	return 0x0000000b;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_waiting_f(void)
{
	return 0xb00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_replay_executing_v(void)
{
	return 0x0000000c;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_replay_executing_f(void)
{
	return 0xc00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_tex_executing_v(void)
{
	return 0x0000000d;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_tex_executing_f(void)
{
	return 0xd00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_multi_issue_v(void)
{
	return 0x0000000e;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_multi_issue_f(void)
{
	return 0xe00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_tex_dependency_v(void)
{
	return 0x0000000f;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_tex_dependency_f(void)
{
	return 0xf00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_l1_miss_dependency_v(void)
{
	return 0x00000010;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_l1_miss_dependency_f(void)
{
	return 0x1000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_msb_full_v(void)
{
	return 0x00000011;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_msb_full_f(void)
{
	return 0x1100;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_imc_miss_dependency_v(void)
{
	return 0x00000012;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_imc_miss_dependency_f(void)
{
	return 0x1200;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_shadow_pipe_throttle_v(void)
{
	return 0x00000013;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_shadow_pipe_throttle_f(void)
{
	return 0x1300;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_tex_throttle_v(void)
{
	return 0x00000014;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_tex_throttle_f(void)
{
	return 0x1400;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_rib_throttle_v(void)
{
	return 0x00000015;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_rib_throttle_f(void)
{
	return 0x1500;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_tex_lock_mismatch_v(void)
{
	return 0x00000016;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_tex_lock_mismatch_f(void)
{
	return 0x1600;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_barrier_v(void)
{
	return 0x00000017;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_barrier_f(void)
{
	return 0x1700;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_membar_v(void)
{
	return 0x00000018;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_membar_f(void)
{
	return 0x1800;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_hold_mismatch_v(void)
{
	return 0x00000019;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_hold_mismatch_f(void)
{
	return 0x1900;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_not_select_v(void)
{
	return 0x0000001a;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_not_select_f(void)
{
	return 0x1a00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_disp_no_dispatch_0_v(void)
{
	return 0x0000001b;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_disp_no_dispatch_0_f(void)
{
	return 0x1b00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_disp_no_dispatch_1_v(void)
{
	return 0x0000001c;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_disp_no_dispatch_1_f(void)
{
	return 0x1c00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_thread_inst_executed_v(void)
{
	return 0x0000001d;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_thread_inst_executed_f(void)
{
	return 0x1d00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_rollback_v(void)
{
	return 0x0000001e;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_rollback_f(void)
{
	return 0x1e00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_debug1_v(void)
{
	return 0x0000001f;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_debug1_f(void)
{
	return 0x1f00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_tex_request_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_tex_request_f(void)
{
	return 0x2000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_tex_quad_latency_v(void)
{
	return 0x00000021;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_tex_quad_latency_f(void)
{
	return 0x2100;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_tex_inst_latency_v(void)
{
	return 0x00000022;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_tex_inst_latency_f(void)
{
	return 0x2200;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_rolbacks_reason1_v(void)
{
	return 0x00000023;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_rolbacks_reason1_f(void)
{
	return 0x2300;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_agu_inst_v(void)
{
	return 0x00000024;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_agu_inst_f(void)
{
	return 0x2400;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_0_v(void)
{
	return 0x00000025;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_0_f(void)
{
	return 0x2500;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_dispatch_0_v(void)
{
	return 0x00000026;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_dispatch_0_f(void)
{
	return 0x2600;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_warp_cant_fetch_refetch_latency_v(void)
{
	return 0x00000027;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_warp_cant_fetch_refetch_latency_f(void)
{
	return 0x2700;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_warp_cant_fetch_icc_miss_v(void)
{
	return 0x00000028;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_warp_cant_fetch_icc_miss_f(void)
{
	return 0x2800;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_warp_cant_fetch_no_space_v(void)
{
	return 0x00000029;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_warp_cant_fetch_no_space_f(void)
{
	return 0x2900;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_warp_cant_fetch_rollback_v(void)
{
	return 0x0000002a;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_warp_cant_fetch_rollback_f(void)
{
	return 0x2a00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_warp_cant_fetch_not_selected_v(void)
{
	return 0x0000002b;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_warp_cant_fetch_not_selected_f(void)
{
	return 0x2b00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_nop_trig1_v(void)
{
	return 0x0000002c;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_nop_trig1_f(void)
{
	return 0x2c00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_nop_trig2_v(void)
{
	return 0x0000002d;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_nop_trig2_f(void)
{
	return 0x2d00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_branch_v(void)
{
	return 0x0000002e;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_branch_f(void)
{
	return 0x2e00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_kill_v(void)
{
	return 0x0000002f;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_kill_f(void)
{
	return 0x2f00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_fetch_v(void)
{
	return 0x00000030;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_fetch_f(void)
{
	return 0x3000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_imc_v(void)
{
	return 0x00000031;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_imc_f(void)
{
	return 0x3100;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_issued_pipes_0_v(void)
{
	return 0x00000032;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_issued_pipes_0_f(void)
{
	return 0x3200;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_issued_pipes_1_v(void)
{
	return 0x00000033;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_issued_pipes_1_f(void)
{
	return 0x3300;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_pipes_0_v(void)
{
	return 0x00000034;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_pipes_0_f(void)
{
	return 0x3400;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_pipes_1_v(void)
{
	return 0x00000035;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_pipes_1_f(void)
{
	return 0x3500;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_types_0_v(void)
{
	return 0x00000036;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_types_0_f(void)
{
	return 0x3600;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_types_1_v(void)
{
	return 0x00000037;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_types_1_f(void)
{
	return 0x3700;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_register_bank_util_v(void)
{
	return 0x00000038;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_register_bank_util_f(void)
{
	return 0x3800;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_lsu_inst_count_0_v(void)
{
	return 0x00000039;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_lsu_inst_count_0_f(void)
{
	return 0x3900;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_lsu_inst_count_1_v(void)
{
	return 0x0000003a;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_lsu_inst_count_1_f(void)
{
	return 0x3a00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_lsu_inst_count_2_v(void)
{
	return 0x0000003b;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_lsu_inst_count_2_f(void)
{
	return 0x3b00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_lsu_inst_count_3_v(void)
{
	return 0x0000003c;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_lsu_inst_count_3_f(void)
{
	return 0x3c00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_lsu_inst_count_4_v(void)
{
	return 0x0000003d;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_lsu_inst_count_4_f(void)
{
	return 0x3d00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_ops_0_v(void)
{
	return 0x0000003e;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_ops_0_f(void)
{
	return 0x3e00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_ops_1_v(void)
{
	return 0x0000003f;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_ops_1_f(void)
{
	return 0x3f00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_reg_read_optimization_v(void)
{
	return 0x00000040;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_reg_read_optimization_f(void)
{
	return 0x4000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_indexed_divergence_v(void)
{
	return 0x00000041;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_indexed_divergence_f(void)
{
	return 0x4100;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_blcg_0_v(void)
{
	return 0x00000042;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_blcg_0_f(void)
{
	return 0x4200;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_blcg_1_v(void)
{
	return 0x00000043;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_blcg_1_f(void)
{
	return 0x4300;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_slt_tex_v(void)
{
	return 0x00000044;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_slt_tex_f(void)
{
	return 0x4400;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_sch_0_v(void)
{
	return 0x00000045;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_sch_0_f(void)
{
	return 0x4500;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_sch_1_v(void)
{
	return 0x00000046;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_sch_1_f(void)
{
	return 0x4600;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_0_v(void)
{
	return 0x00000047;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_0_f(void)
{
	return 0x4700;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_1_v(void)
{
	return 0x00000048;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_1_f(void)
{
	return 0x4800;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_2_v(void)
{
	return 0x00000049;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_2_f(void)
{
	return 0x4900;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_3_v(void)
{
	return 0x0000004a;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_3_f(void)
{
	return 0x4a00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_4_v(void)
{
	return 0x0000004b;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_4_f(void)
{
	return 0x4b00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_5_v(void)
{
	return 0x0000004c;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_5_f(void)
{
	return 0x4c00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_6_v(void)
{
	return 0x0000004d;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_6_f(void)
{
	return 0x4d00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_7_v(void)
{
	return 0x0000004e;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_disp_7_f(void)
{
	return 0x4e00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_0_v(void)
{
	return 0x0000004f;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_0_f(void)
{
	return 0x4f00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_1_v(void)
{
	return 0x00000050;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_1_f(void)
{
	return 0x5000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_2_v(void)
{
	return 0x00000051;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_2_f(void)
{
	return 0x5100;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_3_v(void)
{
	return 0x00000052;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_3_f(void)
{
	return 0x5200;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_4_v(void)
{
	return 0x00000053;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_4_f(void)
{
	return 0x5300;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_5_v(void)
{
	return 0x00000054;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_5_f(void)
{
	return 0x5400;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_6_v(void)
{
	return 0x00000055;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_6_f(void)
{
	return 0x5500;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_7_v(void)
{
	return 0x00000056;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_bru_7_f(void)
{
	return 0x5600;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_agu_0_v(void)
{
	return 0x00000057;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_agu_0_f(void)
{
	return 0x5700;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_agu_1_v(void)
{
	return 0x00000058;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_agu_1_f(void)
{
	return 0x5800;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_agu_2_v(void)
{
	return 0x00000059;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_agu_2_f(void)
{
	return 0x5900;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_agu_3_v(void)
{
	return 0x0000005a;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_agu_3_f(void)
{
	return 0x5a00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_agu_4_v(void)
{
	return 0x0000005b;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_agu_4_f(void)
{
	return 0x5b00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_scrbd_0_v(void)
{
	return 0x0000005c;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_scrbd_0_f(void)
{
	return 0x5c00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_scrbd_1_v(void)
{
	return 0x0000005d;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_scrbd_1_f(void)
{
	return 0x5d00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_scrbd_2_v(void)
{
	return 0x0000005e;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_hw_dbg_scrbd_2_f(void)
{
	return 0x5e00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_issued_fp_booster_v(void)
{
	return 0x0000005f;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_issued_fp_booster_f(void)
{
	return 0x5f00;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_fp_booster_v(void)
{
	return 0x00000060;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_inst_executed_fp_booster_f(void)
{
	return 0x6000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_power_throttle_v(void)
{
	return 0x00000061;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_no_issue_power_throttle_f(void)
{
	return 0x6100;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_issue_activity_v(void)
{
	return 0x00000062;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_sch_issue_activity_f(void)
{
	return 0x6200;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_sel_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_enable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_enable_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_enable_m(void)
{
	return 0x1 << 15;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_enable_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_enable_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_enable_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_enable_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_pm_ctrl_qctl_enable_enable_f(void)
{
	return 0x8000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_r(void)
{
	return 0x00419e44;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_stack_error_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_stack_error_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_stack_error_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_stack_error_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_stack_error_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_stack_error_report_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_stack_error_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_stack_error_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_api_stack_error_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_api_stack_error_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_api_stack_error_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_api_stack_error_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_api_stack_error_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_api_stack_error_report_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_api_stack_error_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_api_stack_error_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_ret_empty_stack_error_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_ret_empty_stack_error_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_ret_empty_stack_error_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_ret_empty_stack_error_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_ret_empty_stack_error_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_ret_empty_stack_error_report_f(void)
{
	return 0x8;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_ret_empty_stack_error_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_ret_empty_stack_error_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_wrap_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_wrap_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_wrap_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_wrap_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_wrap_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_wrap_report_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_wrap_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_wrap_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_pc_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_pc_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_pc_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_pc_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_pc_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_pc_report_f(void)
{
	return 0x20;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_pc_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_pc_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_overflow_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_overflow_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_overflow_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_overflow_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_overflow_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_overflow_report_f(void)
{
	return 0x40;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_overflow_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_pc_overflow_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_immc_addr_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_immc_addr_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_immc_addr_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_immc_addr_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_immc_addr_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_immc_addr_report_f(void)
{
	return 0x80;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_immc_addr_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_immc_addr_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_reg_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_reg_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_reg_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_reg_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_reg_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_reg_report_f(void)
{
	return 0x100;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_reg_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_reg_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_encoding_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_encoding_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_encoding_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_encoding_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_encoding_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_encoding_report_f(void)
{
	return 0x200;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_encoding_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_encoding_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_sph_instr_combo_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_sph_instr_combo_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_sph_instr_combo_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_sph_instr_combo_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_sph_instr_combo_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_sph_instr_combo_report_f(void)
{
	return 0x400;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_sph_instr_combo_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_sph_instr_combo_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param_report_f(void)
{
	return 0x800;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_report_f(void)
{
	return 0x1000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_reg_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_reg_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_reg_m(void)
{
	return 0x1 << 13;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_reg_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_reg_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_reg_report_f(void)
{
	return 0x2000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_reg_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_reg_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_addr_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_addr_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_addr_m(void)
{
	return 0x1 << 14;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_addr_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_addr_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_addr_report_f(void)
{
	return 0x4000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_addr_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_oor_addr_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_addr_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_addr_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_addr_m(void)
{
	return 0x1 << 15;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_addr_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_addr_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_addr_report_f(void)
{
	return 0x8000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_addr_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_misaligned_addr_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_addr_space_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_addr_space_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_addr_space_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_addr_space_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_addr_space_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_addr_space_report_f(void)
{
	return 0x10000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_addr_space_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_addr_space_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param2_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param2_f(u32 v)
{
	return (v & 0x1) << 17;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param2_m(void)
{
	return 0x1 << 17;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param2_v(u32 r)
{
	return (r >> 17) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param2_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param2_report_f(void)
{
	return 0x20000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param2_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_illegal_instr_param2_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_ldc_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_ldc_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_ldc_m(void)
{
	return 0x1 << 18;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_ldc_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_ldc_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_ldc_report_f(void)
{
	return 0x40000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_ldc_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_invalid_const_addr_ldc_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_geometry_sm_error_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_geometry_sm_error_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_geometry_sm_error_m(void)
{
	return 0x1 << 19;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_geometry_sm_error_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_geometry_sm_error_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_geometry_sm_error_report_f(void)
{
	return 0x80000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_geometry_sm_error_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_geometry_sm_error_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_geometry_sm_error__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_geometry_sm_error__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_divergent_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_divergent_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_divergent_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_divergent_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_divergent_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_divergent_report_f(void)
{
	return 0x100000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_divergent_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_divergent_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_warp_exit_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_warp_exit_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_warp_exit_m(void)
{
	return 0x1 << 21;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_warp_exit_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_warp_exit_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_warp_exit_report_f(void)
{
	return 0x200000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_warp_exit_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_warp_esr_report_mask_warp_exit_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_r(void)
{
	return 0x00419e4c;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_sm_to_sm_fault_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_sm_to_sm_fault_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_sm_to_sm_fault_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_sm_to_sm_fault_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_sm_to_sm_fault_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_sm_to_sm_fault_report_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_sm_to_sm_fault_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_sm_to_sm_fault_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_l1_error_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_l1_error_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_l1_error_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_l1_error_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_l1_error_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_l1_error_report_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_l1_error_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_l1_error_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_multiple_warp_errors_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_multiple_warp_errors_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_multiple_warp_errors_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_multiple_warp_errors_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_multiple_warp_errors_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_multiple_warp_errors_report_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_multiple_warp_errors_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_multiple_warp_errors_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_physical_stack_overflow_error_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_physical_stack_overflow_error_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_physical_stack_overflow_error_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_physical_stack_overflow_error_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_physical_stack_overflow_error_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_physical_stack_overflow_error_report_f(void)
{
	return 0x8;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_physical_stack_overflow_error_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_physical_stack_overflow_error_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_int_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_int_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_int_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_int_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_int_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_int_report_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_int_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_int_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_pause_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_pause_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_pause_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_pause_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_pause_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_pause_report_f(void)
{
	return 0x20;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_pause_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_bpt_pause_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_single_step_complete_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_single_step_complete_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_single_step_complete_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_single_step_complete_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_single_step_complete_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_single_step_complete_report_f(void)
{
	return 0x40;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_single_step_complete_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_single_step_complete_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_sec_error_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_sec_error_f(u32 v)
{
	return (v & 0x1) << 29;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_sec_error_m(void)
{
	return 0x1 << 29;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_sec_error_v(u32 r)
{
	return (r >> 29) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_sec_error_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_sec_error_report_f(void)
{
	return 0x20000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_sec_error_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_sec_error_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_ded_error_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_ded_error_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_ded_error_m(void)
{
	return 0x1 << 30;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_ded_error_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_ded_error_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_ded_error_report_f(void)
{
	return 0x40000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_ded_error_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_ecc_ded_error_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_timeout_error_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_timeout_error_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_timeout_error_m(void)
{
	return 0x1 << 31;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_timeout_error_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_timeout_error_report_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_timeout_error_report_f(void)
{
	return 0x80000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_timeout_error_no_report_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_hww_global_esr_report_mask_timeout_error_no_report_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_r(void)
{
	return 0x00419f70;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blcg_input_ctrl_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blcg_input_ctrl_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blcg_input_ctrl_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blcg_input_ctrl_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blcg_input_ctrl_exclude_rfa_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blcg_input_ctrl_exclude_rfa_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blcg_input_ctrl_include_rfa_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blcg_input_ctrl_include_rfa_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable_enable_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_enable__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_s(void)
{
	return 2;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_f(u32 v)
{
	return (v & 0x3) << 2;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_m(void)
{
	return 0x3 << 2;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_v(u32 r)
{
	return (r >> 2) & 0x3;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_0_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_1_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_1_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_2_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_2_f(void)
{
	return 0x8;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_3_v(void)
{
	return 0x00000003;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_3_f(void)
{
	return 0xc;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_blkactivity_mode_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_read_quad_ctl_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_read_quad_ctl_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_read_quad_ctl_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_read_quad_ctl_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_read_quad_ctl_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_read_quad_ctl_0_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_read_quad_ctl_1_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_read_quad_ctl_1_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_read_quad_ctl_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_read_quad_ctl_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_5_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_5_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_5_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_5_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_5_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_5_enable_f(void)
{
	return 0x20;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_5_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_5_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_5_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_5_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_6_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_6_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_6_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_6_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_6_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_6_enable_f(void)
{
	return 0x40;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_6_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_6_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_6_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_6_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_7_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_7_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_7_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_7_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_7_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_7_enable_f(void)
{
	return 0x80;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_7_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_7_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_7_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_7_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_8_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_8_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_8_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_8_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_8_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_8_enable_f(void)
{
	return 0x100;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_8_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_8_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_8_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_8_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_9_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_9_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_9_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_9_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_9_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_9_enable_f(void)
{
	return 0x200;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_9_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_9_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_9_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_9_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_10_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_10_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_10_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_10_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_10_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_10_enable_f(void)
{
	return 0x400;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_10_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_10_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_10_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_10_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_11_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_11_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_11_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_11_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_11_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_11_enable_f(void)
{
	return 0x800;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_11_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_11_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_11_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_11_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_12_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_12_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_12_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_12_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_12_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_12_enable_f(void)
{
	return 0x1000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_12_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_12_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_12_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_12_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_13_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_13_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_13_m(void)
{
	return 0x1 << 13;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_13_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_13_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_13_enable_f(void)
{
	return 0x2000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_13_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_13_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_13_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_13_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_14_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_14_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_14_m(void)
{
	return 0x1 << 14;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_14_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_14_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_14_enable_f(void)
{
	return 0x4000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_14_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_14_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_14_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_14_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_15_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_15_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_15_m(void)
{
	return 0x1 << 15;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_15_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_15_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_15_enable_f(void)
{
	return 0x8000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_15_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_15_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_15_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_sctl_cya_15_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_agu_spare_s(void)
{
	return 16;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_agu_spare_f(u32 v)
{
	return (v & 0xffff) << 16;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_agu_spare_m(void)
{
	return 0xffff << 16;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_agu_spare_v(u32 r)
{
	return (r >> 16) & 0xffff;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_agu_spare_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_halfctl_ctrl_agu_spare_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_r(void)
{
	return 0x00419f7c;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_read_half_ctl_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_read_half_ctl_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_read_half_ctl_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_read_half_ctl_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_read_half_ctl_0_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_read_half_ctl_0_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_read_half_ctl_1_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_read_half_ctl_1_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_pulse_s(void)
{
	return 2;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_pulse_f(u32 v)
{
	return (v & 0x3) << 2;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_pulse_m(void)
{
	return 0x3 << 2;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_pulse_v(u32 r)
{
	return (r >> 2) & 0x3;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_pulse_never_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_pulse_never_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_pulse_on_sm_nonidle_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_pulse_on_sm_nonidle_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_pulse_always_v(void)
{
	return 0x00000002;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_pulse_always_f(void)
{
	return 0x8;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_count_s(void)
{
	return 4;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_count_f(u32 v)
{
	return (v & 0xf) << 4;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_count_m(void)
{
	return 0xf << 4;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_count_v(u32 r)
{
	return (r >> 4) & 0xf;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_count_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_count_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_blcg_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_blcg_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_blcg_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_blcg_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_blcg_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_blcg_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_imc_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_imc_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_imc_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_imc_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_imc_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_imc_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_unlock_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_unlock_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_unlock_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_unlock_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_unlock_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_unlock_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_ivall_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_ivall_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_ivall_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_ivall_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_ivall_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_icc_ivall_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_ecc_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_ecc_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_ecc_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_ecc_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_ecc_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_wakeup_ecc_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable_enable_f(void)
{
	return 0x10000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable__prod_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_debug_sfe_control_blkactivity_enable__prod_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_r(void)
{
	return 0x00419ed0;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_period_s(void)
{
	return 4;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_period_f(u32 v)
{
	return (v & 0xf) << 0;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_period_m(void)
{
	return 0xf << 0;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_period_v(u32 r)
{
	return (r >> 0) & 0xf;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_period_init_v(void)
{
	return 0x0000000a;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_period_init_f(void)
{
	return 0xa;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_average_s(void)
{
	return 3;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_average_f(u32 v)
{
	return (v & 0x7) << 4;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_average_m(void)
{
	return 0x7 << 4;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_average_v(u32 r)
{
	return (r >> 4) & 0x7;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_average_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_pow_average_init_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_trigger_s(void)
{
	return 4;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_trigger_f(u32 v)
{
	return (v & 0xf) << 8;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_trigger_m(void)
{
	return 0xf << 8;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_trigger_v(u32 r)
{
	return (r >> 8) & 0xf;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_trigger_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_trigger_init_f(void)
{
	return 0x400;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_level_s(void)
{
	return 4;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_level_f(u32 v)
{
	return (v & 0xf) << 12;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_level_m(void)
{
	return 0xf << 12;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_level_v(u32 r)
{
	return (r >> 12) & 0xf;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_level_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_offset_level_init_f(void)
{
	return 0x4000;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_disable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_disable_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_disable_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_disable_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_disable_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_sm_power_throttle_disable_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_r(void)
{
	return 0x0041be08;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_cull_disable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_cull_disable_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_cull_disable_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_cull_disable_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_cull_disable_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_cull_disable_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_cull_disable_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_cull_disable_true_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_cull_disable_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_cull_disable_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_mpc_cull_disable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_mpc_cull_disable_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_mpc_cull_disable_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_mpc_cull_disable_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_mpc_cull_disable_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_mpc_cull_disable_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_mpc_cull_disable_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_mpc_cull_disable_true_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_mpc_cull_disable_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_mpc_cull_disable_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_fast_mode_switch_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_fast_mode_switch_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_fast_mode_switch_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_fast_mode_switch_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_fast_mode_switch_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_fast_mode_switch_init_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_fast_mode_switch_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_fast_mode_switch_true_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_fast_mode_switch_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_fast_mode_switch_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_v(void)
{
	return 0x0041be10;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_en_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_en_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_en_m(void)
{
	return 0x1 << 0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_en_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_en_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_en_enabled_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_en_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_en_init_f(void)
{
	return 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_diamond_cull_en_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_diamond_cull_en_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_diamond_cull_en_m(void)
{
	return 0x1 << 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_diamond_cull_en_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_diamond_cull_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_diamond_cull_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_diamond_cull_en_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_diamond_cull_en_enabled_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_diamond_cull_en_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_diamond_cull_en_init_f(void)
{
	return 0x2;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_small_line_cull_en_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_small_line_cull_en_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_small_line_cull_en_m(void)
{
	return 0x1 << 2;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_small_line_cull_en_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_small_line_cull_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_small_line_cull_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_small_line_cull_en_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_small_line_cull_en_enabled_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_small_line_cull_en_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_small_line_cull_en_init_f(void)
{
	return 0x4;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_bbox_cull_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_bbox_cull_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_bbox_cull_m(void)
{
	return 0x1 << 3;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_bbox_cull_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_bbox_cull_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_bbox_cull_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_bbox_cull_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_bbox_cull_enabled_f(void)
{
	return 0x8;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_bbox_cull_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_bbox_cull_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_diamond_cull_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_diamond_cull_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_diamond_cull_m(void)
{
	return 0x1 << 4;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_diamond_cull_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_diamond_cull_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_diamond_cull_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_diamond_cull_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_diamond_cull_enabled_f(void)
{
	return 0x10;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_diamond_cull_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_diamond_cull_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_small_line_cull_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_small_line_cull_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_small_line_cull_m(void)
{
	return 0x1 << 5;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_small_line_cull_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_small_line_cull_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_small_line_cull_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_small_line_cull_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_small_line_cull_enabled_f(void)
{
	return 0x20;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_small_line_cull_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_flip_small_line_cull_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_vc_modes_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_vc_modes_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_vc_modes_m(void)
{
	return 0x1 << 6;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_vc_modes_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_vc_modes_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_vc_modes_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_vc_modes_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_vc_modes_enabled_f(void)
{
	return 0x40;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_vc_modes_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_cull_vc_modes_init_f(void)
{
	return 0x40;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_clip_single_tri_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_clip_single_tri_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_clip_single_tri_m(void)
{
	return 0x1 << 7;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_clip_single_tri_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_clip_single_tri_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_clip_single_tri_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_clip_single_tri_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_clip_single_tri_enabled_f(void)
{
	return 0x80;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_clip_single_tri_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_clip_single_tri_init_f(void)
{
	return 0x80;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_surface_cull_en_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_surface_cull_en_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_surface_cull_en_m(void)
{
	return 0x1 << 8;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_surface_cull_en_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_surface_cull_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_surface_cull_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_surface_cull_en_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_surface_cull_en_enabled_f(void)
{
	return 0x100;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_surface_cull_en_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_surface_cull_en_init_f(void)
{
	return 0x100;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_en_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_en_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_en_m(void)
{
	return 0x1 << 9;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_en_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_en_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_en_enabled_f(void)
{
	return 0x200;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_en_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_en_init_f(void)
{
	return 0x200;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_shrink_disable_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_shrink_disable_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_shrink_disable_m(void)
{
	return 0x1 << 10;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_shrink_disable_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_shrink_disable_false_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_shrink_disable_false_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_shrink_disable_true_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_shrink_disable_true_f(void)
{
	return 0x400;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_shrink_disable_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_shrink_disable_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_backface_cull_en_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_backface_cull_en_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_backface_cull_en_m(void)
{
	return 0x1 << 11;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_backface_cull_en_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_backface_cull_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_backface_cull_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_backface_cull_en_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_backface_cull_en_enabled_f(void)
{
	return 0x800;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_backface_cull_en_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_backface_cull_en_init_f(void)
{
	return 0x800;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_broadcast_stipple_en_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_broadcast_stipple_en_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_broadcast_stipple_en_m(void)
{
	return 0x1 << 12;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_broadcast_stipple_en_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_broadcast_stipple_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_broadcast_stipple_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_broadcast_stipple_en_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_broadcast_stipple_en_enabled_f(void)
{
	return 0x1000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_broadcast_stipple_en_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_broadcast_stipple_en_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_set_counters_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_set_counters_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_set_counters_m(void)
{
	return 0x1 << 13;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_set_counters_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_set_counters_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_set_counters_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_set_counters_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_set_counters_enabled_f(void)
{
	return 0x2000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_set_counters_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_set_counters_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_send_culled_polygons_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_send_culled_polygons_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_send_culled_polygons_m(void)
{
	return 0x1 << 14;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_send_culled_polygons_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_send_culled_polygons_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_send_culled_polygons_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_send_culled_polygons_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_send_culled_polygons_enabled_f(void)
{
	return 0x4000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_send_culled_polygons_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_send_culled_polygons_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_bloat_aa_point_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_bloat_aa_point_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_bloat_aa_point_m(void)
{
	return 0x1 << 15;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_bloat_aa_point_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_bloat_aa_point_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_bloat_aa_point_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_bloat_aa_point_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_bloat_aa_point_enabled_f(void)
{
	return 0x8000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_bloat_aa_point_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_bloat_aa_point_init_f(void)
{
	return 0x8000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scount_emax_en_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scount_emax_en_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scount_emax_en_m(void)
{
	return 0x1 << 16;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scount_emax_en_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scount_emax_en_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scount_emax_en_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scount_emax_en_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scount_emax_en_enabled_f(void)
{
	return 0x10000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scount_emax_en_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scount_emax_en_init_f(void)
{
	return 0x10000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_bloat_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_bloat_f(u32 v)
{
	return (v & 0x1) << 17;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_bloat_m(void)
{
	return 0x1 << 17;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_bloat_v(u32 r)
{
	return (r >> 17) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_bloat_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_bloat_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_bloat_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_bloat_enabled_f(void)
{
	return 0x20000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_bloat_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_scissor_cull_bloat_init_f(void)
{
	return 0x20000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_24_bit_stipple_phase_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_24_bit_stipple_phase_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_24_bit_stipple_phase_m(void)
{
	return 0x1 << 18;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_24_bit_stipple_phase_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_24_bit_stipple_phase_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_24_bit_stipple_phase_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_24_bit_stipple_phase_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_24_bit_stipple_phase_enabled_f(void)
{
	return 0x40000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_24_bit_stipple_phase_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_24_bit_stipple_phase_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_diamond_exit_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_diamond_exit_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_diamond_exit_m(void)
{
	return 0x1 << 19;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_diamond_exit_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_diamond_exit_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_diamond_exit_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_diamond_exit_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_diamond_exit_enabled_f(void)
{
	return 0x80000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_diamond_exit_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_diamond_exit_init_f(void)
{
	return 0x80000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_smooth_lines_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_smooth_lines_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_smooth_lines_m(void)
{
	return 0x1 << 20;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_smooth_lines_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_smooth_lines_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_smooth_lines_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_smooth_lines_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_smooth_lines_enabled_f(void)
{
	return 0x100000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_smooth_lines_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_smooth_lines_init_f(void)
{
	return 0x100000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_rotated_grid_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_rotated_grid_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_rotated_grid_m(void)
{
	return 0x1 << 21;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_rotated_grid_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_rotated_grid_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_rotated_grid_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_rotated_grid_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_rotated_grid_enabled_f(void)
{
	return 0x200000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_rotated_grid_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_rotated_grid_init_f(void)
{
	return 0x200000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_sm_line_diamond_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_sm_line_diamond_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_sm_line_diamond_m(void)
{
	return 0x1 << 23;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_sm_line_diamond_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_sm_line_diamond_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_sm_line_diamond_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_sm_line_diamond_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_sm_line_diamond_enabled_f(void)
{
	return 0x800000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_sm_line_diamond_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_bbox_sm_line_diamond_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_cbe_write_slowdown_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_cbe_write_slowdown_f(u32 v)
{
	return (v & 0x1) << 22;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_cbe_write_slowdown_m(void)
{
	return 0x1 << 22;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_cbe_write_slowdown_v(u32 r)
{
	return (r >> 22) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_cbe_write_slowdown_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_cbe_write_slowdown_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_cbe_write_slowdown_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_cbe_write_slowdown_enabled_f(void)
{
	return 0x400000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_cbe_write_slowdown_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_cbe_write_slowdown_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_disable_nic_cg_fix_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_disable_nic_cg_fix_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_disable_nic_cg_fix_m(void)
{
	return 0x1 << 24;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_disable_nic_cg_fix_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_disable_nic_cg_fix_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_disable_nic_cg_fix_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_disable_nic_cg_fix_enabled_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_disable_nic_cg_fix_enabled_f(void)
{
	return 0x1000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_disable_nic_cg_fix_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_tpcs_pes_vsc_vpc_debug_disable_nic_cg_fix_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_r(void)
{
	return 0x0041bf00;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile0_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile0_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile0_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile0_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile0_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile0_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile1_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile1_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile1_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile1_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile1_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile1_init_f(void)
{
	return 0x20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile2_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile2_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile2_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile2_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile2_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile2_init_f(void)
{
	return 0x800;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile3_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile3_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile3_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile3_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile3_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile3_init_f(void)
{
	return 0x18000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile4_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile4_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile4_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile4_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile4_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile4_init_f(void)
{
	return 0x400000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile5_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile5_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile5_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile5_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile5_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map0_tile5_init_f(void)
{
	return 0xa000000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_r(void)
{
	return 0x0041bf04;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile6_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile6_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile6_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile6_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile6_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile6_init_f(void)
{
	return 0x6;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile7_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile7_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile7_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile7_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile7_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile7_init_f(void)
{
	return 0xe0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile8_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile8_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile8_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile8_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile8_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile8_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile9_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile9_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile9_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile9_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile9_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile9_init_f(void)
{
	return 0x8000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile10_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile10_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile10_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile10_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile10_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile10_init_f(void)
{
	return 0x200000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile11_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile11_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile11_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile11_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile11_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map1_tile11_init_f(void)
{
	return 0x6000000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_r(void)
{
	return 0x0041bf08;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile12_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile12_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile12_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile12_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile12_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile12_init_f(void)
{
	return 0x4;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile13_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile13_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile13_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile13_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile13_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile13_init_f(void)
{
	return 0xa0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile14_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile14_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile14_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile14_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile14_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile14_init_f(void)
{
	return 0x1800;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile15_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile15_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile15_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile15_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile15_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile15_init_f(void)
{
	return 0x38000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile16_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile16_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile16_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile16_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile16_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile16_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile17_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile17_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile17_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile17_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile17_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map2_tile17_init_f(void)
{
	return 0x2000000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_r(void)
{
	return 0x0041bf0c;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile18_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile18_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile18_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile18_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile18_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile18_init_f(void)
{
	return 0x2;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile19_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile19_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile19_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile19_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile19_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile19_init_f(void)
{
	return 0x60;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile20_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile20_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile20_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile20_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile20_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile20_init_f(void)
{
	return 0x1000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile21_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile21_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile21_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile21_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile21_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile21_init_f(void)
{
	return 0x28000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile22_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile22_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile22_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile22_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile22_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile22_init_f(void)
{
	return 0x600000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile23_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile23_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile23_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile23_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile23_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map3_tile23_init_f(void)
{
	return 0xe000000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_r(void)
{
	return 0x0041bf10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile24_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile24_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile24_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile24_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile24_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile24_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile25_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile25_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile25_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile25_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile25_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile25_init_f(void)
{
	return 0x20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile26_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile26_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile26_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile26_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile26_init_v(void)
{
	return 0x00000002;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile26_init_f(void)
{
	return 0x800;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile27_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile27_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile27_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile27_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile27_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile27_init_f(void)
{
	return 0x18000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile28_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile28_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile28_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile28_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile28_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile28_init_f(void)
{
	return 0x400000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile29_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile29_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile29_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile29_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile29_init_v(void)
{
	return 0x00000005;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map4_tile29_init_f(void)
{
	return 0xa000000;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_r(void)
{
	return 0x0041bf14;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile30_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile30_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile30_m(void)
{
	return 0x7 << 0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile30_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile30_init_v(void)
{
	return 0x00000006;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile30_init_f(void)
{
	return 0x6;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile31_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile31_f(u32 v)
{
	return (v & 0x7) << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile31_m(void)
{
	return 0x7 << 5;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile31_v(u32 r)
{
	return (r >> 5) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile31_init_v(void)
{
	return 0x00000007;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile31_init_f(void)
{
	return 0xe0;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile32_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile32_f(u32 v)
{
	return (v & 0x7) << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile32_m(void)
{
	return 0x7 << 10;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile32_v(u32 r)
{
	return (r >> 10) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile33_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile33_f(u32 v)
{
	return (v & 0x7) << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile33_m(void)
{
	return 0x7 << 15;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile33_v(u32 r)
{
	return (r >> 15) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile34_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile34_f(u32 v)
{
	return (v & 0x7) << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile34_m(void)
{
	return 0x7 << 20;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile34_v(u32 r)
{
	return (r >> 20) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile35_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile35_f(u32 v)
{
	return (v & 0x7) << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile35_m(void)
{
	return 0x7 << 25;
}
static inline u32 gr_ppcs_wwdx_map_gpc_map5_tile35_v(u32 r)
{
	return (r >> 25) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_r(void)
{
	return 0x0041bfd0;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_row_offset_s(void)
{
	return 8;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_row_offset_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_row_offset_m(void)
{
	return 0xff << 0;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_row_offset_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_row_offset_init_v(void)
{
	return 0x00000003;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_row_offset_init_f(void)
{
	return 0x3;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_num_entries_s(void)
{
	return 8;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_num_entries_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_num_entries_m(void)
{
	return 0xff << 8;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_num_entries_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_num_entries_init_v(void)
{
	return 0x00000001;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_num_entries_init_f(void)
{
	return 0x100;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_num_entries_s(void)
{
	return 5;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_num_entries_f(u32 v)
{
	return (v & 0x1f) << 16;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_num_entries_m(void)
{
	return 0x1f << 16;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_num_entries_v(u32 r)
{
	return (r >> 16) & 0x1f;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_num_entries_init_v(void)
{
	return 0x00000010;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_num_entries_init_f(void)
{
	return 0x100000;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_shift_value_s(void)
{
	return 3;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_shift_value_f(u32 v)
{
	return (v & 0x7) << 21;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_shift_value_m(void)
{
	return 0x7 << 21;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_shift_value_v(u32 r)
{
	return (r >> 21) & 0x7;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_shift_value_init_v(void)
{
	return 0x00000004;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_normalized_shift_value_init_f(void)
{
	return 0x800000;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_coeff5_mod_value_s(void)
{
	return 5;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_coeff5_mod_value_f(u32 v)
{
	return (v & 0x1f) << 24;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_coeff5_mod_value_m(void)
{
	return 0x1f << 24;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_coeff5_mod_value_v(u32 r)
{
	return (r >> 24) & 0x1f;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_coeff5_mod_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg_coeff5_mod_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_ppcs_wwdx_sm_num_rcp_r(void)
{
	return 0x0041bfd4;
}
static inline u32 gr_gpcs_ppcs_wwdx_sm_num_rcp_conservative_s(void)
{
	return 24;
}
static inline u32 gr_gpcs_ppcs_wwdx_sm_num_rcp_conservative_f(u32 v)
{
	return (v & 0xffffff) << 0;
}
static inline u32 gr_gpcs_ppcs_wwdx_sm_num_rcp_conservative_m(void)
{
	return 0xffffff << 0;
}
static inline u32 gr_gpcs_ppcs_wwdx_sm_num_rcp_conservative_v(u32 r)
{
	return (r >> 0) & 0xffffff;
}
static inline u32 gr_gpcs_ppcs_wwdx_sm_num_rcp_conservative__max_v(void)
{
	return 0x00800000;
}
static inline u32 gr_gpcs_ppcs_wwdx_sm_num_rcp_conservative__max_f(void)
{
	return 0x800000;
}
static inline u32 gr_gpcs_ppcs_wwdx_sm_num_rcp_conservative_init_v(void)
{
	return 0x00800000;
}
static inline u32 gr_gpcs_ppcs_wwdx_sm_num_rcp_conservative_init_f(void)
{
	return 0x800000;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_r(void)
{
	return 0x0041bfe4;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff6_mod_value_s(void)
{
	return 5;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff6_mod_value_f(u32 v)
{
	return (v & 0x1f) << 0;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff6_mod_value_m(void)
{
	return 0x1f << 0;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff6_mod_value_v(u32 r)
{
	return (r >> 0) & 0x1f;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff6_mod_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff6_mod_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff7_mod_value_s(void)
{
	return 5;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff7_mod_value_f(u32 v)
{
	return (v & 0x1f) << 5;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff7_mod_value_m(void)
{
	return 0x1f << 5;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff7_mod_value_v(u32 r)
{
	return (r >> 5) & 0x1f;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff7_mod_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff7_mod_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff8_mod_value_s(void)
{
	return 5;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff8_mod_value_f(u32 v)
{
	return (v & 0x1f) << 10;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff8_mod_value_m(void)
{
	return 0x1f << 10;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff8_mod_value_v(u32 r)
{
	return (r >> 10) & 0x1f;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff8_mod_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff8_mod_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff9_mod_value_s(void)
{
	return 5;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff9_mod_value_f(u32 v)
{
	return (v & 0x1f) << 15;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff9_mod_value_m(void)
{
	return 0x1f << 15;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff9_mod_value_v(u32 r)
{
	return (r >> 15) & 0x1f;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff9_mod_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff9_mod_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff10_mod_value_s(void)
{
	return 5;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff10_mod_value_f(u32 v)
{
	return (v & 0x1f) << 20;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff10_mod_value_m(void)
{
	return 0x1f << 20;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff10_mod_value_v(u32 r)
{
	return (r >> 20) & 0x1f;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff10_mod_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff10_mod_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff11_mod_value_s(void)
{
	return 5;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff11_mod_value_f(u32 v)
{
	return (v & 0x1f) << 25;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff11_mod_value_m(void)
{
	return 0x1f << 25;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff11_mod_value_v(u32 r)
{
	return (r >> 25) & 0x1f;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff11_mod_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_ppcs_wwdx_map_table_cfg2_coeff11_mod_value_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_r(void)
{
	return 0x0041bec0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_start_offset_s(void)
{
	return 16;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_start_offset_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_start_offset_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_start_offset_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_start_offset_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_start_offset_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_size_s(void)
{
	return 12;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_size_f(u32 v)
{
	return (v & 0xfff) << 16;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_size_m(void)
{
	return 0xfff << 16;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_size_v(u32 r)
{
	return (r >> 16) & 0xfff;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_size_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_size_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_size_default_v(void)
{
	return 0x00000240;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_size_default_f(void)
{
	return 0x2400000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_size_granularity_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_size_granularity_f(void)
{
	return 0x200000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode_s(void)
{
	return 1;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode_m(void)
{
	return 0x1 << 28;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode_disable_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode_disable_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode_enable_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode_enable_f(void)
{
	return 0x10000000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode__prod_v(void)
{
	return 0x00000001;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg_timeslice_mode__prod_f(void)
{
	return 0x10000000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_v(void)
{
	return 0x0041bee4;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_start_offset_s(void)
{
	return 16;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_start_offset_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_start_offset_m(void)
{
	return 0xffff << 0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_start_offset_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_start_offset_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_start_offset_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_size_s(void)
{
	return 12;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_size_f(u32 v)
{
	return (v & 0xfff) << 16;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_size_m(void)
{
	return 0xfff << 16;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_size_v(u32 r)
{
	return (r >> 16) & 0xfff;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_size_init_v(void)
{
	return 0x00000000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_size_init_f(void)
{
	return 0x0;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_size_default_v(void)
{
	return 0x00000648;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_size_default_f(void)
{
	return 0x6480000;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_size_granularity_v(void)
{
	return 0x00000020;
}
static inline u32 gr_gpcs_ppcs_cbm_cfg2_size_granularity_f(void)
{
	return 0x200000;
}
static inline u32 gr_bes_zrop_settings_r(void)
{
	return 0x00408850;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_s(void)
{
	return 4;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_f(u32 v)
{
	return (v & 0xf) << 0;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_m(void)
{
	return 0xf << 0;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_v(u32 r)
{
	return (r >> 0) & 0xf;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_one_v(void)
{
	return 0x00000001;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_one_f(void)
{
	return 0x1;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_two_v(void)
{
	return 0x00000002;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_two_f(void)
{
	return 0x2;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_three_v(void)
{
	return 0x00000003;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_three_f(void)
{
	return 0x3;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_four_v(void)
{
	return 0x00000004;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_four_f(void)
{
	return 0x4;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_five_v(void)
{
	return 0x00000005;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_five_f(void)
{
	return 0x5;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_six_v(void)
{
	return 0x00000006;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_six_f(void)
{
	return 0x6;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_seven_v(void)
{
	return 0x00000007;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_seven_f(void)
{
	return 0x7;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_eight_v(void)
{
	return 0x00000008;
}
static inline u32 gr_bes_zrop_settings_num_active_fbps_eight_f(void)
{
	return 0x8;
}
static inline u32 gr_bes_crop_settings_r(void)
{
	return 0x00408958;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_s(void)
{
	return 4;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_f(u32 v)
{
	return (v & 0xf) << 0;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_m(void)
{
	return 0xf << 0;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_v(u32 r)
{
	return (r >> 0) & 0xf;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_one_v(void)
{
	return 0x00000001;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_one_f(void)
{
	return 0x1;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_two_v(void)
{
	return 0x00000002;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_two_f(void)
{
	return 0x2;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_three_v(void)
{
	return 0x00000003;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_three_f(void)
{
	return 0x3;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_four_v(void)
{
	return 0x00000004;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_four_f(void)
{
	return 0x4;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_five_v(void)
{
	return 0x00000005;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_five_f(void)
{
	return 0x5;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_six_v(void)
{
	return 0x00000006;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_six_f(void)
{
	return 0x6;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_seven_v(void)
{
	return 0x00000007;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_seven_f(void)
{
	return 0x7;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_eight_v(void)
{
	return 0x00000008;
}
static inline u32 gr_bes_crop_settings_num_active_fbps_eight_f(void)
{
	return 0x8;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_s(void)
{
	return 2;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_f(u32 v)
{
	return (v & 0x3) << 4;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_m(void)
{
	return 0x3 << 4;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_v(u32 r)
{
	return (r >> 4) & 0x3;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_disabled_v(void)
{
	return 0x00000000;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_disabled_f(void)
{
	return 0x0;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_one_only_v(void)
{
	return 0x00000001;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_one_only_f(void)
{
	return 0x10;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_two_only_v(void)
{
	return 0x00000002;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_two_only_f(void)
{
	return 0x20;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_enabled_v(void)
{
	return 0x00000003;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt_enabled_f(void)
{
	return 0x30;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt__prod_v(void)
{
	return 0x00000003;
}
static inline u32 gr_bes_crop_settings_blender_lana_opt__prod_f(void)
{
	return 0x30;
}
static inline u32 gr_zcull_bytes_per_aliquot_per_gpu_v(void)
{
	return 0x00000020;
}
static inline u32 gr_zcull_save_restore_header_bytes_per_gpc_v(void)
{
	return 0x00000020;
}
static inline u32 gr_zcull_save_restore_subregion_header_bytes_per_gpc_v(void)
{
	return 0x000000c0;
}
static inline u32 gr_zcull_subregion_qty_v(void)
{
	return 0x00000010;
}

#endif /* __hw_gr_gk20a_h__ */
