// Seed: 3038126587
module module_0 (
    output wire id_0,
    input wor id_1
    , id_11#(
        .id_12(1)
    ),
    input supply1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output uwire id_5,
    inout uwire id_6,
    input tri0 id_7,
    input wor id_8,
    input wire module_0
);
  wire [1 : -1 'b0] id_13;
  assign module_1.id_0 = 0;
endmodule
macromodule module_1 (
    output tri id_0,
    output uwire id_1,
    input tri0 id_2,
    output logic id_3,
    output wand id_4,
    input supply1 id_5,
    input tri id_6,
    output logic id_7,
    input uwire id_8,
    input wor id_9,
    input tri0 id_10
);
  initial begin : LABEL_0
    id_3 <= -1;
    id_7 <= id_6;
  end
  localparam id_12 = 1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_8,
      id_5,
      id_6,
      id_12,
      id_12,
      id_9,
      id_12,
      id_8
  );
  assign id_1 = id_9 && id_9.id_12;
endmodule
