{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732660070357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732660070357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 17:27:50 2024 " "Processing started: Tue Nov 26 17:27:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732660070357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660070357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instructionLoad -c instructionLoad " "Command: quartus_map --read_settings_files=on --write_settings_files=off instructionLoad -c instructionLoad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660070357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732660070554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732660070554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "rtl/registerFile.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732660075481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660075481 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 instructionDecoder.v(37) " "Verilog HDL Expression warning at instructionDecoder.v(37): truncated literal to match 4 bits" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/instructionDecoder.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1732660075483 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 instructionDecoder.v(38) " "Verilog HDL Expression warning at instructionDecoder.v(38): truncated literal to match 4 bits" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/instructionDecoder.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1732660075483 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 instructionDecoder.v(39) " "Verilog HDL Expression warning at instructionDecoder.v(39): truncated literal to match 4 bits" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/instructionDecoder.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1732660075483 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionDecoder.v(214) " "Verilog HDL information at instructionDecoder.v(214): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/instructionDecoder.v" 214 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732660075483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/instructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732660075484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660075484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/controlunit.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/controlunit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660075485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlALU " "Found entity 1: controlALU" {  } { { "rtl/controlALU.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/controlALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732660075486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660075486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructionfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructionfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetch " "Found entity 1: instructionFetch" {  } { { "rtl/instructionFetch.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/instructionFetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732660075487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660075487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instructionload.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/instructionload.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionLoad " "Found entity 1: instructionLoad" {  } { { "rtl/instructionLoad.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/instructionLoad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732660075488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660075488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/instructionload_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/instructionload_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionLoad_tb " "Found entity 1: instructionLoad_tb" {  } { { "tb/instructionLoad_tb.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/tb/instructionLoad_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732660075490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660075490 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "o_addr1 instructionDecoder.v(128) " "Verilog HDL error at instructionDecoder.v(128): value cannot be assigned to input \"o_addr1\"" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/instructionDecoder.v" 128 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732660075524 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "o_addr2 instructionDecoder.v(129) " "Verilog HDL error at instructionDecoder.v(129): value cannot be assigned to input \"o_addr2\"" {  } { { "rtl/instructionDecoder.v" "" { Text "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/rtl/instructionDecoder.v" 129 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732660075524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instructionLoad " "Elaborating entity \"instructionLoad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732660075683 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732660075705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/output_files/instructionLoad.map.smsg " "Generated suppressed messages file C:/Users/jburr/Desktop/Engineering Projects/EECS3216/FinalProject/output_files/instructionLoad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660075745 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732660075774 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 26 17:27:55 2024 " "Processing ended: Tue Nov 26 17:27:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732660075774 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732660075774 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732660075774 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732660075774 ""}
