@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT462 :|Net myicon_inst.CONTROL0[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"f:\pstr17r5b\cmd_update.v":122:11:126:30|Net cmd_update_inst.rx_ch_ctrl10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"f:\pstr17r5b\cmd_update.v":122:11:126:30|Net cmd_update_inst.un1_rx_ch_ctrl8_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT531 :"f:\pstr17r5b\cmd_update.v":122:8:122:9|Found signal identified as System clock which controls 2 sequential elements including cmd_update_inst.rx_ch_ctrl_1[1].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :|Found inferred clock myicon|U0/U_ICON/I_YES_BSCAN_U_BS/iDRCK_LOCAL_inferred_clock which controls 0 sequential elements including myicon_inst.U0/U_ICON/U_SYNC/G_SYNC_WORD\[6\]\.I_EQ0\.U_FDR. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"f:\pstr17r5b\pwr_rst.v":37:1:37:6|Found inferred clock top|clk which controls 1785 sequential elements including pwr_rst_inst.rst_reg. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :|Found inferred clock myicon|U0/iUPDATE_OUT_inferred_clock which controls 0 sequential elements including myicon_inst.U0/U_ICON/U_iDATA_CMD. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"f:\pstr17r5b\parallel_wr.v":80:4:80:9|Found inferred clock top|clk_2 which controls 420 sequential elements including ad9914_ctrl_inst2.ad9914_reg_wr_inst.parallel_wr_inst.rd_reg. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MO111 :"f:\pstr17r5b\top.v":316:13:316:26|Tristate driver rx_att_scl_2 on net rx_att_scl[1] has its enable tied to GND (module top) 
@W: MO111 :"f:\pstr17r5b\top.v":316:13:316:26|Tristate driver rx_att_scl_1 on net rx_att_scl[2] has its enable tied to GND (module top) 
@W: MO111 :"f:\pstr17r5b\top.v":313:12:313:17|Tristate driver a1_2 on net a1[1] has its enable tied to GND (module top) 
@W: MO111 :"f:\pstr17r5b\top.v":313:12:313:17|Tristate driver a1_1 on net a1[2] has its enable tied to GND (module top) 
@W: MO111 :"f:\pstr17r5b\top.v":314:12:314:17|Tristate driver a0_2 on net a0[1] has its enable tied to GND (module top) 
@W: MO111 :"f:\pstr17r5b\top.v":314:12:314:17|Tristate driver a0_1 on net a0[2] has its enable tied to GND (module top) 
