Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Jan  7 15:15 2020
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/fmrt/workspace/branch_predictor/branch_predictor/sim/inter.vpd' was opened successfully.
$finish called from file "../testbench/sel_tab_test.v", line 51.
$finish at simulation time                 1700
Simulation complete, time is 170000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 170000 ps
CPU Time:      0.150 seconds;       Data structure size:   0.0Mb
Tue Jan  7 15:16:16 2020
