# //  Questa Sim-64
# //  Version 2022.1 win64 Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -i work.tb_top -coverage "+UVM_NO_RELNOTES" "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=basic_test" 
# Start time: 09:21:47 on Nov 27,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.alu_data_if(fast)
# Loading work.clock_if(fast)
# Loading work.control_in_if(fast)
# Loading work.control_out_if(fast)
# Loading work.data1_if(fast)
# Loading work.data2_if(fast)
# Loading work.ex_mem_rd_if(fast)
# Loading work.ex_mem_RegWrite_if(fast)
# Loading work.forward_ex_mem_if(fast)
# Loading work.forward_mem_wb_if(fast)
# Loading work.immediate_data_if(fast)
# Loading work.mem_wb_rd_if(fast)
# Loading work.mem_wb_RegWrite_if(fast)
# Loading work.memory_data_if(fast)
# Loading work.pc_out_if(fast)
# Loading work.pc_if(fast)
# Loading work.rd_in_if(fast)
# Loading work.rd_out_if(fast)
# Loading work.rs1_if(fast)
# Loading work.rs2_if(fast)
# Loading work.ZeroFlag_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.tb_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.clock_if(fast__2)
# Loading work.pc_if(fast__2)
# Loading work.control_in_if(fast__2)
# Loading work.data1_if(fast__2)
# Loading work.data2_if(fast__2)
# Loading work.immediate_data_if(fast__2)
# Loading work.rd_in_if(fast__2)
# Loading work.rs1_if(fast__2)
# Loading work.rs2_if(fast__2)
# Loading work.ex_mem_rd_if(fast__2)
# Loading work.mem_wb_rd_if(fast__2)
# Loading work.ex_mem_RegWrite_if(fast__2)
# Loading work.mem_wb_RegWrite_if(fast__2)
# Loading work.forward_ex_mem_if(fast__2)
# Loading work.forward_mem_wb_if(fast__2)
# Loading work.control_out_if(fast__2)
# Loading work.ZeroFlag_if(fast__2)
# Loading work.alu_data_if(fast__2)
# Loading work.memory_data_if(fast__2)
# Loading work.rd_out_if(fast__2)
# Loading work.pc_out_if(fast__2)
# Loading work.common(fast)
# Loading work.execute_stage_sv_unit(fast)
# Loading work.execute_stage(fast)
# Loading work.alu_sv_unit(fast)
# Loading work.alu(fast)
# Loading work.forwarding_unit_sv_unit(fast)
# Loading work.forwarding_unit(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/clock_uvc/clock_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_clock_if File: execute_stage/tb/tb_top.sv Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/pc_uvc/pc_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_pc_if File: execute_stage/tb/tb_top.sv Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/control_in_uvc/control_in_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_control_in_if File: execute_stage/tb/tb_top.sv Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/data1_uvc/data1_if.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_data1_if File: execute_stage/tb/tb_top.sv Line: 63
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/data2_uvc/data2_if.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_data2_if File: execute_stage/tb/tb_top.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/immediate_data_uvc/immediate_data_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_immediate_data_if File: execute_stage/tb/tb_top.sv Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/rd_in_uvc/rd_in_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_rd_in_if File: execute_stage/tb/tb_top.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/rs1_uvc/rs1_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_rs1_if File: execute_stage/tb/tb_top.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/rs2_uvc/rs2_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_rs2_if File: execute_stage/tb/tb_top.sv Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/ex_mem_rd_uvc/ex_mem_rd_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_ex_mem_rd_if File: execute_stage/tb/tb_top.sv Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/mem_wb_rd_uvc/mem_wb_rd_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_mem_wb_rd_if File: execute_stage/tb/tb_top.sv Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/ex_mem_RegWrite_uvc/ex_mem_RegWrite_if.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_ex_mem_RegWrite_if File: execute_stage/tb/tb_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/mem_wb_RegWrite_uvc/mem_wb_RegWrite_if.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_mem_wb_RegWrite_if File: execute_stage/tb/tb_top.sv Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/forward_ex_mem_uvc/forward_ex_mem_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_forward_ex_mem_if File: execute_stage/tb/tb_top.sv Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/forward_mem_wb_uvc/forward_mem_wb_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_forward_mem_wb_if File: execute_stage/tb/tb_top.sv Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/control_out_uvc/control_out_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_control_out_if File: execute_stage/tb/tb_top.sv Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/ZeroFlag_uvc/ZeroFlag_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_ZeroFlag_if File: execute_stage/tb/tb_top.sv Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/alu_data_uvc/alu_data_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_alu_data_if File: execute_stage/tb/tb_top.sv Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/memory_data_uvc/memory_data_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_memory_data_if File: execute_stage/tb/tb_top.sv Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/rd_out_uvc/rd_out_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_rd_out_if File: execute_stage/tb/tb_top.sv Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst_n'. The port definition is at: uvc/pc_out_uvc/pc_out_if.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/i_pc_out_if File: execute_stage/tb/tb_top.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'control_in'. The port definition is at: execute_stage/dut/execute_stage.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/execute_stage_dut File: execute_stage/tb/tb_top.sv Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'control_out'. The port definition is at: execute_stage/dut/execute_stage.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/execute_stage_dut File: execute_stage/tb/tb_top.sv Line: 135
# ** Error (suppressible): (vsim-3839) Variable '/tb_top/tb_pc_out', driven via a port connection, is multiply driven. See execute_stage/tb/tb_top.sv(135).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: execute_stage/tb/tb_top.sv Line: 132
# ** Error (suppressible): (vsim-3839) Variable '/tb_top/tb_rd_out', driven via a port connection, is multiply driven. See execute_stage/tb/tb_top.sv(135).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: execute_stage/tb/tb_top.sv Line: 128
# ** Error (suppressible): (vsim-3839) Variable '/tb_top/tb_memory_data', driven via a port connection, is multiply driven. See execute_stage/tb/tb_top.sv(135).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: execute_stage/tb/tb_top.sv Line: 124
# ** Error (suppressible): (vsim-3839) Variable '/tb_top/tb_alu_data', driven via a port connection, is multiply driven. See execute_stage/tb/tb_top.sv(135).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: execute_stage/tb/tb_top.sv Line: 120
# ** Error (suppressible): (vsim-3839) Variable '/tb_top/tb_ZeroFlag', driven via a port connection, is multiply driven. See execute_stage/tb/tb_top.sv(135).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: execute_stage/tb/tb_top.sv Line: 116
# ** Error (suppressible): (vsim-3839) Variable '/tb_top/tb_control_out', driven via a port connection, is multiply driven. See execute_stage/tb/tb_top.sv(135).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: execute_stage/tb/tb_top.sv Line: 112
# Error loading design
# End time: 09:21:48 on Nov 27,2024, Elapsed time: 0:00:01
# Errors: 6, Warnings: 23
