$date
	Sun Jun 16 10:44:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sequence_counter_tb $end
$var wire 3 ! sc [2:0] $end
$var reg 1 " clk $end
$scope module dut $end
$var wire 1 " clk $end
$var reg 3 # internal_sc [2:0] $end
$var reg 3 $ sc [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
b0 #
0"
bx !
$end
#1
b0 !
b0 $
b1 #
1"
#2
0"
#3
b1 !
b1 $
b10 #
1"
#4
0"
#5
b10 !
b10 $
b11 #
1"
#6
0"
#7
b11 !
b11 $
b100 #
1"
#8
0"
#9
b100 !
b100 $
b101 #
1"
#10
0"
#11
b101 !
b101 $
b110 #
1"
#12
0"
#13
b110 !
b110 $
b111 #
1"
#14
0"
#15
b111 !
b111 $
b0 #
0"
#16
b0 !
b0 $
b1 #
1"
#17
0"
#18
b1 !
b1 $
b10 #
1"
#19
0"
#20
b10 !
b10 $
b11 #
0"
#21
b11 !
b11 $
b100 #
1"
#22
0"
#23
b100 !
b100 $
b101 #
1"
#24
0"
#25
b101 !
b101 $
b110 #
0"
#26
b110 !
b110 $
b111 #
1"
#27
0"
#28
b111 !
b111 $
b0 #
1"
#29
0"
#30
b0 !
b0 $
b1 #
0"
#31
b1 !
b1 $
b10 #
1"
#32
0"
#33
b10 !
b10 $
b11 #
1"
#34
0"
#35
b11 !
b11 $
b100 #
0"
#36
b100 !
b100 $
b101 #
1"
#37
0"
#38
b101 !
b101 $
b110 #
1"
#39
0"
#40
b110 !
b110 $
b111 #
0"
#41
b111 !
b111 $
b0 #
1"
#42
0"
#43
b0 !
b0 $
b1 #
1"
#44
0"
#45
b1 !
b1 $
b10 #
0"
#46
b10 !
b10 $
b11 #
1"
#47
0"
#48
b11 !
b11 $
b100 #
1"
#49
0"
#50
b100 !
b100 $
b101 #
0"
#51
b101 !
b101 $
b110 #
1"
#52
0"
#53
b110 !
b110 $
b111 #
1"
#54
0"
#55
b111 !
b111 $
b0 #
0"
#56
b0 !
b0 $
b1 #
1"
#57
0"
#58
b1 !
b1 $
b10 #
1"
#59
0"
#60
b10 !
b10 $
b11 #
0"
#61
b11 !
b11 $
b100 #
1"
#62
0"
#63
b100 !
b100 $
b101 #
1"
#64
0"
#65
b101 !
b101 $
b110 #
0"
#66
b110 !
b110 $
b111 #
1"
#67
0"
#68
b111 !
b111 $
b0 #
1"
#69
0"
#70
b0 !
b0 $
b1 #
0"
#71
b1 !
b1 $
b10 #
1"
#72
0"
#73
b10 !
b10 $
b11 #
1"
#74
0"
#75
b11 !
b11 $
b100 #
0"
#76
b100 !
b100 $
b101 #
1"
#77
0"
#78
b101 !
b101 $
b110 #
1"
#79
0"
#80
b110 !
b110 $
b111 #
0"
#81
b111 !
b111 $
b0 #
1"
#82
0"
#83
b0 !
b0 $
b1 #
1"
#84
0"
#85
b1 !
b1 $
b10 #
0"
#86
b10 !
b10 $
b11 #
1"
#87
0"
#88
b11 !
b11 $
b100 #
1"
#89
0"
#90
b100 !
b100 $
b101 #
0"
