Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Mon Jul 21 17:30:55 2025
| Host              : DESKTOP-0NF6N2J running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file AES_WRAPPER_timing_summary_routed.rpt -pb AES_WRAPPER_timing_summary_routed.pb -rpx AES_WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design            : AES_WRAPPER
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: aes_inst/ADD_ROUND_TOP/done_reg/Q (HIGH)

 There are 392 register/latch pins with no clock driven by root clock pin: aes_inst/EXPANSION_TOP/done_reg/Q (HIGH)

 There are 395 register/latch pins with no clock driven by root clock pin: aes_inst/current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: aes_inst/current_state_reg[1]/Q (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: aes_inst/current_state_reg[1]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: aes_inst/current_state_reg[1]_rep__0/Q (HIGH)

 There are 395 register/latch pins with no clock driven by root clock pin: aes_inst/current_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: aes_inst/shift_top/done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 395 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.480        0.000                      0                 1455        0.011        0.000                      0                 1455        4.725        0.000                       0                  1188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.480        0.000                      0                 1455        0.011        0.000                      0                 1455        4.725        0.000                       0                  1188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.011ns (31.221%)  route 2.227ns (68.779%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.365ns (routing 0.536ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.365     2.246    clk_IBUF_BUFG
    SLICE_X73Y170        FDCE                                         r  data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y170        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.324 r  data_out_reg[0]/Q
                         net (fo=1, routed)           2.227     4.551    data_out_OBUF[0]
    AK14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.933     5.484 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.484    data_out[0]
    AK14                                                              r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 1.028ns (35.680%)  route 1.854ns (64.320%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.380ns (routing 0.536ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.380     2.261    clk_IBUF_BUFG
    SLICE_X75Y166        FDCE                                         r  data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.340 r  data_out_reg[6]/Q
                         net (fo=1, routed)           1.854     4.194    data_out_OBUF[6]
    AM14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.949     5.144 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.144    data_out[6]
    AM14                                                              r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 1.009ns (35.412%)  route 1.840ns (64.588%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.387ns (routing 0.536ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.387     2.268    clk_IBUF_BUFG
    SLICE_X74Y166        FDCE                                         r  data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y166        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.346 r  data_out_reg[4]/Q
                         net (fo=1, routed)           1.840     4.186    data_out_OBUF[4]
    AL15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.931     5.117 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.117    data_out[4]
    AL15                                                              r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 1.006ns (35.677%)  route 1.814ns (64.323%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.536ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.372     2.253    clk_IBUF_BUFG
    SLICE_X75Y170        FDCE                                         r  data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y170        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.332 r  data_out_reg[5]/Q
                         net (fo=1, routed)           1.814     4.146    data_out_OBUF[5]
    AL16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.927     5.074 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.074    data_out[5]
    AL16                                                              r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 1.011ns (35.946%)  route 1.802ns (64.054%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.351ns (routing 0.536ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.351     2.232    clk_IBUF_BUFG
    SLICE_X69Y169        FDCE                                         r  data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y169        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.311 r  data_out_reg[1]/Q
                         net (fo=1, routed)           1.802     4.113    data_out_OBUF[1]
    AK15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.932     5.046 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.046    data_out[1]
    AK15                                                              r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 1.015ns (36.503%)  route 1.766ns (63.497%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.381ns (routing 0.536ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.381     2.262    clk_IBUF_BUFG
    SLICE_X75Y167        FDCE                                         r  data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.341 r  data_out_reg[7]/Q
                         net (fo=1, routed)           1.766     4.107    data_out_OBUF[7]
    AM15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.936     5.044 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.044    data_out[7]
    AM15                                                              r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.044    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.948ns (37.979%)  route 1.548ns (62.021%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.379ns (routing 0.536ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.379     2.260    clk_IBUF_BUFG
    SLICE_X75Y165        FDCE                                         r  data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y165        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.339 r  data_out_reg[3]/Q
                         net (fo=1, routed)           1.548     3.887    data_out_OBUF[3]
    AB14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.869     4.756 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.756    data_out[3]
    AB14                                                              r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.947ns (38.711%)  route 1.499ns (61.289%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.536ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.389     2.270    clk_IBUF_BUFG
    SLICE_X74Y169        FDCE                                         r  data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y169        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.348 r  data_out_reg[2]/Q
                         net (fo=1, routed)           1.499     3.847    data_out_OBUF[2]
    AA14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.869     4.716 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.716    data_out[2]
    AA14                                                              r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.079ns (47.957%)  route 1.171ns (52.043%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.399ns (routing 0.536ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.399     2.280    clk_IBUF_BUFG
    SLICE_X68Y180        FDCE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y180        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.359 r  valid_reg/Q
                         net (fo=1, routed)           1.171     3.530    valid_OBUF
    AP8                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.000     4.530 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     4.530    valid
    AP8                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 enable
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plain_buf_reg[12][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.669ns (20.389%)  route 2.612ns (79.611%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 11.794 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.203ns (routing 0.488ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AG14                                              0.000     2.000 r  enable (IN)
                         net (fo=0)                   0.000     2.000    enable_IBUF_inst/I
    AG14                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.546     2.546 r  enable_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.546    enable_IBUF_inst/OUT
    AG14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     2.546 r  enable_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          2.171     4.717    enable_IBUF
    SLICE_X76Y176        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.840 r  plain_buf[12][7]_i_1/O
                         net (fo=8, routed)           0.441     5.281    plain_buf[12][7]_i_1_n_2
    SLICE_X72Y175        FDCE                                         r  plain_buf_reg[12][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AF18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.280    10.280 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.280    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.280 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.567    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.591 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.203    11.794    clk_IBUF_BUFG
    SLICE_X72Y175        FDCE                                         r  plain_buf_reg[12][5]/C
                         clock pessimism              0.000    11.794    
                         clock uncertainty           -0.035    11.759    
    SLICE_X72Y175        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.699    plain_buf_reg[12][5]
  -------------------------------------------------------------------
                         required time                         11.699    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  6.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 aes_inst/ADD_ROUND_TOP/data_round_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/cipher_text_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      1.196ns (routing 0.488ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.536ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.280     0.280 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.280    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.280 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.567    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.591 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.196     1.787    aes_inst/ADD_ROUND_TOP/clk_IBUF_BUFG
    SLICE_X72Y174        FDCE                                         r  aes_inst/ADD_ROUND_TOP/data_round_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y174        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.845 r  aes_inst/ADD_ROUND_TOP/data_round_reg[5]/Q
                         net (fo=33, routed)          0.124     1.969    aes_inst/add_round_out[5]
    SLICE_X75Y173        FDCE                                         r  aes_inst/cipher_text_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.389     2.270    aes_inst/clk_IBUF_BUFG
    SLICE_X75Y173        FDCE                                         r  aes_inst/cipher_text_reg[5]/C
                         clock pessimism             -0.374     1.896    
    SLICE_X75Y173        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.958    aes_inst/cipher_text_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 aes_inst/cipher_text_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_buf_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      1.207ns (routing 0.488ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.536ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.280     0.280 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.280    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.280 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.567    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.591 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.207     1.798    aes_inst/clk_IBUF_BUFG
    SLICE_X77Y170        FDCE                                         r  aes_inst/cipher_text_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y170        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.857 r  aes_inst/cipher_text_reg[93]/Q
                         net (fo=1, routed)           0.106     1.963    cipher_out[93]
    SLICE_X75Y170        FDCE                                         r  cipher_buf_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.372     2.253    clk_IBUF_BUFG
    SLICE_X75Y170        FDCE                                         r  cipher_buf_reg[4][5]/C
                         clock pessimism             -0.374     1.879    
    SLICE_X75Y170        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.941    cipher_buf_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 aes_inst/cipher_text_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_buf_reg[9][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.060ns (41.667%)  route 0.084ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      1.204ns (routing 0.488ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.536ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.280     0.280 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.280    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.280 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.567    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.591 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.204     1.795    aes_inst/clk_IBUF_BUFG
    SLICE_X74Y167        FDCE                                         r  aes_inst/cipher_text_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y167        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.855 r  aes_inst/cipher_text_reg[50]/Q
                         net (fo=1, routed)           0.084     1.939    cipher_out[50]
    SLICE_X74Y169        FDCE                                         r  cipher_buf_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.389     2.270    clk_IBUF_BUFG
    SLICE_X74Y169        FDCE                                         r  cipher_buf_reg[9][2]/C
                         clock pessimism             -0.423     1.847    
    SLICE_X74Y169        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.909    cipher_buf_reg[9][2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 aes_inst/cipher_text_reg[89]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_buf_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      1.198ns (routing 0.488ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.536ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.280     0.280 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.280    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.280 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.567    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.591 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.198     1.789    aes_inst/clk_IBUF_BUFG
    SLICE_X78Y167        FDCE                                         r  aes_inst/cipher_text_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y167        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.847 r  aes_inst/cipher_text_reg[89]/Q
                         net (fo=1, routed)           0.129     1.976    cipher_out[89]
    SLICE_X74Y168        FDCE                                         r  cipher_buf_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.376     2.257    clk_IBUF_BUFG
    SLICE_X74Y168        FDCE                                         r  cipher_buf_reg[4][1]/C
                         clock pessimism             -0.374     1.883    
    SLICE_X74Y168        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.945    cipher_buf_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 aes_inst/ADD_ROUND_TOP/data_round_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/cipher_text_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Net Delay (Source):      1.201ns (routing 0.488ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.536ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.280     0.280 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.280    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.280 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.567    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.591 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.201     1.792    aes_inst/ADD_ROUND_TOP/clk_IBUF_BUFG
    SLICE_X72Y170        FDCE                                         r  aes_inst/ADD_ROUND_TOP/data_round_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y170        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.850 r  aes_inst/ADD_ROUND_TOP/data_round_reg[39]/Q
                         net (fo=9, routed)           0.083     1.933    aes_inst/add_round_out[39]
    SLICE_X72Y169        FDCE                                         r  aes_inst/cipher_text_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.382     2.263    aes_inst/clk_IBUF_BUFG
    SLICE_X72Y169        FDCE                                         r  aes_inst/cipher_text_reg[39]/C
                         clock pessimism             -0.422     1.841    
    SLICE_X72Y169        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.901    aes_inst/cipher_text_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 aes_inst/cipher_text_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_buf_reg[14][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Net Delay (Source):      1.204ns (routing 0.488ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.536ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.280     0.280 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.280    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.280 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.567    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.591 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.204     1.795    aes_inst/clk_IBUF_BUFG
    SLICE_X74Y167        FDCE                                         r  aes_inst/cipher_text_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y167        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.853 r  aes_inst/cipher_text_reg[15]/Q
                         net (fo=1, routed)           0.076     1.929    cipher_out[15]
    SLICE_X75Y167        FDCE                                         r  cipher_buf_reg[14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.386     2.267    clk_IBUF_BUFG
    SLICE_X75Y167        FDCE                                         r  cipher_buf_reg[14][7]/C
                         clock pessimism             -0.435     1.832    
    SLICE_X75Y167        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.894    cipher_buf_reg[14][7]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 aes_inst/cipher_text_reg[82]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_buf_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      0.756ns (routing 0.297ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.332ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.165     0.165 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.165    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.165 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.309    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.326 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        0.756     1.082    aes_inst/clk_IBUF_BUFG
    SLICE_X78Y171        FDCE                                         r  aes_inst/cipher_text_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y171        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.121 r  aes_inst/cipher_text_reg[82]/Q
                         net (fo=1, routed)           0.066     1.187    cipher_out[82]
    SLICE_X78Y170        FDCE                                         r  cipher_buf_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        0.865     1.415    clk_IBUF_BUFG
    SLICE_X78Y170        FDCE                                         r  cipher_buf_reg[5][2]/C
                         clock pessimism             -0.312     1.103    
    SLICE_X78Y170        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.150    cipher_buf_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 aes_inst/cipher_text_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cipher_buf_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.061ns (30.964%)  route 0.136ns (69.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      1.197ns (routing 0.488ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.536ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.280     0.280 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.280    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.280 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.567    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.591 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.197     1.788    aes_inst/clk_IBUF_BUFG
    SLICE_X78Y171        FDCE                                         r  aes_inst/cipher_text_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y171        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.849 r  aes_inst/cipher_text_reg[80]/Q
                         net (fo=1, routed)           0.136     1.985    cipher_out[80]
    SLICE_X74Y171        FDCE                                         r  cipher_buf_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.853    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.881 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        1.377     2.258    clk_IBUF_BUFG
    SLICE_X74Y171        FDCE                                         r  cipher_buf_reg[5][0]/C
                         clock pessimism             -0.374     1.884    
    SLICE_X74Y171        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.946    cipher_buf_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 aes_inst/key_save_reg_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/EXPANSION_TOP/key_out_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.061ns (43.885%)  route 0.078ns (56.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Net Delay (Source):      0.783ns (routing 0.297ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.332ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.165     0.165 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.165    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.165 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.309    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.326 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        0.783     1.109    aes_inst/clk_IBUF_BUFG
    SLICE_X71Y180        FDCE                                         r  aes_inst/key_save_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y180        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.148 r  aes_inst/key_save_reg_reg[33]/Q
                         net (fo=2, routed)           0.054     1.202    aes_inst/EXPANSION_TOP/Q[33]
    SLICE_X73Y180        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.224 r  aes_inst/EXPANSION_TOP/key_out[33]_i_1/O
                         net (fo=1, routed)           0.024     1.248    aes_inst/EXPANSION_TOP/p_2_out[33]
    SLICE_X73Y180        FDCE                                         r  aes_inst/EXPANSION_TOP/key_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        0.895     1.445    aes_inst/EXPANSION_TOP/clk_IBUF_BUFG
    SLICE_X73Y180        FDCE                                         r  aes_inst/EXPANSION_TOP/key_out_reg[33]/C
                         clock pessimism             -0.285     1.160    
    SLICE_X73Y180        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.206    aes_inst/EXPANSION_TOP/key_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 aes_inst/key_save_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_inst/EXPANSION_TOP/key_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.062ns (45.255%)  route 0.075ns (54.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Net Delay (Source):      0.791ns (routing 0.297ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.332ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.165     0.165 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.165    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.165 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.309    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.326 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        0.791     1.117    aes_inst/clk_IBUF_BUFG
    SLICE_X76Y184        FDCE                                         r  aes_inst/key_save_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y184        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.157 r  aes_inst/key_save_reg_reg[8]/Q
                         net (fo=33, routed)          0.054     1.211    aes_inst/EXPANSION_TOP/Q[8]
    SLICE_X74Y184        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.233 r  aes_inst/EXPANSION_TOP/key_out[8]_i_1/O
                         net (fo=1, routed)           0.021     1.254    aes_inst/EXPANSION_TOP/p_2_out[8]
    SLICE_X74Y184        FDCE                                         r  aes_inst/EXPANSION_TOP/key_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AF18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    clk_IBUF_inst/OUT
    AF18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk_IBUF_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1187, routed)        0.897     1.447    aes_inst/EXPANSION_TOP/clk_IBUF_BUFG
    SLICE_X74Y184        FDCE                                         r  aes_inst/EXPANSION_TOP/key_out_reg[8]/C
                         clock pessimism             -0.285     1.162    
    SLICE_X74Y184        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.208    aes_inst/EXPANSION_TOP/key_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X1Y26   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X79Y162  aes_enable_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X82Y170  aes_inst/EXPANSION_TOP/key_out_reg[24]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X81Y165  aes_inst/EXPANSION_TOP/key_out_reg[25]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X81Y177  aes_inst/EXPANSION_TOP/key_out_reg[26]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X82Y177  aes_inst/EXPANSION_TOP/key_out_reg[27]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X81Y163  aes_inst/EXPANSION_TOP/key_out_reg[28]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X83Y176  aes_inst/EXPANSION_TOP/key_out_reg[29]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X71Y182  aes_inst/EXPANSION_TOP/key_out_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X82Y167  aes_inst/EXPANSION_TOP/key_out_reg[30]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X81Y177  aes_inst/EXPANSION_TOP/key_out_reg[26]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X82Y177  aes_inst/EXPANSION_TOP/key_out_reg[27]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X83Y176  aes_inst/EXPANSION_TOP/key_out_reg[29]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X75Y180  aes_inst/EXPANSION_TOP/key_out_reg[38]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X70Y175  aes_inst/MIX_TOP/data_mix_reg[24]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X76Y166  aes_inst/cipher_text_reg[102]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X75Y180  aes_inst/key_save_reg_reg[38]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X77Y181  aes_inst/key_save_reg_reg[39]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X71Y185  aes_inst/key_save_reg_reg[40]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X71Y185  aes_inst/key_save_reg_reg[41]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X71Y176  aes_inst/MIX_TOP/data_mix_reg[17]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X73Y174  aes_inst/MIX_TOP/data_mix_reg[23]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X75Y170  aes_inst/cipher_text_reg[101]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X80Y184  key_buf_reg[9][5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X73Y174  aes_inst/MIX_TOP/data_mix_reg[30]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X69Y169  aes_inst/cipher_text_reg[105]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X75Y170  aes_inst/cipher_text_reg[109]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X79Y181  aes_inst/key_save_reg_reg[50]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X79Y184  aes_inst/key_save_reg_reg[51]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X80Y181  aes_inst/key_save_reg_reg[54]/C



