/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-15.10" *)
module verilog_primitives(in1, in2, in3, out_buf0, out_buf1, out_buf2, out_buf3, out_buf4, out_not0, out_not1, out_not2, out_xnor);
  (* src = "dut.sv:2.13-2.16" *)
  input in1;
  wire in1;
  (* src = "dut.sv:2.18-2.21" *)
  input in2;
  wire in2;
  (* src = "dut.sv:2.23-2.26" *)
  input in3;
  wire in3;
  (* src = "dut.sv:3.14-3.22" *)
  output out_buf0;
  wire out_buf0;
  (* src = "dut.sv:3.24-3.32" *)
  output out_buf1;
  wire out_buf1;
  (* src = "dut.sv:3.34-3.42" *)
  output out_buf2;
  wire out_buf2;
  (* src = "dut.sv:3.44-3.52" *)
  output out_buf3;
  wire out_buf3;
  (* src = "dut.sv:3.54-3.62" *)
  output out_buf4;
  wire out_buf4;
  (* src = "dut.sv:4.14-4.22" *)
  output out_not0;
  wire out_not0;
  (* src = "dut.sv:4.24-4.32" *)
  output out_not1;
  wire out_not1;
  (* src = "dut.sv:4.34-4.42" *)
  output out_not2;
  wire out_not2;
  (* src = "dut.sv:5.14-5.22" *)
  output out_xnor;
  wire out_xnor;
  wire _0_;
  \$_XNOR_  _1_ (
    .A(in2),
    .B(in1),
    .Y(_0_)
  );
  \$_XOR_  _2_ (
    .A(_0_),
    .B(in3),
    .Y(out_xnor)
  );
  \$_NOT_  _3_ (
    .A(in1),
    .Y(out_not0)
  );
  assign out_buf0 = in1;
  assign out_buf1 = in2;
  assign out_buf2 = in2;
  assign out_buf3 = in2;
  assign out_buf4 = in2;
  assign out_not1 = out_not0;
  assign out_not2 = out_not0;
endmodule
