v 4
file "/home/rakib/Documents/LLMs-for-RTL-Design/referance_design/adder/" "fulladder.vhd" "7cf54e9160007062cf19f0a1fc3c37035dd72c6c" "20231128141305.607":
  entity fulladder at 1( 0) + 0 on 15;
  architecture withsignals of fulladder at 10( 150) + 0 on 16;
file "/home/rakib/Documents/LLMs-for-RTL-Design/referance_design/adder/" "fulladder_4bit.vhd" "b948efed7a904b5317c52bba83d3376f47338f71" "20231128141305.430":
  entity fulladder_4bit at 1( 0) + 0 on 11;
  architecture withsignals of fulladder_4bit at 13( 259) + 0 on 12;
file "/home/rakib/Documents/LLMs-for-RTL-Design/referance_design/adder/" "tb_fulladder_4bit.vhd" "c937c0e4aa157c9457bbecda577336ccc23018ad" "20231128141305.514":
  entity tb_fulladder_4bit at 1( 0) + 0 on 13;
  architecture tb of tb_fulladder_4bit at 8( 129) + 0 on 14;
