// Seed: 3889488226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  generate
    for (id_6 = id_6; ~id_1; id_6 = 1 - 1'h0) begin : LABEL_0
      wire id_7;
    end
  endgenerate
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    output wand id_3,
    output supply1 id_4
);
  assign id_4 = id_1;
  wand id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = 1;
endmodule
