#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002d0561c06b0 .scope module, "tb_fifo" "tb_fifo" 2 3;
 .timescale -9 -12;
P_000002d056163380 .param/l "B" 0 2 7, +C4<00000000000000000000000000001000>;
P_000002d0561633b8 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000000001>;
v000002d0561b3a50_0 .var "clk", 0 0;
v000002d0561b4090_0 .net "empty", 0 0, L_000002d0561a6b20;  1 drivers
v000002d0561b44f0_0 .net "full", 0 0, L_000002d0561a6ab0;  1 drivers
v000002d0561b41d0_0 .net "r_data", 7 0, L_000002d0561a6f80;  1 drivers
v000002d0561b4270_0 .var "rd", 0 0;
v000002d0561b4590_0 .var "reset", 0 0;
v000002d0561b3690_0 .var "w_data", 7 0;
v000002d05621bac0_0 .var "wr", 0 0;
S_000002d0561c0840 .scope module, "u_fifo" "fifo" 2 25, 3 1 0, S_000002d0561c06b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 8 "w_data";
    .port_info 5 /OUTPUT 1 "empty";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 8 "r_data";
P_000002d056163220 .param/l "B" 0 3 3, +C4<00000000000000000000000000001000>;
P_000002d056163258 .param/l "W" 0 3 4, +C4<00000000000000000000000000000010>;
L_000002d0561a6f80 .functor BUFZ 8, L_000002d05621b3e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002d0561a7450 .functor AND 1, v000002d05621bac0_0, L_000002d05621b0c0, C4<1>, C4<1>;
L_000002d0561a6ab0 .functor BUFZ 1, v000002d0561b3af0_0, C4<0>, C4<0>, C4<0>;
L_000002d0561a6b20 .functor BUFZ 1, v000002d0561b3910_0, C4<0>, C4<0>, C4<0>;
v000002d0561c09d0_0 .net *"_ivl_0", 7 0, L_000002d05621b3e0;  1 drivers
v000002d056163010_0 .net *"_ivl_2", 3 0, L_000002d05621c2e0;  1 drivers
L_000002d05621d088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d0561c0a70_0 .net *"_ivl_5", 1 0, L_000002d05621d088;  1 drivers
v000002d0561ada20_0 .net *"_ivl_9", 0 0, L_000002d05621b0c0;  1 drivers
v000002d0561adac0 .array "array_reg", 0 3, 7 0;
v000002d0561b35a0_0 .net "clk", 0 0, v000002d0561b3a50_0;  1 drivers
v000002d0561b3d70_0 .net "empty", 0 0, L_000002d0561a6b20;  alias, 1 drivers
v000002d0561b3e10_0 .var "empty_next", 0 0;
v000002d0561b3910_0 .var "empty_reg", 0 0;
v000002d0561b4310_0 .net "full", 0 0, L_000002d0561a6ab0;  alias, 1 drivers
v000002d0561b4450_0 .var "full_next", 0 0;
v000002d0561b3af0_0 .var "full_reg", 0 0;
v000002d0561b3b90_0 .net "r_data", 7 0, L_000002d0561a6f80;  alias, 1 drivers
v000002d0561b43b0_0 .var "r_ptr_next", 1 0;
v000002d0561b3730_0 .var "r_ptr_reg", 1 0;
v000002d0561b3f50_0 .var "r_ptr_succ", 1 0;
v000002d0561b3eb0_0 .net "rd", 0 0, v000002d0561b4270_0;  1 drivers
v000002d0561b39b0_0 .net "reset", 0 0, v000002d0561b4590_0;  1 drivers
v000002d0561b37d0_0 .net "w_data", 7 0, v000002d0561b3690_0;  1 drivers
v000002d0561b3cd0_0 .var "w_ptr_next", 1 0;
v000002d0561b3870_0 .var "w_ptr_reg", 1 0;
v000002d0561b3c30_0 .var "w_ptr_succ", 1 0;
v000002d0561b3ff0_0 .net "wr", 0 0, v000002d05621bac0_0;  1 drivers
v000002d0561b4130_0 .net "wr_en", 0 0, L_000002d0561a7450;  1 drivers
E_000002d0561ac750/0 .event anyedge, v000002d0561b3870_0, v000002d0561b3730_0, v000002d0561b3af0_0, v000002d0561b3910_0;
E_000002d0561ac750/1 .event anyedge, v000002d0561b3ff0_0, v000002d0561b3eb0_0, v000002d0561b3f50_0, v000002d0561b3c30_0;
E_000002d0561ac750 .event/or E_000002d0561ac750/0, E_000002d0561ac750/1;
E_000002d0561acbd0 .event posedge, v000002d0561b39b0_0, v000002d0561b35a0_0;
E_000002d0561acf90 .event posedge, v000002d0561b35a0_0;
L_000002d05621b3e0 .array/port v000002d0561adac0, L_000002d05621c2e0;
L_000002d05621c2e0 .concat [ 2 2 0 0], v000002d0561b3730_0, L_000002d05621d088;
L_000002d05621b0c0 .reduce/nor v000002d0561b3af0_0;
    .scope S_000002d0561c0840;
T_0 ;
    %wait E_000002d0561acf90;
    %load/vec4 v000002d0561b4130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002d0561b37d0_0;
    %load/vec4 v000002d0561b3870_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0561adac0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002d0561c0840;
T_1 ;
    %wait E_000002d0561acbd0;
    %load/vec4 v000002d0561b39b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002d0561b3870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002d0561b3730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d0561b3af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0561b3910_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002d0561b3cd0_0;
    %assign/vec4 v000002d0561b3870_0, 0;
    %load/vec4 v000002d0561b43b0_0;
    %assign/vec4 v000002d0561b3730_0, 0;
    %load/vec4 v000002d0561b4450_0;
    %assign/vec4 v000002d0561b3af0_0, 0;
    %load/vec4 v000002d0561b3e10_0;
    %assign/vec4 v000002d0561b3910_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002d0561c0840;
T_2 ;
    %wait E_000002d0561ac750;
    %load/vec4 v000002d0561b3870_0;
    %addi 1, 0, 2;
    %store/vec4 v000002d0561b3c30_0, 0, 2;
    %load/vec4 v000002d0561b3730_0;
    %addi 1, 0, 2;
    %store/vec4 v000002d0561b3f50_0, 0, 2;
    %load/vec4 v000002d0561b3870_0;
    %store/vec4 v000002d0561b3cd0_0, 0, 2;
    %load/vec4 v000002d0561b3730_0;
    %store/vec4 v000002d0561b43b0_0, 0, 2;
    %load/vec4 v000002d0561b3af0_0;
    %store/vec4 v000002d0561b4450_0, 0, 1;
    %load/vec4 v000002d0561b3910_0;
    %store/vec4 v000002d0561b3e10_0, 0, 1;
    %load/vec4 v000002d0561b3ff0_0;
    %load/vec4 v000002d0561b3eb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000002d0561b3910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002d0561b3f50_0;
    %store/vec4 v000002d0561b43b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0561b4450_0, 0, 1;
    %load/vec4 v000002d0561b3f50_0;
    %load/vec4 v000002d0561b3870_0;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0561b3e10_0, 0, 1;
T_2.6 ;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000002d0561b3af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v000002d0561b3c30_0;
    %store/vec4 v000002d0561b3cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0561b3e10_0, 0, 1;
    %load/vec4 v000002d0561b3c30_0;
    %load/vec4 v000002d0561b3730_0;
    %cmp/e;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0561b4450_0, 0, 1;
T_2.10 ;
T_2.8 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002d0561b3c30_0;
    %store/vec4 v000002d0561b3cd0_0, 0, 2;
    %load/vec4 v000002d0561b3f50_0;
    %store/vec4 v000002d0561b43b0_0, 0, 2;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002d0561c06b0;
T_3 ;
T_3.0 ;
    %delay 1000, 0;
    %load/vec4 v000002d0561b3a50_0;
    %inv;
    %store/vec4 v000002d0561b3a50_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000002d0561c06b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0561b3a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0561b4590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0561b4270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d05621bac0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002d0561b3690_0, 0, 8;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0561b4590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d05621bac0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002d0561b3690_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000002d0561b3690_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002d0561b3690_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002d0561b3690_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002d0561b3690_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000002d0561b3690_0, 0, 8;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0561b4270_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002d0561c06b0;
T_5 ;
    %vpi_call 2 80 "$dumpfile", "tb_fifo.vcb" {0 0 0};
    %vpi_call 2 81 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002d0561c06b0 {0 0 0};
    %vpi_call 2 82 "$monitor", "Time = %g ,full= %b,empty = %b,rd = %b, wr = %b , w_data = %b, r_data = %b \012", $time, v000002d0561b44f0_0, v000002d0561b4090_0, v000002d0561b4270_0, v000002d05621bac0_0, v000002d0561b3690_0, v000002d0561b41d0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fifo.v";
    "./fifo.v";
