<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: soc_scu_cru</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_soc_scu_cru'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_soc_scu_cru')">soc_scu_cru</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.69</td>
<td class="s8 cl rt"><a href="mod1359.html#Line" > 86.36</a></td>
<td class="s10 cl rt"><a href="mod1359.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1359.html#Toggle" > 71.49</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1359.html#Branch" > 88.89</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/config_ss/system_control_unit/soc_scu_cru.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/config_ss/system_control_unit/soc_scu_cru.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1359.html#inst_tag_80045"  onclick="showContent('inst_tag_80045')">config_ss_tb.DUT.config_ss.scu.soc_scu_cru</a></td>
<td class="s8 cl rt"> 86.69</td>
<td class="s8 cl rt"><a href="mod1359.html#Line" > 86.36</a></td>
<td class="s10 cl rt"><a href="mod1359.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1359.html#Toggle" > 71.49</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1359.html#Branch" > 88.89</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_soc_scu_cru'>
<hr>
<a name="inst_tag_80045"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_80045" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.69</td>
<td class="s8 cl rt"><a href="mod1359.html#Line" > 86.36</a></td>
<td class="s10 cl rt"><a href="mod1359.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1359.html#Toggle" > 71.49</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1359.html#Branch" > 88.89</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.52</td>
<td class="s9 cl rt"> 95.50</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.63</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.83</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="s4 cl rt"> 46.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1360.html#inst_tag_80046" >scu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2935.html#inst_tag_256146" id="tag_urg_inst_256146">clk_acpu_div</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2935.html#inst_tag_256147" id="tag_urg_inst_256147">clk_bcpu_div</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2935.html#inst_tag_256139" id="tag_urg_inst_256139">clk_div0</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2935.html#inst_tag_256140" id="tag_urg_inst_256140">clk_div1</a></td>
<td class="s6 cl rt"> 64.35</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2935.html#inst_tag_256141" id="tag_urg_inst_256141">clk_div2</a></td>
<td class="s7 cl rt"> 79.17</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2935.html#inst_tag_256142" id="tag_urg_inst_256142">clk_div3</a></td>
<td class="s6 cl rt"> 64.35</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2935.html#inst_tag_256144" id="tag_urg_inst_256144">clk_div4</a></td>
<td class="s6 cl rt"> 64.35</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2935.html#inst_tag_256143" id="tag_urg_inst_256143">clk_div_ddr_phy</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1784.html#inst_tag_146891" id="tag_urg_inst_146891">clk_inv_u</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2935.html#inst_tag_256145" id="tag_urg_inst_256145">clk_pscc_div</a></td>
<td class="s7 cl rt"> 77.41</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2935.html#inst_tag_256148" id="tag_urg_inst_256148">clk_usb_wakeup_div</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.65</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189768" id="tag_urg_inst_189768">clkgate_clk_acpu</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189769" id="tag_urg_inst_189769">clkgate_clk_acpu_mtime</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189771" id="tag_urg_inst_189771">clkgate_clk_bcpu</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189772" id="tag_urg_inst_189772">clkgate_clk_bcpu_mtime</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189780" id="tag_urg_inst_189780">clkgate_clk_cru</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189779" id="tag_urg_inst_189779">clkgate_clk_ddr_cfg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189782" id="tag_urg_inst_189782">clkgate_clk_ddr_ctl</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189781" id="tag_urg_inst_189781">clkgate_clk_ddr_phy</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189770" id="tag_urg_inst_189770">clkgate_clk_dma</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189776" id="tag_urg_inst_189776">clkgate_clk_gpio</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189777" id="tag_urg_inst_189777">clkgate_clk_gpt</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189774" id="tag_urg_inst_189774">clkgate_clk_i2c</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189783" id="tag_urg_inst_189783">clkgate_clk_pscc_xtl</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189773" id="tag_urg_inst_189773">clkgate_clk_qspi</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189775" id="tag_urg_inst_189775">clkgate_clk_uart</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2199.html#inst_tag_189778" id="tag_urg_inst_189778">clkgate_clk_usb</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1803.html#inst_tag_146989" id="tag_urg_inst_146989">clkmux_clk0_div2</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1803.html#inst_tag_146988" id="tag_urg_inst_146988">clkmux_osc_xtal</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180569" id="tag_urg_inst_180569">rst_rsnoc_clk_133</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180570" id="tag_urg_inst_180570">rst_rsnoc_clk_266</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180571" id="tag_urg_inst_180571">rst_rsnoc_clk_533</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180547" id="tag_urg_inst_180547">rst_sync_acpu_bus</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180548" id="tag_urg_inst_180548">rst_sync_acpu_core</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180567" id="tag_urg_inst_180567">rst_sync_acpu_div</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180546" id="tag_urg_inst_180546">rst_sync_bcpu</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180568" id="tag_urg_inst_180568">rst_sync_bcpu_div</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180565" id="tag_urg_inst_180565">rst_sync_clk1</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180551" id="tag_urg_inst_180551">rst_sync_clk_133</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180550" id="tag_urg_inst_180550">rst_sync_clk_266</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180549" id="tag_urg_inst_180549">rst_sync_clk_533</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180553" id="tag_urg_inst_180553">rst_sync_ddr_controller</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180564" id="tag_urg_inst_180564">rst_sync_dma</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180556" id="tag_urg_inst_180556">rst_sync_emac</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180561" id="tag_urg_inst_180561">rst_sync_fpga0</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180562" id="tag_urg_inst_180562">rst_sync_fpga1</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180563" id="tag_urg_inst_180563">rst_sync_fpga_s</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180560" id="tag_urg_inst_180560">rst_sync_gbe_nrxreset</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180558" id="tag_urg_inst_180558">rst_sync_gbe_ntxreset</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180559" id="tag_urg_inst_180559">rst_sync_gbe_rxreset</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180557" id="tag_urg_inst_180557">rst_sync_gbe_txreset</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180566" id="tag_urg_inst_180566">rst_sync_osc</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180554" id="tag_urg_inst_180554">rst_sync_peripher</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180545" id="tag_urg_inst_180545">rst_sync_poweron</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180552" id="tag_urg_inst_180552">rst_sync_sram_noc</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2153.html#inst_tag_180555" id="tag_urg_inst_180555">rst_sync_usb</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod487.html#inst_tag_30676" id="tag_urg_inst_30676">sync_bus_div3_clk0</a></td>
<td class="s7 cl rt"> 77.98</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod487.html#inst_tag_30675" id="tag_urg_inst_30675">sync_bus_div3_clk1</a></td>
<td class="s7 cl rt"> 77.98</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod314.html#inst_tag_24430" id="tag_urg_inst_24430">sync_ddr_ctl_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod314.html#inst_tag_24429" id="tag_urg_inst_24429">sync_ddr_phy_cg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_soc_scu_cru'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1359.html" >soc_scu_cru</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>66</td><td>57</td><td>86.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>164</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>169</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>174</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>215</td><td>21</td><td>15</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>285</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>298</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>304</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>310</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>316</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>321</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>334</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>543</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>548</td><td>5</td><td>4</td><td>80.00</td></tr>
</table>
<pre class="code"><br clear=all>
163                       always @ (posedge clk_osc or negedge rst_n_poweron) begin
164        2/2              if (!rst_n_poweron) clksel_save &lt;= 1'h1;
165        1/1              else                clksel_save &lt;= 1'h0;
166                       end
167                     
168                       always @ (posedge clk_osc) begin
169        <font color = "red">1/2     ==>      if (testmode)           clksel &lt;= 2'b00;</font>
170        2/2              else if (clksel_save)   clksel &lt;= {clk_sel1, clk_sel0};
                        MISSING_ELSE
171                       end
172                     
173                       always @ (posedge clk_osc) begin
174        2/2              if (clksel_save)   bootm_status &lt;= bootm;
                        MISSING_ELSE
175                       end
176                     
177                       clkmux clkmux_osc_xtal  (.clka(clk_osc), .clkb(clk_xtal_ref), .select(clksel[1]), .clk_out(clk_mux_osc_xtal));
178                     
179                       assign clk_pll_soc_ref = clk_mux_osc_xtal;
180                     
181                       clkmux clkmux_clk0_div2 (.clka(clk_mux_osc_xtal), .clkb(clk0), .select(clksel[0]), .clk_out(clk_mux_int));
182                     
183                       assign clk_sel_status = clksel;
184                     
185                     
186                     
187                     
188                     //*****************************************************************************
189                     //             Reset source
190                     //*****************************************************************************
191                     
192                     assign rst_n_poweron_mux = clk_sel_status[0] ? rst_n_poweron &amp; soc_pll_ctl_pllen : soc_pll_status_lock;
193                     
194                       rstsync rst_sync_poweron
195                         (
196                           .clk          (clk_mux_int),
197                           .rst_soft     (1'b1),
198                           .rst_async    (rst_n_poweron_mux),
199                           .rst_sync_out (rst_n_por)
200                         );
201                     
202                     // //*****************************************************************************
203                     // //             Divider reset
204                     // //*****************************************************************************
205                     
206                     logic [3:0] div0_clk0_ff; 
207                     logic [3:0] div1_clk0_ff; 
208                     logic [3:0] div2_clk0_ff;
209                     logic [3:0] div3_ff; 
210                     logic [3:0] div1_ff; 
211                     logic [3:0] div0_ff; 
212                     
213                     
214                     always @ (posedge clk_mux_osc_xtal or negedge rst_n_poweron)begin
215        1/1            if(!rst_n_poweron) begin
216        1/1               div0_clk0_ff &lt;= 'h1;
217        1/1               div1_clk0_ff &lt;= 'h0;
218        1/1               div2_clk0_ff &lt;= 'h1;
219        1/1               div3_ff &lt;= 'h0;
220        1/1               div1_ff &lt;= 'h0;
221        1/1               div0_ff &lt;= 'h0;    
222                       end
223        1/1            else if (testmode) begin
224        <font color = "red">0/1     ==>      div0_clk0_ff &lt;= 4'h1;</font>
225        <font color = "red">0/1     ==>      div1_clk0_ff &lt;= 4'h0;</font>
226        <font color = "red">0/1     ==>      div2_clk0_ff &lt;= 4'h1; </font>
227        <font color = "red">0/1     ==>      div3_ff      &lt;= 4'h0;</font>
228        <font color = "red">0/1     ==>      div1_ff      &lt;= 4'h0;</font>
229        <font color = "red">0/1     ==>      div0_ff      &lt;= 4'h0;      </font>
230                       end  
231        1/1            else if (!soc_pll_ctl_pllen) begin
232        1/1              div0_clk0_ff &lt;= div0_clk0;
233        1/1              div1_clk0_ff &lt;= div1_clk0;
234        1/1              div2_clk0_ff &lt;= div2_clk0; 
235        1/1              div3_ff      &lt;= div3;
236        1/1              div1_ff      &lt;= div1;
237        1/1              div0_ff      &lt;= div0;      
238                       end
                        MISSING_ELSE
239                     end
240                     
241                     
242                     //*****************************************************************************
243                     //             Clk_mux dividers
244                     //*****************************************************************************
245                     
246                       clk_div #(
247                           .DIVIDER_WIDTH(4)
248                         ) clk_div0 (
249                           .clk     (clk_mux_int), //pll0 or osc
250                           .rst_n   (rst_n_por),
251                           .dvalue  (div0_clk0_ff),
252                           .clk_out (clk_int0) //266 MHz - pll0/4
253                         );
254                     
255                     
256                     
257                       clk_div #(
258                           .DIVIDER_WIDTH(4)
259                         ) clk_div1 (
260                           .clk     (clk_mux_int),
261                           .rst_n   (rst_n_por),
262                           .dvalue  (div1_clk0_ff),
263                           .clk_out (clk_int1) //533/266/133 MHz
264                         );
265                     
266                     
267                       clk_div #(
268                           .DIVIDER_WIDTH(4)
269                         ) clk_div2 (
270                           .clk     (clk_mux_int),
271                           .rst_n   (rst_n_por),
272                           .dvalue  (div2_clk0_ff),
273                           .clk_out (clk_int2) // 266/133 MHz
274                         );
275                     
276                     
277                     
278                     
279                     //*****************************************************************************
280                     //              BCPU resets
281                     //*****************************************************************************
282                       assign bcpu_rst_ctl = rst_n_por &amp; !bcpu_wathcdog_timer_reset &amp; sw_system_rstn;
283                     
284                       always @ (posedge clk_int0 or negedge rst_n_por) begin
285        2/2              if(!rst_n_por) bcpu_rst_ctl_ff &lt;= 'h0;
286        1/1              else           bcpu_rst_ctl_ff &lt;= bcpu_rst_ctl;
287                       end
288                     
289                       rstsync rst_sync_bcpu
290                         (
291                           .clk          (clk_int0),
292                           .rst_soft     (1'b1),
293                           .rst_async    (bcpu_rst_ctl_ff),
294                           .rst_sync_out (bcpu_cnt_en)
295                         );
296                     
297                       always @ (posedge clk_int0) begin
298        1/1              bcpu_cnt_en_rse &lt;= {bcpu_cnt_en_rse[0], bcpu_cnt_en};
299                       end
300                     
301                       logic deassert_sw_rstn;
302                     
303                       always @ (posedge clk_int0 or negedge rst_n_266_int) begin
304        2/2              if (!rst_n_266_int)                                bcpu_rst_cnt_start &lt;= 1'h1;
305        2/2              else if (!bcpu_cnt_en_rse[0] &amp; bcpu_cnt_en_rse[1]) bcpu_rst_cnt_start &lt;= 1'h1;
306        2/2              else if (deassert_sw_rstn)                         bcpu_rst_cnt_start &lt;= 1'h0;
                        MISSING_ELSE
307                       end
308                     
309                       always @ (posedge clk_int0 or negedge rst_n_266_int) begin
310        2/2              if (!rst_n_266_int)          bcpu_rst_cnt &lt;= 'h0;
311        2/2              else if (bcpu_rst_cnt_start) bcpu_rst_cnt &lt;= bcpu_rst_cnt + 1'h1;
312        1/1              else                         bcpu_rst_cnt &lt;= 'h0;
313                       end
314                     
315                       always @ (posedge clk_int0 or negedge rst_n_266_int) begin
316        2/2              if (!rst_n_266_int)          rst_n_bcpu_core &lt;= 'h0;
317        2/2              else if (bcpu_rst_cnt_start) rst_n_bcpu_core &lt;= bcpu_rst_cnt &gt;= 8'h20;
                        MISSING_ELSE
318                       end
319                     
320                       always @ (posedge clk_int0 or negedge rst_n_266_int) begin
321        2/2              if (!rst_n_266_int)          rst_n_bcpu_bus &lt;= 'h0;
322        2/2              else if (bcpu_rst_cnt_start) rst_n_bcpu_bus &lt;= bcpu_rst_cnt &gt;= 8'h10;
                        MISSING_ELSE
323                       end
324                     
325                       assign deassert_system_rstn = bcpu_rst_cnt[2];
326                       assign deassert_sw_rstn   = bcpu_rst_cnt[5];
327                     
328                     //*****************************************************************************
329                     //              ACPU resets
330                     //*****************************************************************************
331                       assign acpu_rst_ctl = rst_n_por &amp; !acpu_wathcdog_timer_reset &amp; sw_acpu_rstn &amp; sw_system_rstn;
332                     
333                       always @ (posedge clk_int1 or negedge rst_n_por) begin
334        2/2              if(!rst_n_por) acpu_rst_ctl_ff &lt;= 'h0;
335        1/1              else           acpu_rst_ctl_ff &lt;= acpu_rst_ctl;
336                       end
337                     
338                       rstsync rst_sync_acpu_bus
339                         (
340                           .clk          (clk_int1),
341                           .rst_soft     (1'b1),
342                           .rst_async    (acpu_rst_ctl_ff),
343                           .rst_sync_out (rst_n_acpu_bus)
344                         );
345                     
346                       rstsync rst_sync_acpu_core
347                         (
348                           .clk          (clk_int1),
349                           .rst_soft     (1'b1),
350                           .rst_async    (rst_n_acpu_bus),
351                           .rst_sync_out (rst_n_acpu_core)
352                         );
353                     
354                     //*****************************************************************************
355                     //              Peripheral resets
356                     //*****************************************************************************
357                     
358                       rstsync rst_sync_clk_533
359                         (
360                           .clk          (clk_int1),
361                           .rst_soft     (1'b1),
362                           .rst_async    (rst_n_por),
363                           .rst_sync_out (rst_n_533_int)
364                         );
365                     
366                       rstsync rst_sync_clk_266
367                         (
368                           .clk          (clk_int0),
369                           .rst_soft     (1'b1),
370                           .rst_async    (rst_n_por),
371                           .rst_sync_out (rst_n_266_int)
372                         );
373                     
374                       rstsync rst_sync_clk_133
375                         (
376                           .clk          (clk_cru),
377                           .rst_soft     (1'b1),
378                           .rst_async    (rst_n_por),
379                           .rst_sync_out (rst_n_133_int)
380                         );
381                     
382                     //*****************************************************************************
383                     //              SRAM
384                     //*****************************************************************************
385                       assign sram_noc_rst_ctl = rst_n_por &amp; sw_system_rstn;
386                       rstsync rst_sync_sram_noc
387                         (
388                           .clk          (clk_int1),
389                           .rst_soft     (1'b1),
390                           .rst_async    (sram_noc_rst_ctl),
391                           .rst_sync_out (rst_n_sram)
392                         );
393                     
394                     //*****************************************************************************
395                     //              DDR mem controller reset
396                     //*****************************************************************************
397                       assign ddr_controller_rst_ctl = rst_n_por &amp; sw_ddr_rstn &amp; sw_system_rstn;
398                       rstsync rst_sync_ddr_controller
399                         (
400                           .clk          (clk_int1),
401                           .rst_soft     (1'b1),
402                           .rst_async    (ddr_controller_rst_ctl),
403                           .rst_sync_out (rst_n_ddr)
404                         );
405                     
406                     //*****************************************************************************
407                     //              Peripherial reset
408                     //*****************************************************************************
409                       assign peripher_rst_ctl = rst_n_por &amp; sw_per_rstn &amp; sw_system_rstn;
410                       rstsync rst_sync_peripher
411                         (
412                           .clk          (clk_cru),
413                           .rst_soft     (1'b1),
414                           .rst_async    (peripher_rst_ctl),
415                           .rst_sync_out (rst_n_per)
416                         );
417                     //*****************************************************************************
418                     //              USB reset
419                     //*****************************************************************************
420                       assign usb_rst_ctl = rst_n_por &amp; sw_usb_rstn &amp; sw_system_rstn;
421                       rstsync rst_sync_usb
422                         (
423                           .clk          (clk_int2),
424                           .rst_soft     (1'b1),
425                           .rst_async    (usb_rst_ctl),
426                           .rst_sync_out (rst_n_usb)
427                         );
428                     //*****************************************************************************
429                     //              GbE reset
430                     //*****************************************************************************
431                       clk_inv clk_inv_u (.clk(clk_gbe_rx), .clk_out(clk_gbe_rx_n));
432                     
433                       assign emac_rst_ctl = rst_n_por &amp; sw_emac_rstn &amp; sw_system_rstn;
434                     
435                       rstsync rst_sync_emac (
436                         .clk         (clk_int2    ),
437                         .rst_soft    (1'b1        ),
438                         .rst_async   (emac_rst_ctl),
439                         .rst_sync_out(rst_n_emac  )
440                       );
441                     
442                       rstsync rst_sync_gbe_txreset (
443                         .clk         (clk_gbe_rx  ),
444                         .rst_soft    (1'b1        ),
445                         .rst_async   (rst_n_por   ),
446                         .rst_sync_out(rst_n_gbe_tx)
447                       );
448                     
449                       rstsync rst_sync_gbe_ntxreset (
450                         .clk         (clk_gbe_rx_n  ),
451                         .rst_soft    (1'b1          ),
452                         .rst_async   (rst_n_por     ),
453                         .rst_sync_out(rst_n_gbe_ntx )
454                       );
455                     
456                       rstsync rst_sync_gbe_rxreset (
457                         .clk         (clk_gbe_rx  ),
458                         .rst_soft    (1'b1        ),
459                         .rst_async   (rst_n_por   ),
460                         .rst_sync_out(rst_n_gbe_rx)
461                       );
462                     
463                       rstsync rst_sync_gbe_nrxreset (
464                         .clk         (clk_gbe_rx_n  ),
465                         .rst_soft    (1'b1          ),
466                         .rst_async   (rst_n_por     ),
467                         .rst_sync_out(rst_n_gbe_nrx )
468                       );
469                     
470                     
471                     //*****************************************************************************
472                     //              FPGA resets
473                     //*****************************************************************************
474                       assign fpga0_rst_ctl = rst_n_por &amp; sw_fpga0_rstn &amp; sw_system_rstn;
475                       rstsync rst_sync_fpga0
476                         (
477                           .clk          (clk_fpga0),
478                           .rst_soft     (1'b1),
479                           .rst_async    (fpga0_rst_ctl),
480                           .rst_sync_out (rst_n_fpga0)
481                         );
482                     
483                       assign fpga1_rst_ctl = rst_n_por &amp; sw_fpga1_rstn &amp; sw_system_rstn;
484                       rstsync rst_sync_fpga1
485                         (
486                           .clk          (clk_fpga1),
487                           .rst_soft     (1'b1),
488                           .rst_async    (fpga1_rst_ctl),
489                           .rst_sync_out (rst_n_fpga1)
490                         );
491                     
492                       rstsync rst_sync_fpga_s
493                         (
494                           .clk          (clk_fpga_s),
495                           .rst_soft     (1'b1),
496                           .rst_async    (fpga0_rst_ctl | fpga1_rst_ctl),
497                           .rst_sync_out (rst_n_fpga_s)
498                         );
499                     
500                     //*****************************************************************************
501                     //              DMA reset
502                     //*****************************************************************************
503                         assign dma_rst_ctl = rst_n_por &amp; sw_dma_rstn &amp; sw_system_rstn;
504                         rstsync rst_sync_dma
505                           (
506                             .clk          (clk_int2),
507                             .rst_soft     (1'b1),
508                             .rst_async    (dma_rst_ctl),
509                             .rst_sync_out (rst_n_dma)
510                           );
511                     //*****************************************************************************
512                     //              Clock divider 1 for QSPI, I2C, uart, GPIO, GPT logic
513                     //*****************************************************************************
514                     
515                       clk_div #(
516                           .DIVIDER_WIDTH(4)
517                         ) clk_div3 (
518                           .clk     (clk_int0),   // 266 MHz
519                           .rst_n   (rst_n_266_int),
520                           .dvalue  (div0_ff),
521                           .clk_out (clk_int0_div2) // 133 MHz
522                         );
523                     
524                     
525                     //*****************************************************************************
526                     //              Clock divider 2 for DDR controller logic
527                     //*****************************************************************************
528                     
529                       rstsync rst_sync_clk1
530                         (
531                           .clk          (clk1),
532                           .rst_soft     (1'b1),
533                           .rst_async    (rst_n_por),
534                           .rst_sync_out (rst_n_por_clk1)
535                         );
536                     
537                     logic bypass;
538                     logic [3:0] div0_clk1_ff;
539                     
540                     logic clk1_ddr_phy_div;
541                     
542                     always @ (posedge clk1 or negedge rst_n_por_clk1)
543        2/2            if(!rst_n_por_clk1) bypass &lt;= 'h1;
544        <font color = "red">1/2     ==>    else if(testmode)   bypass &lt;= 'h1;</font>
545        1/1            else                bypass &lt;= div0_clk1=='h0;
546                     
547                     always @ (posedge clk1 or negedge rst_n_por_clk1)
548        2/2            if(!rst_n_por_clk1) div0_clk1_ff &lt;= 'h0;
549        <font color = "red">1/2     ==>    else if (testmode)  div0_clk1_ff &lt;= 'h0; </font>
550        1/1            else                div0_clk1_ff &lt;= div0_clk1 - 'h1;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1359.html" >soc_scu_cru</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       192
 EXPRESSION (clk_sel_status[0] ? ((rst_n_poweron &amp; soc_pll_ctl_pllen)) : soc_pll_status_lock)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1359.html" >soc_scu_cru</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">95</td>
<td class="rt">79</td>
<td class="rt">83.16 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">242</td>
<td class="rt">173</td>
<td class="rt">71.49 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">121</td>
<td class="rt">93</td>
<td class="rt">76.86 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">121</td>
<td class="rt">80</td>
<td class="rt">66.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">95</td>
<td class="rt">79</td>
<td class="rt">83.16 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">242</td>
<td class="rt">173</td>
<td class="rt">71.49 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">121</td>
<td class="rt">93</td>
<td class="rt">76.86 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">121</td>
<td class="rt">80</td>
<td class="rt">66.12 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_sel0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_osc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_xtal_ref</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_pll_soc_ref</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_poweron</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_gbe_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_gbe_rx_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu_mtime</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu_mtime</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_qspi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_i2c</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_uart</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_gpio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_gpt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_usb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_cru</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_phy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_cfg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pscc_xtl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_usb_wakeup</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu_mtime_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_cfg_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_cru_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_phy_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_ctl_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_bcpu_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_bcpu_bus</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_acpu_core</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_acpu_bus</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_sram</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_ddr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_per</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_usb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_emac</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_133</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_266</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_533</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_ntx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_nrx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pscc_xtal_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_cfg_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_phy_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gpt_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>gpio_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uart_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i2c_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qspi_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_dma_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>acpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div1_clk0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div1_clk0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div1_clk0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div2_clk0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div2_clk0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div2_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div3[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div3[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>div0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_dma_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_emac_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_usb_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_ddr_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_fpga1_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_fpga0_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_per_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_system_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_acpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_wathcdog_timer_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>acpu_wathcdog_timer_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>soc_pll_status_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>soc_pll_ctl_pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bootm[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>deassert_system_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_sel_status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bootm_status[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>testmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1359.html" >soc_scu_cru</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">36</td>
<td class="rt">32</td>
<td class="rt">88.89 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">164</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">169</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">174</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">215</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">285</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">304</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">310</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">316</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">321</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">334</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">543</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">548</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192        assign rst_n_poweron_mux = clk_sel_status[0] ? rst_n_poweron & soc_pll_ctl_pllen : soc_pll_status_lock;
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
164            if (!rst_n_poweron) clksel_save <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
165            else                clksel_save <= 1'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
169            if (testmode)           clksel <= 2'b00;
               <font color = "red">-1-</font>  
           <font color = "red">    ==></font>
170            else if (clksel_save)   clksel <= {clk_sel1, clk_sel0};
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
174            if (clksel_save)   bootm_status <= bootm;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
215          if(!rst_n_poweron) begin
             <font color = "green">-1-</font>  
216             div0_clk0_ff <= 'h1;
           <font color = "green">     ==></font>
217             div1_clk0_ff <= 'h0;
218             div2_clk0_ff <= 'h1;
219             div3_ff <= 'h0;
220             div1_ff <= 'h0;
221             div0_ff <= 'h0;    
222          end
223          else if (testmode) begin
                  <font color = "red">-2-</font>  
224            div0_clk0_ff <= 4'h1;
           <font color = "red">    ==></font>
225            div1_clk0_ff <= 4'h0;
226            div2_clk0_ff <= 4'h1; 
227            div3_ff      <= 4'h0;
228            div1_ff      <= 4'h0;
229            div0_ff      <= 4'h0;      
230          end  
231          else if (!soc_pll_ctl_pllen) begin
                  <font color = "green">-3-</font>  
232            div0_clk0_ff <= div0_clk0;
           <font color = "green">    ==></font>
233            div1_clk0_ff <= div1_clk0;
234            div2_clk0_ff <= div2_clk0; 
235            div3_ff      <= div3;
236            div1_ff      <= div1;
237            div0_ff      <= div0;      
238          end
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
285            if(!rst_n_por) bcpu_rst_ctl_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
286            else           bcpu_rst_ctl_ff <= bcpu_rst_ctl;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
304            if (!rst_n_266_int)                                bcpu_rst_cnt_start <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
305            else if (!bcpu_cnt_en_rse[0] & bcpu_cnt_en_rse[1]) bcpu_rst_cnt_start <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
306            else if (deassert_sw_rstn)                         bcpu_rst_cnt_start <= 1'h0;
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
310            if (!rst_n_266_int)          bcpu_rst_cnt <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
311            else if (bcpu_rst_cnt_start) bcpu_rst_cnt <= bcpu_rst_cnt + 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
312            else                         bcpu_rst_cnt <= 'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
316            if (!rst_n_266_int)          rst_n_bcpu_core <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
317            else if (bcpu_rst_cnt_start) rst_n_bcpu_core <= bcpu_rst_cnt >= 8'h20;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
321            if (!rst_n_266_int)          rst_n_bcpu_bus <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
322            else if (bcpu_rst_cnt_start) rst_n_bcpu_bus <= bcpu_rst_cnt >= 8'h10;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
334            if(!rst_n_por) acpu_rst_ctl_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
335            else           acpu_rst_ctl_ff <= acpu_rst_ctl;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
543          if(!rst_n_por_clk1) bypass <= 'h1;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
544          else if(testmode)   bypass <= 'h1;
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
545          else                bypass <= div0_clk1=='h0;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
548          if(!rst_n_por_clk1) div0_clk1_ff <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
549          else if (testmode)  div0_clk1_ff <= 'h0; 
                  <font color = "red">-2-</font>  
           <font color = "red">  ==></font>
550          else                div0_clk1_ff <= div0_clk1 - 'h1;
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_80045">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_soc_scu_cru">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
