--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml controller.twx controller.ncd -o controller.twr
controller.pcf -ucf main_pin_map.ucf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+---------------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                           | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                          | Phase  |
------------+------------+------------+------------+------------+---------------------------------------------------------------------------+--------+
AUD_ADCDAT  |    1.006(R)|      FAST  |    1.059(R)|      SLOW  |AUD_XCK_OBUF                                                               |   0.000|
AUD_I2C_SDAT|   -0.976(R)|      FAST  |    4.401(R)|      SLOW  |what/main_clk                                                              |   0.000|
back        |   -0.215(R)|      FAST  |    2.056(R)|      SLOW  |clk2                                                                       |   0.000|
hw_rzq_pin  |   -0.741(R)|      FAST  |    2.301(R)|      SLOW  |RAMWrapper/u_memory_interface/c3_mcb_drp_clk                               |   0.000|
hw_zio_pin  |   -0.359(R)|      FAST  |    1.736(R)|      SLOW  |RAMWrapper/u_memory_interface/c3_mcb_drp_clk                               |   0.000|
pause_play  |   -0.207(R)|      FAST  |    1.972(R)|      SLOW  |clk2                                                                       |   0.000|
reset       |    5.642(R)|      SLOW  |    0.201(R)|      SLOW  |RAMWrapper/u_memory_interface/c3_mcb_drp_clk                               |   0.000|
            |   11.011(R)|      SLOW  |   -6.423(R)|      FAST  |RAMWrapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in|   0.000|
            |    2.528(R)|      SLOW  |    1.110(R)|      SLOW  |clk2                                                                       |   0.000|
            |    8.168(R)|      SLOW  |   -0.855(R)|      SLOW  |wizclk                                                                     |   0.000|
rs232_rx    |    0.003(R)|      FAST  |    1.893(R)|      SLOW  |clk2                                                                       |   0.000|
select      |    2.233(R)|      SLOW  |   -0.929(R)|      SLOW  |clk2                                                                       |   0.000|
switches<0> |    3.048(R)|      SLOW  |   -0.849(R)|      SLOW  |AUD_XCK_OBUF                                                               |   0.000|
            |    0.177(R)|      FAST  |    1.563(R)|      SLOW  |clk2                                                                       |   0.000|
switches<1> |    2.892(R)|      SLOW  |   -0.074(R)|      SLOW  |AUD_XCK_OBUF                                                               |   0.000|
            |   -0.407(R)|      FAST  |    2.520(R)|      SLOW  |clk2                                                                       |   0.000|
switches<2> |   -0.874(R)|      FAST  |    3.133(R)|      SLOW  |clk2                                                                       |   0.000|
switches<3> |   -0.864(R)|      FAST  |    3.127(R)|      SLOW  |clk2                                                                       |   0.000|
------------+------------+------------+------------+------------+---------------------------------------------------------------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+----------------------------------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                              | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                             | Phase  |
-------------+-----------------+------------+-----------------+------------+----------------------------------------------+--------+
AUD_ADCLRCK  |        14.546(R)|      SLOW  |         7.861(R)|      FAST  |AUD_XCK_OBUF                                  |   0.000|
AUD_BCLK     |        13.961(R)|      SLOW  |         7.748(R)|      FAST  |AUD_XCK_OBUF                                  |   0.000|
AUD_DACDAT   |        13.553(R)|      SLOW  |         7.432(R)|      FAST  |AUD_XCK_OBUF                                  |   0.000|
AUD_DACLRCK  |        14.656(R)|      SLOW  |         7.907(R)|      FAST  |AUD_XCK_OBUF                                  |   0.000|
AUD_I2C_SCLK |        17.285(R)|      SLOW  |         9.556(R)|      FAST  |what/main_clk                                 |   0.000|
AUD_I2C_SDAT |        16.193(R)|      SLOW  |         8.913(R)|      FAST  |what/main_clk                                 |   0.000|
hw_ram_ad<0> |         9.247(R)|      SLOW  |         5.371(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<1> |         9.247(R)|      SLOW  |         5.371(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<2> |         9.238(R)|      SLOW  |         5.362(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<3> |         9.247(R)|      SLOW  |         5.371(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<4> |         9.238(R)|      SLOW  |         5.362(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<5> |         9.247(R)|      SLOW  |         5.371(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<6> |         9.247(R)|      SLOW  |         5.371(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<7> |         9.238(R)|      SLOW  |         5.362(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<8> |         9.238(R)|      SLOW  |         5.362(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<9> |         9.238(R)|      SLOW  |         5.362(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<10>|         9.238(R)|      SLOW  |         5.362(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<11>|         9.226(R)|      SLOW  |         5.350(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ad<12>|         9.226(R)|      SLOW  |         5.350(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ba<0> |         9.247(R)|      SLOW  |         5.371(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ba<1> |         9.247(R)|      SLOW  |         5.371(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ba<2> |         9.238(R)|      SLOW  |         5.362(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_casn  |         9.397(R)|      SLOW  |         5.512(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ck    |         9.147(R)|      SLOW  |         5.277(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_cke   |         9.376(R)|      SLOW  |         5.491(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ckn   |         9.187(R)|      SLOW  |         5.302(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_dq<0> |         9.343(R)|      SLOW  |         5.460(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<1> |         9.343(R)|      SLOW  |         5.460(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<2> |         9.343(R)|      SLOW  |         5.460(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<3> |         9.343(R)|      SLOW  |         5.460(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<4> |         9.343(R)|      SLOW  |         5.460(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<5> |         9.343(R)|      SLOW  |         5.460(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<6> |         9.343(R)|      SLOW  |         5.460(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<7> |         9.343(R)|      SLOW  |         5.460(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<8> |         9.343(R)|      SLOW  |         5.460(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<9> |         9.343(R)|      SLOW  |         5.460(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<10>|         9.334(R)|      SLOW  |         5.451(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<11>|         9.334(R)|      SLOW  |         5.451(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<12>|         9.334(R)|      SLOW  |         5.451(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<13>|         9.334(R)|      SLOW  |         5.451(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<14>|         9.325(R)|      SLOW  |         5.442(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_dq<15>|         9.325(R)|      SLOW  |         5.442(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_ldm   |         9.493(R)|      SLOW  |         5.601(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_ldqs_n|         9.225(R)|      SLOW  |         5.348(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_ldqs_p|         9.225(R)|      SLOW  |         5.348(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_odt   |         9.397(R)|      SLOW  |         5.512(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_rasn  |         9.397(R)|      SLOW  |         5.512(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_udm   |         9.493(R)|      SLOW  |         5.601(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x_180|   0.000|
hw_ram_udqs_n|         9.225(R)|      SLOW  |         5.348(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_udqs_p|         9.225(R)|      SLOW  |         5.348(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_ram_wen   |         9.388(R)|      SLOW  |         5.503(R)|      FAST  |RAMWrapper/u_memory_interface/c3_sysclk_2x    |   0.000|
hw_rzq_pin   |        15.612(R)|      SLOW  |         8.668(R)|      FAST  |RAMWrapper/u_memory_interface/c3_mcb_drp_clk  |   0.000|
hw_zio_pin   |        15.939(R)|      SLOW  |         8.867(R)|      FAST  |RAMWrapper/u_memory_interface/c3_mcb_drp_clk  |   0.000|
rs232_tx     |        16.072(R)|      SLOW  |         9.037(R)|      FAST  |clk2                                          |   0.000|
status       |         8.837(R)|      SLOW  |         4.730(R)|      FAST  |RAMWrapper/u_memory_interface/c3_mcb_drp_clk  |   0.000|
-------------+-----------------+------------+-----------------+------------+----------------------------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.027|    7.583|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |AUD_XCK        |   12.273|
clk            |hw_rzq_pin     |   16.594|
clk            |hw_zio_pin     |   16.921|
reset          |hw_rzq_pin     |   14.653|
reset          |hw_zio_pin     |   14.980|
---------------+---------------+---------+


Analysis completed Fri Apr 29 15:58:38 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4647 MB



