---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 262144
-l1-isize 32768
-l1-dsize 32768
-l2-ubsize 64
-l1-ibsize 64
-l1-dbsize 64
-l2-usbsize 64
-l1-isbsize 64
-l1-dsbsize 64
-l2-uassoc 4
-l1-iassoc 1
-l1-dassoc 1
-l2-urepl r
-l1-irepl r
-l1-drepl r
-l2-ufetch d
-l1-ifetch d
-l1-dfetch d
-l2-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-icache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      827600	      827600	           0	           0	           0	           0
  Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000

 Demand Misses		         465	         465	           0	           0	           0	           0
  Demand miss rate	      0.0006	      0.0006	      0.0000	      0.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       29760
 ( / Demand Fetches)	      0.0360
 Bytes To Memory	           0
 ( / Demand Writes)	      0.0000
 Total Bytes r/w Mem	       29760
 ( / Demand Fetches)	      0.0360

l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      172446	           0	      172446	      124023	       48423	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.7192	      0.2808	      0.0000

 Demand Misses		         370	           0	         370	          77	         293	           0
  Demand miss rate	      0.0021	      0.0000	      0.0021	      0.0006	      0.0061	      0.0000

 Multi-block refs                46
 Bytes From Memory	       23680
 ( / Demand Fetches)	      0.1373
 Bytes To Memory	       19968
 ( / Demand Writes)	      0.4124
 Total Bytes r/w Mem	       43648
 ( / Demand Fetches)	      0.2531

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		        1147	         465	         682	         370	         312	           0
  Fraction of total	      1.0000	      0.4054	      0.5946	      0.3226	      0.2720	      0.0000

 Demand Misses		         744	         404	         340	         340	           0	           0
  Demand miss rate	      0.6486	      0.8688	      0.4985	      0.9189	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       47616
 ( / Demand Fetches)	     41.5135
 Bytes To Memory	       19456
 ( / Demand Writes)	     62.3590
 Total Bytes r/w Mem	       67072
 ( / Demand Fetches)	     58.4760

---Execution complete.
