#ifndef _IOPMP_H
#define _IOPMP_H

#define MD_CFG      0x00
#define IOPMP_CFG0  0x04
#define IOPMP_CFG1  0x08
#define IOPMP_CFG2  0x0C
#define IOPMP_CFG3  0x10
#define IOPMP_ADDR0 0x14
#define IOPMP_ADDR1 0x18
#define IOPMP_ADDR2 0x1C
#define IOPMP_ADDR3 0x20
#define IOPMP_ADDR4 0x24
#define IOPMP_ADDR5 0x28
#define IOPMP_ADDR6 0x2C
#define IOPMP_ADDR7 0x30
#define INTR_CLR    0x34

#define IOPMP_MODE_NONE   0x0
#define IOPMP_MODE_TOR    0x1
#define IOPMP_MODE_NA4    0x2
#define IOPMP_MODE_NAPOT  0x3

typedef union {
    uint32_t value;
    struct {
        uint32_t
          MD_EN    :1, /* [0] */
          IOPMP_EN :1, /* [1] */
          INTR_REG :1; /* [4] */
    };
} md_cfg_t;

typedef union {
    uint8_t value;
    struct {
        uint8_t
          COMP_READ      :1, /* [0] */
          COMP_WRITE     :1, /* [1] */
          COMP_EXCUT     :1, /* [2] */
          COMP_ADDR_MODE :2, /* [4:3] */
          COMP_LOCK      :1; /* [7] */
    };
} iopmp_cfg_attr_t;

typedef union {
    uint32_t value;
    struct {
        iopmp_cfg_attr_t arr[4];
    };
} iopmp_cfg_t;

#if !defined(KERNEL)
static ALWAYS_INLINE void sys_write32(uint32_t data, mem_addr_t addr)
{
    *(volatile uint32_t *)addr = data;
}
#endif

inline static uint32_t addr2napot(uint32_t addr, uint64_t size)
{
    return ((addr >> 2) |(size - 1) >> 3);
}

inline static void iopmp_config_enable(uint32_t dev, bool enable)
{
    md_cfg_t md_cfg;
    md_cfg.IOPMP_EN = 1;
    md_cfg.MD_EN = 1;
    sys_write32(md_cfg.value, dev + MD_CFG);
}

inline static void iopmp_set_pmpaddrx(uint32_t dev, uint8_t idx, uint32_t addr)
{
    uint32_t reg = dev + IOPMP_ADDR0 + (idx * 4);
    sys_write32(addr, reg);
}

inline static void iopmp_set_pmpxcfg(uint32_t dev, uint8_t idx, iopmp_cfg_attr_t attr)
{
    uint32_t reg = dev + IOPMP_CFG0 + ((idx / 4) * 4);
    iopmp_cfg_t iopmp_cfg;
    iopmp_cfg.value = sys_read32(reg);
    iopmp_cfg.arr[idx % 4].value = attr.value;
    sys_write32(iopmp_cfg.value, reg);
}

inline static void iopmp_config_region(uint32_t dev, uint8_t idx, uint32_t addr, iopmp_cfg_attr_t attr)
{
    if (idx > 7) {
        return;
    }

    iopmp_set_pmpaddrx(dev, idx, addr);
    iopmp_set_pmpxcfg(dev, idx, attr);
}

inline static void iopmp_config_region_napot4(uint32_t dev, uint8_t idx,
                                    uint32_t addr, uint64_t size,
                                    bool read, bool write, bool exe, bool lock)
{
    if (addr % size != 0) {
        return;
    } else {
        iopmp_cfg_attr_t iopmp_cfg_attr = {
            .COMP_READ = read,
            .COMP_WRITE = write,
            .COMP_EXCUT = exe,
            .COMP_ADDR_MODE = IOPMP_MODE_NAPOT,
            .COMP_LOCK = lock,
        };
        iopmp_config_region(dev, idx, addr2napot(addr, size), iopmp_cfg_attr);
    }
}

inline static void iopmp_config_region_tor(uint32_t dev, uint8_t idx, uint32_t addr,
                                bool read, bool write, bool exe, bool lock)
{
    iopmp_cfg_attr_t iopmp_cfg_attr = {
        .COMP_READ = read,
        .COMP_WRITE = write,
        .COMP_EXCUT = exe,
        .COMP_ADDR_MODE = IOPMP_MODE_TOR,
        .COMP_LOCK = lock,
    };
    iopmp_config_region(dev, idx, addr, iopmp_cfg_attr);
}

#endif /* _IOPMP_H */
