mkdir -p ./xclbin
g++ -g -I./ -I/opt/xilinx/xrt/include -I/opt/Xilinx/Vivado/2019.2/include -Wall -O0 -g -std=c++11 -fmessage-length=0 src/host.cpp src/host.hpp -o 'host' -L/opt/xilinx/xrt/lib -lOpenCL -lpthread -lrt -lstdc++
mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t sw_emu --config design.cfg --save-temps --report estimate --temp_dir ./_x.sw_emu/vadd -c -k vadd -I'src' -o'xclbin/vadd.sw_emu.xo' 'src/vadd.cpp'  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/reports/vadd.sw_emu
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/logs/vadd.sw_emu
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:37859
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/xclbin/vadd.sw_emu.xo.compile_summary, at Wed Nov  4 21:08:22 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Nov  4 21:08:22 2020
Running Rule Check Server on port:44817
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/reports/vadd.sw_emu/v++_compile_vadd.sw_emu_guidance.html', at Wed Nov  4 21:08:23 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'vadd'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 180 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/vadd.sw_emu/vadd/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 246.55 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/reports/vadd.sw_emu/system_estimate_vadd.sw_emu.xtxt
Add Instance write_results_28_s grp_write_results_28_s_fu_15064 15064
Add Instance load_HBM grp_load_HBM_fu_15099 15099
Add Instance load_HBM grp_load_HBM_fu_15108 15108
Add Instance load_HBM grp_load_HBM_fu_15117 15117
Add Instance load_HBM grp_load_HBM_fu_15126 15126
Add Instance load_HBM grp_load_HBM_fu_15135 15135
Add Instance load_HBM grp_load_HBM_fu_15144 15144
Add Instance load_HBM grp_load_HBM_fu_15153 15153
Add Instance load_HBM grp_load_HBM_fu_15162 15162
Add Instance load_HBM grp_load_HBM_fu_15171 15171
Add Instance load_HBM grp_load_HBM_fu_15180 15180
Add Instance load_HBM grp_load_HBM_fu_15189 15189
Add Instance load_HBM grp_load_HBM_fu_15198 15198
Add Instance load_HBM grp_load_HBM_fu_15207 15207
Add Instance load_HBM grp_load_HBM_fu_15216 15216
Add Instance load_HBM grp_load_HBM_fu_15225 15225
Add Instance load_HBM grp_load_HBM_fu_15234 15234
Add Instance load_HBM grp_load_HBM_fu_15243 15243
Add Instance load_HBM grp_load_HBM_fu_15252 15252
Add Instance load_HBM grp_load_HBM_fu_15261 15261
Add Instance load_HBM grp_load_HBM_fu_15270 15270
Add Instance load_HBM grp_load_HBM_fu_15279 15279
Add Instance load_HBM grp_load_HBM_fu_15288 15288
Add Instance load_HBM grp_load_HBM_fu_15297 15297
Add Instance load_HBM grp_load_HBM_fu_15306 15306
Add Instance load_HBM grp_load_HBM_fu_15315 15315
Add Instance load_HBM grp_load_HBM_fu_15324 15324
Add Instance load_HBM grp_load_HBM_fu_15333 15333
Add Instance load_HBM grp_load_HBM_fu_15342 15342
INFO: [v++ 60-586] Created xclbin/vadd.sw_emu.xo
INFO: [v++ 60-791] Total elapsed time: 0h 13m 5s
mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t sw_emu --config design.cfg --save-temps --report estimate --temp_dir ./_x.sw_emu/vadd -l --profile_kernel data:all:all:all:all -o'xclbin/vadd.sw_emu.xclbin' xclbin/vadd.sw_emu.xo  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/reports/link
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/logs/link
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:38125
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/xclbin/vadd.sw_emu.xclbin.link_summary, at Wed Nov  4 21:21:30 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Nov  4 21:21:30 2020
Running Rule Check Server on port:34125
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/reports/link/v++_link_vadd.sw_emu_guidance.html', at Wed Nov  4 21:21:31 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-645] kernel flags are '-g -I /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/src -g'
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/reports/link/system_estimate_vadd.sw_emu.xtxt
INFO: [v++ 60-586] Created xclbin/vadd.sw_emu.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/reports/link/v++_link_vadd.sw_emu_guidance.html
	Steps Log File: /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_struct_PE_512_channels_28_freq_180/_x.sw_emu/vadd/logs/link/link.steps.log

INFO: [v++ 60-791] Total elapsed time: 0h 0m 11s
emconfigutil --platform xilinx_u280_xdma_201920_3 --od ./xclbin

****** configutil v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [ConfigUtil 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
emulation configuration file `emconfig.json` is created in ./xclbin directory 
cp -rf ./xclbin/emconfig.json .
XCL_EMULATION_MODE=sw_emu ./host ./xclbin/vadd.sw_emu.xclbin
Found Platform
Platform Name: Xilinx
Finished getting device...
Finished creating context...
Finished creating command queue...
INFO: Reading ./xclbin/vadd.sw_emu.xclbin
Loading: './xclbin/vadd.sw_emu.xclbin'
Finished loading binary...
Finished creating program...
Finished creating kernel...
Start to allocate device memory...
Starting copy from Host to device...
Host to device finished...
Comparing Results...
i = 0 result = 0
i = 1 result = 0
i = 2 result = 0
i = 3 result = 0
i = 4 result = 0
i = 5 result = 0
i = 6 result = 0
i = 7 result = 0
i = 8 result = 0
i = 9 result = 0
i = 10 result = 0
i = 11 result = 0
i = 12 result = 0
i = 13 result = 0
i = 14 result = 0
i = 15 result = 0
i = 16 result = 0
i = 17 result = 0
i = 18 result = 0
i = 19 result = 0
i = 20 result = 0
i = 21 result = 0
i = 22 result = 0
i = 23 result = 0
i = 24 result = 0
i = 25 result = 0
i = 26 result = 0
i = 27 result = 0
i = 28 result = 0
i = 29 result = 0
i = 30 result = 0
i = 31 result = 0
TEST PASSED
