RISCV MP+si127+fence.rw.rw
{
uint8_t x[256]; (* two cache lines *)
0:x5=0x1211; 0:x6=x;
1:x6=x;
}
 P0                                  | P1                                  ;
 sh x5,127(x6) (* W x[127]=0x__11 *) | lb x5,128(x6) (* R x[128]=0x12__ *) ;
               (* W x[128]=0x12__ *) | fence rw,rw                         ;
                                     | lb x7,127(x6) (* R x[127]=0x__00 *) ;
exists (1:x5=0x12 /\ 1:x7=0x00)
