<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegUsageInfoCollector.cpp source code [llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegUsageInfoCollector.cpp.html'>RegUsageInfoCollector.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RegUsageInfoCollector.cpp - Register Usage Information Collector --===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// This pass is required to take advantage of the interprocedural register</i></td></tr>
<tr><th id="10">10</th><td><i>/// allocation infrastructure.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>/// This pass is simple MachineFunction pass which collects register usage</i></td></tr>
<tr><th id="13">13</th><td><i>/// details by iterating through each physical registers and checking</i></td></tr>
<tr><th id="14">14</th><td><i>/// MRI::isPhysRegUsed() then creates a RegMask based on this details.</i></td></tr>
<tr><th id="15">15</th><td><i>/// The pass then stores this RegMask in PhysicalRegisterUsageInfo.cpp</i></td></tr>
<tr><th id="16">16</th><td><i>///</i></td></tr>
<tr><th id="17">17</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterUsageInfo.h.html">"llvm/CodeGen/RegisterUsageInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "ip-regalloc"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCSROpt = {&quot;ip-regalloc&quot;, &quot;NumCSROpt&quot;, &quot;Number of functions optimized for callee saved registers&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCSROpt" title='NumCSROpt' data-ref="NumCSROpt">NumCSROpt</dfn>,</td></tr>
<tr><th id="36">36</th><td>          <q>"Number of functions optimized for callee saved registers"</q>);</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> {</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegUsageInfoCollector" title='(anonymous namespace)::RegUsageInfoCollector' data-ref="(anonymousnamespace)::RegUsageInfoCollector">RegUsageInfoCollector</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="41">41</th><td><b>public</b>:</td></tr>
<tr><th id="42">42</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121RegUsageInfoCollectorC1Ev" title='(anonymous namespace)::RegUsageInfoCollector::RegUsageInfoCollector' data-type='void (anonymous namespace)::RegUsageInfoCollector::RegUsageInfoCollector()' data-ref="_ZN12_GLOBAL__N_121RegUsageInfoCollectorC1Ev">RegUsageInfoCollector</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::RegUsageInfoCollector::ID" title='(anonymous namespace)::RegUsageInfoCollector::ID' data-use='a' data-ref="(anonymousnamespace)::RegUsageInfoCollector::ID">ID</a>) {</td></tr>
<tr><th id="43">43</th><td>    <a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;<dfn class="local col0 decl" id="10Registry" title='Registry' data-type='llvm::PassRegistry &amp;' data-ref="10Registry">Registry</dfn> = *<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>();</td></tr>
<tr><th id="44">44</th><td>    <a class="ref" href="#73" title='llvm::initializeRegUsageInfoCollectorPass' data-ref="_ZN4llvm35initializeRegUsageInfoCollectorPassERNS_12PassRegistryE">initializeRegUsageInfoCollectorPass</a>(<span class='refarg'><a class="local col0 ref" href="#10Registry" title='Registry' data-ref="10Registry">Registry</a></span>);</td></tr>
<tr><th id="45">45</th><td>  }</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_121RegUsageInfoCollector11getPassNameEv" title='(anonymous namespace)::RegUsageInfoCollector::getPassName' data-type='llvm::StringRef (anonymous namespace)::RegUsageInfoCollector::getPassName() const' data-ref="_ZNK12_GLOBAL__N_121RegUsageInfoCollector11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="48">48</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Register Usage Information Collector Pass"</q>;</td></tr>
<tr><th id="49">49</th><td>  }</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_121RegUsageInfoCollector16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::RegUsageInfoCollector::getAnalysisUsage' data-type='void (anonymous namespace)::RegUsageInfoCollector::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_121RegUsageInfoCollector16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="11AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="11AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="52">52</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterUsageInfo.h.html#llvm::PhysicalRegisterUsageInfo" title='llvm::PhysicalRegisterUsageInfo' data-ref="llvm::PhysicalRegisterUsageInfo">PhysicalRegisterUsageInfo</a>&gt;();</td></tr>
<tr><th id="53">53</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="54">54</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU">AU</a></span>);</td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RegUsageInfoCollector::runOnMachineFunction' data-type='bool (anonymous namespace)::RegUsageInfoCollector::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="12MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="12MF">MF</dfn>) override;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <i  data-doc="_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE">// Call determineCalleeSaves and then also set the bits for subregs and</i></td></tr>
<tr><th id="60">60</th><td><i  data-doc="_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE">  // fully saved superregs.</i></td></tr>
<tr><th id="61">61</th><td>  <em>static</em> <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE" title='(anonymous namespace)::RegUsageInfoCollector::computeCalleeSavedRegs' data-type='static void (anonymous namespace)::RegUsageInfoCollector::computeCalleeSavedRegs(llvm::BitVector &amp; SavedRegs, llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE">computeCalleeSavedRegs</a>(<a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col3 decl" id="13SavedRegs" title='SavedRegs' data-type='llvm::BitVector &amp;' data-ref="13SavedRegs">SavedRegs</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="14MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="14MF">MF</dfn>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::RegUsageInfoCollector::ID" title='(anonymous namespace)::RegUsageInfoCollector::ID' data-type='char' data-ref="(anonymousnamespace)::RegUsageInfoCollector::ID">ID</dfn>;</td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>} <i>// end of anonymous namespace</i></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::RegUsageInfoCollector" title='(anonymous namespace)::RegUsageInfoCollector' data-ref="(anonymousnamespace)::RegUsageInfoCollector">RegUsageInfoCollector</a>::<dfn class="tu decl def" id="(anonymousnamespace)::RegUsageInfoCollector::ID" title='(anonymous namespace)::RegUsageInfoCollector::ID' data-type='char' data-ref="(anonymousnamespace)::RegUsageInfoCollector::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeRegUsageInfoCollectorPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(RegUsageInfoCollector, <q>"RegUsageInfoCollector"</q>,</td></tr>
<tr><th id="71">71</th><td>                      <q>"Register Usage Information Collector"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="72">72</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializePhysicalRegisterUsageInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(PhysicalRegisterUsageInfo)</td></tr>
<tr><th id="73">73</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Register Usage Information Collector&quot;, &quot;RegUsageInfoCollector&quot;, &amp;RegUsageInfoCollector::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;RegUsageInfoCollector&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeRegUsageInfoCollectorPassFlag; void llvm::initializeRegUsageInfoCollectorPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeRegUsageInfoCollectorPassFlag, initializeRegUsageInfoCollectorPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::RegUsageInfoCollector" title='(anonymous namespace)::RegUsageInfoCollector' data-ref="(anonymousnamespace)::RegUsageInfoCollector">RegUsageInfoCollector</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegUsageInfoCollector"</q>,</td></tr>
<tr><th id="74">74</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Register Usage Information Collector"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><a class="type" href="../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm27createRegUsageInfoCollectorEv" title='llvm::createRegUsageInfoCollector' data-ref="_ZN4llvm27createRegUsageInfoCollectorEv">createRegUsageInfoCollector</dfn>() {</td></tr>
<tr><th id="77">77</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::RegUsageInfoCollector" title='(anonymous namespace)::RegUsageInfoCollector' data-ref="(anonymousnamespace)::RegUsageInfoCollector">RegUsageInfoCollector</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121RegUsageInfoCollectorC1Ev" title='(anonymous namespace)::RegUsageInfoCollector::RegUsageInfoCollector' data-use='c' data-ref="_ZN12_GLOBAL__N_121RegUsageInfoCollectorC1Ev">(</a>);</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegUsageInfoCollector" title='(anonymous namespace)::RegUsageInfoCollector' data-ref="(anonymousnamespace)::RegUsageInfoCollector">RegUsageInfoCollector</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RegUsageInfoCollector::runOnMachineFunction' data-type='bool (anonymous namespace)::RegUsageInfoCollector::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_121RegUsageInfoCollector20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="15MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="15MF">MF</dfn>) {</td></tr>
<tr><th id="81">81</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="16MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="16MRI">MRI</dfn> = &amp;<a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="82">82</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="17TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="17TRI">TRI</dfn> = <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="83">83</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a> &amp;<dfn class="local col8 decl" id="18TM" title='TM' data-type='const llvm::LLVMTargetMachine &amp;' data-ref="18TM">TM</dfn> = <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ip-regalloc&quot;)) { dbgs() &lt;&lt; &quot; -------------------- &quot; &lt;&lt; getPassName() &lt;&lt; &quot; -------------------- \n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -------------------- "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="virtual tu member" href="#_ZNK12_GLOBAL__N_121RegUsageInfoCollector11getPassNameEv" title='(anonymous namespace)::RegUsageInfoCollector::getPassName' data-use='c' data-ref="_ZNK12_GLOBAL__N_121RegUsageInfoCollector11getPassNameEv">getPassName</a>()</td></tr>
<tr><th id="86">86</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -------------------- \n"</q>);</td></tr>
<tr><th id="87">87</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ip-regalloc&quot;)) { dbgs() &lt;&lt; &quot;Function Name : &quot; &lt;&lt; MF.getName() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Function Name : "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col9 decl" id="19RegMask" title='RegMask' data-type='std::vector&lt;uint32_t&gt;' data-ref="19RegMask">RegMask</dfn>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i>// Compute the size of the bit vector to represent all the registers.</i></td></tr>
<tr><th id="92">92</th><td><i>  // The bit vector is broken into 32-bit chunks, thus takes the ceil of</i></td></tr>
<tr><th id="93">93</th><td><i>  // the number of registers divided by 32 for the size.</i></td></tr>
<tr><th id="94">94</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="20RegMaskSize" title='RegMaskSize' data-type='unsigned int' data-ref="20RegMaskSize">RegMaskSize</dfn> = <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14getRegMaskSizeEj" title='llvm::MachineOperand::getRegMaskSize' data-ref="_ZN4llvm14MachineOperand14getRegMaskSizeEj">getRegMaskSize</a>(<a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="95">95</th><td>  <a class="local col9 ref" href="#19RegMask" title='RegMask' data-ref="19RegMask">RegMask</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="local col0 ref" href="#20RegMaskSize" title='RegMaskSize' data-ref="20RegMaskSize">RegMaskSize</a>, ~((<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>)<var>0</var>));</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>const</em> <a class="type" href="../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col1 decl" id="21F" title='F' data-type='const llvm::Function &amp;' data-ref="21F">F</dfn> = <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterUsageInfo.h.html#llvm::PhysicalRegisterUsageInfo" title='llvm::PhysicalRegisterUsageInfo' data-ref="llvm::PhysicalRegisterUsageInfo">PhysicalRegisterUsageInfo</a> &amp;<dfn class="local col2 decl" id="22PRUI" title='PRUI' data-type='llvm::PhysicalRegisterUsageInfo &amp;' data-ref="22PRUI">PRUI</dfn> = <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterUsageInfo.h.html#llvm::PhysicalRegisterUsageInfo" title='llvm::PhysicalRegisterUsageInfo' data-ref="llvm::PhysicalRegisterUsageInfo">PhysicalRegisterUsageInfo</a>&gt;();</td></tr>
<tr><th id="100">100</th><td>  <a class="local col2 ref" href="#22PRUI" title='PRUI' data-ref="22PRUI">PRUI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterUsageInfo.h.html#_ZN4llvm25PhysicalRegisterUsageInfo16setTargetMachineERKNS_17LLVMTargetMachineE" title='llvm::PhysicalRegisterUsageInfo::setTargetMachine' data-ref="_ZN4llvm25PhysicalRegisterUsageInfo16setTargetMachineERKNS_17LLVMTargetMachineE">setTargetMachine</a>(<a class="local col8 ref" href="#18TM" title='TM' data-ref="18TM">TM</a>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ip-regalloc&quot;)) { dbgs() &lt;&lt; &quot;Clobbered Registers: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Clobbered Registers: "</q>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ev" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ev"></a><dfn class="local col3 decl" id="23SavedRegs" title='SavedRegs' data-type='llvm::BitVector' data-ref="23SavedRegs">SavedRegs</dfn>;</td></tr>
<tr><th id="105">105</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE" title='(anonymous namespace)::RegUsageInfoCollector::computeCalleeSavedRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE">computeCalleeSavedRegs</a>(<span class='refarg'><a class="local col3 ref" href="#23SavedRegs" title='SavedRegs' data-ref="23SavedRegs">SavedRegs</a></span>, <span class='refarg'><a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a></span>);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col4 decl" id="24UsedPhysRegsMask" title='UsedPhysRegsMask' data-type='const llvm::BitVector &amp;' data-ref="24UsedPhysRegsMask">UsedPhysRegsMask</dfn> = <a class="local col6 ref" href="#16MRI" title='MRI' data-ref="16MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo19getUsedPhysRegsMaskEv" title='llvm::MachineRegisterInfo::getUsedPhysRegsMask' data-ref="_ZNK4llvm19MachineRegisterInfo19getUsedPhysRegsMaskEv">getUsedPhysRegsMask</a>();</td></tr>
<tr><th id="108">108</th><td>  <em>auto</em> <dfn class="local col5 decl" id="25SetRegAsDefined" title='SetRegAsDefined' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/RegUsageInfoCollector.cpp:108:26)' data-ref="25SetRegAsDefined">SetRegAsDefined</dfn> = [&amp;RegMask] (<em>unsigned</em> <dfn class="local col6 decl" id="26Reg" title='Reg' data-type='unsigned int' data-ref="26Reg">Reg</dfn>) {</td></tr>
<tr><th id="109">109</th><td>    <a class="local col9 ref" href="#19RegMask" title='RegMask' data-ref="19RegMask">RegMask</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#26Reg" title='Reg' data-ref="26Reg">Reg</a> / <var>32</var>]</a> &amp;= ~(<var>1u</var> &lt;&lt; <a class="local col6 ref" href="#26Reg" title='Reg' data-ref="26Reg">Reg</a> % <var>32</var>);</td></tr>
<tr><th id="110">110</th><td>  };</td></tr>
<tr><th id="111">111</th><td>  <i>// Scan all the physical registers. When a register is defined in the current</i></td></tr>
<tr><th id="112">112</th><td><i>  // function set it and all the aliasing registers as defined in the regmask.</i></td></tr>
<tr><th id="113">113</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="27PReg" title='PReg' data-type='unsigned int' data-ref="27PReg">PReg</dfn> = <var>1</var>, <dfn class="local col8 decl" id="28PRegE" title='PRegE' data-type='unsigned int' data-ref="28PRegE">PRegE</dfn> = <a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col7 ref" href="#27PReg" title='PReg' data-ref="27PReg">PReg</a> &lt; <a class="local col8 ref" href="#28PRegE" title='PRegE' data-ref="28PRegE">PRegE</a>; ++<a class="local col7 ref" href="#27PReg" title='PReg' data-ref="27PReg">PReg</a>) {</td></tr>
<tr><th id="114">114</th><td>    <i>// Don't count registers that are saved and restored.</i></td></tr>
<tr><th id="115">115</th><td>    <b>if</b> (<a class="local col3 ref" href="#23SavedRegs" title='SavedRegs' data-ref="23SavedRegs">SavedRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col7 ref" href="#27PReg" title='PReg' data-ref="27PReg">PReg</a>))</td></tr>
<tr><th id="116">116</th><td>      <b>continue</b>;</td></tr>
<tr><th id="117">117</th><td>    <i>// If a register is defined by an instruction mark it as defined together</i></td></tr>
<tr><th id="118">118</th><td><i>    // with all it's unsaved aliases.</i></td></tr>
<tr><th id="119">119</th><td>    <b>if</b> (!<a class="local col6 ref" href="#16MRI" title='MRI' data-ref="16MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_emptyEj" title='llvm::MachineRegisterInfo::def_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9def_emptyEj">def_empty</a>(<a class="local col7 ref" href="#27PReg" title='PReg' data-ref="27PReg">PReg</a>)) {</td></tr>
<tr><th id="120">120</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col9 decl" id="29AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="29AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#27PReg" title='PReg' data-ref="27PReg">PReg</a>, <a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI">TRI</a>, <b>true</b>); <a class="local col9 ref" href="#29AI" title='AI' data-ref="29AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col9 ref" href="#29AI" title='AI' data-ref="29AI">AI</a>)</td></tr>
<tr><th id="121">121</th><td>        <b>if</b> (!<a class="local col3 ref" href="#23SavedRegs" title='SavedRegs' data-ref="23SavedRegs">SavedRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col9 ref" href="#29AI" title='AI' data-ref="29AI">AI</a>))</td></tr>
<tr><th id="122">122</th><td>          <a class="local col5 ref" href="#25SetRegAsDefined" title='SetRegAsDefined' data-ref="25SetRegAsDefined">SetRegAsDefined</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col9 ref" href="#29AI" title='AI' data-ref="29AI">AI</a>);</td></tr>
<tr><th id="123">123</th><td>      <b>continue</b>;</td></tr>
<tr><th id="124">124</th><td>    }</td></tr>
<tr><th id="125">125</th><td>    <i>// If a register is in the UsedPhysRegsMask set then mark it as defined.</i></td></tr>
<tr><th id="126">126</th><td><i>    // All clobbered aliases will also be in the set, so we can skip setting</i></td></tr>
<tr><th id="127">127</th><td><i>    // as defined all the aliases here.</i></td></tr>
<tr><th id="128">128</th><td>    <b>if</b> (<a class="local col4 ref" href="#24UsedPhysRegsMask" title='UsedPhysRegsMask' data-ref="24UsedPhysRegsMask">UsedPhysRegsMask</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col7 ref" href="#27PReg" title='PReg' data-ref="27PReg">PReg</a>))</td></tr>
<tr><th id="129">129</th><td>      <a class="local col5 ref" href="#25SetRegAsDefined" title='SetRegAsDefined' data-ref="25SetRegAsDefined">SetRegAsDefined</a>(<a class="local col7 ref" href="#27PReg" title='PReg' data-ref="27PReg">PReg</a>);</td></tr>
<tr><th id="130">130</th><td>  }</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZN4llvm19TargetFrameLowering17isSafeForNoCSROptERKNS_8FunctionE" title='llvm::TargetFrameLowering::isSafeForNoCSROpt' data-ref="_ZN4llvm19TargetFrameLowering17isSafeForNoCSROptERKNS_8FunctionE">isSafeForNoCSROpt</a>(<a class="local col1 ref" href="#21F" title='F' data-ref="21F">F</a>)) {</td></tr>
<tr><th id="133">133</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#35" title='NumCSROpt' data-ref="NumCSROpt">NumCSROpt</a>;</td></tr>
<tr><th id="134">134</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ip-regalloc&quot;)) { dbgs() &lt;&lt; MF.getName() &lt;&lt; &quot; function optimized for not having CSR.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#15MF" title='MF' data-ref="15MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>()</td></tr>
<tr><th id="135">135</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" function optimized for not having CSR.\n"</q>);</td></tr>
<tr><th id="136">136</th><td>  }</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="30PReg" title='PReg' data-type='unsigned int' data-ref="30PReg">PReg</dfn> = <var>1</var>, <dfn class="local col1 decl" id="31PRegE" title='PRegE' data-type='unsigned int' data-ref="31PRegE">PRegE</dfn> = <a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col0 ref" href="#30PReg" title='PReg' data-ref="30PReg">PReg</a> &lt; <a class="local col1 ref" href="#31PRegE" title='PRegE' data-ref="31PRegE">PRegE</a>; ++<a class="local col0 ref" href="#30PReg" title='PReg' data-ref="30PReg">PReg</a>)</td></tr>
<tr><th id="139">139</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(&amp;(<a class="local col9 ref" href="#19RegMask" title='RegMask' data-ref="19RegMask">RegMask</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>), <a class="local col0 ref" href="#30PReg" title='PReg' data-ref="30PReg">PReg</a>))</td></tr>
<tr><th id="140">140</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ip-regalloc&quot;)) { dbgs() &lt;&lt; printReg(PReg, TRI) &lt;&lt; &quot; &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#30PReg" title='PReg' data-ref="30PReg">PReg</a>, <a class="local col7 ref" href="#17TRI" title='TRI' data-ref="17TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q>);</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ip-regalloc&quot;)) { dbgs() &lt;&lt; &quot; \n----------------------------------------\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" \n----------------------------------------\n"</q>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <a class="local col2 ref" href="#22PRUI" title='PRUI' data-ref="22PRUI">PRUI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterUsageInfo.h.html#_ZN4llvm25PhysicalRegisterUsageInfo23storeUpdateRegUsageInfoERKNS_8FunctionENS_8ArrayRefIjEE" title='llvm::PhysicalRegisterUsageInfo::storeUpdateRegUsageInfo' data-ref="_ZN4llvm25PhysicalRegisterUsageInfo23storeUpdateRegUsageInfoERKNS_8FunctionENS_8ArrayRefIjEE">storeUpdateRegUsageInfo</a>(<a class="local col1 ref" href="#21F" title='F' data-ref="21F">F</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="local col9 ref" href="#19RegMask" title='RegMask' data-ref="19RegMask">RegMask</a>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegUsageInfoCollector" title='(anonymous namespace)::RegUsageInfoCollector' data-ref="(anonymousnamespace)::RegUsageInfoCollector">RegUsageInfoCollector</a>::</td></tr>
<tr><th id="150">150</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE" title='(anonymous namespace)::RegUsageInfoCollector::computeCalleeSavedRegs' data-type='static void (anonymous namespace)::RegUsageInfoCollector::computeCalleeSavedRegs(llvm::BitVector &amp; SavedRegs, llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE">computeCalleeSavedRegs</dfn>(<a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col2 decl" id="32SavedRegs" title='SavedRegs' data-type='llvm::BitVector &amp;' data-ref="32SavedRegs">SavedRegs</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="33MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="33MF">MF</dfn>) {</td></tr>
<tr><th id="151">151</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a> &amp;<dfn class="local col4 decl" id="34TFI" title='TFI' data-type='const llvm::TargetFrameLowering &amp;' data-ref="34TFI">TFI</dfn> = *<a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" title='llvm::TargetSubtargetInfo::getFrameLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="152">152</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="35TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="35TRI">TRI</dfn> = *<a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <i>// Target will return the set of registers that it saves/restores as needed.</i></td></tr>
<tr><th id="155">155</th><td>  <a class="local col2 ref" href="#32SavedRegs" title='SavedRegs' data-ref="32SavedRegs">SavedRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="156">156</th><td>  <a class="local col4 ref" href="#34TFI" title='TFI' data-ref="34TFI">TFI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::TargetFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</a>(<span class='refarg'><a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a></span>, <span class='refarg'><a class="local col2 ref" href="#32SavedRegs" title='SavedRegs' data-ref="32SavedRegs">SavedRegs</a></span>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i>// Insert subregs.</i></td></tr>
<tr><th id="159">159</th><td>  <em>const</em> <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col6 decl" id="36CSRegs" title='CSRegs' data-type='const MCPhysReg *' data-ref="36CSRegs">CSRegs</dfn> = <a class="local col5 ref" href="#35TRI" title='TRI' data-ref="35TRI">TRI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a>);</td></tr>
<tr><th id="160">160</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="37i" title='i' data-type='unsigned int' data-ref="37i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#36CSRegs" title='CSRegs' data-ref="36CSRegs">CSRegs</a>[<a class="local col7 ref" href="#37i" title='i' data-ref="37i">i</a>]; ++<a class="local col7 ref" href="#37i" title='i' data-ref="37i">i</a>) {</td></tr>
<tr><th id="161">161</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="38Reg" title='Reg' data-type='unsigned int' data-ref="38Reg">Reg</dfn> = <a class="local col6 ref" href="#36CSRegs" title='CSRegs' data-ref="36CSRegs">CSRegs</a>[<a class="local col7 ref" href="#37i" title='i' data-ref="37i">i</a>];</td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (<a class="local col2 ref" href="#32SavedRegs" title='SavedRegs' data-ref="32SavedRegs">SavedRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col8 ref" href="#38Reg" title='Reg' data-ref="38Reg">Reg</a>))</td></tr>
<tr><th id="163">163</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col9 decl" id="39SR" title='SR' data-type='llvm::MCSubRegIterator' data-ref="39SR">SR</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#38Reg" title='Reg' data-ref="38Reg">Reg</a>, &amp;<a class="local col5 ref" href="#35TRI" title='TRI' data-ref="35TRI">TRI</a>, <b>false</b>); <a class="local col9 ref" href="#39SR" title='SR' data-ref="39SR">SR</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#39SR" title='SR' data-ref="39SR">SR</a>)</td></tr>
<tr><th id="164">164</th><td>        <a class="local col2 ref" href="#32SavedRegs" title='SavedRegs' data-ref="32SavedRegs">SavedRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#39SR" title='SR' data-ref="39SR">SR</a>);</td></tr>
<tr><th id="165">165</th><td>  }</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <i>// Insert any register fully saved via subregisters.</i></td></tr>
<tr><th id="168">168</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="40RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="40RC">RC</dfn> : <a class="local col5 ref" href="#35TRI" title='TRI' data-ref="35TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</a>()) {</td></tr>
<tr><th id="169">169</th><td>    <b>if</b> (!<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::CoveredBySubRegs" title='llvm::TargetRegisterClass::CoveredBySubRegs' data-ref="llvm::TargetRegisterClass::CoveredBySubRegs">CoveredBySubRegs</a>)</td></tr>
<tr><th id="170">170</th><td>       <b>continue</b>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="41PReg" title='PReg' data-type='unsigned int' data-ref="41PReg">PReg</dfn> = <var>1</var>, <dfn class="local col2 decl" id="42PRegE" title='PRegE' data-type='unsigned int' data-ref="42PRegE">PRegE</dfn> = <a class="local col5 ref" href="#35TRI" title='TRI' data-ref="35TRI">TRI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col1 ref" href="#41PReg" title='PReg' data-ref="41PReg">PReg</a> &lt; <a class="local col2 ref" href="#42PRegE" title='PRegE' data-ref="42PRegE">PRegE</a>; ++<a class="local col1 ref" href="#41PReg" title='PReg' data-ref="41PReg">PReg</a>) {</td></tr>
<tr><th id="173">173</th><td>      <b>if</b> (<a class="local col2 ref" href="#32SavedRegs" title='SavedRegs' data-ref="32SavedRegs">SavedRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col1 ref" href="#41PReg" title='PReg' data-ref="41PReg">PReg</a>))</td></tr>
<tr><th id="174">174</th><td>        <b>continue</b>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>      <i>// Check if PReg is fully covered by its subregs.</i></td></tr>
<tr><th id="177">177</th><td>      <b>if</b> (!<a class="local col0 ref" href="#40RC" title='RC' data-ref="40RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col1 ref" href="#41PReg" title='PReg' data-ref="41PReg">PReg</a>))</td></tr>
<tr><th id="178">178</th><td>        <b>continue</b>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>      <i>// Add PReg to SavedRegs if all subregs are saved.</i></td></tr>
<tr><th id="181">181</th><td>      <em>bool</em> <dfn class="local col3 decl" id="43AllSubRegsSaved" title='AllSubRegsSaved' data-type='bool' data-ref="43AllSubRegsSaved">AllSubRegsSaved</dfn> = <b>true</b>;</td></tr>
<tr><th id="182">182</th><td>      <em>bool</em> <dfn class="local col4 decl" id="44HasAtLeastOneSubreg" title='HasAtLeastOneSubreg' data-type='bool' data-ref="44HasAtLeastOneSubreg">HasAtLeastOneSubreg</dfn> = <b>false</b>;</td></tr>
<tr><th id="183">183</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col5 decl" id="45SR" title='SR' data-type='llvm::MCSubRegIterator' data-ref="45SR">SR</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col1 ref" href="#41PReg" title='PReg' data-ref="41PReg">PReg</a>, &amp;<a class="local col5 ref" href="#35TRI" title='TRI' data-ref="35TRI">TRI</a>, <b>false</b>); <a class="local col5 ref" href="#45SR" title='SR' data-ref="45SR">SR</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#45SR" title='SR' data-ref="45SR">SR</a>) {</td></tr>
<tr><th id="184">184</th><td>        <a class="local col4 ref" href="#44HasAtLeastOneSubreg" title='HasAtLeastOneSubreg' data-ref="44HasAtLeastOneSubreg">HasAtLeastOneSubreg</a> = <b>true</b>;</td></tr>
<tr><th id="185">185</th><td>        <b>if</b> (!<a class="local col2 ref" href="#32SavedRegs" title='SavedRegs' data-ref="32SavedRegs">SavedRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#45SR" title='SR' data-ref="45SR">SR</a>)) {</td></tr>
<tr><th id="186">186</th><td>          <a class="local col3 ref" href="#43AllSubRegsSaved" title='AllSubRegsSaved' data-ref="43AllSubRegsSaved">AllSubRegsSaved</a> = <b>false</b>;</td></tr>
<tr><th id="187">187</th><td>          <b>break</b>;</td></tr>
<tr><th id="188">188</th><td>        }</td></tr>
<tr><th id="189">189</th><td>      }</td></tr>
<tr><th id="190">190</th><td>      <b>if</b> (<a class="local col3 ref" href="#43AllSubRegsSaved" title='AllSubRegsSaved' data-ref="43AllSubRegsSaved">AllSubRegsSaved</a> &amp;&amp; <a class="local col4 ref" href="#44HasAtLeastOneSubreg" title='HasAtLeastOneSubreg' data-ref="44HasAtLeastOneSubreg">HasAtLeastOneSubreg</a>)</td></tr>
<tr><th id="191">191</th><td>        <a class="local col2 ref" href="#32SavedRegs" title='SavedRegs' data-ref="32SavedRegs">SavedRegs</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col1 ref" href="#41PReg" title='PReg' data-ref="41PReg">PReg</a>);</td></tr>
<tr><th id="192">192</th><td>    }</td></tr>
<tr><th id="193">193</th><td>  }</td></tr>
<tr><th id="194">194</th><td>}</td></tr>
<tr><th id="195">195</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
