#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 20 16:53:12 2024
# Process ID: 46828
# Current directory: D:/vivado/CPU_project-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44740 D:\vivado\CPU_project-master\CPU_project.xpr
# Log file: D:/vivado/CPU_project-master/vivado.log
# Journal file: D:/vivado/CPU_project-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/CPU_project-master/CPU_project.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado/CPU_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/¼û/Desktop/uart_tools/uart_tools/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/xsim.dir/Ifetch_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 20 16:54:21 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 785.473 ; gain = 8.797
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 805.793 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/Ifetch_sim/top/instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/Ifetch_sim/top/decoder/PC}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/Ifetch_sim/top/if1/instruction}} 
add_wave {{/Ifetch_sim/top/if1/PC}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/Ifetch_sim/top/decoder/opcode}} 
add_wave {{/Ifetch_sim/top/alu/imm32}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 909.953 ; gain = 0.000
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/Ifetch_sim/top/decoder/opcode}} 
add_wave {{/Ifetch_sim/top/decoder/instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 910.520 ; gain = 0.000
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/Ifetch_sim/top/PC}} 
add_wave {{/Ifetch_sim/top/instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jump [D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.if1.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
log_wave -r {/Ifetch_sim/top/decoder_instance/RF} 
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/Ifetch_sim/top/PC}} 
add_wave {{/Ifetch_sim/top/instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/Ifetch_sim/top/decoder_instance/opcode}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/Ifetch_sim/top/decoder_instance/read_data1}} 
add_wave {{/Ifetch_sim/top/decoder_instance/read_data2}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add_wave {{/Ifetch_sim/top/alu/imm32}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 934.715 ; gain = 0.000
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 934.715 ; gain = 0.000
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetch_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Ifetch_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ifetch_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ifetch_sim_behav -key {Behavioral:sim_1:Functional:Ifetch_sim} -tclbatch {Ifetch_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Ifetch_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ifetch_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 939.004 ; gain = 0.000
add_wave {{/Ifetch_sim/top/decoder_instance/RF}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Ifetch_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ifetch_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Ifetch_sim_behav xil_defaultlib.Ifetch_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Ifetch_sim.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Ifetch_sim.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v w ]
add_files -fileset sim_1 D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v
update_compile_order -fileset sim_1
set_property top Test_IO [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/Test/uart_tools/Test_io.coe' provided. It will be converted relative to IP Instance files '../../../../../CPU_project/Test/uart_tools/Test_io.coe'
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/CPU_project-master/CPU_project.runs/InstMem_synth_1

launch_runs -jobs 8 InstMem_synth_1
[Mon May 20 17:41:14 2024] Launched InstMem_synth_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/xsim.dir/Test_IO_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 20 17:41:24 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_IO_behav -key {Behavioral:sim_1:Functional:Test_IO} -tclbatch {Test_IO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_IO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_IO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.375 ; gain = 0.000
run all
add_wave {{/Test_IO/top/clk}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.375 ; gain = 0.000
run all
add_wave {{/Test_IO/top/memorio/io_wdata}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
add_wave {{/Test_IO/top/ifetch_instance/instruction}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_IO_behav -key {Behavioral:sim_1:Functional:Test_IO} -tclbatch {Test_IO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_IO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_IO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.023 ; gain = 3.980
run all
add_wave {{/Test_IO/top/clk}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
add_wave {{/Test_IO/top/memorio/write}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
add_wave {{/Test_IO/top/memorio/r_rdata}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
add_wave {{/Test_IO/top/Read_Data2}} 
add_wave {{/Test_IO/top/instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
add_wave {{/Test_IO/top/decoder_instance/imm32}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_IO_behav -key {Behavioral:sim_1:Functional:Test_IO} -tclbatch {Test_IO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_IO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_IO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.602 ; gain = 0.465
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_IO_behav -key {Behavioral:sim_1:Functional:Test_IO} -tclbatch {Test_IO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_IO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_IO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.512 ; gain = 0.000
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.727 ; gain = 0.777
add_wave {{/Test_IO/top/alu/ReadData1}} 
add_wave {{/Test_IO/top/alu/ReadData2}} 
add_wave {{/Test_IO/top/alu/imm32}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.348 ; gain = 0.000
run all
add_wave {{/Test_IO/top/memorio/r_wdata}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
add_wave {{/Test_IO/top/controller_instance/instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_bne.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/Test/uart_tools/Test_bne.coe' provided. It will be converted relative to IP Instance files '../../../../../CPU_project/Test/uart_tools/Test_bne.coe'
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/¼û/Desktop/uart_tools/uart_tools/SEU_CSE_507_user_uart_bmpg_1.3'.
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/CPU_project-master/CPU_project.runs/InstMem_synth_1

launch_runs -jobs 8 InstMem_synth_1
[Mon May 20 22:04:30 2024] Launched InstMem_synth_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_IO_behav -key {Behavioral:sim_1:Functional:Test_IO} -tclbatch {Test_IO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_IO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_IO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1393.289 ; gain = 0.000
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_bne.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/Test/uart_tools/Test_bne.coe' provided. It will be converted relative to IP Instance files '../../../../../CPU_project/Test/uart_tools/Test_bne.coe'
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/CPU_project-master/CPU_project.runs/InstMem_synth_1

launch_runs -jobs 8 InstMem_synth_1
[Mon May 20 22:09:03 2024] Launched InstMem_synth_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/InstMem_synth_1/runme.log
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_IO_behav -key {Behavioral:sim_1:Functional:Test_IO} -tclbatch {Test_IO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_IO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_IO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1402.871 ; gain = 0.000
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/immgen/instruction}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io.coe}] [get_ips InstMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/vivado/CPU_project/Test/uart_tools/Test_io.coe' provided. It will be converted relative to IP Instance files '../../../../../CPU_project/Test/uart_tools/Test_io.coe'
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstMem'...
catch { config_ip_cache -export [get_ips -all InstMem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP InstMem, cache-ID = fe65b054f0b14eb0; cache size = 8.526 MB.
catch { [ delete_ip_run [get_ips -all InstMem] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado/CPU_project-master/CPU_project.runs/InstMem_synth_1

INFO: [Project 1-386] Moving file 'D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci' from fileset 'InstMem' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci'
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.562 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1410.562 ; gain = 0.000
add_wave {{/Test_IO/top/memorio/io_rdata}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
add_wave {{/Test_IO/top/memorio/r_wdata}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
add_wave {{/Test_IO/top/decoder_instance/dout}} 
add_wave {{/Test_IO/top/decoder_instance/wb/writeback}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/InstMem.mif'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_io.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/prgrom32.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/testrom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_rom.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_slt.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/test_R_U.coe'
INFO: [SIM-utils-43] Exported 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/Test_bne.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d635bbb6e3d94823a6065f2bfeb4efe2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_IO_behav xil_defaultlib.Test_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALUMain
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Test_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_IO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Test_IO.top.ifetch_instance.imem.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Test_IO.top.dmem.udram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.562 ; gain = 0.000
run all
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci' is already up-to-date
[Mon May 20 22:59:03 2024] Launched synth_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/synth_1/runme.log
file mkdir D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1
file mkdir D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new
close [ open D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc w ]
add_files -fileset constrs_1 D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc
reset_run synth_1
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci' is already up-to-date
[Mon May 20 23:01:25 2024] Launched synth_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/synth_1/runme.log
[Mon May 20 23:01:25 2024] Launched impl_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci' is already up-to-date
[Mon May 20 23:03:21 2024] Launched impl_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'clk1'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/RAM.dcp' for cell 'dmem/udram'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.dcp' for cell 'ifetch_instance/imem'
INFO: [Netlist 29-17] Analyzing 290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clk1/inst'
Finished Parsing XDC File [d:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'clk1/inst'
Parsing XDC File [d:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clk1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xdc:57]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2127.156 ; gain = 557.152
Finished Parsing XDC File [d:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'clk1/inst'
Parsing XDC File [D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc]
WARNING: [Vivado 12-584] No ports matched 'oldClk'. [D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oldClk'. [D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 30 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2127.156 ; gain = 703.410
set_property IOSTANDARD LVCMOS33 [get_ports [list old_clk]]
place_ports old_clk R17
set_property is_loc_fixed false [get_ports [list  old_clk]]
place_ports old_clk P17
set_property target_constrs_file D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci' is already up-to-date
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2142.652 ; gain = 0.000
[Mon May 20 23:06:24 2024] Launched impl_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May 21 00:27:46 2024] Launched synth_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/synth_1/runme.log
[Tue May 21 00:27:46 2024] Launched impl_1...
Run output will be captured here: D:/vivado/CPU_project-master/CPU_project.runs/impl_1/runme.log
