Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  8 10:09:05 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2270 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2270 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2270 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.296    -3511.646                    847                 2745        0.107        0.000                      0                 2745        4.020        0.000                       0                  1175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -38.296    -3511.646                    847                 2745        0.107        0.000                      0                 2745        4.020        0.000                       0                  1175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          847  Failing Endpoints,  Worst Slack      -38.296ns,  Total Violation    -3511.646ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.296ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.746ns  (logic 15.899ns (34.755%)  route 29.847ns (65.245%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.854ns
    Time borrowed from endpoint:      4.854ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.908     3.202    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.326 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     3.487    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     3.902    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.026 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     4.184    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.470    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.594 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.881    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.005 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.268    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.392 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.543    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.962    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.086 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     6.377    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.293     6.793    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.917 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.220    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.344 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.643    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.767 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.926    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.050 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     8.348    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.472 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.766    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.890 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.198    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.322 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.481    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.605 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.034 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.328    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.452 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.716    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.840 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.989    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.113 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.406    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.530 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    11.821    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.945 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.096    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.220 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.374    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.498 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.960 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.112    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.236 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.534    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.658 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.809    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.933 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.087    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.211 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.495    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X31Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.619 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    14.920    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.044 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.193    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.317 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.471    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.595 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    15.877    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.001 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.153    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.277 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    16.579    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.703 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.006    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.130 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.416 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.279    17.695    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    17.980    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.104 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.395    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.519 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.670    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.794 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.948    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.072 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.404    19.476    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.600 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.752    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    20.186    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.310 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.413    20.723    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.847 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.005    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.129 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.412    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.536 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.812 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.230 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    22.677    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.801 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    23.097    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.221 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    23.509    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.633 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.897    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.021 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.170    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.294 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.592    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    25.066    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.190 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.296    25.486    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.610 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    25.873    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.997 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.298    26.294    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.418 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.767    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X24Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.293 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.635    27.928    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.454 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    29.101    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X25Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.627 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.979    30.606    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.156 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.028    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X27Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.554 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    33.393    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X28Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.919 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.790    34.709    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    36.156    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.706 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.804    37.510    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.036 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    38.667    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.193 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.820    40.013    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.563 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    41.203    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.729 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.651    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.177 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.011    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.537 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.658    45.196    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.746 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.746    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X30Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                4.854     7.449    
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                         -45.746    
  -------------------------------------------------------------------
                         slack                                -38.296    

Slack (VIOLATED) :        -38.066ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.760ns  (logic 15.913ns (34.775%)  route 29.847ns (65.225%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.908     3.202    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.326 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     3.487    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     3.902    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.026 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     4.184    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.470    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.594 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.881    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.005 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.268    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.392 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.543    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.962    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.086 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     6.377    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.293     6.793    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.917 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.220    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.344 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.643    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.767 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.926    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.050 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     8.348    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.472 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.766    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.890 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.198    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.322 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.481    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.605 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.034 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.328    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.452 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.716    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.840 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.989    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.113 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.406    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.530 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    11.821    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.945 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.096    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.220 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.374    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.498 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.960 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.112    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.236 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.534    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.658 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.809    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.933 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.087    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.211 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.495    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X31Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.619 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    14.920    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.044 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.193    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.317 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.471    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.595 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    15.877    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.001 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.153    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.277 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    16.579    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.703 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.006    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.130 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.416 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.279    17.695    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    17.980    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.104 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.395    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.519 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.670    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.794 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.948    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.072 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.404    19.476    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.600 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.752    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    20.186    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.310 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.413    20.723    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.847 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.005    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.129 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.412    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.536 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.812 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.230 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    22.677    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.801 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    23.097    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.221 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    23.509    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.633 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.897    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.021 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.170    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.294 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.592    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    25.066    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.190 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.296    25.486    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.610 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    25.873    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.997 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.298    26.294    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.418 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.767    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X24Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.293 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.635    27.928    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.454 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    29.101    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X25Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.627 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.979    30.606    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.156 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.028    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X27Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.554 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    33.393    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X28Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.919 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.790    34.709    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    36.156    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.706 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.804    37.510    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.036 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    38.667    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.193 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.820    40.013    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.563 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    41.203    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.729 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.651    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.177 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.011    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.537 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.658    45.196    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    45.760 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.760    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X30Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.098     7.693    
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                         -45.760    
  -------------------------------------------------------------------
                         slack                                -38.066    

Slack (VIOLATED) :        -37.990ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.684ns  (logic 15.837ns (34.667%)  route 29.847ns (65.333%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.908     3.202    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.326 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     3.487    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     3.902    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.026 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     4.184    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.470    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.594 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.881    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.005 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.268    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.392 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.543    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.962    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.086 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     6.377    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.293     6.793    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.917 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.220    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.344 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.643    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.767 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.926    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.050 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     8.348    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.472 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.766    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.890 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.198    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.322 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.481    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.605 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.034 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.328    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.452 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.716    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.840 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.989    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.113 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.406    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.530 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    11.821    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.945 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.096    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.220 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.374    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.498 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.960 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.112    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.236 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.534    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.658 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.809    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.933 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.087    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.211 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.495    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X31Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.619 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    14.920    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.044 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.193    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.317 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.471    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.595 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    15.877    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.001 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.153    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.277 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    16.579    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.703 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.006    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.130 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.416 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.279    17.695    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    17.980    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.104 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.395    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.519 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.670    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.794 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.948    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.072 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.404    19.476    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.600 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.752    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    20.186    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.310 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.413    20.723    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.847 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.005    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.129 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.412    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.536 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.812 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.230 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    22.677    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.801 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    23.097    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.221 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    23.509    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.633 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.897    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.021 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.170    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.294 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.592    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    25.066    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.190 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.296    25.486    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.610 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    25.873    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.997 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.298    26.294    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.418 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.767    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X24Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.293 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.635    27.928    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.454 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    29.101    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X25Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.627 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.979    30.606    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.156 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.028    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X27Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.554 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    33.393    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X28Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.919 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.790    34.709    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    36.156    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.706 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.804    37.510    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.036 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    38.667    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.193 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.820    40.013    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.563 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    41.203    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.729 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.651    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.177 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.011    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.537 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.658    45.196    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    45.684 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.684    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X30Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.098     7.693    
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                         -45.684    
  -------------------------------------------------------------------
                         slack                                -37.990    

Slack (VIOLATED) :        -37.895ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.589ns  (logic 15.742ns (34.531%)  route 29.847ns (65.469%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.908     3.202    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.326 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     3.487    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     3.902    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.026 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     4.184    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.470    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.594 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.881    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.005 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.268    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.392 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.543    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.962    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.086 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     6.377    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.293     6.793    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.917 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.220    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.344 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.643    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.767 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.926    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.050 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     8.348    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.472 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.766    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.890 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.198    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.322 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.481    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.605 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.034 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.328    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.452 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.716    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.840 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.989    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.113 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.406    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.530 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    11.821    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.945 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.096    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.220 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.374    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.498 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.960 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.112    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.236 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.534    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.658 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.809    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.933 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.087    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.211 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.495    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X31Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.619 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    14.920    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.044 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.193    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.317 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.471    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.595 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    15.877    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.001 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.153    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.277 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    16.579    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.703 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.006    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.130 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.416 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.279    17.695    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    17.980    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.104 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.395    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.519 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.670    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.794 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.948    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.072 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.404    19.476    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.600 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.752    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    20.186    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.310 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.413    20.723    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.847 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.005    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.129 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.412    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.536 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.812 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.230 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    22.677    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.801 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    23.097    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.221 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    23.509    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.633 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.897    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.021 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.170    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.294 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.592    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    25.066    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.190 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.296    25.486    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.610 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    25.873    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.997 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.298    26.294    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.418 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.767    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X24Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.293 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.635    27.928    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.454 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    29.101    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X25Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.627 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.979    30.606    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.156 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.028    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X27Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.554 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    33.393    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X28Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.919 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.790    34.709    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    36.156    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.706 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.804    37.510    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.036 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    38.667    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.193 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.820    40.013    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.563 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    41.203    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.729 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.651    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.177 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.011    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.537 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.658    45.196    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    45.589 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.589    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X30Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.098     7.693    
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                         -45.589    
  -------------------------------------------------------------------
                         slack                                -37.895    

Slack (VIOLATED) :        -37.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.162ns  (logic 15.363ns (34.018%)  route 29.799ns (65.982%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.213ns
    Computed max time borrow:         4.787ns
    Time borrowed from endpoint:      4.787ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.908     3.202    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.326 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     3.487    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     3.902    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.026 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     4.184    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.470    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.594 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.881    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.005 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.268    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.392 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.543    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.962    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.086 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     6.377    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.293     6.793    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.917 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.220    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.344 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.643    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.767 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.926    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.050 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     8.348    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.472 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.766    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.890 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.198    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.322 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.481    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.605 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.034 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.328    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.452 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.716    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.840 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.989    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.113 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.406    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.530 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    11.821    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.945 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.096    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.220 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.374    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.498 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.960 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.112    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.236 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.534    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.658 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.809    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.933 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.087    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.211 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.495    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X31Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.619 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    14.920    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.044 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.193    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.317 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.471    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.595 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    15.877    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.001 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.153    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.277 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    16.579    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.703 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.006    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.130 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.416 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.279    17.695    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    17.980    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.104 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.395    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.519 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.670    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.794 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.948    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.072 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.404    19.476    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.600 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.752    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    20.186    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.310 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.413    20.723    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.847 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.005    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.129 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.412    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.536 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.812 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.230 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    22.677    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.801 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    23.097    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.221 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    23.509    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.633 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.897    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.021 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.170    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.294 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.592    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    25.066    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.190 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.296    25.486    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.610 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    25.873    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.997 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.298    26.294    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.418 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.767    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X24Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.293 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.635    27.928    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.454 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    29.101    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X25Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.627 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.979    30.606    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.156 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.028    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X27Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.554 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    33.393    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X28Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.919 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.790    34.709    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    36.156    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.706 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.804    37.510    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.036 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    38.667    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.193 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.820    40.013    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.563 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    41.203    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.729 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.651    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.177 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.011    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.551 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.610    45.162    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X30Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.571     2.750    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.750    
                         clock uncertainty           -0.154     2.596    
                         time borrowed                4.787     7.383    
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                         -45.162    
  -------------------------------------------------------------------
                         slack                                -37.778    

Slack (VIOLATED) :        -37.733ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.084ns  (logic 15.288ns (33.910%)  route 29.796ns (66.090%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.246ns
    Computed max time borrow:         4.754ns
    Time borrowed from endpoint:      4.754ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.908     3.202    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.326 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     3.487    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     3.902    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.026 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     4.184    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.470    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.594 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.881    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.005 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.268    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.392 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.543    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.962    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.086 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     6.377    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.293     6.793    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.917 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.220    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.344 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.643    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.767 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.926    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.050 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     8.348    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.472 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.766    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.890 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.198    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.322 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.481    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.605 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.034 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.328    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.452 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.716    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.840 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.989    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.113 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.406    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.530 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    11.821    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.945 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.096    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.220 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.374    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.498 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.960 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.112    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.236 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.534    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.658 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.809    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.933 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.087    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.211 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.495    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X31Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.619 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    14.920    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.044 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.193    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.317 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.471    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.595 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    15.877    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.001 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.153    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.277 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    16.579    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.703 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.006    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.130 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.416 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.279    17.695    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    17.980    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.104 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.395    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.519 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.670    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.794 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.948    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.072 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.404    19.476    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.600 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.752    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    20.186    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.310 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.413    20.723    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.847 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.005    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.129 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.412    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.536 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.812 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.230 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    22.677    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.801 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    23.097    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.221 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    23.509    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.633 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.897    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.021 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.170    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.294 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.592    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    25.066    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.190 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.296    25.486    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.610 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    25.873    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.997 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.298    26.294    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.418 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.767    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X24Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.293 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.635    27.928    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.454 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    29.101    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X25Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.627 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.979    30.606    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.156 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.028    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X27Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.554 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    33.393    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X28Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.919 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.790    34.709    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    36.156    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.706 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.804    37.510    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.036 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    38.667    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.193 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.820    40.013    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.563 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    41.203    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.729 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.651    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.177 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.011    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.476 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.608    45.084    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X30Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.571     2.750    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.750    
                         clock uncertainty           -0.154     2.596    
                         time borrowed                4.754     7.350    
  -------------------------------------------------------------------
                         required time                          7.350    
                         arrival time                         -45.084    
  -------------------------------------------------------------------
                         slack                                -37.733    

Slack (VIOLATED) :        -37.680ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.466ns  (logic 15.349ns (33.759%)  route 30.117ns (66.241%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.190ns
    Computed max time borrow:         5.190ns
    Time borrowed from endpoint:      5.190ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         5.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.908     3.202    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.326 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     3.487    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     3.902    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.026 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     4.184    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.470    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.594 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.881    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.005 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.268    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.392 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.543    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.962    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.086 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     6.377    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.293     6.793    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.917 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.220    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.344 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.643    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.767 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.926    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.050 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     8.348    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.472 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.766    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.890 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.198    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.322 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.481    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.605 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.034 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.328    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.452 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.716    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.840 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.989    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.113 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.406    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.530 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    11.821    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.945 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.096    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.220 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.374    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.498 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.960 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.112    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.236 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.534    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.658 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.809    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.933 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.087    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.211 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.495    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X31Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.619 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    14.920    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.044 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.193    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.317 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.471    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.595 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    15.877    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.001 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.153    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.277 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    16.579    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.703 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.006    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.130 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.416 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.279    17.695    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    17.980    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.104 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.395    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.519 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.670    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.794 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.948    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.072 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.404    19.476    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.600 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.752    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    20.186    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.310 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.413    20.723    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.847 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.005    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.129 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.412    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.536 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.812 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.230 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    22.677    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.801 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    23.097    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.221 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    23.509    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.633 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.897    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.021 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.170    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.294 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.592    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    25.066    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.190 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.296    25.486    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.610 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    25.873    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.997 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.298    26.294    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.418 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.767    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X24Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.293 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.635    27.928    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.454 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    29.101    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X25Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.627 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.979    30.606    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.156 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.028    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X27Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.554 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    33.393    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X28Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.919 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.790    34.709    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    36.156    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.706 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.804    37.510    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.036 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    38.667    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.193 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.820    40.013    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.563 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    41.203    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.729 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.651    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.177 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.011    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.537 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.929    45.466    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X30Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.571     2.750    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.750    
                         clock uncertainty           -0.154     2.596    
                         time borrowed                5.190     7.786    
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                         -45.466    
  -------------------------------------------------------------------
                         slack                                -37.680    

Slack (VIOLATED) :        -37.541ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.861ns  (logic 15.202ns (33.887%)  route 29.659ns (66.113%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.276ns
    Computed max time borrow:         4.724ns
    Time borrowed from endpoint:      4.724ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.908     3.202    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.326 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     3.487    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     3.902    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.026 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     4.184    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.470    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.594 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.881    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.005 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.268    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.392 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.543    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.962    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.086 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     6.377    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.293     6.793    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.917 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.220    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.344 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.643    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.767 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.926    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.050 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     8.348    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.472 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.766    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.890 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.198    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.322 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.481    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.605 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.034 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.328    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.452 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.716    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.840 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.989    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.113 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.406    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.530 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    11.821    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.945 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.096    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.220 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.374    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.498 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.960 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.112    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.236 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.534    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.658 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.809    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.933 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.087    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.211 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.495    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X31Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.619 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    14.920    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.044 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.193    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.317 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.471    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.595 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    15.877    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.001 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.153    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.277 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    16.579    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.703 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.006    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.130 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.416 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.279    17.695    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    17.980    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.104 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.395    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.519 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.670    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.794 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.948    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.072 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.404    19.476    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.600 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.752    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    20.186    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.310 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.413    20.723    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.847 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.005    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.129 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.412    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.536 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.812 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.230 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    22.677    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.801 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    23.097    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.221 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    23.509    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.633 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.897    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.021 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.170    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.294 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.592    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    25.066    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.190 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.296    25.486    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.610 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    25.873    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.997 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.298    26.294    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.418 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.767    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X24Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.293 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.635    27.928    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.454 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    29.101    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X25Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.627 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.979    30.606    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.156 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.028    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X27Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.554 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    33.393    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X28Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.919 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.790    34.709    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    36.156    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.706 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.804    37.510    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.036 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    38.667    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.193 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.820    40.013    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.563 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    41.203    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.729 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.651    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.177 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.011    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.390 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.471    44.861    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X30Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.571     2.750    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X30Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.750    
                         clock uncertainty           -0.154     2.596    
                         time borrowed                4.724     7.320    
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                         -44.861    
  -------------------------------------------------------------------
                         slack                                -37.541    

Slack (VIOLATED) :        -35.537ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.191ns  (logic 14.837ns (34.352%)  route 28.354ns (65.648%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.908     3.202    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.326 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     3.487    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     3.902    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.026 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     4.184    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.470    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.594 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.881    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.005 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.268    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.392 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.543    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.962    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.086 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     6.377    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.293     6.793    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.917 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.220    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.344 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.643    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.767 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.926    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.050 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     8.348    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.472 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.766    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.890 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.198    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.322 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.481    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.605 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.034 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.328    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.452 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.716    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.840 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.989    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.113 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.406    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.530 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    11.821    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.945 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.096    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.220 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.374    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.498 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.960 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.112    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.236 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.534    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.658 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.809    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.933 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.087    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.211 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.495    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X31Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.619 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    14.920    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.044 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.193    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.317 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.471    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.595 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    15.877    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.001 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.153    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.277 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    16.579    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.703 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.006    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.130 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.416 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.279    17.695    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    17.980    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.104 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.395    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.519 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.670    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.794 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.948    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.072 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.404    19.476    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.600 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.752    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    20.186    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.310 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.413    20.723    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.847 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.005    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.129 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.412    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.536 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.812 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.230 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    22.677    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.801 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    23.097    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.221 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    23.509    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.633 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.897    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.021 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.170    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.294 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.592    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    25.066    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.190 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.296    25.486    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.610 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    25.873    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.997 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.298    26.294    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.418 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.767    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X24Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.293 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.635    27.928    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.454 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    29.101    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X25Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.627 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.979    30.606    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.156 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.028    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X27Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.554 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    33.393    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X28Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.919 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.790    34.709    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    36.156    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.706 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.804    37.510    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.036 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    38.667    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.193 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.820    40.013    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.563 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    41.203    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.729 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.651    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.191 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.191    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X28Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.571     2.750    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.750    
                         clock uncertainty           -0.154     2.596    
                         time borrowed                5.057     7.653    
  -------------------------------------------------------------------
                         required time                          7.653    
                         arrival time                         -43.191    
  -------------------------------------------------------------------
                         slack                                -35.537    

Slack (VIOLATED) :        -35.462ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.116ns  (logic 14.762ns (34.238%)  route 28.354ns (65.762%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.908     3.202    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.326 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     3.487    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X26Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.611 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.291     3.902    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.026 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     4.184    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.308 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.470    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.594 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287     4.881    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.005 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.263     5.268    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.392 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     5.543    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.667 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.294     5.962    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.086 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291     6.377    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.293     6.793    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.917 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     7.220    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.344 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.643    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.767 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     7.926    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.050 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.298     8.348    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.472 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     8.766    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.890 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.309     9.198    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.322 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158     9.481    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X24Y43         LUT1 (Prop_lut1_I0_O)        0.124     9.605 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.305     9.910    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.034 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    10.328    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.452 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    10.716    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.840 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.989    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X25Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.113 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    11.406    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    11.530 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    11.821    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    11.945 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.096    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.220 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.374    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.124    12.498 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.836    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    12.960 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.112    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X25Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.236 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.534    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.658 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.809    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    13.933 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.087    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X29Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.211 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.495    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X31Y49         LUT1 (Prop_lut1_I0_O)        0.124    14.619 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    14.920    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.044 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    15.193    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.317 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.471    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.124    15.595 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    15.877    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.001 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.151    16.153    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X29Y48         LUT1 (Prop_lut1_I0_O)        0.124    16.277 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    16.579    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124    16.703 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.302    17.006    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.130 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    17.292    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.416 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.279    17.695    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    17.980    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X28Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.104 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.395    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.519 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    18.670    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.794 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.154    18.948    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X29Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.072 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.404    19.476    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.600 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    19.752    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X29Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.876 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.310    20.186    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.310 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.413    20.723    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.847 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    21.005    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.129 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    21.412    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.536 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.688    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.812 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.294    22.106    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X24Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.230 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.447    22.677    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.801 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.296    23.097    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X27Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.221 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    23.509    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.633 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    23.897    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.021 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    24.170    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X25Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.294 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.298    24.592    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.716 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.350    25.066    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X24Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.190 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.296    25.486    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.610 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    25.873    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X25Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.997 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.298    26.294    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.418 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.348    26.767    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X24Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.293 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.635    27.928    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X27Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.454 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.647    29.101    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X25Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.627 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.979    30.606    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X26Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.156 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.028    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X27Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.554 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.839    33.393    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X28Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.919 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.790    34.709    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X27Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.235 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.920    36.156    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X26Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.706 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.804    37.510    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X27Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.036 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.631    38.667    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X25Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.193 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.820    40.013    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.563 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.640    41.203    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X29Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.729 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.922    42.651    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.116 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.116    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X28Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        1.571     2.750    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.750    
                         clock uncertainty           -0.154     2.596    
                         time borrowed                5.057     7.653    
  -------------------------------------------------------------------
                         required time                          7.653    
                         arrival time                         -43.116    
  -------------------------------------------------------------------
                         slack                                -35.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.796%)  route 0.181ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.181     1.234    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.056     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[24]
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.075     1.083    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.568     0.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X27Y83         FDRE (Hold_fdre_C_D)         0.078     0.982    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.568     0.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X27Y83         FDRE (Hold_fdre_C_D)         0.076     0.980    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.568     0.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X27Y83         FDRE (Hold_fdre_C_D)         0.075     0.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.657     0.993    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.118     1.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X26Y108        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.928     1.294    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y108        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.268     1.026    
    SLICE_X26Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.568     0.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X27Y83         FDRE (Hold_fdre_C_D)         0.071     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y106        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.112     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y106        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y106        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.113    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.148ns (33.386%)  route 0.295ns (66.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.295     1.438    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.304    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.585%)  route 0.215ns (60.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/Q
                         net (fo=1, routed)           0.215     1.351    design_1_i/processing_system7_0/inst/M_AXI_GP0_RID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1182, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[4])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y60    design_1_i/top_0/inst/varQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y63    design_1_i/top_0/inst/varQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y64    design_1_i/top_0/inst/varQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y64    design_1_i/top_0/inst/varQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y64    design_1_i/top_0/inst/varQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y64    design_1_i/top_0/inst/varQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y65    design_1_i/top_0/inst/varQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y65    design_1_i/top_0/inst/varQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y65    design_1_i/top_0/inst/varQ_reg[17]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y76    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y76    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y75    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y75    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



