#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 22 14:44:18 2024
# Process ID: 9440
# Current directory: C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.runs/synth_1
# Command line: vivado.exe -log MulticycleCalculator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MulticycleCalculator.tcl
# Log file: C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.runs/synth_1/MulticycleCalculator.vds
# Journal file: C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.runs/synth_1\vivado.jou
# Running On: LAPTOP-ARRBJD5A, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8365 MB
#-----------------------------------------------------------
source MulticycleCalculator.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 474.281 ; gain = 182.262
Command: read_checkpoint -auto_incremental -incremental {C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/utils_1/imports/synth_1/Control_Unit.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/utils_1/imports/synth_1/Control_Unit.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MulticycleCalculator -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7608
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 926.625 ; gain = 438.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MulticycleCalculator' [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/Top_Level.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/Instruction.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (0#1) [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/Instruction.vhd:32]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/Control_Unit.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (0#1) [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/Control_Unit.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/Reg.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (0#1) [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/Reg.vhd:37]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/ALU.vhd:34]
WARNING: [Synth 8-614] signal 'result' is read in the process but is not in the sensitivity list [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/ALU.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/ALU.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'MulticycleCalculator' (0#1) [C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.srcs/sources_1/new/Top_Level.vhd:37]
WARNING: [Synth 8-7129] Port reset in module Register_File is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.715 ; gain = 545.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.715 ; gain = 545.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.715 ; gain = 545.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Control_Unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      id |                              001 |                               00
                     exe |                              010 |                               01
                      wb |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Control_Unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.715 ; gain = 545.277
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  33 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (CtrlUnit/FSM_onehot_current_state_reg[2]) is unused and will be removed from module MulticycleCalculator.
WARNING: [Synth 8-3332] Sequential element (CtrlUnit/FSM_onehot_current_state_reg[1]) is unused and will be removed from module MulticycleCalculator.
WARNING: [Synth 8-3332] Sequential element (CtrlUnit/FSM_onehot_current_state_reg[0]) is unused and will be removed from module MulticycleCalculator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1218.828 ; gain = 730.391
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1218.828 ; gain = 730.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1218.828 ; gain = 730.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.828 ; gain = 730.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.828 ; gain = 730.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.828 ; gain = 730.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.828 ; gain = 730.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.828 ; gain = 730.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.828 ; gain = 730.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.828 ; gain = 730.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.828 ; gain = 730.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.828 ; gain = 730.391
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1324.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4caff877
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1324.078 ; gain = 841.281
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1324.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/biged/OneDrive/Documents/CPEG324/Optional Lab/Optional Lab.runs/synth_1/MulticycleCalculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MulticycleCalculator_utilization_synth.rpt -pb MulticycleCalculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 22 14:44:53 2024...
