/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  reg [13:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  reg [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = celloutsig_0_1z[0] ? celloutsig_0_9z : celloutsig_0_1z[1];
  assign celloutsig_1_5z = celloutsig_1_0z[5] ? celloutsig_1_4z : celloutsig_1_2z;
  assign celloutsig_0_0z = in_data[4] | ~(in_data[21]);
  assign celloutsig_0_5z = celloutsig_0_0z | ~(celloutsig_0_3z[0]);
  assign celloutsig_1_11z = ~(celloutsig_1_8z[5] ^ celloutsig_1_10z);
  assign celloutsig_0_3z = { celloutsig_0_1z[3:0], celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[3:0] };
  assign celloutsig_0_4z = { in_data[74:73], celloutsig_0_0z } / { 1'h1, in_data[51], in_data[0] };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } === celloutsig_0_3z[3:0];
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z } === { in_data[63:50], celloutsig_0_8z };
  assign celloutsig_1_2z = celloutsig_1_0z[5:3] === celloutsig_1_0z[4:2];
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z } === celloutsig_1_3z[14:3];
  assign celloutsig_1_19z = { celloutsig_1_18z[2:0], celloutsig_1_10z } > { in_data[171:170], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_2z = in_data[76:63] > in_data[50:37];
  assign celloutsig_1_10z = { celloutsig_1_8z[7:4], celloutsig_1_9z, celloutsig_1_1z } > { celloutsig_1_8z[6:0], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_3z[14:7], celloutsig_1_10z } || { celloutsig_1_3z[7:0], celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_8z[6] & ~(celloutsig_1_3z[5]);
  assign celloutsig_0_7z = { celloutsig_0_4z[1:0], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z } % { 1'h1, celloutsig_0_4z, celloutsig_0_4z[2:1], in_data[0] };
  assign celloutsig_1_3z = in_data[160:142] % { 1'h1, celloutsig_1_0z[4:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[112:109] % { 1'h1, celloutsig_1_3z[17:15] };
  assign celloutsig_1_12z = celloutsig_1_10z ? celloutsig_1_3z[12:2] : { celloutsig_1_7z[1:0], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_0z = - in_data[184:178];
  assign celloutsig_1_1z = in_data[124:121] | in_data[184:181];
  assign celloutsig_1_7z = celloutsig_1_6z | celloutsig_1_3z[7:4];
  assign celloutsig_0_6z = ^ in_data[94:81];
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_11z } << { celloutsig_1_16z[2], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_15z };
  assign celloutsig_1_16z = celloutsig_1_8z[3:1] - { celloutsig_1_12z[2:1], celloutsig_1_11z };
  assign celloutsig_0_1z = { in_data[36:33], celloutsig_0_0z } - in_data[74:70];
  assign celloutsig_1_4z = ~((celloutsig_1_0z[5] & in_data[166]) | celloutsig_1_3z[5]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_20z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_20z = { celloutsig_0_7z[4], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_8z = { celloutsig_1_3z[18:10], celloutsig_1_4z };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
