/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_CORE0_1_H__
#define BCHP_AIF_WB_SAT_CORE0_1_H__

/***************************************************************************
 *AIF_WB_SAT_CORE0_1 - AIF WB SAT Core In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_CORE0_1_RSTCTL           0x07900000 /* RSTCTL */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFCTL0        0x07900004 /* HDOFFCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFCTL1        0x07900008 /* HDOFFCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFCTL2        0x0790000c /* HDOFFCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFSTS         0x07900010 /* HDOFFSTS */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PI_SLC0   0x07900014 /* DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PO_SLC0   0x07900018 /* DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PI_SLC1   0x0790001c /* DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PO_SLC1   0x07900020 /* DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL2          0x07900024 /* DGSCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PI_SLC0   0x07900028 /* DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PO_SLC0   0x0790002c /* DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PI_SLC1   0x07900030 /* DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PO_SLC1   0x07900034 /* DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PI_SLC0  0x07900038 /* DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PO_SLC0  0x0790003c /* DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PI_SLC1  0x07900040 /* DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PO_SLC1  0x07900044 /* DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PI_SLC0 0x07900048 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PO_SLC0 0x0790004c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PI_SLC1 0x07900050 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PO_SLC1 0x07900054 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_PI_SLC0 0x07900058 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_PO_SLC0 0x0790005c /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_PI_SLC1 0x07900060 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_PO_SLC1 0x07900064 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PI_SLC0 0x07900068 /* DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PI_SLC0 0x0790006c /* DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PI_SLC0 0x07900070 /* DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PI_SLC0 0x07900074 /* DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PI_SLC0 0x07900078 /* DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PI_SLC0 0x0790007c /* DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PI_SLC0 0x07900080 /* DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PI_SLC0 0x07900084 /* DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PO_SLC0 0x07900088 /* DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PO_SLC0 0x0790008c /* DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PO_SLC0 0x07900090 /* DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PO_SLC0 0x07900094 /* DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PO_SLC0 0x07900098 /* DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PO_SLC0 0x0790009c /* DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PO_SLC0 0x079000a0 /* DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PO_SLC0 0x079000a4 /* DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PI_SLC1 0x079000a8 /* DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PI_SLC1 0x079000ac /* DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PI_SLC1 0x079000b0 /* DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PI_SLC1 0x079000b4 /* DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PI_SLC1 0x079000b8 /* DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PI_SLC1 0x079000bc /* DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PI_SLC1 0x079000c0 /* DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PI_SLC1 0x079000c4 /* DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PO_SLC1 0x079000c8 /* DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PO_SLC1 0x079000cc /* DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PO_SLC1 0x079000d0 /* DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PO_SLC1 0x079000d4 /* DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PO_SLC1 0x079000d8 /* DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PO_SLC1 0x079000dc /* DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PO_SLC1 0x079000e0 /* DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PO_SLC1 0x079000e4 /* DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMS_SLC0      0x079000e8 /* DGSLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMS_SLC1      0x079000ec /* DGSLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSBGLMS_SLC0    0x079000f0 /* DGSBGLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSBGLMS_SLC1    0x079000f4 /* DGSBGLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMSMU_SLC0    0x079000f8 /* DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMSMU_SLC1    0x079000fc /* DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFD_SLC0    0x07900100 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFA_SLC0    0x07900104 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFD_SLC1    0x07900108 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFA_SLC1    0x0790010c /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFEN_SLC0   0x07900110 /* DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFEN_SLC1   0x07900114 /* DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSA_SLC0      0x07900118 /* MDACSA_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSA_SLC1      0x0790011c /* MDACSA_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSADU_SLC0    0x07900120 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSADU_SLC1    0x07900124 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSAOUT_SLC0   0x07900128 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSAOUT_SLC1   0x0790012c /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSASTS        0x07900130 /* MDACSASTS */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL1          0x07900134 /* LICCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL2          0x07900138 /* LICCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL3          0x0790013c /*  */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL4          0x07900140 /*  */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL5          0x07900144 /*  */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCOEFD         0x07900148 /* LIC coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCOEFA         0x0790014c /* LIC coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCOEFEN        0x07900150 /* LIC Coefficients load enable. Toggle this bit when finish writing all coefficients to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRINSEL        0x07900154 /* Correlator Input select */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRCTL          0x07900158 /* CORRCTL */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRFCW          0x0790015c /* Correlator DDFS FCW */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRTHR          0x07900160 /* Correlator DDFS THR */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRFCWEN        0x07900164 /* Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRLEN0         0x07900168 /* Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRLEN1         0x0790016c /* Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PI_SLC0 0x07900170 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PI_SLC0 0x07900174 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PI_SLC1 0x07900178 /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PI_SLC1 0x0790017c /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PO_SLC0 0x07900180 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PO_SLC0 0x07900184 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PO_SLC1 0x07900188 /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PO_SLC1 0x0790018c /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PI_SLC0 0x07900190 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PI_SLC0 0x07900194 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PI_SLC1 0x07900198 /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PI_SLC1 0x0790019c /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PO_SLC0 0x079001a0 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PO_SLC0 0x079001a4 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PO_SLC1 0x079001a8 /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PO_SLC1 0x079001ac /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX2_PI_SLC0 0x079001b0 /* Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX2_PI_SLC0 0x079001b4 /* Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX2_PI_SLC1 0x079001b8 /* Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX2_PI_SLC1 0x079001bc /* Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX2_PO_SLC0 0x079001c0 /* Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX2_PO_SLC0 0x079001c4 /* Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX2_PO_SLC1 0x079001c8 /* Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX2_PO_SLC1 0x079001cc /* Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX3_PI_SLC0 0x079001d0 /* Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX3_PI_SLC0 0x079001d4 /* Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX3_PI_SLC1 0x079001d8 /* Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX3_PI_SLC1 0x079001dc /* Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX3_PO_SLC0 0x079001e0 /* Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX3_PO_SLC0 0x079001e4 /* Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX3_PO_SLC1 0x079001e8 /* Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX3_PO_SLC1 0x079001ec /* Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PI_SLC0 0x079001f0 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PI_SLC0 0x079001f4 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PI_SLC1 0x079001f8 /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PI_SLC1 0x079001fc /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PO_SLC0 0x07900200 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PO_SLC0 0x07900204 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PO_SLC1 0x07900208 /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PO_SLC1 0x0790020c /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PI_SLC0 0x07900210 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PI_SLC0 0x07900214 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PI_SLC1 0x07900218 /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PI_SLC1 0x0790021c /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PO_SLC0 0x07900220 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PO_SLC0 0x07900224 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PO_SLC1 0x07900228 /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PO_SLC1 0x0790022c /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX2_PI_SLC0 0x07900230 /* Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX2_PI_SLC0 0x07900234 /* Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX2_PI_SLC1 0x07900238 /* Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX2_PI_SLC1 0x0790023c /* Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX2_PO_SLC0 0x07900240 /* Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX2_PO_SLC0 0x07900244 /* Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX2_PO_SLC1 0x07900248 /* Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX2_PO_SLC1 0x0790024c /* Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX3_PI_SLC0 0x07900250 /* Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX3_PI_SLC0 0x07900254 /* Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX3_PI_SLC1 0x07900258 /* Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX3_PI_SLC1 0x0790025c /* Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX3_PO_SLC0 0x07900260 /* Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX3_PO_SLC0 0x07900264 /* Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX3_PO_SLC1 0x07900268 /* Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX3_PO_SLC1 0x0790026c /* Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PI_SLC0 0x07900270 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PI_SLC0 0x07900274 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PI_SLC1 0x07900278 /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PI_SLC1 0x0790027c /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PO_SLC0 0x07900280 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PO_SLC0 0x07900284 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PO_SLC1 0x07900288 /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PO_SLC1 0x0790028c /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PI_SLC0 0x07900290 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PI_SLC0 0x07900294 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PI_SLC1 0x07900298 /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PI_SLC1 0x0790029c /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PO_SLC0 0x079002a0 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PO_SLC0 0x079002a4 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PO_SLC1 0x079002a8 /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PO_SLC1 0x079002ac /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX2_PI_SLC0 0x079002b0 /* Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX2_PI_SLC0 0x079002b4 /* Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX2_PI_SLC1 0x079002b8 /* Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX2_PI_SLC1 0x079002bc /* Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX2_PO_SLC0 0x079002c0 /* Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX2_PO_SLC0 0x079002c4 /* Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX2_PO_SLC1 0x079002c8 /* Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX2_PO_SLC1 0x079002cc /* Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX3_PI_SLC0 0x079002d0 /* Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX3_PI_SLC0 0x079002d4 /* Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX3_PI_SLC1 0x079002d8 /* Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX3_PI_SLC1 0x079002dc /* Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX3_PO_SLC0 0x079002e0 /* Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX3_PO_SLC0 0x079002e4 /* Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX3_PO_SLC1 0x079002e8 /* Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX3_PO_SLC1 0x079002ec /* Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_TIMERCTL0        0x079002f0 /* TIMERCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_1_TIMERCTL1        0x079002f4 /* TIMERCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSEPCTL_SLC0    0x079002f8 /* MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x079002fc /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x07900300 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x07900304 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x07900308 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA 0x0790030c /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA 0x07900310 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA 0x07900314 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA 0x07900318 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x0790031c /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x07900320 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x07900324 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x07900328 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x0790032c /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x07900330 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x07900334 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x07900338 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP 0x0790033c /* Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP 0x07900340 /* Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP 0x07900344 /* Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP 0x07900348 /* Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP 0x0790034c /* Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP 0x07900350 /* Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP 0x07900354 /* Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP 0x07900358 /* Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSEPCTL_SLC1    0x0790035c /* MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x07900360 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x07900364 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x07900368 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x0790036c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA 0x07900370 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA 0x07900374 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA 0x07900378 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA 0x0790037c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x07900380 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x07900384 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x07900388 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x0790038c /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x07900390 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x07900394 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x07900398 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x0790039c /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP 0x079003a0 /* Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP 0x079003a4 /* Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP 0x079003a8 /* Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP 0x079003ac /* Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP 0x079003b0 /* Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP 0x079003b4 /* Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP 0x079003b8 /* Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP 0x079003bc /* Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCCTL2          0x079003c0 /* AGC Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCDECRATE       0x079003c4 /* Decimate rate */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCCTL1          0x079003c8 /* AGC Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCTHRA1         0x079003cc /* AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_LF_INT_WDATA 0x079003d0 /* Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_LA_INT_WDATA 0x079003d4 /* Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_CTRL_LF_INT_WDATA 0x079003d8 /* Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_CTRL_LA_INT_WDATA 0x079003dc /* Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCTHRA2         0x079003e0 /* AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_PGACLKCTL        0x079003e4 /* PGACLKCTL */
#define BCHP_AIF_WB_SAT_CORE0_1_PGALUTD          0x079003e8 /* PGA Look up table data */
#define BCHP_AIF_WB_SAT_CORE0_1_PGALUTA          0x079003ec /* PGALUTA */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL       0x079003f0 /* NR NOTCH Control */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCTHR         0x079003f4 /* NR AGC Threshold Control */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PI_SLC0 0x079003f8 /* NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC0 0x079003fc /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PO_SLC0 0x07900400 /* NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC0 0x07900404 /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PI_SLC1 0x07900408 /* NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC1 0x0790040c /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PO_SLC1 0x07900410 /* NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC1 0x07900414 /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PI_SLC0 0x07900418 /* NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x0790041c /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PO_SLC0 0x07900420 /* NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x07900424 /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PI_SLC1 0x07900428 /* NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x0790042c /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PO_SLC1 0x07900430 /* NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x07900434 /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_THR     0x07900438 /* NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_THR 0x0790043c /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PI_SLC0 0x07900440 /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x07900444 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x07900448 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PO_SLC0 0x0790044c /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x07900450 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x07900454 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PI_SLC1 0x07900458 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x0790045c /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x07900460 /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PO_SLC1 0x07900464 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x07900468 /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x0790046c /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_CORE_SW_SPARE0   0x07900470 /* Core software spare register 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_CORE_SW_SPARE1   0x07900474 /* Core software spare register 1 */

#endif /* #ifndef BCHP_AIF_WB_SAT_CORE0_1_H__ */

/* End of File */
