
*** Running vivado
    with args -log SystemV3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SystemV3.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SystemV3.tcl -notrace
Command: synth_design -top SystemV3 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33216 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 563.555 ; gain = 185.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SystemV3' [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/SystemV3.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/DataMemory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (1#1) [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/DataMemory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PE' [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:1]
	Parameter C bound to: 16 - type: integer 
	Parameter W_X bound to: 32 - type: integer 
	Parameter W_K bound to: 32 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter W_M bound to: 64 - type: integer 
	Parameter W_Y bound to: 68 - type: integer 
	Parameter C_PAD bound to: 16 - type: integer 
WARNING: [Synth 8-5856] 3D RAM adder_tree_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'PE' (2#1) [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:1]
WARNING: [Synth 8-3848] Net CLK in module/entity SystemV3 does not have driver. [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/SystemV3.sv:13]
WARNING: [Synth 8-3848] Net WE in module/entity SystemV3 does not have driver. [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/SystemV3.sv:13]
WARNING: [Synth 8-3848] Net InAddress in module/entity SystemV3 does not have driver. [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/SystemV3.sv:15]
WARNING: [Synth 8-3848] Net DataIn in module/entity SystemV3 does not have driver. [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/SystemV3.sv:16]
WARNING: [Synth 8-3848] Net OutAddress in module/entity SystemV3 does not have driver. [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/SystemV3.sv:21]
WARNING: [Synth 8-3848] Net enablePE in module/entity SystemV3 does not have driver. [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/SystemV3.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'SystemV3' (3#1) [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/SystemV3.sv:1]
WARNING: [Synth 8-3917] design SystemV3 has port address[4] driven by constant 0
WARNING: [Synth 8-3917] design SystemV3 has port address[3] driven by constant 0
WARNING: [Synth 8-3917] design SystemV3 has port address[2] driven by constant 0
WARNING: [Synth 8-3917] design SystemV3 has port address[1] driven by constant 0
WARNING: [Synth 8-3917] design SystemV3 has port address[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 627.816 ; gain = 249.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 627.816 ; gain = 249.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 627.816 ; gain = 249.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 649.238 ; gain = 270.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |DataMemory__GB0 |           1|     32911|
|2     |DataMemory__GB1 |           1|      2271|
|3     |DataMemory__GB2 |           1|      2649|
|4     |DataMemory__GB3 |           1|      3311|
|5     |PE              |          16|      5202|
+------+----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     68 Bit       Adders := 240   
+---Registers : 
	              512 Bit    Registers := 32    
	               68 Bit    Registers := 240   
	               64 Bit    Registers := 256   
	                1 Bit    Registers := 16    
+---Multipliers : 
	                32x32  Multipliers := 256   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module PE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     68 Bit       Adders := 15    
+---Registers : 
	               68 Bit    Registers := 15    
	               64 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv:43]
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[15].adder_tree_reg[0][15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[15].adder_tree_reg[0][15] is absorbed into DSP genblk1[15].adder_tree_reg[0][15].
DSP Report: operator p_0_in is absorbed into DSP genblk1[15].adder_tree_reg[0][15].
DSP Report: operator p_0_in is absorbed into DSP genblk1[15].adder_tree_reg[0][15].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[15].adder_tree_reg[0][15], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[15].adder_tree_reg[0][15] is absorbed into DSP genblk1[15].adder_tree_reg[0][15].
DSP Report: operator p_0_in is absorbed into DSP genblk1[15].adder_tree_reg[0][15].
DSP Report: operator p_0_in is absorbed into DSP genblk1[15].adder_tree_reg[0][15].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[14].adder_tree_reg[0][14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[14].adder_tree_reg[0][14] is absorbed into DSP genblk1[14].adder_tree_reg[0][14].
DSP Report: operator p_0_in is absorbed into DSP genblk1[14].adder_tree_reg[0][14].
DSP Report: operator p_0_in is absorbed into DSP genblk1[14].adder_tree_reg[0][14].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[14].adder_tree_reg[0][14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[14].adder_tree_reg[0][14] is absorbed into DSP genblk1[14].adder_tree_reg[0][14].
DSP Report: operator p_0_in is absorbed into DSP genblk1[14].adder_tree_reg[0][14].
DSP Report: operator p_0_in is absorbed into DSP genblk1[14].adder_tree_reg[0][14].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[13].adder_tree_reg[0][13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[13].adder_tree_reg[0][13] is absorbed into DSP genblk1[13].adder_tree_reg[0][13].
DSP Report: operator p_0_in is absorbed into DSP genblk1[13].adder_tree_reg[0][13].
DSP Report: operator p_0_in is absorbed into DSP genblk1[13].adder_tree_reg[0][13].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[13].adder_tree_reg[0][13], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[13].adder_tree_reg[0][13] is absorbed into DSP genblk1[13].adder_tree_reg[0][13].
DSP Report: operator p_0_in is absorbed into DSP genblk1[13].adder_tree_reg[0][13].
DSP Report: operator p_0_in is absorbed into DSP genblk1[13].adder_tree_reg[0][13].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[12].adder_tree_reg[0][12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[12].adder_tree_reg[0][12] is absorbed into DSP genblk1[12].adder_tree_reg[0][12].
DSP Report: operator p_0_in is absorbed into DSP genblk1[12].adder_tree_reg[0][12].
DSP Report: operator p_0_in is absorbed into DSP genblk1[12].adder_tree_reg[0][12].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[12].adder_tree_reg[0][12], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[12].adder_tree_reg[0][12] is absorbed into DSP genblk1[12].adder_tree_reg[0][12].
DSP Report: operator p_0_in is absorbed into DSP genblk1[12].adder_tree_reg[0][12].
DSP Report: operator p_0_in is absorbed into DSP genblk1[12].adder_tree_reg[0][12].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[11].adder_tree_reg[0][11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[11].adder_tree_reg[0][11] is absorbed into DSP genblk1[11].adder_tree_reg[0][11].
DSP Report: operator p_0_in is absorbed into DSP genblk1[11].adder_tree_reg[0][11].
DSP Report: operator p_0_in is absorbed into DSP genblk1[11].adder_tree_reg[0][11].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[11].adder_tree_reg[0][11], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[11].adder_tree_reg[0][11] is absorbed into DSP genblk1[11].adder_tree_reg[0][11].
DSP Report: operator p_0_in is absorbed into DSP genblk1[11].adder_tree_reg[0][11].
DSP Report: operator p_0_in is absorbed into DSP genblk1[11].adder_tree_reg[0][11].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[10].adder_tree_reg[0][10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[10].adder_tree_reg[0][10] is absorbed into DSP genblk1[10].adder_tree_reg[0][10].
DSP Report: operator p_0_in is absorbed into DSP genblk1[10].adder_tree_reg[0][10].
DSP Report: operator p_0_in is absorbed into DSP genblk1[10].adder_tree_reg[0][10].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[10].adder_tree_reg[0][10], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[10].adder_tree_reg[0][10] is absorbed into DSP genblk1[10].adder_tree_reg[0][10].
DSP Report: operator p_0_in is absorbed into DSP genblk1[10].adder_tree_reg[0][10].
DSP Report: operator p_0_in is absorbed into DSP genblk1[10].adder_tree_reg[0][10].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[9].adder_tree_reg[0][9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[9].adder_tree_reg[0][9] is absorbed into DSP genblk1[9].adder_tree_reg[0][9].
DSP Report: operator p_0_in is absorbed into DSP genblk1[9].adder_tree_reg[0][9].
DSP Report: operator p_0_in is absorbed into DSP genblk1[9].adder_tree_reg[0][9].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[9].adder_tree_reg[0][9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[9].adder_tree_reg[0][9] is absorbed into DSP genblk1[9].adder_tree_reg[0][9].
DSP Report: operator p_0_in is absorbed into DSP genblk1[9].adder_tree_reg[0][9].
DSP Report: operator p_0_in is absorbed into DSP genblk1[9].adder_tree_reg[0][9].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[8].adder_tree_reg[0][8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].adder_tree_reg[0][8] is absorbed into DSP genblk1[8].adder_tree_reg[0][8].
DSP Report: operator p_0_in is absorbed into DSP genblk1[8].adder_tree_reg[0][8].
DSP Report: operator p_0_in is absorbed into DSP genblk1[8].adder_tree_reg[0][8].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[8].adder_tree_reg[0][8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].adder_tree_reg[0][8] is absorbed into DSP genblk1[8].adder_tree_reg[0][8].
DSP Report: operator p_0_in is absorbed into DSP genblk1[8].adder_tree_reg[0][8].
DSP Report: operator p_0_in is absorbed into DSP genblk1[8].adder_tree_reg[0][8].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[7].adder_tree_reg[0][7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].adder_tree_reg[0][7] is absorbed into DSP genblk1[7].adder_tree_reg[0][7].
DSP Report: operator p_0_in is absorbed into DSP genblk1[7].adder_tree_reg[0][7].
DSP Report: operator p_0_in is absorbed into DSP genblk1[7].adder_tree_reg[0][7].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[7].adder_tree_reg[0][7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].adder_tree_reg[0][7] is absorbed into DSP genblk1[7].adder_tree_reg[0][7].
DSP Report: operator p_0_in is absorbed into DSP genblk1[7].adder_tree_reg[0][7].
DSP Report: operator p_0_in is absorbed into DSP genblk1[7].adder_tree_reg[0][7].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[6].adder_tree_reg[0][6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].adder_tree_reg[0][6] is absorbed into DSP genblk1[6].adder_tree_reg[0][6].
DSP Report: operator p_0_in is absorbed into DSP genblk1[6].adder_tree_reg[0][6].
DSP Report: operator p_0_in is absorbed into DSP genblk1[6].adder_tree_reg[0][6].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[6].adder_tree_reg[0][6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].adder_tree_reg[0][6] is absorbed into DSP genblk1[6].adder_tree_reg[0][6].
DSP Report: operator p_0_in is absorbed into DSP genblk1[6].adder_tree_reg[0][6].
DSP Report: operator p_0_in is absorbed into DSP genblk1[6].adder_tree_reg[0][6].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[5].adder_tree_reg[0][5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].adder_tree_reg[0][5] is absorbed into DSP genblk1[5].adder_tree_reg[0][5].
DSP Report: operator p_0_in is absorbed into DSP genblk1[5].adder_tree_reg[0][5].
DSP Report: operator p_0_in is absorbed into DSP genblk1[5].adder_tree_reg[0][5].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[5].adder_tree_reg[0][5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].adder_tree_reg[0][5] is absorbed into DSP genblk1[5].adder_tree_reg[0][5].
DSP Report: operator p_0_in is absorbed into DSP genblk1[5].adder_tree_reg[0][5].
DSP Report: operator p_0_in is absorbed into DSP genblk1[5].adder_tree_reg[0][5].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[4].adder_tree_reg[0][4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].adder_tree_reg[0][4] is absorbed into DSP genblk1[4].adder_tree_reg[0][4].
DSP Report: operator p_0_in is absorbed into DSP genblk1[4].adder_tree_reg[0][4].
DSP Report: operator p_0_in is absorbed into DSP genblk1[4].adder_tree_reg[0][4].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[4].adder_tree_reg[0][4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].adder_tree_reg[0][4] is absorbed into DSP genblk1[4].adder_tree_reg[0][4].
DSP Report: operator p_0_in is absorbed into DSP genblk1[4].adder_tree_reg[0][4].
DSP Report: operator p_0_in is absorbed into DSP genblk1[4].adder_tree_reg[0][4].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[3].adder_tree_reg[0][3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].adder_tree_reg[0][3] is absorbed into DSP genblk1[3].adder_tree_reg[0][3].
DSP Report: operator p_0_in is absorbed into DSP genblk1[3].adder_tree_reg[0][3].
DSP Report: operator p_0_in is absorbed into DSP genblk1[3].adder_tree_reg[0][3].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[3].adder_tree_reg[0][3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].adder_tree_reg[0][3] is absorbed into DSP genblk1[3].adder_tree_reg[0][3].
DSP Report: operator p_0_in is absorbed into DSP genblk1[3].adder_tree_reg[0][3].
DSP Report: operator p_0_in is absorbed into DSP genblk1[3].adder_tree_reg[0][3].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[2].adder_tree_reg[0][2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].adder_tree_reg[0][2] is absorbed into DSP genblk1[2].adder_tree_reg[0][2].
DSP Report: operator p_0_in is absorbed into DSP genblk1[2].adder_tree_reg[0][2].
DSP Report: operator p_0_in is absorbed into DSP genblk1[2].adder_tree_reg[0][2].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[2].adder_tree_reg[0][2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].adder_tree_reg[0][2] is absorbed into DSP genblk1[2].adder_tree_reg[0][2].
DSP Report: operator p_0_in is absorbed into DSP genblk1[2].adder_tree_reg[0][2].
DSP Report: operator p_0_in is absorbed into DSP genblk1[2].adder_tree_reg[0][2].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[1].adder_tree_reg[0][1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].adder_tree_reg[0][1] is absorbed into DSP genblk1[1].adder_tree_reg[0][1].
DSP Report: operator p_0_in is absorbed into DSP genblk1[1].adder_tree_reg[0][1].
DSP Report: operator p_0_in is absorbed into DSP genblk1[1].adder_tree_reg[0][1].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[1].adder_tree_reg[0][1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].adder_tree_reg[0][1] is absorbed into DSP genblk1[1].adder_tree_reg[0][1].
DSP Report: operator p_0_in is absorbed into DSP genblk1[1].adder_tree_reg[0][1].
DSP Report: operator p_0_in is absorbed into DSP genblk1[1].adder_tree_reg[0][1].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[0].adder_tree_reg[0][0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].adder_tree_reg[0][0] is absorbed into DSP genblk1[0].adder_tree_reg[0][0].
DSP Report: operator p_0_in is absorbed into DSP genblk1[0].adder_tree_reg[0][0].
DSP Report: operator p_0_in is absorbed into DSP genblk1[0].adder_tree_reg[0][0].
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP genblk1[0].adder_tree_reg[0][0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].adder_tree_reg[0][0] is absorbed into DSP genblk1[0].adder_tree_reg[0][0].
DSP Report: operator p_0_in is absorbed into DSP genblk1[0].adder_tree_reg[0][0].
DSP Report: operator p_0_in is absorbed into DSP genblk1[0].adder_tree_reg[0][0].
WARNING: [Synth 8-3917] design SystemV3 has port address[4] driven by constant 0
WARNING: [Synth 8-3917] design SystemV3 has port address[3] driven by constant 0
WARNING: [Synth 8-3917] design SystemV3 has port address[2] driven by constant 0
WARNING: [Synth 8-3917] design SystemV3 has port address[1] driven by constant 0
WARNING: [Synth 8-3917] design SystemV3 has port address[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][47]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][46]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][45]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][44]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][43]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][42]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][41]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][40]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][39]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][38]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][37]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][36]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][35]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][34]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][33]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][32]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][31]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][30]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][29]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][28]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][27]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][26]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][25]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][24]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][23]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][22]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][21]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][20]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][19]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][18]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][17]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][16]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][15]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][47]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][46]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][45]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][44]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][43]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][42]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][41]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][40]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][39]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][38]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][37]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][36]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][35]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][34]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][33]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][32]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][31]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][30]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][29]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][28]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][27]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][26]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][25]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][24]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][23]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][22]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][21]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][20]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][19]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][18]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[15].adder_tree_reg[0][15][17]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][47]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][46]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][45]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][44]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][43]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][42]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][41]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][40]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][39]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][38]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][37]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][36]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][35]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][34]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][33]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][32]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][31]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][30]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][29]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][28]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][27]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][26]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][25]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][24]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][23]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][22]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][21]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][20]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][19]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][18]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][17]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][16]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][15]) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][47]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][46]__0) is unused and will be removed from module PE.
WARNING: [Synth 8-3332] Sequential element (genblk1[14].adder_tree_reg[0][14][45]__0) is unused and will be removed from module PE.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 846.699 ; gain = 468.316
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 1024, Available = 220. Use report_utilization command for details.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PE          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PE          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 846.699 ; gain = 468.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 846.699 ; gain = 468.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 846.699 ; gain = 468.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 846.699 ; gain = 468.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 846.699 ; gain = 468.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 846.699 ; gain = 468.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 846.699 ; gain = 468.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 846.699 ; gain = 468.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     5|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 846.699 ; gain = 468.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1042 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 846.699 ; gain = 468.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 846.699 ; gain = 468.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 919.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 919.957 ; gain = 566.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 919.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.runs/synth_1/SystemV3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SystemV3_utilization_synth.rpt -pb SystemV3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 13:58:09 2023...
