
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089e8  080002d0  080002d0  000012d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08008cb8  08008cb8  00009cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008cd0  08008cd0  00009cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08008cd4  08008cd4  00009cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  08008cd8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000011c  24000010  08008ce8  0000a010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2400012c  08008ce8  0000a12c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000fd6e  00000000  00000000  0000a03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000022af  00000000  00000000  00019dac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000cb0  00000000  00000000  0001c060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000986  00000000  00000000  0001cd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003360e  00000000  00000000  0001d696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00011a70  00000000  00000000  00050ca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001501d2  00000000  00000000  00062714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001b28e6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003424  00000000  00000000  001b292c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000069  00000000  00000000  001b5d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000010 	.word	0x24000010
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08008ca0 	.word	0x08008ca0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000014 	.word	0x24000014
 800030c:	08008ca0 	.word	0x08008ca0

08000310 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b08a      	sub	sp, #40	@ 0x28
 8000314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	2224      	movs	r2, #36	@ 0x24
 800031a:	2100      	movs	r1, #0
 800031c:	4618      	mov	r0, r3
 800031e:	f008 fc93 	bl	8008c48 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000322:	4b3e      	ldr	r3, [pc, #248]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000324:	4a3e      	ldr	r2, [pc, #248]	@ (8000420 <MX_ADC3_Init+0x110>)
 8000326:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000328:	4b3c      	ldr	r3, [pc, #240]	@ (800041c <MX_ADC3_Init+0x10c>)
 800032a:	2200      	movs	r2, #0
 800032c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800032e:	4b3b      	ldr	r3, [pc, #236]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000330:	2208      	movs	r2, #8
 8000332:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8000334:	4b39      	ldr	r3, [pc, #228]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800033a:	4b38      	ldr	r3, [pc, #224]	@ (800041c <MX_ADC3_Init+0x10c>)
 800033c:	2201      	movs	r2, #1
 800033e:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000340:	4b36      	ldr	r3, [pc, #216]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000342:	2208      	movs	r2, #8
 8000344:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000346:	4b35      	ldr	r3, [pc, #212]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000348:	2200      	movs	r2, #0
 800034a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800034c:	4b33      	ldr	r3, [pc, #204]	@ (800041c <MX_ADC3_Init+0x10c>)
 800034e:	2201      	movs	r2, #1
 8000350:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 8000352:	4b32      	ldr	r3, [pc, #200]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000354:	2203      	movs	r2, #3
 8000356:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000358:	4b30      	ldr	r3, [pc, #192]	@ (800041c <MX_ADC3_Init+0x10c>)
 800035a:	2200      	movs	r2, #0
 800035c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000360:	4b2e      	ldr	r3, [pc, #184]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000362:	2200      	movs	r2, #0
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000366:	4b2d      	ldr	r3, [pc, #180]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000368:	2200      	movs	r2, #0
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800036c:	4b2b      	ldr	r3, [pc, #172]	@ (800041c <MX_ADC3_Init+0x10c>)
 800036e:	2201      	movs	r2, #1
 8000370:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000374:	4b29      	ldr	r3, [pc, #164]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000376:	2200      	movs	r2, #0
 8000378:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800037a:	4b28      	ldr	r3, [pc, #160]	@ (800041c <MX_ADC3_Init+0x10c>)
 800037c:	2203      	movs	r2, #3
 800037e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000380:	4b26      	ldr	r3, [pc, #152]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000382:	2200      	movs	r2, #0
 8000384:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000386:	4b25      	ldr	r3, [pc, #148]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000388:	2200      	movs	r2, #0
 800038a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800038c:	4b23      	ldr	r3, [pc, #140]	@ (800041c <MX_ADC3_Init+0x10c>)
 800038e:	2200      	movs	r2, #0
 8000390:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000394:	4b21      	ldr	r3, [pc, #132]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000396:	2200      	movs	r2, #0
 8000398:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800039a:	4820      	ldr	r0, [pc, #128]	@ (800041c <MX_ADC3_Init+0x10c>)
 800039c:	f000 ff9c 	bl	80012d8 <HAL_ADC_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 80003a6:	f000 fa6b 	bl	8000880 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003aa:	2301      	movs	r3, #1
 80003ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003ae:	2306      	movs	r3, #6
 80003b0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 80003b2:	2305      	movs	r3, #5
 80003b4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003b6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80003ba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003bc:	2304      	movs	r3, #4
 80003be:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80003c4:	2300      	movs	r3, #0
 80003c6:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003c8:	1d3b      	adds	r3, r7, #4
 80003ca:	4619      	mov	r1, r3
 80003cc:	4813      	ldr	r0, [pc, #76]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ce:	f001 fcbf 	bl	8001d50 <HAL_ADC_ConfigChannel>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 80003d8:	f000 fa52 	bl	8000880 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80003dc:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <MX_ADC3_Init+0x114>)
 80003de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003e0:	230c      	movs	r3, #12
 80003e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	4619      	mov	r1, r3
 80003e8:	480c      	ldr	r0, [pc, #48]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ea:	f001 fcb1 	bl	8001d50 <HAL_ADC_ConfigChannel>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 80003f4:	f000 fa44 	bl	8000880 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80003f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_ADC3_Init+0x118>)
 80003fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80003fc:	2312      	movs	r3, #18
 80003fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000400:	1d3b      	adds	r3, r7, #4
 8000402:	4619      	mov	r1, r3
 8000404:	4805      	ldr	r0, [pc, #20]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000406:	f001 fca3 	bl	8001d50 <HAL_ADC_ConfigChannel>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 8000410:	f000 fa36 	bl	8000880 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000414:	bf00      	nop
 8000416:	3728      	adds	r7, #40	@ 0x28
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	2400002c 	.word	0x2400002c
 8000420:	58026000 	.word	0x58026000
 8000424:	19200040 	.word	0x19200040
 8000428:	1d500080 	.word	0x1d500080

0800042c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b0ba      	sub	sp, #232	@ 0xe8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000434:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]
 8000440:	60da      	str	r2, [r3, #12]
 8000442:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000444:	f107 0318 	add.w	r3, r7, #24
 8000448:	22b8      	movs	r2, #184	@ 0xb8
 800044a:	2100      	movs	r1, #0
 800044c:	4618      	mov	r0, r3
 800044e:	f008 fbfb 	bl	8008c48 <memset>
  if(adcHandle->Instance==ADC3)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a53      	ldr	r2, [pc, #332]	@ (80005a4 <HAL_ADC_MspInit+0x178>)
 8000458:	4293      	cmp	r3, r2
 800045a:	f040 809e 	bne.w	800059a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800045e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000462:	f04f 0300 	mov.w	r3, #0
 8000466:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 800046a:	2320      	movs	r3, #32
 800046c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 129;
 800046e:	2381      	movs	r3, #129	@ 0x81
 8000470:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000472:	2302      	movs	r3, #2
 8000474:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000476:	2302      	movs	r3, #2
 8000478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800047a:	2302      	movs	r3, #2
 800047c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 800047e:	2340      	movs	r3, #64	@ 0x40
 8000480:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000482:	2300      	movs	r3, #0
 8000484:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800048a:	2300      	movs	r3, #0
 800048c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000490:	f107 0318 	add.w	r3, r7, #24
 8000494:	4618      	mov	r0, r3
 8000496:	f005 fff1 	bl	800647c <HAL_RCCEx_PeriphCLKConfig>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80004a0:	f000 f9ee 	bl	8000880 <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80004a4:	4b40      	ldr	r3, [pc, #256]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004aa:	4a3f      	ldr	r2, [pc, #252]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004b4:	4b3c      	ldr	r3, [pc, #240]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80004c2:	4b39      	ldr	r3, [pc, #228]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004c8:	4a37      	ldr	r2, [pc, #220]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ca:	f043 0320 	orr.w	r3, r3, #32
 80004ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004d2:	4b35      	ldr	r3, [pc, #212]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004d8:	f003 0320 	and.w	r3, r3, #32
 80004dc:	613b      	str	r3, [r7, #16]
 80004de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e0:	4b31      	ldr	r3, [pc, #196]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004e6:	4a30      	ldr	r2, [pc, #192]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e8:	f043 0304 	orr.w	r3, r3, #4
 80004ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004f0:	4b2d      	ldr	r3, [pc, #180]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004f6:	f003 0304 	and.w	r3, r3, #4
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80004fe:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000502:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000506:	2303      	movs	r3, #3
 8000508:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000512:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000516:	4619      	mov	r1, r3
 8000518:	4824      	ldr	r0, [pc, #144]	@ (80005ac <HAL_ADC_MspInit+0x180>)
 800051a:	f004 fe7d 	bl	8005218 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800051e:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000522:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000526:	f000 fb75 	bl	8000c14 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 800052a:	4b21      	ldr	r3, [pc, #132]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800052c:	4a21      	ldr	r2, [pc, #132]	@ (80005b4 <HAL_ADC_MspInit+0x188>)
 800052e:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000530:	4b1f      	ldr	r3, [pc, #124]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000532:	2273      	movs	r2, #115	@ 0x73
 8000534:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000536:	4b1e      	ldr	r3, [pc, #120]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800053c:	4b1c      	ldr	r3, [pc, #112]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000542:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000544:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000548:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800054a:	4b19      	ldr	r3, [pc, #100]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800054c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000550:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000552:	4b17      	ldr	r3, [pc, #92]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000554:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000558:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800055a:	4b15      	ldr	r3, [pc, #84]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800055c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000560:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000562:	4b13      	ldr	r3, [pc, #76]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000564:	2200      	movs	r2, #0
 8000566:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000568:	4b11      	ldr	r3, [pc, #68]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800056a:	2200      	movs	r2, #0
 800056c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800056e:	4810      	ldr	r0, [pc, #64]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000570:	f002 fd7e 	bl	8003070 <HAL_DMA_Init>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800057a:	f000 f981 	bl	8000880 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4a0b      	ldr	r2, [pc, #44]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000582:	659a      	str	r2, [r3, #88]	@ 0x58
 8000584:	4a0a      	ldr	r2, [pc, #40]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 800058a:	2200      	movs	r2, #0
 800058c:	2100      	movs	r1, #0
 800058e:	207f      	movs	r0, #127	@ 0x7f
 8000590:	f002 fcc1 	bl	8002f16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000594:	207f      	movs	r0, #127	@ 0x7f
 8000596:	f002 fcd8 	bl	8002f4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800059a:	bf00      	nop
 800059c:	37e8      	adds	r7, #232	@ 0xe8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	58026000 	.word	0x58026000
 80005a8:	58024400 	.word	0x58024400
 80005ac:	58021400 	.word	0x58021400
 80005b0:	2400009c 	.word	0x2400009c
 80005b4:	40020010 	.word	0x40020010

080005b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005be:	4b0d      	ldr	r3, [pc, #52]	@ (80005f4 <MX_DMA_Init+0x3c>)
 80005c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005c4:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <MX_DMA_Init+0x3c>)
 80005c6:	f043 0301 	orr.w	r3, r3, #1
 80005ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80005ce:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <MX_DMA_Init+0x3c>)
 80005d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80005dc:	2200      	movs	r2, #0
 80005de:	2100      	movs	r1, #0
 80005e0:	200b      	movs	r0, #11
 80005e2:	f002 fc98 	bl	8002f16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80005e6:	200b      	movs	r0, #11
 80005e8:	f002 fcaf 	bl	8002f4a <HAL_NVIC_EnableIRQ>

}
 80005ec:	bf00      	nop
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	58024400 	.word	0x58024400

080005f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005fe:	4b19      	ldr	r3, [pc, #100]	@ (8000664 <MX_GPIO_Init+0x6c>)
 8000600:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000604:	4a17      	ldr	r2, [pc, #92]	@ (8000664 <MX_GPIO_Init+0x6c>)
 8000606:	f043 0320 	orr.w	r3, r3, #32
 800060a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800060e:	4b15      	ldr	r3, [pc, #84]	@ (8000664 <MX_GPIO_Init+0x6c>)
 8000610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000614:	f003 0320 	and.w	r3, r3, #32
 8000618:	60fb      	str	r3, [r7, #12]
 800061a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800061c:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <MX_GPIO_Init+0x6c>)
 800061e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000622:	4a10      	ldr	r2, [pc, #64]	@ (8000664 <MX_GPIO_Init+0x6c>)
 8000624:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000628:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800062c:	4b0d      	ldr	r3, [pc, #52]	@ (8000664 <MX_GPIO_Init+0x6c>)
 800062e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000636:	60bb      	str	r3, [r7, #8]
 8000638:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800063a:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <MX_GPIO_Init+0x6c>)
 800063c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000640:	4a08      	ldr	r2, [pc, #32]	@ (8000664 <MX_GPIO_Init+0x6c>)
 8000642:	f043 0304 	orr.w	r3, r3, #4
 8000646:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800064a:	4b06      	ldr	r3, [pc, #24]	@ (8000664 <MX_GPIO_Init+0x6c>)
 800064c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000650:	f003 0304 	and.w	r3, r3, #4
 8000654:	607b      	str	r3, [r7, #4]
 8000656:	687b      	ldr	r3, [r7, #4]

}
 8000658:	bf00      	nop
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	58024400 	.word	0x58024400

08000668 <HAL_ADC_ConvCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000670:	4b23      	ldr	r3, [pc, #140]	@ (8000700 <HAL_ADC_ConvCpltCallback+0x98>)
 8000672:	881b      	ldrh	r3, [r3, #0]
 8000674:	ee07 3a90 	vmov	s15, r3
 8000678:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800067c:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 80006f0 <HAL_ADC_ConvCpltCallback+0x88>
 8000680:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000684:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 80006f8 <HAL_ADC_ConvCpltCallback+0x90>
 8000688:	ee27 7b06 	vmul.f64	d7, d7, d6
 800068c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000690:	4b1c      	ldr	r3, [pc, #112]	@ (8000704 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000692:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000696:	4b1a      	ldr	r3, [pc, #104]	@ (8000700 <HAL_ADC_ConvCpltCallback+0x98>)
 8000698:	885b      	ldrh	r3, [r3, #2]
 800069a:	ee07 3a90 	vmov	s15, r3
 800069e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80006a2:	ed9f 5b13 	vldr	d5, [pc, #76]	@ 80006f0 <HAL_ADC_ConvCpltCallback+0x88>
 80006a6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80006aa:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 80006f8 <HAL_ADC_ConvCpltCallback+0x90>
 80006ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80006b2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80006b6:	4b13      	ldr	r3, [pc, #76]	@ (8000704 <HAL_ADC_ConvCpltCallback+0x9c>)
 80006b8:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 80006bc:	4b10      	ldr	r3, [pc, #64]	@ (8000700 <HAL_ADC_ConvCpltCallback+0x98>)
 80006be:	889b      	ldrh	r3, [r3, #4]
 80006c0:	ee07 3a90 	vmov	s15, r3
 80006c4:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80006c8:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 80006f0 <HAL_ADC_ConvCpltCallback+0x88>
 80006cc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80006d0:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 80006f8 <HAL_ADC_ConvCpltCallback+0x90>
 80006d4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80006d8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80006dc:	4b09      	ldr	r3, [pc, #36]	@ (8000704 <HAL_ADC_ConvCpltCallback+0x9c>)
 80006de:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80006e2:	bf00      	nop
 80006e4:	370c      	adds	r7, #12
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	00000000 	.word	0x00000000
 80006f4:	40affe00 	.word	0x40affe00
 80006f8:	66666666 	.word	0x66666666
 80006fc:	400a6666 	.word	0x400a6666
 8000700:	24000114 	.word	0x24000114
 8000704:	2400011c 	.word	0x2400011c

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800070c:	f000 f88c 	bl	8000828 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000710:	f000 f9ee 	bl	8000af0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000714:	f000 f818 	bl	8000748 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000718:	f7ff ff6e 	bl	80005f8 <MX_GPIO_Init>
  MX_DMA_Init();
 800071c:	f7ff ff4c 	bl	80005b8 <MX_DMA_Init>
  MX_ADC3_Init();
 8000720:	f7ff fdf6 	bl	8000310 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000724:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000728:	2100      	movs	r1, #0
 800072a:	4805      	ldr	r0, [pc, #20]	@ (8000740 <main+0x38>)
 800072c:	f002 fa82 	bl	8002c34 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC_VAL, 3);
 8000730:	2203      	movs	r2, #3
 8000732:	4904      	ldr	r1, [pc, #16]	@ (8000744 <main+0x3c>)
 8000734:	4802      	ldr	r0, [pc, #8]	@ (8000740 <main+0x38>)
 8000736:	f000 ffd7 	bl	80016e8 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800073a:	bf00      	nop
 800073c:	e7fd      	b.n	800073a <main+0x32>
 800073e:	bf00      	nop
 8000740:	2400002c 	.word	0x2400002c
 8000744:	24000114 	.word	0x24000114

08000748 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b09c      	sub	sp, #112	@ 0x70
 800074c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000752:	224c      	movs	r2, #76	@ 0x4c
 8000754:	2100      	movs	r1, #0
 8000756:	4618      	mov	r0, r3
 8000758:	f008 fa76 	bl	8008c48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800075c:	1d3b      	adds	r3, r7, #4
 800075e:	2220      	movs	r2, #32
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f008 fa70 	bl	8008c48 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000768:	2002      	movs	r0, #2
 800076a:	f004 fefd 	bl	8005568 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800076e:	2300      	movs	r3, #0
 8000770:	603b      	str	r3, [r7, #0]
 8000772:	4b2c      	ldr	r3, [pc, #176]	@ (8000824 <SystemClock_Config+0xdc>)
 8000774:	699b      	ldr	r3, [r3, #24]
 8000776:	4a2b      	ldr	r2, [pc, #172]	@ (8000824 <SystemClock_Config+0xdc>)
 8000778:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800077c:	6193      	str	r3, [r2, #24]
 800077e:	4b29      	ldr	r3, [pc, #164]	@ (8000824 <SystemClock_Config+0xdc>)
 8000780:	699b      	ldr	r3, [r3, #24]
 8000782:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000786:	603b      	str	r3, [r7, #0]
 8000788:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800078a:	bf00      	nop
 800078c:	4b25      	ldr	r3, [pc, #148]	@ (8000824 <SystemClock_Config+0xdc>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000794:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000798:	d1f8      	bne.n	800078c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800079a:	2302      	movs	r3, #2
 800079c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800079e:	2301      	movs	r3, #1
 80007a0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80007a2:	2340      	movs	r3, #64	@ 0x40
 80007a4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a6:	2302      	movs	r3, #2
 80007a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007aa:	2300      	movs	r3, #0
 80007ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007ae:	2304      	movs	r3, #4
 80007b0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 80007b2:	2322      	movs	r3, #34	@ 0x22
 80007b4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80007b6:	2301      	movs	r3, #1
 80007b8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007ba:	2302      	movs	r3, #2
 80007bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007be:	2302      	movs	r3, #2
 80007c0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007c2:	230c      	movs	r3, #12
 80007c4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007c6:	2300      	movs	r3, #0
 80007c8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80007ca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80007ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007d4:	4618      	mov	r0, r3
 80007d6:	f004 ff01 	bl	80055dc <HAL_RCC_OscConfig>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80007e0:	f000 f84e 	bl	8000880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e4:	233f      	movs	r3, #63	@ 0x3f
 80007e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007e8:	2303      	movs	r3, #3
 80007ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007f0:	2308      	movs	r3, #8
 80007f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007f4:	2340      	movs	r3, #64	@ 0x40
 80007f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007f8:	2340      	movs	r3, #64	@ 0x40
 80007fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000800:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000802:	2340      	movs	r3, #64	@ 0x40
 8000804:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2103      	movs	r1, #3
 800080a:	4618      	mov	r0, r3
 800080c:	f005 fac0 	bl	8005d90 <HAL_RCC_ClockConfig>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000816:	f000 f833 	bl	8000880 <Error_Handler>
  }
}
 800081a:	bf00      	nop
 800081c:	3770      	adds	r7, #112	@ 0x70
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	58024800 	.word	0x58024800

08000828 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800082e:	463b      	mov	r3, r7
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800083a:	f002 fba1 	bl	8002f80 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800083e:	2301      	movs	r3, #1
 8000840:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000842:	2300      	movs	r3, #0
 8000844:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000846:	2300      	movs	r3, #0
 8000848:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800084a:	231f      	movs	r3, #31
 800084c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800084e:	2387      	movs	r3, #135	@ 0x87
 8000850:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000852:	2300      	movs	r3, #0
 8000854:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000856:	2300      	movs	r3, #0
 8000858:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800085a:	2301      	movs	r3, #1
 800085c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800085e:	2301      	movs	r3, #1
 8000860:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000862:	2300      	movs	r3, #0
 8000864:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000866:	2300      	movs	r3, #0
 8000868:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800086a:	463b      	mov	r3, r7
 800086c:	4618      	mov	r0, r3
 800086e:	f002 fbbf 	bl	8002ff0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000872:	2004      	movs	r0, #4
 8000874:	f002 fb9c 	bl	8002fb0 <HAL_MPU_Enable>

}
 8000878:	bf00      	nop
 800087a:	3710      	adds	r7, #16
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}

08000880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000884:	b672      	cpsid	i
}
 8000886:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000888:	bf00      	nop
 800088a:	e7fd      	b.n	8000888 <Error_Handler+0x8>

0800088c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000892:	4b0a      	ldr	r3, [pc, #40]	@ (80008bc <HAL_MspInit+0x30>)
 8000894:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000898:	4a08      	ldr	r2, [pc, #32]	@ (80008bc <HAL_MspInit+0x30>)
 800089a:	f043 0302 	orr.w	r3, r3, #2
 800089e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80008a2:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <HAL_MspInit+0x30>)
 80008a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008a8:	f003 0302 	and.w	r3, r3, #2
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	58024400 	.word	0x58024400

080008c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <NMI_Handler+0x4>

080008c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008cc:	bf00      	nop
 80008ce:	e7fd      	b.n	80008cc <HardFault_Handler+0x4>

080008d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <MemManage_Handler+0x4>

080008d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008dc:	bf00      	nop
 80008de:	e7fd      	b.n	80008dc <BusFault_Handler+0x4>

080008e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <UsageFault_Handler+0x4>

080008e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008ec:	bf00      	nop
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr

080008f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008f6:	b480      	push	{r7}
 80008f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008fa:	bf00      	nop
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr

08000904 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000908:	bf00      	nop
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr

08000912 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000912:	b580      	push	{r7, lr}
 8000914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000916:	f000 f95d 	bl	8000bd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
	...

08000920 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8000924:	4802      	ldr	r0, [pc, #8]	@ (8000930 <DMA1_Stream0_IRQHandler+0x10>)
 8000926:	f003 f965 	bl	8003bf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	2400009c 	.word	0x2400009c

08000934 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8000938:	4802      	ldr	r0, [pc, #8]	@ (8000944 <ADC3_IRQHandler+0x10>)
 800093a:	f000 ffb1 	bl	80018a0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	2400002c 	.word	0x2400002c

08000948 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800094c:	4b3e      	ldr	r3, [pc, #248]	@ (8000a48 <SystemInit+0x100>)
 800094e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000952:	4a3d      	ldr	r2, [pc, #244]	@ (8000a48 <SystemInit+0x100>)
 8000954:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000958:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800095c:	4b3b      	ldr	r3, [pc, #236]	@ (8000a4c <SystemInit+0x104>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f003 030f 	and.w	r3, r3, #15
 8000964:	2b06      	cmp	r3, #6
 8000966:	d807      	bhi.n	8000978 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000968:	4b38      	ldr	r3, [pc, #224]	@ (8000a4c <SystemInit+0x104>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f023 030f 	bic.w	r3, r3, #15
 8000970:	4a36      	ldr	r2, [pc, #216]	@ (8000a4c <SystemInit+0x104>)
 8000972:	f043 0307 	orr.w	r3, r3, #7
 8000976:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000978:	4b35      	ldr	r3, [pc, #212]	@ (8000a50 <SystemInit+0x108>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a34      	ldr	r2, [pc, #208]	@ (8000a50 <SystemInit+0x108>)
 800097e:	f043 0301 	orr.w	r3, r3, #1
 8000982:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000984:	4b32      	ldr	r3, [pc, #200]	@ (8000a50 <SystemInit+0x108>)
 8000986:	2200      	movs	r2, #0
 8000988:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800098a:	4b31      	ldr	r3, [pc, #196]	@ (8000a50 <SystemInit+0x108>)
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	4930      	ldr	r1, [pc, #192]	@ (8000a50 <SystemInit+0x108>)
 8000990:	4b30      	ldr	r3, [pc, #192]	@ (8000a54 <SystemInit+0x10c>)
 8000992:	4013      	ands	r3, r2
 8000994:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000996:	4b2d      	ldr	r3, [pc, #180]	@ (8000a4c <SystemInit+0x104>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f003 0308 	and.w	r3, r3, #8
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d007      	beq.n	80009b2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009a2:	4b2a      	ldr	r3, [pc, #168]	@ (8000a4c <SystemInit+0x104>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f023 030f 	bic.w	r3, r3, #15
 80009aa:	4a28      	ldr	r2, [pc, #160]	@ (8000a4c <SystemInit+0x104>)
 80009ac:	f043 0307 	orr.w	r3, r3, #7
 80009b0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80009b2:	4b27      	ldr	r3, [pc, #156]	@ (8000a50 <SystemInit+0x108>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80009b8:	4b25      	ldr	r3, [pc, #148]	@ (8000a50 <SystemInit+0x108>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80009be:	4b24      	ldr	r3, [pc, #144]	@ (8000a50 <SystemInit+0x108>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80009c4:	4b22      	ldr	r3, [pc, #136]	@ (8000a50 <SystemInit+0x108>)
 80009c6:	4a24      	ldr	r2, [pc, #144]	@ (8000a58 <SystemInit+0x110>)
 80009c8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80009ca:	4b21      	ldr	r3, [pc, #132]	@ (8000a50 <SystemInit+0x108>)
 80009cc:	4a23      	ldr	r2, [pc, #140]	@ (8000a5c <SystemInit+0x114>)
 80009ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80009d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a50 <SystemInit+0x108>)
 80009d2:	4a23      	ldr	r2, [pc, #140]	@ (8000a60 <SystemInit+0x118>)
 80009d4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80009d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a50 <SystemInit+0x108>)
 80009d8:	2200      	movs	r2, #0
 80009da:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80009dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a50 <SystemInit+0x108>)
 80009de:	4a20      	ldr	r2, [pc, #128]	@ (8000a60 <SystemInit+0x118>)
 80009e0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80009e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000a50 <SystemInit+0x108>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80009e8:	4b19      	ldr	r3, [pc, #100]	@ (8000a50 <SystemInit+0x108>)
 80009ea:	4a1d      	ldr	r2, [pc, #116]	@ (8000a60 <SystemInit+0x118>)
 80009ec:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80009ee:	4b18      	ldr	r3, [pc, #96]	@ (8000a50 <SystemInit+0x108>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80009f4:	4b16      	ldr	r3, [pc, #88]	@ (8000a50 <SystemInit+0x108>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a15      	ldr	r2, [pc, #84]	@ (8000a50 <SystemInit+0x108>)
 80009fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80009fe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000a00:	4b13      	ldr	r3, [pc, #76]	@ (8000a50 <SystemInit+0x108>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000a06:	4b12      	ldr	r3, [pc, #72]	@ (8000a50 <SystemInit+0x108>)
 8000a08:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d113      	bne.n	8000a3c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a14:	4b0e      	ldr	r3, [pc, #56]	@ (8000a50 <SystemInit+0x108>)
 8000a16:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a1a:	4a0d      	ldr	r2, [pc, #52]	@ (8000a50 <SystemInit+0x108>)
 8000a1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a20:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000a24:	4b0f      	ldr	r3, [pc, #60]	@ (8000a64 <SystemInit+0x11c>)
 8000a26:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000a2a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a2c:	4b08      	ldr	r3, [pc, #32]	@ (8000a50 <SystemInit+0x108>)
 8000a2e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a32:	4a07      	ldr	r2, [pc, #28]	@ (8000a50 <SystemInit+0x108>)
 8000a34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a38:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000a3c:	bf00      	nop
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	e000ed00 	.word	0xe000ed00
 8000a4c:	52002000 	.word	0x52002000
 8000a50:	58024400 	.word	0x58024400
 8000a54:	eaf6ed7f 	.word	0xeaf6ed7f
 8000a58:	02020200 	.word	0x02020200
 8000a5c:	01ff0000 	.word	0x01ff0000
 8000a60:	01010280 	.word	0x01010280
 8000a64:	52004000 	.word	0x52004000

08000a68 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000a6c:	4b09      	ldr	r3, [pc, #36]	@ (8000a94 <ExitRun0Mode+0x2c>)
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	4a08      	ldr	r2, [pc, #32]	@ (8000a94 <ExitRun0Mode+0x2c>)
 8000a72:	f043 0302 	orr.w	r3, r3, #2
 8000a76:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000a78:	bf00      	nop
 8000a7a:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <ExitRun0Mode+0x2c>)
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d0f9      	beq.n	8000a7a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000a86:	bf00      	nop
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	58024800 	.word	0x58024800

08000a98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000a98:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000ad4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000a9c:	f7ff ffe4 	bl	8000a68 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000aa0:	f7ff ff52 	bl	8000948 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aa4:	480c      	ldr	r0, [pc, #48]	@ (8000ad8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000aa6:	490d      	ldr	r1, [pc, #52]	@ (8000adc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aac:	e002      	b.n	8000ab4 <LoopCopyDataInit>

08000aae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab2:	3304      	adds	r3, #4

08000ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ab6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab8:	d3f9      	bcc.n	8000aae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aba:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000abc:	4c0a      	ldr	r4, [pc, #40]	@ (8000ae8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac0:	e001      	b.n	8000ac6 <LoopFillZerobss>

08000ac2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac4:	3204      	adds	r2, #4

08000ac6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ac6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac8:	d3fb      	bcc.n	8000ac2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000aca:	f008 f8c5 	bl	8008c58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ace:	f7ff fe1b 	bl	8000708 <main>
  bx  lr
 8000ad2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ad4:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8000ad8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000adc:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000ae0:	08008cd8 	.word	0x08008cd8
  ldr r2, =_sbss
 8000ae4:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000ae8:	2400012c 	.word	0x2400012c

08000aec <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000aec:	e7fe      	b.n	8000aec <ADC_IRQHandler>
	...

08000af0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000af6:	2003      	movs	r0, #3
 8000af8:	f002 fa02 	bl	8002f00 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000afc:	f005 fafe 	bl	80060fc <HAL_RCC_GetSysClockFreq>
 8000b00:	4602      	mov	r2, r0
 8000b02:	4b15      	ldr	r3, [pc, #84]	@ (8000b58 <HAL_Init+0x68>)
 8000b04:	699b      	ldr	r3, [r3, #24]
 8000b06:	0a1b      	lsrs	r3, r3, #8
 8000b08:	f003 030f 	and.w	r3, r3, #15
 8000b0c:	4913      	ldr	r1, [pc, #76]	@ (8000b5c <HAL_Init+0x6c>)
 8000b0e:	5ccb      	ldrb	r3, [r1, r3]
 8000b10:	f003 031f 	and.w	r3, r3, #31
 8000b14:	fa22 f303 	lsr.w	r3, r2, r3
 8000b18:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <HAL_Init+0x68>)
 8000b1c:	699b      	ldr	r3, [r3, #24]
 8000b1e:	f003 030f 	and.w	r3, r3, #15
 8000b22:	4a0e      	ldr	r2, [pc, #56]	@ (8000b5c <HAL_Init+0x6c>)
 8000b24:	5cd3      	ldrb	r3, [r2, r3]
 8000b26:	f003 031f 	and.w	r3, r3, #31
 8000b2a:	687a      	ldr	r2, [r7, #4]
 8000b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8000b30:	4a0b      	ldr	r2, [pc, #44]	@ (8000b60 <HAL_Init+0x70>)
 8000b32:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000b34:	4a0b      	ldr	r2, [pc, #44]	@ (8000b64 <HAL_Init+0x74>)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b3a:	200f      	movs	r0, #15
 8000b3c:	f000 f814 	bl	8000b68 <HAL_InitTick>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000b46:	2301      	movs	r3, #1
 8000b48:	e002      	b.n	8000b50 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000b4a:	f7ff fe9f 	bl	800088c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b4e:	2300      	movs	r3, #0
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	58024400 	.word	0x58024400
 8000b5c:	08008cb8 	.word	0x08008cb8
 8000b60:	24000004 	.word	0x24000004
 8000b64:	24000000 	.word	0x24000000

08000b68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000b70:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <HAL_InitTick+0x60>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d101      	bne.n	8000b7c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	e021      	b.n	8000bc0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000b7c:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <HAL_InitTick+0x64>)
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <HAL_InitTick+0x60>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	4619      	mov	r1, r3
 8000b86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b92:	4618      	mov	r0, r3
 8000b94:	f002 f9e7 	bl	8002f66 <HAL_SYSTICK_Config>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e00e      	b.n	8000bc0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2b0f      	cmp	r3, #15
 8000ba6:	d80a      	bhi.n	8000bbe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	6879      	ldr	r1, [r7, #4]
 8000bac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bb0:	f002 f9b1 	bl	8002f16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bb4:	4a06      	ldr	r2, [pc, #24]	@ (8000bd0 <HAL_InitTick+0x68>)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	e000      	b.n	8000bc0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	2400000c 	.word	0x2400000c
 8000bcc:	24000000 	.word	0x24000000
 8000bd0:	24000008 	.word	0x24000008

08000bd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <HAL_IncTick+0x20>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <HAL_IncTick+0x24>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4413      	add	r3, r2
 8000be4:	4a04      	ldr	r2, [pc, #16]	@ (8000bf8 <HAL_IncTick+0x24>)
 8000be6:	6013      	str	r3, [r2, #0]
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	2400000c 	.word	0x2400000c
 8000bf8:	24000128 	.word	0x24000128

08000bfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  return uwTick;
 8000c00:	4b03      	ldr	r3, [pc, #12]	@ (8000c10 <HAL_GetTick+0x14>)
 8000c02:	681b      	ldr	r3, [r3, #0]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	24000128 	.word	0x24000128

08000c14 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8000c1e:	4b07      	ldr	r3, [pc, #28]	@ (8000c3c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8000c20:	685a      	ldr	r2, [r3, #4]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	43db      	mvns	r3, r3
 8000c26:	401a      	ands	r2, r3
 8000c28:	4904      	ldr	r1, [pc, #16]	@ (8000c3c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	604b      	str	r3, [r1, #4]
}
 8000c30:	bf00      	nop
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	58000400 	.word	0x58000400

08000c40 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	689b      	ldr	r3, [r3, #8]
 8000c4e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	431a      	orrs	r2, r3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	609a      	str	r2, [r3, #8]
}
 8000c5a:	bf00      	nop
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr

08000c66 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000c66:	b480      	push	{r7}
 8000c68:	b083      	sub	sp, #12
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
 8000c6e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	609a      	str	r2, [r3, #8]
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b087      	sub	sp, #28
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4a18      	ldr	r2, [pc, #96]	@ (8000d18 <LL_ADC_SetChannelPreselection+0x70>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d027      	beq.n	8000d0a <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d107      	bne.n	8000cd4 <LL_ADC_SetChannelPreselection+0x2c>
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	0e9b      	lsrs	r3, r3, #26
 8000cc8:	f003 031f 	and.w	r3, r3, #31
 8000ccc:	2201      	movs	r2, #1
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	e015      	b.n	8000d00 <LL_ADC_SetChannelPreselection+0x58>
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cd8:	693b      	ldr	r3, [r7, #16]
 8000cda:	fa93 f3a3 	rbit	r3, r3
 8000cde:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d101      	bne.n	8000cee <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8000cea:	2320      	movs	r3, #32
 8000cec:	e003      	b.n	8000cf6 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	fab3 f383 	clz	r3, r3
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	f003 031f 	and.w	r3, r3, #31
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000d00:	687a      	ldr	r2, [r7, #4]
 8000d02:	69d2      	ldr	r2, [r2, #28]
 8000d04:	431a      	orrs	r2, r3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8000d0a:	bf00      	nop
 8000d0c:	371c      	adds	r7, #28
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	58026000 	.word	0x58026000

08000d1c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b087      	sub	sp, #28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]
 8000d28:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	3360      	adds	r3, #96	@ 0x60
 8000d2e:	461a      	mov	r2, r3
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	4413      	add	r3, r2
 8000d36:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	4a10      	ldr	r2, [pc, #64]	@ (8000d7c <LL_ADC_SetOffset+0x60>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d10b      	bne.n	8000d58 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8000d56:	e00b      	b.n	8000d70 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	430b      	orrs	r3, r1
 8000d6a:	431a      	orrs	r2, r3
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	601a      	str	r2, [r3, #0]
}
 8000d70:	bf00      	nop
 8000d72:	371c      	adds	r7, #28
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	58026000 	.word	0x58026000

08000d80 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	3360      	adds	r3, #96	@ 0x60
 8000d8e:	461a      	mov	r2, r3
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	4413      	add	r3, r2
 8000d96:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3714      	adds	r7, #20
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	691b      	ldr	r3, [r3, #16]
 8000dbc:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	f003 031f 	and.w	r3, r3, #31
 8000dc6:	6879      	ldr	r1, [r7, #4]
 8000dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dcc:	431a      	orrs	r2, r3
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	611a      	str	r2, [r3, #16]
}
 8000dd2:	bf00      	nop
 8000dd4:	3714      	adds	r7, #20
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
	...

08000de0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b087      	sub	sp, #28
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	4a0c      	ldr	r2, [pc, #48]	@ (8000e20 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d00e      	beq.n	8000e12 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	3360      	adds	r3, #96	@ 0x60
 8000df8:	461a      	mov	r2, r3
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	4413      	add	r3, r2
 8000e00:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	431a      	orrs	r2, r3
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	601a      	str	r2, [r3, #0]
  }
}
 8000e12:	bf00      	nop
 8000e14:	371c      	adds	r7, #28
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	58026000 	.word	0x58026000

08000e24 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b087      	sub	sp, #28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	4a0c      	ldr	r2, [pc, #48]	@ (8000e64 <LL_ADC_SetOffsetSaturation+0x40>)
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d10e      	bne.n	8000e56 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	3360      	adds	r3, #96	@ 0x60
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	4413      	add	r3, r2
 8000e44:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	431a      	orrs	r2, r3
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8000e56:	bf00      	nop
 8000e58:	371c      	adds	r7, #28
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	58026000 	.word	0x58026000

08000e68 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b087      	sub	sp, #28
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea8 <LL_ADC_SetOffsetSign+0x40>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d10e      	bne.n	8000e9a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	3360      	adds	r3, #96	@ 0x60
 8000e80:	461a      	mov	r2, r3
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	4413      	add	r3, r2
 8000e88:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	431a      	orrs	r2, r3
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8000e9a:	bf00      	nop
 8000e9c:	371c      	adds	r7, #28
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	58026000 	.word	0x58026000

08000eac <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b087      	sub	sp, #28
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	3360      	adds	r3, #96	@ 0x60
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	4413      	add	r3, r2
 8000ec4:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	4a0c      	ldr	r2, [pc, #48]	@ (8000efc <LL_ADC_SetOffsetState+0x50>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d108      	bne.n	8000ee0 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	431a      	orrs	r2, r3
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8000ede:	e007      	b.n	8000ef0 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	431a      	orrs	r2, r3
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	601a      	str	r2, [r3, #0]
}
 8000ef0:	bf00      	nop
 8000ef2:	371c      	adds	r7, #28
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	58026000 	.word	0x58026000

08000f00 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d101      	bne.n	8000f18 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000f14:	2301      	movs	r3, #1
 8000f16:	e000      	b.n	8000f1a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f26:	b480      	push	{r7}
 8000f28:	b087      	sub	sp, #28
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	60f8      	str	r0, [r7, #12]
 8000f2e:	60b9      	str	r1, [r7, #8]
 8000f30:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	3330      	adds	r3, #48	@ 0x30
 8000f36:	461a      	mov	r2, r3
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	0a1b      	lsrs	r3, r3, #8
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	f003 030c 	and.w	r3, r3, #12
 8000f42:	4413      	add	r3, r2
 8000f44:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	f003 031f 	and.w	r3, r3, #31
 8000f50:	211f      	movs	r1, #31
 8000f52:	fa01 f303 	lsl.w	r3, r1, r3
 8000f56:	43db      	mvns	r3, r3
 8000f58:	401a      	ands	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	0e9b      	lsrs	r3, r3, #26
 8000f5e:	f003 011f 	and.w	r1, r3, #31
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	f003 031f 	and.w	r3, r3, #31
 8000f68:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6c:	431a      	orrs	r2, r3
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f72:	bf00      	nop
 8000f74:	371c      	adds	r7, #28
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	b083      	sub	sp, #12
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
 8000f86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	f023 0203 	bic.w	r2, r3, #3
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	431a      	orrs	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	60da      	str	r2, [r3, #12]
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	f043 0201 	orr.w	r2, r3, #1
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	60da      	str	r2, [r3, #12]
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a08      	ldr	r2, [pc, #32]	@ (8000ff4 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d107      	bne.n	8000fe6 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	f023 0203 	bic.w	r2, r3, #3
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	431a      	orrs	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	60da      	str	r2, [r3, #12]
  }
}
 8000fe6:	bf00      	nop
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	58026000 	.word	0x58026000

08000ff8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001004:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001008:	2b00      	cmp	r3, #0
 800100a:	d101      	bne.n	8001010 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800100c:	2301      	movs	r3, #1
 800100e:	e000      	b.n	8001012 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001010:	2300      	movs	r3, #0
}
 8001012:	4618      	mov	r0, r3
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800101e:	b480      	push	{r7}
 8001020:	b087      	sub	sp, #28
 8001022:	af00      	add	r7, sp, #0
 8001024:	60f8      	str	r0, [r7, #12]
 8001026:	60b9      	str	r1, [r7, #8]
 8001028:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	3314      	adds	r3, #20
 800102e:	461a      	mov	r2, r3
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	0e5b      	lsrs	r3, r3, #25
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	f003 0304 	and.w	r3, r3, #4
 800103a:	4413      	add	r3, r2
 800103c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	0d1b      	lsrs	r3, r3, #20
 8001046:	f003 031f 	and.w	r3, r3, #31
 800104a:	2107      	movs	r1, #7
 800104c:	fa01 f303 	lsl.w	r3, r1, r3
 8001050:	43db      	mvns	r3, r3
 8001052:	401a      	ands	r2, r3
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	0d1b      	lsrs	r3, r3, #20
 8001058:	f003 031f 	and.w	r3, r3, #31
 800105c:	6879      	ldr	r1, [r7, #4]
 800105e:	fa01 f303 	lsl.w	r3, r1, r3
 8001062:	431a      	orrs	r2, r3
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001068:	bf00      	nop
 800106a:	371c      	adds	r7, #28
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	4a1a      	ldr	r2, [pc, #104]	@ (80010ec <LL_ADC_SetChannelSingleDiff+0x78>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d115      	bne.n	80010b4 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001094:	43db      	mvns	r3, r3
 8001096:	401a      	ands	r2, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f003 0318 	and.w	r3, r3, #24
 800109e:	4914      	ldr	r1, [pc, #80]	@ (80010f0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80010a0:	40d9      	lsrs	r1, r3
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	400b      	ands	r3, r1
 80010a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80010aa:	431a      	orrs	r2, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80010b2:	e014      	b.n	80010de <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80010c0:	43db      	mvns	r3, r3
 80010c2:	401a      	ands	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f003 0318 	and.w	r3, r3, #24
 80010ca:	4909      	ldr	r1, [pc, #36]	@ (80010f0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80010cc:	40d9      	lsrs	r1, r3
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	400b      	ands	r3, r1
 80010d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80010d6:	431a      	orrs	r2, r3
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80010de:	bf00      	nop
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	58026000 	.word	0x58026000
 80010f0:	000fffff 	.word	0x000fffff

080010f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	f003 031f 	and.w	r3, r3, #31
}
 8001104:	4618      	mov	r0, r3
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001120:	4618      	mov	r0, r3
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	689a      	ldr	r2, [r3, #8]
 8001138:	4b04      	ldr	r3, [pc, #16]	@ (800114c <LL_ADC_DisableDeepPowerDown+0x20>)
 800113a:	4013      	ands	r3, r2
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	6093      	str	r3, [r2, #8]
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	5fffffc0 	.word	0x5fffffc0

08001150 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001160:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001164:	d101      	bne.n	800116a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001166:	2301      	movs	r3, #1
 8001168:	e000      	b.n	800116c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800116a:	2300      	movs	r3, #0
}
 800116c:	4618      	mov	r0, r3
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	689a      	ldr	r2, [r3, #8]
 8001184:	4b05      	ldr	r3, [pc, #20]	@ (800119c <LL_ADC_EnableInternalRegulator+0x24>)
 8001186:	4013      	ands	r3, r2
 8001188:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001190:	bf00      	nop
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	6fffffc0 	.word	0x6fffffc0

080011a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80011b4:	d101      	bne.n	80011ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80011b6:	2301      	movs	r3, #1
 80011b8:	e000      	b.n	80011bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689a      	ldr	r2, [r3, #8]
 80011d4:	4b05      	ldr	r3, [pc, #20]	@ (80011ec <LL_ADC_Enable+0x24>)
 80011d6:	4013      	ands	r3, r2
 80011d8:	f043 0201 	orr.w	r2, r3, #1
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	7fffffc0 	.word	0x7fffffc0

080011f0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <LL_ADC_Disable+0x24>)
 80011fe:	4013      	ands	r3, r2
 8001200:	f043 0202 	orr.w	r2, r3, #2
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	7fffffc0 	.word	0x7fffffc0

08001218 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	2b01      	cmp	r3, #1
 800122a:	d101      	bne.n	8001230 <LL_ADC_IsEnabled+0x18>
 800122c:	2301      	movs	r3, #1
 800122e:	e000      	b.n	8001232 <LL_ADC_IsEnabled+0x1a>
 8001230:	2300      	movs	r3, #0
}
 8001232:	4618      	mov	r0, r3
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800123e:	b480      	push	{r7}
 8001240:	b083      	sub	sp, #12
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	2b02      	cmp	r3, #2
 8001250:	d101      	bne.n	8001256 <LL_ADC_IsDisableOngoing+0x18>
 8001252:	2301      	movs	r3, #1
 8001254:	e000      	b.n	8001258 <LL_ADC_IsDisableOngoing+0x1a>
 8001256:	2300      	movs	r3, #0
}
 8001258:	4618      	mov	r0, r3
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689a      	ldr	r2, [r3, #8]
 8001270:	4b05      	ldr	r3, [pc, #20]	@ (8001288 <LL_ADC_REG_StartConversion+0x24>)
 8001272:	4013      	ands	r3, r2
 8001274:	f043 0204 	orr.w	r2, r3, #4
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	7fffffc0 	.word	0x7fffffc0

0800128c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f003 0304 	and.w	r3, r3, #4
 800129c:	2b04      	cmp	r3, #4
 800129e:	d101      	bne.n	80012a4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80012a0:	2301      	movs	r3, #1
 80012a2:	e000      	b.n	80012a6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80012b2:	b480      	push	{r7}
 80012b4:	b083      	sub	sp, #12
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	f003 0308 	and.w	r3, r3, #8
 80012c2:	2b08      	cmp	r3, #8
 80012c4:	d101      	bne.n	80012ca <LL_ADC_INJ_IsConversionOngoing+0x18>
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b089      	sub	sp, #36	@ 0x24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012e0:	2300      	movs	r3, #0
 80012e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e1ee      	b.n	80016d0 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d109      	bne.n	8001314 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f7ff f893 	bl	800042c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2200      	movs	r2, #0
 800130a:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ff19 	bl	8001150 <LL_ADC_IsDeepPowerDownEnabled>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d004      	beq.n	800132e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff feff 	bl	800112c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff ff34 	bl	80011a0 <LL_ADC_IsInternalRegulatorEnabled>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d114      	bne.n	8001368 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff ff18 	bl	8001178 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001348:	4b8e      	ldr	r3, [pc, #568]	@ (8001584 <HAL_ADC_Init+0x2ac>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	099b      	lsrs	r3, r3, #6
 800134e:	4a8e      	ldr	r2, [pc, #568]	@ (8001588 <HAL_ADC_Init+0x2b0>)
 8001350:	fba2 2303 	umull	r2, r3, r2, r3
 8001354:	099b      	lsrs	r3, r3, #6
 8001356:	3301      	adds	r3, #1
 8001358:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800135a:	e002      	b.n	8001362 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	3b01      	subs	r3, #1
 8001360:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d1f9      	bne.n	800135c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff17 	bl	80011a0 <LL_ADC_IsInternalRegulatorEnabled>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d10d      	bne.n	8001394 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800137c:	f043 0210 	orr.w	r2, r3, #16
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001388:	f043 0201 	orr.w	r2, r3, #1
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff ff77 	bl	800128c <LL_ADC_REG_IsConversionOngoing>
 800139e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013a4:	f003 0310 	and.w	r3, r3, #16
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	f040 8188 	bne.w	80016be <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	f040 8184 	bne.w	80016be <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ba:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80013be:	f043 0202 	orr.w	r2, r3, #2
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff ff24 	bl	8001218 <LL_ADC_IsEnabled>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d136      	bne.n	8001444 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a6c      	ldr	r2, [pc, #432]	@ (800158c <HAL_ADC_Init+0x2b4>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d004      	beq.n	80013ea <HAL_ADC_Init+0x112>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a6a      	ldr	r2, [pc, #424]	@ (8001590 <HAL_ADC_Init+0x2b8>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d10e      	bne.n	8001408 <HAL_ADC_Init+0x130>
 80013ea:	4868      	ldr	r0, [pc, #416]	@ (800158c <HAL_ADC_Init+0x2b4>)
 80013ec:	f7ff ff14 	bl	8001218 <LL_ADC_IsEnabled>
 80013f0:	4604      	mov	r4, r0
 80013f2:	4867      	ldr	r0, [pc, #412]	@ (8001590 <HAL_ADC_Init+0x2b8>)
 80013f4:	f7ff ff10 	bl	8001218 <LL_ADC_IsEnabled>
 80013f8:	4603      	mov	r3, r0
 80013fa:	4323      	orrs	r3, r4
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	bf0c      	ite	eq
 8001400:	2301      	moveq	r3, #1
 8001402:	2300      	movne	r3, #0
 8001404:	b2db      	uxtb	r3, r3
 8001406:	e008      	b.n	800141a <HAL_ADC_Init+0x142>
 8001408:	4862      	ldr	r0, [pc, #392]	@ (8001594 <HAL_ADC_Init+0x2bc>)
 800140a:	f7ff ff05 	bl	8001218 <LL_ADC_IsEnabled>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	bf0c      	ite	eq
 8001414:	2301      	moveq	r3, #1
 8001416:	2300      	movne	r3, #0
 8001418:	b2db      	uxtb	r3, r3
 800141a:	2b00      	cmp	r3, #0
 800141c:	d012      	beq.n	8001444 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a5a      	ldr	r2, [pc, #360]	@ (800158c <HAL_ADC_Init+0x2b4>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d004      	beq.n	8001432 <HAL_ADC_Init+0x15a>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a58      	ldr	r2, [pc, #352]	@ (8001590 <HAL_ADC_Init+0x2b8>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d101      	bne.n	8001436 <HAL_ADC_Init+0x15e>
 8001432:	4a59      	ldr	r2, [pc, #356]	@ (8001598 <HAL_ADC_Init+0x2c0>)
 8001434:	e000      	b.n	8001438 <HAL_ADC_Init+0x160>
 8001436:	4a59      	ldr	r2, [pc, #356]	@ (800159c <HAL_ADC_Init+0x2c4>)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	4619      	mov	r1, r3
 800143e:	4610      	mov	r0, r2
 8001440:	f7ff fbfe 	bl	8000c40 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a52      	ldr	r2, [pc, #328]	@ (8001594 <HAL_ADC_Init+0x2bc>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d129      	bne.n	80014a2 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7e5b      	ldrb	r3, [r3, #25]
 8001452:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001458:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800145e:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	2b08      	cmp	r3, #8
 8001466:	d013      	beq.n	8001490 <HAL_ADC_Init+0x1b8>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	2b0c      	cmp	r3, #12
 800146e:	d00d      	beq.n	800148c <HAL_ADC_Init+0x1b4>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	2b1c      	cmp	r3, #28
 8001476:	d007      	beq.n	8001488 <HAL_ADC_Init+0x1b0>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	2b18      	cmp	r3, #24
 800147e:	d101      	bne.n	8001484 <HAL_ADC_Init+0x1ac>
 8001480:	2318      	movs	r3, #24
 8001482:	e006      	b.n	8001492 <HAL_ADC_Init+0x1ba>
 8001484:	2300      	movs	r3, #0
 8001486:	e004      	b.n	8001492 <HAL_ADC_Init+0x1ba>
 8001488:	2310      	movs	r3, #16
 800148a:	e002      	b.n	8001492 <HAL_ADC_Init+0x1ba>
 800148c:	2308      	movs	r3, #8
 800148e:	e000      	b.n	8001492 <HAL_ADC_Init+0x1ba>
 8001490:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8001492:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f893 3020 	ldrb.w	r3, [r3, #32]
 800149a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800149c:	4313      	orrs	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
 80014a0:	e00e      	b.n	80014c0 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	7e5b      	ldrb	r3, [r3, #25]
 80014a6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80014ac:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80014b2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014ba:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80014bc:	4313      	orrs	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d106      	bne.n	80014d8 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ce:	3b01      	subs	r3, #1
 80014d0:	045b      	lsls	r3, r3, #17
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d009      	beq.n	80014f4 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014e4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014ec:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a26      	ldr	r2, [pc, #152]	@ (8001594 <HAL_ADC_Init+0x2bc>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d115      	bne.n	800152a <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	68da      	ldr	r2, [r3, #12]
 8001504:	4b26      	ldr	r3, [pc, #152]	@ (80015a0 <HAL_ADC_Init+0x2c8>)
 8001506:	4013      	ands	r3, r2
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	6812      	ldr	r2, [r2, #0]
 800150c:	69b9      	ldr	r1, [r7, #24]
 800150e:	430b      	orrs	r3, r1
 8001510:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	691b      	ldr	r3, [r3, #16]
 8001518:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	611a      	str	r2, [r3, #16]
 8001528:	e009      	b.n	800153e <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	68da      	ldr	r2, [r3, #12]
 8001530:	4b1c      	ldr	r3, [pc, #112]	@ (80015a4 <HAL_ADC_Init+0x2cc>)
 8001532:	4013      	ands	r3, r2
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	6812      	ldr	r2, [r2, #0]
 8001538:	69b9      	ldr	r1, [r7, #24]
 800153a:	430b      	orrs	r3, r1
 800153c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff fea2 	bl	800128c <LL_ADC_REG_IsConversionOngoing>
 8001548:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff feaf 	bl	80012b2 <LL_ADC_INJ_IsConversionOngoing>
 8001554:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	2b00      	cmp	r3, #0
 800155a:	f040 808e 	bne.w	800167a <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2b00      	cmp	r3, #0
 8001562:	f040 808a 	bne.w	800167a <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a0a      	ldr	r2, [pc, #40]	@ (8001594 <HAL_ADC_Init+0x2bc>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d11b      	bne.n	80015a8 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	7e1b      	ldrb	r3, [r3, #24]
 8001574:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800157c:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800157e:	4313      	orrs	r3, r2
 8001580:	61bb      	str	r3, [r7, #24]
 8001582:	e018      	b.n	80015b6 <HAL_ADC_Init+0x2de>
 8001584:	24000000 	.word	0x24000000
 8001588:	053e2d63 	.word	0x053e2d63
 800158c:	40022000 	.word	0x40022000
 8001590:	40022100 	.word	0x40022100
 8001594:	58026000 	.word	0x58026000
 8001598:	40022300 	.word	0x40022300
 800159c:	58026300 	.word	0x58026300
 80015a0:	fff04007 	.word	0xfff04007
 80015a4:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	7e1b      	ldrb	r3, [r3, #24]
 80015ac:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80015b2:	4313      	orrs	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	68da      	ldr	r2, [r3, #12]
 80015bc:	4b46      	ldr	r3, [pc, #280]	@ (80016d8 <HAL_ADC_Init+0x400>)
 80015be:	4013      	ands	r3, r2
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	6812      	ldr	r2, [r2, #0]
 80015c4:	69b9      	ldr	r1, [r7, #24]
 80015c6:	430b      	orrs	r3, r1
 80015c8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d137      	bne.n	8001644 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015d8:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a3f      	ldr	r2, [pc, #252]	@ (80016dc <HAL_ADC_Init+0x404>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d116      	bne.n	8001612 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	691a      	ldr	r2, [r3, #16]
 80015ea:	4b3d      	ldr	r3, [pc, #244]	@ (80016e0 <HAL_ADC_Init+0x408>)
 80015ec:	4013      	ands	r3, r2
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80015f6:	4311      	orrs	r1, r2
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80015fc:	4311      	orrs	r1, r2
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001602:	430a      	orrs	r2, r1
 8001604:	431a      	orrs	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f042 0201 	orr.w	r2, r2, #1
 800160e:	611a      	str	r2, [r3, #16]
 8001610:	e020      	b.n	8001654 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	691a      	ldr	r2, [r3, #16]
 8001618:	4b32      	ldr	r3, [pc, #200]	@ (80016e4 <HAL_ADC_Init+0x40c>)
 800161a:	4013      	ands	r3, r2
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001620:	3a01      	subs	r2, #1
 8001622:	0411      	lsls	r1, r2, #16
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001628:	4311      	orrs	r1, r2
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800162e:	4311      	orrs	r1, r2
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001634:	430a      	orrs	r2, r1
 8001636:	431a      	orrs	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f042 0201 	orr.w	r2, r2, #1
 8001640:	611a      	str	r2, [r3, #16]
 8001642:	e007      	b.n	8001654 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	691a      	ldr	r2, [r3, #16]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f022 0201 	bic.w	r2, r2, #1
 8001652:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	691b      	ldr	r3, [r3, #16]
 800165a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	430a      	orrs	r2, r1
 8001668:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a1b      	ldr	r2, [pc, #108]	@ (80016dc <HAL_ADC_Init+0x404>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d002      	beq.n	800167a <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f001 f9bd 	bl	80029f4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d10c      	bne.n	800169c <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001688:	f023 010f 	bic.w	r1, r3, #15
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	69db      	ldr	r3, [r3, #28]
 8001690:	1e5a      	subs	r2, r3, #1
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	430a      	orrs	r2, r1
 8001698:	631a      	str	r2, [r3, #48]	@ 0x30
 800169a:	e007      	b.n	80016ac <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f022 020f 	bic.w	r2, r2, #15
 80016aa:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016b0:	f023 0303 	bic.w	r3, r3, #3
 80016b4:	f043 0201 	orr.w	r2, r3, #1
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	661a      	str	r2, [r3, #96]	@ 0x60
 80016bc:	e007      	b.n	80016ce <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c2:	f043 0210 	orr.w	r2, r3, #16
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80016ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3724      	adds	r7, #36	@ 0x24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd90      	pop	{r4, r7, pc}
 80016d8:	ffffbffc 	.word	0xffffbffc
 80016dc:	58026000 	.word	0x58026000
 80016e0:	fc00f81f 	.word	0xfc00f81f
 80016e4:	fc00f81e 	.word	0xfc00f81e

080016e8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a60      	ldr	r2, [pc, #384]	@ (800187c <HAL_ADC_Start_DMA+0x194>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d004      	beq.n	8001708 <HAL_ADC_Start_DMA+0x20>
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a5f      	ldr	r2, [pc, #380]	@ (8001880 <HAL_ADC_Start_DMA+0x198>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d101      	bne.n	800170c <HAL_ADC_Start_DMA+0x24>
 8001708:	4b5e      	ldr	r3, [pc, #376]	@ (8001884 <HAL_ADC_Start_DMA+0x19c>)
 800170a:	e000      	b.n	800170e <HAL_ADC_Start_DMA+0x26>
 800170c:	4b5e      	ldr	r3, [pc, #376]	@ (8001888 <HAL_ADC_Start_DMA+0x1a0>)
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fcf0 	bl	80010f4 <LL_ADC_GetMultimode>
 8001714:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fdb6 	bl	800128c <LL_ADC_REG_IsConversionOngoing>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	f040 80a2 	bne.w	800186c <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800172e:	2b01      	cmp	r3, #1
 8001730:	d101      	bne.n	8001736 <HAL_ADC_Start_DMA+0x4e>
 8001732:	2302      	movs	r3, #2
 8001734:	e09d      	b.n	8001872 <HAL_ADC_Start_DMA+0x18a>
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2201      	movs	r2, #1
 800173a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d006      	beq.n	8001752 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	2b05      	cmp	r3, #5
 8001748:	d003      	beq.n	8001752 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	2b09      	cmp	r3, #9
 800174e:	f040 8086 	bne.w	800185e <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001752:	68f8      	ldr	r0, [r7, #12]
 8001754:	f000 ffd0 	bl	80026f8 <ADC_Enable>
 8001758:	4603      	mov	r3, r0
 800175a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800175c:	7dfb      	ldrb	r3, [r7, #23]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d178      	bne.n	8001854 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001766:	4b49      	ldr	r3, [pc, #292]	@ (800188c <HAL_ADC_Start_DMA+0x1a4>)
 8001768:	4013      	ands	r3, r2
 800176a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a42      	ldr	r2, [pc, #264]	@ (8001880 <HAL_ADC_Start_DMA+0x198>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d002      	beq.n	8001782 <HAL_ADC_Start_DMA+0x9a>
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	e000      	b.n	8001784 <HAL_ADC_Start_DMA+0x9c>
 8001782:	4b3e      	ldr	r3, [pc, #248]	@ (800187c <HAL_ADC_Start_DMA+0x194>)
 8001784:	68fa      	ldr	r2, [r7, #12]
 8001786:	6812      	ldr	r2, [r2, #0]
 8001788:	4293      	cmp	r3, r2
 800178a:	d002      	beq.n	8001792 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d105      	bne.n	800179e <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001796:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d006      	beq.n	80017b8 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80017ae:	f023 0206 	bic.w	r2, r3, #6
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	665a      	str	r2, [r3, #100]	@ 0x64
 80017b6:	e002      	b.n	80017be <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2200      	movs	r2, #0
 80017bc:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c2:	4a33      	ldr	r2, [pc, #204]	@ (8001890 <HAL_ADC_Start_DMA+0x1a8>)
 80017c4:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ca:	4a32      	ldr	r2, [pc, #200]	@ (8001894 <HAL_ADC_Start_DMA+0x1ac>)
 80017cc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d2:	4a31      	ldr	r2, [pc, #196]	@ (8001898 <HAL_ADC_Start_DMA+0x1b0>)
 80017d4:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	221c      	movs	r2, #28
 80017dc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	2200      	movs	r2, #0
 80017e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f042 0210 	orr.w	r2, r2, #16
 80017f4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a28      	ldr	r2, [pc, #160]	@ (800189c <HAL_ADC_Start_DMA+0x1b4>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d10f      	bne.n	8001820 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	4619      	mov	r1, r3
 800180e:	4610      	mov	r0, r2
 8001810:	f7ff fbd8 	bl	8000fc4 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff fbc3 	bl	8000fa4 <LL_ADC_EnableDMAReq>
 800181e:	e007      	b.n	8001830 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001828:	4619      	mov	r1, r3
 800182a:	4610      	mov	r0, r2
 800182c:	f7ff fba7 	bl	8000f7e <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	3340      	adds	r3, #64	@ 0x40
 800183a:	4619      	mov	r1, r3
 800183c:	68ba      	ldr	r2, [r7, #8]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f001 ff6e 	bl	8003720 <HAL_DMA_Start_IT>
 8001844:	4603      	mov	r3, r0
 8001846:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fd09 	bl	8001264 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001852:	e00d      	b.n	8001870 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2200      	movs	r2, #0
 8001858:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 800185c:	e008      	b.n	8001870 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 800186a:	e001      	b.n	8001870 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800186c:	2302      	movs	r3, #2
 800186e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001870:	7dfb      	ldrb	r3, [r7, #23]
}
 8001872:	4618      	mov	r0, r3
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40022000 	.word	0x40022000
 8001880:	40022100 	.word	0x40022100
 8001884:	40022300 	.word	0x40022300
 8001888:	58026300 	.word	0x58026300
 800188c:	fffff0fe 	.word	0xfffff0fe
 8001890:	080028cb 	.word	0x080028cb
 8001894:	080029a3 	.word	0x080029a3
 8001898:	080029bf 	.word	0x080029bf
 800189c:	58026000 	.word	0x58026000

080018a0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08a      	sub	sp, #40	@ 0x28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80018a8:	2300      	movs	r3, #0
 80018aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a87      	ldr	r2, [pc, #540]	@ (8001ae0 <HAL_ADC_IRQHandler+0x240>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d004      	beq.n	80018d0 <HAL_ADC_IRQHandler+0x30>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a86      	ldr	r2, [pc, #536]	@ (8001ae4 <HAL_ADC_IRQHandler+0x244>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d101      	bne.n	80018d4 <HAL_ADC_IRQHandler+0x34>
 80018d0:	4b85      	ldr	r3, [pc, #532]	@ (8001ae8 <HAL_ADC_IRQHandler+0x248>)
 80018d2:	e000      	b.n	80018d6 <HAL_ADC_IRQHandler+0x36>
 80018d4:	4b85      	ldr	r3, [pc, #532]	@ (8001aec <HAL_ADC_IRQHandler+0x24c>)
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff fc0c 	bl	80010f4 <LL_ADC_GetMultimode>
 80018dc:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d017      	beq.n	8001918 <HAL_ADC_IRQHandler+0x78>
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d012      	beq.n	8001918 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018f6:	f003 0310 	and.w	r3, r3, #16
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d105      	bne.n	800190a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001902:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f001 fa1e 	bl	8002d4c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2202      	movs	r2, #2
 8001916:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	f003 0304 	and.w	r3, r3, #4
 800191e:	2b00      	cmp	r3, #0
 8001920:	d004      	beq.n	800192c <HAL_ADC_IRQHandler+0x8c>
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	f003 0304 	and.w	r3, r3, #4
 8001928:	2b00      	cmp	r3, #0
 800192a:	d10a      	bne.n	8001942 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001932:	2b00      	cmp	r3, #0
 8001934:	f000 8083 	beq.w	8001a3e <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	f003 0308 	and.w	r3, r3, #8
 800193e:	2b00      	cmp	r3, #0
 8001940:	d07d      	beq.n	8001a3e <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001946:	f003 0310 	and.w	r3, r3, #16
 800194a:	2b00      	cmp	r3, #0
 800194c:	d105      	bne.n	800195a <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001952:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff face 	bl	8000f00 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d062      	beq.n	8001a30 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a5d      	ldr	r2, [pc, #372]	@ (8001ae4 <HAL_ADC_IRQHandler+0x244>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d002      	beq.n	800197a <HAL_ADC_IRQHandler+0xda>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	e000      	b.n	800197c <HAL_ADC_IRQHandler+0xdc>
 800197a:	4b59      	ldr	r3, [pc, #356]	@ (8001ae0 <HAL_ADC_IRQHandler+0x240>)
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	6812      	ldr	r2, [r2, #0]
 8001980:	4293      	cmp	r3, r2
 8001982:	d008      	beq.n	8001996 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d005      	beq.n	8001996 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	2b05      	cmp	r3, #5
 800198e:	d002      	beq.n	8001996 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	2b09      	cmp	r3, #9
 8001994:	d104      	bne.n	80019a0 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	623b      	str	r3, [r7, #32]
 800199e:	e00c      	b.n	80019ba <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a4f      	ldr	r2, [pc, #316]	@ (8001ae4 <HAL_ADC_IRQHandler+0x244>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d002      	beq.n	80019b0 <HAL_ADC_IRQHandler+0x110>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	e000      	b.n	80019b2 <HAL_ADC_IRQHandler+0x112>
 80019b0:	4b4b      	ldr	r3, [pc, #300]	@ (8001ae0 <HAL_ADC_IRQHandler+0x240>)
 80019b2:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80019ba:	6a3b      	ldr	r3, [r7, #32]
 80019bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d135      	bne.n	8001a30 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0308 	and.w	r3, r3, #8
 80019ce:	2b08      	cmp	r3, #8
 80019d0:	d12e      	bne.n	8001a30 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fc58 	bl	800128c <LL_ADC_REG_IsConversionOngoing>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d11a      	bne.n	8001a18 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	685a      	ldr	r2, [r3, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 020c 	bic.w	r2, r2, #12
 80019f0:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d112      	bne.n	8001a30 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a0e:	f043 0201 	orr.w	r2, r3, #1
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	661a      	str	r2, [r3, #96]	@ 0x60
 8001a16:	e00b      	b.n	8001a30 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a1c:	f043 0210 	orr.w	r2, r3, #16
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a28:	f043 0201 	orr.w	r2, r3, #1
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7fe fe19 	bl	8000668 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	f003 0320 	and.w	r3, r3, #32
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d004      	beq.n	8001a52 <HAL_ADC_IRQHandler+0x1b2>
 8001a48:	69bb      	ldr	r3, [r7, #24]
 8001a4a:	f003 0320 	and.w	r3, r3, #32
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d10b      	bne.n	8001a6a <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	f000 80a0 	beq.w	8001b9e <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	f000 809a 	beq.w	8001b9e <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a6e:	f003 0310 	and.w	r3, r3, #16
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d105      	bne.n	8001a82 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a7a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fab6 	bl	8000ff8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001a8c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff fa34 	bl	8000f00 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a98:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a11      	ldr	r2, [pc, #68]	@ (8001ae4 <HAL_ADC_IRQHandler+0x244>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d002      	beq.n	8001aaa <HAL_ADC_IRQHandler+0x20a>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	e000      	b.n	8001aac <HAL_ADC_IRQHandler+0x20c>
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae0 <HAL_ADC_IRQHandler+0x240>)
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	6812      	ldr	r2, [r2, #0]
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d008      	beq.n	8001ac6 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d005      	beq.n	8001ac6 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	2b06      	cmp	r3, #6
 8001abe:	d002      	beq.n	8001ac6 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	2b07      	cmp	r3, #7
 8001ac4:	d104      	bne.n	8001ad0 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	623b      	str	r3, [r7, #32]
 8001ace:	e014      	b.n	8001afa <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a03      	ldr	r2, [pc, #12]	@ (8001ae4 <HAL_ADC_IRQHandler+0x244>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d00a      	beq.n	8001af0 <HAL_ADC_IRQHandler+0x250>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	e008      	b.n	8001af2 <HAL_ADC_IRQHandler+0x252>
 8001ae0:	40022000 	.word	0x40022000
 8001ae4:	40022100 	.word	0x40022100
 8001ae8:	40022300 	.word	0x40022300
 8001aec:	58026300 	.word	0x58026300
 8001af0:	4b84      	ldr	r3, [pc, #528]	@ (8001d04 <HAL_ADC_IRQHandler+0x464>)
 8001af2:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d047      	beq.n	8001b90 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001b00:	6a3b      	ldr	r3, [r7, #32]
 8001b02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d007      	beq.n	8001b1a <HAL_ADC_IRQHandler+0x27a>
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d03f      	beq.n	8001b90 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001b10:	6a3b      	ldr	r3, [r7, #32]
 8001b12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d13a      	bne.n	8001b90 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b24:	2b40      	cmp	r3, #64	@ 0x40
 8001b26:	d133      	bne.n	8001b90 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001b28:	6a3b      	ldr	r3, [r7, #32]
 8001b2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d12e      	bne.n	8001b90 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff fbbb 	bl	80012b2 <LL_ADC_INJ_IsConversionOngoing>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d11a      	bne.n	8001b78 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001b50:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b56:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d112      	bne.n	8001b90 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b6e:	f043 0201 	orr.w	r2, r3, #1
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	661a      	str	r2, [r3, #96]	@ 0x60
 8001b76:	e00b      	b.n	8001b90 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b7c:	f043 0210 	orr.w	r2, r3, #16
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b88:	f043 0201 	orr.w	r2, r3, #1
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f001 f8b3 	bl	8002cfc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2260      	movs	r2, #96	@ 0x60
 8001b9c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d011      	beq.n	8001bcc <HAL_ADC_IRQHandler+0x32c>
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d00c      	beq.n	8001bcc <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bb6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f000 f8b2 	bl	8001d28 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2280      	movs	r2, #128	@ 0x80
 8001bca:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d012      	beq.n	8001bfc <HAL_ADC_IRQHandler+0x35c>
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d00d      	beq.n	8001bfc <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001be4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f001 f899 	bl	8002d24 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bfa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d012      	beq.n	8001c2c <HAL_ADC_IRQHandler+0x38c>
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d00d      	beq.n	8001c2c <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c14:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f001 f88b 	bl	8002d38 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c2a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	f003 0310 	and.w	r3, r3, #16
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d043      	beq.n	8001cbe <HAL_ADC_IRQHandler+0x41e>
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	f003 0310 	and.w	r3, r3, #16
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d03e      	beq.n	8001cbe <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d102      	bne.n	8001c4e <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c4c:	e021      	b.n	8001c92 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d015      	beq.n	8001c80 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a2a      	ldr	r2, [pc, #168]	@ (8001d04 <HAL_ADC_IRQHandler+0x464>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d004      	beq.n	8001c68 <HAL_ADC_IRQHandler+0x3c8>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a29      	ldr	r2, [pc, #164]	@ (8001d08 <HAL_ADC_IRQHandler+0x468>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d101      	bne.n	8001c6c <HAL_ADC_IRQHandler+0x3cc>
 8001c68:	4b28      	ldr	r3, [pc, #160]	@ (8001d0c <HAL_ADC_IRQHandler+0x46c>)
 8001c6a:	e000      	b.n	8001c6e <HAL_ADC_IRQHandler+0x3ce>
 8001c6c:	4b28      	ldr	r3, [pc, #160]	@ (8001d10 <HAL_ADC_IRQHandler+0x470>)
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fa4e 	bl	8001110 <LL_ADC_GetMultiDMATransfer>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d00b      	beq.n	8001c92 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c7e:	e008      	b.n	8001c92 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	f003 0303 	and.w	r3, r3, #3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d10e      	bne.n	8001cb6 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c9c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ca8:	f043 0202 	orr.w	r2, r3, #2
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f000 f843 	bl	8001d3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2210      	movs	r2, #16
 8001cbc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d018      	beq.n	8001cfa <HAL_ADC_IRQHandler+0x45a>
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d013      	beq.n	8001cfa <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cd6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ce2:	f043 0208 	orr.w	r2, r3, #8
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cf2:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f001 f80b 	bl	8002d10 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001cfa:	bf00      	nop
 8001cfc:	3728      	adds	r7, #40	@ 0x28
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40022000 	.word	0x40022000
 8001d08:	40022100 	.word	0x40022100
 8001d0c:	40022300 	.word	0x40022300
 8001d10:	58026300 	.word	0x58026300

08001d14 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001d30:	bf00      	nop
 8001d32:	370c      	adds	r7, #12
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001d50:	b590      	push	{r4, r7, lr}
 8001d52:	b0a5      	sub	sp, #148	@ 0x94
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001d6a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	4aa4      	ldr	r2, [pc, #656]	@ (8002004 <HAL_ADC_ConfigChannel+0x2b4>)
 8001d72:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d102      	bne.n	8001d84 <HAL_ADC_ConfigChannel+0x34>
 8001d7e:	2302      	movs	r3, #2
 8001d80:	f000 bca2 	b.w	80026c8 <HAL_ADC_ConfigChannel+0x978>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2201      	movs	r2, #1
 8001d88:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff fa7b 	bl	800128c <LL_ADC_REG_IsConversionOngoing>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f040 8486 	bne.w	80026aa <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	db31      	blt.n	8001e0a <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a97      	ldr	r2, [pc, #604]	@ (8002008 <HAL_ADC_ConfigChannel+0x2b8>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d02c      	beq.n	8001e0a <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d108      	bne.n	8001dce <HAL_ADC_ConfigChannel+0x7e>
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	0e9b      	lsrs	r3, r3, #26
 8001dc2:	f003 031f 	and.w	r3, r3, #31
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	e016      	b.n	8001dfc <HAL_ADC_ConfigChannel+0xac>
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001dd6:	fa93 f3a3 	rbit	r3, r3
 8001dda:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001ddc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001dde:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001de0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8001de6:	2320      	movs	r3, #32
 8001de8:	e003      	b.n	8001df2 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8001dea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001dec:	fab3 f383 	clz	r3, r3
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	f003 031f 	and.w	r3, r3, #31
 8001df6:	2201      	movs	r2, #1
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	6812      	ldr	r2, [r2, #0]
 8001e00:	69d1      	ldr	r1, [r2, #28]
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	6812      	ldr	r2, [r2, #0]
 8001e06:	430b      	orrs	r3, r1
 8001e08:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6818      	ldr	r0, [r3, #0]
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	6859      	ldr	r1, [r3, #4]
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	461a      	mov	r2, r3
 8001e18:	f7ff f885 	bl	8000f26 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff fa33 	bl	800128c <LL_ADC_REG_IsConversionOngoing>
 8001e26:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff fa3f 	bl	80012b2 <LL_ADC_INJ_IsConversionOngoing>
 8001e34:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	f040 824a 	bne.w	80022d6 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e42:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f040 8245 	bne.w	80022d6 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6818      	ldr	r0, [r3, #0]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	6819      	ldr	r1, [r3, #0]
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	f7ff f8e0 	bl	800101e <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a69      	ldr	r2, [pc, #420]	@ (8002008 <HAL_ADC_ConfigChannel+0x2b8>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d10d      	bne.n	8001e84 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	695a      	ldr	r2, [r3, #20]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	08db      	lsrs	r3, r3, #3
 8001e74:	f003 0303 	and.w	r3, r3, #3
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001e82:	e032      	b.n	8001eea <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001e84:	4b61      	ldr	r3, [pc, #388]	@ (800200c <HAL_ADC_ConfigChannel+0x2bc>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001e8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e90:	d10b      	bne.n	8001eaa <HAL_ADC_ConfigChannel+0x15a>
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	695a      	ldr	r2, [r3, #20]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	089b      	lsrs	r3, r3, #2
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	e01d      	b.n	8001ee6 <HAL_ADC_ConfigChannel+0x196>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	f003 0310 	and.w	r3, r3, #16
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d10b      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x180>
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	695a      	ldr	r2, [r3, #20]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	089b      	lsrs	r3, r3, #2
 8001ec4:	f003 0307 	and.w	r3, r3, #7
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	e00a      	b.n	8001ee6 <HAL_ADC_ConfigChannel+0x196>
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	695a      	ldr	r2, [r3, #20]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	089b      	lsrs	r3, r3, #2
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	d048      	beq.n	8001f84 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6818      	ldr	r0, [r3, #0]
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	6919      	ldr	r1, [r3, #16]
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f02:	f7fe ff0b 	bl	8000d1c <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a3f      	ldr	r2, [pc, #252]	@ (8002008 <HAL_ADC_ConfigChannel+0x2b8>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d119      	bne.n	8001f44 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6818      	ldr	r0, [r3, #0]
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	6919      	ldr	r1, [r3, #16]
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	69db      	ldr	r3, [r3, #28]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	f7fe ffa3 	bl	8000e68 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6818      	ldr	r0, [r3, #0]
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	6919      	ldr	r1, [r3, #16]
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d102      	bne.n	8001f3a <HAL_ADC_ConfigChannel+0x1ea>
 8001f34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f38:	e000      	b.n	8001f3c <HAL_ADC_ConfigChannel+0x1ec>
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	f7fe ff71 	bl	8000e24 <LL_ADC_SetOffsetSaturation>
 8001f42:	e1c8      	b.n	80022d6 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6818      	ldr	r0, [r3, #0]
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	6919      	ldr	r1, [r3, #16]
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d102      	bne.n	8001f5c <HAL_ADC_ConfigChannel+0x20c>
 8001f56:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001f5a:	e000      	b.n	8001f5e <HAL_ADC_ConfigChannel+0x20e>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	461a      	mov	r2, r3
 8001f60:	f7fe ff3e 	bl	8000de0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6818      	ldr	r0, [r3, #0]
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	6919      	ldr	r1, [r3, #16]
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	7e1b      	ldrb	r3, [r3, #24]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d102      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x22a>
 8001f74:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f78:	e000      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x22c>
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	f7fe ff15 	bl	8000dac <LL_ADC_SetDataRightShift>
 8001f82:	e1a8      	b.n	80022d6 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a1f      	ldr	r2, [pc, #124]	@ (8002008 <HAL_ADC_ConfigChannel+0x2b8>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	f040 815b 	bne.w	8002246 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2100      	movs	r1, #0
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7fe fef2 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d10a      	bne.n	8001fbc <HAL_ADC_ConfigChannel+0x26c>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2100      	movs	r1, #0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7fe fee7 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	0e9b      	lsrs	r3, r3, #26
 8001fb6:	f003 021f 	and.w	r2, r3, #31
 8001fba:	e017      	b.n	8001fec <HAL_ADC_ConfigChannel+0x29c>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7fe fedc 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fcc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001fce:	fa93 f3a3 	rbit	r3, r3
 8001fd2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001fd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001fd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001fd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001fde:	2320      	movs	r3, #32
 8001fe0:	e003      	b.n	8001fea <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8001fe2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001fe4:	fab3 f383 	clz	r3, r3
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	461a      	mov	r2, r3
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d10b      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x2c0>
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	0e9b      	lsrs	r3, r3, #26
 8001ffe:	f003 031f 	and.w	r3, r3, #31
 8002002:	e017      	b.n	8002034 <HAL_ADC_ConfigChannel+0x2e4>
 8002004:	47ff0000 	.word	0x47ff0000
 8002008:	58026000 	.word	0x58026000
 800200c:	5c001000 	.word	0x5c001000
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002016:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002018:	fa93 f3a3 	rbit	r3, r3
 800201c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800201e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002020:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002022:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002024:	2b00      	cmp	r3, #0
 8002026:	d101      	bne.n	800202c <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002028:	2320      	movs	r3, #32
 800202a:	e003      	b.n	8002034 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 800202c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800202e:	fab3 f383 	clz	r3, r3
 8002032:	b2db      	uxtb	r3, r3
 8002034:	429a      	cmp	r2, r3
 8002036:	d106      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2200      	movs	r2, #0
 800203e:	2100      	movs	r1, #0
 8002040:	4618      	mov	r0, r3
 8002042:	f7fe ff33 	bl	8000eac <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2101      	movs	r1, #1
 800204c:	4618      	mov	r0, r3
 800204e:	f7fe fe97 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 8002052:	4603      	mov	r3, r0
 8002054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10a      	bne.n	8002072 <HAL_ADC_ConfigChannel+0x322>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2101      	movs	r1, #1
 8002062:	4618      	mov	r0, r3
 8002064:	f7fe fe8c 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 8002068:	4603      	mov	r3, r0
 800206a:	0e9b      	lsrs	r3, r3, #26
 800206c:	f003 021f 	and.w	r2, r3, #31
 8002070:	e017      	b.n	80020a2 <HAL_ADC_ConfigChannel+0x352>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2101      	movs	r1, #1
 8002078:	4618      	mov	r0, r3
 800207a:	f7fe fe81 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 800207e:	4603      	mov	r3, r0
 8002080:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002082:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002084:	fa93 f3a3 	rbit	r3, r3
 8002088:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800208a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800208c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800208e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002090:	2b00      	cmp	r3, #0
 8002092:	d101      	bne.n	8002098 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8002094:	2320      	movs	r3, #32
 8002096:	e003      	b.n	80020a0 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002098:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800209a:	fab3 f383 	clz	r3, r3
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	461a      	mov	r2, r3
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d105      	bne.n	80020ba <HAL_ADC_ConfigChannel+0x36a>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	0e9b      	lsrs	r3, r3, #26
 80020b4:	f003 031f 	and.w	r3, r3, #31
 80020b8:	e011      	b.n	80020de <HAL_ADC_ConfigChannel+0x38e>
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020c2:	fa93 f3a3 	rbit	r3, r3
 80020c6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80020c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80020cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80020d2:	2320      	movs	r3, #32
 80020d4:	e003      	b.n	80020de <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80020d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020d8:	fab3 f383 	clz	r3, r3
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	429a      	cmp	r2, r3
 80020e0:	d106      	bne.n	80020f0 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2200      	movs	r2, #0
 80020e8:	2101      	movs	r1, #1
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7fe fede 	bl	8000eac <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2102      	movs	r1, #2
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7fe fe42 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 80020fc:	4603      	mov	r3, r0
 80020fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002102:	2b00      	cmp	r3, #0
 8002104:	d10a      	bne.n	800211c <HAL_ADC_ConfigChannel+0x3cc>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2102      	movs	r1, #2
 800210c:	4618      	mov	r0, r3
 800210e:	f7fe fe37 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 8002112:	4603      	mov	r3, r0
 8002114:	0e9b      	lsrs	r3, r3, #26
 8002116:	f003 021f 	and.w	r2, r3, #31
 800211a:	e017      	b.n	800214c <HAL_ADC_ConfigChannel+0x3fc>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2102      	movs	r1, #2
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe fe2c 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 8002128:	4603      	mov	r3, r0
 800212a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800212c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800212e:	fa93 f3a3 	rbit	r3, r3
 8002132:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002136:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002138:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800213e:	2320      	movs	r3, #32
 8002140:	e003      	b.n	800214a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002144:	fab3 f383 	clz	r3, r3
 8002148:	b2db      	uxtb	r3, r3
 800214a:	461a      	mov	r2, r3
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002154:	2b00      	cmp	r3, #0
 8002156:	d105      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x414>
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	0e9b      	lsrs	r3, r3, #26
 800215e:	f003 031f 	and.w	r3, r3, #31
 8002162:	e011      	b.n	8002188 <HAL_ADC_ConfigChannel+0x438>
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800216c:	fa93 f3a3 	rbit	r3, r3
 8002170:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002174:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002178:	2b00      	cmp	r3, #0
 800217a:	d101      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800217c:	2320      	movs	r3, #32
 800217e:	e003      	b.n	8002188 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002182:	fab3 f383 	clz	r3, r3
 8002186:	b2db      	uxtb	r3, r3
 8002188:	429a      	cmp	r2, r3
 800218a:	d106      	bne.n	800219a <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2200      	movs	r2, #0
 8002192:	2102      	movs	r1, #2
 8002194:	4618      	mov	r0, r3
 8002196:	f7fe fe89 	bl	8000eac <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2103      	movs	r1, #3
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7fe fded 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 80021a6:	4603      	mov	r3, r0
 80021a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d10a      	bne.n	80021c6 <HAL_ADC_ConfigChannel+0x476>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2103      	movs	r1, #3
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7fe fde2 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 80021bc:	4603      	mov	r3, r0
 80021be:	0e9b      	lsrs	r3, r3, #26
 80021c0:	f003 021f 	and.w	r2, r3, #31
 80021c4:	e017      	b.n	80021f6 <HAL_ADC_ConfigChannel+0x4a6>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2103      	movs	r1, #3
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7fe fdd7 	bl	8000d80 <LL_ADC_GetOffsetChannel>
 80021d2:	4603      	mov	r3, r0
 80021d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d6:	6a3b      	ldr	r3, [r7, #32]
 80021d8:	fa93 f3a3 	rbit	r3, r3
 80021dc:	61fb      	str	r3, [r7, #28]
  return result;
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80021e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80021e8:	2320      	movs	r3, #32
 80021ea:	e003      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80021ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ee:	fab3 f383 	clz	r3, r3
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	461a      	mov	r2, r3
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d105      	bne.n	800220e <HAL_ADC_ConfigChannel+0x4be>
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	0e9b      	lsrs	r3, r3, #26
 8002208:	f003 031f 	and.w	r3, r3, #31
 800220c:	e011      	b.n	8002232 <HAL_ADC_ConfigChannel+0x4e2>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	fa93 f3a3 	rbit	r3, r3
 800221a:	613b      	str	r3, [r7, #16]
  return result;
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8002226:	2320      	movs	r3, #32
 8002228:	e003      	b.n	8002232 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	fab3 f383 	clz	r3, r3
 8002230:	b2db      	uxtb	r3, r3
 8002232:	429a      	cmp	r2, r3
 8002234:	d14f      	bne.n	80022d6 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2200      	movs	r2, #0
 800223c:	2103      	movs	r1, #3
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe fe34 	bl	8000eac <LL_ADC_SetOffsetState>
 8002244:	e047      	b.n	80022d6 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800224c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	069b      	lsls	r3, r3, #26
 8002256:	429a      	cmp	r2, r3
 8002258:	d107      	bne.n	800226a <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002268:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002270:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	069b      	lsls	r3, r3, #26
 800227a:	429a      	cmp	r2, r3
 800227c:	d107      	bne.n	800228e <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800228c:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002294:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	069b      	lsls	r3, r3, #26
 800229e:	429a      	cmp	r2, r3
 80022a0:	d107      	bne.n	80022b2 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80022b0:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	069b      	lsls	r3, r3, #26
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d107      	bne.n	80022d6 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80022d4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7fe ff9c 	bl	8001218 <LL_ADC_IsEnabled>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f040 81ea 	bne.w	80026bc <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	6819      	ldr	r1, [r3, #0]
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	461a      	mov	r2, r3
 80022f6:	f7fe febd 	bl	8001074 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	4a7a      	ldr	r2, [pc, #488]	@ (80024e8 <HAL_ADC_ConfigChannel+0x798>)
 8002300:	4293      	cmp	r3, r2
 8002302:	f040 80e0 	bne.w	80024c6 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4977      	ldr	r1, [pc, #476]	@ (80024ec <HAL_ADC_ConfigChannel+0x79c>)
 8002310:	428b      	cmp	r3, r1
 8002312:	d147      	bne.n	80023a4 <HAL_ADC_ConfigChannel+0x654>
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4975      	ldr	r1, [pc, #468]	@ (80024f0 <HAL_ADC_ConfigChannel+0x7a0>)
 800231a:	428b      	cmp	r3, r1
 800231c:	d040      	beq.n	80023a0 <HAL_ADC_ConfigChannel+0x650>
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4974      	ldr	r1, [pc, #464]	@ (80024f4 <HAL_ADC_ConfigChannel+0x7a4>)
 8002324:	428b      	cmp	r3, r1
 8002326:	d039      	beq.n	800239c <HAL_ADC_ConfigChannel+0x64c>
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4972      	ldr	r1, [pc, #456]	@ (80024f8 <HAL_ADC_ConfigChannel+0x7a8>)
 800232e:	428b      	cmp	r3, r1
 8002330:	d032      	beq.n	8002398 <HAL_ADC_ConfigChannel+0x648>
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4971      	ldr	r1, [pc, #452]	@ (80024fc <HAL_ADC_ConfigChannel+0x7ac>)
 8002338:	428b      	cmp	r3, r1
 800233a:	d02b      	beq.n	8002394 <HAL_ADC_ConfigChannel+0x644>
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	496f      	ldr	r1, [pc, #444]	@ (8002500 <HAL_ADC_ConfigChannel+0x7b0>)
 8002342:	428b      	cmp	r3, r1
 8002344:	d024      	beq.n	8002390 <HAL_ADC_ConfigChannel+0x640>
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	496e      	ldr	r1, [pc, #440]	@ (8002504 <HAL_ADC_ConfigChannel+0x7b4>)
 800234c:	428b      	cmp	r3, r1
 800234e:	d01d      	beq.n	800238c <HAL_ADC_ConfigChannel+0x63c>
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	496c      	ldr	r1, [pc, #432]	@ (8002508 <HAL_ADC_ConfigChannel+0x7b8>)
 8002356:	428b      	cmp	r3, r1
 8002358:	d016      	beq.n	8002388 <HAL_ADC_ConfigChannel+0x638>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	496b      	ldr	r1, [pc, #428]	@ (800250c <HAL_ADC_ConfigChannel+0x7bc>)
 8002360:	428b      	cmp	r3, r1
 8002362:	d00f      	beq.n	8002384 <HAL_ADC_ConfigChannel+0x634>
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4969      	ldr	r1, [pc, #420]	@ (8002510 <HAL_ADC_ConfigChannel+0x7c0>)
 800236a:	428b      	cmp	r3, r1
 800236c:	d008      	beq.n	8002380 <HAL_ADC_ConfigChannel+0x630>
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4968      	ldr	r1, [pc, #416]	@ (8002514 <HAL_ADC_ConfigChannel+0x7c4>)
 8002374:	428b      	cmp	r3, r1
 8002376:	d101      	bne.n	800237c <HAL_ADC_ConfigChannel+0x62c>
 8002378:	4b67      	ldr	r3, [pc, #412]	@ (8002518 <HAL_ADC_ConfigChannel+0x7c8>)
 800237a:	e0a0      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 800237c:	2300      	movs	r3, #0
 800237e:	e09e      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002380:	4b66      	ldr	r3, [pc, #408]	@ (800251c <HAL_ADC_ConfigChannel+0x7cc>)
 8002382:	e09c      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002384:	4b66      	ldr	r3, [pc, #408]	@ (8002520 <HAL_ADC_ConfigChannel+0x7d0>)
 8002386:	e09a      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002388:	4b60      	ldr	r3, [pc, #384]	@ (800250c <HAL_ADC_ConfigChannel+0x7bc>)
 800238a:	e098      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 800238c:	4b5e      	ldr	r3, [pc, #376]	@ (8002508 <HAL_ADC_ConfigChannel+0x7b8>)
 800238e:	e096      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002390:	4b64      	ldr	r3, [pc, #400]	@ (8002524 <HAL_ADC_ConfigChannel+0x7d4>)
 8002392:	e094      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002394:	4b64      	ldr	r3, [pc, #400]	@ (8002528 <HAL_ADC_ConfigChannel+0x7d8>)
 8002396:	e092      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002398:	4b64      	ldr	r3, [pc, #400]	@ (800252c <HAL_ADC_ConfigChannel+0x7dc>)
 800239a:	e090      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 800239c:	4b64      	ldr	r3, [pc, #400]	@ (8002530 <HAL_ADC_ConfigChannel+0x7e0>)
 800239e:	e08e      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 80023a0:	2301      	movs	r3, #1
 80023a2:	e08c      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4962      	ldr	r1, [pc, #392]	@ (8002534 <HAL_ADC_ConfigChannel+0x7e4>)
 80023aa:	428b      	cmp	r3, r1
 80023ac:	d140      	bne.n	8002430 <HAL_ADC_ConfigChannel+0x6e0>
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	494f      	ldr	r1, [pc, #316]	@ (80024f0 <HAL_ADC_ConfigChannel+0x7a0>)
 80023b4:	428b      	cmp	r3, r1
 80023b6:	d039      	beq.n	800242c <HAL_ADC_ConfigChannel+0x6dc>
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	494d      	ldr	r1, [pc, #308]	@ (80024f4 <HAL_ADC_ConfigChannel+0x7a4>)
 80023be:	428b      	cmp	r3, r1
 80023c0:	d032      	beq.n	8002428 <HAL_ADC_ConfigChannel+0x6d8>
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	494c      	ldr	r1, [pc, #304]	@ (80024f8 <HAL_ADC_ConfigChannel+0x7a8>)
 80023c8:	428b      	cmp	r3, r1
 80023ca:	d02b      	beq.n	8002424 <HAL_ADC_ConfigChannel+0x6d4>
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	494a      	ldr	r1, [pc, #296]	@ (80024fc <HAL_ADC_ConfigChannel+0x7ac>)
 80023d2:	428b      	cmp	r3, r1
 80023d4:	d024      	beq.n	8002420 <HAL_ADC_ConfigChannel+0x6d0>
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4949      	ldr	r1, [pc, #292]	@ (8002500 <HAL_ADC_ConfigChannel+0x7b0>)
 80023dc:	428b      	cmp	r3, r1
 80023de:	d01d      	beq.n	800241c <HAL_ADC_ConfigChannel+0x6cc>
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4947      	ldr	r1, [pc, #284]	@ (8002504 <HAL_ADC_ConfigChannel+0x7b4>)
 80023e6:	428b      	cmp	r3, r1
 80023e8:	d016      	beq.n	8002418 <HAL_ADC_ConfigChannel+0x6c8>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4946      	ldr	r1, [pc, #280]	@ (8002508 <HAL_ADC_ConfigChannel+0x7b8>)
 80023f0:	428b      	cmp	r3, r1
 80023f2:	d00f      	beq.n	8002414 <HAL_ADC_ConfigChannel+0x6c4>
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4944      	ldr	r1, [pc, #272]	@ (800250c <HAL_ADC_ConfigChannel+0x7bc>)
 80023fa:	428b      	cmp	r3, r1
 80023fc:	d008      	beq.n	8002410 <HAL_ADC_ConfigChannel+0x6c0>
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4944      	ldr	r1, [pc, #272]	@ (8002514 <HAL_ADC_ConfigChannel+0x7c4>)
 8002404:	428b      	cmp	r3, r1
 8002406:	d101      	bne.n	800240c <HAL_ADC_ConfigChannel+0x6bc>
 8002408:	4b43      	ldr	r3, [pc, #268]	@ (8002518 <HAL_ADC_ConfigChannel+0x7c8>)
 800240a:	e058      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 800240c:	2300      	movs	r3, #0
 800240e:	e056      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002410:	4b43      	ldr	r3, [pc, #268]	@ (8002520 <HAL_ADC_ConfigChannel+0x7d0>)
 8002412:	e054      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002414:	4b3d      	ldr	r3, [pc, #244]	@ (800250c <HAL_ADC_ConfigChannel+0x7bc>)
 8002416:	e052      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002418:	4b3b      	ldr	r3, [pc, #236]	@ (8002508 <HAL_ADC_ConfigChannel+0x7b8>)
 800241a:	e050      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 800241c:	4b41      	ldr	r3, [pc, #260]	@ (8002524 <HAL_ADC_ConfigChannel+0x7d4>)
 800241e:	e04e      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002420:	4b41      	ldr	r3, [pc, #260]	@ (8002528 <HAL_ADC_ConfigChannel+0x7d8>)
 8002422:	e04c      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002424:	4b41      	ldr	r3, [pc, #260]	@ (800252c <HAL_ADC_ConfigChannel+0x7dc>)
 8002426:	e04a      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002428:	4b41      	ldr	r3, [pc, #260]	@ (8002530 <HAL_ADC_ConfigChannel+0x7e0>)
 800242a:	e048      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 800242c:	2301      	movs	r3, #1
 800242e:	e046      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4940      	ldr	r1, [pc, #256]	@ (8002538 <HAL_ADC_ConfigChannel+0x7e8>)
 8002436:	428b      	cmp	r3, r1
 8002438:	d140      	bne.n	80024bc <HAL_ADC_ConfigChannel+0x76c>
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	492c      	ldr	r1, [pc, #176]	@ (80024f0 <HAL_ADC_ConfigChannel+0x7a0>)
 8002440:	428b      	cmp	r3, r1
 8002442:	d039      	beq.n	80024b8 <HAL_ADC_ConfigChannel+0x768>
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	492a      	ldr	r1, [pc, #168]	@ (80024f4 <HAL_ADC_ConfigChannel+0x7a4>)
 800244a:	428b      	cmp	r3, r1
 800244c:	d032      	beq.n	80024b4 <HAL_ADC_ConfigChannel+0x764>
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4929      	ldr	r1, [pc, #164]	@ (80024f8 <HAL_ADC_ConfigChannel+0x7a8>)
 8002454:	428b      	cmp	r3, r1
 8002456:	d02b      	beq.n	80024b0 <HAL_ADC_ConfigChannel+0x760>
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4927      	ldr	r1, [pc, #156]	@ (80024fc <HAL_ADC_ConfigChannel+0x7ac>)
 800245e:	428b      	cmp	r3, r1
 8002460:	d024      	beq.n	80024ac <HAL_ADC_ConfigChannel+0x75c>
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4926      	ldr	r1, [pc, #152]	@ (8002500 <HAL_ADC_ConfigChannel+0x7b0>)
 8002468:	428b      	cmp	r3, r1
 800246a:	d01d      	beq.n	80024a8 <HAL_ADC_ConfigChannel+0x758>
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4924      	ldr	r1, [pc, #144]	@ (8002504 <HAL_ADC_ConfigChannel+0x7b4>)
 8002472:	428b      	cmp	r3, r1
 8002474:	d016      	beq.n	80024a4 <HAL_ADC_ConfigChannel+0x754>
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4923      	ldr	r1, [pc, #140]	@ (8002508 <HAL_ADC_ConfigChannel+0x7b8>)
 800247c:	428b      	cmp	r3, r1
 800247e:	d00f      	beq.n	80024a0 <HAL_ADC_ConfigChannel+0x750>
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4926      	ldr	r1, [pc, #152]	@ (8002520 <HAL_ADC_ConfigChannel+0x7d0>)
 8002486:	428b      	cmp	r3, r1
 8002488:	d008      	beq.n	800249c <HAL_ADC_ConfigChannel+0x74c>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	492b      	ldr	r1, [pc, #172]	@ (800253c <HAL_ADC_ConfigChannel+0x7ec>)
 8002490:	428b      	cmp	r3, r1
 8002492:	d101      	bne.n	8002498 <HAL_ADC_ConfigChannel+0x748>
 8002494:	4b2a      	ldr	r3, [pc, #168]	@ (8002540 <HAL_ADC_ConfigChannel+0x7f0>)
 8002496:	e012      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 8002498:	2300      	movs	r3, #0
 800249a:	e010      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 800249c:	4b27      	ldr	r3, [pc, #156]	@ (800253c <HAL_ADC_ConfigChannel+0x7ec>)
 800249e:	e00e      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 80024a0:	4b1a      	ldr	r3, [pc, #104]	@ (800250c <HAL_ADC_ConfigChannel+0x7bc>)
 80024a2:	e00c      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 80024a4:	4b18      	ldr	r3, [pc, #96]	@ (8002508 <HAL_ADC_ConfigChannel+0x7b8>)
 80024a6:	e00a      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 80024a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002524 <HAL_ADC_ConfigChannel+0x7d4>)
 80024aa:	e008      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 80024ac:	4b1e      	ldr	r3, [pc, #120]	@ (8002528 <HAL_ADC_ConfigChannel+0x7d8>)
 80024ae:	e006      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 80024b0:	4b1e      	ldr	r3, [pc, #120]	@ (800252c <HAL_ADC_ConfigChannel+0x7dc>)
 80024b2:	e004      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 80024b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002530 <HAL_ADC_ConfigChannel+0x7e0>)
 80024b6:	e002      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 80024b8:	2301      	movs	r3, #1
 80024ba:	e000      	b.n	80024be <HAL_ADC_ConfigChannel+0x76e>
 80024bc:	2300      	movs	r3, #0
 80024be:	4619      	mov	r1, r3
 80024c0:	4610      	mov	r0, r2
 80024c2:	f7fe fbf1 	bl	8000ca8 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	f280 80f6 	bge.w	80026bc <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a05      	ldr	r2, [pc, #20]	@ (80024ec <HAL_ADC_ConfigChannel+0x79c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d004      	beq.n	80024e4 <HAL_ADC_ConfigChannel+0x794>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a15      	ldr	r2, [pc, #84]	@ (8002534 <HAL_ADC_ConfigChannel+0x7e4>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d131      	bne.n	8002548 <HAL_ADC_ConfigChannel+0x7f8>
 80024e4:	4b17      	ldr	r3, [pc, #92]	@ (8002544 <HAL_ADC_ConfigChannel+0x7f4>)
 80024e6:	e030      	b.n	800254a <HAL_ADC_ConfigChannel+0x7fa>
 80024e8:	47ff0000 	.word	0x47ff0000
 80024ec:	40022000 	.word	0x40022000
 80024f0:	04300002 	.word	0x04300002
 80024f4:	08600004 	.word	0x08600004
 80024f8:	0c900008 	.word	0x0c900008
 80024fc:	10c00010 	.word	0x10c00010
 8002500:	14f00020 	.word	0x14f00020
 8002504:	2a000400 	.word	0x2a000400
 8002508:	2e300800 	.word	0x2e300800
 800250c:	32601000 	.word	0x32601000
 8002510:	43210000 	.word	0x43210000
 8002514:	4b840000 	.word	0x4b840000
 8002518:	4fb80000 	.word	0x4fb80000
 800251c:	47520000 	.word	0x47520000
 8002520:	36902000 	.word	0x36902000
 8002524:	25b00200 	.word	0x25b00200
 8002528:	21800100 	.word	0x21800100
 800252c:	1d500080 	.word	0x1d500080
 8002530:	19200040 	.word	0x19200040
 8002534:	40022100 	.word	0x40022100
 8002538:	58026000 	.word	0x58026000
 800253c:	3ac04000 	.word	0x3ac04000
 8002540:	3ef08000 	.word	0x3ef08000
 8002544:	40022300 	.word	0x40022300
 8002548:	4b61      	ldr	r3, [pc, #388]	@ (80026d0 <HAL_ADC_ConfigChannel+0x980>)
 800254a:	4618      	mov	r0, r3
 800254c:	f7fe fb9e 	bl	8000c8c <LL_ADC_GetCommonPathInternalCh>
 8002550:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a5f      	ldr	r2, [pc, #380]	@ (80026d4 <HAL_ADC_ConfigChannel+0x984>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d004      	beq.n	8002566 <HAL_ADC_ConfigChannel+0x816>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a5d      	ldr	r2, [pc, #372]	@ (80026d8 <HAL_ADC_ConfigChannel+0x988>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d10e      	bne.n	8002584 <HAL_ADC_ConfigChannel+0x834>
 8002566:	485b      	ldr	r0, [pc, #364]	@ (80026d4 <HAL_ADC_ConfigChannel+0x984>)
 8002568:	f7fe fe56 	bl	8001218 <LL_ADC_IsEnabled>
 800256c:	4604      	mov	r4, r0
 800256e:	485a      	ldr	r0, [pc, #360]	@ (80026d8 <HAL_ADC_ConfigChannel+0x988>)
 8002570:	f7fe fe52 	bl	8001218 <LL_ADC_IsEnabled>
 8002574:	4603      	mov	r3, r0
 8002576:	4323      	orrs	r3, r4
 8002578:	2b00      	cmp	r3, #0
 800257a:	bf0c      	ite	eq
 800257c:	2301      	moveq	r3, #1
 800257e:	2300      	movne	r3, #0
 8002580:	b2db      	uxtb	r3, r3
 8002582:	e008      	b.n	8002596 <HAL_ADC_ConfigChannel+0x846>
 8002584:	4855      	ldr	r0, [pc, #340]	@ (80026dc <HAL_ADC_ConfigChannel+0x98c>)
 8002586:	f7fe fe47 	bl	8001218 <LL_ADC_IsEnabled>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	bf0c      	ite	eq
 8002590:	2301      	moveq	r3, #1
 8002592:	2300      	movne	r3, #0
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2b00      	cmp	r3, #0
 8002598:	d07d      	beq.n	8002696 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a50      	ldr	r2, [pc, #320]	@ (80026e0 <HAL_ADC_ConfigChannel+0x990>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d130      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x8b6>
 80025a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d12b      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a4a      	ldr	r2, [pc, #296]	@ (80026dc <HAL_ADC_ConfigChannel+0x98c>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	f040 8081 	bne.w	80026bc <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a45      	ldr	r2, [pc, #276]	@ (80026d4 <HAL_ADC_ConfigChannel+0x984>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d004      	beq.n	80025ce <HAL_ADC_ConfigChannel+0x87e>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a43      	ldr	r2, [pc, #268]	@ (80026d8 <HAL_ADC_ConfigChannel+0x988>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d101      	bne.n	80025d2 <HAL_ADC_ConfigChannel+0x882>
 80025ce:	4a45      	ldr	r2, [pc, #276]	@ (80026e4 <HAL_ADC_ConfigChannel+0x994>)
 80025d0:	e000      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x884>
 80025d2:	4a3f      	ldr	r2, [pc, #252]	@ (80026d0 <HAL_ADC_ConfigChannel+0x980>)
 80025d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80025da:	4619      	mov	r1, r3
 80025dc:	4610      	mov	r0, r2
 80025de:	f7fe fb42 	bl	8000c66 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025e2:	4b41      	ldr	r3, [pc, #260]	@ (80026e8 <HAL_ADC_ConfigChannel+0x998>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	099b      	lsrs	r3, r3, #6
 80025e8:	4a40      	ldr	r2, [pc, #256]	@ (80026ec <HAL_ADC_ConfigChannel+0x99c>)
 80025ea:	fba2 2303 	umull	r2, r3, r2, r3
 80025ee:	099b      	lsrs	r3, r3, #6
 80025f0:	3301      	adds	r3, #1
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80025f6:	e002      	b.n	80025fe <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	3b01      	subs	r3, #1
 80025fc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1f9      	bne.n	80025f8 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002604:	e05a      	b.n	80026bc <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a39      	ldr	r2, [pc, #228]	@ (80026f0 <HAL_ADC_ConfigChannel+0x9a0>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d11e      	bne.n	800264e <HAL_ADC_ConfigChannel+0x8fe>
 8002610:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002612:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d119      	bne.n	800264e <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a2f      	ldr	r2, [pc, #188]	@ (80026dc <HAL_ADC_ConfigChannel+0x98c>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d14b      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a2a      	ldr	r2, [pc, #168]	@ (80026d4 <HAL_ADC_ConfigChannel+0x984>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d004      	beq.n	8002638 <HAL_ADC_ConfigChannel+0x8e8>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a29      	ldr	r2, [pc, #164]	@ (80026d8 <HAL_ADC_ConfigChannel+0x988>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d101      	bne.n	800263c <HAL_ADC_ConfigChannel+0x8ec>
 8002638:	4a2a      	ldr	r2, [pc, #168]	@ (80026e4 <HAL_ADC_ConfigChannel+0x994>)
 800263a:	e000      	b.n	800263e <HAL_ADC_ConfigChannel+0x8ee>
 800263c:	4a24      	ldr	r2, [pc, #144]	@ (80026d0 <HAL_ADC_ConfigChannel+0x980>)
 800263e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002640:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002644:	4619      	mov	r1, r3
 8002646:	4610      	mov	r0, r2
 8002648:	f7fe fb0d 	bl	8000c66 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800264c:	e036      	b.n	80026bc <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a28      	ldr	r2, [pc, #160]	@ (80026f4 <HAL_ADC_ConfigChannel+0x9a4>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d131      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x96c>
 8002658:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800265a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d12c      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a1d      	ldr	r2, [pc, #116]	@ (80026dc <HAL_ADC_ConfigChannel+0x98c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d127      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a18      	ldr	r2, [pc, #96]	@ (80026d4 <HAL_ADC_ConfigChannel+0x984>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d004      	beq.n	8002680 <HAL_ADC_ConfigChannel+0x930>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a17      	ldr	r2, [pc, #92]	@ (80026d8 <HAL_ADC_ConfigChannel+0x988>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d101      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x934>
 8002680:	4a18      	ldr	r2, [pc, #96]	@ (80026e4 <HAL_ADC_ConfigChannel+0x994>)
 8002682:	e000      	b.n	8002686 <HAL_ADC_ConfigChannel+0x936>
 8002684:	4a12      	ldr	r2, [pc, #72]	@ (80026d0 <HAL_ADC_ConfigChannel+0x980>)
 8002686:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002688:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800268c:	4619      	mov	r1, r3
 800268e:	4610      	mov	r0, r2
 8002690:	f7fe fae9 	bl	8000c66 <LL_ADC_SetCommonPathInternalCh>
 8002694:	e012      	b.n	80026bc <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800269a:	f043 0220 	orr.w	r2, r3, #32
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 80026a8:	e008      	b.n	80026bc <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026ae:	f043 0220 	orr.w	r2, r3, #32
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80026c4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3794      	adds	r7, #148	@ 0x94
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd90      	pop	{r4, r7, pc}
 80026d0:	58026300 	.word	0x58026300
 80026d4:	40022000 	.word	0x40022000
 80026d8:	40022100 	.word	0x40022100
 80026dc:	58026000 	.word	0x58026000
 80026e0:	c7520000 	.word	0xc7520000
 80026e4:	40022300 	.word	0x40022300
 80026e8:	24000000 	.word	0x24000000
 80026ec:	053e2d63 	.word	0x053e2d63
 80026f0:	c3210000 	.word	0xc3210000
 80026f4:	cb840000 	.word	0xcb840000

080026f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4618      	mov	r0, r3
 8002706:	f7fe fd87 	bl	8001218 <LL_ADC_IsEnabled>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d16e      	bne.n	80027ee <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	4b38      	ldr	r3, [pc, #224]	@ (80027f8 <ADC_Enable+0x100>)
 8002718:	4013      	ands	r3, r2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00d      	beq.n	800273a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002722:	f043 0210 	orr.w	r2, r3, #16
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800272e:	f043 0201 	orr.w	r2, r3, #1
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e05a      	b.n	80027f0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f7fe fd42 	bl	80011c8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002744:	f7fe fa5a 	bl	8000bfc <HAL_GetTick>
 8002748:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a2b      	ldr	r2, [pc, #172]	@ (80027fc <ADC_Enable+0x104>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d004      	beq.n	800275e <ADC_Enable+0x66>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a29      	ldr	r2, [pc, #164]	@ (8002800 <ADC_Enable+0x108>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d101      	bne.n	8002762 <ADC_Enable+0x6a>
 800275e:	4b29      	ldr	r3, [pc, #164]	@ (8002804 <ADC_Enable+0x10c>)
 8002760:	e000      	b.n	8002764 <ADC_Enable+0x6c>
 8002762:	4b29      	ldr	r3, [pc, #164]	@ (8002808 <ADC_Enable+0x110>)
 8002764:	4618      	mov	r0, r3
 8002766:	f7fe fcc5 	bl	80010f4 <LL_ADC_GetMultimode>
 800276a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a23      	ldr	r2, [pc, #140]	@ (8002800 <ADC_Enable+0x108>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d002      	beq.n	800277c <ADC_Enable+0x84>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	e000      	b.n	800277e <ADC_Enable+0x86>
 800277c:	4b1f      	ldr	r3, [pc, #124]	@ (80027fc <ADC_Enable+0x104>)
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	6812      	ldr	r2, [r2, #0]
 8002782:	4293      	cmp	r3, r2
 8002784:	d02c      	beq.n	80027e0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d130      	bne.n	80027ee <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800278c:	e028      	b.n	80027e0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f7fe fd40 	bl	8001218 <LL_ADC_IsEnabled>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d104      	bne.n	80027a8 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7fe fd10 	bl	80011c8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027a8:	f7fe fa28 	bl	8000bfc <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d914      	bls.n	80027e0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d00d      	beq.n	80027e0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c8:	f043 0210 	orr.w	r2, r3, #16
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80027d4:	f043 0201 	orr.w	r2, r3, #1
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e007      	b.n	80027f0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d1cf      	bne.n	800278e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3710      	adds	r7, #16
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	8000003f 	.word	0x8000003f
 80027fc:	40022000 	.word	0x40022000
 8002800:	40022100 	.word	0x40022100
 8002804:	40022300 	.word	0x40022300
 8002808:	58026300 	.word	0x58026300

0800280c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4618      	mov	r0, r3
 800281a:	f7fe fd10 	bl	800123e <LL_ADC_IsDisableOngoing>
 800281e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f7fe fcf7 	bl	8001218 <LL_ADC_IsEnabled>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d047      	beq.n	80028c0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d144      	bne.n	80028c0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 030d 	and.w	r3, r3, #13
 8002840:	2b01      	cmp	r3, #1
 8002842:	d10c      	bne.n	800285e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4618      	mov	r0, r3
 800284a:	f7fe fcd1 	bl	80011f0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2203      	movs	r2, #3
 8002854:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002856:	f7fe f9d1 	bl	8000bfc <HAL_GetTick>
 800285a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800285c:	e029      	b.n	80028b2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002862:	f043 0210 	orr.w	r2, r3, #16
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800286e:	f043 0201 	orr.w	r2, r3, #1
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e023      	b.n	80028c2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800287a:	f7fe f9bf 	bl	8000bfc <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d914      	bls.n	80028b2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00d      	beq.n	80028b2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800289a:	f043 0210 	orr.w	r2, r3, #16
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028a6:	f043 0201 	orr.w	r2, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e007      	b.n	80028c2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d1dc      	bne.n	800287a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b084      	sub	sp, #16
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028dc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d14b      	bne.n	800297c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028e8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0308 	and.w	r3, r3, #8
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d021      	beq.n	8002942 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe fafc 	bl	8000f00 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d032      	beq.n	8002974 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d12b      	bne.n	8002974 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002920:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800292c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d11f      	bne.n	8002974 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002938:	f043 0201 	orr.w	r2, r3, #1
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	661a      	str	r2, [r3, #96]	@ 0x60
 8002940:	e018      	b.n	8002974 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	2b00      	cmp	r3, #0
 800294e:	d111      	bne.n	8002974 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002954:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002960:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d105      	bne.n	8002974 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800296c:	f043 0201 	orr.w	r2, r3, #1
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f7fd fe77 	bl	8000668 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800297a:	e00e      	b.n	800299a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002980:	f003 0310 	and.w	r3, r3, #16
 8002984:	2b00      	cmp	r3, #0
 8002986:	d003      	beq.n	8002990 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002988:	68f8      	ldr	r0, [r7, #12]
 800298a:	f7ff f9d7 	bl	8001d3c <HAL_ADC_ErrorCallback>
}
 800298e:	e004      	b.n	800299a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	4798      	blx	r3
}
 800299a:	bf00      	nop
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b084      	sub	sp, #16
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ae:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	f7ff f9af 	bl	8001d14 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029b6:	bf00      	nop
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b084      	sub	sp, #16
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ca:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029dc:	f043 0204 	orr.w	r2, r3, #4
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f7ff f9a9 	bl	8001d3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029ea:	bf00      	nop
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a6c      	ldr	r2, [pc, #432]	@ (8002bb4 <ADC_ConfigureBoostMode+0x1c0>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d004      	beq.n	8002a10 <ADC_ConfigureBoostMode+0x1c>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a6b      	ldr	r2, [pc, #428]	@ (8002bb8 <ADC_ConfigureBoostMode+0x1c4>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d109      	bne.n	8002a24 <ADC_ConfigureBoostMode+0x30>
 8002a10:	4b6a      	ldr	r3, [pc, #424]	@ (8002bbc <ADC_ConfigureBoostMode+0x1c8>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	bf14      	ite	ne
 8002a1c:	2301      	movne	r3, #1
 8002a1e:	2300      	moveq	r3, #0
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	e008      	b.n	8002a36 <ADC_ConfigureBoostMode+0x42>
 8002a24:	4b66      	ldr	r3, [pc, #408]	@ (8002bc0 <ADC_ConfigureBoostMode+0x1cc>)
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	bf14      	ite	ne
 8002a30:	2301      	movne	r3, #1
 8002a32:	2300      	moveq	r3, #0
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d01c      	beq.n	8002a74 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002a3a:	f003 fcd9 	bl	80063f0 <HAL_RCC_GetHCLKFreq>
 8002a3e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a48:	d010      	beq.n	8002a6c <ADC_ConfigureBoostMode+0x78>
 8002a4a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a4e:	d873      	bhi.n	8002b38 <ADC_ConfigureBoostMode+0x144>
 8002a50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a54:	d002      	beq.n	8002a5c <ADC_ConfigureBoostMode+0x68>
 8002a56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a5a:	d16d      	bne.n	8002b38 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	0c1b      	lsrs	r3, r3, #16
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a68:	60fb      	str	r3, [r7, #12]
        break;
 8002a6a:	e068      	b.n	8002b3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	089b      	lsrs	r3, r3, #2
 8002a70:	60fb      	str	r3, [r7, #12]
        break;
 8002a72:	e064      	b.n	8002b3e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002a74:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002a78:	f04f 0100 	mov.w	r1, #0
 8002a7c:	f004 fe9e 	bl	80077bc <HAL_RCCEx_GetPeriphCLKFreq>
 8002a80:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002a8a:	d051      	beq.n	8002b30 <ADC_ConfigureBoostMode+0x13c>
 8002a8c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002a90:	d854      	bhi.n	8002b3c <ADC_ConfigureBoostMode+0x148>
 8002a92:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002a96:	d047      	beq.n	8002b28 <ADC_ConfigureBoostMode+0x134>
 8002a98:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002a9c:	d84e      	bhi.n	8002b3c <ADC_ConfigureBoostMode+0x148>
 8002a9e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002aa2:	d03d      	beq.n	8002b20 <ADC_ConfigureBoostMode+0x12c>
 8002aa4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002aa8:	d848      	bhi.n	8002b3c <ADC_ConfigureBoostMode+0x148>
 8002aaa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002aae:	d033      	beq.n	8002b18 <ADC_ConfigureBoostMode+0x124>
 8002ab0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002ab4:	d842      	bhi.n	8002b3c <ADC_ConfigureBoostMode+0x148>
 8002ab6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002aba:	d029      	beq.n	8002b10 <ADC_ConfigureBoostMode+0x11c>
 8002abc:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002ac0:	d83c      	bhi.n	8002b3c <ADC_ConfigureBoostMode+0x148>
 8002ac2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002ac6:	d01a      	beq.n	8002afe <ADC_ConfigureBoostMode+0x10a>
 8002ac8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002acc:	d836      	bhi.n	8002b3c <ADC_ConfigureBoostMode+0x148>
 8002ace:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002ad2:	d014      	beq.n	8002afe <ADC_ConfigureBoostMode+0x10a>
 8002ad4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002ad8:	d830      	bhi.n	8002b3c <ADC_ConfigureBoostMode+0x148>
 8002ada:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ade:	d00e      	beq.n	8002afe <ADC_ConfigureBoostMode+0x10a>
 8002ae0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ae4:	d82a      	bhi.n	8002b3c <ADC_ConfigureBoostMode+0x148>
 8002ae6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002aea:	d008      	beq.n	8002afe <ADC_ConfigureBoostMode+0x10a>
 8002aec:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002af0:	d824      	bhi.n	8002b3c <ADC_ConfigureBoostMode+0x148>
 8002af2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002af6:	d002      	beq.n	8002afe <ADC_ConfigureBoostMode+0x10a>
 8002af8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002afc:	d11e      	bne.n	8002b3c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	0c9b      	lsrs	r3, r3, #18
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	68fa      	ldr	r2, [r7, #12]
 8002b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0c:	60fb      	str	r3, [r7, #12]
        break;
 8002b0e:	e016      	b.n	8002b3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	091b      	lsrs	r3, r3, #4
 8002b14:	60fb      	str	r3, [r7, #12]
        break;
 8002b16:	e012      	b.n	8002b3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	095b      	lsrs	r3, r3, #5
 8002b1c:	60fb      	str	r3, [r7, #12]
        break;
 8002b1e:	e00e      	b.n	8002b3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	099b      	lsrs	r3, r3, #6
 8002b24:	60fb      	str	r3, [r7, #12]
        break;
 8002b26:	e00a      	b.n	8002b3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	09db      	lsrs	r3, r3, #7
 8002b2c:	60fb      	str	r3, [r7, #12]
        break;
 8002b2e:	e006      	b.n	8002b3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	0a1b      	lsrs	r3, r3, #8
 8002b34:	60fb      	str	r3, [r7, #12]
        break;
 8002b36:	e002      	b.n	8002b3e <ADC_ConfigureBoostMode+0x14a>
        break;
 8002b38:	bf00      	nop
 8002b3a:	e000      	b.n	8002b3e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002b3c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	085b      	lsrs	r3, r3, #1
 8002b42:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc4 <ADC_ConfigureBoostMode+0x1d0>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d808      	bhi.n	8002b5e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689a      	ldr	r2, [r3, #8]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002b5a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002b5c:	e025      	b.n	8002baa <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4a19      	ldr	r2, [pc, #100]	@ (8002bc8 <ADC_ConfigureBoostMode+0x1d4>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d80a      	bhi.n	8002b7c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b78:	609a      	str	r2, [r3, #8]
}
 8002b7a:	e016      	b.n	8002baa <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	4a13      	ldr	r2, [pc, #76]	@ (8002bcc <ADC_ConfigureBoostMode+0x1d8>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d80a      	bhi.n	8002b9a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b96:	609a      	str	r2, [r3, #8]
}
 8002b98:	e007      	b.n	8002baa <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002ba8:	609a      	str	r2, [r3, #8]
}
 8002baa:	bf00      	nop
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	40022000 	.word	0x40022000
 8002bb8:	40022100 	.word	0x40022100
 8002bbc:	40022300 	.word	0x40022300
 8002bc0:	58026300 	.word	0x58026300
 8002bc4:	005f5e10 	.word	0x005f5e10
 8002bc8:	00bebc20 	.word	0x00bebc20
 8002bcc:	017d7840 	.word	0x017d7840

08002bd0 <LL_ADC_StartCalibration>:
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	4b09      	ldr	r3, [pc, #36]	@ (8002c08 <LL_ADC_StartCalibration+0x38>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	68ba      	ldr	r2, [r7, #8]
 8002be6:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	609a      	str	r2, [r3, #8]
}
 8002bfc:	bf00      	nop
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	3ffeffc0 	.word	0x3ffeffc0

08002c0c <LL_ADC_IsCalibrationOnGoing>:
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002c1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c20:	d101      	bne.n	8002c26 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002c22:	2301      	movs	r3, #1
 8002c24:	e000      	b.n	8002c28 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d101      	bne.n	8002c52 <HAL_ADCEx_Calibration_Start+0x1e>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	e04c      	b.n	8002cec <HAL_ADCEx_Calibration_Start+0xb8>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f7ff fdd6 	bl	800280c <ADC_Disable>
 8002c60:	4603      	mov	r3, r0
 8002c62:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002c64:	7dfb      	ldrb	r3, [r7, #23]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d135      	bne.n	8002cd6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002c6e:	4b21      	ldr	r3, [pc, #132]	@ (8002cf4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002c70:	4013      	ands	r3, r2
 8002c72:	f043 0202 	orr.w	r2, r3, #2
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	68b9      	ldr	r1, [r7, #8]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7ff ffa4 	bl	8002bd0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c88:	e014      	b.n	8002cb4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	4a19      	ldr	r2, [pc, #100]	@ (8002cf8 <HAL_ADCEx_Calibration_Start+0xc4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d30d      	bcc.n	8002cb4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c9c:	f023 0312 	bic.w	r3, r3, #18
 8002ca0:	f043 0210 	orr.w	r2, r3, #16
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e01b      	b.n	8002cec <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff ffa7 	bl	8002c0c <LL_ADC_IsCalibrationOnGoing>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1e2      	bne.n	8002c8a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cc8:	f023 0303 	bic.w	r3, r3, #3
 8002ccc:	f043 0201 	orr.w	r2, r3, #1
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	661a      	str	r2, [r3, #96]	@ 0x60
 8002cd4:	e005      	b.n	8002ce2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cda:	f043 0210 	orr.w	r2, r3, #16
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3718      	adds	r7, #24
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	ffffeefd 	.word	0xffffeefd
 8002cf8:	25c3f800 	.word	0x25c3f800

08002cfc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002d2c:	bf00      	nop
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f003 0307 	and.w	r3, r3, #7
 8002d6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d70:	4b0b      	ldr	r3, [pc, #44]	@ (8002da0 <__NVIC_SetPriorityGrouping+0x40>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d76:	68ba      	ldr	r2, [r7, #8]
 8002d78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d88:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <__NVIC_SetPriorityGrouping+0x44>)
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d8e:	4a04      	ldr	r2, [pc, #16]	@ (8002da0 <__NVIC_SetPriorityGrouping+0x40>)
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	60d3      	str	r3, [r2, #12]
}
 8002d94:	bf00      	nop
 8002d96:	3714      	adds	r7, #20
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	e000ed00 	.word	0xe000ed00
 8002da4:	05fa0000 	.word	0x05fa0000

08002da8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dac:	4b04      	ldr	r3, [pc, #16]	@ (8002dc0 <__NVIC_GetPriorityGrouping+0x18>)
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	0a1b      	lsrs	r3, r3, #8
 8002db2:	f003 0307 	and.w	r3, r3, #7
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	e000ed00 	.word	0xe000ed00

08002dc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	4603      	mov	r3, r0
 8002dcc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002dce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	db0b      	blt.n	8002dee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dd6:	88fb      	ldrh	r3, [r7, #6]
 8002dd8:	f003 021f 	and.w	r2, r3, #31
 8002ddc:	4907      	ldr	r1, [pc, #28]	@ (8002dfc <__NVIC_EnableIRQ+0x38>)
 8002dde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002de2:	095b      	lsrs	r3, r3, #5
 8002de4:	2001      	movs	r0, #1
 8002de6:	fa00 f202 	lsl.w	r2, r0, r2
 8002dea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dee:	bf00      	nop
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	e000e100 	.word	0xe000e100

08002e00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	4603      	mov	r3, r0
 8002e08:	6039      	str	r1, [r7, #0]
 8002e0a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	db0a      	blt.n	8002e2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	b2da      	uxtb	r2, r3
 8002e18:	490c      	ldr	r1, [pc, #48]	@ (8002e4c <__NVIC_SetPriority+0x4c>)
 8002e1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e1e:	0112      	lsls	r2, r2, #4
 8002e20:	b2d2      	uxtb	r2, r2
 8002e22:	440b      	add	r3, r1
 8002e24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e28:	e00a      	b.n	8002e40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	b2da      	uxtb	r2, r3
 8002e2e:	4908      	ldr	r1, [pc, #32]	@ (8002e50 <__NVIC_SetPriority+0x50>)
 8002e30:	88fb      	ldrh	r3, [r7, #6]
 8002e32:	f003 030f 	and.w	r3, r3, #15
 8002e36:	3b04      	subs	r3, #4
 8002e38:	0112      	lsls	r2, r2, #4
 8002e3a:	b2d2      	uxtb	r2, r2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	761a      	strb	r2, [r3, #24]
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr
 8002e4c:	e000e100 	.word	0xe000e100
 8002e50:	e000ed00 	.word	0xe000ed00

08002e54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b089      	sub	sp, #36	@ 0x24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f003 0307 	and.w	r3, r3, #7
 8002e66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	f1c3 0307 	rsb	r3, r3, #7
 8002e6e:	2b04      	cmp	r3, #4
 8002e70:	bf28      	it	cs
 8002e72:	2304      	movcs	r3, #4
 8002e74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	3304      	adds	r3, #4
 8002e7a:	2b06      	cmp	r3, #6
 8002e7c:	d902      	bls.n	8002e84 <NVIC_EncodePriority+0x30>
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	3b03      	subs	r3, #3
 8002e82:	e000      	b.n	8002e86 <NVIC_EncodePriority+0x32>
 8002e84:	2300      	movs	r3, #0
 8002e86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	43da      	mvns	r2, r3
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	401a      	ands	r2, r3
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea6:	43d9      	mvns	r1, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eac:	4313      	orrs	r3, r2
         );
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3724      	adds	r7, #36	@ 0x24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
	...

08002ebc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ecc:	d301      	bcc.n	8002ed2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e00f      	b.n	8002ef2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8002efc <SysTick_Config+0x40>)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eda:	210f      	movs	r1, #15
 8002edc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ee0:	f7ff ff8e 	bl	8002e00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ee4:	4b05      	ldr	r3, [pc, #20]	@ (8002efc <SysTick_Config+0x40>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eea:	4b04      	ldr	r3, [pc, #16]	@ (8002efc <SysTick_Config+0x40>)
 8002eec:	2207      	movs	r2, #7
 8002eee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3708      	adds	r7, #8
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	e000e010 	.word	0xe000e010

08002f00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f7ff ff29 	bl	8002d60 <__NVIC_SetPriorityGrouping>
}
 8002f0e:	bf00      	nop
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b086      	sub	sp, #24
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	60b9      	str	r1, [r7, #8]
 8002f20:	607a      	str	r2, [r7, #4]
 8002f22:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002f24:	f7ff ff40 	bl	8002da8 <__NVIC_GetPriorityGrouping>
 8002f28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	68b9      	ldr	r1, [r7, #8]
 8002f2e:	6978      	ldr	r0, [r7, #20]
 8002f30:	f7ff ff90 	bl	8002e54 <NVIC_EncodePriority>
 8002f34:	4602      	mov	r2, r0
 8002f36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f3a:	4611      	mov	r1, r2
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff ff5f 	bl	8002e00 <__NVIC_SetPriority>
}
 8002f42:	bf00      	nop
 8002f44:	3718      	adds	r7, #24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b082      	sub	sp, #8
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	4603      	mov	r3, r0
 8002f52:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7ff ff33 	bl	8002dc4 <__NVIC_EnableIRQ>
}
 8002f5e:	bf00      	nop
 8002f60:	3708      	adds	r7, #8
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}

08002f66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f66:	b580      	push	{r7, lr}
 8002f68:	b082      	sub	sp, #8
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f7ff ffa4 	bl	8002ebc <SysTick_Config>
 8002f74:	4603      	mov	r3, r0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
	...

08002f80 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002f84:	f3bf 8f5f 	dmb	sy
}
 8002f88:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002f8a:	4b07      	ldr	r3, [pc, #28]	@ (8002fa8 <HAL_MPU_Disable+0x28>)
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8e:	4a06      	ldr	r2, [pc, #24]	@ (8002fa8 <HAL_MPU_Disable+0x28>)
 8002f90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f94:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002f96:	4b05      	ldr	r3, [pc, #20]	@ (8002fac <HAL_MPU_Disable+0x2c>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	605a      	str	r2, [r3, #4]
}
 8002f9c:	bf00      	nop
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	e000ed00 	.word	0xe000ed00
 8002fac:	e000ed90 	.word	0xe000ed90

08002fb0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8002fe8 <HAL_MPU_Enable+0x38>)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f043 0301 	orr.w	r3, r3, #1
 8002fc0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002fec <HAL_MPU_Enable+0x3c>)
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	4a09      	ldr	r2, [pc, #36]	@ (8002fec <HAL_MPU_Enable+0x3c>)
 8002fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fcc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002fce:	f3bf 8f4f 	dsb	sy
}
 8002fd2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002fd4:	f3bf 8f6f 	isb	sy
}
 8002fd8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	e000ed90 	.word	0xe000ed90
 8002fec:	e000ed00 	.word	0xe000ed00

08002ff0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	785a      	ldrb	r2, [r3, #1]
 8002ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800306c <HAL_MPU_ConfigRegion+0x7c>)
 8002ffe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003000:	4b1a      	ldr	r3, [pc, #104]	@ (800306c <HAL_MPU_ConfigRegion+0x7c>)
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	4a19      	ldr	r2, [pc, #100]	@ (800306c <HAL_MPU_ConfigRegion+0x7c>)
 8003006:	f023 0301 	bic.w	r3, r3, #1
 800300a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800300c:	4a17      	ldr	r2, [pc, #92]	@ (800306c <HAL_MPU_ConfigRegion+0x7c>)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	7b1b      	ldrb	r3, [r3, #12]
 8003018:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	7adb      	ldrb	r3, [r3, #11]
 800301e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003020:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	7a9b      	ldrb	r3, [r3, #10]
 8003026:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003028:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	7b5b      	ldrb	r3, [r3, #13]
 800302e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003030:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	7b9b      	ldrb	r3, [r3, #14]
 8003036:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003038:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	7bdb      	ldrb	r3, [r3, #15]
 800303e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003040:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	7a5b      	ldrb	r3, [r3, #9]
 8003046:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003048:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	7a1b      	ldrb	r3, [r3, #8]
 800304e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003050:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	7812      	ldrb	r2, [r2, #0]
 8003056:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003058:	4a04      	ldr	r2, [pc, #16]	@ (800306c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800305a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800305c:	6113      	str	r3, [r2, #16]
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	e000ed90 	.word	0xe000ed90

08003070 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003078:	f7fd fdc0 	bl	8000bfc <HAL_GetTick>
 800307c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e312      	b.n	80036ae <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a66      	ldr	r2, [pc, #408]	@ (8003228 <HAL_DMA_Init+0x1b8>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d04a      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a65      	ldr	r2, [pc, #404]	@ (800322c <HAL_DMA_Init+0x1bc>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d045      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a63      	ldr	r2, [pc, #396]	@ (8003230 <HAL_DMA_Init+0x1c0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d040      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a62      	ldr	r2, [pc, #392]	@ (8003234 <HAL_DMA_Init+0x1c4>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d03b      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a60      	ldr	r2, [pc, #384]	@ (8003238 <HAL_DMA_Init+0x1c8>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d036      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a5f      	ldr	r2, [pc, #380]	@ (800323c <HAL_DMA_Init+0x1cc>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d031      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a5d      	ldr	r2, [pc, #372]	@ (8003240 <HAL_DMA_Init+0x1d0>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d02c      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a5c      	ldr	r2, [pc, #368]	@ (8003244 <HAL_DMA_Init+0x1d4>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d027      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a5a      	ldr	r2, [pc, #360]	@ (8003248 <HAL_DMA_Init+0x1d8>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d022      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a59      	ldr	r2, [pc, #356]	@ (800324c <HAL_DMA_Init+0x1dc>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d01d      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a57      	ldr	r2, [pc, #348]	@ (8003250 <HAL_DMA_Init+0x1e0>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d018      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a56      	ldr	r2, [pc, #344]	@ (8003254 <HAL_DMA_Init+0x1e4>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d013      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a54      	ldr	r2, [pc, #336]	@ (8003258 <HAL_DMA_Init+0x1e8>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d00e      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a53      	ldr	r2, [pc, #332]	@ (800325c <HAL_DMA_Init+0x1ec>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d009      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a51      	ldr	r2, [pc, #324]	@ (8003260 <HAL_DMA_Init+0x1f0>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d004      	beq.n	8003128 <HAL_DMA_Init+0xb8>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a50      	ldr	r2, [pc, #320]	@ (8003264 <HAL_DMA_Init+0x1f4>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d101      	bne.n	800312c <HAL_DMA_Init+0xbc>
 8003128:	2301      	movs	r3, #1
 800312a:	e000      	b.n	800312e <HAL_DMA_Init+0xbe>
 800312c:	2300      	movs	r3, #0
 800312e:	2b00      	cmp	r3, #0
 8003130:	f000 813c 	beq.w	80033ac <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2202      	movs	r2, #2
 8003138:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a37      	ldr	r2, [pc, #220]	@ (8003228 <HAL_DMA_Init+0x1b8>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d04a      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a36      	ldr	r2, [pc, #216]	@ (800322c <HAL_DMA_Init+0x1bc>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d045      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a34      	ldr	r2, [pc, #208]	@ (8003230 <HAL_DMA_Init+0x1c0>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d040      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a33      	ldr	r2, [pc, #204]	@ (8003234 <HAL_DMA_Init+0x1c4>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d03b      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a31      	ldr	r2, [pc, #196]	@ (8003238 <HAL_DMA_Init+0x1c8>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d036      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a30      	ldr	r2, [pc, #192]	@ (800323c <HAL_DMA_Init+0x1cc>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d031      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a2e      	ldr	r2, [pc, #184]	@ (8003240 <HAL_DMA_Init+0x1d0>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d02c      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a2d      	ldr	r2, [pc, #180]	@ (8003244 <HAL_DMA_Init+0x1d4>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d027      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a2b      	ldr	r2, [pc, #172]	@ (8003248 <HAL_DMA_Init+0x1d8>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d022      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a2a      	ldr	r2, [pc, #168]	@ (800324c <HAL_DMA_Init+0x1dc>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d01d      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a28      	ldr	r2, [pc, #160]	@ (8003250 <HAL_DMA_Init+0x1e0>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d018      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a27      	ldr	r2, [pc, #156]	@ (8003254 <HAL_DMA_Init+0x1e4>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d013      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a25      	ldr	r2, [pc, #148]	@ (8003258 <HAL_DMA_Init+0x1e8>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d00e      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a24      	ldr	r2, [pc, #144]	@ (800325c <HAL_DMA_Init+0x1ec>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d009      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a22      	ldr	r2, [pc, #136]	@ (8003260 <HAL_DMA_Init+0x1f0>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d004      	beq.n	80031e4 <HAL_DMA_Init+0x174>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a21      	ldr	r2, [pc, #132]	@ (8003264 <HAL_DMA_Init+0x1f4>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d108      	bne.n	80031f6 <HAL_DMA_Init+0x186>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 0201 	bic.w	r2, r2, #1
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	e007      	b.n	8003206 <HAL_DMA_Init+0x196>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 0201 	bic.w	r2, r2, #1
 8003204:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003206:	e02f      	b.n	8003268 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003208:	f7fd fcf8 	bl	8000bfc <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b05      	cmp	r3, #5
 8003214:	d928      	bls.n	8003268 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2220      	movs	r2, #32
 800321a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2203      	movs	r2, #3
 8003220:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e242      	b.n	80036ae <HAL_DMA_Init+0x63e>
 8003228:	40020010 	.word	0x40020010
 800322c:	40020028 	.word	0x40020028
 8003230:	40020040 	.word	0x40020040
 8003234:	40020058 	.word	0x40020058
 8003238:	40020070 	.word	0x40020070
 800323c:	40020088 	.word	0x40020088
 8003240:	400200a0 	.word	0x400200a0
 8003244:	400200b8 	.word	0x400200b8
 8003248:	40020410 	.word	0x40020410
 800324c:	40020428 	.word	0x40020428
 8003250:	40020440 	.word	0x40020440
 8003254:	40020458 	.word	0x40020458
 8003258:	40020470 	.word	0x40020470
 800325c:	40020488 	.word	0x40020488
 8003260:	400204a0 	.word	0x400204a0
 8003264:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1c8      	bne.n	8003208 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	4b83      	ldr	r3, [pc, #524]	@ (8003490 <HAL_DMA_Init+0x420>)
 8003282:	4013      	ands	r3, r2
 8003284:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800328e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800329a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b8:	2b04      	cmp	r3, #4
 80032ba:	d107      	bne.n	80032cc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c4:	4313      	orrs	r3, r2
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	2b28      	cmp	r3, #40	@ 0x28
 80032d2:	d903      	bls.n	80032dc <HAL_DMA_Init+0x26c>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80032da:	d91f      	bls.n	800331c <HAL_DMA_Init+0x2ac>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80032e2:	d903      	bls.n	80032ec <HAL_DMA_Init+0x27c>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b42      	cmp	r3, #66	@ 0x42
 80032ea:	d917      	bls.n	800331c <HAL_DMA_Init+0x2ac>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	2b46      	cmp	r3, #70	@ 0x46
 80032f2:	d903      	bls.n	80032fc <HAL_DMA_Init+0x28c>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	2b48      	cmp	r3, #72	@ 0x48
 80032fa:	d90f      	bls.n	800331c <HAL_DMA_Init+0x2ac>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	2b4e      	cmp	r3, #78	@ 0x4e
 8003302:	d903      	bls.n	800330c <HAL_DMA_Init+0x29c>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b52      	cmp	r3, #82	@ 0x52
 800330a:	d907      	bls.n	800331c <HAL_DMA_Init+0x2ac>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	2b73      	cmp	r3, #115	@ 0x73
 8003312:	d905      	bls.n	8003320 <HAL_DMA_Init+0x2b0>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	2b77      	cmp	r3, #119	@ 0x77
 800331a:	d801      	bhi.n	8003320 <HAL_DMA_Init+0x2b0>
 800331c:	2301      	movs	r3, #1
 800331e:	e000      	b.n	8003322 <HAL_DMA_Init+0x2b2>
 8003320:	2300      	movs	r3, #0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800332c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	697a      	ldr	r2, [r7, #20]
 8003334:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	695b      	ldr	r3, [r3, #20]
 800333c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f023 0307 	bic.w	r3, r3, #7
 8003344:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	4313      	orrs	r3, r2
 800334e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003354:	2b04      	cmp	r3, #4
 8003356:	d117      	bne.n	8003388 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	4313      	orrs	r3, r2
 8003360:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00e      	beq.n	8003388 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f001 fdca 	bl	8004f04 <DMA_CheckFifoParam>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d008      	beq.n	8003388 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2240      	movs	r2, #64	@ 0x40
 800337a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e192      	b.n	80036ae <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f001 fd05 	bl	8004da0 <DMA_CalcBaseAndBitshift>
 8003396:	4603      	mov	r3, r0
 8003398:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800339e:	f003 031f 	and.w	r3, r3, #31
 80033a2:	223f      	movs	r2, #63	@ 0x3f
 80033a4:	409a      	lsls	r2, r3
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	609a      	str	r2, [r3, #8]
 80033aa:	e0c8      	b.n	800353e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a38      	ldr	r2, [pc, #224]	@ (8003494 <HAL_DMA_Init+0x424>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d022      	beq.n	80033fc <HAL_DMA_Init+0x38c>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a37      	ldr	r2, [pc, #220]	@ (8003498 <HAL_DMA_Init+0x428>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d01d      	beq.n	80033fc <HAL_DMA_Init+0x38c>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a35      	ldr	r2, [pc, #212]	@ (800349c <HAL_DMA_Init+0x42c>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d018      	beq.n	80033fc <HAL_DMA_Init+0x38c>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a34      	ldr	r2, [pc, #208]	@ (80034a0 <HAL_DMA_Init+0x430>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d013      	beq.n	80033fc <HAL_DMA_Init+0x38c>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a32      	ldr	r2, [pc, #200]	@ (80034a4 <HAL_DMA_Init+0x434>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d00e      	beq.n	80033fc <HAL_DMA_Init+0x38c>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a31      	ldr	r2, [pc, #196]	@ (80034a8 <HAL_DMA_Init+0x438>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d009      	beq.n	80033fc <HAL_DMA_Init+0x38c>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a2f      	ldr	r2, [pc, #188]	@ (80034ac <HAL_DMA_Init+0x43c>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d004      	beq.n	80033fc <HAL_DMA_Init+0x38c>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2e      	ldr	r2, [pc, #184]	@ (80034b0 <HAL_DMA_Init+0x440>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d101      	bne.n	8003400 <HAL_DMA_Init+0x390>
 80033fc:	2301      	movs	r3, #1
 80033fe:	e000      	b.n	8003402 <HAL_DMA_Init+0x392>
 8003400:	2300      	movs	r3, #0
 8003402:	2b00      	cmp	r3, #0
 8003404:	f000 8092 	beq.w	800352c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a21      	ldr	r2, [pc, #132]	@ (8003494 <HAL_DMA_Init+0x424>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d021      	beq.n	8003456 <HAL_DMA_Init+0x3e6>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a20      	ldr	r2, [pc, #128]	@ (8003498 <HAL_DMA_Init+0x428>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d01c      	beq.n	8003456 <HAL_DMA_Init+0x3e6>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a1e      	ldr	r2, [pc, #120]	@ (800349c <HAL_DMA_Init+0x42c>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d017      	beq.n	8003456 <HAL_DMA_Init+0x3e6>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a1d      	ldr	r2, [pc, #116]	@ (80034a0 <HAL_DMA_Init+0x430>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d012      	beq.n	8003456 <HAL_DMA_Init+0x3e6>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a1b      	ldr	r2, [pc, #108]	@ (80034a4 <HAL_DMA_Init+0x434>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00d      	beq.n	8003456 <HAL_DMA_Init+0x3e6>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a1a      	ldr	r2, [pc, #104]	@ (80034a8 <HAL_DMA_Init+0x438>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d008      	beq.n	8003456 <HAL_DMA_Init+0x3e6>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a18      	ldr	r2, [pc, #96]	@ (80034ac <HAL_DMA_Init+0x43c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d003      	beq.n	8003456 <HAL_DMA_Init+0x3e6>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a17      	ldr	r2, [pc, #92]	@ (80034b0 <HAL_DMA_Init+0x440>)
 8003454:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2202      	movs	r2, #2
 800345a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800346e:	697a      	ldr	r2, [r7, #20]
 8003470:	4b10      	ldr	r3, [pc, #64]	@ (80034b4 <HAL_DMA_Init+0x444>)
 8003472:	4013      	ands	r3, r2
 8003474:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	2b40      	cmp	r3, #64	@ 0x40
 800347c:	d01c      	beq.n	80034b8 <HAL_DMA_Init+0x448>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2b80      	cmp	r3, #128	@ 0x80
 8003484:	d102      	bne.n	800348c <HAL_DMA_Init+0x41c>
 8003486:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800348a:	e016      	b.n	80034ba <HAL_DMA_Init+0x44a>
 800348c:	2300      	movs	r3, #0
 800348e:	e014      	b.n	80034ba <HAL_DMA_Init+0x44a>
 8003490:	fe10803f 	.word	0xfe10803f
 8003494:	58025408 	.word	0x58025408
 8003498:	5802541c 	.word	0x5802541c
 800349c:	58025430 	.word	0x58025430
 80034a0:	58025444 	.word	0x58025444
 80034a4:	58025458 	.word	0x58025458
 80034a8:	5802546c 	.word	0x5802546c
 80034ac:	58025480 	.word	0x58025480
 80034b0:	58025494 	.word	0x58025494
 80034b4:	fffe000f 	.word	0xfffe000f
 80034b8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	68d2      	ldr	r2, [r2, #12]
 80034be:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80034c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80034c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80034d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80034d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80034e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80034e8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	461a      	mov	r2, r3
 80034fe:	4b6e      	ldr	r3, [pc, #440]	@ (80036b8 <HAL_DMA_Init+0x648>)
 8003500:	4413      	add	r3, r2
 8003502:	4a6e      	ldr	r2, [pc, #440]	@ (80036bc <HAL_DMA_Init+0x64c>)
 8003504:	fba2 2303 	umull	r2, r3, r2, r3
 8003508:	091b      	lsrs	r3, r3, #4
 800350a:	009a      	lsls	r2, r3, #2
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f001 fc45 	bl	8004da0 <DMA_CalcBaseAndBitshift>
 8003516:	4603      	mov	r3, r0
 8003518:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351e:	f003 031f 	and.w	r3, r3, #31
 8003522:	2201      	movs	r2, #1
 8003524:	409a      	lsls	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	605a      	str	r2, [r3, #4]
 800352a:	e008      	b.n	800353e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2240      	movs	r2, #64	@ 0x40
 8003530:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2203      	movs	r2, #3
 8003536:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e0b7      	b.n	80036ae <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a5f      	ldr	r2, [pc, #380]	@ (80036c0 <HAL_DMA_Init+0x650>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d072      	beq.n	800362e <HAL_DMA_Init+0x5be>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a5d      	ldr	r2, [pc, #372]	@ (80036c4 <HAL_DMA_Init+0x654>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d06d      	beq.n	800362e <HAL_DMA_Init+0x5be>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a5c      	ldr	r2, [pc, #368]	@ (80036c8 <HAL_DMA_Init+0x658>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d068      	beq.n	800362e <HAL_DMA_Init+0x5be>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a5a      	ldr	r2, [pc, #360]	@ (80036cc <HAL_DMA_Init+0x65c>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d063      	beq.n	800362e <HAL_DMA_Init+0x5be>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a59      	ldr	r2, [pc, #356]	@ (80036d0 <HAL_DMA_Init+0x660>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d05e      	beq.n	800362e <HAL_DMA_Init+0x5be>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a57      	ldr	r2, [pc, #348]	@ (80036d4 <HAL_DMA_Init+0x664>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d059      	beq.n	800362e <HAL_DMA_Init+0x5be>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a56      	ldr	r2, [pc, #344]	@ (80036d8 <HAL_DMA_Init+0x668>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d054      	beq.n	800362e <HAL_DMA_Init+0x5be>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a54      	ldr	r2, [pc, #336]	@ (80036dc <HAL_DMA_Init+0x66c>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d04f      	beq.n	800362e <HAL_DMA_Init+0x5be>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a53      	ldr	r2, [pc, #332]	@ (80036e0 <HAL_DMA_Init+0x670>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d04a      	beq.n	800362e <HAL_DMA_Init+0x5be>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a51      	ldr	r2, [pc, #324]	@ (80036e4 <HAL_DMA_Init+0x674>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d045      	beq.n	800362e <HAL_DMA_Init+0x5be>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a50      	ldr	r2, [pc, #320]	@ (80036e8 <HAL_DMA_Init+0x678>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d040      	beq.n	800362e <HAL_DMA_Init+0x5be>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a4e      	ldr	r2, [pc, #312]	@ (80036ec <HAL_DMA_Init+0x67c>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d03b      	beq.n	800362e <HAL_DMA_Init+0x5be>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a4d      	ldr	r2, [pc, #308]	@ (80036f0 <HAL_DMA_Init+0x680>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d036      	beq.n	800362e <HAL_DMA_Init+0x5be>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a4b      	ldr	r2, [pc, #300]	@ (80036f4 <HAL_DMA_Init+0x684>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d031      	beq.n	800362e <HAL_DMA_Init+0x5be>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a4a      	ldr	r2, [pc, #296]	@ (80036f8 <HAL_DMA_Init+0x688>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d02c      	beq.n	800362e <HAL_DMA_Init+0x5be>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a48      	ldr	r2, [pc, #288]	@ (80036fc <HAL_DMA_Init+0x68c>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d027      	beq.n	800362e <HAL_DMA_Init+0x5be>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a47      	ldr	r2, [pc, #284]	@ (8003700 <HAL_DMA_Init+0x690>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d022      	beq.n	800362e <HAL_DMA_Init+0x5be>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a45      	ldr	r2, [pc, #276]	@ (8003704 <HAL_DMA_Init+0x694>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d01d      	beq.n	800362e <HAL_DMA_Init+0x5be>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a44      	ldr	r2, [pc, #272]	@ (8003708 <HAL_DMA_Init+0x698>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d018      	beq.n	800362e <HAL_DMA_Init+0x5be>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a42      	ldr	r2, [pc, #264]	@ (800370c <HAL_DMA_Init+0x69c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d013      	beq.n	800362e <HAL_DMA_Init+0x5be>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a41      	ldr	r2, [pc, #260]	@ (8003710 <HAL_DMA_Init+0x6a0>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d00e      	beq.n	800362e <HAL_DMA_Init+0x5be>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a3f      	ldr	r2, [pc, #252]	@ (8003714 <HAL_DMA_Init+0x6a4>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d009      	beq.n	800362e <HAL_DMA_Init+0x5be>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a3e      	ldr	r2, [pc, #248]	@ (8003718 <HAL_DMA_Init+0x6a8>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d004      	beq.n	800362e <HAL_DMA_Init+0x5be>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a3c      	ldr	r2, [pc, #240]	@ (800371c <HAL_DMA_Init+0x6ac>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d101      	bne.n	8003632 <HAL_DMA_Init+0x5c2>
 800362e:	2301      	movs	r3, #1
 8003630:	e000      	b.n	8003634 <HAL_DMA_Init+0x5c4>
 8003632:	2300      	movs	r3, #0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d032      	beq.n	800369e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f001 fcdf 	bl	8004ffc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	2b80      	cmp	r3, #128	@ 0x80
 8003644:	d102      	bne.n	800364c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003654:	b2d2      	uxtb	r2, r2
 8003656:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003660:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d010      	beq.n	800368c <HAL_DMA_Init+0x61c>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	2b08      	cmp	r3, #8
 8003670:	d80c      	bhi.n	800368c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f001 fd5c 	bl	8005130 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800367c:	2200      	movs	r2, #0
 800367e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003688:	605a      	str	r2, [r3, #4]
 800368a:	e008      	b.n	800369e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3718      	adds	r7, #24
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	a7fdabf8 	.word	0xa7fdabf8
 80036bc:	cccccccd 	.word	0xcccccccd
 80036c0:	40020010 	.word	0x40020010
 80036c4:	40020028 	.word	0x40020028
 80036c8:	40020040 	.word	0x40020040
 80036cc:	40020058 	.word	0x40020058
 80036d0:	40020070 	.word	0x40020070
 80036d4:	40020088 	.word	0x40020088
 80036d8:	400200a0 	.word	0x400200a0
 80036dc:	400200b8 	.word	0x400200b8
 80036e0:	40020410 	.word	0x40020410
 80036e4:	40020428 	.word	0x40020428
 80036e8:	40020440 	.word	0x40020440
 80036ec:	40020458 	.word	0x40020458
 80036f0:	40020470 	.word	0x40020470
 80036f4:	40020488 	.word	0x40020488
 80036f8:	400204a0 	.word	0x400204a0
 80036fc:	400204b8 	.word	0x400204b8
 8003700:	58025408 	.word	0x58025408
 8003704:	5802541c 	.word	0x5802541c
 8003708:	58025430 	.word	0x58025430
 800370c:	58025444 	.word	0x58025444
 8003710:	58025458 	.word	0x58025458
 8003714:	5802546c 	.word	0x5802546c
 8003718:	58025480 	.word	0x58025480
 800371c:	58025494 	.word	0x58025494

08003720 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
 800372c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800372e:	2300      	movs	r3, #0
 8003730:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e226      	b.n	8003b8a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003742:	2b01      	cmp	r3, #1
 8003744:	d101      	bne.n	800374a <HAL_DMA_Start_IT+0x2a>
 8003746:	2302      	movs	r3, #2
 8003748:	e21f      	b.n	8003b8a <HAL_DMA_Start_IT+0x46a>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b01      	cmp	r3, #1
 800375c:	f040 820a 	bne.w	8003b74 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a68      	ldr	r2, [pc, #416]	@ (8003914 <HAL_DMA_Start_IT+0x1f4>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d04a      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a66      	ldr	r2, [pc, #408]	@ (8003918 <HAL_DMA_Start_IT+0x1f8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d045      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a65      	ldr	r2, [pc, #404]	@ (800391c <HAL_DMA_Start_IT+0x1fc>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d040      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a63      	ldr	r2, [pc, #396]	@ (8003920 <HAL_DMA_Start_IT+0x200>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d03b      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a62      	ldr	r2, [pc, #392]	@ (8003924 <HAL_DMA_Start_IT+0x204>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d036      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a60      	ldr	r2, [pc, #384]	@ (8003928 <HAL_DMA_Start_IT+0x208>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d031      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a5f      	ldr	r2, [pc, #380]	@ (800392c <HAL_DMA_Start_IT+0x20c>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d02c      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a5d      	ldr	r2, [pc, #372]	@ (8003930 <HAL_DMA_Start_IT+0x210>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d027      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a5c      	ldr	r2, [pc, #368]	@ (8003934 <HAL_DMA_Start_IT+0x214>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d022      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a5a      	ldr	r2, [pc, #360]	@ (8003938 <HAL_DMA_Start_IT+0x218>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d01d      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a59      	ldr	r2, [pc, #356]	@ (800393c <HAL_DMA_Start_IT+0x21c>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d018      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a57      	ldr	r2, [pc, #348]	@ (8003940 <HAL_DMA_Start_IT+0x220>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d013      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a56      	ldr	r2, [pc, #344]	@ (8003944 <HAL_DMA_Start_IT+0x224>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d00e      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a54      	ldr	r2, [pc, #336]	@ (8003948 <HAL_DMA_Start_IT+0x228>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d009      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a53      	ldr	r2, [pc, #332]	@ (800394c <HAL_DMA_Start_IT+0x22c>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d004      	beq.n	800380e <HAL_DMA_Start_IT+0xee>
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a51      	ldr	r2, [pc, #324]	@ (8003950 <HAL_DMA_Start_IT+0x230>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d108      	bne.n	8003820 <HAL_DMA_Start_IT+0x100>
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 0201 	bic.w	r2, r2, #1
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	e007      	b.n	8003830 <HAL_DMA_Start_IT+0x110>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f022 0201 	bic.w	r2, r2, #1
 800382e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	68b9      	ldr	r1, [r7, #8]
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f001 f906 	bl	8004a48 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a34      	ldr	r2, [pc, #208]	@ (8003914 <HAL_DMA_Start_IT+0x1f4>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d04a      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a33      	ldr	r2, [pc, #204]	@ (8003918 <HAL_DMA_Start_IT+0x1f8>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d045      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a31      	ldr	r2, [pc, #196]	@ (800391c <HAL_DMA_Start_IT+0x1fc>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d040      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a30      	ldr	r2, [pc, #192]	@ (8003920 <HAL_DMA_Start_IT+0x200>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d03b      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a2e      	ldr	r2, [pc, #184]	@ (8003924 <HAL_DMA_Start_IT+0x204>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d036      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a2d      	ldr	r2, [pc, #180]	@ (8003928 <HAL_DMA_Start_IT+0x208>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d031      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a2b      	ldr	r2, [pc, #172]	@ (800392c <HAL_DMA_Start_IT+0x20c>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d02c      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a2a      	ldr	r2, [pc, #168]	@ (8003930 <HAL_DMA_Start_IT+0x210>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d027      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a28      	ldr	r2, [pc, #160]	@ (8003934 <HAL_DMA_Start_IT+0x214>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d022      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a27      	ldr	r2, [pc, #156]	@ (8003938 <HAL_DMA_Start_IT+0x218>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d01d      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a25      	ldr	r2, [pc, #148]	@ (800393c <HAL_DMA_Start_IT+0x21c>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d018      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a24      	ldr	r2, [pc, #144]	@ (8003940 <HAL_DMA_Start_IT+0x220>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d013      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a22      	ldr	r2, [pc, #136]	@ (8003944 <HAL_DMA_Start_IT+0x224>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00e      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a21      	ldr	r2, [pc, #132]	@ (8003948 <HAL_DMA_Start_IT+0x228>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d009      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a1f      	ldr	r2, [pc, #124]	@ (800394c <HAL_DMA_Start_IT+0x22c>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d004      	beq.n	80038dc <HAL_DMA_Start_IT+0x1bc>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003950 <HAL_DMA_Start_IT+0x230>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d101      	bne.n	80038e0 <HAL_DMA_Start_IT+0x1c0>
 80038dc:	2301      	movs	r3, #1
 80038de:	e000      	b.n	80038e2 <HAL_DMA_Start_IT+0x1c2>
 80038e0:	2300      	movs	r3, #0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d036      	beq.n	8003954 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f023 021e 	bic.w	r2, r3, #30
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f042 0216 	orr.w	r2, r2, #22
 80038f8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d03e      	beq.n	8003980 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f042 0208 	orr.w	r2, r2, #8
 8003910:	601a      	str	r2, [r3, #0]
 8003912:	e035      	b.n	8003980 <HAL_DMA_Start_IT+0x260>
 8003914:	40020010 	.word	0x40020010
 8003918:	40020028 	.word	0x40020028
 800391c:	40020040 	.word	0x40020040
 8003920:	40020058 	.word	0x40020058
 8003924:	40020070 	.word	0x40020070
 8003928:	40020088 	.word	0x40020088
 800392c:	400200a0 	.word	0x400200a0
 8003930:	400200b8 	.word	0x400200b8
 8003934:	40020410 	.word	0x40020410
 8003938:	40020428 	.word	0x40020428
 800393c:	40020440 	.word	0x40020440
 8003940:	40020458 	.word	0x40020458
 8003944:	40020470 	.word	0x40020470
 8003948:	40020488 	.word	0x40020488
 800394c:	400204a0 	.word	0x400204a0
 8003950:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f023 020e 	bic.w	r2, r3, #14
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f042 020a 	orr.w	r2, r2, #10
 8003966:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396c:	2b00      	cmp	r3, #0
 800396e:	d007      	beq.n	8003980 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0204 	orr.w	r2, r2, #4
 800397e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a83      	ldr	r2, [pc, #524]	@ (8003b94 <HAL_DMA_Start_IT+0x474>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d072      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a82      	ldr	r2, [pc, #520]	@ (8003b98 <HAL_DMA_Start_IT+0x478>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d06d      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a80      	ldr	r2, [pc, #512]	@ (8003b9c <HAL_DMA_Start_IT+0x47c>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d068      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a7f      	ldr	r2, [pc, #508]	@ (8003ba0 <HAL_DMA_Start_IT+0x480>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d063      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a7d      	ldr	r2, [pc, #500]	@ (8003ba4 <HAL_DMA_Start_IT+0x484>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d05e      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a7c      	ldr	r2, [pc, #496]	@ (8003ba8 <HAL_DMA_Start_IT+0x488>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d059      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a7a      	ldr	r2, [pc, #488]	@ (8003bac <HAL_DMA_Start_IT+0x48c>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d054      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a79      	ldr	r2, [pc, #484]	@ (8003bb0 <HAL_DMA_Start_IT+0x490>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d04f      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a77      	ldr	r2, [pc, #476]	@ (8003bb4 <HAL_DMA_Start_IT+0x494>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d04a      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a76      	ldr	r2, [pc, #472]	@ (8003bb8 <HAL_DMA_Start_IT+0x498>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d045      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a74      	ldr	r2, [pc, #464]	@ (8003bbc <HAL_DMA_Start_IT+0x49c>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d040      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a73      	ldr	r2, [pc, #460]	@ (8003bc0 <HAL_DMA_Start_IT+0x4a0>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d03b      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a71      	ldr	r2, [pc, #452]	@ (8003bc4 <HAL_DMA_Start_IT+0x4a4>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d036      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a70      	ldr	r2, [pc, #448]	@ (8003bc8 <HAL_DMA_Start_IT+0x4a8>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d031      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a6e      	ldr	r2, [pc, #440]	@ (8003bcc <HAL_DMA_Start_IT+0x4ac>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d02c      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a6d      	ldr	r2, [pc, #436]	@ (8003bd0 <HAL_DMA_Start_IT+0x4b0>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d027      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a6b      	ldr	r2, [pc, #428]	@ (8003bd4 <HAL_DMA_Start_IT+0x4b4>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d022      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a6a      	ldr	r2, [pc, #424]	@ (8003bd8 <HAL_DMA_Start_IT+0x4b8>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d01d      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a68      	ldr	r2, [pc, #416]	@ (8003bdc <HAL_DMA_Start_IT+0x4bc>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d018      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a67      	ldr	r2, [pc, #412]	@ (8003be0 <HAL_DMA_Start_IT+0x4c0>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d013      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a65      	ldr	r2, [pc, #404]	@ (8003be4 <HAL_DMA_Start_IT+0x4c4>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d00e      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a64      	ldr	r2, [pc, #400]	@ (8003be8 <HAL_DMA_Start_IT+0x4c8>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d009      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a62      	ldr	r2, [pc, #392]	@ (8003bec <HAL_DMA_Start_IT+0x4cc>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d004      	beq.n	8003a70 <HAL_DMA_Start_IT+0x350>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a61      	ldr	r2, [pc, #388]	@ (8003bf0 <HAL_DMA_Start_IT+0x4d0>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d101      	bne.n	8003a74 <HAL_DMA_Start_IT+0x354>
 8003a70:	2301      	movs	r3, #1
 8003a72:	e000      	b.n	8003a76 <HAL_DMA_Start_IT+0x356>
 8003a74:	2300      	movs	r3, #0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d01a      	beq.n	8003ab0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d007      	beq.n	8003a98 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a96:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d007      	beq.n	8003ab0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003aaa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003aae:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a37      	ldr	r2, [pc, #220]	@ (8003b94 <HAL_DMA_Start_IT+0x474>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d04a      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a36      	ldr	r2, [pc, #216]	@ (8003b98 <HAL_DMA_Start_IT+0x478>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d045      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a34      	ldr	r2, [pc, #208]	@ (8003b9c <HAL_DMA_Start_IT+0x47c>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d040      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a33      	ldr	r2, [pc, #204]	@ (8003ba0 <HAL_DMA_Start_IT+0x480>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d03b      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a31      	ldr	r2, [pc, #196]	@ (8003ba4 <HAL_DMA_Start_IT+0x484>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d036      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a30      	ldr	r2, [pc, #192]	@ (8003ba8 <HAL_DMA_Start_IT+0x488>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d031      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a2e      	ldr	r2, [pc, #184]	@ (8003bac <HAL_DMA_Start_IT+0x48c>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d02c      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a2d      	ldr	r2, [pc, #180]	@ (8003bb0 <HAL_DMA_Start_IT+0x490>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d027      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a2b      	ldr	r2, [pc, #172]	@ (8003bb4 <HAL_DMA_Start_IT+0x494>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d022      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb8 <HAL_DMA_Start_IT+0x498>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d01d      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a28      	ldr	r2, [pc, #160]	@ (8003bbc <HAL_DMA_Start_IT+0x49c>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d018      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a27      	ldr	r2, [pc, #156]	@ (8003bc0 <HAL_DMA_Start_IT+0x4a0>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d013      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a25      	ldr	r2, [pc, #148]	@ (8003bc4 <HAL_DMA_Start_IT+0x4a4>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d00e      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a24      	ldr	r2, [pc, #144]	@ (8003bc8 <HAL_DMA_Start_IT+0x4a8>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d009      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a22      	ldr	r2, [pc, #136]	@ (8003bcc <HAL_DMA_Start_IT+0x4ac>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d004      	beq.n	8003b50 <HAL_DMA_Start_IT+0x430>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a21      	ldr	r2, [pc, #132]	@ (8003bd0 <HAL_DMA_Start_IT+0x4b0>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d108      	bne.n	8003b62 <HAL_DMA_Start_IT+0x442>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f042 0201 	orr.w	r2, r2, #1
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	e012      	b.n	8003b88 <HAL_DMA_Start_IT+0x468>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f042 0201 	orr.w	r2, r2, #1
 8003b70:	601a      	str	r2, [r3, #0]
 8003b72:	e009      	b.n	8003b88 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b7a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003b88:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3718      	adds	r7, #24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40020010 	.word	0x40020010
 8003b98:	40020028 	.word	0x40020028
 8003b9c:	40020040 	.word	0x40020040
 8003ba0:	40020058 	.word	0x40020058
 8003ba4:	40020070 	.word	0x40020070
 8003ba8:	40020088 	.word	0x40020088
 8003bac:	400200a0 	.word	0x400200a0
 8003bb0:	400200b8 	.word	0x400200b8
 8003bb4:	40020410 	.word	0x40020410
 8003bb8:	40020428 	.word	0x40020428
 8003bbc:	40020440 	.word	0x40020440
 8003bc0:	40020458 	.word	0x40020458
 8003bc4:	40020470 	.word	0x40020470
 8003bc8:	40020488 	.word	0x40020488
 8003bcc:	400204a0 	.word	0x400204a0
 8003bd0:	400204b8 	.word	0x400204b8
 8003bd4:	58025408 	.word	0x58025408
 8003bd8:	5802541c 	.word	0x5802541c
 8003bdc:	58025430 	.word	0x58025430
 8003be0:	58025444 	.word	0x58025444
 8003be4:	58025458 	.word	0x58025458
 8003be8:	5802546c 	.word	0x5802546c
 8003bec:	58025480 	.word	0x58025480
 8003bf0:	58025494 	.word	0x58025494

08003bf4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b08a      	sub	sp, #40	@ 0x28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c00:	4b67      	ldr	r3, [pc, #412]	@ (8003da0 <HAL_DMA_IRQHandler+0x1ac>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a67      	ldr	r2, [pc, #412]	@ (8003da4 <HAL_DMA_IRQHandler+0x1b0>)
 8003c06:	fba2 2303 	umull	r2, r3, r2, r3
 8003c0a:	0a9b      	lsrs	r3, r3, #10
 8003c0c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c12:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c18:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003c1a:	6a3b      	ldr	r3, [r7, #32]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a5f      	ldr	r2, [pc, #380]	@ (8003da8 <HAL_DMA_IRQHandler+0x1b4>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d04a      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a5d      	ldr	r2, [pc, #372]	@ (8003dac <HAL_DMA_IRQHandler+0x1b8>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d045      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a5c      	ldr	r2, [pc, #368]	@ (8003db0 <HAL_DMA_IRQHandler+0x1bc>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d040      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a5a      	ldr	r2, [pc, #360]	@ (8003db4 <HAL_DMA_IRQHandler+0x1c0>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d03b      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a59      	ldr	r2, [pc, #356]	@ (8003db8 <HAL_DMA_IRQHandler+0x1c4>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d036      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a57      	ldr	r2, [pc, #348]	@ (8003dbc <HAL_DMA_IRQHandler+0x1c8>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d031      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a56      	ldr	r2, [pc, #344]	@ (8003dc0 <HAL_DMA_IRQHandler+0x1cc>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d02c      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a54      	ldr	r2, [pc, #336]	@ (8003dc4 <HAL_DMA_IRQHandler+0x1d0>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d027      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a53      	ldr	r2, [pc, #332]	@ (8003dc8 <HAL_DMA_IRQHandler+0x1d4>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d022      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a51      	ldr	r2, [pc, #324]	@ (8003dcc <HAL_DMA_IRQHandler+0x1d8>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d01d      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a50      	ldr	r2, [pc, #320]	@ (8003dd0 <HAL_DMA_IRQHandler+0x1dc>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d018      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a4e      	ldr	r2, [pc, #312]	@ (8003dd4 <HAL_DMA_IRQHandler+0x1e0>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d013      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a4d      	ldr	r2, [pc, #308]	@ (8003dd8 <HAL_DMA_IRQHandler+0x1e4>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d00e      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a4b      	ldr	r2, [pc, #300]	@ (8003ddc <HAL_DMA_IRQHandler+0x1e8>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d009      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a4a      	ldr	r2, [pc, #296]	@ (8003de0 <HAL_DMA_IRQHandler+0x1ec>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d004      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0xd2>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a48      	ldr	r2, [pc, #288]	@ (8003de4 <HAL_DMA_IRQHandler+0x1f0>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d101      	bne.n	8003cca <HAL_DMA_IRQHandler+0xd6>
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e000      	b.n	8003ccc <HAL_DMA_IRQHandler+0xd8>
 8003cca:	2300      	movs	r3, #0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 842b 	beq.w	8004528 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd6:	f003 031f 	and.w	r3, r3, #31
 8003cda:	2208      	movs	r2, #8
 8003cdc:	409a      	lsls	r2, r3
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f000 80a2 	beq.w	8003e2c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a2e      	ldr	r2, [pc, #184]	@ (8003da8 <HAL_DMA_IRQHandler+0x1b4>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d04a      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a2d      	ldr	r2, [pc, #180]	@ (8003dac <HAL_DMA_IRQHandler+0x1b8>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d045      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a2b      	ldr	r2, [pc, #172]	@ (8003db0 <HAL_DMA_IRQHandler+0x1bc>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d040      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a2a      	ldr	r2, [pc, #168]	@ (8003db4 <HAL_DMA_IRQHandler+0x1c0>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d03b      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a28      	ldr	r2, [pc, #160]	@ (8003db8 <HAL_DMA_IRQHandler+0x1c4>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d036      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a27      	ldr	r2, [pc, #156]	@ (8003dbc <HAL_DMA_IRQHandler+0x1c8>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d031      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a25      	ldr	r2, [pc, #148]	@ (8003dc0 <HAL_DMA_IRQHandler+0x1cc>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d02c      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a24      	ldr	r2, [pc, #144]	@ (8003dc4 <HAL_DMA_IRQHandler+0x1d0>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d027      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a22      	ldr	r2, [pc, #136]	@ (8003dc8 <HAL_DMA_IRQHandler+0x1d4>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d022      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a21      	ldr	r2, [pc, #132]	@ (8003dcc <HAL_DMA_IRQHandler+0x1d8>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d01d      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a1f      	ldr	r2, [pc, #124]	@ (8003dd0 <HAL_DMA_IRQHandler+0x1dc>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d018      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a1e      	ldr	r2, [pc, #120]	@ (8003dd4 <HAL_DMA_IRQHandler+0x1e0>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d013      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a1c      	ldr	r2, [pc, #112]	@ (8003dd8 <HAL_DMA_IRQHandler+0x1e4>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d00e      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a1b      	ldr	r2, [pc, #108]	@ (8003ddc <HAL_DMA_IRQHandler+0x1e8>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d009      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a19      	ldr	r2, [pc, #100]	@ (8003de0 <HAL_DMA_IRQHandler+0x1ec>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d004      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x194>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a18      	ldr	r2, [pc, #96]	@ (8003de4 <HAL_DMA_IRQHandler+0x1f0>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d12f      	bne.n	8003de8 <HAL_DMA_IRQHandler+0x1f4>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0304 	and.w	r3, r3, #4
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	bf14      	ite	ne
 8003d96:	2301      	movne	r3, #1
 8003d98:	2300      	moveq	r3, #0
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	e02e      	b.n	8003dfc <HAL_DMA_IRQHandler+0x208>
 8003d9e:	bf00      	nop
 8003da0:	24000000 	.word	0x24000000
 8003da4:	1b4e81b5 	.word	0x1b4e81b5
 8003da8:	40020010 	.word	0x40020010
 8003dac:	40020028 	.word	0x40020028
 8003db0:	40020040 	.word	0x40020040
 8003db4:	40020058 	.word	0x40020058
 8003db8:	40020070 	.word	0x40020070
 8003dbc:	40020088 	.word	0x40020088
 8003dc0:	400200a0 	.word	0x400200a0
 8003dc4:	400200b8 	.word	0x400200b8
 8003dc8:	40020410 	.word	0x40020410
 8003dcc:	40020428 	.word	0x40020428
 8003dd0:	40020440 	.word	0x40020440
 8003dd4:	40020458 	.word	0x40020458
 8003dd8:	40020470 	.word	0x40020470
 8003ddc:	40020488 	.word	0x40020488
 8003de0:	400204a0 	.word	0x400204a0
 8003de4:	400204b8 	.word	0x400204b8
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0308 	and.w	r3, r3, #8
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	bf14      	ite	ne
 8003df6:	2301      	movne	r3, #1
 8003df8:	2300      	moveq	r3, #0
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d015      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 0204 	bic.w	r2, r2, #4
 8003e0e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e14:	f003 031f 	and.w	r3, r3, #31
 8003e18:	2208      	movs	r2, #8
 8003e1a:	409a      	lsls	r2, r3
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e24:	f043 0201 	orr.w	r2, r3, #1
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e30:	f003 031f 	and.w	r3, r3, #31
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	fa22 f303 	lsr.w	r3, r2, r3
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d06e      	beq.n	8003f20 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a69      	ldr	r2, [pc, #420]	@ (8003fec <HAL_DMA_IRQHandler+0x3f8>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d04a      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a67      	ldr	r2, [pc, #412]	@ (8003ff0 <HAL_DMA_IRQHandler+0x3fc>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d045      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a66      	ldr	r2, [pc, #408]	@ (8003ff4 <HAL_DMA_IRQHandler+0x400>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d040      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a64      	ldr	r2, [pc, #400]	@ (8003ff8 <HAL_DMA_IRQHandler+0x404>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d03b      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a63      	ldr	r2, [pc, #396]	@ (8003ffc <HAL_DMA_IRQHandler+0x408>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d036      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a61      	ldr	r2, [pc, #388]	@ (8004000 <HAL_DMA_IRQHandler+0x40c>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d031      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a60      	ldr	r2, [pc, #384]	@ (8004004 <HAL_DMA_IRQHandler+0x410>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d02c      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a5e      	ldr	r2, [pc, #376]	@ (8004008 <HAL_DMA_IRQHandler+0x414>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d027      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a5d      	ldr	r2, [pc, #372]	@ (800400c <HAL_DMA_IRQHandler+0x418>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d022      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a5b      	ldr	r2, [pc, #364]	@ (8004010 <HAL_DMA_IRQHandler+0x41c>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d01d      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a5a      	ldr	r2, [pc, #360]	@ (8004014 <HAL_DMA_IRQHandler+0x420>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d018      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a58      	ldr	r2, [pc, #352]	@ (8004018 <HAL_DMA_IRQHandler+0x424>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d013      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a57      	ldr	r2, [pc, #348]	@ (800401c <HAL_DMA_IRQHandler+0x428>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d00e      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a55      	ldr	r2, [pc, #340]	@ (8004020 <HAL_DMA_IRQHandler+0x42c>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d009      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a54      	ldr	r2, [pc, #336]	@ (8004024 <HAL_DMA_IRQHandler+0x430>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d004      	beq.n	8003ee2 <HAL_DMA_IRQHandler+0x2ee>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a52      	ldr	r2, [pc, #328]	@ (8004028 <HAL_DMA_IRQHandler+0x434>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d10a      	bne.n	8003ef8 <HAL_DMA_IRQHandler+0x304>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	695b      	ldr	r3, [r3, #20]
 8003ee8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	bf14      	ite	ne
 8003ef0:	2301      	movne	r3, #1
 8003ef2:	2300      	moveq	r3, #0
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	e003      	b.n	8003f00 <HAL_DMA_IRQHandler+0x30c>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2300      	movs	r3, #0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00d      	beq.n	8003f20 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f08:	f003 031f 	and.w	r3, r3, #31
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	409a      	lsls	r2, r3
 8003f10:	6a3b      	ldr	r3, [r7, #32]
 8003f12:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f18:	f043 0202 	orr.w	r2, r3, #2
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f24:	f003 031f 	and.w	r3, r3, #31
 8003f28:	2204      	movs	r2, #4
 8003f2a:	409a      	lsls	r2, r3
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 808f 	beq.w	8004054 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a2c      	ldr	r2, [pc, #176]	@ (8003fec <HAL_DMA_IRQHandler+0x3f8>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d04a      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a2a      	ldr	r2, [pc, #168]	@ (8003ff0 <HAL_DMA_IRQHandler+0x3fc>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d045      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a29      	ldr	r2, [pc, #164]	@ (8003ff4 <HAL_DMA_IRQHandler+0x400>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d040      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a27      	ldr	r2, [pc, #156]	@ (8003ff8 <HAL_DMA_IRQHandler+0x404>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d03b      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a26      	ldr	r2, [pc, #152]	@ (8003ffc <HAL_DMA_IRQHandler+0x408>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d036      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a24      	ldr	r2, [pc, #144]	@ (8004000 <HAL_DMA_IRQHandler+0x40c>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d031      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a23      	ldr	r2, [pc, #140]	@ (8004004 <HAL_DMA_IRQHandler+0x410>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d02c      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a21      	ldr	r2, [pc, #132]	@ (8004008 <HAL_DMA_IRQHandler+0x414>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d027      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a20      	ldr	r2, [pc, #128]	@ (800400c <HAL_DMA_IRQHandler+0x418>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d022      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a1e      	ldr	r2, [pc, #120]	@ (8004010 <HAL_DMA_IRQHandler+0x41c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d01d      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a1d      	ldr	r2, [pc, #116]	@ (8004014 <HAL_DMA_IRQHandler+0x420>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d018      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8004018 <HAL_DMA_IRQHandler+0x424>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d013      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a1a      	ldr	r2, [pc, #104]	@ (800401c <HAL_DMA_IRQHandler+0x428>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d00e      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a18      	ldr	r2, [pc, #96]	@ (8004020 <HAL_DMA_IRQHandler+0x42c>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d009      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a17      	ldr	r2, [pc, #92]	@ (8004024 <HAL_DMA_IRQHandler+0x430>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d004      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x3e2>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a15      	ldr	r2, [pc, #84]	@ (8004028 <HAL_DMA_IRQHandler+0x434>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d12a      	bne.n	800402c <HAL_DMA_IRQHandler+0x438>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	bf14      	ite	ne
 8003fe4:	2301      	movne	r3, #1
 8003fe6:	2300      	moveq	r3, #0
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	e023      	b.n	8004034 <HAL_DMA_IRQHandler+0x440>
 8003fec:	40020010 	.word	0x40020010
 8003ff0:	40020028 	.word	0x40020028
 8003ff4:	40020040 	.word	0x40020040
 8003ff8:	40020058 	.word	0x40020058
 8003ffc:	40020070 	.word	0x40020070
 8004000:	40020088 	.word	0x40020088
 8004004:	400200a0 	.word	0x400200a0
 8004008:	400200b8 	.word	0x400200b8
 800400c:	40020410 	.word	0x40020410
 8004010:	40020428 	.word	0x40020428
 8004014:	40020440 	.word	0x40020440
 8004018:	40020458 	.word	0x40020458
 800401c:	40020470 	.word	0x40020470
 8004020:	40020488 	.word	0x40020488
 8004024:	400204a0 	.word	0x400204a0
 8004028:	400204b8 	.word	0x400204b8
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2300      	movs	r3, #0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00d      	beq.n	8004054 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800403c:	f003 031f 	and.w	r3, r3, #31
 8004040:	2204      	movs	r2, #4
 8004042:	409a      	lsls	r2, r3
 8004044:	6a3b      	ldr	r3, [r7, #32]
 8004046:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404c:	f043 0204 	orr.w	r2, r3, #4
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004058:	f003 031f 	and.w	r3, r3, #31
 800405c:	2210      	movs	r2, #16
 800405e:	409a      	lsls	r2, r3
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	4013      	ands	r3, r2
 8004064:	2b00      	cmp	r3, #0
 8004066:	f000 80a6 	beq.w	80041b6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a85      	ldr	r2, [pc, #532]	@ (8004284 <HAL_DMA_IRQHandler+0x690>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d04a      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a83      	ldr	r2, [pc, #524]	@ (8004288 <HAL_DMA_IRQHandler+0x694>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d045      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a82      	ldr	r2, [pc, #520]	@ (800428c <HAL_DMA_IRQHandler+0x698>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d040      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a80      	ldr	r2, [pc, #512]	@ (8004290 <HAL_DMA_IRQHandler+0x69c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d03b      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a7f      	ldr	r2, [pc, #508]	@ (8004294 <HAL_DMA_IRQHandler+0x6a0>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d036      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a7d      	ldr	r2, [pc, #500]	@ (8004298 <HAL_DMA_IRQHandler+0x6a4>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d031      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a7c      	ldr	r2, [pc, #496]	@ (800429c <HAL_DMA_IRQHandler+0x6a8>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d02c      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a7a      	ldr	r2, [pc, #488]	@ (80042a0 <HAL_DMA_IRQHandler+0x6ac>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d027      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a79      	ldr	r2, [pc, #484]	@ (80042a4 <HAL_DMA_IRQHandler+0x6b0>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d022      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a77      	ldr	r2, [pc, #476]	@ (80042a8 <HAL_DMA_IRQHandler+0x6b4>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d01d      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a76      	ldr	r2, [pc, #472]	@ (80042ac <HAL_DMA_IRQHandler+0x6b8>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d018      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a74      	ldr	r2, [pc, #464]	@ (80042b0 <HAL_DMA_IRQHandler+0x6bc>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d013      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a73      	ldr	r2, [pc, #460]	@ (80042b4 <HAL_DMA_IRQHandler+0x6c0>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d00e      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a71      	ldr	r2, [pc, #452]	@ (80042b8 <HAL_DMA_IRQHandler+0x6c4>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d009      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a70      	ldr	r2, [pc, #448]	@ (80042bc <HAL_DMA_IRQHandler+0x6c8>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d004      	beq.n	800410a <HAL_DMA_IRQHandler+0x516>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a6e      	ldr	r2, [pc, #440]	@ (80042c0 <HAL_DMA_IRQHandler+0x6cc>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d10a      	bne.n	8004120 <HAL_DMA_IRQHandler+0x52c>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0308 	and.w	r3, r3, #8
 8004114:	2b00      	cmp	r3, #0
 8004116:	bf14      	ite	ne
 8004118:	2301      	movne	r3, #1
 800411a:	2300      	moveq	r3, #0
 800411c:	b2db      	uxtb	r3, r3
 800411e:	e009      	b.n	8004134 <HAL_DMA_IRQHandler+0x540>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0304 	and.w	r3, r3, #4
 800412a:	2b00      	cmp	r3, #0
 800412c:	bf14      	ite	ne
 800412e:	2301      	movne	r3, #1
 8004130:	2300      	moveq	r3, #0
 8004132:	b2db      	uxtb	r3, r3
 8004134:	2b00      	cmp	r3, #0
 8004136:	d03e      	beq.n	80041b6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413c:	f003 031f 	and.w	r3, r3, #31
 8004140:	2210      	movs	r2, #16
 8004142:	409a      	lsls	r2, r3
 8004144:	6a3b      	ldr	r3, [r7, #32]
 8004146:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d018      	beq.n	8004188 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d108      	bne.n	8004176 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004168:	2b00      	cmp	r3, #0
 800416a:	d024      	beq.n	80041b6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	4798      	blx	r3
 8004174:	e01f      	b.n	80041b6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800417a:	2b00      	cmp	r3, #0
 800417c:	d01b      	beq.n	80041b6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	4798      	blx	r3
 8004186:	e016      	b.n	80041b6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004192:	2b00      	cmp	r3, #0
 8004194:	d107      	bne.n	80041a6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0208 	bic.w	r2, r2, #8
 80041a4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ba:	f003 031f 	and.w	r3, r3, #31
 80041be:	2220      	movs	r2, #32
 80041c0:	409a      	lsls	r2, r3
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	4013      	ands	r3, r2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f000 8110 	beq.w	80043ec <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a2c      	ldr	r2, [pc, #176]	@ (8004284 <HAL_DMA_IRQHandler+0x690>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d04a      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a2b      	ldr	r2, [pc, #172]	@ (8004288 <HAL_DMA_IRQHandler+0x694>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d045      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a29      	ldr	r2, [pc, #164]	@ (800428c <HAL_DMA_IRQHandler+0x698>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d040      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a28      	ldr	r2, [pc, #160]	@ (8004290 <HAL_DMA_IRQHandler+0x69c>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d03b      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a26      	ldr	r2, [pc, #152]	@ (8004294 <HAL_DMA_IRQHandler+0x6a0>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d036      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a25      	ldr	r2, [pc, #148]	@ (8004298 <HAL_DMA_IRQHandler+0x6a4>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d031      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a23      	ldr	r2, [pc, #140]	@ (800429c <HAL_DMA_IRQHandler+0x6a8>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d02c      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a22      	ldr	r2, [pc, #136]	@ (80042a0 <HAL_DMA_IRQHandler+0x6ac>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d027      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a20      	ldr	r2, [pc, #128]	@ (80042a4 <HAL_DMA_IRQHandler+0x6b0>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d022      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a1f      	ldr	r2, [pc, #124]	@ (80042a8 <HAL_DMA_IRQHandler+0x6b4>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d01d      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a1d      	ldr	r2, [pc, #116]	@ (80042ac <HAL_DMA_IRQHandler+0x6b8>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d018      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a1c      	ldr	r2, [pc, #112]	@ (80042b0 <HAL_DMA_IRQHandler+0x6bc>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d013      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a1a      	ldr	r2, [pc, #104]	@ (80042b4 <HAL_DMA_IRQHandler+0x6c0>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d00e      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a19      	ldr	r2, [pc, #100]	@ (80042b8 <HAL_DMA_IRQHandler+0x6c4>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d009      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a17      	ldr	r2, [pc, #92]	@ (80042bc <HAL_DMA_IRQHandler+0x6c8>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d004      	beq.n	800426c <HAL_DMA_IRQHandler+0x678>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a16      	ldr	r2, [pc, #88]	@ (80042c0 <HAL_DMA_IRQHandler+0x6cc>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d12b      	bne.n	80042c4 <HAL_DMA_IRQHandler+0x6d0>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0310 	and.w	r3, r3, #16
 8004276:	2b00      	cmp	r3, #0
 8004278:	bf14      	ite	ne
 800427a:	2301      	movne	r3, #1
 800427c:	2300      	moveq	r3, #0
 800427e:	b2db      	uxtb	r3, r3
 8004280:	e02a      	b.n	80042d8 <HAL_DMA_IRQHandler+0x6e4>
 8004282:	bf00      	nop
 8004284:	40020010 	.word	0x40020010
 8004288:	40020028 	.word	0x40020028
 800428c:	40020040 	.word	0x40020040
 8004290:	40020058 	.word	0x40020058
 8004294:	40020070 	.word	0x40020070
 8004298:	40020088 	.word	0x40020088
 800429c:	400200a0 	.word	0x400200a0
 80042a0:	400200b8 	.word	0x400200b8
 80042a4:	40020410 	.word	0x40020410
 80042a8:	40020428 	.word	0x40020428
 80042ac:	40020440 	.word	0x40020440
 80042b0:	40020458 	.word	0x40020458
 80042b4:	40020470 	.word	0x40020470
 80042b8:	40020488 	.word	0x40020488
 80042bc:	400204a0 	.word	0x400204a0
 80042c0:	400204b8 	.word	0x400204b8
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	bf14      	ite	ne
 80042d2:	2301      	movne	r3, #1
 80042d4:	2300      	moveq	r3, #0
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 8087 	beq.w	80043ec <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042e2:	f003 031f 	and.w	r3, r3, #31
 80042e6:	2220      	movs	r2, #32
 80042e8:	409a      	lsls	r2, r3
 80042ea:	6a3b      	ldr	r3, [r7, #32]
 80042ec:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b04      	cmp	r3, #4
 80042f8:	d139      	bne.n	800436e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f022 0216 	bic.w	r2, r2, #22
 8004308:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	695a      	ldr	r2, [r3, #20]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004318:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431e:	2b00      	cmp	r3, #0
 8004320:	d103      	bne.n	800432a <HAL_DMA_IRQHandler+0x736>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004326:	2b00      	cmp	r3, #0
 8004328:	d007      	beq.n	800433a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0208 	bic.w	r2, r2, #8
 8004338:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433e:	f003 031f 	and.w	r3, r3, #31
 8004342:	223f      	movs	r2, #63	@ 0x3f
 8004344:	409a      	lsls	r2, r3
 8004346:	6a3b      	ldr	r3, [r7, #32]
 8004348:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800435e:	2b00      	cmp	r3, #0
 8004360:	f000 834a 	beq.w	80049f8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	4798      	blx	r3
          }
          return;
 800436c:	e344      	b.n	80049f8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d018      	beq.n	80043ae <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d108      	bne.n	800439c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800438e:	2b00      	cmp	r3, #0
 8004390:	d02c      	beq.n	80043ec <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	4798      	blx	r3
 800439a:	e027      	b.n	80043ec <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d023      	beq.n	80043ec <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	4798      	blx	r3
 80043ac:	e01e      	b.n	80043ec <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10f      	bne.n	80043dc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f022 0210 	bic.w	r2, r2, #16
 80043ca:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d003      	beq.n	80043ec <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f000 8306 	beq.w	8004a02 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f000 8088 	beq.w	8004514 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2204      	movs	r2, #4
 8004408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a7a      	ldr	r2, [pc, #488]	@ (80045fc <HAL_DMA_IRQHandler+0xa08>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d04a      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a79      	ldr	r2, [pc, #484]	@ (8004600 <HAL_DMA_IRQHandler+0xa0c>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d045      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a77      	ldr	r2, [pc, #476]	@ (8004604 <HAL_DMA_IRQHandler+0xa10>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d040      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a76      	ldr	r2, [pc, #472]	@ (8004608 <HAL_DMA_IRQHandler+0xa14>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d03b      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a74      	ldr	r2, [pc, #464]	@ (800460c <HAL_DMA_IRQHandler+0xa18>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d036      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a73      	ldr	r2, [pc, #460]	@ (8004610 <HAL_DMA_IRQHandler+0xa1c>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d031      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a71      	ldr	r2, [pc, #452]	@ (8004614 <HAL_DMA_IRQHandler+0xa20>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d02c      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a70      	ldr	r2, [pc, #448]	@ (8004618 <HAL_DMA_IRQHandler+0xa24>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d027      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a6e      	ldr	r2, [pc, #440]	@ (800461c <HAL_DMA_IRQHandler+0xa28>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d022      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a6d      	ldr	r2, [pc, #436]	@ (8004620 <HAL_DMA_IRQHandler+0xa2c>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d01d      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a6b      	ldr	r2, [pc, #428]	@ (8004624 <HAL_DMA_IRQHandler+0xa30>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d018      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a6a      	ldr	r2, [pc, #424]	@ (8004628 <HAL_DMA_IRQHandler+0xa34>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d013      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a68      	ldr	r2, [pc, #416]	@ (800462c <HAL_DMA_IRQHandler+0xa38>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d00e      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a67      	ldr	r2, [pc, #412]	@ (8004630 <HAL_DMA_IRQHandler+0xa3c>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d009      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a65      	ldr	r2, [pc, #404]	@ (8004634 <HAL_DMA_IRQHandler+0xa40>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d004      	beq.n	80044ac <HAL_DMA_IRQHandler+0x8b8>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a64      	ldr	r2, [pc, #400]	@ (8004638 <HAL_DMA_IRQHandler+0xa44>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d108      	bne.n	80044be <HAL_DMA_IRQHandler+0x8ca>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0201 	bic.w	r2, r2, #1
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	e007      	b.n	80044ce <HAL_DMA_IRQHandler+0x8da>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f022 0201 	bic.w	r2, r2, #1
 80044cc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	3301      	adds	r3, #1
 80044d2:	60fb      	str	r3, [r7, #12]
 80044d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d307      	bcc.n	80044ea <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1f2      	bne.n	80044ce <HAL_DMA_IRQHandler+0x8da>
 80044e8:	e000      	b.n	80044ec <HAL_DMA_IRQHandler+0x8f8>
            break;
 80044ea:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d004      	beq.n	8004504 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2203      	movs	r2, #3
 80044fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004502:	e003      	b.n	800450c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004518:	2b00      	cmp	r3, #0
 800451a:	f000 8272 	beq.w	8004a02 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	4798      	blx	r3
 8004526:	e26c      	b.n	8004a02 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a43      	ldr	r2, [pc, #268]	@ (800463c <HAL_DMA_IRQHandler+0xa48>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d022      	beq.n	8004578 <HAL_DMA_IRQHandler+0x984>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a42      	ldr	r2, [pc, #264]	@ (8004640 <HAL_DMA_IRQHandler+0xa4c>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d01d      	beq.n	8004578 <HAL_DMA_IRQHandler+0x984>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a40      	ldr	r2, [pc, #256]	@ (8004644 <HAL_DMA_IRQHandler+0xa50>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d018      	beq.n	8004578 <HAL_DMA_IRQHandler+0x984>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a3f      	ldr	r2, [pc, #252]	@ (8004648 <HAL_DMA_IRQHandler+0xa54>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d013      	beq.n	8004578 <HAL_DMA_IRQHandler+0x984>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a3d      	ldr	r2, [pc, #244]	@ (800464c <HAL_DMA_IRQHandler+0xa58>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d00e      	beq.n	8004578 <HAL_DMA_IRQHandler+0x984>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a3c      	ldr	r2, [pc, #240]	@ (8004650 <HAL_DMA_IRQHandler+0xa5c>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d009      	beq.n	8004578 <HAL_DMA_IRQHandler+0x984>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a3a      	ldr	r2, [pc, #232]	@ (8004654 <HAL_DMA_IRQHandler+0xa60>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d004      	beq.n	8004578 <HAL_DMA_IRQHandler+0x984>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a39      	ldr	r2, [pc, #228]	@ (8004658 <HAL_DMA_IRQHandler+0xa64>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d101      	bne.n	800457c <HAL_DMA_IRQHandler+0x988>
 8004578:	2301      	movs	r3, #1
 800457a:	e000      	b.n	800457e <HAL_DMA_IRQHandler+0x98a>
 800457c:	2300      	movs	r3, #0
 800457e:	2b00      	cmp	r3, #0
 8004580:	f000 823f 	beq.w	8004a02 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004590:	f003 031f 	and.w	r3, r3, #31
 8004594:	2204      	movs	r2, #4
 8004596:	409a      	lsls	r2, r3
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	4013      	ands	r3, r2
 800459c:	2b00      	cmp	r3, #0
 800459e:	f000 80cd 	beq.w	800473c <HAL_DMA_IRQHandler+0xb48>
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	f003 0304 	and.w	r3, r3, #4
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f000 80c7 	beq.w	800473c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045b2:	f003 031f 	and.w	r3, r3, #31
 80045b6:	2204      	movs	r2, #4
 80045b8:	409a      	lsls	r2, r3
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d049      	beq.n	800465c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d109      	bne.n	80045e6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f000 8210 	beq.w	80049fc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045e4:	e20a      	b.n	80049fc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 8206 	beq.w	80049fc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045f8:	e200      	b.n	80049fc <HAL_DMA_IRQHandler+0xe08>
 80045fa:	bf00      	nop
 80045fc:	40020010 	.word	0x40020010
 8004600:	40020028 	.word	0x40020028
 8004604:	40020040 	.word	0x40020040
 8004608:	40020058 	.word	0x40020058
 800460c:	40020070 	.word	0x40020070
 8004610:	40020088 	.word	0x40020088
 8004614:	400200a0 	.word	0x400200a0
 8004618:	400200b8 	.word	0x400200b8
 800461c:	40020410 	.word	0x40020410
 8004620:	40020428 	.word	0x40020428
 8004624:	40020440 	.word	0x40020440
 8004628:	40020458 	.word	0x40020458
 800462c:	40020470 	.word	0x40020470
 8004630:	40020488 	.word	0x40020488
 8004634:	400204a0 	.word	0x400204a0
 8004638:	400204b8 	.word	0x400204b8
 800463c:	58025408 	.word	0x58025408
 8004640:	5802541c 	.word	0x5802541c
 8004644:	58025430 	.word	0x58025430
 8004648:	58025444 	.word	0x58025444
 800464c:	58025458 	.word	0x58025458
 8004650:	5802546c 	.word	0x5802546c
 8004654:	58025480 	.word	0x58025480
 8004658:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	f003 0320 	and.w	r3, r3, #32
 8004662:	2b00      	cmp	r3, #0
 8004664:	d160      	bne.n	8004728 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a7f      	ldr	r2, [pc, #508]	@ (8004868 <HAL_DMA_IRQHandler+0xc74>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d04a      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a7d      	ldr	r2, [pc, #500]	@ (800486c <HAL_DMA_IRQHandler+0xc78>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d045      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a7c      	ldr	r2, [pc, #496]	@ (8004870 <HAL_DMA_IRQHandler+0xc7c>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d040      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a7a      	ldr	r2, [pc, #488]	@ (8004874 <HAL_DMA_IRQHandler+0xc80>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d03b      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a79      	ldr	r2, [pc, #484]	@ (8004878 <HAL_DMA_IRQHandler+0xc84>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d036      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a77      	ldr	r2, [pc, #476]	@ (800487c <HAL_DMA_IRQHandler+0xc88>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d031      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a76      	ldr	r2, [pc, #472]	@ (8004880 <HAL_DMA_IRQHandler+0xc8c>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d02c      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a74      	ldr	r2, [pc, #464]	@ (8004884 <HAL_DMA_IRQHandler+0xc90>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d027      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a73      	ldr	r2, [pc, #460]	@ (8004888 <HAL_DMA_IRQHandler+0xc94>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d022      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a71      	ldr	r2, [pc, #452]	@ (800488c <HAL_DMA_IRQHandler+0xc98>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d01d      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a70      	ldr	r2, [pc, #448]	@ (8004890 <HAL_DMA_IRQHandler+0xc9c>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d018      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a6e      	ldr	r2, [pc, #440]	@ (8004894 <HAL_DMA_IRQHandler+0xca0>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d013      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a6d      	ldr	r2, [pc, #436]	@ (8004898 <HAL_DMA_IRQHandler+0xca4>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d00e      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a6b      	ldr	r2, [pc, #428]	@ (800489c <HAL_DMA_IRQHandler+0xca8>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d009      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a6a      	ldr	r2, [pc, #424]	@ (80048a0 <HAL_DMA_IRQHandler+0xcac>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d004      	beq.n	8004706 <HAL_DMA_IRQHandler+0xb12>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a68      	ldr	r2, [pc, #416]	@ (80048a4 <HAL_DMA_IRQHandler+0xcb0>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d108      	bne.n	8004718 <HAL_DMA_IRQHandler+0xb24>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f022 0208 	bic.w	r2, r2, #8
 8004714:	601a      	str	r2, [r3, #0]
 8004716:	e007      	b.n	8004728 <HAL_DMA_IRQHandler+0xb34>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f022 0204 	bic.w	r2, r2, #4
 8004726:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472c:	2b00      	cmp	r3, #0
 800472e:	f000 8165 	beq.w	80049fc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800473a:	e15f      	b.n	80049fc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004740:	f003 031f 	and.w	r3, r3, #31
 8004744:	2202      	movs	r2, #2
 8004746:	409a      	lsls	r2, r3
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	4013      	ands	r3, r2
 800474c:	2b00      	cmp	r3, #0
 800474e:	f000 80c5 	beq.w	80048dc <HAL_DMA_IRQHandler+0xce8>
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b00      	cmp	r3, #0
 800475a:	f000 80bf 	beq.w	80048dc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004762:	f003 031f 	and.w	r3, r3, #31
 8004766:	2202      	movs	r2, #2
 8004768:	409a      	lsls	r2, r3
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d018      	beq.n	80047aa <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d109      	bne.n	8004796 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004786:	2b00      	cmp	r3, #0
 8004788:	f000 813a 	beq.w	8004a00 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004794:	e134      	b.n	8004a00 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800479a:	2b00      	cmp	r3, #0
 800479c:	f000 8130 	beq.w	8004a00 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047a8:	e12a      	b.n	8004a00 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	f003 0320 	and.w	r3, r3, #32
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f040 8089 	bne.w	80048c8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a2b      	ldr	r2, [pc, #172]	@ (8004868 <HAL_DMA_IRQHandler+0xc74>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d04a      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a29      	ldr	r2, [pc, #164]	@ (800486c <HAL_DMA_IRQHandler+0xc78>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d045      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a28      	ldr	r2, [pc, #160]	@ (8004870 <HAL_DMA_IRQHandler+0xc7c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d040      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a26      	ldr	r2, [pc, #152]	@ (8004874 <HAL_DMA_IRQHandler+0xc80>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d03b      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a25      	ldr	r2, [pc, #148]	@ (8004878 <HAL_DMA_IRQHandler+0xc84>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d036      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a23      	ldr	r2, [pc, #140]	@ (800487c <HAL_DMA_IRQHandler+0xc88>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d031      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a22      	ldr	r2, [pc, #136]	@ (8004880 <HAL_DMA_IRQHandler+0xc8c>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d02c      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a20      	ldr	r2, [pc, #128]	@ (8004884 <HAL_DMA_IRQHandler+0xc90>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d027      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a1f      	ldr	r2, [pc, #124]	@ (8004888 <HAL_DMA_IRQHandler+0xc94>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d022      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a1d      	ldr	r2, [pc, #116]	@ (800488c <HAL_DMA_IRQHandler+0xc98>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d01d      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a1c      	ldr	r2, [pc, #112]	@ (8004890 <HAL_DMA_IRQHandler+0xc9c>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d018      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a1a      	ldr	r2, [pc, #104]	@ (8004894 <HAL_DMA_IRQHandler+0xca0>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d013      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a19      	ldr	r2, [pc, #100]	@ (8004898 <HAL_DMA_IRQHandler+0xca4>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d00e      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a17      	ldr	r2, [pc, #92]	@ (800489c <HAL_DMA_IRQHandler+0xca8>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d009      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a16      	ldr	r2, [pc, #88]	@ (80048a0 <HAL_DMA_IRQHandler+0xcac>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d004      	beq.n	8004856 <HAL_DMA_IRQHandler+0xc62>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a14      	ldr	r2, [pc, #80]	@ (80048a4 <HAL_DMA_IRQHandler+0xcb0>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d128      	bne.n	80048a8 <HAL_DMA_IRQHandler+0xcb4>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f022 0214 	bic.w	r2, r2, #20
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	e027      	b.n	80048b8 <HAL_DMA_IRQHandler+0xcc4>
 8004868:	40020010 	.word	0x40020010
 800486c:	40020028 	.word	0x40020028
 8004870:	40020040 	.word	0x40020040
 8004874:	40020058 	.word	0x40020058
 8004878:	40020070 	.word	0x40020070
 800487c:	40020088 	.word	0x40020088
 8004880:	400200a0 	.word	0x400200a0
 8004884:	400200b8 	.word	0x400200b8
 8004888:	40020410 	.word	0x40020410
 800488c:	40020428 	.word	0x40020428
 8004890:	40020440 	.word	0x40020440
 8004894:	40020458 	.word	0x40020458
 8004898:	40020470 	.word	0x40020470
 800489c:	40020488 	.word	0x40020488
 80048a0:	400204a0 	.word	0x400204a0
 80048a4:	400204b8 	.word	0x400204b8
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 020a 	bic.w	r2, r2, #10
 80048b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 8097 	beq.w	8004a00 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80048da:	e091      	b.n	8004a00 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048e0:	f003 031f 	and.w	r3, r3, #31
 80048e4:	2208      	movs	r2, #8
 80048e6:	409a      	lsls	r2, r3
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	4013      	ands	r3, r2
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f000 8088 	beq.w	8004a02 <HAL_DMA_IRQHandler+0xe0e>
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	f003 0308 	and.w	r3, r3, #8
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 8082 	beq.w	8004a02 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a41      	ldr	r2, [pc, #260]	@ (8004a08 <HAL_DMA_IRQHandler+0xe14>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d04a      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a3f      	ldr	r2, [pc, #252]	@ (8004a0c <HAL_DMA_IRQHandler+0xe18>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d045      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a3e      	ldr	r2, [pc, #248]	@ (8004a10 <HAL_DMA_IRQHandler+0xe1c>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d040      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a3c      	ldr	r2, [pc, #240]	@ (8004a14 <HAL_DMA_IRQHandler+0xe20>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d03b      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a3b      	ldr	r2, [pc, #236]	@ (8004a18 <HAL_DMA_IRQHandler+0xe24>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d036      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a39      	ldr	r2, [pc, #228]	@ (8004a1c <HAL_DMA_IRQHandler+0xe28>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d031      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a38      	ldr	r2, [pc, #224]	@ (8004a20 <HAL_DMA_IRQHandler+0xe2c>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d02c      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a36      	ldr	r2, [pc, #216]	@ (8004a24 <HAL_DMA_IRQHandler+0xe30>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d027      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a35      	ldr	r2, [pc, #212]	@ (8004a28 <HAL_DMA_IRQHandler+0xe34>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d022      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a33      	ldr	r2, [pc, #204]	@ (8004a2c <HAL_DMA_IRQHandler+0xe38>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d01d      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a32      	ldr	r2, [pc, #200]	@ (8004a30 <HAL_DMA_IRQHandler+0xe3c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d018      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a30      	ldr	r2, [pc, #192]	@ (8004a34 <HAL_DMA_IRQHandler+0xe40>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d013      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a2f      	ldr	r2, [pc, #188]	@ (8004a38 <HAL_DMA_IRQHandler+0xe44>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d00e      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a2d      	ldr	r2, [pc, #180]	@ (8004a3c <HAL_DMA_IRQHandler+0xe48>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d009      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a2c      	ldr	r2, [pc, #176]	@ (8004a40 <HAL_DMA_IRQHandler+0xe4c>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d004      	beq.n	800499e <HAL_DMA_IRQHandler+0xdaa>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a2a      	ldr	r2, [pc, #168]	@ (8004a44 <HAL_DMA_IRQHandler+0xe50>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d108      	bne.n	80049b0 <HAL_DMA_IRQHandler+0xdbc>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 021c 	bic.w	r2, r2, #28
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	e007      	b.n	80049c0 <HAL_DMA_IRQHandler+0xdcc>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f022 020e 	bic.w	r2, r2, #14
 80049be:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c4:	f003 031f 	and.w	r3, r3, #31
 80049c8:	2201      	movs	r2, #1
 80049ca:	409a      	lsls	r2, r3
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d009      	beq.n	8004a02 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	4798      	blx	r3
 80049f6:	e004      	b.n	8004a02 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80049f8:	bf00      	nop
 80049fa:	e002      	b.n	8004a02 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049fc:	bf00      	nop
 80049fe:	e000      	b.n	8004a02 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a00:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004a02:	3728      	adds	r7, #40	@ 0x28
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	40020010 	.word	0x40020010
 8004a0c:	40020028 	.word	0x40020028
 8004a10:	40020040 	.word	0x40020040
 8004a14:	40020058 	.word	0x40020058
 8004a18:	40020070 	.word	0x40020070
 8004a1c:	40020088 	.word	0x40020088
 8004a20:	400200a0 	.word	0x400200a0
 8004a24:	400200b8 	.word	0x400200b8
 8004a28:	40020410 	.word	0x40020410
 8004a2c:	40020428 	.word	0x40020428
 8004a30:	40020440 	.word	0x40020440
 8004a34:	40020458 	.word	0x40020458
 8004a38:	40020470 	.word	0x40020470
 8004a3c:	40020488 	.word	0x40020488
 8004a40:	400204a0 	.word	0x400204a0
 8004a44:	400204b8 	.word	0x400204b8

08004a48 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
 8004a54:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a5a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a60:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a7f      	ldr	r2, [pc, #508]	@ (8004c64 <DMA_SetConfig+0x21c>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d072      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a7d      	ldr	r2, [pc, #500]	@ (8004c68 <DMA_SetConfig+0x220>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d06d      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a7c      	ldr	r2, [pc, #496]	@ (8004c6c <DMA_SetConfig+0x224>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d068      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a7a      	ldr	r2, [pc, #488]	@ (8004c70 <DMA_SetConfig+0x228>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d063      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a79      	ldr	r2, [pc, #484]	@ (8004c74 <DMA_SetConfig+0x22c>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d05e      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a77      	ldr	r2, [pc, #476]	@ (8004c78 <DMA_SetConfig+0x230>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d059      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a76      	ldr	r2, [pc, #472]	@ (8004c7c <DMA_SetConfig+0x234>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d054      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a74      	ldr	r2, [pc, #464]	@ (8004c80 <DMA_SetConfig+0x238>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d04f      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a73      	ldr	r2, [pc, #460]	@ (8004c84 <DMA_SetConfig+0x23c>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d04a      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a71      	ldr	r2, [pc, #452]	@ (8004c88 <DMA_SetConfig+0x240>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d045      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a70      	ldr	r2, [pc, #448]	@ (8004c8c <DMA_SetConfig+0x244>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d040      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a6e      	ldr	r2, [pc, #440]	@ (8004c90 <DMA_SetConfig+0x248>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d03b      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a6d      	ldr	r2, [pc, #436]	@ (8004c94 <DMA_SetConfig+0x24c>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d036      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a6b      	ldr	r2, [pc, #428]	@ (8004c98 <DMA_SetConfig+0x250>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d031      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a6a      	ldr	r2, [pc, #424]	@ (8004c9c <DMA_SetConfig+0x254>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d02c      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a68      	ldr	r2, [pc, #416]	@ (8004ca0 <DMA_SetConfig+0x258>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d027      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a67      	ldr	r2, [pc, #412]	@ (8004ca4 <DMA_SetConfig+0x25c>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d022      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a65      	ldr	r2, [pc, #404]	@ (8004ca8 <DMA_SetConfig+0x260>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d01d      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a64      	ldr	r2, [pc, #400]	@ (8004cac <DMA_SetConfig+0x264>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d018      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a62      	ldr	r2, [pc, #392]	@ (8004cb0 <DMA_SetConfig+0x268>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d013      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a61      	ldr	r2, [pc, #388]	@ (8004cb4 <DMA_SetConfig+0x26c>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d00e      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a5f      	ldr	r2, [pc, #380]	@ (8004cb8 <DMA_SetConfig+0x270>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d009      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a5e      	ldr	r2, [pc, #376]	@ (8004cbc <DMA_SetConfig+0x274>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d004      	beq.n	8004b52 <DMA_SetConfig+0x10a>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a5c      	ldr	r2, [pc, #368]	@ (8004cc0 <DMA_SetConfig+0x278>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d101      	bne.n	8004b56 <DMA_SetConfig+0x10e>
 8004b52:	2301      	movs	r3, #1
 8004b54:	e000      	b.n	8004b58 <DMA_SetConfig+0x110>
 8004b56:	2300      	movs	r3, #0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00d      	beq.n	8004b78 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004b64:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d004      	beq.n	8004b78 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b76:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a39      	ldr	r2, [pc, #228]	@ (8004c64 <DMA_SetConfig+0x21c>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d04a      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a38      	ldr	r2, [pc, #224]	@ (8004c68 <DMA_SetConfig+0x220>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d045      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a36      	ldr	r2, [pc, #216]	@ (8004c6c <DMA_SetConfig+0x224>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d040      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a35      	ldr	r2, [pc, #212]	@ (8004c70 <DMA_SetConfig+0x228>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d03b      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a33      	ldr	r2, [pc, #204]	@ (8004c74 <DMA_SetConfig+0x22c>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d036      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a32      	ldr	r2, [pc, #200]	@ (8004c78 <DMA_SetConfig+0x230>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d031      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a30      	ldr	r2, [pc, #192]	@ (8004c7c <DMA_SetConfig+0x234>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d02c      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a2f      	ldr	r2, [pc, #188]	@ (8004c80 <DMA_SetConfig+0x238>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d027      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a2d      	ldr	r2, [pc, #180]	@ (8004c84 <DMA_SetConfig+0x23c>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d022      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a2c      	ldr	r2, [pc, #176]	@ (8004c88 <DMA_SetConfig+0x240>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d01d      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a2a      	ldr	r2, [pc, #168]	@ (8004c8c <DMA_SetConfig+0x244>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d018      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a29      	ldr	r2, [pc, #164]	@ (8004c90 <DMA_SetConfig+0x248>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d013      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a27      	ldr	r2, [pc, #156]	@ (8004c94 <DMA_SetConfig+0x24c>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d00e      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a26      	ldr	r2, [pc, #152]	@ (8004c98 <DMA_SetConfig+0x250>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d009      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a24      	ldr	r2, [pc, #144]	@ (8004c9c <DMA_SetConfig+0x254>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d004      	beq.n	8004c18 <DMA_SetConfig+0x1d0>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a23      	ldr	r2, [pc, #140]	@ (8004ca0 <DMA_SetConfig+0x258>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d101      	bne.n	8004c1c <DMA_SetConfig+0x1d4>
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e000      	b.n	8004c1e <DMA_SetConfig+0x1d6>
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d059      	beq.n	8004cd6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c26:	f003 031f 	and.w	r3, r3, #31
 8004c2a:	223f      	movs	r2, #63	@ 0x3f
 8004c2c:	409a      	lsls	r2, r3
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004c40:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	683a      	ldr	r2, [r7, #0]
 8004c48:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	2b40      	cmp	r3, #64	@ 0x40
 8004c50:	d138      	bne.n	8004cc4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	68ba      	ldr	r2, [r7, #8]
 8004c60:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004c62:	e086      	b.n	8004d72 <DMA_SetConfig+0x32a>
 8004c64:	40020010 	.word	0x40020010
 8004c68:	40020028 	.word	0x40020028
 8004c6c:	40020040 	.word	0x40020040
 8004c70:	40020058 	.word	0x40020058
 8004c74:	40020070 	.word	0x40020070
 8004c78:	40020088 	.word	0x40020088
 8004c7c:	400200a0 	.word	0x400200a0
 8004c80:	400200b8 	.word	0x400200b8
 8004c84:	40020410 	.word	0x40020410
 8004c88:	40020428 	.word	0x40020428
 8004c8c:	40020440 	.word	0x40020440
 8004c90:	40020458 	.word	0x40020458
 8004c94:	40020470 	.word	0x40020470
 8004c98:	40020488 	.word	0x40020488
 8004c9c:	400204a0 	.word	0x400204a0
 8004ca0:	400204b8 	.word	0x400204b8
 8004ca4:	58025408 	.word	0x58025408
 8004ca8:	5802541c 	.word	0x5802541c
 8004cac:	58025430 	.word	0x58025430
 8004cb0:	58025444 	.word	0x58025444
 8004cb4:	58025458 	.word	0x58025458
 8004cb8:	5802546c 	.word	0x5802546c
 8004cbc:	58025480 	.word	0x58025480
 8004cc0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68ba      	ldr	r2, [r7, #8]
 8004cca:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	60da      	str	r2, [r3, #12]
}
 8004cd4:	e04d      	b.n	8004d72 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a29      	ldr	r2, [pc, #164]	@ (8004d80 <DMA_SetConfig+0x338>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d022      	beq.n	8004d26 <DMA_SetConfig+0x2de>
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a27      	ldr	r2, [pc, #156]	@ (8004d84 <DMA_SetConfig+0x33c>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d01d      	beq.n	8004d26 <DMA_SetConfig+0x2de>
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a26      	ldr	r2, [pc, #152]	@ (8004d88 <DMA_SetConfig+0x340>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d018      	beq.n	8004d26 <DMA_SetConfig+0x2de>
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a24      	ldr	r2, [pc, #144]	@ (8004d8c <DMA_SetConfig+0x344>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d013      	beq.n	8004d26 <DMA_SetConfig+0x2de>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a23      	ldr	r2, [pc, #140]	@ (8004d90 <DMA_SetConfig+0x348>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d00e      	beq.n	8004d26 <DMA_SetConfig+0x2de>
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a21      	ldr	r2, [pc, #132]	@ (8004d94 <DMA_SetConfig+0x34c>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d009      	beq.n	8004d26 <DMA_SetConfig+0x2de>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a20      	ldr	r2, [pc, #128]	@ (8004d98 <DMA_SetConfig+0x350>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d004      	beq.n	8004d26 <DMA_SetConfig+0x2de>
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a1e      	ldr	r2, [pc, #120]	@ (8004d9c <DMA_SetConfig+0x354>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d101      	bne.n	8004d2a <DMA_SetConfig+0x2e2>
 8004d26:	2301      	movs	r3, #1
 8004d28:	e000      	b.n	8004d2c <DMA_SetConfig+0x2e4>
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d020      	beq.n	8004d72 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d34:	f003 031f 	and.w	r3, r3, #31
 8004d38:	2201      	movs	r2, #1
 8004d3a:	409a      	lsls	r2, r3
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	2b40      	cmp	r3, #64	@ 0x40
 8004d4e:	d108      	bne.n	8004d62 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68ba      	ldr	r2, [r7, #8]
 8004d5e:	60da      	str	r2, [r3, #12]
}
 8004d60:	e007      	b.n	8004d72 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	60da      	str	r2, [r3, #12]
}
 8004d72:	bf00      	nop
 8004d74:	371c      	adds	r7, #28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	58025408 	.word	0x58025408
 8004d84:	5802541c 	.word	0x5802541c
 8004d88:	58025430 	.word	0x58025430
 8004d8c:	58025444 	.word	0x58025444
 8004d90:	58025458 	.word	0x58025458
 8004d94:	5802546c 	.word	0x5802546c
 8004d98:	58025480 	.word	0x58025480
 8004d9c:	58025494 	.word	0x58025494

08004da0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a42      	ldr	r2, [pc, #264]	@ (8004eb8 <DMA_CalcBaseAndBitshift+0x118>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d04a      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a41      	ldr	r2, [pc, #260]	@ (8004ebc <DMA_CalcBaseAndBitshift+0x11c>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d045      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a3f      	ldr	r2, [pc, #252]	@ (8004ec0 <DMA_CalcBaseAndBitshift+0x120>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d040      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a3e      	ldr	r2, [pc, #248]	@ (8004ec4 <DMA_CalcBaseAndBitshift+0x124>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d03b      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a3c      	ldr	r2, [pc, #240]	@ (8004ec8 <DMA_CalcBaseAndBitshift+0x128>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d036      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a3b      	ldr	r2, [pc, #236]	@ (8004ecc <DMA_CalcBaseAndBitshift+0x12c>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d031      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a39      	ldr	r2, [pc, #228]	@ (8004ed0 <DMA_CalcBaseAndBitshift+0x130>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d02c      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a38      	ldr	r2, [pc, #224]	@ (8004ed4 <DMA_CalcBaseAndBitshift+0x134>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d027      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a36      	ldr	r2, [pc, #216]	@ (8004ed8 <DMA_CalcBaseAndBitshift+0x138>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d022      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a35      	ldr	r2, [pc, #212]	@ (8004edc <DMA_CalcBaseAndBitshift+0x13c>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d01d      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a33      	ldr	r2, [pc, #204]	@ (8004ee0 <DMA_CalcBaseAndBitshift+0x140>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d018      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a32      	ldr	r2, [pc, #200]	@ (8004ee4 <DMA_CalcBaseAndBitshift+0x144>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d013      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a30      	ldr	r2, [pc, #192]	@ (8004ee8 <DMA_CalcBaseAndBitshift+0x148>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d00e      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a2f      	ldr	r2, [pc, #188]	@ (8004eec <DMA_CalcBaseAndBitshift+0x14c>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d009      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a2d      	ldr	r2, [pc, #180]	@ (8004ef0 <DMA_CalcBaseAndBitshift+0x150>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d004      	beq.n	8004e48 <DMA_CalcBaseAndBitshift+0xa8>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a2c      	ldr	r2, [pc, #176]	@ (8004ef4 <DMA_CalcBaseAndBitshift+0x154>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d101      	bne.n	8004e4c <DMA_CalcBaseAndBitshift+0xac>
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e000      	b.n	8004e4e <DMA_CalcBaseAndBitshift+0xae>
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d024      	beq.n	8004e9c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	3b10      	subs	r3, #16
 8004e5a:	4a27      	ldr	r2, [pc, #156]	@ (8004ef8 <DMA_CalcBaseAndBitshift+0x158>)
 8004e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e60:	091b      	lsrs	r3, r3, #4
 8004e62:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f003 0307 	and.w	r3, r3, #7
 8004e6a:	4a24      	ldr	r2, [pc, #144]	@ (8004efc <DMA_CalcBaseAndBitshift+0x15c>)
 8004e6c:	5cd3      	ldrb	r3, [r2, r3]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2b03      	cmp	r3, #3
 8004e78:	d908      	bls.n	8004e8c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	461a      	mov	r2, r3
 8004e80:	4b1f      	ldr	r3, [pc, #124]	@ (8004f00 <DMA_CalcBaseAndBitshift+0x160>)
 8004e82:	4013      	ands	r3, r2
 8004e84:	1d1a      	adds	r2, r3, #4
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e8a:	e00d      	b.n	8004ea8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	461a      	mov	r2, r3
 8004e92:	4b1b      	ldr	r3, [pc, #108]	@ (8004f00 <DMA_CalcBaseAndBitshift+0x160>)
 8004e94:	4013      	ands	r3, r2
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e9a:	e005      	b.n	8004ea8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3714      	adds	r7, #20
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr
 8004eb8:	40020010 	.word	0x40020010
 8004ebc:	40020028 	.word	0x40020028
 8004ec0:	40020040 	.word	0x40020040
 8004ec4:	40020058 	.word	0x40020058
 8004ec8:	40020070 	.word	0x40020070
 8004ecc:	40020088 	.word	0x40020088
 8004ed0:	400200a0 	.word	0x400200a0
 8004ed4:	400200b8 	.word	0x400200b8
 8004ed8:	40020410 	.word	0x40020410
 8004edc:	40020428 	.word	0x40020428
 8004ee0:	40020440 	.word	0x40020440
 8004ee4:	40020458 	.word	0x40020458
 8004ee8:	40020470 	.word	0x40020470
 8004eec:	40020488 	.word	0x40020488
 8004ef0:	400204a0 	.word	0x400204a0
 8004ef4:	400204b8 	.word	0x400204b8
 8004ef8:	aaaaaaab 	.word	0xaaaaaaab
 8004efc:	08008cc8 	.word	0x08008cc8
 8004f00:	fffffc00 	.word	0xfffffc00

08004f04 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d120      	bne.n	8004f5a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1c:	2b03      	cmp	r3, #3
 8004f1e:	d858      	bhi.n	8004fd2 <DMA_CheckFifoParam+0xce>
 8004f20:	a201      	add	r2, pc, #4	@ (adr r2, 8004f28 <DMA_CheckFifoParam+0x24>)
 8004f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f26:	bf00      	nop
 8004f28:	08004f39 	.word	0x08004f39
 8004f2c:	08004f4b 	.word	0x08004f4b
 8004f30:	08004f39 	.word	0x08004f39
 8004f34:	08004fd3 	.word	0x08004fd3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d048      	beq.n	8004fd6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004f48:	e045      	b.n	8004fd6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004f52:	d142      	bne.n	8004fda <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004f58:	e03f      	b.n	8004fda <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f62:	d123      	bne.n	8004fac <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f68:	2b03      	cmp	r3, #3
 8004f6a:	d838      	bhi.n	8004fde <DMA_CheckFifoParam+0xda>
 8004f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f74 <DMA_CheckFifoParam+0x70>)
 8004f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f72:	bf00      	nop
 8004f74:	08004f85 	.word	0x08004f85
 8004f78:	08004f8b 	.word	0x08004f8b
 8004f7c:	08004f85 	.word	0x08004f85
 8004f80:	08004f9d 	.word	0x08004f9d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	73fb      	strb	r3, [r7, #15]
        break;
 8004f88:	e030      	b.n	8004fec <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d025      	beq.n	8004fe2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004f9a:	e022      	b.n	8004fe2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004fa4:	d11f      	bne.n	8004fe6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004faa:	e01c      	b.n	8004fe6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d902      	bls.n	8004fba <DMA_CheckFifoParam+0xb6>
 8004fb4:	2b03      	cmp	r3, #3
 8004fb6:	d003      	beq.n	8004fc0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004fb8:	e018      	b.n	8004fec <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	73fb      	strb	r3, [r7, #15]
        break;
 8004fbe:	e015      	b.n	8004fec <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00e      	beq.n	8004fea <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	73fb      	strb	r3, [r7, #15]
    break;
 8004fd0:	e00b      	b.n	8004fea <DMA_CheckFifoParam+0xe6>
        break;
 8004fd2:	bf00      	nop
 8004fd4:	e00a      	b.n	8004fec <DMA_CheckFifoParam+0xe8>
        break;
 8004fd6:	bf00      	nop
 8004fd8:	e008      	b.n	8004fec <DMA_CheckFifoParam+0xe8>
        break;
 8004fda:	bf00      	nop
 8004fdc:	e006      	b.n	8004fec <DMA_CheckFifoParam+0xe8>
        break;
 8004fde:	bf00      	nop
 8004fe0:	e004      	b.n	8004fec <DMA_CheckFifoParam+0xe8>
        break;
 8004fe2:	bf00      	nop
 8004fe4:	e002      	b.n	8004fec <DMA_CheckFifoParam+0xe8>
        break;
 8004fe6:	bf00      	nop
 8004fe8:	e000      	b.n	8004fec <DMA_CheckFifoParam+0xe8>
    break;
 8004fea:	bf00      	nop
    }
  }

  return status;
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3714      	adds	r7, #20
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop

08004ffc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a38      	ldr	r2, [pc, #224]	@ (80050f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d022      	beq.n	800505a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a36      	ldr	r2, [pc, #216]	@ (80050f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d01d      	beq.n	800505a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a35      	ldr	r2, [pc, #212]	@ (80050f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d018      	beq.n	800505a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a33      	ldr	r2, [pc, #204]	@ (80050fc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d013      	beq.n	800505a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a32      	ldr	r2, [pc, #200]	@ (8005100 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d00e      	beq.n	800505a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a30      	ldr	r2, [pc, #192]	@ (8005104 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d009      	beq.n	800505a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a2f      	ldr	r2, [pc, #188]	@ (8005108 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d004      	beq.n	800505a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a2d      	ldr	r2, [pc, #180]	@ (800510c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d101      	bne.n	800505e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800505a:	2301      	movs	r3, #1
 800505c:	e000      	b.n	8005060 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800505e:	2300      	movs	r3, #0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d01a      	beq.n	800509a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	b2db      	uxtb	r3, r3
 800506a:	3b08      	subs	r3, #8
 800506c:	4a28      	ldr	r2, [pc, #160]	@ (8005110 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800506e:	fba2 2303 	umull	r2, r3, r2, r3
 8005072:	091b      	lsrs	r3, r3, #4
 8005074:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	4b26      	ldr	r3, [pc, #152]	@ (8005114 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800507a:	4413      	add	r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	461a      	mov	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a24      	ldr	r2, [pc, #144]	@ (8005118 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005088:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f003 031f 	and.w	r3, r3, #31
 8005090:	2201      	movs	r2, #1
 8005092:	409a      	lsls	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005098:	e024      	b.n	80050e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	3b10      	subs	r3, #16
 80050a2:	4a1e      	ldr	r2, [pc, #120]	@ (800511c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80050a4:	fba2 2303 	umull	r2, r3, r2, r3
 80050a8:	091b      	lsrs	r3, r3, #4
 80050aa:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	4a1c      	ldr	r2, [pc, #112]	@ (8005120 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d806      	bhi.n	80050c2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005124 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d902      	bls.n	80050c2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	3308      	adds	r3, #8
 80050c0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	4b18      	ldr	r3, [pc, #96]	@ (8005128 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80050c6:	4413      	add	r3, r2
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	461a      	mov	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a16      	ldr	r2, [pc, #88]	@ (800512c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80050d4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f003 031f 	and.w	r3, r3, #31
 80050dc:	2201      	movs	r2, #1
 80050de:	409a      	lsls	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80050e4:	bf00      	nop
 80050e6:	3714      	adds	r7, #20
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr
 80050f0:	58025408 	.word	0x58025408
 80050f4:	5802541c 	.word	0x5802541c
 80050f8:	58025430 	.word	0x58025430
 80050fc:	58025444 	.word	0x58025444
 8005100:	58025458 	.word	0x58025458
 8005104:	5802546c 	.word	0x5802546c
 8005108:	58025480 	.word	0x58025480
 800510c:	58025494 	.word	0x58025494
 8005110:	cccccccd 	.word	0xcccccccd
 8005114:	16009600 	.word	0x16009600
 8005118:	58025880 	.word	0x58025880
 800511c:	aaaaaaab 	.word	0xaaaaaaab
 8005120:	400204b8 	.word	0x400204b8
 8005124:	4002040f 	.word	0x4002040f
 8005128:	10008200 	.word	0x10008200
 800512c:	40020880 	.word	0x40020880

08005130 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005130:	b480      	push	{r7}
 8005132:	b085      	sub	sp, #20
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	b2db      	uxtb	r3, r3
 800513e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d04a      	beq.n	80051dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2b08      	cmp	r3, #8
 800514a:	d847      	bhi.n	80051dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a25      	ldr	r2, [pc, #148]	@ (80051e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d022      	beq.n	800519c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a24      	ldr	r2, [pc, #144]	@ (80051ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d01d      	beq.n	800519c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a22      	ldr	r2, [pc, #136]	@ (80051f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d018      	beq.n	800519c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a21      	ldr	r2, [pc, #132]	@ (80051f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d013      	beq.n	800519c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a1f      	ldr	r2, [pc, #124]	@ (80051f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d00e      	beq.n	800519c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a1e      	ldr	r2, [pc, #120]	@ (80051fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d009      	beq.n	800519c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a1c      	ldr	r2, [pc, #112]	@ (8005200 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d004      	beq.n	800519c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a1b      	ldr	r2, [pc, #108]	@ (8005204 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d101      	bne.n	80051a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800519c:	2301      	movs	r3, #1
 800519e:	e000      	b.n	80051a2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80051a0:	2300      	movs	r3, #0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00a      	beq.n	80051bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	4b17      	ldr	r3, [pc, #92]	@ (8005208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80051aa:	4413      	add	r3, r2
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	461a      	mov	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a15      	ldr	r2, [pc, #84]	@ (800520c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80051b8:	671a      	str	r2, [r3, #112]	@ 0x70
 80051ba:	e009      	b.n	80051d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80051bc:	68fa      	ldr	r2, [r7, #12]
 80051be:	4b14      	ldr	r3, [pc, #80]	@ (8005210 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80051c0:	4413      	add	r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	461a      	mov	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a11      	ldr	r2, [pc, #68]	@ (8005214 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80051ce:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	3b01      	subs	r3, #1
 80051d4:	2201      	movs	r2, #1
 80051d6:	409a      	lsls	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80051dc:	bf00      	nop
 80051de:	3714      	adds	r7, #20
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr
 80051e8:	58025408 	.word	0x58025408
 80051ec:	5802541c 	.word	0x5802541c
 80051f0:	58025430 	.word	0x58025430
 80051f4:	58025444 	.word	0x58025444
 80051f8:	58025458 	.word	0x58025458
 80051fc:	5802546c 	.word	0x5802546c
 8005200:	58025480 	.word	0x58025480
 8005204:	58025494 	.word	0x58025494
 8005208:	1600963f 	.word	0x1600963f
 800520c:	58025940 	.word	0x58025940
 8005210:	1000823f 	.word	0x1000823f
 8005214:	40020940 	.word	0x40020940

08005218 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005218:	b480      	push	{r7}
 800521a:	b089      	sub	sp, #36	@ 0x24
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005222:	2300      	movs	r3, #0
 8005224:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005226:	4b86      	ldr	r3, [pc, #536]	@ (8005440 <HAL_GPIO_Init+0x228>)
 8005228:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800522a:	e18c      	b.n	8005546 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	2101      	movs	r1, #1
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	fa01 f303 	lsl.w	r3, r1, r3
 8005238:	4013      	ands	r3, r2
 800523a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	2b00      	cmp	r3, #0
 8005240:	f000 817e 	beq.w	8005540 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f003 0303 	and.w	r3, r3, #3
 800524c:	2b01      	cmp	r3, #1
 800524e:	d005      	beq.n	800525c <HAL_GPIO_Init+0x44>
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	f003 0303 	and.w	r3, r3, #3
 8005258:	2b02      	cmp	r3, #2
 800525a:	d130      	bne.n	80052be <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	2203      	movs	r2, #3
 8005268:	fa02 f303 	lsl.w	r3, r2, r3
 800526c:	43db      	mvns	r3, r3
 800526e:	69ba      	ldr	r2, [r7, #24]
 8005270:	4013      	ands	r3, r2
 8005272:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	68da      	ldr	r2, [r3, #12]
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	005b      	lsls	r3, r3, #1
 800527c:	fa02 f303 	lsl.w	r3, r2, r3
 8005280:	69ba      	ldr	r2, [r7, #24]
 8005282:	4313      	orrs	r3, r2
 8005284:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005292:	2201      	movs	r2, #1
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	fa02 f303 	lsl.w	r3, r2, r3
 800529a:	43db      	mvns	r3, r3
 800529c:	69ba      	ldr	r2, [r7, #24]
 800529e:	4013      	ands	r3, r2
 80052a0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	091b      	lsrs	r3, r3, #4
 80052a8:	f003 0201 	and.w	r2, r3, #1
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	fa02 f303 	lsl.w	r3, r2, r3
 80052b2:	69ba      	ldr	r2, [r7, #24]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	69ba      	ldr	r2, [r7, #24]
 80052bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f003 0303 	and.w	r3, r3, #3
 80052c6:	2b03      	cmp	r3, #3
 80052c8:	d017      	beq.n	80052fa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	2203      	movs	r2, #3
 80052d6:	fa02 f303 	lsl.w	r3, r2, r3
 80052da:	43db      	mvns	r3, r3
 80052dc:	69ba      	ldr	r2, [r7, #24]
 80052de:	4013      	ands	r3, r2
 80052e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	689a      	ldr	r2, [r3, #8]
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	005b      	lsls	r3, r3, #1
 80052ea:	fa02 f303 	lsl.w	r3, r2, r3
 80052ee:	69ba      	ldr	r2, [r7, #24]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	69ba      	ldr	r2, [r7, #24]
 80052f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f003 0303 	and.w	r3, r3, #3
 8005302:	2b02      	cmp	r3, #2
 8005304:	d123      	bne.n	800534e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	08da      	lsrs	r2, r3, #3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	3208      	adds	r2, #8
 800530e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005312:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	f003 0307 	and.w	r3, r3, #7
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	220f      	movs	r2, #15
 800531e:	fa02 f303 	lsl.w	r3, r2, r3
 8005322:	43db      	mvns	r3, r3
 8005324:	69ba      	ldr	r2, [r7, #24]
 8005326:	4013      	ands	r3, r2
 8005328:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	691a      	ldr	r2, [r3, #16]
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	f003 0307 	and.w	r3, r3, #7
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	fa02 f303 	lsl.w	r3, r2, r3
 800533a:	69ba      	ldr	r2, [r7, #24]
 800533c:	4313      	orrs	r3, r2
 800533e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	08da      	lsrs	r2, r3, #3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	3208      	adds	r2, #8
 8005348:	69b9      	ldr	r1, [r7, #24]
 800534a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	005b      	lsls	r3, r3, #1
 8005358:	2203      	movs	r2, #3
 800535a:	fa02 f303 	lsl.w	r3, r2, r3
 800535e:	43db      	mvns	r3, r3
 8005360:	69ba      	ldr	r2, [r7, #24]
 8005362:	4013      	ands	r3, r2
 8005364:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	f003 0203 	and.w	r2, r3, #3
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	005b      	lsls	r3, r3, #1
 8005372:	fa02 f303 	lsl.w	r3, r2, r3
 8005376:	69ba      	ldr	r2, [r7, #24]
 8005378:	4313      	orrs	r3, r2
 800537a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	69ba      	ldr	r2, [r7, #24]
 8005380:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800538a:	2b00      	cmp	r3, #0
 800538c:	f000 80d8 	beq.w	8005540 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005390:	4b2c      	ldr	r3, [pc, #176]	@ (8005444 <HAL_GPIO_Init+0x22c>)
 8005392:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005396:	4a2b      	ldr	r2, [pc, #172]	@ (8005444 <HAL_GPIO_Init+0x22c>)
 8005398:	f043 0302 	orr.w	r3, r3, #2
 800539c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80053a0:	4b28      	ldr	r3, [pc, #160]	@ (8005444 <HAL_GPIO_Init+0x22c>)
 80053a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80053ae:	4a26      	ldr	r2, [pc, #152]	@ (8005448 <HAL_GPIO_Init+0x230>)
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	089b      	lsrs	r3, r3, #2
 80053b4:	3302      	adds	r3, #2
 80053b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	f003 0303 	and.w	r3, r3, #3
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	220f      	movs	r2, #15
 80053c6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ca:	43db      	mvns	r3, r3
 80053cc:	69ba      	ldr	r2, [r7, #24]
 80053ce:	4013      	ands	r3, r2
 80053d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a1d      	ldr	r2, [pc, #116]	@ (800544c <HAL_GPIO_Init+0x234>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d04a      	beq.n	8005470 <HAL_GPIO_Init+0x258>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a1c      	ldr	r2, [pc, #112]	@ (8005450 <HAL_GPIO_Init+0x238>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d02b      	beq.n	800543a <HAL_GPIO_Init+0x222>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a1b      	ldr	r2, [pc, #108]	@ (8005454 <HAL_GPIO_Init+0x23c>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d025      	beq.n	8005436 <HAL_GPIO_Init+0x21e>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a1a      	ldr	r2, [pc, #104]	@ (8005458 <HAL_GPIO_Init+0x240>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d01f      	beq.n	8005432 <HAL_GPIO_Init+0x21a>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a19      	ldr	r2, [pc, #100]	@ (800545c <HAL_GPIO_Init+0x244>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d019      	beq.n	800542e <HAL_GPIO_Init+0x216>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a18      	ldr	r2, [pc, #96]	@ (8005460 <HAL_GPIO_Init+0x248>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d013      	beq.n	800542a <HAL_GPIO_Init+0x212>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a17      	ldr	r2, [pc, #92]	@ (8005464 <HAL_GPIO_Init+0x24c>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d00d      	beq.n	8005426 <HAL_GPIO_Init+0x20e>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a16      	ldr	r2, [pc, #88]	@ (8005468 <HAL_GPIO_Init+0x250>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d007      	beq.n	8005422 <HAL_GPIO_Init+0x20a>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a15      	ldr	r2, [pc, #84]	@ (800546c <HAL_GPIO_Init+0x254>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d101      	bne.n	800541e <HAL_GPIO_Init+0x206>
 800541a:	2309      	movs	r3, #9
 800541c:	e029      	b.n	8005472 <HAL_GPIO_Init+0x25a>
 800541e:	230a      	movs	r3, #10
 8005420:	e027      	b.n	8005472 <HAL_GPIO_Init+0x25a>
 8005422:	2307      	movs	r3, #7
 8005424:	e025      	b.n	8005472 <HAL_GPIO_Init+0x25a>
 8005426:	2306      	movs	r3, #6
 8005428:	e023      	b.n	8005472 <HAL_GPIO_Init+0x25a>
 800542a:	2305      	movs	r3, #5
 800542c:	e021      	b.n	8005472 <HAL_GPIO_Init+0x25a>
 800542e:	2304      	movs	r3, #4
 8005430:	e01f      	b.n	8005472 <HAL_GPIO_Init+0x25a>
 8005432:	2303      	movs	r3, #3
 8005434:	e01d      	b.n	8005472 <HAL_GPIO_Init+0x25a>
 8005436:	2302      	movs	r3, #2
 8005438:	e01b      	b.n	8005472 <HAL_GPIO_Init+0x25a>
 800543a:	2301      	movs	r3, #1
 800543c:	e019      	b.n	8005472 <HAL_GPIO_Init+0x25a>
 800543e:	bf00      	nop
 8005440:	58000080 	.word	0x58000080
 8005444:	58024400 	.word	0x58024400
 8005448:	58000400 	.word	0x58000400
 800544c:	58020000 	.word	0x58020000
 8005450:	58020400 	.word	0x58020400
 8005454:	58020800 	.word	0x58020800
 8005458:	58020c00 	.word	0x58020c00
 800545c:	58021000 	.word	0x58021000
 8005460:	58021400 	.word	0x58021400
 8005464:	58021800 	.word	0x58021800
 8005468:	58021c00 	.word	0x58021c00
 800546c:	58022400 	.word	0x58022400
 8005470:	2300      	movs	r3, #0
 8005472:	69fa      	ldr	r2, [r7, #28]
 8005474:	f002 0203 	and.w	r2, r2, #3
 8005478:	0092      	lsls	r2, r2, #2
 800547a:	4093      	lsls	r3, r2
 800547c:	69ba      	ldr	r2, [r7, #24]
 800547e:	4313      	orrs	r3, r2
 8005480:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005482:	4938      	ldr	r1, [pc, #224]	@ (8005564 <HAL_GPIO_Init+0x34c>)
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	089b      	lsrs	r3, r3, #2
 8005488:	3302      	adds	r3, #2
 800548a:	69ba      	ldr	r2, [r7, #24]
 800548c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	43db      	mvns	r3, r3
 800549c:	69ba      	ldr	r2, [r7, #24]
 800549e:	4013      	ands	r3, r2
 80054a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d003      	beq.n	80054b6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80054ae:	69ba      	ldr	r2, [r7, #24]
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80054b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80054ba:	69bb      	ldr	r3, [r7, #24]
 80054bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80054be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	43db      	mvns	r3, r3
 80054ca:	69ba      	ldr	r2, [r7, #24]
 80054cc:	4013      	ands	r3, r2
 80054ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80054dc:	69ba      	ldr	r2, [r7, #24]
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80054e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	43db      	mvns	r3, r3
 80054f6:	69ba      	ldr	r2, [r7, #24]
 80054f8:	4013      	ands	r3, r2
 80054fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d003      	beq.n	8005510 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005508:	69ba      	ldr	r2, [r7, #24]
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	4313      	orrs	r3, r2
 800550e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	69ba      	ldr	r2, [r7, #24]
 8005514:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	43db      	mvns	r3, r3
 8005520:	69ba      	ldr	r2, [r7, #24]
 8005522:	4013      	ands	r3, r2
 8005524:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800552e:	2b00      	cmp	r3, #0
 8005530:	d003      	beq.n	800553a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005532:	69ba      	ldr	r2, [r7, #24]
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	4313      	orrs	r3, r2
 8005538:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	69ba      	ldr	r2, [r7, #24]
 800553e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	3301      	adds	r3, #1
 8005544:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	fa22 f303 	lsr.w	r3, r2, r3
 8005550:	2b00      	cmp	r3, #0
 8005552:	f47f ae6b 	bne.w	800522c <HAL_GPIO_Init+0x14>
  }
}
 8005556:	bf00      	nop
 8005558:	bf00      	nop
 800555a:	3724      	adds	r7, #36	@ 0x24
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr
 8005564:	58000400 	.word	0x58000400

08005568 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005570:	4b19      	ldr	r3, [pc, #100]	@ (80055d8 <HAL_PWREx_ConfigSupply+0x70>)
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	f003 0304 	and.w	r3, r3, #4
 8005578:	2b04      	cmp	r3, #4
 800557a:	d00a      	beq.n	8005592 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800557c:	4b16      	ldr	r3, [pc, #88]	@ (80055d8 <HAL_PWREx_ConfigSupply+0x70>)
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	f003 0307 	and.w	r3, r3, #7
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	429a      	cmp	r2, r3
 8005588:	d001      	beq.n	800558e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e01f      	b.n	80055ce <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800558e:	2300      	movs	r3, #0
 8005590:	e01d      	b.n	80055ce <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005592:	4b11      	ldr	r3, [pc, #68]	@ (80055d8 <HAL_PWREx_ConfigSupply+0x70>)
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	f023 0207 	bic.w	r2, r3, #7
 800559a:	490f      	ldr	r1, [pc, #60]	@ (80055d8 <HAL_PWREx_ConfigSupply+0x70>)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4313      	orrs	r3, r2
 80055a0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80055a2:	f7fb fb2b 	bl	8000bfc <HAL_GetTick>
 80055a6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80055a8:	e009      	b.n	80055be <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80055aa:	f7fb fb27 	bl	8000bfc <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055b8:	d901      	bls.n	80055be <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e007      	b.n	80055ce <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80055be:	4b06      	ldr	r3, [pc, #24]	@ (80055d8 <HAL_PWREx_ConfigSupply+0x70>)
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055ca:	d1ee      	bne.n	80055aa <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	58024800 	.word	0x58024800

080055dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b08c      	sub	sp, #48	@ 0x30
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d101      	bne.n	80055ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e3c8      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	f000 8087 	beq.w	800570a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055fc:	4b88      	ldr	r3, [pc, #544]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005604:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005606:	4b86      	ldr	r3, [pc, #536]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800560c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800560e:	2b10      	cmp	r3, #16
 8005610:	d007      	beq.n	8005622 <HAL_RCC_OscConfig+0x46>
 8005612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005614:	2b18      	cmp	r3, #24
 8005616:	d110      	bne.n	800563a <HAL_RCC_OscConfig+0x5e>
 8005618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800561a:	f003 0303 	and.w	r3, r3, #3
 800561e:	2b02      	cmp	r3, #2
 8005620:	d10b      	bne.n	800563a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005622:	4b7f      	ldr	r3, [pc, #508]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d06c      	beq.n	8005708 <HAL_RCC_OscConfig+0x12c>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d168      	bne.n	8005708 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e3a2      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005642:	d106      	bne.n	8005652 <HAL_RCC_OscConfig+0x76>
 8005644:	4b76      	ldr	r3, [pc, #472]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a75      	ldr	r2, [pc, #468]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 800564a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800564e:	6013      	str	r3, [r2, #0]
 8005650:	e02e      	b.n	80056b0 <HAL_RCC_OscConfig+0xd4>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10c      	bne.n	8005674 <HAL_RCC_OscConfig+0x98>
 800565a:	4b71      	ldr	r3, [pc, #452]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a70      	ldr	r2, [pc, #448]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005660:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005664:	6013      	str	r3, [r2, #0]
 8005666:	4b6e      	ldr	r3, [pc, #440]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a6d      	ldr	r2, [pc, #436]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 800566c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005670:	6013      	str	r3, [r2, #0]
 8005672:	e01d      	b.n	80056b0 <HAL_RCC_OscConfig+0xd4>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800567c:	d10c      	bne.n	8005698 <HAL_RCC_OscConfig+0xbc>
 800567e:	4b68      	ldr	r3, [pc, #416]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a67      	ldr	r2, [pc, #412]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005684:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005688:	6013      	str	r3, [r2, #0]
 800568a:	4b65      	ldr	r3, [pc, #404]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a64      	ldr	r2, [pc, #400]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005690:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	e00b      	b.n	80056b0 <HAL_RCC_OscConfig+0xd4>
 8005698:	4b61      	ldr	r3, [pc, #388]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a60      	ldr	r2, [pc, #384]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 800569e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056a2:	6013      	str	r3, [r2, #0]
 80056a4:	4b5e      	ldr	r3, [pc, #376]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a5d      	ldr	r2, [pc, #372]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80056aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d013      	beq.n	80056e0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b8:	f7fb faa0 	bl	8000bfc <HAL_GetTick>
 80056bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80056be:	e008      	b.n	80056d2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056c0:	f7fb fa9c 	bl	8000bfc <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	2b64      	cmp	r3, #100	@ 0x64
 80056cc:	d901      	bls.n	80056d2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e356      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80056d2:	4b53      	ldr	r3, [pc, #332]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d0f0      	beq.n	80056c0 <HAL_RCC_OscConfig+0xe4>
 80056de:	e014      	b.n	800570a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e0:	f7fb fa8c 	bl	8000bfc <HAL_GetTick>
 80056e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80056e6:	e008      	b.n	80056fa <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056e8:	f7fb fa88 	bl	8000bfc <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b64      	cmp	r3, #100	@ 0x64
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e342      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80056fa:	4b49      	ldr	r3, [pc, #292]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1f0      	bne.n	80056e8 <HAL_RCC_OscConfig+0x10c>
 8005706:	e000      	b.n	800570a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005708:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b00      	cmp	r3, #0
 8005714:	f000 808c 	beq.w	8005830 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005718:	4b41      	ldr	r3, [pc, #260]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005720:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005722:	4b3f      	ldr	r3, [pc, #252]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005726:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005728:	6a3b      	ldr	r3, [r7, #32]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d007      	beq.n	800573e <HAL_RCC_OscConfig+0x162>
 800572e:	6a3b      	ldr	r3, [r7, #32]
 8005730:	2b18      	cmp	r3, #24
 8005732:	d137      	bne.n	80057a4 <HAL_RCC_OscConfig+0x1c8>
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	f003 0303 	and.w	r3, r3, #3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d132      	bne.n	80057a4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800573e:	4b38      	ldr	r3, [pc, #224]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0304 	and.w	r3, r3, #4
 8005746:	2b00      	cmp	r3, #0
 8005748:	d005      	beq.n	8005756 <HAL_RCC_OscConfig+0x17a>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	68db      	ldr	r3, [r3, #12]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d101      	bne.n	8005756 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e314      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005756:	4b32      	ldr	r3, [pc, #200]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f023 0219 	bic.w	r2, r3, #25
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	492f      	ldr	r1, [pc, #188]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005764:	4313      	orrs	r3, r2
 8005766:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005768:	f7fb fa48 	bl	8000bfc <HAL_GetTick>
 800576c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800576e:	e008      	b.n	8005782 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005770:	f7fb fa44 	bl	8000bfc <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b02      	cmp	r3, #2
 800577c:	d901      	bls.n	8005782 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e2fe      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005782:	4b27      	ldr	r3, [pc, #156]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0304 	and.w	r3, r3, #4
 800578a:	2b00      	cmp	r3, #0
 800578c:	d0f0      	beq.n	8005770 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800578e:	4b24      	ldr	r3, [pc, #144]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	061b      	lsls	r3, r3, #24
 800579c:	4920      	ldr	r1, [pc, #128]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057a2:	e045      	b.n	8005830 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d026      	beq.n	80057fa <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80057ac:	4b1c      	ldr	r3, [pc, #112]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f023 0219 	bic.w	r2, r3, #25
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	4919      	ldr	r1, [pc, #100]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80057ba:	4313      	orrs	r3, r2
 80057bc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057be:	f7fb fa1d 	bl	8000bfc <HAL_GetTick>
 80057c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80057c4:	e008      	b.n	80057d8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057c6:	f7fb fa19 	bl	8000bfc <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d901      	bls.n	80057d8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e2d3      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80057d8:	4b11      	ldr	r3, [pc, #68]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0304 	and.w	r3, r3, #4
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d0f0      	beq.n	80057c6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	691b      	ldr	r3, [r3, #16]
 80057f0:	061b      	lsls	r3, r3, #24
 80057f2:	490b      	ldr	r1, [pc, #44]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	604b      	str	r3, [r1, #4]
 80057f8:	e01a      	b.n	8005830 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057fa:	4b09      	ldr	r3, [pc, #36]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a08      	ldr	r2, [pc, #32]	@ (8005820 <HAL_RCC_OscConfig+0x244>)
 8005800:	f023 0301 	bic.w	r3, r3, #1
 8005804:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005806:	f7fb f9f9 	bl	8000bfc <HAL_GetTick>
 800580a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800580c:	e00a      	b.n	8005824 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800580e:	f7fb f9f5 	bl	8000bfc <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	2b02      	cmp	r3, #2
 800581a:	d903      	bls.n	8005824 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e2af      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
 8005820:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005824:	4b96      	ldr	r3, [pc, #600]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0304 	and.w	r3, r3, #4
 800582c:	2b00      	cmp	r3, #0
 800582e:	d1ee      	bne.n	800580e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0310 	and.w	r3, r3, #16
 8005838:	2b00      	cmp	r3, #0
 800583a:	d06a      	beq.n	8005912 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800583c:	4b90      	ldr	r3, [pc, #576]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 800583e:	691b      	ldr	r3, [r3, #16]
 8005840:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005844:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005846:	4b8e      	ldr	r3, [pc, #568]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800584a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	2b08      	cmp	r3, #8
 8005850:	d007      	beq.n	8005862 <HAL_RCC_OscConfig+0x286>
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	2b18      	cmp	r3, #24
 8005856:	d11b      	bne.n	8005890 <HAL_RCC_OscConfig+0x2b4>
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	f003 0303 	and.w	r3, r3, #3
 800585e:	2b01      	cmp	r3, #1
 8005860:	d116      	bne.n	8005890 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005862:	4b87      	ldr	r3, [pc, #540]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800586a:	2b00      	cmp	r3, #0
 800586c:	d005      	beq.n	800587a <HAL_RCC_OscConfig+0x29e>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	69db      	ldr	r3, [r3, #28]
 8005872:	2b80      	cmp	r3, #128	@ 0x80
 8005874:	d001      	beq.n	800587a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e282      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800587a:	4b81      	ldr	r3, [pc, #516]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	061b      	lsls	r3, r3, #24
 8005888:	497d      	ldr	r1, [pc, #500]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 800588a:	4313      	orrs	r3, r2
 800588c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800588e:	e040      	b.n	8005912 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	69db      	ldr	r3, [r3, #28]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d023      	beq.n	80058e0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005898:	4b79      	ldr	r3, [pc, #484]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a78      	ldr	r2, [pc, #480]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 800589e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a4:	f7fb f9aa 	bl	8000bfc <HAL_GetTick>
 80058a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80058ac:	f7fb f9a6 	bl	8000bfc <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e260      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80058be:	4b70      	ldr	r3, [pc, #448]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0f0      	beq.n	80058ac <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80058ca:	4b6d      	ldr	r3, [pc, #436]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a1b      	ldr	r3, [r3, #32]
 80058d6:	061b      	lsls	r3, r3, #24
 80058d8:	4969      	ldr	r1, [pc, #420]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	60cb      	str	r3, [r1, #12]
 80058de:	e018      	b.n	8005912 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80058e0:	4b67      	ldr	r3, [pc, #412]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a66      	ldr	r2, [pc, #408]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80058e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ec:	f7fb f986 	bl	8000bfc <HAL_GetTick>
 80058f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80058f2:	e008      	b.n	8005906 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80058f4:	f7fb f982 	bl	8000bfc <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d901      	bls.n	8005906 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e23c      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005906:	4b5e      	ldr	r3, [pc, #376]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1f0      	bne.n	80058f4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0308 	and.w	r3, r3, #8
 800591a:	2b00      	cmp	r3, #0
 800591c:	d036      	beq.n	800598c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d019      	beq.n	800595a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005926:	4b56      	ldr	r3, [pc, #344]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005928:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800592a:	4a55      	ldr	r2, [pc, #340]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 800592c:	f043 0301 	orr.w	r3, r3, #1
 8005930:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005932:	f7fb f963 	bl	8000bfc <HAL_GetTick>
 8005936:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005938:	e008      	b.n	800594c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800593a:	f7fb f95f 	bl	8000bfc <HAL_GetTick>
 800593e:	4602      	mov	r2, r0
 8005940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	2b02      	cmp	r3, #2
 8005946:	d901      	bls.n	800594c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e219      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800594c:	4b4c      	ldr	r3, [pc, #304]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 800594e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005950:	f003 0302 	and.w	r3, r3, #2
 8005954:	2b00      	cmp	r3, #0
 8005956:	d0f0      	beq.n	800593a <HAL_RCC_OscConfig+0x35e>
 8005958:	e018      	b.n	800598c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800595a:	4b49      	ldr	r3, [pc, #292]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 800595c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800595e:	4a48      	ldr	r2, [pc, #288]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005960:	f023 0301 	bic.w	r3, r3, #1
 8005964:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005966:	f7fb f949 	bl	8000bfc <HAL_GetTick>
 800596a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800596c:	e008      	b.n	8005980 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800596e:	f7fb f945 	bl	8000bfc <HAL_GetTick>
 8005972:	4602      	mov	r2, r0
 8005974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	2b02      	cmp	r3, #2
 800597a:	d901      	bls.n	8005980 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800597c:	2303      	movs	r3, #3
 800597e:	e1ff      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005980:	4b3f      	ldr	r3, [pc, #252]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005982:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005984:	f003 0302 	and.w	r3, r3, #2
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1f0      	bne.n	800596e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0320 	and.w	r3, r3, #32
 8005994:	2b00      	cmp	r3, #0
 8005996:	d036      	beq.n	8005a06 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d019      	beq.n	80059d4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80059a0:	4b37      	ldr	r3, [pc, #220]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a36      	ldr	r2, [pc, #216]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80059a6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80059aa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80059ac:	f7fb f926 	bl	8000bfc <HAL_GetTick>
 80059b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80059b2:	e008      	b.n	80059c6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059b4:	f7fb f922 	bl	8000bfc <HAL_GetTick>
 80059b8:	4602      	mov	r2, r0
 80059ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d901      	bls.n	80059c6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e1dc      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80059c6:	4b2e      	ldr	r3, [pc, #184]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d0f0      	beq.n	80059b4 <HAL_RCC_OscConfig+0x3d8>
 80059d2:	e018      	b.n	8005a06 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80059d4:	4b2a      	ldr	r3, [pc, #168]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a29      	ldr	r2, [pc, #164]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80059da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059de:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80059e0:	f7fb f90c 	bl	8000bfc <HAL_GetTick>
 80059e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80059e6:	e008      	b.n	80059fa <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059e8:	f7fb f908 	bl	8000bfc <HAL_GetTick>
 80059ec:	4602      	mov	r2, r0
 80059ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f0:	1ad3      	subs	r3, r2, r3
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d901      	bls.n	80059fa <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80059f6:	2303      	movs	r3, #3
 80059f8:	e1c2      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80059fa:	4b21      	ldr	r3, [pc, #132]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d1f0      	bne.n	80059e8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0304 	and.w	r3, r3, #4
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 8086 	beq.w	8005b20 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005a14:	4b1b      	ldr	r3, [pc, #108]	@ (8005a84 <HAL_RCC_OscConfig+0x4a8>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a1a      	ldr	r2, [pc, #104]	@ (8005a84 <HAL_RCC_OscConfig+0x4a8>)
 8005a1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a1e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a20:	f7fb f8ec 	bl	8000bfc <HAL_GetTick>
 8005a24:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a26:	e008      	b.n	8005a3a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a28:	f7fb f8e8 	bl	8000bfc <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	2b64      	cmp	r3, #100	@ 0x64
 8005a34:	d901      	bls.n	8005a3a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e1a2      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a3a:	4b12      	ldr	r3, [pc, #72]	@ (8005a84 <HAL_RCC_OscConfig+0x4a8>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d0f0      	beq.n	8005a28 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d106      	bne.n	8005a5c <HAL_RCC_OscConfig+0x480>
 8005a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005a50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a52:	4a0b      	ldr	r2, [pc, #44]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005a54:	f043 0301 	orr.w	r3, r3, #1
 8005a58:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a5a:	e032      	b.n	8005ac2 <HAL_RCC_OscConfig+0x4e6>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d111      	bne.n	8005a88 <HAL_RCC_OscConfig+0x4ac>
 8005a64:	4b06      	ldr	r3, [pc, #24]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a68:	4a05      	ldr	r2, [pc, #20]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005a6a:	f023 0301 	bic.w	r3, r3, #1
 8005a6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a70:	4b03      	ldr	r3, [pc, #12]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005a72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a74:	4a02      	ldr	r2, [pc, #8]	@ (8005a80 <HAL_RCC_OscConfig+0x4a4>)
 8005a76:	f023 0304 	bic.w	r3, r3, #4
 8005a7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a7c:	e021      	b.n	8005ac2 <HAL_RCC_OscConfig+0x4e6>
 8005a7e:	bf00      	nop
 8005a80:	58024400 	.word	0x58024400
 8005a84:	58024800 	.word	0x58024800
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	2b05      	cmp	r3, #5
 8005a8e:	d10c      	bne.n	8005aaa <HAL_RCC_OscConfig+0x4ce>
 8005a90:	4b83      	ldr	r3, [pc, #524]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005a92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a94:	4a82      	ldr	r2, [pc, #520]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005a96:	f043 0304 	orr.w	r3, r3, #4
 8005a9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a9c:	4b80      	ldr	r3, [pc, #512]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa0:	4a7f      	ldr	r2, [pc, #508]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005aa2:	f043 0301 	orr.w	r3, r3, #1
 8005aa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005aa8:	e00b      	b.n	8005ac2 <HAL_RCC_OscConfig+0x4e6>
 8005aaa:	4b7d      	ldr	r3, [pc, #500]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aae:	4a7c      	ldr	r2, [pc, #496]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005ab0:	f023 0301 	bic.w	r3, r3, #1
 8005ab4:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ab6:	4b7a      	ldr	r3, [pc, #488]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aba:	4a79      	ldr	r2, [pc, #484]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005abc:	f023 0304 	bic.w	r3, r3, #4
 8005ac0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d015      	beq.n	8005af6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aca:	f7fb f897 	bl	8000bfc <HAL_GetTick>
 8005ace:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ad0:	e00a      	b.n	8005ae8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ad2:	f7fb f893 	bl	8000bfc <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d901      	bls.n	8005ae8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e14b      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ae8:	4b6d      	ldr	r3, [pc, #436]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005aea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aec:	f003 0302 	and.w	r3, r3, #2
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d0ee      	beq.n	8005ad2 <HAL_RCC_OscConfig+0x4f6>
 8005af4:	e014      	b.n	8005b20 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af6:	f7fb f881 	bl	8000bfc <HAL_GetTick>
 8005afa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005afc:	e00a      	b.n	8005b14 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005afe:	f7fb f87d 	bl	8000bfc <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e135      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005b14:	4b62      	ldr	r3, [pc, #392]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b18:	f003 0302 	and.w	r3, r3, #2
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1ee      	bne.n	8005afe <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	f000 812a 	beq.w	8005d7e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005b2a:	4b5d      	ldr	r3, [pc, #372]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b32:	2b18      	cmp	r3, #24
 8005b34:	f000 80ba 	beq.w	8005cac <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	f040 8095 	bne.w	8005c6c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b42:	4b57      	ldr	r3, [pc, #348]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a56      	ldr	r2, [pc, #344]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005b48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b4e:	f7fb f855 	bl	8000bfc <HAL_GetTick>
 8005b52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005b54:	e008      	b.n	8005b68 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b56:	f7fb f851 	bl	8000bfc <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d901      	bls.n	8005b68 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e10b      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005b68:	4b4d      	ldr	r3, [pc, #308]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1f0      	bne.n	8005b56 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b74:	4b4a      	ldr	r3, [pc, #296]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005b76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b78:	4b4a      	ldr	r3, [pc, #296]	@ (8005ca4 <HAL_RCC_OscConfig+0x6c8>)
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005b84:	0112      	lsls	r2, r2, #4
 8005b86:	430a      	orrs	r2, r1
 8005b88:	4945      	ldr	r1, [pc, #276]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	628b      	str	r3, [r1, #40]	@ 0x28
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b92:	3b01      	subs	r3, #1
 8005b94:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	025b      	lsls	r3, r3, #9
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	431a      	orrs	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	041b      	lsls	r3, r3, #16
 8005bac:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	061b      	lsls	r3, r3, #24
 8005bba:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005bbe:	4938      	ldr	r1, [pc, #224]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005bc4:	4b36      	ldr	r3, [pc, #216]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc8:	4a35      	ldr	r2, [pc, #212]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005bca:	f023 0301 	bic.w	r3, r3, #1
 8005bce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005bd0:	4b33      	ldr	r3, [pc, #204]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005bd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bd4:	4b34      	ldr	r3, [pc, #208]	@ (8005ca8 <HAL_RCC_OscConfig+0x6cc>)
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005bdc:	00d2      	lsls	r2, r2, #3
 8005bde:	4930      	ldr	r1, [pc, #192]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005be4:	4b2e      	ldr	r3, [pc, #184]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be8:	f023 020c 	bic.w	r2, r3, #12
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf0:	492b      	ldr	r1, [pc, #172]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfa:	f023 0202 	bic.w	r2, r3, #2
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c02:	4927      	ldr	r1, [pc, #156]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005c08:	4b25      	ldr	r3, [pc, #148]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c0c:	4a24      	ldr	r2, [pc, #144]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c14:	4b22      	ldr	r3, [pc, #136]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c18:	4a21      	ldr	r2, [pc, #132]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005c20:	4b1f      	ldr	r3, [pc, #124]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c24:	4a1e      	ldr	r2, [pc, #120]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005c2c:	4b1c      	ldr	r3, [pc, #112]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c30:	4a1b      	ldr	r2, [pc, #108]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c32:	f043 0301 	orr.w	r3, r3, #1
 8005c36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c38:	4b19      	ldr	r3, [pc, #100]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a18      	ldr	r2, [pc, #96]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c44:	f7fa ffda 	bl	8000bfc <HAL_GetTick>
 8005c48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c4a:	e008      	b.n	8005c5e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c4c:	f7fa ffd6 	bl	8000bfc <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d901      	bls.n	8005c5e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e090      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c5e:	4b10      	ldr	r3, [pc, #64]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d0f0      	beq.n	8005c4c <HAL_RCC_OscConfig+0x670>
 8005c6a:	e088      	b.n	8005d7e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a0b      	ldr	r2, [pc, #44]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c78:	f7fa ffc0 	bl	8000bfc <HAL_GetTick>
 8005c7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c7e:	e008      	b.n	8005c92 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c80:	f7fa ffbc 	bl	8000bfc <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d901      	bls.n	8005c92 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e076      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c92:	4b03      	ldr	r3, [pc, #12]	@ (8005ca0 <HAL_RCC_OscConfig+0x6c4>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1f0      	bne.n	8005c80 <HAL_RCC_OscConfig+0x6a4>
 8005c9e:	e06e      	b.n	8005d7e <HAL_RCC_OscConfig+0x7a2>
 8005ca0:	58024400 	.word	0x58024400
 8005ca4:	fffffc0c 	.word	0xfffffc0c
 8005ca8:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005cac:	4b36      	ldr	r3, [pc, #216]	@ (8005d88 <HAL_RCC_OscConfig+0x7ac>)
 8005cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005cb2:	4b35      	ldr	r3, [pc, #212]	@ (8005d88 <HAL_RCC_OscConfig+0x7ac>)
 8005cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cb6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d031      	beq.n	8005d24 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	f003 0203 	and.w	r2, r3, #3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d12a      	bne.n	8005d24 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	091b      	lsrs	r3, r3, #4
 8005cd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d122      	bne.n	8005d24 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ce8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d11a      	bne.n	8005d24 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	0a5b      	lsrs	r3, r3, #9
 8005cf2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cfa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d111      	bne.n	8005d24 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	0c1b      	lsrs	r3, r3, #16
 8005d04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d0c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d108      	bne.n	8005d24 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	0e1b      	lsrs	r3, r3, #24
 8005d16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d1e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d001      	beq.n	8005d28 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e02b      	b.n	8005d80 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005d28:	4b17      	ldr	r3, [pc, #92]	@ (8005d88 <HAL_RCC_OscConfig+0x7ac>)
 8005d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d2c:	08db      	lsrs	r3, r3, #3
 8005d2e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d32:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d01f      	beq.n	8005d7e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005d3e:	4b12      	ldr	r3, [pc, #72]	@ (8005d88 <HAL_RCC_OscConfig+0x7ac>)
 8005d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d42:	4a11      	ldr	r2, [pc, #68]	@ (8005d88 <HAL_RCC_OscConfig+0x7ac>)
 8005d44:	f023 0301 	bic.w	r3, r3, #1
 8005d48:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005d4a:	f7fa ff57 	bl	8000bfc <HAL_GetTick>
 8005d4e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005d50:	bf00      	nop
 8005d52:	f7fa ff53 	bl	8000bfc <HAL_GetTick>
 8005d56:	4602      	mov	r2, r0
 8005d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d0f9      	beq.n	8005d52 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8005d88 <HAL_RCC_OscConfig+0x7ac>)
 8005d60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d62:	4b0a      	ldr	r3, [pc, #40]	@ (8005d8c <HAL_RCC_OscConfig+0x7b0>)
 8005d64:	4013      	ands	r3, r2
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005d6a:	00d2      	lsls	r2, r2, #3
 8005d6c:	4906      	ldr	r1, [pc, #24]	@ (8005d88 <HAL_RCC_OscConfig+0x7ac>)
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005d72:	4b05      	ldr	r3, [pc, #20]	@ (8005d88 <HAL_RCC_OscConfig+0x7ac>)
 8005d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d76:	4a04      	ldr	r2, [pc, #16]	@ (8005d88 <HAL_RCC_OscConfig+0x7ac>)
 8005d78:	f043 0301 	orr.w	r3, r3, #1
 8005d7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3730      	adds	r7, #48	@ 0x30
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	58024400 	.word	0x58024400
 8005d8c:	ffff0007 	.word	0xffff0007

08005d90 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b086      	sub	sp, #24
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d101      	bne.n	8005da4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e19c      	b.n	80060de <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005da4:	4b8a      	ldr	r3, [pc, #552]	@ (8005fd0 <HAL_RCC_ClockConfig+0x240>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 030f 	and.w	r3, r3, #15
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d910      	bls.n	8005dd4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005db2:	4b87      	ldr	r3, [pc, #540]	@ (8005fd0 <HAL_RCC_ClockConfig+0x240>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f023 020f 	bic.w	r2, r3, #15
 8005dba:	4985      	ldr	r1, [pc, #532]	@ (8005fd0 <HAL_RCC_ClockConfig+0x240>)
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dc2:	4b83      	ldr	r3, [pc, #524]	@ (8005fd0 <HAL_RCC_ClockConfig+0x240>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 030f 	and.w	r3, r3, #15
 8005dca:	683a      	ldr	r2, [r7, #0]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d001      	beq.n	8005dd4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e184      	b.n	80060de <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0304 	and.w	r3, r3, #4
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d010      	beq.n	8005e02 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	691a      	ldr	r2, [r3, #16]
 8005de4:	4b7b      	ldr	r3, [pc, #492]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005de6:	699b      	ldr	r3, [r3, #24]
 8005de8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d908      	bls.n	8005e02 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005df0:	4b78      	ldr	r3, [pc, #480]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	4975      	ldr	r1, [pc, #468]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0308 	and.w	r3, r3, #8
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d010      	beq.n	8005e30 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	695a      	ldr	r2, [r3, #20]
 8005e12:	4b70      	ldr	r3, [pc, #448]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d908      	bls.n	8005e30 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005e1e:	4b6d      	ldr	r3, [pc, #436]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005e20:	69db      	ldr	r3, [r3, #28]
 8005e22:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	496a      	ldr	r1, [pc, #424]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0310 	and.w	r3, r3, #16
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d010      	beq.n	8005e5e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	699a      	ldr	r2, [r3, #24]
 8005e40:	4b64      	ldr	r3, [pc, #400]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005e42:	69db      	ldr	r3, [r3, #28]
 8005e44:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d908      	bls.n	8005e5e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005e4c:	4b61      	ldr	r3, [pc, #388]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005e4e:	69db      	ldr	r3, [r3, #28]
 8005e50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	495e      	ldr	r1, [pc, #376]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0320 	and.w	r3, r3, #32
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d010      	beq.n	8005e8c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	69da      	ldr	r2, [r3, #28]
 8005e6e:	4b59      	ldr	r3, [pc, #356]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005e70:	6a1b      	ldr	r3, [r3, #32]
 8005e72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d908      	bls.n	8005e8c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005e7a:	4b56      	ldr	r3, [pc, #344]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005e7c:	6a1b      	ldr	r3, [r3, #32]
 8005e7e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	69db      	ldr	r3, [r3, #28]
 8005e86:	4953      	ldr	r1, [pc, #332]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 0302 	and.w	r3, r3, #2
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d010      	beq.n	8005eba <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68da      	ldr	r2, [r3, #12]
 8005e9c:	4b4d      	ldr	r3, [pc, #308]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005e9e:	699b      	ldr	r3, [r3, #24]
 8005ea0:	f003 030f 	and.w	r3, r3, #15
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d908      	bls.n	8005eba <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ea8:	4b4a      	ldr	r3, [pc, #296]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	f023 020f 	bic.w	r2, r3, #15
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	4947      	ldr	r1, [pc, #284]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d055      	beq.n	8005f72 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005ec6:	4b43      	ldr	r3, [pc, #268]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	4940      	ldr	r1, [pc, #256]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d107      	bne.n	8005ef0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005ee0:	4b3c      	ldr	r3, [pc, #240]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d121      	bne.n	8005f30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e0f6      	b.n	80060de <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2b03      	cmp	r3, #3
 8005ef6:	d107      	bne.n	8005f08 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ef8:	4b36      	ldr	r3, [pc, #216]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d115      	bne.n	8005f30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e0ea      	b.n	80060de <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d107      	bne.n	8005f20 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005f10:	4b30      	ldr	r3, [pc, #192]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d109      	bne.n	8005f30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e0de      	b.n	80060de <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f20:	4b2c      	ldr	r3, [pc, #176]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 0304 	and.w	r3, r3, #4
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d101      	bne.n	8005f30 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	e0d6      	b.n	80060de <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f30:	4b28      	ldr	r3, [pc, #160]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005f32:	691b      	ldr	r3, [r3, #16]
 8005f34:	f023 0207 	bic.w	r2, r3, #7
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	4925      	ldr	r1, [pc, #148]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f42:	f7fa fe5b 	bl	8000bfc <HAL_GetTick>
 8005f46:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f48:	e00a      	b.n	8005f60 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f4a:	f7fa fe57 	bl	8000bfc <HAL_GetTick>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d901      	bls.n	8005f60 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e0be      	b.n	80060de <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f60:	4b1c      	ldr	r3, [pc, #112]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	00db      	lsls	r3, r3, #3
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d1eb      	bne.n	8005f4a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 0302 	and.w	r3, r3, #2
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d010      	beq.n	8005fa0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68da      	ldr	r2, [r3, #12]
 8005f82:	4b14      	ldr	r3, [pc, #80]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	f003 030f 	and.w	r3, r3, #15
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d208      	bcs.n	8005fa0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f8e:	4b11      	ldr	r3, [pc, #68]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005f90:	699b      	ldr	r3, [r3, #24]
 8005f92:	f023 020f 	bic.w	r2, r3, #15
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	490e      	ldr	r1, [pc, #56]	@ (8005fd4 <HAL_RCC_ClockConfig+0x244>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd0 <HAL_RCC_ClockConfig+0x240>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 030f 	and.w	r3, r3, #15
 8005fa8:	683a      	ldr	r2, [r7, #0]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d214      	bcs.n	8005fd8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fae:	4b08      	ldr	r3, [pc, #32]	@ (8005fd0 <HAL_RCC_ClockConfig+0x240>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f023 020f 	bic.w	r2, r3, #15
 8005fb6:	4906      	ldr	r1, [pc, #24]	@ (8005fd0 <HAL_RCC_ClockConfig+0x240>)
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fbe:	4b04      	ldr	r3, [pc, #16]	@ (8005fd0 <HAL_RCC_ClockConfig+0x240>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 030f 	and.w	r3, r3, #15
 8005fc6:	683a      	ldr	r2, [r7, #0]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d005      	beq.n	8005fd8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e086      	b.n	80060de <HAL_RCC_ClockConfig+0x34e>
 8005fd0:	52002000 	.word	0x52002000
 8005fd4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 0304 	and.w	r3, r3, #4
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d010      	beq.n	8006006 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	691a      	ldr	r2, [r3, #16]
 8005fe8:	4b3f      	ldr	r3, [pc, #252]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8005fea:	699b      	ldr	r3, [r3, #24]
 8005fec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d208      	bcs.n	8006006 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005ff4:	4b3c      	ldr	r3, [pc, #240]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	4939      	ldr	r1, [pc, #228]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8006002:	4313      	orrs	r3, r2
 8006004:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0308 	and.w	r3, r3, #8
 800600e:	2b00      	cmp	r3, #0
 8006010:	d010      	beq.n	8006034 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	695a      	ldr	r2, [r3, #20]
 8006016:	4b34      	ldr	r3, [pc, #208]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800601e:	429a      	cmp	r2, r3
 8006020:	d208      	bcs.n	8006034 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006022:	4b31      	ldr	r3, [pc, #196]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8006024:	69db      	ldr	r3, [r3, #28]
 8006026:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	695b      	ldr	r3, [r3, #20]
 800602e:	492e      	ldr	r1, [pc, #184]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8006030:	4313      	orrs	r3, r2
 8006032:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0310 	and.w	r3, r3, #16
 800603c:	2b00      	cmp	r3, #0
 800603e:	d010      	beq.n	8006062 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	699a      	ldr	r2, [r3, #24]
 8006044:	4b28      	ldr	r3, [pc, #160]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8006046:	69db      	ldr	r3, [r3, #28]
 8006048:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800604c:	429a      	cmp	r2, r3
 800604e:	d208      	bcs.n	8006062 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006050:	4b25      	ldr	r3, [pc, #148]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8006052:	69db      	ldr	r3, [r3, #28]
 8006054:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	699b      	ldr	r3, [r3, #24]
 800605c:	4922      	ldr	r1, [pc, #136]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 800605e:	4313      	orrs	r3, r2
 8006060:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 0320 	and.w	r3, r3, #32
 800606a:	2b00      	cmp	r3, #0
 800606c:	d010      	beq.n	8006090 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	69da      	ldr	r2, [r3, #28]
 8006072:	4b1d      	ldr	r3, [pc, #116]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8006074:	6a1b      	ldr	r3, [r3, #32]
 8006076:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800607a:	429a      	cmp	r2, r3
 800607c:	d208      	bcs.n	8006090 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800607e:	4b1a      	ldr	r3, [pc, #104]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8006080:	6a1b      	ldr	r3, [r3, #32]
 8006082:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	4917      	ldr	r1, [pc, #92]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 800608c:	4313      	orrs	r3, r2
 800608e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006090:	f000 f834 	bl	80060fc <HAL_RCC_GetSysClockFreq>
 8006094:	4602      	mov	r2, r0
 8006096:	4b14      	ldr	r3, [pc, #80]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 8006098:	699b      	ldr	r3, [r3, #24]
 800609a:	0a1b      	lsrs	r3, r3, #8
 800609c:	f003 030f 	and.w	r3, r3, #15
 80060a0:	4912      	ldr	r1, [pc, #72]	@ (80060ec <HAL_RCC_ClockConfig+0x35c>)
 80060a2:	5ccb      	ldrb	r3, [r1, r3]
 80060a4:	f003 031f 	and.w	r3, r3, #31
 80060a8:	fa22 f303 	lsr.w	r3, r2, r3
 80060ac:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060ae:	4b0e      	ldr	r3, [pc, #56]	@ (80060e8 <HAL_RCC_ClockConfig+0x358>)
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	f003 030f 	and.w	r3, r3, #15
 80060b6:	4a0d      	ldr	r2, [pc, #52]	@ (80060ec <HAL_RCC_ClockConfig+0x35c>)
 80060b8:	5cd3      	ldrb	r3, [r2, r3]
 80060ba:	f003 031f 	and.w	r3, r3, #31
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	fa22 f303 	lsr.w	r3, r2, r3
 80060c4:	4a0a      	ldr	r2, [pc, #40]	@ (80060f0 <HAL_RCC_ClockConfig+0x360>)
 80060c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80060c8:	4a0a      	ldr	r2, [pc, #40]	@ (80060f4 <HAL_RCC_ClockConfig+0x364>)
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80060ce:	4b0a      	ldr	r3, [pc, #40]	@ (80060f8 <HAL_RCC_ClockConfig+0x368>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4618      	mov	r0, r3
 80060d4:	f7fa fd48 	bl	8000b68 <HAL_InitTick>
 80060d8:	4603      	mov	r3, r0
 80060da:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80060dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3718      	adds	r7, #24
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	58024400 	.word	0x58024400
 80060ec:	08008cb8 	.word	0x08008cb8
 80060f0:	24000004 	.word	0x24000004
 80060f4:	24000000 	.word	0x24000000
 80060f8:	24000008 	.word	0x24000008

080060fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b089      	sub	sp, #36	@ 0x24
 8006100:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006102:	4bb3      	ldr	r3, [pc, #716]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800610a:	2b18      	cmp	r3, #24
 800610c:	f200 8155 	bhi.w	80063ba <HAL_RCC_GetSysClockFreq+0x2be>
 8006110:	a201      	add	r2, pc, #4	@ (adr r2, 8006118 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006116:	bf00      	nop
 8006118:	0800617d 	.word	0x0800617d
 800611c:	080063bb 	.word	0x080063bb
 8006120:	080063bb 	.word	0x080063bb
 8006124:	080063bb 	.word	0x080063bb
 8006128:	080063bb 	.word	0x080063bb
 800612c:	080063bb 	.word	0x080063bb
 8006130:	080063bb 	.word	0x080063bb
 8006134:	080063bb 	.word	0x080063bb
 8006138:	080061a3 	.word	0x080061a3
 800613c:	080063bb 	.word	0x080063bb
 8006140:	080063bb 	.word	0x080063bb
 8006144:	080063bb 	.word	0x080063bb
 8006148:	080063bb 	.word	0x080063bb
 800614c:	080063bb 	.word	0x080063bb
 8006150:	080063bb 	.word	0x080063bb
 8006154:	080063bb 	.word	0x080063bb
 8006158:	080061a9 	.word	0x080061a9
 800615c:	080063bb 	.word	0x080063bb
 8006160:	080063bb 	.word	0x080063bb
 8006164:	080063bb 	.word	0x080063bb
 8006168:	080063bb 	.word	0x080063bb
 800616c:	080063bb 	.word	0x080063bb
 8006170:	080063bb 	.word	0x080063bb
 8006174:	080063bb 	.word	0x080063bb
 8006178:	080061af 	.word	0x080061af
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800617c:	4b94      	ldr	r3, [pc, #592]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0320 	and.w	r3, r3, #32
 8006184:	2b00      	cmp	r3, #0
 8006186:	d009      	beq.n	800619c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006188:	4b91      	ldr	r3, [pc, #580]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	08db      	lsrs	r3, r3, #3
 800618e:	f003 0303 	and.w	r3, r3, #3
 8006192:	4a90      	ldr	r2, [pc, #576]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006194:	fa22 f303 	lsr.w	r3, r2, r3
 8006198:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800619a:	e111      	b.n	80063c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800619c:	4b8d      	ldr	r3, [pc, #564]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800619e:	61bb      	str	r3, [r7, #24]
      break;
 80061a0:	e10e      	b.n	80063c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80061a2:	4b8d      	ldr	r3, [pc, #564]	@ (80063d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80061a4:	61bb      	str	r3, [r7, #24]
      break;
 80061a6:	e10b      	b.n	80063c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80061a8:	4b8c      	ldr	r3, [pc, #560]	@ (80063dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 80061aa:	61bb      	str	r3, [r7, #24]
      break;
 80061ac:	e108      	b.n	80063c0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061ae:	4b88      	ldr	r3, [pc, #544]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b2:	f003 0303 	and.w	r3, r3, #3
 80061b6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80061b8:	4b85      	ldr	r3, [pc, #532]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061bc:	091b      	lsrs	r3, r3, #4
 80061be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061c2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80061c4:	4b82      	ldr	r3, [pc, #520]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c8:	f003 0301 	and.w	r3, r3, #1
 80061cc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80061ce:	4b80      	ldr	r3, [pc, #512]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061d2:	08db      	lsrs	r3, r3, #3
 80061d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	fb02 f303 	mul.w	r3, r2, r3
 80061de:	ee07 3a90 	vmov	s15, r3
 80061e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061e6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	f000 80e1 	beq.w	80063b4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	f000 8083 	beq.w	8006300 <HAL_RCC_GetSysClockFreq+0x204>
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	f200 80a1 	bhi.w	8006344 <HAL_RCC_GetSysClockFreq+0x248>
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d003      	beq.n	8006210 <HAL_RCC_GetSysClockFreq+0x114>
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	2b01      	cmp	r3, #1
 800620c:	d056      	beq.n	80062bc <HAL_RCC_GetSysClockFreq+0x1c0>
 800620e:	e099      	b.n	8006344 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006210:	4b6f      	ldr	r3, [pc, #444]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 0320 	and.w	r3, r3, #32
 8006218:	2b00      	cmp	r3, #0
 800621a:	d02d      	beq.n	8006278 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800621c:	4b6c      	ldr	r3, [pc, #432]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	08db      	lsrs	r3, r3, #3
 8006222:	f003 0303 	and.w	r3, r3, #3
 8006226:	4a6b      	ldr	r2, [pc, #428]	@ (80063d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006228:	fa22 f303 	lsr.w	r3, r2, r3
 800622c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	ee07 3a90 	vmov	s15, r3
 8006234:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	ee07 3a90 	vmov	s15, r3
 800623e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006246:	4b62      	ldr	r3, [pc, #392]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800624a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800624e:	ee07 3a90 	vmov	s15, r3
 8006252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006256:	ed97 6a02 	vldr	s12, [r7, #8]
 800625a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80063e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800625e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006266:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800626a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800626e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006272:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006276:	e087      	b.n	8006388 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	ee07 3a90 	vmov	s15, r3
 800627e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006282:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80063e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800628a:	4b51      	ldr	r3, [pc, #324]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800628c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800628e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006292:	ee07 3a90 	vmov	s15, r3
 8006296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800629a:	ed97 6a02 	vldr	s12, [r7, #8]
 800629e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80063e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80062ba:	e065      	b.n	8006388 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	ee07 3a90 	vmov	s15, r3
 80062c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062c6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80063e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80062ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ce:	4b40      	ldr	r3, [pc, #256]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062d6:	ee07 3a90 	vmov	s15, r3
 80062da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062de:	ed97 6a02 	vldr	s12, [r7, #8]
 80062e2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80063e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80062fe:	e043      	b.n	8006388 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	ee07 3a90 	vmov	s15, r3
 8006306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800630a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80063ec <HAL_RCC_GetSysClockFreq+0x2f0>
 800630e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006312:	4b2f      	ldr	r3, [pc, #188]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800631a:	ee07 3a90 	vmov	s15, r3
 800631e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006322:	ed97 6a02 	vldr	s12, [r7, #8]
 8006326:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80063e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800632a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800632e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006332:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006336:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800633a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800633e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006342:	e021      	b.n	8006388 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	ee07 3a90 	vmov	s15, r3
 800634a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800634e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80063e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006352:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006356:	4b1e      	ldr	r3, [pc, #120]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800635a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800635e:	ee07 3a90 	vmov	s15, r3
 8006362:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006366:	ed97 6a02 	vldr	s12, [r7, #8]
 800636a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80063e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800636e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006372:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006376:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800637a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800637e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006382:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006386:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006388:	4b11      	ldr	r3, [pc, #68]	@ (80063d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800638a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800638c:	0a5b      	lsrs	r3, r3, #9
 800638e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006392:	3301      	adds	r3, #1
 8006394:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	ee07 3a90 	vmov	s15, r3
 800639c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80063a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80063a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063ac:	ee17 3a90 	vmov	r3, s15
 80063b0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80063b2:	e005      	b.n	80063c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80063b4:	2300      	movs	r3, #0
 80063b6:	61bb      	str	r3, [r7, #24]
      break;
 80063b8:	e002      	b.n	80063c0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80063ba:	4b07      	ldr	r3, [pc, #28]	@ (80063d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80063bc:	61bb      	str	r3, [r7, #24]
      break;
 80063be:	bf00      	nop
  }

  return sysclockfreq;
 80063c0:	69bb      	ldr	r3, [r7, #24]
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3724      	adds	r7, #36	@ 0x24
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	58024400 	.word	0x58024400
 80063d4:	03d09000 	.word	0x03d09000
 80063d8:	003d0900 	.word	0x003d0900
 80063dc:	00f42400 	.word	0x00f42400
 80063e0:	46000000 	.word	0x46000000
 80063e4:	4c742400 	.word	0x4c742400
 80063e8:	4a742400 	.word	0x4a742400
 80063ec:	4b742400 	.word	0x4b742400

080063f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b082      	sub	sp, #8
 80063f4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80063f6:	f7ff fe81 	bl	80060fc <HAL_RCC_GetSysClockFreq>
 80063fa:	4602      	mov	r2, r0
 80063fc:	4b10      	ldr	r3, [pc, #64]	@ (8006440 <HAL_RCC_GetHCLKFreq+0x50>)
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	0a1b      	lsrs	r3, r3, #8
 8006402:	f003 030f 	and.w	r3, r3, #15
 8006406:	490f      	ldr	r1, [pc, #60]	@ (8006444 <HAL_RCC_GetHCLKFreq+0x54>)
 8006408:	5ccb      	ldrb	r3, [r1, r3]
 800640a:	f003 031f 	and.w	r3, r3, #31
 800640e:	fa22 f303 	lsr.w	r3, r2, r3
 8006412:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006414:	4b0a      	ldr	r3, [pc, #40]	@ (8006440 <HAL_RCC_GetHCLKFreq+0x50>)
 8006416:	699b      	ldr	r3, [r3, #24]
 8006418:	f003 030f 	and.w	r3, r3, #15
 800641c:	4a09      	ldr	r2, [pc, #36]	@ (8006444 <HAL_RCC_GetHCLKFreq+0x54>)
 800641e:	5cd3      	ldrb	r3, [r2, r3]
 8006420:	f003 031f 	and.w	r3, r3, #31
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	fa22 f303 	lsr.w	r3, r2, r3
 800642a:	4a07      	ldr	r2, [pc, #28]	@ (8006448 <HAL_RCC_GetHCLKFreq+0x58>)
 800642c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800642e:	4a07      	ldr	r2, [pc, #28]	@ (800644c <HAL_RCC_GetHCLKFreq+0x5c>)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006434:	4b04      	ldr	r3, [pc, #16]	@ (8006448 <HAL_RCC_GetHCLKFreq+0x58>)
 8006436:	681b      	ldr	r3, [r3, #0]
}
 8006438:	4618      	mov	r0, r3
 800643a:	3708      	adds	r7, #8
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}
 8006440:	58024400 	.word	0x58024400
 8006444:	08008cb8 	.word	0x08008cb8
 8006448:	24000004 	.word	0x24000004
 800644c:	24000000 	.word	0x24000000

08006450 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006454:	f7ff ffcc 	bl	80063f0 <HAL_RCC_GetHCLKFreq>
 8006458:	4602      	mov	r2, r0
 800645a:	4b06      	ldr	r3, [pc, #24]	@ (8006474 <HAL_RCC_GetPCLK1Freq+0x24>)
 800645c:	69db      	ldr	r3, [r3, #28]
 800645e:	091b      	lsrs	r3, r3, #4
 8006460:	f003 0307 	and.w	r3, r3, #7
 8006464:	4904      	ldr	r1, [pc, #16]	@ (8006478 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006466:	5ccb      	ldrb	r3, [r1, r3]
 8006468:	f003 031f 	and.w	r3, r3, #31
 800646c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006470:	4618      	mov	r0, r3
 8006472:	bd80      	pop	{r7, pc}
 8006474:	58024400 	.word	0x58024400
 8006478:	08008cb8 	.word	0x08008cb8

0800647c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800647c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006480:	b0c6      	sub	sp, #280	@ 0x118
 8006482:	af00      	add	r7, sp, #0
 8006484:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006488:	2300      	movs	r3, #0
 800648a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800648e:	2300      	movs	r3, #0
 8006490:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006494:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80064a0:	2500      	movs	r5, #0
 80064a2:	ea54 0305 	orrs.w	r3, r4, r5
 80064a6:	d049      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80064a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80064b2:	d02f      	beq.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80064b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80064b8:	d828      	bhi.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80064ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80064be:	d01a      	beq.n	80064f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80064c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80064c4:	d822      	bhi.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d003      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80064ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064ce:	d007      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80064d0:	e01c      	b.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064d2:	4bab      	ldr	r3, [pc, #684]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80064d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d6:	4aaa      	ldr	r2, [pc, #680]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80064d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80064de:	e01a      	b.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80064e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064e4:	3308      	adds	r3, #8
 80064e6:	2102      	movs	r1, #2
 80064e8:	4618      	mov	r0, r3
 80064ea:	f002 fa49 	bl	8008980 <RCCEx_PLL2_Config>
 80064ee:	4603      	mov	r3, r0
 80064f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80064f4:	e00f      	b.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80064f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064fa:	3328      	adds	r3, #40	@ 0x28
 80064fc:	2102      	movs	r1, #2
 80064fe:	4618      	mov	r0, r3
 8006500:	f002 faf0 	bl	8008ae4 <RCCEx_PLL3_Config>
 8006504:	4603      	mov	r3, r0
 8006506:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800650a:	e004      	b.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006512:	e000      	b.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006514:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006516:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800651a:	2b00      	cmp	r3, #0
 800651c:	d10a      	bne.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800651e:	4b98      	ldr	r3, [pc, #608]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006522:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006526:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800652a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800652c:	4a94      	ldr	r2, [pc, #592]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800652e:	430b      	orrs	r3, r1
 8006530:	6513      	str	r3, [r2, #80]	@ 0x50
 8006532:	e003      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006534:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006538:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800653c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006544:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006548:	f04f 0900 	mov.w	r9, #0
 800654c:	ea58 0309 	orrs.w	r3, r8, r9
 8006550:	d047      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006552:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006558:	2b04      	cmp	r3, #4
 800655a:	d82a      	bhi.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800655c:	a201      	add	r2, pc, #4	@ (adr r2, 8006564 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800655e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006562:	bf00      	nop
 8006564:	08006579 	.word	0x08006579
 8006568:	08006587 	.word	0x08006587
 800656c:	0800659d 	.word	0x0800659d
 8006570:	080065bb 	.word	0x080065bb
 8006574:	080065bb 	.word	0x080065bb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006578:	4b81      	ldr	r3, [pc, #516]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800657a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800657c:	4a80      	ldr	r2, [pc, #512]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800657e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006582:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006584:	e01a      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006586:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800658a:	3308      	adds	r3, #8
 800658c:	2100      	movs	r1, #0
 800658e:	4618      	mov	r0, r3
 8006590:	f002 f9f6 	bl	8008980 <RCCEx_PLL2_Config>
 8006594:	4603      	mov	r3, r0
 8006596:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800659a:	e00f      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800659c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065a0:	3328      	adds	r3, #40	@ 0x28
 80065a2:	2100      	movs	r1, #0
 80065a4:	4618      	mov	r0, r3
 80065a6:	f002 fa9d 	bl	8008ae4 <RCCEx_PLL3_Config>
 80065aa:	4603      	mov	r3, r0
 80065ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80065b0:	e004      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80065b8:	e000      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80065ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d10a      	bne.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80065c4:	4b6e      	ldr	r3, [pc, #440]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065c8:	f023 0107 	bic.w	r1, r3, #7
 80065cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065d2:	4a6b      	ldr	r2, [pc, #428]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065d4:	430b      	orrs	r3, r1
 80065d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80065d8:	e003      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065de:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80065e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ea:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80065ee:	f04f 0b00 	mov.w	fp, #0
 80065f2:	ea5a 030b 	orrs.w	r3, sl, fp
 80065f6:	d05b      	beq.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80065f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006600:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006604:	d03b      	beq.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006606:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800660a:	d834      	bhi.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800660c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006610:	d037      	beq.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006612:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006616:	d82e      	bhi.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006618:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800661c:	d033      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800661e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006622:	d828      	bhi.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006624:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006628:	d01a      	beq.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800662a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800662e:	d822      	bhi.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006630:	2b00      	cmp	r3, #0
 8006632:	d003      	beq.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006634:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006638:	d007      	beq.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800663a:	e01c      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800663c:	4b50      	ldr	r3, [pc, #320]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800663e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006640:	4a4f      	ldr	r2, [pc, #316]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006642:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006646:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006648:	e01e      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800664a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800664e:	3308      	adds	r3, #8
 8006650:	2100      	movs	r1, #0
 8006652:	4618      	mov	r0, r3
 8006654:	f002 f994 	bl	8008980 <RCCEx_PLL2_Config>
 8006658:	4603      	mov	r3, r0
 800665a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800665e:	e013      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006660:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006664:	3328      	adds	r3, #40	@ 0x28
 8006666:	2100      	movs	r1, #0
 8006668:	4618      	mov	r0, r3
 800666a:	f002 fa3b 	bl	8008ae4 <RCCEx_PLL3_Config>
 800666e:	4603      	mov	r3, r0
 8006670:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006674:	e008      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800667c:	e004      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800667e:	bf00      	nop
 8006680:	e002      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006682:	bf00      	nop
 8006684:	e000      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006686:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006688:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10b      	bne.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006690:	4b3b      	ldr	r3, [pc, #236]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006694:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006698:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800669c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80066a0:	4a37      	ldr	r2, [pc, #220]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80066a2:	430b      	orrs	r3, r1
 80066a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80066a6:	e003      	b.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80066b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80066bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80066c0:	2300      	movs	r3, #0
 80066c2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80066c6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80066ca:	460b      	mov	r3, r1
 80066cc:	4313      	orrs	r3, r2
 80066ce:	d05d      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80066d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066d4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80066d8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80066dc:	d03b      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80066de:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80066e2:	d834      	bhi.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80066e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80066e8:	d037      	beq.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80066ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80066ee:	d82e      	bhi.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80066f0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80066f4:	d033      	beq.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80066f6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80066fa:	d828      	bhi.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80066fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006700:	d01a      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006702:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006706:	d822      	bhi.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006708:	2b00      	cmp	r3, #0
 800670a:	d003      	beq.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800670c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006710:	d007      	beq.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006712:	e01c      	b.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006714:	4b1a      	ldr	r3, [pc, #104]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006718:	4a19      	ldr	r2, [pc, #100]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800671a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800671e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006720:	e01e      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006722:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006726:	3308      	adds	r3, #8
 8006728:	2100      	movs	r1, #0
 800672a:	4618      	mov	r0, r3
 800672c:	f002 f928 	bl	8008980 <RCCEx_PLL2_Config>
 8006730:	4603      	mov	r3, r0
 8006732:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006736:	e013      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006738:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800673c:	3328      	adds	r3, #40	@ 0x28
 800673e:	2100      	movs	r1, #0
 8006740:	4618      	mov	r0, r3
 8006742:	f002 f9cf 	bl	8008ae4 <RCCEx_PLL3_Config>
 8006746:	4603      	mov	r3, r0
 8006748:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800674c:	e008      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006754:	e004      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006756:	bf00      	nop
 8006758:	e002      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800675a:	bf00      	nop
 800675c:	e000      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800675e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006760:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006764:	2b00      	cmp	r3, #0
 8006766:	d10d      	bne.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006768:	4b05      	ldr	r3, [pc, #20]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800676a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800676c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006770:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006774:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006778:	4a01      	ldr	r2, [pc, #4]	@ (8006780 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800677a:	430b      	orrs	r3, r1
 800677c:	6593      	str	r3, [r2, #88]	@ 0x58
 800677e:	e005      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006780:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006784:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006788:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800678c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006794:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006798:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800679c:	2300      	movs	r3, #0
 800679e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80067a2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80067a6:	460b      	mov	r3, r1
 80067a8:	4313      	orrs	r3, r2
 80067aa:	d03a      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80067ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067b2:	2b30      	cmp	r3, #48	@ 0x30
 80067b4:	d01f      	beq.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80067b6:	2b30      	cmp	r3, #48	@ 0x30
 80067b8:	d819      	bhi.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x372>
 80067ba:	2b20      	cmp	r3, #32
 80067bc:	d00c      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80067be:	2b20      	cmp	r3, #32
 80067c0:	d815      	bhi.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x372>
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d019      	beq.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80067c6:	2b10      	cmp	r3, #16
 80067c8:	d111      	bne.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067ca:	4baa      	ldr	r3, [pc, #680]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ce:	4aa9      	ldr	r2, [pc, #676]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80067d6:	e011      	b.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80067d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067dc:	3308      	adds	r3, #8
 80067de:	2102      	movs	r1, #2
 80067e0:	4618      	mov	r0, r3
 80067e2:	f002 f8cd 	bl	8008980 <RCCEx_PLL2_Config>
 80067e6:	4603      	mov	r3, r0
 80067e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80067ec:	e006      	b.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80067f4:	e002      	b.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80067f6:	bf00      	nop
 80067f8:	e000      	b.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80067fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006800:	2b00      	cmp	r3, #0
 8006802:	d10a      	bne.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006804:	4b9b      	ldr	r3, [pc, #620]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006808:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800680c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006812:	4a98      	ldr	r2, [pc, #608]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006814:	430b      	orrs	r3, r1
 8006816:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006818:	e003      	b.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800681a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800681e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006822:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800682a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800682e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006832:	2300      	movs	r3, #0
 8006834:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006838:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800683c:	460b      	mov	r3, r1
 800683e:	4313      	orrs	r3, r2
 8006840:	d051      	beq.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006842:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006848:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800684c:	d035      	beq.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800684e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006852:	d82e      	bhi.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006854:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006858:	d031      	beq.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x442>
 800685a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800685e:	d828      	bhi.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006864:	d01a      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006866:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800686a:	d822      	bhi.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800686c:	2b00      	cmp	r3, #0
 800686e:	d003      	beq.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006870:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006874:	d007      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006876:	e01c      	b.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006878:	4b7e      	ldr	r3, [pc, #504]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800687a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687c:	4a7d      	ldr	r2, [pc, #500]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800687e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006882:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006884:	e01c      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006886:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800688a:	3308      	adds	r3, #8
 800688c:	2100      	movs	r1, #0
 800688e:	4618      	mov	r0, r3
 8006890:	f002 f876 	bl	8008980 <RCCEx_PLL2_Config>
 8006894:	4603      	mov	r3, r0
 8006896:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800689a:	e011      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800689c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068a0:	3328      	adds	r3, #40	@ 0x28
 80068a2:	2100      	movs	r1, #0
 80068a4:	4618      	mov	r0, r3
 80068a6:	f002 f91d 	bl	8008ae4 <RCCEx_PLL3_Config>
 80068aa:	4603      	mov	r3, r0
 80068ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80068b0:	e006      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80068b8:	e002      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80068ba:	bf00      	nop
 80068bc:	e000      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80068be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d10a      	bne.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80068c8:	4b6a      	ldr	r3, [pc, #424]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068cc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80068d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068d6:	4a67      	ldr	r2, [pc, #412]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068d8:	430b      	orrs	r3, r1
 80068da:	6513      	str	r3, [r2, #80]	@ 0x50
 80068dc:	e003      	b.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80068e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ee:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80068f2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80068f6:	2300      	movs	r3, #0
 80068f8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80068fc:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006900:	460b      	mov	r3, r1
 8006902:	4313      	orrs	r3, r2
 8006904:	d053      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006906:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800690a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800690c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006910:	d033      	beq.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8006912:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006916:	d82c      	bhi.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006918:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800691c:	d02f      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x502>
 800691e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006922:	d826      	bhi.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006924:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006928:	d02b      	beq.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800692a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800692e:	d820      	bhi.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006930:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006934:	d012      	beq.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8006936:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800693a:	d81a      	bhi.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800693c:	2b00      	cmp	r3, #0
 800693e:	d022      	beq.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006944:	d115      	bne.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006946:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800694a:	3308      	adds	r3, #8
 800694c:	2101      	movs	r1, #1
 800694e:	4618      	mov	r0, r3
 8006950:	f002 f816 	bl	8008980 <RCCEx_PLL2_Config>
 8006954:	4603      	mov	r3, r0
 8006956:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800695a:	e015      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800695c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006960:	3328      	adds	r3, #40	@ 0x28
 8006962:	2101      	movs	r1, #1
 8006964:	4618      	mov	r0, r3
 8006966:	f002 f8bd 	bl	8008ae4 <RCCEx_PLL3_Config>
 800696a:	4603      	mov	r3, r0
 800696c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006970:	e00a      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006978:	e006      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800697a:	bf00      	nop
 800697c:	e004      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800697e:	bf00      	nop
 8006980:	e002      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006982:	bf00      	nop
 8006984:	e000      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006986:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006988:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800698c:	2b00      	cmp	r3, #0
 800698e:	d10a      	bne.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006990:	4b38      	ldr	r3, [pc, #224]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006994:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006998:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800699c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800699e:	4a35      	ldr	r2, [pc, #212]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80069a0:	430b      	orrs	r3, r1
 80069a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80069a4:	e003      	b.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069aa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80069ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80069ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80069be:	2300      	movs	r3, #0
 80069c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80069c4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80069c8:	460b      	mov	r3, r1
 80069ca:	4313      	orrs	r3, r2
 80069cc:	d058      	beq.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80069ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069d2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80069d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069da:	d033      	beq.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80069dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069e0:	d82c      	bhi.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80069e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069e6:	d02f      	beq.n	8006a48 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80069e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ec:	d826      	bhi.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80069ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80069f2:	d02b      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80069f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80069f8:	d820      	bhi.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80069fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069fe:	d012      	beq.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006a00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a04:	d81a      	bhi.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d022      	beq.n	8006a50 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006a0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a0e:	d115      	bne.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a14:	3308      	adds	r3, #8
 8006a16:	2101      	movs	r1, #1
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f001 ffb1 	bl	8008980 <RCCEx_PLL2_Config>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006a24:	e015      	b.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a2a:	3328      	adds	r3, #40	@ 0x28
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f002 f858 	bl	8008ae4 <RCCEx_PLL3_Config>
 8006a34:	4603      	mov	r3, r0
 8006a36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006a3a:	e00a      	b.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a42:	e006      	b.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006a44:	bf00      	nop
 8006a46:	e004      	b.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006a48:	bf00      	nop
 8006a4a:	e002      	b.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006a4c:	bf00      	nop
 8006a4e:	e000      	b.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006a50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a52:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d10e      	bne.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006a5a:	4b06      	ldr	r3, [pc, #24]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a5e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006a62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a66:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006a6a:	4a02      	ldr	r2, [pc, #8]	@ (8006a74 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006a6c:	430b      	orrs	r3, r1
 8006a6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a70:	e006      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006a72:	bf00      	nop
 8006a74:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006a80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a88:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006a8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a90:	2300      	movs	r3, #0
 8006a92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006a96:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	d037      	beq.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006aa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006aa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006aa6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006aaa:	d00e      	beq.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8006aac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ab0:	d816      	bhi.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d018      	beq.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8006ab6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006aba:	d111      	bne.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006abc:	4bc4      	ldr	r3, [pc, #784]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ac0:	4ac3      	ldr	r2, [pc, #780]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ac2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ac6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006ac8:	e00f      	b.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006aca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ace:	3308      	adds	r3, #8
 8006ad0:	2101      	movs	r1, #1
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f001 ff54 	bl	8008980 <RCCEx_PLL2_Config>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006ade:	e004      	b.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ae6:	e000      	b.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006ae8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006aea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d10a      	bne.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006af2:	4bb7      	ldr	r3, [pc, #732]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006af6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006afe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b00:	4ab3      	ldr	r2, [pc, #716]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b02:	430b      	orrs	r3, r1
 8006b04:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b06:	e003      	b.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006b10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b18:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006b1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b20:	2300      	movs	r3, #0
 8006b22:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006b26:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006b2a:	460b      	mov	r3, r1
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	d039      	beq.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006b30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b36:	2b03      	cmp	r3, #3
 8006b38:	d81c      	bhi.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8006b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006b40 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b40:	08006b7d 	.word	0x08006b7d
 8006b44:	08006b51 	.word	0x08006b51
 8006b48:	08006b5f 	.word	0x08006b5f
 8006b4c:	08006b7d 	.word	0x08006b7d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b50:	4b9f      	ldr	r3, [pc, #636]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b54:	4a9e      	ldr	r2, [pc, #632]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006b5c:	e00f      	b.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b62:	3308      	adds	r3, #8
 8006b64:	2102      	movs	r1, #2
 8006b66:	4618      	mov	r0, r3
 8006b68:	f001 ff0a 	bl	8008980 <RCCEx_PLL2_Config>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006b72:	e004      	b.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b7a:	e000      	b.n	8006b7e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8006b7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d10a      	bne.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006b86:	4b92      	ldr	r3, [pc, #584]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b8a:	f023 0103 	bic.w	r1, r3, #3
 8006b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b94:	4a8e      	ldr	r2, [pc, #568]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b96:	430b      	orrs	r3, r1
 8006b98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b9a:	e003      	b.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ba0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bac:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006bb0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006bba:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	f000 8099 	beq.w	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006bc6:	4b83      	ldr	r3, [pc, #524]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a82      	ldr	r2, [pc, #520]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006bcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bd0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006bd2:	f7fa f813 	bl	8000bfc <HAL_GetTick>
 8006bd6:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006bda:	e00b      	b.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bdc:	f7fa f80e 	bl	8000bfc <HAL_GetTick>
 8006be0:	4602      	mov	r2, r0
 8006be2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	2b64      	cmp	r3, #100	@ 0x64
 8006bea:	d903      	bls.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006bec:	2303      	movs	r3, #3
 8006bee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006bf2:	e005      	b.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006bf4:	4b77      	ldr	r3, [pc, #476]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d0ed      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006c00:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d173      	bne.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006c08:	4b71      	ldr	r3, [pc, #452]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c0a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006c0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c10:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006c14:	4053      	eors	r3, r2
 8006c16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d015      	beq.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c1e:	4b6c      	ldr	r3, [pc, #432]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c26:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c2a:	4b69      	ldr	r3, [pc, #420]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c2e:	4a68      	ldr	r2, [pc, #416]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c34:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c36:	4b66      	ldr	r3, [pc, #408]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c3a:	4a65      	ldr	r2, [pc, #404]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c40:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006c42:	4a63      	ldr	r2, [pc, #396]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c48:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006c4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c4e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006c52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c56:	d118      	bne.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c58:	f7f9 ffd0 	bl	8000bfc <HAL_GetTick>
 8006c5c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c60:	e00d      	b.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c62:	f7f9 ffcb 	bl	8000bfc <HAL_GetTick>
 8006c66:	4602      	mov	r2, r0
 8006c68:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006c6c:	1ad2      	subs	r2, r2, r3
 8006c6e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d903      	bls.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8006c76:	2303      	movs	r3, #3
 8006c78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8006c7c:	e005      	b.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c7e:	4b54      	ldr	r3, [pc, #336]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c82:	f003 0302 	and.w	r3, r3, #2
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d0eb      	beq.n	8006c62 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8006c8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d129      	bne.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c96:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006c9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ca2:	d10e      	bne.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8006ca4:	4b4a      	ldr	r3, [pc, #296]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006cac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cb0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006cb4:	091a      	lsrs	r2, r3, #4
 8006cb6:	4b48      	ldr	r3, [pc, #288]	@ (8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006cb8:	4013      	ands	r3, r2
 8006cba:	4a45      	ldr	r2, [pc, #276]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cbc:	430b      	orrs	r3, r1
 8006cbe:	6113      	str	r3, [r2, #16]
 8006cc0:	e005      	b.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x852>
 8006cc2:	4b43      	ldr	r3, [pc, #268]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	4a42      	ldr	r2, [pc, #264]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cc8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006ccc:	6113      	str	r3, [r2, #16]
 8006cce:	4b40      	ldr	r3, [pc, #256]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006cd0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006cd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cd6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006cda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cde:	4a3c      	ldr	r2, [pc, #240]	@ (8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ce0:	430b      	orrs	r3, r1
 8006ce2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ce4:	e008      	b.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006ce6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8006cee:	e003      	b.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cf4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d00:	f002 0301 	and.w	r3, r2, #1
 8006d04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006d08:	2300      	movs	r3, #0
 8006d0a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006d0e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006d12:	460b      	mov	r3, r1
 8006d14:	4313      	orrs	r3, r2
 8006d16:	f000 808f 	beq.w	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006d1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d20:	2b28      	cmp	r3, #40	@ 0x28
 8006d22:	d871      	bhi.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006d24:	a201      	add	r2, pc, #4	@ (adr r2, 8006d2c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d2a:	bf00      	nop
 8006d2c:	08006e11 	.word	0x08006e11
 8006d30:	08006e09 	.word	0x08006e09
 8006d34:	08006e09 	.word	0x08006e09
 8006d38:	08006e09 	.word	0x08006e09
 8006d3c:	08006e09 	.word	0x08006e09
 8006d40:	08006e09 	.word	0x08006e09
 8006d44:	08006e09 	.word	0x08006e09
 8006d48:	08006e09 	.word	0x08006e09
 8006d4c:	08006ddd 	.word	0x08006ddd
 8006d50:	08006e09 	.word	0x08006e09
 8006d54:	08006e09 	.word	0x08006e09
 8006d58:	08006e09 	.word	0x08006e09
 8006d5c:	08006e09 	.word	0x08006e09
 8006d60:	08006e09 	.word	0x08006e09
 8006d64:	08006e09 	.word	0x08006e09
 8006d68:	08006e09 	.word	0x08006e09
 8006d6c:	08006df3 	.word	0x08006df3
 8006d70:	08006e09 	.word	0x08006e09
 8006d74:	08006e09 	.word	0x08006e09
 8006d78:	08006e09 	.word	0x08006e09
 8006d7c:	08006e09 	.word	0x08006e09
 8006d80:	08006e09 	.word	0x08006e09
 8006d84:	08006e09 	.word	0x08006e09
 8006d88:	08006e09 	.word	0x08006e09
 8006d8c:	08006e11 	.word	0x08006e11
 8006d90:	08006e09 	.word	0x08006e09
 8006d94:	08006e09 	.word	0x08006e09
 8006d98:	08006e09 	.word	0x08006e09
 8006d9c:	08006e09 	.word	0x08006e09
 8006da0:	08006e09 	.word	0x08006e09
 8006da4:	08006e09 	.word	0x08006e09
 8006da8:	08006e09 	.word	0x08006e09
 8006dac:	08006e11 	.word	0x08006e11
 8006db0:	08006e09 	.word	0x08006e09
 8006db4:	08006e09 	.word	0x08006e09
 8006db8:	08006e09 	.word	0x08006e09
 8006dbc:	08006e09 	.word	0x08006e09
 8006dc0:	08006e09 	.word	0x08006e09
 8006dc4:	08006e09 	.word	0x08006e09
 8006dc8:	08006e09 	.word	0x08006e09
 8006dcc:	08006e11 	.word	0x08006e11
 8006dd0:	58024400 	.word	0x58024400
 8006dd4:	58024800 	.word	0x58024800
 8006dd8:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ddc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006de0:	3308      	adds	r3, #8
 8006de2:	2101      	movs	r1, #1
 8006de4:	4618      	mov	r0, r3
 8006de6:	f001 fdcb 	bl	8008980 <RCCEx_PLL2_Config>
 8006dea:	4603      	mov	r3, r0
 8006dec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006df0:	e00f      	b.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006df2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006df6:	3328      	adds	r3, #40	@ 0x28
 8006df8:	2101      	movs	r1, #1
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f001 fe72 	bl	8008ae4 <RCCEx_PLL3_Config>
 8006e00:	4603      	mov	r3, r0
 8006e02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006e06:	e004      	b.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e0e:	e000      	b.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8006e10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e12:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d10a      	bne.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006e1a:	4bbf      	ldr	r3, [pc, #764]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e1e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006e22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e28:	4abb      	ldr	r2, [pc, #748]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006e2a:	430b      	orrs	r3, r1
 8006e2c:	6553      	str	r3, [r2, #84]	@ 0x54
 8006e2e:	e003      	b.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e40:	f002 0302 	and.w	r3, r2, #2
 8006e44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e48:	2300      	movs	r3, #0
 8006e4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e4e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006e52:	460b      	mov	r3, r1
 8006e54:	4313      	orrs	r3, r2
 8006e56:	d041      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006e58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e5e:	2b05      	cmp	r3, #5
 8006e60:	d824      	bhi.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8006e62:	a201      	add	r2, pc, #4	@ (adr r2, 8006e68 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8006e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e68:	08006eb5 	.word	0x08006eb5
 8006e6c:	08006e81 	.word	0x08006e81
 8006e70:	08006e97 	.word	0x08006e97
 8006e74:	08006eb5 	.word	0x08006eb5
 8006e78:	08006eb5 	.word	0x08006eb5
 8006e7c:	08006eb5 	.word	0x08006eb5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e84:	3308      	adds	r3, #8
 8006e86:	2101      	movs	r1, #1
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f001 fd79 	bl	8008980 <RCCEx_PLL2_Config>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006e94:	e00f      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e9a:	3328      	adds	r3, #40	@ 0x28
 8006e9c:	2101      	movs	r1, #1
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f001 fe20 	bl	8008ae4 <RCCEx_PLL3_Config>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006eaa:	e004      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006eb2:	e000      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8006eb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006eb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10a      	bne.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006ebe:	4b96      	ldr	r3, [pc, #600]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ec2:	f023 0107 	bic.w	r1, r3, #7
 8006ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ecc:	4a92      	ldr	r2, [pc, #584]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ece:	430b      	orrs	r3, r1
 8006ed0:	6553      	str	r3, [r2, #84]	@ 0x54
 8006ed2:	e003      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ed4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ed8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006edc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee4:	f002 0304 	and.w	r3, r2, #4
 8006ee8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006eec:	2300      	movs	r3, #0
 8006eee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ef2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006ef6:	460b      	mov	r3, r1
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	d044      	beq.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f04:	2b05      	cmp	r3, #5
 8006f06:	d825      	bhi.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8006f08:	a201      	add	r2, pc, #4	@ (adr r2, 8006f10 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8006f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f0e:	bf00      	nop
 8006f10:	08006f5d 	.word	0x08006f5d
 8006f14:	08006f29 	.word	0x08006f29
 8006f18:	08006f3f 	.word	0x08006f3f
 8006f1c:	08006f5d 	.word	0x08006f5d
 8006f20:	08006f5d 	.word	0x08006f5d
 8006f24:	08006f5d 	.word	0x08006f5d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f2c:	3308      	adds	r3, #8
 8006f2e:	2101      	movs	r1, #1
 8006f30:	4618      	mov	r0, r3
 8006f32:	f001 fd25 	bl	8008980 <RCCEx_PLL2_Config>
 8006f36:	4603      	mov	r3, r0
 8006f38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006f3c:	e00f      	b.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006f3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f42:	3328      	adds	r3, #40	@ 0x28
 8006f44:	2101      	movs	r1, #1
 8006f46:	4618      	mov	r0, r3
 8006f48:	f001 fdcc 	bl	8008ae4 <RCCEx_PLL3_Config>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006f52:	e004      	b.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f5a:	e000      	b.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8006f5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d10b      	bne.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006f66:	4b6c      	ldr	r3, [pc, #432]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f6a:	f023 0107 	bic.w	r1, r3, #7
 8006f6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f76:	4a68      	ldr	r2, [pc, #416]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006f78:	430b      	orrs	r3, r1
 8006f7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f7c:	e003      	b.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f82:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006f86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f8e:	f002 0320 	and.w	r3, r2, #32
 8006f92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f96:	2300      	movs	r3, #0
 8006f98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006f9c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	d055      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006faa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006fb2:	d033      	beq.n	800701c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8006fb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006fb8:	d82c      	bhi.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fbe:	d02f      	beq.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fc4:	d826      	bhi.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006fc6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fca:	d02b      	beq.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8006fcc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fd0:	d820      	bhi.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006fd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fd6:	d012      	beq.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8006fd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fdc:	d81a      	bhi.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d022      	beq.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006fe2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fe6:	d115      	bne.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006fe8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fec:	3308      	adds	r3, #8
 8006fee:	2100      	movs	r1, #0
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f001 fcc5 	bl	8008980 <RCCEx_PLL2_Config>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006ffc:	e015      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006ffe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007002:	3328      	adds	r3, #40	@ 0x28
 8007004:	2102      	movs	r1, #2
 8007006:	4618      	mov	r0, r3
 8007008:	f001 fd6c 	bl	8008ae4 <RCCEx_PLL3_Config>
 800700c:	4603      	mov	r3, r0
 800700e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007012:	e00a      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800701a:	e006      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800701c:	bf00      	nop
 800701e:	e004      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007020:	bf00      	nop
 8007022:	e002      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007024:	bf00      	nop
 8007026:	e000      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007028:	bf00      	nop
    }

    if (ret == HAL_OK)
 800702a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800702e:	2b00      	cmp	r3, #0
 8007030:	d10b      	bne.n	800704a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007032:	4b39      	ldr	r3, [pc, #228]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007036:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800703a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800703e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007042:	4a35      	ldr	r2, [pc, #212]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007044:	430b      	orrs	r3, r1
 8007046:	6553      	str	r3, [r2, #84]	@ 0x54
 8007048:	e003      	b.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800704a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800704e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800705e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007062:	2300      	movs	r3, #0
 8007064:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007068:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800706c:	460b      	mov	r3, r1
 800706e:	4313      	orrs	r3, r2
 8007070:	d058      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007072:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007076:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800707a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800707e:	d033      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007080:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007084:	d82c      	bhi.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800708a:	d02f      	beq.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800708c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007090:	d826      	bhi.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007092:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007096:	d02b      	beq.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007098:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800709c:	d820      	bhi.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800709e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070a2:	d012      	beq.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80070a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070a8:	d81a      	bhi.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d022      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80070ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070b2:	d115      	bne.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070b8:	3308      	adds	r3, #8
 80070ba:	2100      	movs	r1, #0
 80070bc:	4618      	mov	r0, r3
 80070be:	f001 fc5f 	bl	8008980 <RCCEx_PLL2_Config>
 80070c2:	4603      	mov	r3, r0
 80070c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80070c8:	e015      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80070ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ce:	3328      	adds	r3, #40	@ 0x28
 80070d0:	2102      	movs	r1, #2
 80070d2:	4618      	mov	r0, r3
 80070d4:	f001 fd06 	bl	8008ae4 <RCCEx_PLL3_Config>
 80070d8:	4603      	mov	r3, r0
 80070da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80070de:	e00a      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80070e6:	e006      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80070e8:	bf00      	nop
 80070ea:	e004      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80070ec:	bf00      	nop
 80070ee:	e002      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80070f0:	bf00      	nop
 80070f2:	e000      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80070f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d10e      	bne.n	800711c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80070fe:	4b06      	ldr	r3, [pc, #24]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007102:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007106:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800710a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800710e:	4a02      	ldr	r2, [pc, #8]	@ (8007118 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007110:	430b      	orrs	r3, r1
 8007112:	6593      	str	r3, [r2, #88]	@ 0x58
 8007114:	e006      	b.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8007116:	bf00      	nop
 8007118:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800711c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007120:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007130:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007134:	2300      	movs	r3, #0
 8007136:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800713a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800713e:	460b      	mov	r3, r1
 8007140:	4313      	orrs	r3, r2
 8007142:	d055      	beq.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007148:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800714c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007150:	d033      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007152:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007156:	d82c      	bhi.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007158:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800715c:	d02f      	beq.n	80071be <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800715e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007162:	d826      	bhi.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007164:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007168:	d02b      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800716a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800716e:	d820      	bhi.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007170:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007174:	d012      	beq.n	800719c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007176:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800717a:	d81a      	bhi.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800717c:	2b00      	cmp	r3, #0
 800717e:	d022      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007180:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007184:	d115      	bne.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800718a:	3308      	adds	r3, #8
 800718c:	2100      	movs	r1, #0
 800718e:	4618      	mov	r0, r3
 8007190:	f001 fbf6 	bl	8008980 <RCCEx_PLL2_Config>
 8007194:	4603      	mov	r3, r0
 8007196:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800719a:	e015      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800719c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071a0:	3328      	adds	r3, #40	@ 0x28
 80071a2:	2102      	movs	r1, #2
 80071a4:	4618      	mov	r0, r3
 80071a6:	f001 fc9d 	bl	8008ae4 <RCCEx_PLL3_Config>
 80071aa:	4603      	mov	r3, r0
 80071ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80071b0:	e00a      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80071b8:	e006      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80071ba:	bf00      	nop
 80071bc:	e004      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80071be:	bf00      	nop
 80071c0:	e002      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80071c2:	bf00      	nop
 80071c4:	e000      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80071c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d10b      	bne.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80071d0:	4ba0      	ldr	r3, [pc, #640]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80071d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071d4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80071d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80071e0:	4a9c      	ldr	r2, [pc, #624]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80071e2:	430b      	orrs	r3, r1
 80071e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80071e6:	e003      	b.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80071f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f8:	f002 0308 	and.w	r3, r2, #8
 80071fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007200:	2300      	movs	r3, #0
 8007202:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007206:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800720a:	460b      	mov	r3, r1
 800720c:	4313      	orrs	r3, r2
 800720e:	d01e      	beq.n	800724e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007214:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007218:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800721c:	d10c      	bne.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800721e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007222:	3328      	adds	r3, #40	@ 0x28
 8007224:	2102      	movs	r1, #2
 8007226:	4618      	mov	r0, r3
 8007228:	f001 fc5c 	bl	8008ae4 <RCCEx_PLL3_Config>
 800722c:	4603      	mov	r3, r0
 800722e:	2b00      	cmp	r3, #0
 8007230:	d002      	beq.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007238:	4b86      	ldr	r3, [pc, #536]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800723a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800723c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007240:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007248:	4a82      	ldr	r2, [pc, #520]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800724a:	430b      	orrs	r3, r1
 800724c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800724e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007256:	f002 0310 	and.w	r3, r2, #16
 800725a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800725e:	2300      	movs	r3, #0
 8007260:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007264:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007268:	460b      	mov	r3, r1
 800726a:	4313      	orrs	r3, r2
 800726c:	d01e      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800726e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007272:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007276:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800727a:	d10c      	bne.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800727c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007280:	3328      	adds	r3, #40	@ 0x28
 8007282:	2102      	movs	r1, #2
 8007284:	4618      	mov	r0, r3
 8007286:	f001 fc2d 	bl	8008ae4 <RCCEx_PLL3_Config>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d002      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007296:	4b6f      	ldr	r3, [pc, #444]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800729a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800729e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072a6:	4a6b      	ldr	r2, [pc, #428]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80072a8:	430b      	orrs	r3, r1
 80072aa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80072ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80072b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80072ba:	2300      	movs	r3, #0
 80072bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80072be:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80072c2:	460b      	mov	r3, r1
 80072c4:	4313      	orrs	r3, r2
 80072c6:	d03e      	beq.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80072c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80072d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072d4:	d022      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80072d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072da:	d81b      	bhi.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d003      	beq.n	80072e8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80072e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072e4:	d00b      	beq.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80072e6:	e015      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072ec:	3308      	adds	r3, #8
 80072ee:	2100      	movs	r1, #0
 80072f0:	4618      	mov	r0, r3
 80072f2:	f001 fb45 	bl	8008980 <RCCEx_PLL2_Config>
 80072f6:	4603      	mov	r3, r0
 80072f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80072fc:	e00f      	b.n	800731e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80072fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007302:	3328      	adds	r3, #40	@ 0x28
 8007304:	2102      	movs	r1, #2
 8007306:	4618      	mov	r0, r3
 8007308:	f001 fbec 	bl	8008ae4 <RCCEx_PLL3_Config>
 800730c:	4603      	mov	r3, r0
 800730e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007312:	e004      	b.n	800731e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800731a:	e000      	b.n	800731e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800731c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800731e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007322:	2b00      	cmp	r3, #0
 8007324:	d10b      	bne.n	800733e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007326:	4b4b      	ldr	r3, [pc, #300]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800732a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800732e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007332:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007336:	4a47      	ldr	r2, [pc, #284]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007338:	430b      	orrs	r3, r1
 800733a:	6593      	str	r3, [r2, #88]	@ 0x58
 800733c:	e003      	b.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800733e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007342:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007346:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800734a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007352:	673b      	str	r3, [r7, #112]	@ 0x70
 8007354:	2300      	movs	r3, #0
 8007356:	677b      	str	r3, [r7, #116]	@ 0x74
 8007358:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800735c:	460b      	mov	r3, r1
 800735e:	4313      	orrs	r3, r2
 8007360:	d03b      	beq.n	80073da <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007362:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007366:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800736a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800736e:	d01f      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007370:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007374:	d818      	bhi.n	80073a8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007376:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800737a:	d003      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800737c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007380:	d007      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007382:	e011      	b.n	80073a8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007384:	4b33      	ldr	r3, [pc, #204]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007388:	4a32      	ldr	r2, [pc, #200]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800738a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800738e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007390:	e00f      	b.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007392:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007396:	3328      	adds	r3, #40	@ 0x28
 8007398:	2101      	movs	r1, #1
 800739a:	4618      	mov	r0, r3
 800739c:	f001 fba2 	bl	8008ae4 <RCCEx_PLL3_Config>
 80073a0:	4603      	mov	r3, r0
 80073a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80073a6:	e004      	b.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073ae:	e000      	b.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80073b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10b      	bne.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80073ba:	4b26      	ldr	r3, [pc, #152]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80073bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073be:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80073c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073ca:	4a22      	ldr	r2, [pc, #136]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80073cc:	430b      	orrs	r3, r1
 80073ce:	6553      	str	r3, [r2, #84]	@ 0x54
 80073d0:	e003      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073d6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80073da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80073e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073e8:	2300      	movs	r3, #0
 80073ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80073ec:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80073f0:	460b      	mov	r3, r1
 80073f2:	4313      	orrs	r3, r2
 80073f4:	d034      	beq.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80073f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d003      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007400:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007404:	d007      	beq.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8007406:	e011      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007408:	4b12      	ldr	r3, [pc, #72]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800740a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800740c:	4a11      	ldr	r2, [pc, #68]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800740e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007412:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007414:	e00e      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800741a:	3308      	adds	r3, #8
 800741c:	2102      	movs	r1, #2
 800741e:	4618      	mov	r0, r3
 8007420:	f001 faae 	bl	8008980 <RCCEx_PLL2_Config>
 8007424:	4603      	mov	r3, r0
 8007426:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800742a:	e003      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007432:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007434:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007438:	2b00      	cmp	r3, #0
 800743a:	d10d      	bne.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800743c:	4b05      	ldr	r3, [pc, #20]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800743e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007440:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800744a:	4a02      	ldr	r2, [pc, #8]	@ (8007454 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800744c:	430b      	orrs	r3, r1
 800744e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007450:	e006      	b.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8007452:	bf00      	nop
 8007454:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007458:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800745c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007460:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007468:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800746c:	663b      	str	r3, [r7, #96]	@ 0x60
 800746e:	2300      	movs	r3, #0
 8007470:	667b      	str	r3, [r7, #100]	@ 0x64
 8007472:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007476:	460b      	mov	r3, r1
 8007478:	4313      	orrs	r3, r2
 800747a:	d00c      	beq.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800747c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007480:	3328      	adds	r3, #40	@ 0x28
 8007482:	2102      	movs	r1, #2
 8007484:	4618      	mov	r0, r3
 8007486:	f001 fb2d 	bl	8008ae4 <RCCEx_PLL3_Config>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d002      	beq.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007496:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800749a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80074a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80074a4:	2300      	movs	r3, #0
 80074a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074a8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80074ac:	460b      	mov	r3, r1
 80074ae:	4313      	orrs	r3, r2
 80074b0:	d036      	beq.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80074b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80074b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074bc:	d018      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80074be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074c2:	d811      	bhi.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80074c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074c8:	d014      	beq.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80074ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074ce:	d80b      	bhi.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d011      	beq.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80074d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074d8:	d106      	bne.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074da:	4bb7      	ldr	r3, [pc, #732]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80074dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074de:	4ab6      	ldr	r2, [pc, #728]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80074e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80074e6:	e008      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074ee:	e004      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80074f0:	bf00      	nop
 80074f2:	e002      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80074f4:	bf00      	nop
 80074f6:	e000      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80074f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10a      	bne.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007502:	4bad      	ldr	r3, [pc, #692]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007506:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800750a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800750e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007510:	4aa9      	ldr	r2, [pc, #676]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007512:	430b      	orrs	r3, r1
 8007514:	6553      	str	r3, [r2, #84]	@ 0x54
 8007516:	e003      	b.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007518:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800751c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007528:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800752c:	653b      	str	r3, [r7, #80]	@ 0x50
 800752e:	2300      	movs	r3, #0
 8007530:	657b      	str	r3, [r7, #84]	@ 0x54
 8007532:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007536:	460b      	mov	r3, r1
 8007538:	4313      	orrs	r3, r2
 800753a:	d009      	beq.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800753c:	4b9e      	ldr	r3, [pc, #632]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800753e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007540:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800754a:	4a9b      	ldr	r2, [pc, #620]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800754c:	430b      	orrs	r3, r1
 800754e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007558:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800755c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800755e:	2300      	movs	r3, #0
 8007560:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007562:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007566:	460b      	mov	r3, r1
 8007568:	4313      	orrs	r3, r2
 800756a:	d009      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800756c:	4b92      	ldr	r3, [pc, #584]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800756e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007570:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007574:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007578:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800757a:	4a8f      	ldr	r2, [pc, #572]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800757c:	430b      	orrs	r3, r1
 800757e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007588:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800758c:	643b      	str	r3, [r7, #64]	@ 0x40
 800758e:	2300      	movs	r3, #0
 8007590:	647b      	str	r3, [r7, #68]	@ 0x44
 8007592:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007596:	460b      	mov	r3, r1
 8007598:	4313      	orrs	r3, r2
 800759a:	d00e      	beq.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800759c:	4b86      	ldr	r3, [pc, #536]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800759e:	691b      	ldr	r3, [r3, #16]
 80075a0:	4a85      	ldr	r2, [pc, #532]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80075a6:	6113      	str	r3, [r2, #16]
 80075a8:	4b83      	ldr	r3, [pc, #524]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075aa:	6919      	ldr	r1, [r3, #16]
 80075ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80075b4:	4a80      	ldr	r2, [pc, #512]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075b6:	430b      	orrs	r3, r1
 80075b8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80075ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80075c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075c8:	2300      	movs	r3, #0
 80075ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075cc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80075d0:	460b      	mov	r3, r1
 80075d2:	4313      	orrs	r3, r2
 80075d4:	d009      	beq.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80075d6:	4b78      	ldr	r3, [pc, #480]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075da:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80075de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075e4:	4a74      	ldr	r2, [pc, #464]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80075e6:	430b      	orrs	r3, r1
 80075e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80075ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80075f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80075f8:	2300      	movs	r3, #0
 80075fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80075fc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007600:	460b      	mov	r3, r1
 8007602:	4313      	orrs	r3, r2
 8007604:	d00a      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007606:	4b6c      	ldr	r3, [pc, #432]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800760a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800760e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007616:	4a68      	ldr	r2, [pc, #416]	@ (80077b8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007618:	430b      	orrs	r3, r1
 800761a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800761c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007624:	2100      	movs	r1, #0
 8007626:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007628:	f003 0301 	and.w	r3, r3, #1
 800762c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800762e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007632:	460b      	mov	r3, r1
 8007634:	4313      	orrs	r3, r2
 8007636:	d011      	beq.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800763c:	3308      	adds	r3, #8
 800763e:	2100      	movs	r1, #0
 8007640:	4618      	mov	r0, r3
 8007642:	f001 f99d 	bl	8008980 <RCCEx_PLL2_Config>
 8007646:	4603      	mov	r3, r0
 8007648:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800764c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007650:	2b00      	cmp	r3, #0
 8007652:	d003      	beq.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007654:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007658:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800765c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007664:	2100      	movs	r1, #0
 8007666:	6239      	str	r1, [r7, #32]
 8007668:	f003 0302 	and.w	r3, r3, #2
 800766c:	627b      	str	r3, [r7, #36]	@ 0x24
 800766e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007672:	460b      	mov	r3, r1
 8007674:	4313      	orrs	r3, r2
 8007676:	d011      	beq.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800767c:	3308      	adds	r3, #8
 800767e:	2101      	movs	r1, #1
 8007680:	4618      	mov	r0, r3
 8007682:	f001 f97d 	bl	8008980 <RCCEx_PLL2_Config>
 8007686:	4603      	mov	r3, r0
 8007688:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800768c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007690:	2b00      	cmp	r3, #0
 8007692:	d003      	beq.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007694:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007698:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800769c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a4:	2100      	movs	r1, #0
 80076a6:	61b9      	str	r1, [r7, #24]
 80076a8:	f003 0304 	and.w	r3, r3, #4
 80076ac:	61fb      	str	r3, [r7, #28]
 80076ae:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80076b2:	460b      	mov	r3, r1
 80076b4:	4313      	orrs	r3, r2
 80076b6:	d011      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80076b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076bc:	3308      	adds	r3, #8
 80076be:	2102      	movs	r1, #2
 80076c0:	4618      	mov	r0, r3
 80076c2:	f001 f95d 	bl	8008980 <RCCEx_PLL2_Config>
 80076c6:	4603      	mov	r3, r0
 80076c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80076cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d003      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80076dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e4:	2100      	movs	r1, #0
 80076e6:	6139      	str	r1, [r7, #16]
 80076e8:	f003 0308 	and.w	r3, r3, #8
 80076ec:	617b      	str	r3, [r7, #20]
 80076ee:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80076f2:	460b      	mov	r3, r1
 80076f4:	4313      	orrs	r3, r2
 80076f6:	d011      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80076f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076fc:	3328      	adds	r3, #40	@ 0x28
 80076fe:	2100      	movs	r1, #0
 8007700:	4618      	mov	r0, r3
 8007702:	f001 f9ef 	bl	8008ae4 <RCCEx_PLL3_Config>
 8007706:	4603      	mov	r3, r0
 8007708:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800770c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007710:	2b00      	cmp	r3, #0
 8007712:	d003      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007718:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800771c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007724:	2100      	movs	r1, #0
 8007726:	60b9      	str	r1, [r7, #8]
 8007728:	f003 0310 	and.w	r3, r3, #16
 800772c:	60fb      	str	r3, [r7, #12]
 800772e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007732:	460b      	mov	r3, r1
 8007734:	4313      	orrs	r3, r2
 8007736:	d011      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007738:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800773c:	3328      	adds	r3, #40	@ 0x28
 800773e:	2101      	movs	r1, #1
 8007740:	4618      	mov	r0, r3
 8007742:	f001 f9cf 	bl	8008ae4 <RCCEx_PLL3_Config>
 8007746:	4603      	mov	r3, r0
 8007748:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800774c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007750:	2b00      	cmp	r3, #0
 8007752:	d003      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007754:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007758:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800775c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007764:	2100      	movs	r1, #0
 8007766:	6039      	str	r1, [r7, #0]
 8007768:	f003 0320 	and.w	r3, r3, #32
 800776c:	607b      	str	r3, [r7, #4]
 800776e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007772:	460b      	mov	r3, r1
 8007774:	4313      	orrs	r3, r2
 8007776:	d011      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007778:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800777c:	3328      	adds	r3, #40	@ 0x28
 800777e:	2102      	movs	r1, #2
 8007780:	4618      	mov	r0, r3
 8007782:	f001 f9af 	bl	8008ae4 <RCCEx_PLL3_Config>
 8007786:	4603      	mov	r3, r0
 8007788:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800778c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007790:	2b00      	cmp	r3, #0
 8007792:	d003      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007794:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007798:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800779c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d101      	bne.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80077a4:	2300      	movs	r3, #0
 80077a6:	e000      	b.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80077b0:	46bd      	mov	sp, r7
 80077b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077b6:	bf00      	nop
 80077b8:	58024400 	.word	0x58024400

080077bc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b090      	sub	sp, #64	@ 0x40
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80077c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077ca:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80077ce:	430b      	orrs	r3, r1
 80077d0:	f040 8094 	bne.w	80078fc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80077d4:	4b9b      	ldr	r3, [pc, #620]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80077d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077d8:	f003 0307 	and.w	r3, r3, #7
 80077dc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80077de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e0:	2b04      	cmp	r3, #4
 80077e2:	f200 8087 	bhi.w	80078f4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80077e6:	a201      	add	r2, pc, #4	@ (adr r2, 80077ec <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80077e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ec:	08007801 	.word	0x08007801
 80077f0:	08007829 	.word	0x08007829
 80077f4:	08007851 	.word	0x08007851
 80077f8:	080078ed 	.word	0x080078ed
 80077fc:	08007879 	.word	0x08007879
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007800:	4b90      	ldr	r3, [pc, #576]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007808:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800780c:	d108      	bne.n	8007820 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800780e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007812:	4618      	mov	r0, r3
 8007814:	f000 ff62 	bl	80086dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800781a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800781c:	f000 bc93 	b.w	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007820:	2300      	movs	r3, #0
 8007822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007824:	f000 bc8f 	b.w	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007828:	4b86      	ldr	r3, [pc, #536]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007830:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007834:	d108      	bne.n	8007848 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007836:	f107 0318 	add.w	r3, r7, #24
 800783a:	4618      	mov	r0, r3
 800783c:	f000 fca6 	bl	800818c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007844:	f000 bc7f 	b.w	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007848:	2300      	movs	r3, #0
 800784a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800784c:	f000 bc7b 	b.w	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007850:	4b7c      	ldr	r3, [pc, #496]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007858:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800785c:	d108      	bne.n	8007870 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800785e:	f107 030c 	add.w	r3, r7, #12
 8007862:	4618      	mov	r0, r3
 8007864:	f000 fde6 	bl	8008434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800786c:	f000 bc6b 	b.w	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007870:	2300      	movs	r3, #0
 8007872:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007874:	f000 bc67 	b.w	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007878:	4b72      	ldr	r3, [pc, #456]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800787a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800787c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007880:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007882:	4b70      	ldr	r3, [pc, #448]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 0304 	and.w	r3, r3, #4
 800788a:	2b04      	cmp	r3, #4
 800788c:	d10c      	bne.n	80078a8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800788e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007890:	2b00      	cmp	r3, #0
 8007892:	d109      	bne.n	80078a8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007894:	4b6b      	ldr	r3, [pc, #428]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	08db      	lsrs	r3, r3, #3
 800789a:	f003 0303 	and.w	r3, r3, #3
 800789e:	4a6a      	ldr	r2, [pc, #424]	@ (8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80078a0:	fa22 f303 	lsr.w	r3, r2, r3
 80078a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078a6:	e01f      	b.n	80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80078a8:	4b66      	ldr	r3, [pc, #408]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078b4:	d106      	bne.n	80078c4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80078b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078bc:	d102      	bne.n	80078c4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80078be:	4b63      	ldr	r3, [pc, #396]	@ (8007a4c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80078c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078c2:	e011      	b.n	80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80078c4:	4b5f      	ldr	r3, [pc, #380]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80078d0:	d106      	bne.n	80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80078d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078d8:	d102      	bne.n	80078e0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80078da:	4b5d      	ldr	r3, [pc, #372]	@ (8007a50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80078dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078de:	e003      	b.n	80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80078e0:	2300      	movs	r3, #0
 80078e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80078e4:	f000 bc2f 	b.w	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80078e8:	f000 bc2d 	b.w	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80078ec:	4b59      	ldr	r3, [pc, #356]	@ (8007a54 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80078ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078f0:	f000 bc29 	b.w	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80078f4:	2300      	movs	r3, #0
 80078f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078f8:	f000 bc25 	b.w	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80078fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007900:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007904:	430b      	orrs	r3, r1
 8007906:	f040 80a7 	bne.w	8007a58 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800790a:	4b4e      	ldr	r3, [pc, #312]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800790c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800790e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007912:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007916:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800791a:	d054      	beq.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800791c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800791e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007922:	f200 808b 	bhi.w	8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007928:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800792c:	f000 8083 	beq.w	8007a36 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8007930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007932:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007936:	f200 8081 	bhi.w	8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800793a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800793c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007940:	d02f      	beq.n	80079a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007944:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007948:	d878      	bhi.n	8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800794a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800794c:	2b00      	cmp	r3, #0
 800794e:	d004      	beq.n	800795a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8007950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007952:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007956:	d012      	beq.n	800797e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8007958:	e070      	b.n	8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800795a:	4b3a      	ldr	r3, [pc, #232]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007962:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007966:	d107      	bne.n	8007978 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800796c:	4618      	mov	r0, r3
 800796e:	f000 feb5 	bl	80086dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007976:	e3e6      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007978:	2300      	movs	r3, #0
 800797a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800797c:	e3e3      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800797e:	4b31      	ldr	r3, [pc, #196]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007986:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800798a:	d107      	bne.n	800799c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800798c:	f107 0318 	add.w	r3, r7, #24
 8007990:	4618      	mov	r0, r3
 8007992:	f000 fbfb 	bl	800818c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800799a:	e3d4      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800799c:	2300      	movs	r3, #0
 800799e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079a0:	e3d1      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80079a2:	4b28      	ldr	r3, [pc, #160]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079ae:	d107      	bne.n	80079c0 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079b0:	f107 030c 	add.w	r3, r7, #12
 80079b4:	4618      	mov	r0, r3
 80079b6:	f000 fd3d 	bl	8008434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80079be:	e3c2      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80079c0:	2300      	movs	r3, #0
 80079c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079c4:	e3bf      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80079c6:	4b1f      	ldr	r3, [pc, #124]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80079c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80079ce:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80079d0:	4b1c      	ldr	r3, [pc, #112]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 0304 	and.w	r3, r3, #4
 80079d8:	2b04      	cmp	r3, #4
 80079da:	d10c      	bne.n	80079f6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 80079dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d109      	bne.n	80079f6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80079e2:	4b18      	ldr	r3, [pc, #96]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	08db      	lsrs	r3, r3, #3
 80079e8:	f003 0303 	and.w	r3, r3, #3
 80079ec:	4a16      	ldr	r2, [pc, #88]	@ (8007a48 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80079ee:	fa22 f303 	lsr.w	r3, r2, r3
 80079f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079f4:	e01e      	b.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80079f6:	4b13      	ldr	r3, [pc, #76]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a02:	d106      	bne.n	8007a12 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8007a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a0a:	d102      	bne.n	8007a12 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8007a4c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a10:	e010      	b.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007a12:	4b0c      	ldr	r3, [pc, #48]	@ (8007a44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a1e:	d106      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8007a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a26:	d102      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007a28:	4b09      	ldr	r3, [pc, #36]	@ (8007a50 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a2c:	e002      	b.n	8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007a32:	e388      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007a34:	e387      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007a36:	4b07      	ldr	r3, [pc, #28]	@ (8007a54 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a3a:	e384      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a40:	e381      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007a42:	bf00      	nop
 8007a44:	58024400 	.word	0x58024400
 8007a48:	03d09000 	.word	0x03d09000
 8007a4c:	003d0900 	.word	0x003d0900
 8007a50:	00f42400 	.word	0x00f42400
 8007a54:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007a58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a5c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007a60:	430b      	orrs	r3, r1
 8007a62:	f040 809c 	bne.w	8007b9e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007a66:	4b9e      	ldr	r3, [pc, #632]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a6a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007a6e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a76:	d054      	beq.n	8007b22 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8007a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007a7e:	f200 808b 	bhi.w	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a84:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007a88:	f000 8083 	beq.w	8007b92 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8007a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007a92:	f200 8081 	bhi.w	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a9c:	d02f      	beq.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8007a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007aa4:	d878      	bhi.n	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d004      	beq.n	8007ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8007aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ab2:	d012      	beq.n	8007ada <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8007ab4:	e070      	b.n	8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007ab6:	4b8a      	ldr	r3, [pc, #552]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007abe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007ac2:	d107      	bne.n	8007ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ac4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f000 fe07 	bl	80086dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ad2:	e338      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ad8:	e335      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007ada:	4b81      	ldr	r3, [pc, #516]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ae2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ae6:	d107      	bne.n	8007af8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ae8:	f107 0318 	add.w	r3, r7, #24
 8007aec:	4618      	mov	r0, r3
 8007aee:	f000 fb4d 	bl	800818c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007af2:	69bb      	ldr	r3, [r7, #24]
 8007af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007af6:	e326      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007af8:	2300      	movs	r3, #0
 8007afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007afc:	e323      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007afe:	4b78      	ldr	r3, [pc, #480]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b0a:	d107      	bne.n	8007b1c <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b0c:	f107 030c 	add.w	r3, r7, #12
 8007b10:	4618      	mov	r0, r3
 8007b12:	f000 fc8f 	bl	8008434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b1a:	e314      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b20:	e311      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007b22:	4b6f      	ldr	r3, [pc, #444]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b26:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007b2a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007b2c:	4b6c      	ldr	r3, [pc, #432]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f003 0304 	and.w	r3, r3, #4
 8007b34:	2b04      	cmp	r3, #4
 8007b36:	d10c      	bne.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8007b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d109      	bne.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b3e:	4b68      	ldr	r3, [pc, #416]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	08db      	lsrs	r3, r3, #3
 8007b44:	f003 0303 	and.w	r3, r3, #3
 8007b48:	4a66      	ldr	r2, [pc, #408]	@ (8007ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8007b4a:	fa22 f303 	lsr.w	r3, r2, r3
 8007b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b50:	e01e      	b.n	8007b90 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007b52:	4b63      	ldr	r3, [pc, #396]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b5e:	d106      	bne.n	8007b6e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8007b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b66:	d102      	bne.n	8007b6e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007b68:	4b5f      	ldr	r3, [pc, #380]	@ (8007ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8007b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b6c:	e010      	b.n	8007b90 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007b6e:	4b5c      	ldr	r3, [pc, #368]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b7a:	d106      	bne.n	8007b8a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8007b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b82:	d102      	bne.n	8007b8a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007b84:	4b59      	ldr	r3, [pc, #356]	@ (8007cec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b88:	e002      	b.n	8007b90 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007b8e:	e2da      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007b90:	e2d9      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007b92:	4b57      	ldr	r3, [pc, #348]	@ (8007cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b96:	e2d6      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b9c:	e2d3      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8007b9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ba2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007ba6:	430b      	orrs	r3, r1
 8007ba8:	f040 80a7 	bne.w	8007cfa <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8007bac:	4b4c      	ldr	r3, [pc, #304]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007bae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bb0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007bb4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bbc:	d055      	beq.n	8007c6a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bc4:	f200 8096 	bhi.w	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8007bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007bce:	f000 8084 	beq.w	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8007bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bd4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007bd8:	f200 808c 	bhi.w	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8007bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007be2:	d030      	beq.n	8007c46 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8007be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007be6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bea:	f200 8083 	bhi.w	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8007bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d004      	beq.n	8007bfe <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8007bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bfa:	d012      	beq.n	8007c22 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8007bfc:	e07a      	b.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007bfe:	4b38      	ldr	r3, [pc, #224]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c0a:	d107      	bne.n	8007c1c <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c10:	4618      	mov	r0, r3
 8007c12:	f000 fd63 	bl	80086dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c1a:	e294      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c20:	e291      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007c22:	4b2f      	ldr	r3, [pc, #188]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c2e:	d107      	bne.n	8007c40 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c30:	f107 0318 	add.w	r3, r7, #24
 8007c34:	4618      	mov	r0, r3
 8007c36:	f000 faa9 	bl	800818c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c3e:	e282      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007c40:	2300      	movs	r3, #0
 8007c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c44:	e27f      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007c46:	4b26      	ldr	r3, [pc, #152]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c52:	d107      	bne.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c54:	f107 030c 	add.w	r3, r7, #12
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f000 fbeb 	bl	8008434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c62:	e270      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007c64:	2300      	movs	r3, #0
 8007c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c68:	e26d      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007c72:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007c74:	4b1a      	ldr	r3, [pc, #104]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 0304 	and.w	r3, r3, #4
 8007c7c:	2b04      	cmp	r3, #4
 8007c7e:	d10c      	bne.n	8007c9a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8007c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d109      	bne.n	8007c9a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c86:	4b16      	ldr	r3, [pc, #88]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	08db      	lsrs	r3, r3, #3
 8007c8c:	f003 0303 	and.w	r3, r3, #3
 8007c90:	4a14      	ldr	r2, [pc, #80]	@ (8007ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8007c92:	fa22 f303 	lsr.w	r3, r2, r3
 8007c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c98:	e01e      	b.n	8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007c9a:	4b11      	ldr	r3, [pc, #68]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ca2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ca6:	d106      	bne.n	8007cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8007ca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007caa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cae:	d102      	bne.n	8007cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007cb0:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8007cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007cb4:	e010      	b.n	8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cc2:	d106      	bne.n	8007cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8007cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cca:	d102      	bne.n	8007cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007ccc:	4b07      	ldr	r3, [pc, #28]	@ (8007cec <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007cd0:	e002      	b.n	8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007cd6:	e236      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007cd8:	e235      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007cda:	4b05      	ldr	r3, [pc, #20]	@ (8007cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007cde:	e232      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007ce0:	58024400 	.word	0x58024400
 8007ce4:	03d09000 	.word	0x03d09000
 8007ce8:	003d0900 	.word	0x003d0900
 8007cec:	00f42400 	.word	0x00f42400
 8007cf0:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007cf8:	e225      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8007cfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cfe:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007d02:	430b      	orrs	r3, r1
 8007d04:	f040 8085 	bne.w	8007e12 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8007d08:	4b9c      	ldr	r3, [pc, #624]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007d0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d0c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007d10:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8007d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d18:	d06b      	beq.n	8007df2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8007d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d20:	d874      	bhi.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d24:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d28:	d056      	beq.n	8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8007d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d2c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d30:	d86c      	bhi.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d34:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007d38:	d03b      	beq.n	8007db2 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8007d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d3c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007d40:	d864      	bhi.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d48:	d021      	beq.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8007d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d50:	d85c      	bhi.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8007d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d004      	beq.n	8007d62 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8007d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d5e:	d004      	beq.n	8007d6a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8007d60:	e054      	b.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8007d62:	f7fe fb75 	bl	8006450 <HAL_RCC_GetPCLK1Freq>
 8007d66:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007d68:	e1ed      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007d6a:	4b84      	ldr	r3, [pc, #528]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d76:	d107      	bne.n	8007d88 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d78:	f107 0318 	add.w	r3, r7, #24
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f000 fa05 	bl	800818c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007d86:	e1de      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d8c:	e1db      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007d8e:	4b7b      	ldr	r3, [pc, #492]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d9a:	d107      	bne.n	8007dac <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d9c:	f107 030c 	add.w	r3, r7, #12
 8007da0:	4618      	mov	r0, r3
 8007da2:	f000 fb47 	bl	8008434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007daa:	e1cc      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007dac:	2300      	movs	r3, #0
 8007dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007db0:	e1c9      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007db2:	4b72      	ldr	r3, [pc, #456]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f003 0304 	and.w	r3, r3, #4
 8007dba:	2b04      	cmp	r3, #4
 8007dbc:	d109      	bne.n	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007dbe:	4b6f      	ldr	r3, [pc, #444]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	08db      	lsrs	r3, r3, #3
 8007dc4:	f003 0303 	and.w	r3, r3, #3
 8007dc8:	4a6d      	ldr	r2, [pc, #436]	@ (8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8007dca:	fa22 f303 	lsr.w	r3, r2, r3
 8007dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007dd0:	e1b9      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007dd6:	e1b6      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007dd8:	4b68      	ldr	r3, [pc, #416]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007de0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007de4:	d102      	bne.n	8007dec <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8007de6:	4b67      	ldr	r3, [pc, #412]	@ (8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8007de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007dea:	e1ac      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007dec:	2300      	movs	r3, #0
 8007dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007df0:	e1a9      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007df2:	4b62      	ldr	r3, [pc, #392]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007dfe:	d102      	bne.n	8007e06 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8007e00:	4b61      	ldr	r3, [pc, #388]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8007e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e04:	e19f      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e06:	2300      	movs	r3, #0
 8007e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e0a:	e19c      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e10:	e199      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007e12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e16:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007e1a:	430b      	orrs	r3, r1
 8007e1c:	d173      	bne.n	8007f06 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007e1e:	4b57      	ldr	r3, [pc, #348]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007e26:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e2e:	d02f      	beq.n	8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8007e30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e36:	d863      	bhi.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8007e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d004      	beq.n	8007e48 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8007e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e44:	d012      	beq.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8007e46:	e05b      	b.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007e48:	4b4c      	ldr	r3, [pc, #304]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e54:	d107      	bne.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e56:	f107 0318 	add.w	r3, r7, #24
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f000 f996 	bl	800818c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e64:	e16f      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e66:	2300      	movs	r3, #0
 8007e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e6a:	e16c      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007e6c:	4b43      	ldr	r3, [pc, #268]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e78:	d107      	bne.n	8007e8a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e7a:	f107 030c 	add.w	r3, r7, #12
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f000 fad8 	bl	8008434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007e84:	697b      	ldr	r3, [r7, #20]
 8007e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e88:	e15d      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e8e:	e15a      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e90:	4b3a      	ldr	r3, [pc, #232]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e94:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007e98:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e9a:	4b38      	ldr	r3, [pc, #224]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 0304 	and.w	r3, r3, #4
 8007ea2:	2b04      	cmp	r3, #4
 8007ea4:	d10c      	bne.n	8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8007ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d109      	bne.n	8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007eac:	4b33      	ldr	r3, [pc, #204]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	08db      	lsrs	r3, r3, #3
 8007eb2:	f003 0303 	and.w	r3, r3, #3
 8007eb6:	4a32      	ldr	r2, [pc, #200]	@ (8007f80 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8007eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8007ebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ebe:	e01e      	b.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007ec0:	4b2e      	ldr	r3, [pc, #184]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ec8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ecc:	d106      	bne.n	8007edc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8007ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ed0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ed4:	d102      	bne.n	8007edc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007ed6:	4b2b      	ldr	r3, [pc, #172]	@ (8007f84 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8007ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007eda:	e010      	b.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007edc:	4b27      	ldr	r3, [pc, #156]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ee4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ee8:	d106      	bne.n	8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8007eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ef0:	d102      	bne.n	8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007ef2:	4b25      	ldr	r3, [pc, #148]	@ (8007f88 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8007ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ef6:	e002      	b.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007efc:	e123      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007efe:	e122      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8007f00:	2300      	movs	r3, #0
 8007f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f04:	e11f      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007f06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f0a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007f0e:	430b      	orrs	r3, r1
 8007f10:	d13c      	bne.n	8007f8c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007f12:	4b1a      	ldr	r3, [pc, #104]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f1a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d004      	beq.n	8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8007f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f28:	d012      	beq.n	8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8007f2a:	e023      	b.n	8007f74 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007f2c:	4b13      	ldr	r3, [pc, #76]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f38:	d107      	bne.n	8007f4a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f000 fbcc 	bl	80086dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f48:	e0fd      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f4e:	e0fa      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007f50:	4b0a      	ldr	r3, [pc, #40]	@ (8007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f5c:	d107      	bne.n	8007f6e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f5e:	f107 0318 	add.w	r3, r7, #24
 8007f62:	4618      	mov	r0, r3
 8007f64:	f000 f912 	bl	800818c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007f68:	6a3b      	ldr	r3, [r7, #32]
 8007f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f6c:	e0eb      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f72:	e0e8      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8007f74:	2300      	movs	r3, #0
 8007f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f78:	e0e5      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007f7a:	bf00      	nop
 8007f7c:	58024400 	.word	0x58024400
 8007f80:	03d09000 	.word	0x03d09000
 8007f84:	003d0900 	.word	0x003d0900
 8007f88:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007f8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f90:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007f94:	430b      	orrs	r3, r1
 8007f96:	f040 8085 	bne.w	80080a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8007f9a:	4b6d      	ldr	r3, [pc, #436]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f9e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8007fa2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007faa:	d06b      	beq.n	8008084 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8007fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007fb2:	d874      	bhi.n	800809e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8007fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fba:	d056      	beq.n	800806a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8007fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fc2:	d86c      	bhi.n	800809e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8007fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fc6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007fca:	d03b      	beq.n	8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8007fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007fd2:	d864      	bhi.n	800809e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8007fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fda:	d021      	beq.n	8008020 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8007fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fe2:	d85c      	bhi.n	800809e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8007fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d004      	beq.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8007fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ff0:	d004      	beq.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8007ff2:	e054      	b.n	800809e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007ff4:	f000 f8b4 	bl	8008160 <HAL_RCCEx_GetD3PCLK1Freq>
 8007ff8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007ffa:	e0a4      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007ffc:	4b54      	ldr	r3, [pc, #336]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008004:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008008:	d107      	bne.n	800801a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800800a:	f107 0318 	add.w	r3, r7, #24
 800800e:	4618      	mov	r0, r3
 8008010:	f000 f8bc 	bl	800818c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008014:	69fb      	ldr	r3, [r7, #28]
 8008016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008018:	e095      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800801a:	2300      	movs	r3, #0
 800801c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800801e:	e092      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008020:	4b4b      	ldr	r3, [pc, #300]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008028:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800802c:	d107      	bne.n	800803e <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800802e:	f107 030c 	add.w	r3, r7, #12
 8008032:	4618      	mov	r0, r3
 8008034:	f000 f9fe 	bl	8008434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800803c:	e083      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800803e:	2300      	movs	r3, #0
 8008040:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008042:	e080      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008044:	4b42      	ldr	r3, [pc, #264]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f003 0304 	and.w	r3, r3, #4
 800804c:	2b04      	cmp	r3, #4
 800804e:	d109      	bne.n	8008064 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008050:	4b3f      	ldr	r3, [pc, #252]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	08db      	lsrs	r3, r3, #3
 8008056:	f003 0303 	and.w	r3, r3, #3
 800805a:	4a3e      	ldr	r2, [pc, #248]	@ (8008154 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800805c:	fa22 f303 	lsr.w	r3, r2, r3
 8008060:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008062:	e070      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008064:	2300      	movs	r3, #0
 8008066:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008068:	e06d      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800806a:	4b39      	ldr	r3, [pc, #228]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008072:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008076:	d102      	bne.n	800807e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008078:	4b37      	ldr	r3, [pc, #220]	@ (8008158 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800807a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800807c:	e063      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800807e:	2300      	movs	r3, #0
 8008080:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008082:	e060      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008084:	4b32      	ldr	r3, [pc, #200]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800808c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008090:	d102      	bne.n	8008098 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008092:	4b32      	ldr	r3, [pc, #200]	@ (800815c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008094:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008096:	e056      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008098:	2300      	movs	r3, #0
 800809a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800809c:	e053      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800809e:	2300      	movs	r3, #0
 80080a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080a2:	e050      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80080a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080a8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80080ac:	430b      	orrs	r3, r1
 80080ae:	d148      	bne.n	8008142 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80080b0:	4b27      	ldr	r3, [pc, #156]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80080b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80080b8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80080ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080c0:	d02a      	beq.n	8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 80080c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080c8:	d838      	bhi.n	800813c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80080ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d004      	beq.n	80080da <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80080d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080d6:	d00d      	beq.n	80080f4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 80080d8:	e030      	b.n	800813c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80080da:	4b1d      	ldr	r3, [pc, #116]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080e6:	d102      	bne.n	80080ee <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 80080e8:	4b1c      	ldr	r3, [pc, #112]	@ (800815c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80080ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080ec:	e02b      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80080ee:	2300      	movs	r3, #0
 80080f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080f2:	e028      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80080f4:	4b16      	ldr	r3, [pc, #88]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008100:	d107      	bne.n	8008112 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008102:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008106:	4618      	mov	r0, r3
 8008108:	f000 fae8 	bl	80086dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800810c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800810e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008110:	e019      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008112:	2300      	movs	r3, #0
 8008114:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008116:	e016      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008118:	4b0d      	ldr	r3, [pc, #52]	@ (8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008120:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008124:	d107      	bne.n	8008136 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008126:	f107 0318 	add.w	r3, r7, #24
 800812a:	4618      	mov	r0, r3
 800812c:	f000 f82e 	bl	800818c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008134:	e007      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008136:	2300      	movs	r3, #0
 8008138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800813a:	e004      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800813c:	2300      	movs	r3, #0
 800813e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008140:	e001      	b.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8008142:	2300      	movs	r3, #0
 8008144:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008146:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008148:	4618      	mov	r0, r3
 800814a:	3740      	adds	r7, #64	@ 0x40
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}
 8008150:	58024400 	.word	0x58024400
 8008154:	03d09000 	.word	0x03d09000
 8008158:	003d0900 	.word	0x003d0900
 800815c:	00f42400 	.word	0x00f42400

08008160 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008164:	f7fe f944 	bl	80063f0 <HAL_RCC_GetHCLKFreq>
 8008168:	4602      	mov	r2, r0
 800816a:	4b06      	ldr	r3, [pc, #24]	@ (8008184 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800816c:	6a1b      	ldr	r3, [r3, #32]
 800816e:	091b      	lsrs	r3, r3, #4
 8008170:	f003 0307 	and.w	r3, r3, #7
 8008174:	4904      	ldr	r1, [pc, #16]	@ (8008188 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008176:	5ccb      	ldrb	r3, [r1, r3]
 8008178:	f003 031f 	and.w	r3, r3, #31
 800817c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008180:	4618      	mov	r0, r3
 8008182:	bd80      	pop	{r7, pc}
 8008184:	58024400 	.word	0x58024400
 8008188:	08008cb8 	.word	0x08008cb8

0800818c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800818c:	b480      	push	{r7}
 800818e:	b089      	sub	sp, #36	@ 0x24
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008194:	4ba1      	ldr	r3, [pc, #644]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008198:	f003 0303 	and.w	r3, r3, #3
 800819c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800819e:	4b9f      	ldr	r3, [pc, #636]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80081a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081a2:	0b1b      	lsrs	r3, r3, #12
 80081a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80081a8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80081aa:	4b9c      	ldr	r3, [pc, #624]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80081ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ae:	091b      	lsrs	r3, r3, #4
 80081b0:	f003 0301 	and.w	r3, r3, #1
 80081b4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80081b6:	4b99      	ldr	r3, [pc, #612]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80081b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081ba:	08db      	lsrs	r3, r3, #3
 80081bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80081c0:	693a      	ldr	r2, [r7, #16]
 80081c2:	fb02 f303 	mul.w	r3, r2, r3
 80081c6:	ee07 3a90 	vmov	s15, r3
 80081ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081ce:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	f000 8111 	beq.w	80083fc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80081da:	69bb      	ldr	r3, [r7, #24]
 80081dc:	2b02      	cmp	r3, #2
 80081de:	f000 8083 	beq.w	80082e8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	2b02      	cmp	r3, #2
 80081e6:	f200 80a1 	bhi.w	800832c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80081ea:	69bb      	ldr	r3, [r7, #24]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d003      	beq.n	80081f8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80081f0:	69bb      	ldr	r3, [r7, #24]
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d056      	beq.n	80082a4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80081f6:	e099      	b.n	800832c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081f8:	4b88      	ldr	r3, [pc, #544]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f003 0320 	and.w	r3, r3, #32
 8008200:	2b00      	cmp	r3, #0
 8008202:	d02d      	beq.n	8008260 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008204:	4b85      	ldr	r3, [pc, #532]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	08db      	lsrs	r3, r3, #3
 800820a:	f003 0303 	and.w	r3, r3, #3
 800820e:	4a84      	ldr	r2, [pc, #528]	@ (8008420 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008210:	fa22 f303 	lsr.w	r3, r2, r3
 8008214:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	ee07 3a90 	vmov	s15, r3
 800821c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	ee07 3a90 	vmov	s15, r3
 8008226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800822a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800822e:	4b7b      	ldr	r3, [pc, #492]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008236:	ee07 3a90 	vmov	s15, r3
 800823a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800823e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008242:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008424 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800824a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800824e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800825a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800825e:	e087      	b.n	8008370 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	ee07 3a90 	vmov	s15, r3
 8008266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800826a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008428 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800826e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008272:	4b6a      	ldr	r3, [pc, #424]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800827a:	ee07 3a90 	vmov	s15, r3
 800827e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008282:	ed97 6a03 	vldr	s12, [r7, #12]
 8008286:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008424 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800828a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800828e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800829a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800829e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082a2:	e065      	b.n	8008370 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	ee07 3a90 	vmov	s15, r3
 80082aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082ae:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80082b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082b6:	4b59      	ldr	r3, [pc, #356]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80082b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082be:	ee07 3a90 	vmov	s15, r3
 80082c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80082ca:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008424 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80082ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082e6:	e043      	b.n	8008370 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	ee07 3a90 	vmov	s15, r3
 80082ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082f2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008430 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80082f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082fa:	4b48      	ldr	r3, [pc, #288]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80082fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008302:	ee07 3a90 	vmov	s15, r3
 8008306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800830a:	ed97 6a03 	vldr	s12, [r7, #12]
 800830e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008424 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008312:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800831a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800831e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008326:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800832a:	e021      	b.n	8008370 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	ee07 3a90 	vmov	s15, r3
 8008332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008336:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800842c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800833a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800833e:	4b37      	ldr	r3, [pc, #220]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008346:	ee07 3a90 	vmov	s15, r3
 800834a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800834e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008352:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008424 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008356:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800835a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800835e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008362:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800836a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800836e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008370:	4b2a      	ldr	r3, [pc, #168]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008374:	0a5b      	lsrs	r3, r3, #9
 8008376:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800837a:	ee07 3a90 	vmov	s15, r3
 800837e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008382:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008386:	ee37 7a87 	vadd.f32	s14, s15, s14
 800838a:	edd7 6a07 	vldr	s13, [r7, #28]
 800838e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008392:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008396:	ee17 2a90 	vmov	r2, s15
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800839e:	4b1f      	ldr	r3, [pc, #124]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80083a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083a2:	0c1b      	lsrs	r3, r3, #16
 80083a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083a8:	ee07 3a90 	vmov	s15, r3
 80083ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80083b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80083bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083c4:	ee17 2a90 	vmov	r2, s15
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80083cc:	4b13      	ldr	r3, [pc, #76]	@ (800841c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80083ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083d0:	0e1b      	lsrs	r3, r3, #24
 80083d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083d6:	ee07 3a90 	vmov	s15, r3
 80083da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80083e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80083e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80083ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80083ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80083f2:	ee17 2a90 	vmov	r2, s15
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80083fa:	e008      	b.n	800840e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	609a      	str	r2, [r3, #8]
}
 800840e:	bf00      	nop
 8008410:	3724      	adds	r7, #36	@ 0x24
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	58024400 	.word	0x58024400
 8008420:	03d09000 	.word	0x03d09000
 8008424:	46000000 	.word	0x46000000
 8008428:	4c742400 	.word	0x4c742400
 800842c:	4a742400 	.word	0x4a742400
 8008430:	4b742400 	.word	0x4b742400

08008434 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008434:	b480      	push	{r7}
 8008436:	b089      	sub	sp, #36	@ 0x24
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800843c:	4ba1      	ldr	r3, [pc, #644]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800843e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008440:	f003 0303 	and.w	r3, r3, #3
 8008444:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008446:	4b9f      	ldr	r3, [pc, #636]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800844a:	0d1b      	lsrs	r3, r3, #20
 800844c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008450:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008452:	4b9c      	ldr	r3, [pc, #624]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008456:	0a1b      	lsrs	r3, r3, #8
 8008458:	f003 0301 	and.w	r3, r3, #1
 800845c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800845e:	4b99      	ldr	r3, [pc, #612]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008462:	08db      	lsrs	r3, r3, #3
 8008464:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008468:	693a      	ldr	r2, [r7, #16]
 800846a:	fb02 f303 	mul.w	r3, r2, r3
 800846e:	ee07 3a90 	vmov	s15, r3
 8008472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008476:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	2b00      	cmp	r3, #0
 800847e:	f000 8111 	beq.w	80086a4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008482:	69bb      	ldr	r3, [r7, #24]
 8008484:	2b02      	cmp	r3, #2
 8008486:	f000 8083 	beq.w	8008590 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	2b02      	cmp	r3, #2
 800848e:	f200 80a1 	bhi.w	80085d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d003      	beq.n	80084a0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008498:	69bb      	ldr	r3, [r7, #24]
 800849a:	2b01      	cmp	r3, #1
 800849c:	d056      	beq.n	800854c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800849e:	e099      	b.n	80085d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084a0:	4b88      	ldr	r3, [pc, #544]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f003 0320 	and.w	r3, r3, #32
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d02d      	beq.n	8008508 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084ac:	4b85      	ldr	r3, [pc, #532]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	08db      	lsrs	r3, r3, #3
 80084b2:	f003 0303 	and.w	r3, r3, #3
 80084b6:	4a84      	ldr	r2, [pc, #528]	@ (80086c8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80084b8:	fa22 f303 	lsr.w	r3, r2, r3
 80084bc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	ee07 3a90 	vmov	s15, r3
 80084c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	ee07 3a90 	vmov	s15, r3
 80084ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084d6:	4b7b      	ldr	r3, [pc, #492]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084de:	ee07 3a90 	vmov	s15, r3
 80084e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80084ea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80086cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80084ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008502:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008506:	e087      	b.n	8008618 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	ee07 3a90 	vmov	s15, r3
 800850e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008512:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80086d0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800851a:	4b6a      	ldr	r3, [pc, #424]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800851c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800851e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008522:	ee07 3a90 	vmov	s15, r3
 8008526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800852a:	ed97 6a03 	vldr	s12, [r7, #12]
 800852e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80086cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008532:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008536:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800853a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800853e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008546:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800854a:	e065      	b.n	8008618 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	ee07 3a90 	vmov	s15, r3
 8008552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008556:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80086d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800855a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800855e:	4b59      	ldr	r3, [pc, #356]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008566:	ee07 3a90 	vmov	s15, r3
 800856a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800856e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008572:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80086cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008576:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800857a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800857e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008582:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800858a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800858e:	e043      	b.n	8008618 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	ee07 3a90 	vmov	s15, r3
 8008596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800859a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80086d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800859e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085a2:	4b48      	ldr	r3, [pc, #288]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80085a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085aa:	ee07 3a90 	vmov	s15, r3
 80085ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80085b6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80086cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80085ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80085d2:	e021      	b.n	8008618 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	ee07 3a90 	vmov	s15, r3
 80085da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085de:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80086d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80085e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085e6:	4b37      	ldr	r3, [pc, #220]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80085e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085ee:	ee07 3a90 	vmov	s15, r3
 80085f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80085fa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80086cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80085fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008602:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008606:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800860a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800860e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008612:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008616:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008618:	4b2a      	ldr	r3, [pc, #168]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800861a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800861c:	0a5b      	lsrs	r3, r3, #9
 800861e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008622:	ee07 3a90 	vmov	s15, r3
 8008626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800862a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800862e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008632:	edd7 6a07 	vldr	s13, [r7, #28]
 8008636:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800863a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800863e:	ee17 2a90 	vmov	r2, s15
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008646:	4b1f      	ldr	r3, [pc, #124]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800864a:	0c1b      	lsrs	r3, r3, #16
 800864c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008650:	ee07 3a90 	vmov	s15, r3
 8008654:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008658:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800865c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008660:	edd7 6a07 	vldr	s13, [r7, #28]
 8008664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008668:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800866c:	ee17 2a90 	vmov	r2, s15
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008674:	4b13      	ldr	r3, [pc, #76]	@ (80086c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008678:	0e1b      	lsrs	r3, r3, #24
 800867a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800867e:	ee07 3a90 	vmov	s15, r3
 8008682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008686:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800868a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800868e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008692:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008696:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800869a:	ee17 2a90 	vmov	r2, s15
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80086a2:	e008      	b.n	80086b6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2200      	movs	r2, #0
 80086a8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	609a      	str	r2, [r3, #8]
}
 80086b6:	bf00      	nop
 80086b8:	3724      	adds	r7, #36	@ 0x24
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	58024400 	.word	0x58024400
 80086c8:	03d09000 	.word	0x03d09000
 80086cc:	46000000 	.word	0x46000000
 80086d0:	4c742400 	.word	0x4c742400
 80086d4:	4a742400 	.word	0x4a742400
 80086d8:	4b742400 	.word	0x4b742400

080086dc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80086dc:	b480      	push	{r7}
 80086de:	b089      	sub	sp, #36	@ 0x24
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80086e4:	4ba0      	ldr	r3, [pc, #640]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80086e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086e8:	f003 0303 	and.w	r3, r3, #3
 80086ec:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80086ee:	4b9e      	ldr	r3, [pc, #632]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80086f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086f2:	091b      	lsrs	r3, r3, #4
 80086f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80086f8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80086fa:	4b9b      	ldr	r3, [pc, #620]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80086fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086fe:	f003 0301 	and.w	r3, r3, #1
 8008702:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008704:	4b98      	ldr	r3, [pc, #608]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008708:	08db      	lsrs	r3, r3, #3
 800870a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800870e:	693a      	ldr	r2, [r7, #16]
 8008710:	fb02 f303 	mul.w	r3, r2, r3
 8008714:	ee07 3a90 	vmov	s15, r3
 8008718:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800871c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	2b00      	cmp	r3, #0
 8008724:	f000 8111 	beq.w	800894a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	2b02      	cmp	r3, #2
 800872c:	f000 8083 	beq.w	8008836 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008730:	69bb      	ldr	r3, [r7, #24]
 8008732:	2b02      	cmp	r3, #2
 8008734:	f200 80a1 	bhi.w	800887a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d003      	beq.n	8008746 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800873e:	69bb      	ldr	r3, [r7, #24]
 8008740:	2b01      	cmp	r3, #1
 8008742:	d056      	beq.n	80087f2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008744:	e099      	b.n	800887a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008746:	4b88      	ldr	r3, [pc, #544]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f003 0320 	and.w	r3, r3, #32
 800874e:	2b00      	cmp	r3, #0
 8008750:	d02d      	beq.n	80087ae <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008752:	4b85      	ldr	r3, [pc, #532]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	08db      	lsrs	r3, r3, #3
 8008758:	f003 0303 	and.w	r3, r3, #3
 800875c:	4a83      	ldr	r2, [pc, #524]	@ (800896c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800875e:	fa22 f303 	lsr.w	r3, r2, r3
 8008762:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	ee07 3a90 	vmov	s15, r3
 800876a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	ee07 3a90 	vmov	s15, r3
 8008774:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008778:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800877c:	4b7a      	ldr	r3, [pc, #488]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800877e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008784:	ee07 3a90 	vmov	s15, r3
 8008788:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800878c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008790:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008970 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008794:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008798:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800879c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087a8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80087ac:	e087      	b.n	80088be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	ee07 3a90 	vmov	s15, r3
 80087b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087b8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8008974 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80087bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087c0:	4b69      	ldr	r3, [pc, #420]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80087c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087c8:	ee07 3a90 	vmov	s15, r3
 80087cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80087d4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008970 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80087d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087ec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087f0:	e065      	b.n	80088be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	ee07 3a90 	vmov	s15, r3
 80087f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087fc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008978 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008800:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008804:	4b58      	ldr	r3, [pc, #352]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008808:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800880c:	ee07 3a90 	vmov	s15, r3
 8008810:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008814:	ed97 6a03 	vldr	s12, [r7, #12]
 8008818:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008970 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800881c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008820:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008824:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008828:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800882c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008830:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008834:	e043      	b.n	80088be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	ee07 3a90 	vmov	s15, r3
 800883c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008840:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800897c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008844:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008848:	4b47      	ldr	r3, [pc, #284]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800884a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800884c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008850:	ee07 3a90 	vmov	s15, r3
 8008854:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008858:	ed97 6a03 	vldr	s12, [r7, #12]
 800885c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008970 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008860:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008864:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008868:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800886c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008874:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008878:	e021      	b.n	80088be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	ee07 3a90 	vmov	s15, r3
 8008880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008884:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008974 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008888:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800888c:	4b36      	ldr	r3, [pc, #216]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800888e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008890:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008894:	ee07 3a90 	vmov	s15, r3
 8008898:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800889c:	ed97 6a03 	vldr	s12, [r7, #12]
 80088a0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008970 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80088a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088b8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80088bc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80088be:	4b2a      	ldr	r3, [pc, #168]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80088c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088c2:	0a5b      	lsrs	r3, r3, #9
 80088c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088c8:	ee07 3a90 	vmov	s15, r3
 80088cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80088d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80088d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80088dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80088e4:	ee17 2a90 	vmov	r2, s15
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80088ec:	4b1e      	ldr	r3, [pc, #120]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80088ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088f0:	0c1b      	lsrs	r3, r3, #16
 80088f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088f6:	ee07 3a90 	vmov	s15, r3
 80088fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008902:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008906:	edd7 6a07 	vldr	s13, [r7, #28]
 800890a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800890e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008912:	ee17 2a90 	vmov	r2, s15
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800891a:	4b13      	ldr	r3, [pc, #76]	@ (8008968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800891c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800891e:	0e1b      	lsrs	r3, r3, #24
 8008920:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008924:	ee07 3a90 	vmov	s15, r3
 8008928:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800892c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008930:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008934:	edd7 6a07 	vldr	s13, [r7, #28]
 8008938:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800893c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008940:	ee17 2a90 	vmov	r2, s15
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008948:	e008      	b.n	800895c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2200      	movs	r2, #0
 800894e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2200      	movs	r2, #0
 800895a:	609a      	str	r2, [r3, #8]
}
 800895c:	bf00      	nop
 800895e:	3724      	adds	r7, #36	@ 0x24
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr
 8008968:	58024400 	.word	0x58024400
 800896c:	03d09000 	.word	0x03d09000
 8008970:	46000000 	.word	0x46000000
 8008974:	4c742400 	.word	0x4c742400
 8008978:	4a742400 	.word	0x4a742400
 800897c:	4b742400 	.word	0x4b742400

08008980 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800898a:	2300      	movs	r3, #0
 800898c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800898e:	4b53      	ldr	r3, [pc, #332]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008992:	f003 0303 	and.w	r3, r3, #3
 8008996:	2b03      	cmp	r3, #3
 8008998:	d101      	bne.n	800899e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800899a:	2301      	movs	r3, #1
 800899c:	e099      	b.n	8008ad2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800899e:	4b4f      	ldr	r3, [pc, #316]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a4e      	ldr	r2, [pc, #312]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 80089a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80089aa:	f7f8 f927 	bl	8000bfc <HAL_GetTick>
 80089ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80089b0:	e008      	b.n	80089c4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80089b2:	f7f8 f923 	bl	8000bfc <HAL_GetTick>
 80089b6:	4602      	mov	r2, r0
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	1ad3      	subs	r3, r2, r3
 80089bc:	2b02      	cmp	r3, #2
 80089be:	d901      	bls.n	80089c4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e086      	b.n	8008ad2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80089c4:	4b45      	ldr	r3, [pc, #276]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d1f0      	bne.n	80089b2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80089d0:	4b42      	ldr	r3, [pc, #264]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 80089d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089d4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	031b      	lsls	r3, r3, #12
 80089de:	493f      	ldr	r1, [pc, #252]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 80089e0:	4313      	orrs	r3, r2
 80089e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	3b01      	subs	r3, #1
 80089ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	689b      	ldr	r3, [r3, #8]
 80089f2:	3b01      	subs	r3, #1
 80089f4:	025b      	lsls	r3, r3, #9
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	431a      	orrs	r2, r3
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	68db      	ldr	r3, [r3, #12]
 80089fe:	3b01      	subs	r3, #1
 8008a00:	041b      	lsls	r3, r3, #16
 8008a02:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008a06:	431a      	orrs	r2, r3
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	691b      	ldr	r3, [r3, #16]
 8008a0c:	3b01      	subs	r3, #1
 8008a0e:	061b      	lsls	r3, r3, #24
 8008a10:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008a14:	4931      	ldr	r1, [pc, #196]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a16:	4313      	orrs	r3, r2
 8008a18:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008a1a:	4b30      	ldr	r3, [pc, #192]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a1e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	695b      	ldr	r3, [r3, #20]
 8008a26:	492d      	ldr	r1, [pc, #180]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008a2c:	4b2b      	ldr	r3, [pc, #172]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a30:	f023 0220 	bic.w	r2, r3, #32
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	699b      	ldr	r3, [r3, #24]
 8008a38:	4928      	ldr	r1, [pc, #160]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008a3e:	4b27      	ldr	r3, [pc, #156]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a42:	4a26      	ldr	r2, [pc, #152]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a44:	f023 0310 	bic.w	r3, r3, #16
 8008a48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008a4a:	4b24      	ldr	r3, [pc, #144]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a4e:	4b24      	ldr	r3, [pc, #144]	@ (8008ae0 <RCCEx_PLL2_Config+0x160>)
 8008a50:	4013      	ands	r3, r2
 8008a52:	687a      	ldr	r2, [r7, #4]
 8008a54:	69d2      	ldr	r2, [r2, #28]
 8008a56:	00d2      	lsls	r2, r2, #3
 8008a58:	4920      	ldr	r1, [pc, #128]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008a5e:	4b1f      	ldr	r3, [pc, #124]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a62:	4a1e      	ldr	r2, [pc, #120]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a64:	f043 0310 	orr.w	r3, r3, #16
 8008a68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d106      	bne.n	8008a7e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008a70:	4b1a      	ldr	r3, [pc, #104]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a74:	4a19      	ldr	r2, [pc, #100]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a76:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008a7c:	e00f      	b.n	8008a9e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d106      	bne.n	8008a92 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008a84:	4b15      	ldr	r3, [pc, #84]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a88:	4a14      	ldr	r2, [pc, #80]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008a8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008a90:	e005      	b.n	8008a9e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008a92:	4b12      	ldr	r3, [pc, #72]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a96:	4a11      	ldr	r2, [pc, #68]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008a98:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a0e      	ldr	r2, [pc, #56]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008aa4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008aa8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008aaa:	f7f8 f8a7 	bl	8000bfc <HAL_GetTick>
 8008aae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ab0:	e008      	b.n	8008ac4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008ab2:	f7f8 f8a3 	bl	8000bfc <HAL_GetTick>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	1ad3      	subs	r3, r2, r3
 8008abc:	2b02      	cmp	r3, #2
 8008abe:	d901      	bls.n	8008ac4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008ac0:	2303      	movs	r3, #3
 8008ac2:	e006      	b.n	8008ad2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ac4:	4b05      	ldr	r3, [pc, #20]	@ (8008adc <RCCEx_PLL2_Config+0x15c>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d0f0      	beq.n	8008ab2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	bf00      	nop
 8008adc:	58024400 	.word	0x58024400
 8008ae0:	ffff0007 	.word	0xffff0007

08008ae4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
 8008aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008aee:	2300      	movs	r3, #0
 8008af0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008af2:	4b53      	ldr	r3, [pc, #332]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008af6:	f003 0303 	and.w	r3, r3, #3
 8008afa:	2b03      	cmp	r3, #3
 8008afc:	d101      	bne.n	8008b02 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	e099      	b.n	8008c36 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008b02:	4b4f      	ldr	r3, [pc, #316]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a4e      	ldr	r2, [pc, #312]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008b08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b0e:	f7f8 f875 	bl	8000bfc <HAL_GetTick>
 8008b12:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008b14:	e008      	b.n	8008b28 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008b16:	f7f8 f871 	bl	8000bfc <HAL_GetTick>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	1ad3      	subs	r3, r2, r3
 8008b20:	2b02      	cmp	r3, #2
 8008b22:	d901      	bls.n	8008b28 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008b24:	2303      	movs	r3, #3
 8008b26:	e086      	b.n	8008c36 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008b28:	4b45      	ldr	r3, [pc, #276]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d1f0      	bne.n	8008b16 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008b34:	4b42      	ldr	r3, [pc, #264]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b38:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	051b      	lsls	r3, r3, #20
 8008b42:	493f      	ldr	r1, [pc, #252]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008b44:	4313      	orrs	r3, r2
 8008b46:	628b      	str	r3, [r1, #40]	@ 0x28
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	685b      	ldr	r3, [r3, #4]
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	3b01      	subs	r3, #1
 8008b58:	025b      	lsls	r3, r3, #9
 8008b5a:	b29b      	uxth	r3, r3
 8008b5c:	431a      	orrs	r2, r3
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	3b01      	subs	r3, #1
 8008b64:	041b      	lsls	r3, r3, #16
 8008b66:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008b6a:	431a      	orrs	r2, r3
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	691b      	ldr	r3, [r3, #16]
 8008b70:	3b01      	subs	r3, #1
 8008b72:	061b      	lsls	r3, r3, #24
 8008b74:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008b78:	4931      	ldr	r1, [pc, #196]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008b7a:	4313      	orrs	r3, r2
 8008b7c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008b7e:	4b30      	ldr	r3, [pc, #192]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b82:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	695b      	ldr	r3, [r3, #20]
 8008b8a:	492d      	ldr	r1, [pc, #180]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008b90:	4b2b      	ldr	r3, [pc, #172]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b94:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	699b      	ldr	r3, [r3, #24]
 8008b9c:	4928      	ldr	r1, [pc, #160]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008ba2:	4b27      	ldr	r3, [pc, #156]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ba6:	4a26      	ldr	r2, [pc, #152]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008ba8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008bac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008bae:	4b24      	ldr	r3, [pc, #144]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008bb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bb2:	4b24      	ldr	r3, [pc, #144]	@ (8008c44 <RCCEx_PLL3_Config+0x160>)
 8008bb4:	4013      	ands	r3, r2
 8008bb6:	687a      	ldr	r2, [r7, #4]
 8008bb8:	69d2      	ldr	r2, [r2, #28]
 8008bba:	00d2      	lsls	r2, r2, #3
 8008bbc:	4920      	ldr	r1, [pc, #128]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008bc2:	4b1f      	ldr	r3, [pc, #124]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bc6:	4a1e      	ldr	r2, [pc, #120]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008bc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008bcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d106      	bne.n	8008be2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bd8:	4a19      	ldr	r2, [pc, #100]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008bda:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008bde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008be0:	e00f      	b.n	8008c02 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d106      	bne.n	8008bf6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008be8:	4b15      	ldr	r3, [pc, #84]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bec:	4a14      	ldr	r2, [pc, #80]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008bee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008bf4:	e005      	b.n	8008c02 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008bf6:	4b12      	ldr	r3, [pc, #72]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bfa:	4a11      	ldr	r2, [pc, #68]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008bfc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008c00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008c02:	4b0f      	ldr	r3, [pc, #60]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a0e      	ldr	r2, [pc, #56]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008c08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c0e:	f7f7 fff5 	bl	8000bfc <HAL_GetTick>
 8008c12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008c14:	e008      	b.n	8008c28 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008c16:	f7f7 fff1 	bl	8000bfc <HAL_GetTick>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	1ad3      	subs	r3, r2, r3
 8008c20:	2b02      	cmp	r3, #2
 8008c22:	d901      	bls.n	8008c28 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008c24:	2303      	movs	r3, #3
 8008c26:	e006      	b.n	8008c36 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008c28:	4b05      	ldr	r3, [pc, #20]	@ (8008c40 <RCCEx_PLL3_Config+0x15c>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d0f0      	beq.n	8008c16 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3710      	adds	r7, #16
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}
 8008c3e:	bf00      	nop
 8008c40:	58024400 	.word	0x58024400
 8008c44:	ffff0007 	.word	0xffff0007

08008c48 <memset>:
 8008c48:	4402      	add	r2, r0
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d100      	bne.n	8008c52 <memset+0xa>
 8008c50:	4770      	bx	lr
 8008c52:	f803 1b01 	strb.w	r1, [r3], #1
 8008c56:	e7f9      	b.n	8008c4c <memset+0x4>

08008c58 <__libc_init_array>:
 8008c58:	b570      	push	{r4, r5, r6, lr}
 8008c5a:	4d0d      	ldr	r5, [pc, #52]	@ (8008c90 <__libc_init_array+0x38>)
 8008c5c:	4c0d      	ldr	r4, [pc, #52]	@ (8008c94 <__libc_init_array+0x3c>)
 8008c5e:	1b64      	subs	r4, r4, r5
 8008c60:	10a4      	asrs	r4, r4, #2
 8008c62:	2600      	movs	r6, #0
 8008c64:	42a6      	cmp	r6, r4
 8008c66:	d109      	bne.n	8008c7c <__libc_init_array+0x24>
 8008c68:	4d0b      	ldr	r5, [pc, #44]	@ (8008c98 <__libc_init_array+0x40>)
 8008c6a:	4c0c      	ldr	r4, [pc, #48]	@ (8008c9c <__libc_init_array+0x44>)
 8008c6c:	f000 f818 	bl	8008ca0 <_init>
 8008c70:	1b64      	subs	r4, r4, r5
 8008c72:	10a4      	asrs	r4, r4, #2
 8008c74:	2600      	movs	r6, #0
 8008c76:	42a6      	cmp	r6, r4
 8008c78:	d105      	bne.n	8008c86 <__libc_init_array+0x2e>
 8008c7a:	bd70      	pop	{r4, r5, r6, pc}
 8008c7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c80:	4798      	blx	r3
 8008c82:	3601      	adds	r6, #1
 8008c84:	e7ee      	b.n	8008c64 <__libc_init_array+0xc>
 8008c86:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c8a:	4798      	blx	r3
 8008c8c:	3601      	adds	r6, #1
 8008c8e:	e7f2      	b.n	8008c76 <__libc_init_array+0x1e>
 8008c90:	08008cd0 	.word	0x08008cd0
 8008c94:	08008cd0 	.word	0x08008cd0
 8008c98:	08008cd0 	.word	0x08008cd0
 8008c9c:	08008cd4 	.word	0x08008cd4

08008ca0 <_init>:
 8008ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca2:	bf00      	nop
 8008ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ca6:	bc08      	pop	{r3}
 8008ca8:	469e      	mov	lr, r3
 8008caa:	4770      	bx	lr

08008cac <_fini>:
 8008cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cae:	bf00      	nop
 8008cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cb2:	bc08      	pop	{r3}
 8008cb4:	469e      	mov	lr, r3
 8008cb6:	4770      	bx	lr
