{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "07", "@timestamp": "2021-11-07T23:45:26.000026-05:00", "@year": "2021", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2003", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics and Telecommunications"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "110081807"}, "@dptid": "110081807"}, "author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Oliveira", "@auid": "25822612200", "ce:indexed-name": "Oliveira A."}, {"preferred-name": {"ce:given-name": "A. B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}, "@seq": "4", "ce:initials": "A.B.", "@_fa": "true", "@type": "auth", "ce:surname": "Ferrari", "@auid": "55188033900", "ce:indexed-name": "Ferrari A.B."}]}, "citation-title": "A dynamically reconfigurable accelerator for operations over Boolean and ternary vectors", "abstracts": "\u00a9 2003 IEEE.This paper suggests a novel architecture for a reconfigurable accelerator for computations over discrete vectors. The number of executed operations is limited but they can arbitrarily be chosen from a practically unlimited set of feasible operations. The software model and hardware implementations of the accelerator are discussed in detail.", "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "222", "@last": "229"}}, "@type": "p", "isbn": [{"@level": "volume", "$": "0769520030", "@type": "electronic", "@length": "10"}, {"@level": "volume", "$": "9780769520032", "@type": "electronic", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1of1"}, "confevent": {"confname": "Euromicro Symposium on Digital System Design, DSD 2003", "confcatnumber": "PR02003", "confseriestitle": "Euromicro Symposium on Digital System Design", "conflocation": {"@country": "tur", "city": "Belek-Antalya"}, "confcode": "114084", "confdate": {"enddate": {"@day": "06", "@year": "2003", "@month": "09"}, "startdate": {"@day": "01", "@year": "2003", "@month": "09"}}}}}, "sourcetitle": "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003", "publicationdate": {"year": "2003", "date-text": {"@xfab-added": "true", "$": "2003"}}, "sourcetitle-abbrev": "Proc. - Euromicro Symp. Digit. Syst. Des., DSD", "@country": "usa", "issuetitle": "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003", "publicationyear": {"@first": "2003"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "@srcid": "21100416480"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1708"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "722", "classification-description": "Computer Systems and Equipment"}, {"classification-code": "932.1.1", "classification-description": "Particle Accelerators"}, {"classification-code": "961", "classification-description": "Systems Science"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2021 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "13", "@timestamp": "BST 09:04:43", "@year": "2021", "@month": "08"}}, "itemidlist": {"itemid": [{"$": "606478888", "@idtype": "PUI"}, {"$": "640958750", "@idtype": "CAR-ID"}, {"$": "20154201417636", "@idtype": "CPX"}, {"$": "20180321472", "@idtype": "SCOPUS"}, {"$": "20344362539", "@idtype": "SCP"}, {"$": "20344362539", "@idtype": "SGR"}], "ce:doi": "10.1109/DSD.2003.1231930"}}, "tail": {"bibliography": {"@refcount": "20", "reference": [{"ref-fulltext": "P.T. Gonciari, B.M. Al-Hashimi, and N. Nicolici, \"Improving Compression Ratio, Area Overhead, and Test Application Time for System-On-Chip Test Data Compression/Decompression\", Proc. of DATE'2002, Paris, March 2002, pp. 604-611.", "@id": "1", "ref-info": {"refd-itemidlist": {"itemid": {"$": "84893771642", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.T.", "@_fa": "true", "ce:surname": "Gonciari", "ce:indexed-name": "Gonciari P.T."}, {"@seq": "2", "ce:initials": "B.M.", "@_fa": "true", "ce:surname": "Al-Hashimi", "ce:indexed-name": "Al-Hashimi B.M."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Nicolici", "ce:indexed-name": "Nicolici N."}]}, "ref-sourcetitle": "Proc. of DATE'2002, Paris, March 2002"}}, {"ref-fulltext": "P. Schaumont, I. Verbauwhede, K. Keutzer, and M. Sarrafzadeh, \"A Quick Safari through the Reconfiguration Jungle\", Proc. of the 38th Design Automation Conference, Las Vegas, 2001, pp. 172-177.", "@id": "2", "ref-info": {"refd-itemidlist": {"itemid": {"$": "0034846231", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Schaumont", "ce:indexed-name": "Schaumont P."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Verbauwhede", "ce:indexed-name": "Verbauwhede I."}, {"@seq": "3", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Keutzer", "ce:indexed-name": "Keutzer K."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sarrafzadeh", "ce:indexed-name": "Sarrafzadeh M."}]}, "ref-sourcetitle": "Proc. of the 38th Design Automation Conference, Las Vegas, 2001"}}, {"ref-fulltext": "J. Rabaey, \"Silicon Platforms for the Next Generation Wireless Systems - What Role Does Reconfigurable Hardware Play?\", Proc. of FPL'2000, Villach, 2000, pp. 277-285.", "@id": "3", "ref-info": {"refd-itemidlist": {"itemid": {"$": "84947577027", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Rabaey", "ce:indexed-name": "Rabaey J."}]}, "ref-sourcetitle": "Proc. of FPL'2000, Villach, 2000"}}, {"ref-fulltext": "D. Dollas, K. Papademetriou, N. Aslanides, and T. Kean, \"A Reconfigurable Embedded Input Device for Kinetically Challenged Persons\", Springer-Verlag, Lecture Notes in Computer Science 2147, 2001.", "@id": "4", "ref-info": {"refd-itemidlist": {"itemid": {"$": "0010051365", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas D."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Papademetriou", "ce:indexed-name": "Papademetriou K."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Aslanides", "ce:indexed-name": "Aslanides N."}, {"@seq": "4", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Kean", "ce:indexed-name": "Kean T."}]}, "ref-sourcetitle": "Lecture Notes in Computer Science"}}, {"ref-fulltext": "P. Zhong, P. Ashar, S. Malik, and M. Martonosi, \"Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability\", Proc. of the 35thDesign Automation Conference, 1998, pp.194-199.", "@id": "5", "ref-info": {"refd-itemidlist": {"itemid": {"$": "0031624029", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Zhong", "ce:indexed-name": "Zhong P."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ashar", "ce:indexed-name": "Ashar P."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Malik", "ce:indexed-name": "Malik S."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Martonosi", "ce:indexed-name": "Martonosi M."}]}, "ref-sourcetitle": "Proc. of the 35thDesign Automation Conference, 1998"}}, {"ref-fulltext": "R. Hartenstein, M. Herz, T. Hoffman, and U. Nageldinger, \"Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures\", Proc. of FPL'2000, Villach, 2000, pp. 389-399.", "@id": "6", "ref-info": {"refd-itemidlist": {"itemid": {"$": "84947568097", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Hartenstein", "ce:indexed-name": "Hartenstein R."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Herz", "ce:indexed-name": "Herz M."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoffman", "ce:indexed-name": "Hoffman T."}, {"@seq": "4", "ce:initials": "U.", "@_fa": "true", "ce:surname": "Nageldinger", "ce:indexed-name": "Nageldinger U."}]}, "ref-sourcetitle": "Proc. of FPL'2000, Villach, 2000"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"Design And Implementation of Reconfigurable Processor for Problems of Combinatorial Computations\", Proc. Euromicro Symp. on Digital Systems Design, Warsaw, Poland, 2001, pp. 112-119.", "@id": "7", "ref-info": {"refd-itemidlist": {"itemid": {"$": "0009975792", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. Euromicro Symp. on Digital Systems Design, Warsaw, Poland, 2001"}}, {"ref-fulltext": "A. Zakrevskij, \"Combinatorial Problems over Logical Matrices in Logic Design and Artificial Intelligence\", Electr\u00f3nica e Telecomunica\u00e7\u00f5es, 1998, vol. 2, no. 2, pp. 261-268.", "@id": "8", "ref-info": {"refd-itemidlist": {"itemid": {"$": "84945521089", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}]}, "ref-sourcetitle": "Electr\u00f3nica e Telecomunica\u00e7\u00f5es"}}, {"ref-fulltext": "M. Boyd and T. Larrabee, \"ELVIS - A Scalable, Loadable Custom Programmable Logic Device for Solving Boolean Satisfiability Problems\", Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'2000.", "@id": "9", "ref-info": {"ref-title": {"ref-titletext": "ELVIS - A Scalable, Loadable Custom Programmable Logic Device for Solving Boolean Satisfiability Problems"}, "refd-itemidlist": {"itemid": {"$": "0006534010", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Boyd", "ce:indexed-name": "Boyd M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Larrabee", "ce:indexed-name": "Larrabee T."}]}, "ref-sourcetitle": "Proc. of the IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'2000"}}, {"ref-fulltext": "M. Platzner, \"Reconfigurable Accelerators for Combinatorial Problems\", IEEE Computer, April 2000, pp. 58-60.", "@id": "10", "ref-info": {"refd-itemidlist": {"itemid": {"$": "0034174021", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "IEEE Computer"}}, {"ref-fulltext": "Robert Bosch GmbH, CAN. http://www.can.bosch.com.", "@id": "11", "ref-info": {"ref-website": {"websitename": "Robert Bosch GmbH, CAN", "ce:e-address": {"$": "http://www.can.bosch.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84944334760", "@idtype": "SGR"}}}}, {"ref-fulltext": "Philips Semiconductors, CAN Products, http://www.semiconductors.philips.com/products/standard/microcontrollers/products/selguides/can-dev/index.html.", "@id": "12", "ref-info": {"ref-website": {"websitename": "Philips Semiconductors", "ce:e-address": {"$": "http://www.semiconductors.philips.com/products/standard/microcontrollers/products/selguides/can_dev/index.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85042996757", "@idtype": "SGR"}}, "ref-text": "CAN Products"}}, {"ref-fulltext": "B. Wein, \"Genetic Data Analysis II. Sinauer Associates, Sunderland\", MA 01375-0407, 1998.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "refd-itemidlist": {"itemid": {"$": "85042983305", "@idtype": "SGR"}}, "ref-text": "MA 01375-0407", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Wein", "ce:indexed-name": "Wein B."}]}, "ref-sourcetitle": "Genetic Data Analysis II. Sinauer Associates, Sunderland"}}, {"ref-fulltext": "http://webct.ua.pt, \"2 semester\", the discipline \"Computa\u00e7\u00e3o Reconfigur\u00e1vel\", public domain is indicated by the letter \"i\" enclosed in a circle. Login and password for access to the protected section can also be provided (via e-mails: skl@ieeta.pt, iouliia@det.ua.pt).", "@id": "14", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://webct.ua.pt", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85042995992", "@idtype": "SGR"}}, "ref-text": "\"2 semester\", the discipline \"Computa\u00e7\u00e3o Reconfigur\u00e1vel\", public domain is indicated by the letter \"i\" enclosed in a circle. Login and password for access to the protected section can also be provided (via e-mails: skl@ieeta.pt, iouliia@det.ua.pt)"}}, {"ref-fulltext": "V.Sklyarov, \"Reconfigurable models of finite state machines and their implementation in FPGAs\", Journal of Systems Architecture, 2002, 47, pp. 1043-1064.", "@id": "15", "ref-info": {"refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "http://www.xilinx.com/", "@id": "16", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84944334763", "@idtype": "SGR"}}}}, {"ref-fulltext": "V.Sklyarov, I.Skliarova, \"Design of Digital Circuits on the Basis of Hardware Templates\", Proceedings of ESA'2003, Las Vegas, USA, 2003.", "@id": "17", "ref-info": {"ref-title": {"ref-titletext": "Design of Digital Circuits on the Basis of Hardware Templates"}, "refd-itemidlist": {"itemid": {"$": "1642294944", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of ESA'2003, Las Vegas, USA, 2003"}}, {"ref-fulltext": "Spartan-IIE Development Platform, [Online]. Available: www.trenz-electronic.de.", "@id": "18", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.trenz-electronic.de", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "35248896266", "@idtype": "SGR"}}, "ref-text": "Available", "ref-sourcetitle": "Spartan-IIE Development Platform, [Online]"}}, {"ref-fulltext": "V.Sklyarov, \"S\u00edntese e Implementa\u00e7\u00e3o de Circuitos Digitais Reconfigur\u00e1veis Dinamicamente\", Electr\u00f3nica e Telecomunica\u00e7\u00f5es, Jan., Vol. 4, No 7, 2003, pp. 713-719.", "@id": "19", "ref-info": {"refd-itemidlist": {"itemid": {"$": "84945512756", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Electr\u00f3nica e Telecomunica\u00e7\u00f5es"}}, {"ref-fulltext": "Alpha Data. http://www.alpha-data.com.", "@id": "20", "ref-info": {"ref-website": {"websitename": "Alpha Data", "ce:e-address": {"$": "http://www.alpha-data.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84944334765", "@idtype": "SGR"}}}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-20344362539", "dc:description": "\u00a9 2003 IEEE.This paper suggests a novel architecture for a reconfigurable accelerator for computations over discrete vectors. The number of executed operations is limited but they can arbitrarily be chosen from a practically unlimited set of feasible operations. The software model and hardware implementations of the accelerator are discussed in detail.", "prism:coverDate": "2003-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/20344362539", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/20344362539"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=20344362539&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=20344362539&origin=inward"}], "prism:isbn": [{"$": "0769520030"}, {"$": "9780769520032"}], "prism:publicationName": "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003", "source-id": "21100416480", "citedby-count": "6", "subtype": "cp", "prism:pageRange": "222-229", "dc:title": "A dynamically reconfigurable accelerator for operations over Boolean and ternary vectors", "prism:endingPage": "229", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/DSD.2003.1231930", "prism:startingPage": "222", "dc:identifier": "SCOPUS_ID:20344362539", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Discrete vector", "@weight": "b", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "b", "@candidate": "n"}, {"$": "Novel architecture", "@weight": "b", "@candidate": "n"}, {"$": "Reconfigurable", "@weight": "b", "@candidate": "n"}, {"$": "Software model", "@weight": "b", "@candidate": "n"}, {"$": "Ternary vectors", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Oliveira", "@auid": "25822612200", "author-url": "https://api.elsevier.com/content/author/author_id/25822612200", "ce:indexed-name": "Oliveira A."}, {"preferred-name": {"ce:given-name": "A. B.", "ce:initials": "A.B.", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}, "@seq": "4", "ce:initials": "A.B.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Ferrari", "@auid": "55188033900", "author-url": "https://api.elsevier.com/content/author/author_id/55188033900", "ce:indexed-name": "Ferrari A.B."}]}}