--------------------------------------------------------------------------
-- Boundary-Scan Description Language (BSDL) file 
-- Manufacturer : Intel Corporation
-- Package(s)   : bga 
-- Date         : Sat Aug 14 2021 21:56:30
-- Entity name  : mtps_a0
-- Generated by : gen_bsdl_eds_d6_extog.pl version 0.91
--------------------------------------------------------------------------
-- Information in this document is provided in connection with Intel products.
-- No license, express or implied, by estoppel or otherwise, to any
-- intellectual property rights is granted by this document. Except as
-- provided in Intel's Terms and Conditions of Sale for such products,
-- Intel assumes no liability whatsoever, and Intel disclaims any express or
-- implied warranty, relating to sale and/or use of Intel products including
-- liability or warranties relating to fitness for a particular purpose,
-- merchantability, or infringement of any patent, copyright or other
-- intellectual property right. Intel products are not intended for use in
-- medical, life saving, or life sustaining applications.
--
-- Intel may make changes to specifications and product descriptions at any
-- time, without notice.
--
-- This product may contain design defects or errors 
-- known as errata which may cause the product to deviate from published
-- specifications. Current characterized errata are available on request.
--
-- Contact your local Intel sales office or your distributor to obtain the
-- latest specifications and before placing your product order.
--
-- Copyright (c) Intel Corporation 2021. Third-party brands and names are the
-- property of their respective owners.
--------------------------------------------------------------------------

entity mtps_a0 is 

generic(PHYSICAL_PIN_MAP : string := "bga"); 

port(
   CNV_WR_CLKN         : in bit;
   CNV_WR_CLKP         : in bit;
   CNV_WR_D1N          : in bit;
   CNV_WR_D1P          : in bit;
   CNV_WR_D0N          : in bit;
   CNV_WR_D0P          : in bit;
   CNV_WT_CLKP         : buffer bit;
   CNV_WT_CLKN         : buffer bit;
   CNV_WT_D1P          : buffer bit;
   CNV_WT_D1N          : buffer bit;
   CNV_WT_D0P          : buffer bit;
   CNV_WT_D0N          : buffer bit;
   MLK_RSTB_UNUSED     : inout bit;
   MLK_DATA            : inout bit;
   MLK_CLK             : inout bit;
   GPP_J_16_GLB_RST_WARN_B: inout bit;
   GPP_J_15_AUX_PWRGD  : inout bit;
   GPP_J_14_HDACPU_BCLK: inout bit;
   GPP_J_13_HDACPU_SDO : inout bit;
   GPP_J_12_HDACPU_SDI : inout bit;
   GPP_J_11_DAM        : inout bit;
   GPP_J_10_BPKI3C_SCL : inout bit;
   GPP_J_9_BPKI3C_SDA  : inout bit;
   GPP_J_8_RTCCLKOUT   : inout bit;
   GPP_J_7_BOOTHALT_B  : inout bit;
   GPP_J_6_CNV_MFUART2_TXD: inout bit;
   GPP_J_5_CNV_MFUART2_RXD: inout bit;
   GPP_J_4_CNV_RGI_RSP_UART0_CTSB: inout bit;
   GPP_J_3_CNV_RGI_DT_UART0_TXD: inout bit;
   GPP_J_2_CNV_BRI_RSP_UART0_RXD: inout bit;
   GPP_J_1_CNV_BRI_DT_UART0_RTSB: inout bit;
   GPP_J_0_CNV_PA_BLANKING: inout bit;
   GPP_R_12_ISH_SPI_MOSI_GSPI2_MOSI: inout bit;
   GPP_R_11_ISH_SPI_MISO_GSPI2_MISO: inout bit;
   GPP_R_10_ISH_SPI_CLK_GSPI2_CLK: inout bit;
   GPP_R_9_ISH_SPI_CSB_GSPI2_CS0B: inout bit;
   GPP_R_8_I2S1_SCLK   : inout bit;
   GPP_R_7_I2S1_SFRM   : inout bit;
   GPP_R_6_I2S1_TXD    : inout bit;
   GPP_R_5_HDA_SDI_1_I2S1_RXD: inout bit;
   GPP_R_4_HDA_RSTB    : inout bit;
   GPP_R_3_HDA_SDI_0_I2S0_RXD_HDACPU_SDI: inout bit;
   GPP_R_2_HDA_SDO_I2S0_TXD_HDACPU_SDO: inout bit;
   GPP_R_1_HDA_SYNC_I2S0_SFRM_DMIC_CLK_B_1: inout bit;
   GPP_R_0_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK_DMIC_CLK_A_1: inout bit;
   GPP_D_23_UART3_CTSB_THC1_SPI2_INTB: inout bit;
   GPP_D_22_UART3_RTSB_THC1_SPI2_RSTB: inout bit;
   GPP_D_21_UART3_TXD_THC1_SPI2_IO_3: inout bit;
   GPP_D_20_UART3_RXD_THC1_SPI2_IO_2: inout bit;
   GPP_D_19_GSPI3_MOSI_THC1_SPI2_IO_1: inout bit;
   GPP_D_18_GSPI3_MISO_THC1_SPI2_IO_0: inout bit;
   GPP_D_17_GSPI3_CLK_THC1_SPI2_CLK: inout bit;
   GPP_D_16_GSPI3_CS0B_THC1_SPI2_CSB: inout bit;
   GPP_D_15_SML1DATA   : inout bit;
   GPP_D_14_SRCCLKREQB_7: inout bit;
   GPP_D_13_SRCCLKREQB_6: inout bit;
   GPP_D_12_SRCCLKREQB_5: inout bit;
   GPP_D_11_SRCCLKREQB_4: inout bit;
   GPP_D_10_SML0DATA   : inout bit;
   GPP_D_9_SML0CLK     : inout bit;
   GPP_D_8_I2S2_SCLK_DMIC_CLK_A_0: inout bit;
   GPP_D_7_I2S2_RXD_DMIC_DATA_1: inout bit;
   GPP_D_6_I2S2_TXD_MODEM_CLKREQ_DMIC_CLK_B_0: inout bit;
   GPP_D_5_I2S2_SFRM_CNV_RF_RESET_B_DMIC_DATA_0: inout bit;
   GPP_D_4_SML1CLK     : inout bit;
   GPP_D_3_SRCCLKREQB_3: inout bit;
   GPP_D_2_SRCCLKREQB_2: inout bit;
   GPP_D_1_SRCCLKREQB_1: inout bit;
   GPP_D_0_SRCCLKREQB_0: inout bit;
   DIR_ESPI_ALERTB     : inout bit;
   DIR_ESPI_RCLK       : inout bit;
   DIR_ESPI_CLK        : inout bit;
   DIR_ESPI_RESETB     : inout bit;
   DIR_ESPI_CSB        : inout bit;
   DIR_ESPI_IO_3       : inout bit;
   DIR_ESPI_IO_2       : inout bit;
   DIR_ESPI_IO_1       : inout bit;
   DIR_ESPI_IO_0       : inout bit;
   DMI_CLKREQB         : inout bit;
   DMI_PERSTB          : inout bit;
   PWRBTNB_OUT         : inout bit;
   GPP_A_13_ESPI_ALERT3B            : inout bit;
   GPP_A_12_ESPI_ALERT2B            : inout bit;
   GPP_A_11_ESPI_ALERT1B            : inout bit;
   GPP_A_10_ESPI_ALERT0B            : inout bit;
   GPP_A_9_ESPI_CS3B             : inout bit;
   GPP_A_8_ESPI_CS2B             : inout bit;
   GPP_A_7_ESPI_CS1B             : inout bit;
   GPP_A_6_ESPI_RESETB             : inout bit;
   GPP_A_5_ESPI_CLK             : inout bit;
   GPP_A_4_ESPI_CS0B             : inout bit;
   GPP_A_3_ESPI_IO_3_SUSACKB             : inout bit;
   GPP_A_2_ESPI_IO_2_SUSWARNB_SUSPWRDNACK             : inout bit;
   GPP_A_1_ESPI_IO_1             : inout bit;
   GPP_A_0_ESPI_IO_0             : inout bit;
   GPP_B_21_SML1ALERTB_PCHHOTB: inout bit;
   GPP_B_20_FUSA_DIAGTEST_MODE: inout bit;
   GPP_B_19_FUSA_DIAGTEST_EN: inout bit;
   GPP_B_18_PMCALERTB  : inout bit;
   GPP_B_17_ISH_GP_5   : inout bit;
   GPP_B_16_ISH_GP_4   : inout bit;
   GPP_B_15_ISH_GP_3   : inout bit;
   GPP_B_14            : inout bit;
   GPP_B_13_PLTRSTB    : inout bit;
   GPP_B_12_SLP_S0B    : inout bit;
   GPP_B_11_I2S_MCLK   : inout bit;
   GPP_B_10_ISH_GP_2   : inout bit;
   GPP_B_9_ISH_GP_1    : inout bit;
   GPP_B_8_ISH_GP_0    : inout bit;
   GPP_B_7_ISH_GP_7    : inout bit;
   GPP_B_6_CLKOUT_48   : inout bit;
   GPP_B_5_SX_EXIT_HOLDOFFB_ISH_GP_6_IEH_FATAL_ERR2B: inout bit;
   GPP_B_4_CPU_GP_3    : inout bit;
   GPP_B_3_CPU_GP_2    : inout bit;
   GPP_B_2_ISH_GP_8    : inout bit;
   GPP_B_1_ISH_UART0_RTSB_GSPI2_CS1B: inout bit;
   GPP_B_0_PCIE_LNK_DOWN: inout bit;
   DSW_SPARE           : inout bit;
   WAKEB               : inout bit;
   SLP_SUSB            : inout bit;
   SLP_LANB            : inout bit;
   GPD_12              : inout bit;
   GPD_11_LANPHYPC     : inout bit;
   GPD_10_SLP_S5B      : inout bit;
   GPD_9_SLP_WLANB     : inout bit;
   GPD_8_SUSCLK        : inout bit;
   GPD_7               : inout bit;
   GPD_6_SLP_AB        : inout bit;
   GPD_5_SLP_S4B       : inout bit;
   GPD_4_SLP_S3B       : inout bit;
   GPD_3_PWRBTNB       : inout bit;
   GPD_2_LAN_WAKEB     : inout bit;
   GPD_1_ACPRESENT     : inout bit;
   GPD_0_BATLOWB       : inout bit;
   GPP_C_23_UART2_CTSB_CNV_MFUART0_CTS_B: inout bit;
   GPP_C_22_UART2_RTSB_CNV_MFUART0_RTS_B: inout bit;
   GPP_C_21_UART2_TXD_CNV_MFUART0_TXD: inout bit;
   GPP_C_20_UART2_RXD_CNV_MFUART0_RXD: inout bit;
   GPP_C_19_USB2_OCB_7_I2C5_SCL: inout bit;
   GPP_C_18_USB2_OCB_6_I2C5_SDA: inout bit;
   GPP_C_17_USB2_OCB_5_I2C4_SCL: inout bit;
   GPP_C_16_USB2_OCB_4_I2C4_SDA: inout bit;
   GPP_C_15_UART1_CTSB_ISH_UART1_CTSB: inout bit;
   GPP_C_14_UART1_RTSB_ISH_UART1_RTSB: inout bit;
   GPP_C_13_UART1_TXD_ISH_UART1_TXD: inout bit;
   GPP_C_12_UART1_RXD_ISH_UART1_RXD: inout bit;
   GPP_C_11_UART0_CTSB : inout bit;
   GPP_C_10_UART0_RTSB : inout bit;
   GPP_C_9_UART0_TXD   : inout bit;
   GPP_C_8_UART0_RXD   : inout bit;
   GPP_C_7_ISH_I2C2_SCL_I2C3_SCL: inout bit;
   GPP_C_6_ISH_I2C2_SDA_I2C3_SDA: inout bit;
   GPP_C_5_SML0ALERTB  : inout bit;
   GPP_C_4_ISH_UART0_TXD_SML0BCLK_I2C2_SCL: inout bit;
   GPP_C_3_ISH_UART0_RXD_SML0BDATA_I2C2_SDA: inout bit;
   GPP_C_2_SMBALERTB   : inout bit;
   GPP_C_1_SMBDATA     : inout bit;
   GPP_C_0_SMBCLK      : inout bit;
   GPP_H_19_ISH_I2C1_SCL_NMIB: inout bit;
   GPP_H_18_ISH_I2C1_SDA_SMIB: inout bit;
   GPP_H_17_SML4ALERTB : inout bit;
   GPP_H_16_SML4DATA   : inout bit;
   GPP_H_15_SML4CLK    : inout bit;
   GPP_H_14_SML3ALERTB : inout bit;
   GPP_H_13_SML3DATA   : inout bit;
   GPP_H_12_SML3CLK    : inout bit;
   GPP_H_11_SML2ALERTB : inout bit;
   GPP_H_10_SML2DATA   : inout bit;
   GPP_H_9_SML2CLK     : inout bit;
   GPP_H_8_USB2_OCB_3_GMII_MDIO_1: inout bit;
   GPP_H_7_USB2_OCB_2_GMII_MDC_1: inout bit;
   GPP_H_6_USB2_OCB_1  : inout bit;
   GPP_H_5_USB2_OCB_0  : inout bit;
   GPP_H_4_SRCCLKREQB_11: inout bit;
   GPP_H_3_SRCCLKREQB_10: inout bit;
   GPP_H_2_SRCCLKREQB_9: inout bit;
   GPP_H_1_SRCCLKREQB_8: inout bit;
   GPP_H_0             : inout bit;
   SPI0_CLK            : inout bit;
   SPI0_FLASH_1_CSB    : inout bit;
   SPI0_FLASH_0_CSB    : inout bit;
   SPI0_TPM_CSB        : inout bit;
   SPI0_MISO_IO_1      : inout bit;
   SPI0_MOSI_IO_0      : inout bit;
   SPI0_IO_3           : inout bit;
   SPI0_IO_2           : inout bit;
   GPP_F_23_IEH_NONFATAL_ERR1B: inout bit;
   GPP_F_22_IEH_CORR_ERR0B: inout bit;
   GPP_F_21_GMII_MDIO_0: inout bit;
   GPP_F_20_GMII_MDC_0 : inout bit;
   GPP_F_19_DNX_FORCE_RELOAD: inout bit;
   GPP_F_18            : inout bit;
   GPP_F_17            : inout bit;
   GPP_F_16            : inout bit;
   GPP_F_15            : inout bit;
   GPP_F_14            : inout bit;
   GPP_F_13_SATA_SDATAOUT0_DIR_ESPI_SCI: inout bit;
   GPP_F_12_SATA_SDATAOUT1_DIR_ESPI_WAKE: inout bit;
   GPP_F_11_SATA_SLOAD_DIR_ESPI_IRQ: inout bit;
   GPP_F_10_SATA_SCLOCK_DIR_ESPI_NMI: inout bit;
   GPP_F_9_SATA_DEVSLP_7_DIR_ESPI_SMI: inout bit;
   GPP_F_8_SATA_DEVSLP_6: inout bit;
   GPP_F_7_SATA_DEVSLP_5: inout bit;
   GPP_F_6_SATA_DEVSLP_4: inout bit;
   GPP_F_5_SATA_DEVSLP_3: inout bit;
   GPP_F_4_SATAXPCIE_7_SATAGP_7: inout bit;
   GPP_F_3_SATAXPCIE_6_SATAGP_6: inout bit;
   GPP_F_2_SATAXPCIE_5_SATAGP_5: inout bit;
   GPP_F_1_SATAXPCIE_4_SATAGP_4: inout bit;
   GPP_F_0_SATAXPCIE_3_SATAGP_3: inout bit;
   MLK_RSTB            : inout bit;
   SYS_RESETB          : inout bit;
   RESET_SYNCB         : inout bit;
   GPP_K_10_FUSE_SORT_BUMP_2: inout bit;
   GPP_K_9_CORE_VID_1  : inout bit;
   GPP_K_8_CORE_VID_0  : inout bit;
   GPP_K_7_FUSE_SORT_BUMP_1: inout bit;
   GPP_K_6_FUSE_SORT_BUMP_0: inout bit;
   GPP_K_5_ADR_COMPLETE: inout bit;
   GPP_K_4_GSXCLK      : inout bit;
   GPP_K_3_GSXSRESETB  : inout bit;
   GPP_K_2_GSXDIN      : inout bit;
   GPP_K_1_GSXSLOAD    : inout bit;
   GPP_K_0_GSXDOUT     : inout bit;
   GPP_E_21_ISH_UART0_CTSB_SML0BALERTB: inout bit;
   GPP_E_20_THC0_SPI1_INTB: inout bit;
   GPP_E_19_THC0_SPI1_RSTB: inout bit;
   GPP_E_18_THC0_SPI1_IO_3: inout bit;
   GPP_E_17_THC0_SPI1_IO_2: inout bit;
   GPP_E_16_THC0_SPI1_IO_0: inout bit;
   GPP_E_15_THC0_SPI1_IO_1: inout bit;
   GPP_E_14_THC0_SPI1_CLK: inout bit;
   GPP_E_13_THC0_SPI1_CSB: inout bit;
   GPP_E_12_ISH_GP_10  : inout bit;
   GPP_E_11_ISH_GP_9   : inout bit;
   GPP_E_10_SRCCLKREQB_13: inout bit;
   GPP_E_9_SRCCLKREQB_12: inout bit;
   GPP_E_8_SATA_LEDB   : inout bit;
   GPP_E_7_CPU_GP_1    : inout bit;
   GPP_E_6_SATA_DEVSLP_2: inout bit;
   GPP_E_5_SATA_DEVSLP_1: inout bit;
   GPP_E_4_SATA_DEVSLP_0: inout bit;
   GPP_E_3_CPU_GP_0    : inout bit;
   GPP_E_2_SATAXPCIE_2_SATAGP_2: inout bit;
   GPP_E_1_SATAXPCIE_1_SATAGP_1: inout bit;
   GPP_E_0_SATAXPCIE_0_SATAGP_0: inout bit;
   GPP_S_7_SNDW3_DATA_DMIC_DATA_1_RGMII_PPS_1: inout bit;
   GPP_S_6_SNDW3_CLK_DMIC_CLK_A_1_RGMII_RESET_1: inout bit;
   GPP_S_5_SNDW2_DATA_DMIC_CLK_B_1_RGMII_INT_1: inout bit;
   GPP_S_4_SNDW2_CLK_DMIC_CLK_B_0_RGMII_AUXTS_1_SNDW0_DATA3: inout bit;
   GPP_S_3_SNDW1_DATA_DMIC_DATA_0_RGMII_PPS_0_SNDW0_DATA2: inout bit;
   GPP_S_2_SNDW1_CLK_DMIC_CLK_A_0_RGMII_RESET_0_SNDW0_DATA1: inout bit;
   GPP_S_1_SNDW0_DATA0_RGMII_INT_0: inout bit;
   GPP_S_0_SNDW0_CLK_RGMII_AUXTS_0: inout bit;
   MISC_SPARE          : inout bit;
   FBRK_OUT_N          : inout bit;
   TRIGGER_OUT         : inout bit;
   TRIGGER_IN          : inout bit;
   CRASHLOG_TRIG_N     : inout bit;
   PM_SPARE1           : inout bit;
   PM_SPARE0           : inout bit;
   CPUPWRGD            : inout bit;
   PREQB               : inout bit;
   PRDYB               : inout bit;
   GPP_I_16_ISH_GP_11  : inout bit;
   GPP_I_15_ISH_I2C0_SCL_ISH_I3C0_SCL: inout bit;
   GPP_I_14_ISH_I2C0_SDA_ISH_I3C0_SDA: inout bit;
   GPP_I_13_GSPI1_MOSI : inout bit;
   GPP_I_12_GSPI1_MISO_NFC_CLKREQ: inout bit;
   GPP_I_11_GSPI1_CLK_NFC_CLK: inout bit;
   GPP_I_10_GSPI1_CS0B : inout bit;
   GPP_I_9_GSPI0_MOSI  : inout bit;
   GPP_I_8_GSPI0_MISO  : inout bit;
   GPP_I_7_GSPI0_CLK   : inout bit;
   GPP_I_6_GSPI0_CS0B  : inout bit;
   GPP_I_5_I2C1_SCL    : inout bit;
   GPP_I_4_I2C1_SDA    : inout bit;
   GPP_I_3_I2C0_SCL_I3C0_SCL: inout bit;
   GPP_I_2_I2C0_SDA_I3C0_SDA: inout bit;
   GPP_I_1_GSPI1_CS1B  : inout bit;
   GPP_I_0_GSPI0_CS1B  : inout bit;
   PCIE_16_SATA_3_RXN  : in bit;
   PCIE_16_SATA_3_RXP  : in bit;
   PCIE_16_SATA_3_TXP  : buffer bit;
   PCIE_16_SATA_3_TXN  : buffer bit;
   PCIE_15_SATA_2_LAN_0C_RXN: in bit;
   PCIE_15_SATA_2_LAN_0C_RXP: in bit;
   PCIE_15_SATA_2_LAN_0C_TXP: buffer bit;
   PCIE_15_SATA_2_LAN_0C_TXN: buffer bit;
   PCIE_14_SATA_1_RXN  : in bit;
   PCIE_14_SATA_1_RXP  : in bit;
   PCIE_14_SATA_1_TXP  : buffer bit;
   PCIE_14_SATA_1_TXN  : buffer bit;
   PCIE_13_SATA_0_RXN  : in bit;
   PCIE_13_SATA_0_RXP  : in bit;
   PCIE_13_SATA_0_TXP  : buffer bit;
   PCIE_13_SATA_0_TXN  : buffer bit;
   PCIE_20_SATA_7_RXN  : in bit;
   PCIE_20_SATA_7_RXP  : in bit;
   PCIE_20_SATA_7_TXP  : buffer bit;
   PCIE_20_SATA_7_TXN  : buffer bit;
   PCIE_19_SATA_6_RXN  : in bit;
   PCIE_19_SATA_6_RXP  : in bit;
   PCIE_19_SATA_6_TXP  : buffer bit;
   PCIE_19_SATA_6_TXN  : buffer bit;
   PCIE_18_SATA_5_RXN  : in bit;
   PCIE_18_SATA_5_RXP  : in bit;
   PCIE_18_SATA_5_TXP  : buffer bit;
   PCIE_18_SATA_5_TXN  : buffer bit;
   PCIE_17_SATA_4_RXN  : in bit;
   PCIE_17_SATA_4_RXP  : in bit;
   PCIE_17_SATA_4_TXP  : buffer bit;
   PCIE_17_SATA_4_TXN  : buffer bit;
   PCIE_12_RXN         : in bit;
   PCIE_12_RXP         : in bit;
   PCIE_12_TXP         : buffer bit;
   PCIE_12_TXN         : buffer bit;
   PCIE_11_RXN         : in bit;
   PCIE_11_RXP         : in bit;
   PCIE_11_TXP         : buffer bit;
   PCIE_11_TXN         : buffer bit;
   PCIE_10_TSN_1_RXN   : in bit;
   PCIE_10_TSN_1_RXP   : in bit;
   PCIE_10_TSN_1_TXP   : buffer bit;
   PCIE_10_TSN_1_TXN   : buffer bit;
   PCIE_9_TSN_0_RXN    : in bit;
   PCIE_9_TSN_0_RXP    : in bit;
   PCIE_9_TSN_0_TXP    : buffer bit;
   PCIE_9_TSN_0_TXN    : buffer bit;
   PCIE_8_RXN          : in bit;
   PCIE_8_RXP          : in bit;
   PCIE_8_TXP          : buffer bit;
   PCIE_8_TXN          : buffer bit;
   PCIE_7_LAN_0B_RXN   : in bit;
   PCIE_7_LAN_0B_RXP   : in bit;
   PCIE_7_LAN_0B_TXP   : buffer bit;
   PCIE_7_LAN_0B_TXN   : buffer bit;
   PCIE_6_RXN          : in bit;
   PCIE_6_RXP          : in bit;
   PCIE_6_TXP          : buffer bit;
   PCIE_6_TXN          : buffer bit;
   PCIE_5_RXN          : in bit;
   PCIE_5_RXP          : in bit;
   PCIE_5_TXP          : buffer bit;
   PCIE_5_TXN          : buffer bit;
   PCIE_4_RXN          : in bit;
   PCIE_4_RXP          : in bit;
   PCIE_4_TXP          : buffer bit;
   PCIE_4_TXN          : buffer bit;
   PCIE_3_LAN_0A_RXN   : in bit;
   PCIE_3_LAN_0A_RXP   : in bit;
   PCIE_3_LAN_0A_TXP   : buffer bit;
   PCIE_3_LAN_0A_TXN   : buffer bit;
   PCIE_2_RXN          : in bit;
   PCIE_2_RXP          : in bit;
   PCIE_2_TXP          : buffer bit;
   PCIE_2_TXN          : buffer bit;
   PCIE_1_RXN          : in bit;
   PCIE_1_RXP          : in bit;
   PCIE_1_TXP          : buffer bit;
   PCIE_1_TXN          : buffer bit;
   DMI_3_RXN           : in bit;
   DMI_3_RXP           : in bit;
   DMI_3_TXP           : buffer bit;
   DMI_3_TXN           : buffer bit;
   DMI_2_RXN           : in bit;
   DMI_2_RXP           : in bit;
   DMI_2_TXN           : buffer bit;
   DMI_2_TXP           : buffer bit;
   DMI_1_RXN           : in bit;
   DMI_1_RXP           : in bit;
   DMI_1_TXN           : buffer bit;
   DMI_1_TXP           : buffer bit;
   DMI_0_RXN           : in bit;
   DMI_0_RXP           : in bit;
   DMI_0_TXN           : buffer bit;
   DMI_0_TXP           : buffer bit;
   DMI_7_RXN           : in bit;
   DMI_7_RXP           : in bit;
   DMI_7_TXN           : buffer bit;
   DMI_7_TXP           : buffer bit;
   DMI_6_RXN           : in bit;
   DMI_6_RXP           : in bit;
   DMI_6_TXN           : buffer bit;
   DMI_6_TXP           : buffer bit;
   DMI_5_RXN           : in bit;
   DMI_5_RXP           : in bit;
   DMI_5_TXN           : buffer bit;
   DMI_5_TXP           : buffer bit;
   DMI_4_RXN           : in bit;
   DMI_4_RXP           : in bit;
   DMI_4_TXN           : buffer bit;
   DMI_4_TXP           : buffer bit;
   PCIE_21_RXN         : in bit;
   PCIE_21_RXP         : in bit;
   PCIE_21_TXN         : buffer bit;
   PCIE_21_TXP         : buffer bit;
   PCIE_22_RXN         : in bit;
   PCIE_22_RXP         : in bit;
   PCIE_22_TXN         : buffer bit;
   PCIE_22_TXP         : buffer bit;
   PCIE_23_RXN         : in bit;
   PCIE_23_RXP         : in bit;
   PCIE_23_TXN         : buffer bit;
   PCIE_23_TXP         : buffer bit;
   PCIE_24_RXN         : in bit;
   PCIE_24_RXP         : in bit;
   PCIE_24_TXN         : buffer bit;
   PCIE_24_TXP         : buffer bit;
   CLKOUT_SRC_P_12     : out bit;
   CLKOUT_SRC_N_12     : out bit;
   CLKOUT_SRC_P_13     : out bit;
   CLKOUT_SRC_N_13     : out bit;
   CLKOUT_SRC_P_11     : out bit;
   CLKOUT_SRC_N_11     : out bit;
   CLKOUT_SRC_P_10     : out bit;
   CLKOUT_SRC_N_10     : out bit;
   CLKOUT_SRC_P_8      : out bit;
   CLKOUT_SRC_N_8      : out bit;
   CLKOUT_SRC_P_9      : out bit;
   CLKOUT_SRC_N_9      : out bit;
   CLKOUT_SRC_P_6      : out bit;
   CLKOUT_SRC_N_6      : out bit;
   CLKOUT_SRC_P_7      : out bit;
   CLKOUT_SRC_N_7      : out bit;
   CLKOUT_SRC_P_4      : out bit;
   CLKOUT_SRC_N_4      : out bit;
   CLKOUT_SRC_P_5      : out bit;
   CLKOUT_SRC_N_5      : out bit;
   CLKOUT_SRC_P_3      : out bit;
   CLKOUT_SRC_N_3      : out bit;
   CLKOUT_SRC_P_2      : out bit;
   CLKOUT_SRC_N_2      : out bit;
   CLKOUT_SRC_P_0      : out bit;
   CLKOUT_SRC_N_0      : out bit;
   CLKOUT_SRC_P_1      : out bit;
   CLKOUT_SRC_N_1      : out bit;
   USB31_10_RXN        : in bit;
   USB31_10_RXP        : in bit;
   USB31_10_TXN        : buffer bit;
   USB31_10_TXP        : buffer bit;
   USB31_9_RXN         : in bit;
   USB31_9_RXP         : in bit;
   USB31_9_TXN         : buffer bit;
   USB31_9_TXP         : buffer bit;
   USB31_8_RXN         : in bit;
   USB31_8_RXP         : in bit;
   USB31_8_TXN         : buffer bit;
   USB31_8_TXP         : buffer bit;
   USB31_7_RXN         : in bit;
   USB31_7_RXP         : in bit;
   USB31_7_TXN         : buffer bit;
   USB31_7_TXP         : buffer bit;
   USB31_6_RXN         : in bit;
   USB31_6_RXP         : in bit;
   USB31_6_TXN         : buffer bit;
   USB31_6_TXP         : buffer bit;
   USB31_5_RXN         : in bit;
   USB31_5_RXP         : in bit;
   USB31_5_TXN         : buffer bit;
   USB31_5_TXP         : buffer bit;
   USB31_4_RXN         : in bit;
   USB31_4_RXP         : in bit;
   USB31_4_TXN         : buffer bit;
   USB31_4_TXP         : buffer bit;
   USB31_3_RXN         : in bit;
   USB31_3_RXP         : in bit;
   USB31_3_TXN         : buffer bit;
   USB31_3_TXP         : buffer bit;
   USB31_2_RXN         : in bit;
   USB31_2_RXP         : in bit;
   USB31_2_TXN         : buffer bit;
   USB31_2_TXP         : buffer bit;
   USB31_1_RXN         : in bit;
   USB31_1_RXP         : in bit;
   USB31_1_TXN         : buffer bit;
   USB31_1_TXP         : buffer bit;
   RTESTB              : in bit;
   RSMRSTB             : in bit;
   INTRUDERB           : in bit;
   USB2N_14            : inout bit;
   USB2P_14            : inout bit;
   USB2N_13            : inout bit;
   USB2P_13            : inout bit;
   USB2N_12            : inout bit;
   USB2P_12            : inout bit;
   USB2N_11            : inout bit;
   USB2P_11            : inout bit;
   USB2N_10            : inout bit;
   USB2P_10            : inout bit;
   USB2N_9             : inout bit;
   USB2P_9             : inout bit;
   USB2N_8             : inout bit;
   USB2P_8             : inout bit;
   USB2N_7             : inout bit;
   USB2P_7             : inout bit;
   USB2N_6             : inout bit;
   USB2P_6             : inout bit;
   USB2N_5             : inout bit;
   USB2P_5             : inout bit;
   USB2N_4             : inout bit;
   USB2P_4             : inout bit;
   USB2N_3             : inout bit;
   USB2P_3             : inout bit;
   USB2N_2             : inout bit;
   USB2P_2             : inout bit;
   USB2N_1             : inout bit;
   USB2P_1             : inout bit;
   JTAG_TDO            : out bit;
   JTAG_TDI            : in bit;
   JTAG_TCK            : in bit;
   JTAG_TMS            : in bit
    );

use STD_1149_1_2001.all;
use STD_1149_6_2003.all;

attribute COMPONENT_CONFORMANCE of mtps_a0 : entity is "STD_1149_1_2001";

attribute PIN_MAP of mtps_a0 : entity is PHYSICAL_PIN_MAP; 

constant bga : PIN_MAP_STRING := 
" CNV_WR_CLKN         : CNVI0, " & 
" CNV_WR_CLKP         : CNVI1, " & 
" CNV_WR_D1N          : CNVI2, " & 
" CNV_WR_D1P          : CNVI3, " & 
" CNV_WR_D0N          : CNVI4, " & 
" CNV_WR_D0P          : CNVI5, " & 
" CNV_WT_CLKP         : CNVI6, " & 
" CNV_WT_CLKN         : CNVI7, " & 
" CNV_WT_D1P          : CNVI8, " & 
" CNV_WT_D1N          : CNVI9, " & 
" CNV_WT_D0P          : CNVI10, " & 
" CNV_WT_D0N          : CNVI11, " & 
" MLK_RSTB_UNUSED     : CSME0, " & 
" MLK_DATA            : CSME1, " & 
" MLK_CLK             : CSME2, " & 
" GPP_J_16_GLB_RST_WARN_B: GPCOM000, " & 
" GPP_J_15_AUX_PWRGD  : GPCOM001, " & 
" GPP_J_14_HDACPU_BCLK: GPCOM002, " & 
" GPP_J_13_HDACPU_SDO : GPCOM003, " & 
" GPP_J_12_HDACPU_SDI : GPCOM004, " & 
" GPP_J_11_DAM        : GPCOM005, " & 
" GPP_J_10_BPKI3C_SCL : GPCOM006, " & 
" GPP_J_9_BPKI3C_SDA  : GPCOM007, " & 
" GPP_J_8_RTCCLKOUT   : GPCOM008, " & 
" GPP_J_7_BOOTHALT_B  : GPCOM009, " & 
" GPP_J_6_CNV_MFUART2_TXD: GPCOM010, " & 
" GPP_J_5_CNV_MFUART2_RXD: GPCOM011, " & 
" GPP_J_4_CNV_RGI_RSP_UART0_CTSB: GPCOM012, " & 
" GPP_J_3_CNV_RGI_DT_UART0_TXD: GPCOM013, " & 
" GPP_J_2_CNV_BRI_RSP_UART0_RXD: GPCOM014, " & 
" GPP_J_1_CNV_BRI_DT_UART0_RTSB: GPCOM015, " & 
" GPP_J_0_CNV_PA_BLANKING: GPCOM016, " & 
" GPP_R_12_ISH_SPI_MOSI_GSPI2_MOSI: GPCOM017, " & 
" GPP_R_11_ISH_SPI_MISO_GSPI2_MISO: GPCOM018, " & 
" GPP_R_10_ISH_SPI_CLK_GSPI2_CLK: GPCOM019, " & 
" GPP_R_9_ISH_SPI_CSB_GSPI2_CS0B: GPCOM020, " & 
" GPP_R_8_I2S1_SCLK   : GPCOM021, " & 
" GPP_R_7_I2S1_SFRM   : GPCOM022, " & 
" GPP_R_6_I2S1_TXD    : GPCOM023, " & 
" GPP_R_5_HDA_SDI_1_I2S1_RXD: GPCOM024, " & 
" GPP_R_4_HDA_RSTB    : GPCOM025, " & 
" GPP_R_3_HDA_SDI_0_I2S0_RXD_HDACPU_SDI: GPCOM026, " & 
" GPP_R_2_HDA_SDO_I2S0_TXD_HDACPU_SDO: GPCOM027, " & 
" GPP_R_1_HDA_SYNC_I2S0_SFRM_DMIC_CLK_B_1: GPCOM028, " & 
" GPP_R_0_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK_DMIC_CLK_A_1: GPCOM029, " & 
" GPP_D_23_UART3_CTSB_THC1_SPI2_INTB: GPCOM030, " & 
" GPP_D_22_UART3_RTSB_THC1_SPI2_RSTB: GPCOM031, " & 
" GPP_D_21_UART3_TXD_THC1_SPI2_IO_3: GPCOM032, " & 
" GPP_D_20_UART3_RXD_THC1_SPI2_IO_2: GPCOM033, " & 
" GPP_D_19_GSPI3_MOSI_THC1_SPI2_IO_1: GPCOM034, " & 
" GPP_D_18_GSPI3_MISO_THC1_SPI2_IO_0: GPCOM035, " & 
" GPP_D_17_GSPI3_CLK_THC1_SPI2_CLK: GPCOM036, " & 
" GPP_D_16_GSPI3_CS0B_THC1_SPI2_CSB: GPCOM037, " & 
" GPP_D_15_SML1DATA   : GPCOM038, " & 
" GPP_D_14_SRCCLKREQB_7: GPCOM039, " & 
" GPP_D_13_SRCCLKREQB_6: GPCOM040, " & 
" GPP_D_12_SRCCLKREQB_5: GPCOM041, " & 
" GPP_D_11_SRCCLKREQB_4: GPCOM042, " & 
" GPP_D_10_SML0DATA   : GPCOM043, " & 
" GPP_D_9_SML0CLK     : GPCOM044, " & 
" GPP_D_8_I2S2_SCLK_DMIC_CLK_A_0: GPCOM045, " & 
" GPP_D_7_I2S2_RXD_DMIC_DATA_1: GPCOM046, " & 
" GPP_D_6_I2S2_TXD_MODEM_CLKREQ_DMIC_CLK_B_0: GPCOM047, " & 
" GPP_D_5_I2S2_SFRM_CNV_RF_RESET_B_DMIC_DATA_0: GPCOM048, " & 
" GPP_D_4_SML1CLK     : GPCOM049, " & 
" GPP_D_3_SRCCLKREQB_3: GPCOM050, " & 
" GPP_D_2_SRCCLKREQB_2: GPCOM051, " & 
" GPP_D_1_SRCCLKREQB_1: GPCOM052, " & 
" GPP_D_0_SRCCLKREQB_0: GPCOM053, " & 
" DIR_ESPI_ALERTB     : GPCOM100, " & 
" DIR_ESPI_RCLK       : GPCOM101, " & 
" DIR_ESPI_CLK        : GPCOM102, " & 
" DIR_ESPI_RESETB     : GPCOM103, " & 
" DIR_ESPI_CSB        : GPCOM104, " & 
" DIR_ESPI_IO_3       : GPCOM105, " & 
" DIR_ESPI_IO_2       : GPCOM106, " & 
" DIR_ESPI_IO_1       : GPCOM107, " & 
" DIR_ESPI_IO_0       : GPCOM108, " & 
" DMI_CLKREQB         : GPCOM109, " & 
" DMI_PERSTB          : GPCOM110, " & 
" PWRBTNB_OUT         : GPCOM111, " & 
" GPP_A_13_ESPI_ALERT3B            : GPCOM112, " & 
" GPP_A_12_ESPI_ALERT2B            : GPCOM113, " & 
" GPP_A_11_ESPI_ALERT1B            : GPCOM114, " & 
" GPP_A_10_ESPI_ALERT0B            : GPCOM115, " & 
" GPP_A_9_ESPI_CS3B             : GPCOM116, " & 
" GPP_A_8_ESPI_CS2B             : GPCOM117, " & 
" GPP_A_7_ESPI_CS1B             : GPCOM118, " & 
" GPP_A_6_ESPI_RESETB             : GPCOM119, " & 
" GPP_A_5_ESPI_CLK             : GPCOM120, " & 
" GPP_A_4_ESPI_CS0B             : GPCOM121, " & 
" GPP_A_3_ESPI_IO_3_SUSACKB             : GPCOM122, " & 
" GPP_A_2_ESPI_IO_2_SUSWARNB_SUSPWRDNACK             : GPCOM123, " & 
" GPP_A_1_ESPI_IO_1             : GPCOM124, " & 
" GPP_A_0_ESPI_IO_0             : GPCOM125, " & 
" GPP_B_21_SML1ALERTB_PCHHOTB: GPCOM126, " & 
" GPP_B_20_FUSA_DIAGTEST_MODE: GPCOM127, " & 
" GPP_B_19_FUSA_DIAGTEST_EN: GPCOM128, " & 
" GPP_B_18_PMCALERTB  : GPCOM129, " & 
" GPP_B_17_ISH_GP_5   : GPCOM130, " & 
" GPP_B_16_ISH_GP_4   : GPCOM131, " & 
" GPP_B_15_ISH_GP_3   : GPCOM132, " & 
" GPP_B_14            : GPCOM133, " & 
" GPP_B_13_PLTRSTB    : GPCOM134, " & 
" GPP_B_12_SLP_S0B    : GPCOM135, " & 
" GPP_B_11_I2S_MCLK   : GPCOM136, " & 
" GPP_B_10_ISH_GP_2   : GPCOM137, " & 
" GPP_B_9_ISH_GP_1    : GPCOM138, " & 
" GPP_B_8_ISH_GP_0    : GPCOM139, " & 
" GPP_B_7_ISH_GP_7    : GPCOM140, " & 
" GPP_B_6_CLKOUT_48   : GPCOM141, " & 
" GPP_B_5_SX_EXIT_HOLDOFFB_ISH_GP_6_IEH_FATAL_ERR2B: GPCOM142, " & 
" GPP_B_4_CPU_GP_3    : GPCOM143, " & 
" GPP_B_3_CPU_GP_2    : GPCOM144, " & 
" GPP_B_2_ISH_GP_8    : GPCOM145, " & 
" GPP_B_1_ISH_UART0_RTSB_GSPI2_CS1B: GPCOM146, " & 
" GPP_B_0_PCIE_LNK_DOWN: GPCOM147, " & 
" DSW_SPARE           : GPCOM200, " & 
" WAKEB               : GPCOM201, " & 
" SLP_SUSB            : GPCOM202, " & 
" SLP_LANB            : GPCOM203, " & 
" GPD_12              : GPCOM204, " & 
" GPD_11_LANPHYPC     : GPCOM205, " & 
" GPD_10_SLP_S5B      : GPCOM206, " & 
" GPD_9_SLP_WLANB     : GPCOM207, " & 
" GPD_8_SUSCLK        : GPCOM208, " & 
" GPD_7               : GPCOM209, " & 
" GPD_6_SLP_AB        : GPCOM210, " & 
" GPD_5_SLP_S4B       : GPCOM211, " & 
" GPD_4_SLP_S3B       : GPCOM212, " & 
" GPD_3_PWRBTNB       : GPCOM213, " & 
" GPD_2_LAN_WAKEB     : GPCOM214, " & 
" GPD_1_ACPRESENT     : GPCOM215, " & 
" GPD_0_BATLOWB       : GPCOM216, " & 
" GPP_C_23_UART2_CTSB_CNV_MFUART0_CTS_B: GPCOM300, " & 
" GPP_C_22_UART2_RTSB_CNV_MFUART0_RTS_B: GPCOM301, " & 
" GPP_C_21_UART2_TXD_CNV_MFUART0_TXD: GPCOM302, " & 
" GPP_C_20_UART2_RXD_CNV_MFUART0_RXD: GPCOM303, " & 
" GPP_C_19_USB2_OCB_7_I2C5_SCL: GPCOM304, " & 
" GPP_C_18_USB2_OCB_6_I2C5_SDA: GPCOM305, " & 
" GPP_C_17_USB2_OCB_5_I2C4_SCL: GPCOM306, " & 
" GPP_C_16_USB2_OCB_4_I2C4_SDA: GPCOM307, " & 
" GPP_C_15_UART1_CTSB_ISH_UART1_CTSB: GPCOM308, " & 
" GPP_C_14_UART1_RTSB_ISH_UART1_RTSB: GPCOM309, " & 
" GPP_C_13_UART1_TXD_ISH_UART1_TXD: GPCOM310, " & 
" GPP_C_12_UART1_RXD_ISH_UART1_RXD: GPCOM311, " & 
" GPP_C_11_UART0_CTSB : GPCOM312, " & 
" GPP_C_10_UART0_RTSB : GPCOM313, " & 
" GPP_C_9_UART0_TXD   : GPCOM314, " & 
" GPP_C_8_UART0_RXD   : GPCOM315, " & 
" GPP_C_7_ISH_I2C2_SCL_I2C3_SCL: GPCOM316, " & 
" GPP_C_6_ISH_I2C2_SDA_I2C3_SDA: GPCOM317, " & 
" GPP_C_5_SML0ALERTB  : GPCOM318, " & 
" GPP_C_4_ISH_UART0_TXD_SML0BCLK_I2C2_SCL: GPCOM319, " & 
" GPP_C_3_ISH_UART0_RXD_SML0BDATA_I2C2_SDA: GPCOM320, " & 
" GPP_C_2_SMBALERTB   : GPCOM321, " & 
" GPP_C_1_SMBDATA     : GPCOM322, " & 
" GPP_C_0_SMBCLK      : GPCOM323, " & 
" GPP_H_19_ISH_I2C1_SCL_NMIB: GPCOM324, " & 
" GPP_H_18_ISH_I2C1_SDA_SMIB: GPCOM325, " & 
" GPP_H_17_SML4ALERTB : GPCOM326, " & 
" GPP_H_16_SML4DATA   : GPCOM327, " & 
" GPP_H_15_SML4CLK    : GPCOM328, " & 
" GPP_H_14_SML3ALERTB : GPCOM329, " & 
" GPP_H_13_SML3DATA   : GPCOM330, " & 
" GPP_H_12_SML3CLK    : GPCOM331, " & 
" GPP_H_11_SML2ALERTB : GPCOM332, " & 
" GPP_H_10_SML2DATA   : GPCOM333, " & 
" GPP_H_9_SML2CLK     : GPCOM334, " & 
" GPP_H_8_USB2_OCB_3_GMII_MDIO_1: GPCOM335, " & 
" GPP_H_7_USB2_OCB_2_GMII_MDC_1: GPCOM336, " & 
" GPP_H_6_USB2_OCB_1  : GPCOM337, " & 
" GPP_H_5_USB2_OCB_0  : GPCOM338, " & 
" GPP_H_4_SRCCLKREQB_11: GPCOM339, " & 
" GPP_H_3_SRCCLKREQB_10: GPCOM340, " & 
" GPP_H_2_SRCCLKREQB_9: GPCOM341, " & 
" GPP_H_1_SRCCLKREQB_8: GPCOM342, " & 
" GPP_H_0             : GPCOM343, " & 
" SPI0_CLK            : GPCOM344, " & 
" SPI0_FLASH_1_CSB    : GPCOM345, " & 
" SPI0_FLASH_0_CSB    : GPCOM346, " & 
" SPI0_TPM_CSB        : GPCOM347, " & 
" SPI0_MISO_IO_1      : GPCOM348, " & 
" SPI0_MOSI_IO_0      : GPCOM349, " & 
" SPI0_IO_3           : GPCOM350, " & 
" SPI0_IO_2           : GPCOM351, " & 
" GPP_F_23_IEH_NONFATAL_ERR1B: GPCOM400, " & 
" GPP_F_22_IEH_CORR_ERR0B: GPCOM401, " & 
" GPP_F_21_GMII_MDIO_0: GPCOM402, " & 
" GPP_F_20_GMII_MDC_0 : GPCOM403, " & 
" GPP_F_19_DNX_FORCE_RELOAD: GPCOM404, " & 
" GPP_F_18: GPCOM405, " & 
" GPP_F_17: GPCOM406, " & 
" GPP_F_16: GPCOM407, " & 
" GPP_F_15: GPCOM408, " & 
" GPP_F_14            : GPCOM409, " & 
" GPP_F_13_SATA_SDATAOUT0_DIR_ESPI_SCI: GPCOM410, " & 
" GPP_F_12_SATA_SDATAOUT1_DIR_ESPI_WAKE: GPCOM411, " & 
" GPP_F_11_SATA_SLOAD_DIR_ESPI_IRQ: GPCOM412, " & 
" GPP_F_10_SATA_SCLOCK_DIR_ESPI_NMI: GPCOM413, " & 
" GPP_F_9_SATA_DEVSLP_7_DIR_ESPI_SMI: GPCOM414, " & 
" GPP_F_8_SATA_DEVSLP_6: GPCOM415, " & 
" GPP_F_7_SATA_DEVSLP_5: GPCOM416, " & 
" GPP_F_6_SATA_DEVSLP_4: GPCOM417, " & 
" GPP_F_5_SATA_DEVSLP_3: GPCOM418, " & 
" GPP_F_4_SATAXPCIE_7_SATAGP_7: GPCOM419, " & 
" GPP_F_3_SATAXPCIE_6_SATAGP_6: GPCOM420, " & 
" GPP_F_2_SATAXPCIE_5_SATAGP_5: GPCOM421, " & 
" GPP_F_1_SATAXPCIE_4_SATAGP_4: GPCOM422, " & 
" GPP_F_0_SATAXPCIE_3_SATAGP_3: GPCOM423, " & 
" MLK_RSTB            : GPCOM424, " & 
" SYS_RESETB          : GPCOM425, " & 
" RESET_SYNCB         : GPCOM426, " & 
" GPP_K_10_FUSE_SORT_BUMP_2: GPCOM427, " & 
" GPP_K_9_CORE_VID_1  : GPCOM428, " & 
" GPP_K_8_CORE_VID_0  : GPCOM429, " & 
" GPP_K_7_FUSE_SORT_BUMP_1: GPCOM430, " & 
" GPP_K_6_FUSE_SORT_BUMP_0: GPCOM431, " & 
" GPP_K_5_ADR_COMPLETE: GPCOM432, " & 
" GPP_K_4_GSXCLK      : GPCOM433, " & 
" GPP_K_3_GSXSRESETB  : GPCOM434, " & 
" GPP_K_2_GSXDIN      : GPCOM435, " & 
" GPP_K_1_GSXSLOAD    : GPCOM436, " & 
" GPP_K_0_GSXDOUT     : GPCOM437, " & 
" GPP_E_21_ISH_UART0_CTSB_SML0BALERTB: GPCOM438, " & 
" GPP_E_20_THC0_SPI1_INTB: GPCOM439, " & 
" GPP_E_19_THC0_SPI1_RSTB: GPCOM440, " & 
" GPP_E_18_THC0_SPI1_IO_3: GPCOM441, " & 
" GPP_E_17_THC0_SPI1_IO_2: GPCOM442, " & 
" GPP_E_16_THC0_SPI1_IO_0: GPCOM443, " & 
" GPP_E_15_THC0_SPI1_IO_1: GPCOM444, " & 
" GPP_E_14_THC0_SPI1_CLK: GPCOM445, " & 
" GPP_E_13_THC0_SPI1_CSB: GPCOM446, " & 
" GPP_E_12_ISH_GP_10  : GPCOM447, " & 
" GPP_E_11_ISH_GP_9   : GPCOM448, " & 
" GPP_E_10_SRCCLKREQB_13: GPCOM449, " & 
" GPP_E_9_SRCCLKREQB_12: GPCOM450, " & 
" GPP_E_8_SATA_LEDB   : GPCOM451, " & 
" GPP_E_7_CPU_GP_1    : GPCOM452, " & 
" GPP_E_6_SATA_DEVSLP_2: GPCOM453, " & 
" GPP_E_5_SATA_DEVSLP_1: GPCOM454, " & 
" GPP_E_4_SATA_DEVSLP_0: GPCOM455, " & 
" GPP_E_3_CPU_GP_0    : GPCOM456, " & 
" GPP_E_2_SATAXPCIE_2_SATAGP_2: GPCOM457, " & 
" GPP_E_1_SATAXPCIE_1_SATAGP_1: GPCOM458, " & 
" GPP_E_0_SATAXPCIE_0_SATAGP_0: GPCOM459, " & 
" GPP_S_7_SNDW3_DATA_DMIC_DATA_1_RGMII_PPS_1: GPCOM460, " & 
" GPP_S_6_SNDW3_CLK_DMIC_CLK_A_1_RGMII_RESET_1: GPCOM461, " & 
" GPP_S_5_SNDW2_DATA_DMIC_CLK_B_1_RGMII_INT_1: GPCOM462, " & 
" GPP_S_4_SNDW2_CLK_DMIC_CLK_B_0_RGMII_AUXTS_1_SNDW0_DATA3: GPCOM463, " & 
" GPP_S_3_SNDW1_DATA_DMIC_DATA_0_RGMII_PPS_0_SNDW0_DATA2: GPCOM464, " & 
" GPP_S_2_SNDW1_CLK_DMIC_CLK_A_0_RGMII_RESET_0_SNDW0_DATA1: GPCOM465, " & 
" GPP_S_1_SNDW0_DATA0_RGMII_INT_0: GPCOM466, " & 
" GPP_S_0_SNDW0_CLK_RGMII_AUXTS_0: GPCOM467, " & 
" MISC_SPARE: GPCOM468, " & 
" FBRK_OUT_N          : GPCOM500, " & 
" TRIGGER_OUT         : GPCOM501, " & 
" TRIGGER_IN          : GPCOM502, " & 
" CRASHLOG_TRIG_N     : GPCOM503, " & 
" PM_SPARE1           : GPCOM504, " & 
" PM_SPARE0           : GPCOM505, " & 
" CPUPWRGD            : GPCOM506, " & 
" PREQB               : GPCOM507, " & 
" PRDYB               : GPCOM508, " & 
" GPP_I_16_ISH_GP_11  : GPCOM509, " & 
" GPP_I_15_ISH_I2C0_SCL_ISH_I3C0_SCL: GPCOM510, " & 
" GPP_I_14_ISH_I2C0_SDA_ISH_I3C0_SDA: GPCOM511, " & 
" GPP_I_13_GSPI1_MOSI : GPCOM512, " & 
" GPP_I_12_GSPI1_MISO_NFC_CLKREQ: GPCOM513, " & 
" GPP_I_11_GSPI1_CLK_NFC_CLK: GPCOM514, " & 
" GPP_I_10_GSPI1_CS0B : GPCOM515, " & 
" GPP_I_9_GSPI0_MOSI  : GPCOM516, " & 
" GPP_I_8_GSPI0_MISO  : GPCOM517, " & 
" GPP_I_7_GSPI0_CLK   : GPCOM518, " & 
" GPP_I_6_GSPI0_CS0B  : GPCOM519, " & 
" GPP_I_5_I2C1_SCL    : GPCOM520, " & 
" GPP_I_4_I2C1_SDA    : GPCOM521, " & 
" GPP_I_3_I2C0_SCL_I3C0_SCL: GPCOM522, " & 
" GPP_I_2_I2C0_SDA_I3C0_SDA: GPCOM523, " & 
" GPP_I_1_GSPI1_CS1B  : GPCOM524, " & 
" GPP_I_0_GSPI0_CS1B  : GPCOM525, " & 
" PCIE_16_SATA_3_RXN  : PCIE0, " & 
" PCIE_16_SATA_3_RXP  : PCIE1, " & 
" PCIE_16_SATA_3_TXP  : PCIE2, " & 
" PCIE_16_SATA_3_TXN  : PCIE3, " & 
" PCIE_15_SATA_2_LAN_0C_RXN: PCIE4, " & 
" PCIE_15_SATA_2_LAN_0C_RXP: PCIE5, " & 
" PCIE_15_SATA_2_LAN_0C_TXP: PCIE6, " & 
" PCIE_15_SATA_2_LAN_0C_TXN: PCIE7, " & 
" PCIE_14_SATA_1_RXN  : PCIE8, " & 
" PCIE_14_SATA_1_RXP  : PCIE9, " & 
" PCIE_14_SATA_1_TXP  : PCIE10, " & 
" PCIE_14_SATA_1_TXN  : PCIE11, " & 
" PCIE_13_SATA_0_RXN  : PCIE12, " & 
" PCIE_13_SATA_0_RXP  : PCIE13, " & 
" PCIE_13_SATA_0_TXP  : PCIE14, " & 
" PCIE_13_SATA_0_TXN  : PCIE15, " & 
" PCIE_20_SATA_7_RXN  : PCIE16, " & 
" PCIE_20_SATA_7_RXP  : PCIE17, " & 
" PCIE_20_SATA_7_TXP  : PCIE18, " & 
" PCIE_20_SATA_7_TXN  : PCIE19, " & 
" PCIE_19_SATA_6_RXN  : PCIE20, " & 
" PCIE_19_SATA_6_RXP  : PCIE21, " & 
" PCIE_19_SATA_6_TXP  : PCIE22, " & 
" PCIE_19_SATA_6_TXN  : PCIE23, " & 
" PCIE_18_SATA_5_RXN  : PCIE24, " & 
" PCIE_18_SATA_5_RXP  : PCIE25, " & 
" PCIE_18_SATA_5_TXP  : PCIE26, " & 
" PCIE_18_SATA_5_TXN  : PCIE27, " & 
" PCIE_17_SATA_4_RXN  : PCIE28, " & 
" PCIE_17_SATA_4_RXP  : PCIE29, " & 
" PCIE_17_SATA_4_TXP  : PCIE30, " & 
" PCIE_17_SATA_4_TXN  : PCIE31, " & 
" PCIE_12_RXN         : PCIE32, " & 
" PCIE_12_RXP         : PCIE33, " & 
" PCIE_12_TXP         : PCIE34, " & 
" PCIE_12_TXN         : PCIE35, " & 
" PCIE_11_RXN         : PCIE36, " & 
" PCIE_11_RXP         : PCIE37, " & 
" PCIE_11_TXP         : PCIE38, " & 
" PCIE_11_TXN         : PCIE39, " & 
" PCIE_10_TSN_1_RXN   : PCIE40, " & 
" PCIE_10_TSN_1_RXP   : PCIE41, " & 
" PCIE_10_TSN_1_TXP   : PCIE42, " & 
" PCIE_10_TSN_1_TXN   : PCIE43, " & 
" PCIE_9_TSN_0_RXN    : PCIE44, " & 
" PCIE_9_TSN_0_RXP    : PCIE45, " & 
" PCIE_9_TSN_0_TXP    : PCIE46, " & 
" PCIE_9_TSN_0_TXN    : PCIE47, " & 
" PCIE_8_RXN          : PCIE48, " & 
" PCIE_8_RXP          : PCIE49, " & 
" PCIE_8_TXP          : PCIE50, " & 
" PCIE_8_TXN          : PCIE51, " & 
" PCIE_7_LAN_0B_RXN   : PCIE52, " & 
" PCIE_7_LAN_0B_RXP   : PCIE53, " & 
" PCIE_7_LAN_0B_TXP   : PCIE54, " & 
" PCIE_7_LAN_0B_TXN   : PCIE55, " & 
" PCIE_6_RXN          : PCIE56, " & 
" PCIE_6_RXP          : PCIE57, " & 
" PCIE_6_TXP          : PCIE58, " & 
" PCIE_6_TXN          : PCIE59, " & 
" PCIE_5_RXN          : PCIE60, " & 
" PCIE_5_RXP          : PCIE61, " & 
" PCIE_5_TXP          : PCIE62, " & 
" PCIE_5_TXN          : PCIE63, " & 
" PCIE_4_RXN          : PCIE64, " & 
" PCIE_4_RXP          : PCIE65, " & 
" PCIE_4_TXP          : PCIE66, " & 
" PCIE_4_TXN          : PCIE67, " & 
" PCIE_3_LAN_0A_RXN   : PCIE68, " & 
" PCIE_3_LAN_0A_RXP   : PCIE69, " & 
" PCIE_3_LAN_0A_TXP   : PCIE70, " & 
" PCIE_3_LAN_0A_TXN   : PCIE71, " & 
" PCIE_2_RXN          : PCIE72, " & 
" PCIE_2_RXP          : PCIE73, " & 
" PCIE_2_TXP          : PCIE74, " & 
" PCIE_2_TXN          : PCIE75, " & 
" PCIE_1_RXN          : PCIE76, " & 
" PCIE_1_RXP          : PCIE77, " & 
" PCIE_1_TXP          : PCIE78, " & 
" PCIE_1_TXN          : PCIE79, " & 
" DMI_3_RXN           : PDMI0, " & 
" DMI_3_RXP           : PDMI1, " & 
" DMI_3_TXP           : PDMI2, " & 
" DMI_3_TXN           : PDMI3, " & 
" DMI_2_RXN           : PDMI4, " & 
" DMI_2_RXP           : PDMI5, " & 
" DMI_2_TXN           : PDMI6, " & 
" DMI_2_TXP           : PDMI7, " & 
" DMI_1_RXN           : PDMI8, " & 
" DMI_1_RXP           : PDMI9, " & 
" DMI_1_TXN           : PDMI10, " & 
" DMI_1_TXP           : PDMI11, " & 
" DMI_0_RXN           : PDMI12, " & 
" DMI_0_RXP           : PDMI13, " & 
" DMI_0_TXN           : PDMI14, " & 
" DMI_0_TXP           : PDMI15, " & 
" DMI_7_RXN           : PDMI16, " & 
" DMI_7_RXP           : PDMI17, " & 
" DMI_7_TXN           : PDMI18, " & 
" DMI_7_TXP           : PDMI19, " & 
" DMI_6_RXN           : PDMI20, " & 
" DMI_6_RXP           : PDMI21, " & 
" DMI_6_TXN           : PDMI22, " & 
" DMI_6_TXP           : PDMI23, " & 
" DMI_5_RXN           : PDMI24, " & 
" DMI_5_RXP           : PDMI25, " & 
" DMI_5_TXN           : PDMI26, " & 
" DMI_5_TXP           : PDMI27, " & 
" DMI_4_RXN           : PDMI28, " & 
" DMI_4_RXP           : PDMI29, " & 
" DMI_4_TXN           : PDMI30, " & 
" DMI_4_TXP           : PDMI31, " & 
" PCIE_21_RXN         : PDMI32, " & 
" PCIE_21_RXP         : PDMI33, " & 
" PCIE_21_TXN         : PDMI34, " & 
" PCIE_21_TXP         : PDMI35, " & 
" PCIE_22_RXN         : PDMI36, " & 
" PCIE_22_RXP         : PDMI37, " & 
" PCIE_22_TXN         : PDMI38, " & 
" PCIE_22_TXP         : PDMI39, " & 
" PCIE_23_RXN         : PDMI40, " & 
" PCIE_23_RXP         : PDMI41, " & 
" PCIE_23_TXN         : PDMI42, " & 
" PCIE_23_TXP         : PDMI43, " & 
" PCIE_24_RXN         : PDMI44, " & 
" PCIE_24_RXP         : PDMI45, " & 
" PCIE_24_TXN         : PDMI46, " & 
" PCIE_24_TXP         : PDMI47, " & 
" CLKOUT_SRC_P_12     : ISCLK0, " & 
" CLKOUT_SRC_N_12     : ISCLK1, " & 
" CLKOUT_SRC_P_13     : ISCLK2, " & 
" CLKOUT_SRC_N_13     : ISCLK3, " & 
" CLKOUT_SRC_P_11     : ISCLK4, " & 
" CLKOUT_SRC_N_11     : ISCLK5, " & 
" CLKOUT_SRC_P_10     : ISCLK6, " & 
" CLKOUT_SRC_N_10     : ISCLK7, " & 
" CLKOUT_SRC_P_8      : ISCLK8, " & 
" CLKOUT_SRC_N_8      : ISCLK9, " & 
" CLKOUT_SRC_P_9      : ISCLK10, " & 
" CLKOUT_SRC_N_9      : ISCLK11, " & 
" CLKOUT_SRC_P_6      : ISCLK12, " & 
" CLKOUT_SRC_N_6      : ISCLK13, " & 
" CLKOUT_SRC_P_7      : ISCLK14, " & 
" CLKOUT_SRC_N_7      : ISCLK15, " & 
" CLKOUT_SRC_P_4      : ISCLK16, " & 
" CLKOUT_SRC_N_4      : ISCLK17, " & 
" CLKOUT_SRC_P_5      : ISCLK18, " & 
" CLKOUT_SRC_N_5      : ISCLK19, " & 
" CLKOUT_SRC_P_3      : ISCLK20, " & 
" CLKOUT_SRC_N_3      : ISCLK21, " & 
" CLKOUT_SRC_P_2      : ISCLK22, " & 
" CLKOUT_SRC_N_2      : ISCLK23, " & 
" CLKOUT_SRC_P_0      : ISCLK24, " & 
" CLKOUT_SRC_N_0      : ISCLK25, " & 
" CLKOUT_SRC_P_1      : ISCLK26, " & 
" CLKOUT_SRC_N_1      : ISCLK27, " & 
" USB31_10_RXN        : USB300, " & 
" USB31_10_RXP        : USB301, " & 
" USB31_10_TXN        : USB302, " & 
" USB31_10_TXP        : USB303, " & 
" USB31_9_RXN         : USB304, " & 
" USB31_9_RXP         : USB305, " & 
" USB31_9_TXN         : USB306, " & 
" USB31_9_TXP         : USB307, " & 
" USB31_8_RXN         : USB308, " & 
" USB31_8_RXP         : USB309, " & 
" USB31_8_TXN         : USB310, " & 
" USB31_8_TXP         : USB311, " & 
" USB31_7_RXN         : USB312, " & 
" USB31_7_RXP         : USB313, " & 
" USB31_7_TXN         : USB314, " & 
" USB31_7_TXP         : USB315, " & 
" USB31_6_RXN         : USB316, " & 
" USB31_6_RXP         : USB317, " & 
" USB31_6_TXN         : USB318, " & 
" USB31_6_TXP         : USB319, " & 
" USB31_5_RXN         : USB320, " & 
" USB31_5_RXP         : USB321, " & 
" USB31_5_TXN         : USB322, " & 
" USB31_5_TXP         : USB323, " & 
" USB31_4_RXN         : USB324, " & 
" USB31_4_RXP         : USB325, " & 
" USB31_4_TXN         : USB326, " & 
" USB31_4_TXP         : USB327, " & 
" USB31_3_RXN         : USB328, " & 
" USB31_3_RXP         : USB329, " & 
" USB31_3_TXN         : USB330, " & 
" USB31_3_TXP         : USB331, " & 
" USB31_2_RXN         : USB332, " & 
" USB31_2_RXP         : USB333, " & 
" USB31_2_TXN         : USB334, " & 
" USB31_2_TXP         : USB335, " & 
" USB31_1_RXN         : USB336, " & 
" USB31_1_RXP         : USB337, " & 
" USB31_1_TXN         : USB338, " & 
" USB31_1_TXP         : USB339, " & 
" RTESTB              : PMC1, " & 
" RSMRSTB             : PMC2, " & 
" INTRUDERB           : SMB1, " & 
" USB2N_14            : USB200, " & 
" USB2P_14            : USB201, " & 
" USB2N_13            : USB202, " & 
" USB2P_13            : USB203, " & 
" USB2N_12            : USB204, " & 
" USB2P_12            : USB205, " & 
" USB2N_11            : USB206, " & 
" USB2P_11            : USB207, " & 
" USB2N_10            : USB208, " & 
" USB2P_10            : USB209, " & 
" USB2N_9             : USB210, " & 
" USB2P_9             : USB211, " & 
" USB2N_8             : USB212, " & 
" USB2P_8             : USB213, " & 
" USB2N_7             : USB214, " & 
" USB2P_7             : USB215, " & 
" USB2N_6             : USB216, " & 
" USB2P_6             : USB217, " & 
" USB2N_5             : USB218, " & 
" USB2P_5             : USB219, " & 
" USB2N_4             : USB220, " & 
" USB2P_4             : USB221, " & 
" USB2N_3             : USB222, " & 
" USB2P_3             : USB223, " & 
" USB2N_2             : USB224, " & 
" USB2P_2             : USB225, " & 
" USB2N_1             : USB226, " & 
" USB2P_1             : USB227, " & 
" JTAG_TDO            : JTAG1, " & 
" JTAG_TDI            : JTAG2, " & 
" JTAG_TCK            : JTAG3, " & 
" JTAG_TMS            : JTAG4";

attribute PORT_GROUPING of mtps_a0 : entity is
"Differential_Voltage ((PCIE_16_SATA_3_TXP,PCIE_16_SATA_3_TXN)),"&
"Differential_Voltage ((PCIE_15_SATA_2_LAN_0C_TXP,PCIE_15_SATA_2_LAN_0C_TXN)),"&
"Differential_Voltage ((PCIE_14_SATA_1_TXP,PCIE_14_SATA_1_TXN)),"&
"Differential_Voltage ((PCIE_13_SATA_0_TXP,PCIE_13_SATA_0_TXN)),"&
"Differential_Voltage ((PCIE_20_SATA_7_TXP,PCIE_20_SATA_7_TXN)),"&
"Differential_Voltage ((PCIE_19_SATA_6_TXP,PCIE_19_SATA_6_TXN)),"&
"Differential_Voltage ((PCIE_18_SATA_5_TXP,PCIE_18_SATA_5_TXN)),"&
"Differential_Voltage ((PCIE_17_SATA_4_TXP,PCIE_17_SATA_4_TXN)),"&
"Differential_Voltage ((PCIE_12_TXP,PCIE_12_TXN)),"&
"Differential_Voltage ((PCIE_11_TXP,PCIE_11_TXN)),"&
"Differential_Voltage ((PCIE_10_TSN_1_TXP,PCIE_10_TSN_1_TXN)),"&
"Differential_Voltage ((PCIE_9_TSN_0_TXP,PCIE_9_TSN_0_TXN)),"&
"Differential_Voltage ((PCIE_8_TXP,PCIE_8_TXN)),"&
"Differential_Voltage ((PCIE_7_LAN_0B_TXP,PCIE_7_LAN_0B_TXN)),"&
"Differential_Voltage ((PCIE_6_TXP,PCIE_6_TXN)),"&
"Differential_Voltage ((PCIE_5_TXP,PCIE_5_TXN)),"&
"Differential_Voltage ((PCIE_4_TXP,PCIE_4_TXN)),"&
"Differential_Voltage ((PCIE_3_LAN_0A_TXP,PCIE_3_LAN_0A_TXN)),"&
"Differential_Voltage ((PCIE_2_TXP,PCIE_2_TXN)),"&
"Differential_Voltage ((PCIE_1_TXP,PCIE_1_TXN)),"&
"Differential_Voltage ((DMI_3_TXP,DMI_3_TXN)),"&
"Differential_Voltage ((DMI_2_TXP,DMI_2_TXN)),"&
"Differential_Voltage ((DMI_1_TXP,DMI_1_TXN)),"&
"Differential_Voltage ((DMI_0_TXP,DMI_0_TXN)),"&
"Differential_Voltage ((DMI_7_TXP,DMI_7_TXN)),"&
"Differential_Voltage ((DMI_6_TXP,DMI_6_TXN)),"&
"Differential_Voltage ((DMI_5_TXP,DMI_5_TXN)),"&
"Differential_Voltage ((DMI_4_TXP,DMI_4_TXN)),"&
"Differential_Voltage ((PCIE_21_TXP,PCIE_21_TXN)),"&
"Differential_Voltage ((PCIE_22_TXP,PCIE_22_TXN)),"&
"Differential_Voltage ((PCIE_23_TXP,PCIE_23_TXN)),"&
"Differential_Voltage ((PCIE_24_TXP,PCIE_24_TXN)),"&
"Differential_Voltage ((USB31_10_TXP,USB31_10_TXN)),"&
"Differential_Voltage ((USB31_9_TXP,USB31_9_TXN)),"&
"Differential_Voltage ((USB31_8_TXP,USB31_8_TXN)),"&
"Differential_Voltage ((USB31_7_TXP,USB31_7_TXN)),"&
"Differential_Voltage ((USB31_6_TXP,USB31_6_TXN)),"&
"Differential_Voltage ((USB31_5_TXP,USB31_5_TXN)),"&
"Differential_Voltage ((USB31_4_TXP,USB31_4_TXN)),"&
"Differential_Voltage ((USB31_3_TXP,USB31_3_TXN)),"&
"Differential_Voltage ((USB31_2_TXP,USB31_2_TXN)),"&
"Differential_Voltage ((USB31_1_TXP,USB31_1_TXN))";

attribute TAP_SCAN_IN of JTAG_TDI : signal is true;
attribute TAP_SCAN_MODE of JTAG_TMS : signal is true;
attribute TAP_SCAN_OUT of JTAG_TDO : signal is true;
attribute TAP_SCAN_CLOCK of JTAG_TCK : signal is (40.0e6,BOTH);

attribute INSTRUCTION_LENGTH of mtps_a0 : entity is 8;
attribute INSTRUCTION_OPCODE of mtps_a0 : entity is
    "RD_SUSDR        (01001100)," &
    "RD_TAPCR        (01001101)," &
    "WR_BFWAFER      (11001011)," &
    "RD_BFWAFER      (01001011)," &
    "extest          (00001001)," &
    "sample          (00000001)," &
    "preload         (00000011)," &
    "idcode          (00000010)," &
    "clamp           (00000100)," &
    "highz           (00001000)," &
    "extest_toggle   (00001101)," &
    "extest_pulse    (00001110)," &
    "extest_train    (00001111)," &
    "bypass          (11111111)" ;

attribute INSTRUCTION_CAPTURE of mtps_a0 : entity is "XXXXXX01";

attribute IDCODE_REGISTER of mtps_a0 : entity is "00000000000100111101000100010011";

attribute REGISTER_ACCESS of mtps_a0 : entity is 
    "BOUNDARY (extest, sample, extest_toggle, extest_train, extest_pulse)," &
    "DEVICE_ID (idcode)," &
    "SUSDR[32] (RD_SUSDR)," &
    "TAPCR[32] (RD_TAPCR)," &
    "BFWAFER[32] (WR_BFWAFER, RD_BFWAFER)," &
    "BYPASS (bypass, clamp, highz)";

attribute BOUNDARY_LENGTH of mtps_a0: entity is 860;
attribute BOUNDARY_REGISTER of mtps_a0 : entity is
-- num cell      port                   function          safe [ccell disval rslt]
"   0( bc_4    , *                    , internal         , 0 )," &
"   1( bc_1    , *                    , control          , 1 )," &
"   2( bc_8    , FBRK_OUT_N           , bidir            , X  , 1     , 1  , Z      )," &
"   3( bc_1    , *                    , control          , 1 )," &
"   4( bc_8    , TRIGGER_OUT          , bidir            , X  , 3     , 1  , Z      )," &
"   5( bc_1    , *                    , control          , 1 )," &
"   6( bc_8    , TRIGGER_IN           , bidir            , X  , 5     , 1  , Z      )," &
"   7( bc_1    , *                    , control          , 1 )," &
"   8( bc_8    , CRASHLOG_TRIG_N      , bidir            , X  , 7     , 1  , Z      )," &
"   9( bc_1    , *                    , control          , 1 )," &
"  10( bc_8    , PM_SPARE1            , bidir            , X  , 9     , 1  , Z      )," &
"  11( bc_1    , *                    , control          , 1 )," &
"  12( bc_8    , PM_SPARE0            , bidir            , X  , 11    , 1  , Z      )," &
"  13( bc_1    , *                    , control          , 1 )," &
"  14( bc_8    , CPUPWRGD             , bidir            , X  , 13    , 1  , Z      )," &
"  15( bc_1    , *                    , control          , 1 )," &
"  16( bc_8    , PREQB                , bidir            , X  , 15    , 1  , Z      )," &
"  17( bc_1    , *                    , control          , 1 )," &
"  18( bc_8    , PRDYB                , bidir            , X  , 17    , 1  , Z      )," &
"  19( bc_1    , *                    , control          , 1 )," &
"  20( bc_8    , GPP_I_16_ISH_GP_11   , bidir            , X  , 19    , 1  , Z      )," &
"  21( bc_1    , *                    , control          , 1 )," &
"  22( bc_8    , GPP_I_15_ISH_I2C0_SCL_ISH_I3C0_SCL , bidir            , X  , 21    , 1  , Z      )," &
"  23( bc_1    , *                    , control          , 1 )," &
"  24( bc_8    , GPP_I_14_ISH_I2C0_SDA_ISH_I3C0_SDA , bidir            , X  , 23    , 1  , Z      )," &
"  25( bc_1    , *                    , control          , 1 )," &
"  26( bc_8    , GPP_I_13_GSPI1_MOSI  , bidir            , X  , 25    , 1  , Z      )," &
"  27( bc_1    , *                    , control          , 1 )," &
"  28( bc_8    , GPP_I_12_GSPI1_MISO_NFC_CLKREQ , bidir            , X  , 27    , 1  , Z      )," &
"  29( bc_1    , *                    , control          , 1 )," &
"  30( bc_8    , GPP_I_11_GSPI1_CLK_NFC_CLK , bidir            , X  , 29    , 1  , Z      )," &
"  31( bc_1    , *                    , control          , 1 )," &
"  32( bc_8    , GPP_I_10_GSPI1_CS0B  , bidir            , X  , 31    , 1  , Z      )," &
"  33( bc_1    , *                    , control          , 1 )," &
"  34( bc_8    , GPP_I_9_GSPI0_MOSI   , bidir            , X  , 33    , 1  , Z      )," &
"  35( bc_1    , *                    , control          , 1 )," &
"  36( bc_8    , GPP_I_8_GSPI0_MISO   , bidir            , X  , 35    , 1  , Z      )," &
"  37( bc_1    , *                    , control          , 1 )," &
"  38( bc_8    , GPP_I_7_GSPI0_CLK    , bidir            , X  , 37    , 1  , Z      )," &
"  39( bc_1    , *                    , control          , 1 )," &
"  40( bc_8    , GPP_I_6_GSPI0_CS0B   , bidir            , X  , 39    , 1  , Z      )," &
"  41( bc_1    , *                    , control          , 1 )," &
"  42( bc_8    , GPP_I_5_I2C1_SCL     , bidir            , X  , 41    , 1  , Z      )," &
"  43( bc_1    , *                    , control          , 1 )," &
"  44( bc_8    , GPP_I_4_I2C1_SDA     , bidir            , X  , 43    , 1  , Z      )," &
"  45( bc_1    , *                    , control          , 1 )," &
"  46( bc_8    , GPP_I_3_I2C0_SCL_I3C0_SCL , bidir            , X  , 45    , 1  , Z      )," &
"  47( bc_1    , *                    , control          , 1 )," &
"  48( bc_8    , GPP_I_2_I2C0_SDA_I3C0_SDA , bidir            , X  , 47    , 1  , Z      )," &
"  49( bc_1    , *                    , control          , 1 )," &
"  50( bc_8    , GPP_I_1_GSPI1_CS1B   , bidir            , X  , 49    , 1  , Z      )," &
"  51( bc_1    , *                    , control          , 1 )," &
"  52( bc_8    , GPP_I_0_GSPI0_CS1B   , bidir            , X  , 51    , 1  , Z      )," &
"  53( bc_1    , *                    , internal         , 1 )," &
"  54( bc_1    , *                    , internal         , 1 )," &
"  55( bc_1    , *                    , internal         , 1 )," &
"  56( bc_1    , *                    , internal         , 1 )," &
"  57( bc_1    , *                    , internal         , 1 )," &
"  58( bc_1    , *                    , internal         , 1 )," &
"  59( bc_1    , *                    , internal         , 1 )," &
"  60( bc_1    , *                    , internal         , 1 )," &
"  61( bc_1    , *                    , internal         , 1 )," &
"  62( bc_1    , *                    , internal         , 1 )," &
"  63( bc_1    , *                    , internal         , 0 )," &
"  64( bc_4    , *                    , internal         , 1 )," &
"  65( bc_4    , *                    , internal         , 0 )," &
"  66( bc_1    , *                    , control          , 1 )," &
"  67( bc_8    , DSW_SPARE            , bidir            , X  , 66    , 1  , Z      )," &
"  68( bc_1    , *                    , control          , 1 )," &
"  69( bc_8    , WAKEB                , bidir            , X  , 68    , 1  , Z      )," &
"  70( bc_1    , *                    , control          , 1 )," &
"  71( bc_8    , SLP_SUSB             , bidir            , X  , 70    , 1  , Z      )," &
"  72( bc_1    , *                    , control          , 1 )," &
"  73( bc_8    , SLP_LANB             , bidir            , X  , 72    , 1  , Z      )," &
"  74( bc_1    , *                    , control          , 1 )," &
"  75( bc_8    , GPD_12               , bidir            , X  , 74    , 1  , Z      )," &
"  76( bc_1    , *                    , control          , 1 )," &
"  77( bc_8    , GPD_11_LANPHYPC      , bidir            , X  , 76    , 1  , Z      )," &
"  78( bc_1    , *                    , control          , 1 )," &
"  79( bc_8    , GPD_10_SLP_S5B       , bidir            , X  , 78    , 1  , Z      )," &
"  80( bc_1    , *                    , control          , 1 )," &
"  81( bc_8    , GPD_9_SLP_WLANB      , bidir            , X  , 80    , 1  , Z      )," &
"  82( bc_1    , *                    , control          , 1 )," &
"  83( bc_8    , GPD_8_SUSCLK         , bidir            , X  , 82    , 1  , Z      )," &
"  84( bc_1    , *                    , control          , 1 )," &
"  85( bc_8    , GPD_7                , bidir            , X  , 84    , 1  , Z      )," &
"  86( bc_1    , *                    , control          , 1 )," &
"  87( bc_8    , GPD_6_SLP_AB         , bidir            , X  , 86    , 1  , Z      )," &
"  88( bc_1    , *                    , control          , 1 )," &
"  89( bc_8    , GPD_5_SLP_S4B        , bidir            , X  , 88    , 1  , Z      )," &
"  90( bc_1    , *                    , control          , 1 )," &
"  91( bc_8    , GPD_4_SLP_S3B        , bidir            , X  , 90    , 1  , Z      )," &
"  92( bc_1    , *                    , control          , 1 )," &
"  93( bc_8    , GPD_3_PWRBTNB        , bidir            , X  , 92    , 1  , Z      )," &
"  94( bc_1    , *                    , control          , 1 )," &
"  95( bc_8    , GPD_2_LAN_WAKEB      , bidir            , X  , 94    , 1  , Z      )," &
"  96( bc_1    , *                    , control          , 1 )," &
"  97( bc_8    , GPD_1_ACPRESENT      , bidir            , X  , 96    , 1  , Z      )," &
"  98( bc_1    , *                    , control          , 1 )," &
"  99( bc_8    , GPD_0_BATLOWB        , bidir            , X  , 98    , 1  , Z      )," &
" 100( bc_1    , *                    , internal         , 1 )," &
" 101( bc_1    , *                    , internal         , 0 )," &
" 102( bc_4    , *                    , internal         , 1 )," &
" 103( bc_4    , *                    , internal         , 0 )," &
" 104( bc_4    , *                    , internal         , 1 )," &
" 105( bc_4    , RTESTB               , input            , X )," &
" 106( bc_4    , *                    , internal         , 1 )," &
" 107( bc_4    , RSMRSTB              , input            , X )," &
" 108( bc_4    , *                    , internal         , 1 )," &
" 109( bc_4    , *                    , internal         , 0 )," &
" 110( bc_4    , *                    , internal         , 1 )," &
" 111( bc_4    , INTRUDERB            , input            , X )," &
" 112( bc_4    , *                    , internal         , 1 )," &
" 113( bc_4    , *                    , internal         , 0 )," &
" 114( bc_1    , *                    , control          , 1 )," &
" 115( bc_8    , RESET_SYNCB          , bidir            , X  , 114   , 1  , Z      )," &
" 116( bc_1    , *                    , control          , 1 )," &
" 117( bc_8    , GPP_J_16_GLB_RST_WARN_B , bidir            , X  , 116   , 1  , Z      )," &
" 118( bc_1    , *                    , control          , 1 )," &
" 119( bc_8    , GPP_J_15_AUX_PWRGD   , bidir            , X  , 118   , 1  , Z      )," &
" 120( bc_1    , *                    , control          , 1 )," &
" 121( bc_8    , GPP_J_14_HDACPU_BCLK , bidir            , X  , 120   , 1  , Z      )," &
" 122( bc_1    , *                    , control          , 1 )," &
" 123( bc_8    , GPP_J_13_HDACPU_SDO  , bidir            , X  , 122   , 1  , Z      )," &
" 124( bc_1    , *                    , control          , 1 )," &
" 125( bc_8    , GPP_J_12_HDACPU_SDI  , bidir            , X  , 124   , 1  , Z      )," &
" 126( bc_1    , *                    , control          , 1 )," &
" 127( bc_8    , GPP_J_11_DAM         , bidir            , X  , 126   , 1  , Z      )," &
" 128( bc_1    , *                    , control          , 1 )," &
" 129( bc_8    , GPP_J_10_BPKI3C_SCL  , bidir            , X  , 128   , 1  , Z      )," &
" 130( bc_1    , *                    , control          , 1 )," &
" 131( bc_8    , GPP_J_9_BPKI3C_SDA   , bidir            , X  , 130   , 1  , Z      )," &
" 132( bc_1    , *                    , control          , 1 )," &
" 133( bc_8    , GPP_J_8_RTCCLKOUT    , bidir            , X  , 132   , 1  , Z      )," &
" 134( bc_1    , *                    , control          , 1 )," &
" 135( bc_8    , GPP_J_7_BOOTHALT_B   , bidir            , X  , 134   , 1  , Z      )," &
" 136( bc_1    , *                    , control          , 1 )," &
" 137( bc_8    , GPP_J_6_CNV_MFUART2_TXD , bidir            , X  , 136   , 1  , Z      )," &
" 138( bc_1    , *                    , control          , 1 )," &
" 139( bc_8    , GPP_J_5_CNV_MFUART2_RXD , bidir            , X  , 138   , 1  , Z      )," &
" 140( bc_1    , *                    , control          , 1 )," &
" 141( bc_8    , GPP_J_4_CNV_RGI_RSP_UART0_CTSB , bidir            , X  , 140   , 1  , Z      )," &
" 142( bc_1    , *                    , control          , 1 )," &
" 143( bc_8    , GPP_J_3_CNV_RGI_DT_UART0_TXD , bidir            , X  , 142   , 1  , Z      )," &
" 144( bc_1    , *                    , control          , 1 )," &
" 145( bc_8    , GPP_J_2_CNV_BRI_RSP_UART0_RXD , bidir            , X  , 144   , 1  , Z      )," &
" 146( bc_1    , *                    , control          , 1 )," &
" 147( bc_8    , GPP_J_1_CNV_BRI_DT_UART0_RTSB , bidir            , X  , 146   , 1  , Z      )," &
" 148( bc_1    , *                    , control          , 1 )," &
" 149( bc_8    , GPP_J_0_CNV_PA_BLANKING , bidir            , X  , 148   , 1  , Z      )," &
" 150( bc_1    , *                    , control          , 1 )," &
" 151( bc_8    , GPP_R_12_ISH_SPI_MOSI_GSPI2_MOSI , bidir            , X  , 150   , 1  , Z      )," &
" 152( bc_1    , *                    , control          , 1 )," &
" 153( bc_8    , GPP_R_11_ISH_SPI_MISO_GSPI2_MISO , bidir            , X  , 152   , 1  , Z      )," &
" 154( bc_1    , *                    , control          , 1 )," &
" 155( bc_8    , GPP_R_10_ISH_SPI_CLK_GSPI2_CLK , bidir            , X  , 154   , 1  , Z      )," &
" 156( bc_1    , *                    , control          , 1 )," &
" 157( bc_8    , GPP_R_9_ISH_SPI_CSB_GSPI2_CS0B , bidir            , X  , 156   , 1  , Z      )," &
" 158( bc_1    , *                    , control          , 1 )," &
" 159( bc_8    , GPP_R_8_I2S1_SCLK    , bidir            , X  , 158   , 1  , Z      )," &
" 160( bc_1    , *                    , control          , 1 )," &
" 161( bc_8    , GPP_R_7_I2S1_SFRM    , bidir            , X  , 160   , 1  , Z      )," &
" 162( bc_1    , *                    , control          , 1 )," &
" 163( bc_8    , GPP_R_6_I2S1_TXD     , bidir            , X  , 162   , 1  , Z      )," &
" 164( bc_1    , *                    , control          , 1 )," &
" 165( bc_8    , GPP_R_5_HDA_SDI_1_I2S1_RXD , bidir            , X  , 164   , 1  , Z      )," &
" 166( bc_1    , *                    , control          , 1 )," &
" 167( bc_8    , GPP_R_4_HDA_RSTB     , bidir            , X  , 166   , 1  , Z      )," &
" 168( bc_1    , *                    , control          , 1 )," &
" 169( bc_8    , GPP_R_3_HDA_SDI_0_I2S0_RXD_HDACPU_SDI , bidir            , X  , 168   , 1  , Z      )," &
" 170( bc_1    , *                    , control          , 1 )," &
" 171( bc_8    , GPP_R_2_HDA_SDO_I2S0_TXD_HDACPU_SDO , bidir            , X  , 170   , 1  , Z      )," &
" 172( bc_1    , *                    , control          , 1 )," &
" 173( bc_8    , GPP_R_1_HDA_SYNC_I2S0_SFRM_DMIC_CLK_B_1 , bidir            , X  , 172   , 1  , Z      )," &
" 174( bc_1    , *                    , control          , 1 )," &
" 175( bc_8    , GPP_R_0_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK_DMIC_CLK_A_1 , bidir            , X  , 174   , 1  , Z      )," &
" 176( bc_1    , *                    , control          , 1 )," &
" 177( bc_8    , GPP_D_23_UART3_CTSB_THC1_SPI2_INTB , bidir            , X  , 176   , 1  , Z      )," &
" 178( bc_1    , *                    , control          , 1 )," &
" 179( bc_8    , GPP_D_22_UART3_RTSB_THC1_SPI2_RSTB , bidir            , X  , 178   , 1  , Z      )," &
" 180( bc_1    , *                    , control          , 1 )," &
" 181( bc_8    , GPP_D_21_UART3_TXD_THC1_SPI2_IO_3 , bidir            , X  , 180   , 1  , Z      )," &
" 182( bc_1    , *                    , control          , 1 )," &
" 183( bc_8    , GPP_D_20_UART3_RXD_THC1_SPI2_IO_2 , bidir            , X  , 182   , 1  , Z      )," &
" 184( bc_1    , *                    , control          , 1 )," &
" 185( bc_8    , GPP_D_19_GSPI3_MOSI_THC1_SPI2_IO_1 , bidir            , X  , 184   , 1  , Z      )," &
" 186( bc_1    , *                    , control          , 1 )," &
" 187( bc_8    , GPP_D_18_GSPI3_MISO_THC1_SPI2_IO_0 , bidir            , X  , 186   , 1  , Z      )," &
" 188( bc_1    , *                    , control          , 1 )," &
" 189( bc_8    , GPP_D_17_GSPI3_CLK_THC1_SPI2_CLK , bidir            , X  , 188   , 1  , Z      )," &
" 190( bc_1    , *                    , control          , 1 )," &
" 191( bc_8    , GPP_D_16_GSPI3_CS0B_THC1_SPI2_CSB , bidir            , X  , 190   , 1  , Z      )," &
" 192( bc_1    , *                    , control          , 1 )," &
" 193( bc_8    , GPP_D_15_SML1DATA    , bidir            , X  , 192   , 1  , Z      )," &
" 194( bc_1    , *                    , control          , 1 )," &
" 195( bc_8    , GPP_D_14_SRCCLKREQB_7 , bidir            , X  , 194   , 1  , Z      )," &
" 196( bc_1    , *                    , control          , 1 )," &
" 197( bc_8    , GPP_D_13_SRCCLKREQB_6 , bidir            , X  , 196   , 1  , Z      )," &
" 198( bc_1    , *                    , control          , 1 )," &
" 199( bc_8    , GPP_D_12_SRCCLKREQB_5 , bidir            , X  , 198   , 1  , Z      )," &
" 200( bc_1    , *                    , control          , 1 )," &
" 201( bc_8    , GPP_D_11_SRCCLKREQB_4 , bidir            , X  , 200   , 1  , Z      )," &
" 202( bc_1    , *                    , control          , 1 )," &
" 203( bc_8    , GPP_D_10_SML0DATA    , bidir            , X  , 202   , 1  , Z      )," &
" 204( bc_1    , *                    , control          , 1 )," &
" 205( bc_8    , GPP_D_9_SML0CLK      , bidir            , X  , 204   , 1  , Z      )," &
" 206( bc_1    , *                    , control          , 1 )," &
" 207( bc_8    , GPP_D_8_I2S2_SCLK_DMIC_CLK_A_0 , bidir            , X  , 206   , 1  , Z      )," &
" 208( bc_1    , *                    , control          , 1 )," &
" 209( bc_8    , GPP_D_7_I2S2_RXD_DMIC_DATA_1 , bidir            , X  , 208   , 1  , Z      )," &
" 210( bc_1    , *                    , control          , 1 )," &
" 211( bc_8    , GPP_D_6_I2S2_TXD_MODEM_CLKREQ_DMIC_CLK_B_0 , bidir            , X  , 210   , 1  , Z      )," &
" 212( bc_1    , *                    , control          , 1 )," &
" 213( bc_8    , GPP_D_5_I2S2_SFRM_CNV_RF_RESET_B_DMIC_DATA_0 , bidir            , X  , 212   , 1  , Z      )," &
" 214( bc_1    , *                    , control          , 1 )," &
" 215( bc_8    , GPP_D_4_SML1CLK      , bidir            , X  , 214   , 1  , Z      )," &
" 216( bc_1    , *                    , control          , 1 )," &
" 217( bc_8    , GPP_D_3_SRCCLKREQB_3 , bidir            , X  , 216   , 1  , Z      )," &
" 218( bc_1    , *                    , control          , 1 )," &
" 219( bc_8    , GPP_D_2_SRCCLKREQB_2 , bidir            , X  , 218   , 1  , Z      )," &
" 220( bc_1    , *                    , control          , 1 )," &
" 221( bc_8    , GPP_D_1_SRCCLKREQB_1 , bidir            , X  , 220   , 1  , Z      )," &
" 222( bc_1    , *                    , control          , 1 )," &
" 223( bc_8    , GPP_D_0_SRCCLKREQB_0 , bidir            , X  , 222   , 1  , Z      )," &
" 224( bc_1    , *                    , internal         , 1 )," &
" 225( bc_1    , *                    , internal         , 1 )," &
" 226( bc_1    , *                    , internal         , 1 )," &
" 227( bc_1    , *                    , internal         , 1 )," &
" 228( bc_1    , *                    , internal         , 1 )," &
" 229( bc_1    , *                    , internal         , 1 )," &
" 230( bc_1    , *                    , internal         , 1 )," &
" 231( bc_1    , *                    , internal         , 1 )," &
" 232( bc_1    , *                    , internal         , 0 )," &
" 233( bc_4    , *                    , internal         , 1 )," &
" 234( bc_4    , *                    , internal         , 0 )," &
" 235( bc_2    , CNV_WR_CLKN          , input            , X )," &
" 236( bc_2    , CNV_WR_CLKP          , input            , X )," &
" 237( bc_2    , CNV_WR_D1N           , input            , X )," &
" 238( bc_2    , CNV_WR_D1P           , input            , X )," &
" 239( bc_2    , CNV_WR_D0N           , input            , X )," &
" 240( bc_2    , CNV_WR_D0P           , input            , X )," &
" 241( bc_2    , CNV_WT_CLKP          , output2          , X )," &
" 242( bc_2    , CNV_WT_CLKN          , output2          , X )," &
" 243( bc_2    , CNV_WT_D1P           , output2          , X )," &
" 244( bc_2    , CNV_WT_D1N           , output2          , X )," &
" 245( bc_2    , CNV_WT_D0P           , output2          , X )," &
" 246( bc_2    , CNV_WT_D0N           , output2          , X )," &
" 247( bc_4    , *                    , internal         , 1 )," &
" 248( bc_4    , *                    , internal         , 0 )," &
" 249( bc_4    , PCIE_16_SATA_3_RXN   , observe_only     , 1 )," &
" 250( bc_4    , PCIE_16_SATA_3_RXP   , observe_only     , 1 )," &
" 251( AC_1    , PCIE_16_SATA_3_TXP   , output2          , 1 )," &
" 252( bc_4    , PCIE_15_SATA_2_LAN_0C_RXN , observe_only     , 1 )," &
" 253( bc_4    , PCIE_15_SATA_2_LAN_0C_RXP , observe_only     , 1 )," &
" 254( AC_1    , PCIE_15_SATA_2_LAN_0C_TXP , output2          , 1 )," &
" 255( bc_4    , PCIE_14_SATA_1_RXN   , observe_only     , 1 )," &
" 256( bc_4    , PCIE_14_SATA_1_RXP   , observe_only     , 1 )," &
" 257( AC_1    , PCIE_14_SATA_1_TXP   , output2          , 1 )," &
" 258( bc_4    , PCIE_13_SATA_0_RXN   , observe_only     , 1 )," &
" 259( bc_4    , PCIE_13_SATA_0_RXP   , observe_only     , 1 )," &
" 260( AC_1    , PCIE_13_SATA_0_TXP   , output2          , 1 )," &
" 261( bc_4    , PCIE_20_SATA_7_RXN   , observe_only     , 1 )," &
" 262( bc_4    , PCIE_20_SATA_7_RXP   , observe_only     , 1 )," &
" 263( AC_1    , PCIE_20_SATA_7_TXP   , output2          , 1 )," &
" 264( bc_4    , PCIE_19_SATA_6_RXN   , observe_only     , 1 )," &
" 265( bc_4    , PCIE_19_SATA_6_RXP   , observe_only     , 1 )," &
" 266( AC_1    , PCIE_19_SATA_6_TXP   , output2          , 1 )," &
" 267( bc_4    , PCIE_18_SATA_5_RXN   , observe_only     , 1 )," &
" 268( bc_4    , PCIE_18_SATA_5_RXP   , observe_only     , 1 )," &
" 269( AC_1    , PCIE_18_SATA_5_TXP   , output2          , 1 )," &
" 270( bc_4    , PCIE_17_SATA_4_RXN   , observe_only     , 1 )," &
" 271( bc_4    , PCIE_17_SATA_4_RXP   , observe_only     , 1 )," &
" 272( AC_1    , PCIE_17_SATA_4_TXP   , output2          , 1 )," &
" 273( bc_4    , PCIE_12_RXN          , observe_only     , 1 )," &
" 274( bc_4    , PCIE_12_RXP          , observe_only     , 1 )," &
" 275( AC_1    , PCIE_12_TXP          , output2          , 1 )," &
" 276( bc_4    , PCIE_11_RXN          , observe_only     , 1 )," &
" 277( bc_4    , PCIE_11_RXP          , observe_only     , 1 )," &
" 278( AC_1    , PCIE_11_TXP          , output2          , 1 )," &
" 279( bc_4    , PCIE_10_TSN_1_RXN    , observe_only     , 1 )," &
" 280( bc_4    , PCIE_10_TSN_1_RXP    , observe_only     , 1 )," &
" 281( AC_1    , PCIE_10_TSN_1_TXP    , output2          , 1 )," &
" 282( bc_4    , PCIE_9_TSN_0_RXN     , observe_only     , 1 )," &
" 283( bc_4    , PCIE_9_TSN_0_RXP     , observe_only     , 1 )," &
" 284( AC_1    , PCIE_9_TSN_0_TXP     , output2          , 1 )," &
" 285( bc_4    , PCIE_8_RXN           , observe_only     , 1 )," &
" 286( bc_4    , PCIE_8_RXP           , observe_only     , 1 )," &
" 287( AC_1    , PCIE_8_TXP           , output2          , 1 )," &
" 288( bc_4    , PCIE_7_LAN_0B_RXN    , observe_only     , 1 )," &
" 289( bc_4    , PCIE_7_LAN_0B_RXP    , observe_only     , 1 )," &
" 290( AC_1    , PCIE_7_LAN_0B_TXP    , output2          , 1 )," &
" 291( bc_4    , PCIE_6_RXN           , observe_only     , 1 )," &
" 292( bc_4    , PCIE_6_RXP           , observe_only     , 1 )," &
" 293( AC_1    , PCIE_6_TXP           , output2          , 1 )," &
" 294( bc_4    , PCIE_5_RXN           , observe_only     , 1 )," &
" 295( bc_4    , PCIE_5_RXP           , observe_only     , 1 )," &
" 296( AC_1    , PCIE_5_TXP           , output2          , 1 )," &
" 297( bc_4    , PCIE_4_RXN           , observe_only     , 1 )," &
" 298( bc_4    , PCIE_4_RXP           , observe_only     , 1 )," &
" 299( AC_1    , PCIE_4_TXP           , output2          , 1 )," &
" 300( bc_4    , PCIE_3_LAN_0A_RXN    , observe_only     , 1 )," &
" 301( bc_4    , PCIE_3_LAN_0A_RXP    , observe_only     , 1 )," &
" 302( AC_1    , PCIE_3_LAN_0A_TXP    , output2          , 1 )," &
" 303( bc_4    , PCIE_2_RXN           , observe_only     , 1 )," &
" 304( bc_4    , PCIE_2_RXP           , observe_only     , 1 )," &
" 305( AC_1    , PCIE_2_TXP           , output2          , 1 )," &
" 306( bc_4    , PCIE_1_RXN           , observe_only     , 1 )," &
" 307( bc_4    , PCIE_1_RXP           , observe_only     , 1 )," &
" 308( AC_1    , PCIE_1_TXP           , output2          , 1 )," &
" 309( bc_4    , *                    , internal         , 1 )," &
" 310( bc_4    , *                    , internal         , 1 )," &
" 311( bc_4    , *                    , internal         , 0 )," &
" 312( bc_1    , *                    , control          , 1 )," &
" 313( bc_8    , GPP_F_23_IEH_NONFATAL_ERR1B , bidir            , X  , 312   , 1  , Z      )," &
" 314( bc_1    , *                    , control          , 1 )," &
" 315( bc_8    , GPP_F_22_IEH_CORR_ERR0B , bidir            , X  , 314   , 1  , Z      )," &
" 316( bc_1    , *                    , control          , 1 )," &
" 317( bc_8    , GPP_F_21_GMII_MDIO_0 , bidir            , X  , 316   , 1  , Z      )," &
" 318( bc_1    , *                    , control          , 1 )," &
" 319( bc_8    , GPP_F_20_GMII_MDC_0  , bidir            , X  , 318   , 1  , Z      )," &
" 320( bc_1    , *                    , control          , 1 )," &
" 321( bc_8    , GPP_F_19_DNX_FORCE_RELOAD , bidir            , X  , 320   , 1  , Z      )," &
" 322( bc_1    , *                    , control          , 1 )," &
" 323( bc_8    , GPP_F_18 , bidir            , X  , 322   , 1  , Z      )," &
" 324( bc_1    , *                    , control          , 1 )," &
" 325( bc_8    , GPP_F_17 , bidir            , X  , 324   , 1  , Z      )," &
" 326( bc_1    , *                    , control          , 1 )," &
" 327( bc_8    , GPP_F_16 , bidir            , X  , 326   , 1  , Z      )," &
" 328( bc_1    , *                    , control          , 1 )," &
" 329( bc_8    , GPP_F_15 , bidir            , X  , 328   , 1  , Z      )," &
" 330( bc_1    , *                    , control          , 1 )," &
" 331( bc_8    , GPP_F_14             , bidir            , X  , 330   , 1  , Z      )," &
" 332( bc_1    , *                    , control          , 1 )," &
" 333( bc_8    , GPP_F_13_SATA_SDATAOUT0_DIR_ESPI_SCI , bidir            , X  , 332   , 1  , Z      )," &
" 334( bc_1    , *                    , control          , 1 )," &
" 335( bc_8    , GPP_F_12_SATA_SDATAOUT1_DIR_ESPI_WAKE , bidir            , X  , 334   , 1  , Z      )," &
" 336( bc_1    , *                    , control          , 1 )," &
" 337( bc_8    , GPP_F_11_SATA_SLOAD_DIR_ESPI_IRQ , bidir            , X  , 336   , 1  , Z      )," &
" 338( bc_1    , *                    , control          , 1 )," &
" 339( bc_8    , GPP_F_10_SATA_SCLOCK_DIR_ESPI_NMI , bidir            , X  , 338   , 1  , Z      )," &
" 340( bc_1    , *                    , control          , 1 )," &
" 341( bc_8    , GPP_F_9_SATA_DEVSLP_7_DIR_ESPI_SMI , bidir            , X  , 340   , 1  , Z      )," &
" 342( bc_1    , *                    , control          , 1 )," &
" 343( bc_8    , GPP_F_8_SATA_DEVSLP_6 , bidir            , X  , 342   , 1  , Z      )," &
" 344( bc_1    , *                    , control          , 1 )," &
" 345( bc_8    , GPP_F_7_SATA_DEVSLP_5 , bidir            , X  , 344   , 1  , Z      )," &
" 346( bc_1    , *                    , control          , 1 )," &
" 347( bc_8    , GPP_F_6_SATA_DEVSLP_4 , bidir            , X  , 346   , 1  , Z      )," &
" 348( bc_1    , *                    , control          , 1 )," &
" 349( bc_8    , GPP_F_5_SATA_DEVSLP_3 , bidir            , X  , 348   , 1  , Z      )," &
" 350( bc_1    , *                    , control          , 1 )," &
" 351( bc_8    , GPP_F_4_SATAXPCIE_7_SATAGP_7 , bidir            , X  , 350   , 1  , Z      )," &
" 352( bc_1    , *                    , control          , 1 )," &
" 353( bc_8    , GPP_F_3_SATAXPCIE_6_SATAGP_6 , bidir            , X  , 352   , 1  , Z      )," &
" 354( bc_1    , *                    , control          , 1 )," &
" 355( bc_8    , GPP_F_2_SATAXPCIE_5_SATAGP_5 , bidir            , X  , 354   , 1  , Z      )," &
" 356( bc_1    , *                    , control          , 1 )," &
" 357( bc_8    , GPP_F_1_SATAXPCIE_4_SATAGP_4 , bidir            , X  , 356   , 1  , Z      )," &
" 358( bc_1    , *                    , control          , 1 )," &
" 359( bc_8    , GPP_F_0_SATAXPCIE_3_SATAGP_3 , bidir            , X  , 358   , 1  , Z      )," &
" 360( bc_1    , *                    , control          , 1 )," &
" 361( bc_8    , MLK_RSTB             , bidir            , X  , 360   , 1  , Z      )," &
" 362( bc_1    , *                    , control          , 1 )," &
" 363( bc_8    , SYS_RESETB           , bidir            , X  , 362   , 1  , Z      )," &
" 364( bc_1    , *                    , control          , 1 )," &
" 365( bc_8    , MISC_SPARE          , bidir            , X  , 364   , 1  , Z      )," &
" 366( bc_1    , *                    , control          , 1 )," &
" 367( bc_8    , GPP_K_10_FUSE_SORT_BUMP_2 , bidir            , X  , 366   , 1  , Z      )," &
" 368( bc_1    , *                    , control          , 1 )," &
" 369( bc_8    , GPP_K_9_CORE_VID_1   , bidir            , X  , 368   , 1  , Z      )," &
" 370( bc_1    , *                    , control          , 1 )," &
" 371( bc_8    , GPP_K_8_CORE_VID_0   , bidir            , X  , 370   , 1  , Z      )," &
" 372( bc_1    , *                    , control          , 1 )," &
" 373( bc_8    , GPP_K_7_FUSE_SORT_BUMP_1 , bidir            , X  , 372   , 1  , Z      )," &
" 374( bc_1    , *                    , control          , 1 )," &
" 375( bc_8    , GPP_K_6_FUSE_SORT_BUMP_0 , bidir            , X  , 374   , 1  , Z      )," &
" 376( bc_1    , *                    , control          , 1 )," &
" 377( bc_8    , GPP_K_5_ADR_COMPLETE , bidir            , X  , 376   , 1  , Z      )," &
" 378( bc_1    , *                    , control          , 1 )," &
" 379( bc_8    , GPP_K_4_GSXCLK       , bidir            , X  , 378   , 1  , Z      )," &
" 380( bc_1    , *                    , control          , 1 )," &
" 381( bc_8    , GPP_K_3_GSXSRESETB   , bidir            , X  , 380   , 1  , Z      )," &
" 382( bc_1    , *                    , control          , 1 )," &
" 383( bc_8    , GPP_K_2_GSXDIN       , bidir            , X  , 382   , 1  , Z      )," &
" 384( bc_1    , *                    , control          , 1 )," &
" 385( bc_8    , GPP_K_1_GSXSLOAD     , bidir            , X  , 384   , 1  , Z      )," &
" 386( bc_1    , *                    , control          , 1 )," &
" 387( bc_8    , GPP_K_0_GSXDOUT      , bidir            , X  , 386   , 1  , Z      )," &
" 388( bc_1    , *                    , control          , 1 )," &
" 389( bc_8    , GPP_E_21_ISH_UART0_CTSB_SML0BALERTB , bidir            , X  , 388   , 1  , Z      )," &
" 390( bc_1    , *                    , control          , 1 )," &
" 391( bc_8    , GPP_E_20_THC0_SPI1_INTB , bidir            , X  , 390   , 1  , Z      )," &
" 392( bc_1    , *                    , control          , 1 )," &
" 393( bc_8    , GPP_E_19_THC0_SPI1_RSTB , bidir            , X  , 392   , 1  , Z      )," &
" 394( bc_1    , *                    , control          , 1 )," &
" 395( bc_8    , GPP_E_18_THC0_SPI1_IO_3 , bidir            , X  , 394   , 1  , Z      )," &
" 396( bc_1    , *                    , control          , 1 )," &
" 397( bc_8    , GPP_E_17_THC0_SPI1_IO_2 , bidir            , X  , 396   , 1  , Z      )," &
" 398( bc_1    , *                    , control          , 1 )," &
" 399( bc_8    , GPP_E_16_THC0_SPI1_IO_0 , bidir            , X  , 398   , 1  , Z      )," &
" 400( bc_1    , *                    , control          , 1 )," &
" 401( bc_8    , GPP_E_15_THC0_SPI1_IO_1 , bidir            , X  , 400   , 1  , Z      )," &
" 402( bc_1    , *                    , control          , 1 )," &
" 403( bc_8    , GPP_E_14_THC0_SPI1_CLK , bidir            , X  , 402   , 1  , Z      )," &
" 404( bc_1    , *                    , control          , 1 )," &
" 405( bc_8    , GPP_E_13_THC0_SPI1_CSB , bidir            , X  , 404   , 1  , Z      )," &
" 406( bc_1    , *                    , control          , 1 )," &
" 407( bc_8    , GPP_E_12_ISH_GP_10   , bidir            , X  , 406   , 1  , Z      )," &
" 408( bc_1    , *                    , control          , 1 )," &
" 409( bc_8    , GPP_E_11_ISH_GP_9    , bidir            , X  , 408   , 1  , Z      )," &
" 410( bc_1    , *                    , control          , 1 )," &
" 411( bc_8    , GPP_E_10_SRCCLKREQB_13 , bidir            , X  , 410   , 1  , Z      )," &
" 412( bc_1    , *                    , control          , 1 )," &
" 413( bc_8    , GPP_E_9_SRCCLKREQB_12 , bidir            , X  , 412   , 1  , Z      )," &
" 414( bc_1    , *                    , control          , 1 )," &
" 415( bc_8    , GPP_E_8_SATA_LEDB    , bidir            , X  , 414   , 1  , Z      )," &
" 416( bc_1    , *                    , control          , 1 )," &
" 417( bc_8    , GPP_E_7_CPU_GP_1     , bidir            , X  , 416   , 1  , Z      )," &
" 418( bc_1    , *                    , control          , 1 )," &
" 419( bc_8    , GPP_E_6_SATA_DEVSLP_2 , bidir            , X  , 418   , 1  , Z      )," &
" 420( bc_1    , *                    , control          , 1 )," &
" 421( bc_8    , GPP_E_5_SATA_DEVSLP_1 , bidir            , X  , 420   , 1  , Z      )," &
" 422( bc_1    , *                    , control          , 1 )," &
" 423( bc_8    , GPP_E_4_SATA_DEVSLP_0 , bidir            , X  , 422   , 1  , Z      )," &
" 424( bc_1    , *                    , control          , 1 )," &
" 425( bc_8    , GPP_E_3_CPU_GP_0     , bidir            , X  , 424   , 1  , Z      )," &
" 426( bc_1    , *                    , control          , 1 )," &
" 427( bc_8    , GPP_E_2_SATAXPCIE_2_SATAGP_2 , bidir            , X  , 426   , 1  , Z      )," &
" 428( bc_1    , *                    , control          , 1 )," &
" 429( bc_8    , GPP_E_1_SATAXPCIE_1_SATAGP_1 , bidir            , X  , 428   , 1  , Z      )," &
" 430( bc_1    , *                    , control          , 1 )," &
" 431( bc_8    , GPP_E_0_SATAXPCIE_0_SATAGP_0 , bidir            , X  , 430   , 1  , Z      )," &
" 432( bc_1    , *                    , control          , 1 )," &
" 433( bc_8    , GPP_S_7_SNDW3_DATA_DMIC_DATA_1_RGMII_PPS_1 , bidir            , X  , 432   , 1  , Z      )," &
" 434( bc_1    , *                    , control          , 1 )," &
" 435( bc_8    , GPP_S_6_SNDW3_CLK_DMIC_CLK_A_1_RGMII_RESET_1 , bidir            , X  , 434   , 1  , Z      )," &
" 436( bc_1    , *                    , control          , 1 )," &
" 437( bc_8    , GPP_S_5_SNDW2_DATA_DMIC_CLK_B_1_RGMII_INT_1 , bidir            , X  , 436   , 1  , Z      )," &
" 438( bc_1    , *                    , control          , 1 )," &
" 439( bc_8    , GPP_S_4_SNDW2_CLK_DMIC_CLK_B_0_RGMII_AUXTS_1_SNDW0_DATA3 , bidir            , X  , 438   , 1  , Z      )," &
" 440( bc_1    , *                    , control          , 1 )," &
" 441( bc_8    , GPP_S_3_SNDW1_DATA_DMIC_DATA_0_RGMII_PPS_0_SNDW0_DATA2 , bidir            , X  , 440   , 1  , Z      )," &
" 442( bc_1    , *                    , control          , 1 )," &
" 443( bc_8    , GPP_S_2_SNDW1_CLK_DMIC_CLK_A_0_RGMII_RESET_0_SNDW0_DATA1 , bidir            , X  , 442   , 1  , Z      )," &
" 444( bc_1    , *                    , control          , 1 )," &
" 445( bc_8    , GPP_S_1_SNDW0_DATA0_RGMII_INT_0 , bidir            , X  , 444   , 1  , Z      )," &
" 446( bc_1    , *                    , control          , 1 )," &
" 447( bc_8    , GPP_S_0_SNDW0_CLK_RGMII_AUXTS_0 , bidir            , X  , 446   , 1  , Z      )," &
" 448( bc_1    , *                    , internal         , 1 )," &
" 449( bc_1    , *                    , internal         , 1 )," &
" 450( bc_1    , *                    , internal         , 1 )," &
" 451( bc_1    , *                    , internal         , 1 )," &
" 452( bc_1    , *                    , internal         , 1 )," &
" 453( bc_1    , *                    , internal         , 1 )," &
" 454( bc_1    , *                    , internal         , 1 )," &
" 455( bc_1    , *                    , internal         , 0 )," &
" 456( bc_4    , *                    , internal         , 1 )," &
" 457( bc_4    , *                    , internal         , 0 )," &
" 458( bc_1    , *                    , control          , 0 )," &
" 459( bc_8    , MLK_RSTB_UNUSED      , bidir            , X  , 458   , 0  , Z      )," &
" 460( bc_1    , *                    , control          , 0 )," &
" 461( bc_8    , MLK_DATA             , bidir            , X  , 460   , 0  , Z      )," &
" 462( bc_1    , *                    , control          , 0 )," &
" 463( bc_8    , MLK_CLK              , bidir            , X  , 462   , 0  , Z      )," &
" 464( bc_4    , *                    , internal         , 1 )," &
" 465( bc_4    , *                    , internal         , 0 )," &
" 466( bc_1    , *                    , control          , 1 )," &
" 467( bc_8    , GPP_C_23_UART2_CTSB_CNV_MFUART0_CTS_B , bidir            , X  , 466   , 1  , Z      )," &
" 468( bc_1    , *                    , control          , 1 )," &
" 469( bc_8    , GPP_C_22_UART2_RTSB_CNV_MFUART0_RTS_B , bidir            , X  , 468   , 1  , Z      )," &
" 470( bc_1    , *                    , control          , 1 )," &
" 471( bc_8    , GPP_C_21_UART2_TXD_CNV_MFUART0_TXD , bidir            , X  , 470   , 1  , Z      )," &
" 472( bc_1    , *                    , control          , 1 )," &
" 473( bc_8    , GPP_C_20_UART2_RXD_CNV_MFUART0_RXD , bidir            , X  , 472   , 1  , Z      )," &
" 474( bc_1    , *                    , control          , 1 )," &
" 475( bc_8    , GPP_C_19_USB2_OCB_7_I2C5_SCL , bidir            , X  , 474   , 1  , Z      )," &
" 476( bc_1    , *                    , control          , 1 )," &
" 477( bc_8    , GPP_C_18_USB2_OCB_6_I2C5_SDA , bidir            , X  , 476   , 1  , Z      )," &
" 478( bc_1    , *                    , control          , 1 )," &
" 479( bc_8    , GPP_C_17_USB2_OCB_5_I2C4_SCL , bidir            , X  , 478   , 1  , Z      )," &
" 480( bc_1    , *                    , control          , 1 )," &
" 481( bc_8    , GPP_C_16_USB2_OCB_4_I2C4_SDA , bidir            , X  , 480   , 1  , Z      )," &
" 482( bc_1    , *                    , control          , 1 )," &
" 483( bc_8    , GPP_C_15_UART1_CTSB_ISH_UART1_CTSB , bidir            , X  , 482   , 1  , Z      )," &
" 484( bc_1    , *                    , control          , 1 )," &
" 485( bc_8    , GPP_C_14_UART1_RTSB_ISH_UART1_RTSB , bidir            , X  , 484   , 1  , Z      )," &
" 486( bc_1    , *                    , control          , 1 )," &
" 487( bc_8    , GPP_C_13_UART1_TXD_ISH_UART1_TXD , bidir            , X  , 486   , 1  , Z      )," &
" 488( bc_1    , *                    , control          , 1 )," &
" 489( bc_8    , GPP_C_12_UART1_RXD_ISH_UART1_RXD , bidir            , X  , 488   , 1  , Z      )," &
" 490( bc_1    , *                    , control          , 1 )," &
" 491( bc_8    , GPP_C_11_UART0_CTSB  , bidir            , X  , 490   , 1  , Z      )," &
" 492( bc_1    , *                    , control          , 1 )," &
" 493( bc_8    , GPP_C_10_UART0_RTSB  , bidir            , X  , 492   , 1  , Z      )," &
" 494( bc_1    , *                    , control          , 1 )," &
" 495( bc_8    , GPP_C_9_UART0_TXD    , bidir            , X  , 494   , 1  , Z      )," &
" 496( bc_1    , *                    , control          , 1 )," &
" 497( bc_8    , GPP_C_8_UART0_RXD    , bidir            , X  , 496   , 1  , Z      )," &
" 498( bc_1    , *                    , control          , 1 )," &
" 499( bc_8    , GPP_C_7_ISH_I2C2_SCL_I2C3_SCL , bidir            , X  , 498   , 1  , Z      )," &
" 500( bc_1    , *                    , control          , 1 )," &
" 501( bc_8    , GPP_C_6_ISH_I2C2_SDA_I2C3_SDA , bidir            , X  , 500   , 1  , Z      )," &
" 502( bc_1    , *                    , control          , 1 )," &
" 503( bc_8    , GPP_C_5_SML0ALERTB   , bidir            , X  , 502   , 1  , Z      )," &
" 504( bc_1    , *                    , control          , 1 )," &
" 505( bc_8    , GPP_C_4_ISH_UART0_TXD_SML0BCLK_I2C2_SCL , bidir            , X  , 504   , 1  , Z      )," &
" 506( bc_1    , *                    , control          , 1 )," &
" 507( bc_8    , GPP_C_3_ISH_UART0_RXD_SML0BDATA_I2C2_SDA , bidir            , X  , 506   , 1  , Z      )," &
" 508( bc_1    , *                    , control          , 1 )," &
" 509( bc_8    , GPP_C_2_SMBALERTB    , bidir            , X  , 508   , 1  , Z      )," &
" 510( bc_1    , *                    , control          , 1 )," &
" 511( bc_8    , GPP_C_1_SMBDATA      , bidir            , X  , 510   , 1  , Z      )," &
" 512( bc_1    , *                    , control          , 1 )," &
" 513( bc_8    , GPP_C_0_SMBCLK       , bidir            , X  , 512   , 1  , Z      )," &
" 514( bc_1    , *                    , control          , 1 )," &
" 515( bc_8    , GPP_H_19_ISH_I2C1_SCL_NMIB , bidir            , X  , 514   , 1  , Z      )," &
" 516( bc_1    , *                    , control          , 1 )," &
" 517( bc_8    , GPP_H_18_ISH_I2C1_SDA_SMIB , bidir            , X  , 516   , 1  , Z      )," &
" 518( bc_1    , *                    , control          , 1 )," &
" 519( bc_8    , GPP_H_17_SML4ALERTB  , bidir            , X  , 518   , 1  , Z      )," &
" 520( bc_1    , *                    , control          , 1 )," &
" 521( bc_8    , GPP_H_16_SML4DATA    , bidir            , X  , 520   , 1  , Z      )," &
" 522( bc_1    , *                    , control          , 1 )," &
" 523( bc_8    , GPP_H_15_SML4CLK     , bidir            , X  , 522   , 1  , Z      )," &
" 524( bc_1    , *                    , control          , 1 )," &
" 525( bc_8    , GPP_H_14_SML3ALERTB  , bidir            , X  , 524   , 1  , Z      )," &
" 526( bc_1    , *                    , control          , 1 )," &
" 527( bc_8    , GPP_H_13_SML3DATA    , bidir            , X  , 526   , 1  , Z      )," &
" 528( bc_1    , *                    , control          , 1 )," &
" 529( bc_8    , GPP_H_12_SML3CLK     , bidir            , X  , 528   , 1  , Z      )," &
" 530( bc_1    , *                    , control          , 1 )," &
" 531( bc_8    , GPP_H_11_SML2ALERTB  , bidir            , X  , 530   , 1  , Z      )," &
" 532( bc_1    , *                    , control          , 1 )," &
" 533( bc_8    , GPP_H_10_SML2DATA    , bidir            , X  , 532   , 1  , Z      )," &
" 534( bc_1    , *                    , control          , 1 )," &
" 535( bc_8    , GPP_H_9_SML2CLK      , bidir            , X  , 534   , 1  , Z      )," &
" 536( bc_1    , *                    , control          , 1 )," &
" 537( bc_8    , GPP_H_8_USB2_OCB_3_GMII_MDIO_1 , bidir            , X  , 536   , 1  , Z      )," &
" 538( bc_1    , *                    , control          , 1 )," &
" 539( bc_8    , GPP_H_7_USB2_OCB_2_GMII_MDC_1 , bidir            , X  , 538   , 1  , Z      )," &
" 540( bc_1    , *                    , control          , 1 )," &
" 541( bc_8    , GPP_H_6_USB2_OCB_1   , bidir            , X  , 540   , 1  , Z      )," &
" 542( bc_1    , *                    , control          , 1 )," &
" 543( bc_8    , GPP_H_5_USB2_OCB_0   , bidir            , X  , 542   , 1  , Z      )," &
" 544( bc_1    , *                    , control          , 1 )," &
" 545( bc_8    , GPP_H_4_SRCCLKREQB_11 , bidir            , X  , 544   , 1  , Z      )," &
" 546( bc_1    , *                    , control          , 1 )," &
" 547( bc_8    , GPP_H_3_SRCCLKREQB_10 , bidir            , X  , 546   , 1  , Z      )," &
" 548( bc_1    , *                    , control          , 1 )," &
" 549( bc_8    , GPP_H_2_SRCCLKREQB_9 , bidir            , X  , 548   , 1  , Z      )," &
" 550( bc_1    , *                    , control          , 1 )," &
" 551( bc_8    , GPP_H_1_SRCCLKREQB_8 , bidir            , X  , 550   , 1  , Z      )," &
" 552( bc_1    , *                    , control          , 1 )," &
" 553( bc_8    , GPP_H_0              , bidir            , X  , 552   , 1  , Z      )," &
" 554( bc_1    , *                    , control          , 1 )," &
" 555( bc_8    , SPI0_CLK             , bidir            , X  , 554   , 1  , Z      )," &
" 556( bc_1    , *                    , control          , 1 )," &
" 557( bc_8    , SPI0_FLASH_1_CSB     , bidir            , X  , 556   , 1  , Z      )," &
" 558( bc_1    , *                    , control          , 1 )," &
" 559( bc_8    , SPI0_FLASH_0_CSB     , bidir            , X  , 558   , 1  , Z      )," &
" 560( bc_1    , *                    , control          , 1 )," &
" 561( bc_8    , SPI0_TPM_CSB         , bidir            , X  , 560   , 1  , Z      )," &
" 562( bc_1    , *                    , control          , 1 )," &
" 563( bc_8    , SPI0_MISO_IO_1       , bidir            , X  , 562   , 1  , Z      )," &
" 564( bc_1    , *                    , control          , 1 )," &
" 565( bc_8    , SPI0_MOSI_IO_0       , bidir            , X  , 564   , 1  , Z      )," &
" 566( bc_1    , *                    , control          , 1 )," &
" 567( bc_8    , SPI0_IO_3            , bidir            , X  , 566   , 1  , Z      )," &
" 568( bc_1    , *                    , control          , 1 )," &
" 569( bc_8    , SPI0_IO_2            , bidir            , X  , 568   , 1  , Z      )," &
" 570( bc_1    , *                    , internal         , 1 )," &
" 571( bc_1    , *                    , internal         , 1 )," &
" 572( bc_1    , *                    , internal         , 1 )," &
" 573( bc_1    , *                    , internal         , 1 )," &
" 574( bc_1    , *                    , internal         , 1 )," &
" 575( bc_1    , *                    , internal         , 1 )," &
" 576( bc_1    , *                    , internal         , 1 )," &
" 577( bc_1    , *                    , internal         , 1 )," &
" 578( bc_1    , *                    , internal         , 1 )," &
" 579( bc_1    , *                    , internal         , 1 )," &
" 580( bc_1    , *                    , internal         , 1 )," &
" 581( bc_1    , *                    , internal         , 0 )," &
" 582( bc_4    , *                    , internal         , 1 )," &
" 583( bc_4    , *                    , internal         , 0 )," &
" 584( bc_1    , *                    , control          , 1 )," &
" 585( bc_8    , DIR_ESPI_ALERTB      , bidir            , X  , 584   , 1  , Z      )," &
" 586( bc_1    , *                    , control          , 1 )," &
" 587( bc_8    , DIR_ESPI_RCLK        , bidir            , X  , 586   , 1  , Z      )," &
" 588( bc_1    , *                    , control          , 1 )," &
" 589( bc_8    , DIR_ESPI_CLK         , bidir            , X  , 588   , 1  , Z      )," &
" 590( bc_1    , *                    , control          , 1 )," &
" 591( bc_8    , DIR_ESPI_RESETB      , bidir            , X  , 590   , 1  , Z      )," &
" 592( bc_1    , *                    , control          , 1 )," &
" 593( bc_8    , DIR_ESPI_CSB         , bidir            , X  , 592   , 1  , Z      )," &
" 594( bc_1    , *                    , control          , 1 )," &
" 595( bc_8    , DIR_ESPI_IO_3        , bidir            , X  , 594   , 1  , Z      )," &
" 596( bc_1    , *                    , control          , 1 )," &
" 597( bc_8    , DIR_ESPI_IO_2        , bidir            , X  , 596   , 1  , Z      )," &
" 598( bc_1    , *                    , control          , 1 )," &
" 599( bc_8    , DIR_ESPI_IO_1        , bidir            , X  , 598   , 1  , Z      )," &
" 600( bc_1    , *                    , control          , 1 )," &
" 601( bc_8    , DIR_ESPI_IO_0        , bidir            , X  , 600   , 1  , Z      )," &
" 602( bc_1    , *                    , control          , 1 )," &
" 603( bc_8    , DMI_CLKREQB          , bidir            , X  , 602   , 1  , Z      )," &
" 604( bc_1    , *                    , control          , 1 )," &
" 605( bc_8    , DMI_PERSTB           , bidir            , X  , 604   , 1  , Z      )," &
" 606( bc_1    , *                    , control          , 1 )," &
" 607( bc_8    , PWRBTNB_OUT          , bidir            , X  , 606   , 1  , Z      )," &
" 608( bc_1    , *                    , control          , 1 )," &
" 609( bc_8    , GPP_A_13_ESPI_ALERT3B             , bidir            , X  , 608   , 1  , Z      )," &
" 610( bc_1    , *                    , control          , 1 )," &
" 611( bc_8    , GPP_A_12_ESPI_ALERT2B             , bidir            , X  , 610   , 1  , Z      )," &
" 612( bc_1    , *                    , control          , 1 )," &
" 613( bc_8    , GPP_A_11_ESPI_ALERT1B             , bidir            , X  , 612   , 1  , Z      )," &
" 614( bc_1    , *                    , control          , 1 )," &
" 615( bc_8    , GPP_A_10_ESPI_ALERT0B             , bidir            , X  , 614   , 1  , Z      )," &
" 616( bc_1    , *                    , control          , 1 )," &
" 617( bc_8    , GPP_A_9_ESPI_CS3B              , bidir            , X  , 616   , 1  , Z      )," &
" 618( bc_1    , *                    , control          , 1 )," &
" 619( bc_8    , GPP_A_8_ESPI_CS2B              , bidir            , X  , 618   , 1  , Z      )," &
" 620( bc_1    , *                    , control          , 1 )," &
" 621( bc_8    , GPP_A_7_ESPI_CS1B              , bidir            , X  , 620   , 1  , Z      )," &
" 622( bc_1    , *                    , control          , 1 )," &
" 623( bc_8    , GPP_A_6_ESPI_RESETB              , bidir            , X  , 622   , 1  , Z      )," &
" 624( bc_1    , *                    , control          , 1 )," &
" 625( bc_8    , GPP_A_5_ESPI_CLK              , bidir            , X  , 624   , 1  , Z      )," &
" 626( bc_1    , *                    , control          , 1 )," &
" 627( bc_8    , GPP_A_4_ESPI_CS0B              , bidir            , X  , 626   , 1  , Z      )," &
" 628( bc_1    , *                    , control          , 1 )," &
" 629( bc_8    , GPP_A_3_ESPI_IO_3_SUSACKB              , bidir            , X  , 628   , 1  , Z      )," &
" 630( bc_1    , *                    , control          , 1 )," &
" 631( bc_8    , GPP_A_2_ESPI_IO_2_SUSWARNB_SUSPWRDNACK              , bidir            , X  , 630   , 1  , Z      )," &
" 632( bc_1    , *                    , control          , 1 )," &
" 633( bc_8    , GPP_A_1_ESPI_IO_1              , bidir            , X  , 632   , 1  , Z      )," &
" 634( bc_1    , *                    , control          , 1 )," &
" 635( bc_8    , GPP_A_0_ESPI_IO_0              , bidir            , X  , 634   , 1  , Z      )," &
" 636( bc_1    , *                    , control          , 1 )," &
" 637( bc_8    , GPP_B_21_SML1ALERTB_PCHHOTB , bidir            , X  , 636   , 1  , Z      )," &
" 638( bc_1    , *                    , control          , 1 )," &
" 639( bc_8    , GPP_B_20_FUSA_DIAGTEST_MODE , bidir            , X  , 638   , 1  , Z      )," &
" 640( bc_1    , *                    , control          , 1 )," &
" 641( bc_8    , GPP_B_19_FUSA_DIAGTEST_EN , bidir            , X  , 640   , 1  , Z      )," &
" 642( bc_1    , *                    , control          , 1 )," &
" 643( bc_8    , GPP_B_18_PMCALERTB   , bidir            , X  , 642   , 1  , Z      )," &
" 644( bc_1    , *                    , control          , 1 )," &
" 645( bc_8    , GPP_B_17_ISH_GP_5    , bidir            , X  , 644   , 1  , Z      )," &
" 646( bc_1    , *                    , control          , 1 )," &
" 647( bc_8    , GPP_B_16_ISH_GP_4    , bidir            , X  , 646   , 1  , Z      )," &
" 648( bc_1    , *                    , control          , 1 )," &
" 649( bc_8    , GPP_B_15_ISH_GP_3    , bidir            , X  , 648   , 1  , Z      )," &
" 650( bc_1    , *                    , control          , 1 )," &
" 651( bc_8    , GPP_B_14             , bidir            , X  , 650   , 1  , Z      )," &
" 652( bc_1    , *                    , control          , 1 )," &
" 653( bc_8    , GPP_B_13_PLTRSTB     , bidir            , X  , 652   , 1  , Z      )," &
" 654( bc_1    , *                    , control          , 1 )," &
" 655( bc_8    , GPP_B_12_SLP_S0B     , bidir            , X  , 654   , 1  , Z      )," &
" 656( bc_1    , *                    , control          , 1 )," &
" 657( bc_8    , GPP_B_11_I2S_MCLK    , bidir            , X  , 656   , 1  , Z      )," &
" 658( bc_1    , *                    , control          , 1 )," &
" 659( bc_8    , GPP_B_10_ISH_GP_2    , bidir            , X  , 658   , 1  , Z      )," &
" 660( bc_1    , *                    , control          , 1 )," &
" 661( bc_8    , GPP_B_9_ISH_GP_1     , bidir            , X  , 660   , 1  , Z      )," &
" 662( bc_1    , *                    , control          , 1 )," &
" 663( bc_8    , GPP_B_8_ISH_GP_0     , bidir            , X  , 662   , 1  , Z      )," &
" 664( bc_1    , *                    , control          , 1 )," &
" 665( bc_8    , GPP_B_7_ISH_GP_7     , bidir            , X  , 664   , 1  , Z      )," &
" 666( bc_1    , *                    , control          , 1 )," &
" 667( bc_8    , GPP_B_6_CLKOUT_48    , bidir            , X  , 666   , 1  , Z      )," &
" 668( bc_1    , *                    , control          , 1 )," &
" 669( bc_8    , GPP_B_5_SX_EXIT_HOLDOFFB_ISH_GP_6_IEH_FATAL_ERR2B , bidir            , X  , 668   , 1  , Z      )," &
" 670( bc_1    , *                    , control          , 1 )," &
" 671( bc_8    , GPP_B_4_CPU_GP_3     , bidir            , X  , 670   , 1  , Z      )," &
" 672( bc_1    , *                    , control          , 1 )," &
" 673( bc_8    , GPP_B_3_CPU_GP_2     , bidir            , X  , 672   , 1  , Z      )," &
" 674( bc_1    , *                    , control          , 1 )," &
" 675( bc_8    , GPP_B_2_ISH_GP_8     , bidir            , X  , 674   , 1  , Z      )," &
" 676( bc_1    , *                    , control          , 1 )," &
" 677( bc_8    , GPP_B_1_ISH_UART0_RTSB_GSPI2_CS1B , bidir            , X  , 676   , 1  , Z      )," &
" 678( bc_1    , *                    , control          , 1 )," &
" 679( bc_8    , GPP_B_0_PCIE_LNK_DOWN , bidir            , X  , 678   , 1  , Z      )," &
" 680( bc_1    , *                    , internal         , 1 )," &
" 681( bc_1    , *                    , internal         , 1 )," &
" 682( bc_1    , *                    , internal         , 0 )," &
" 683( bc_4    , *                    , internal         , 1 )," &
" 684( bc_4    , *                    , internal         , 0 )," &
" 685( bc_4    , DMI_3_RXN            , observe_only     , 1 )," &
" 686( bc_4    , DMI_3_RXP            , observe_only     , 1 )," &
" 687( AC_1    , DMI_3_TXP            , output2          , 1 )," &
" 688( bc_4    , DMI_2_RXN            , observe_only     , 1 )," &
" 689( bc_4    , DMI_2_RXP            , observe_only     , 1 )," &
" 690( AC_1    , DMI_2_TXP            , output2          , 1 )," &
" 691( bc_4    , DMI_1_RXN            , observe_only     , 1 )," &
" 692( bc_4    , DMI_1_RXP            , observe_only     , 1 )," &
" 693( AC_1    , DMI_1_TXP            , output2          , 1 )," &
" 694( bc_4    , DMI_0_RXN            , observe_only     , 1 )," &
" 695( bc_4    , DMI_0_RXP            , observe_only     , 1 )," &
" 696( AC_1    , DMI_0_TXP            , output2          , 1 )," &
" 697( bc_4    , DMI_7_RXN            , observe_only     , 1 )," &
" 698( bc_4    , DMI_7_RXP            , observe_only     , 1 )," &
" 699( AC_1    , DMI_7_TXP            , output2          , 1 )," &
" 700( bc_4    , DMI_6_RXN            , observe_only     , 1 )," &
" 701( bc_4    , DMI_6_RXP            , observe_only     , 1 )," &
" 702( AC_1    , DMI_6_TXP            , output2          , 1 )," &
" 703( bc_4    , DMI_5_RXN            , observe_only     , 1 )," &
" 704( bc_4    , DMI_5_RXP            , observe_only     , 1 )," &
" 705( AC_1    , DMI_5_TXP            , output2          , 1 )," &
" 706( bc_4    , DMI_4_RXN            , observe_only     , 1 )," &
" 707( bc_4    , DMI_4_RXP            , observe_only     , 1 )," &
" 708( AC_1    , DMI_4_TXP            , output2          , 1 )," &
" 709( bc_4    , PCIE_21_RXN          , observe_only     , 1 )," &
" 710( bc_4    , PCIE_21_RXP          , observe_only     , 1 )," &
" 711( AC_1    , PCIE_21_TXP          , output2          , 1 )," &
" 712( bc_4    , PCIE_22_RXN          , observe_only     , 1 )," &
" 713( bc_4    , PCIE_22_RXP          , observe_only     , 1 )," &
" 714( AC_1    , PCIE_22_TXP          , output2          , 1 )," &
" 715( bc_4    , PCIE_23_RXN          , observe_only     , 1 )," &
" 716( bc_4    , PCIE_23_RXP          , observe_only     , 1 )," &
" 717( AC_1    , PCIE_23_TXP          , output2          , 1 )," &
" 718( bc_4    , PCIE_24_RXN          , observe_only     , 1 )," &
" 719( bc_4    , PCIE_24_RXP          , observe_only     , 1 )," &
" 720( AC_1    , PCIE_24_TXP          , output2          , 1 )," &
" 721( bc_4    , *                    , internal         , 1 )," &
" 722( bc_4    , *                    , internal         , 1 )," &
" 723( bc_4    , *                    , internal         , 0 )," &
" 724( bc_4    , USB31_10_RXN         , observe_only     , 1 )," &
" 725( bc_4    , USB31_10_RXP         , observe_only     , 1 )," &
" 726( AC_1    , USB31_10_TXP         , output2          , 1 )," &
" 727( bc_4    , USB31_9_RXN          , observe_only     , 1 )," &
" 728( bc_4    , USB31_9_RXP          , observe_only     , 1 )," &
" 729( AC_1    , USB31_9_TXP          , output2          , 1 )," &
" 730( bc_4    , USB31_8_RXN          , observe_only     , 1 )," &
" 731( bc_4    , USB31_8_RXP          , observe_only     , 1 )," &
" 732( AC_1    , USB31_8_TXP          , output2          , 1 )," &
" 733( bc_4    , USB31_7_RXN          , observe_only     , 1 )," &
" 734( bc_4    , USB31_7_RXP          , observe_only     , 1 )," &
" 735( AC_1    , USB31_7_TXP          , output2          , 1 )," &
" 736( bc_4    , USB31_6_RXN          , observe_only     , 1 )," &
" 737( bc_4    , USB31_6_RXP          , observe_only     , 1 )," &
" 738( AC_1    , USB31_6_TXP          , output2          , 1 )," &
" 739( bc_4    , USB31_5_RXN          , observe_only     , 1 )," &
" 740( bc_4    , USB31_5_RXP          , observe_only     , 1 )," &
" 741( AC_1    , USB31_5_TXP          , output2          , 1 )," &
" 742( bc_4    , USB31_4_RXN          , observe_only     , 1 )," &
" 743( bc_4    , USB31_4_RXP          , observe_only     , 1 )," &
" 744( AC_1    , USB31_4_TXP          , output2          , 1 )," &
" 745( bc_4    , USB31_3_RXN          , observe_only     , 1 )," &
" 746( bc_4    , USB31_3_RXP          , observe_only     , 1 )," &
" 747( AC_1    , USB31_3_TXP          , output2          , 1 )," &
" 748( bc_4    , USB31_2_RXN          , observe_only     , 1 )," &
" 749( bc_4    , USB31_2_RXP          , observe_only     , 1 )," &
" 750( AC_1    , USB31_2_TXP          , output2          , 1 )," &
" 751( bc_4    , USB31_1_RXN          , observe_only     , 1 )," &
" 752( bc_4    , USB31_1_RXP          , observe_only     , 1 )," &
" 753( AC_1    , USB31_1_TXP          , output2          , 1 )," &
" 754( bc_4    , *                    , internal         , 1 )," &
" 755( bc_4    , *                    , internal         , 1 )," &
" 756( bc_4    , *                    , internal         , 0 )," &
" 757( bc_2    , *                    , control          , 0 )," &
" 758( bc_8    , USB2N_14             , bidir            , X  , 757   , 0  , Z      )," &
" 759( bc_2    , *                    , control          , 0 )," &
" 760( bc_8    , USB2P_14             , bidir            , X  , 759   , 0  , Z      )," &
" 761( bc_2    , *                    , control          , 0 )," &
" 762( bc_8    , USB2N_13             , bidir            , X  , 761   , 0  , Z      )," &
" 763( bc_2    , *                    , control          , 0 )," &
" 764( bc_8    , USB2P_13             , bidir            , X  , 763   , 0  , Z      )," &
" 765( bc_2    , *                    , control          , 0 )," &
" 766( bc_8    , USB2N_12             , bidir            , X  , 765   , 0  , Z      )," &
" 767( bc_2    , *                    , control          , 0 )," &
" 768( bc_8    , USB2P_12             , bidir            , X  , 767   , 0  , Z      )," &
" 769( bc_2    , *                    , control          , 0 )," &
" 770( bc_8    , USB2N_11             , bidir            , X  , 769   , 0  , Z      )," &
" 771( bc_2    , *                    , control          , 0 )," &
" 772( bc_8    , USB2P_11             , bidir            , X  , 771   , 0  , Z      )," &
" 773( bc_2    , *                    , control          , 0 )," &
" 774( bc_8    , USB2N_10             , bidir            , X  , 773   , 0  , Z      )," &
" 775( bc_2    , *                    , control          , 0 )," &
" 776( bc_8    , USB2P_10             , bidir            , X  , 775   , 0  , Z      )," &
" 777( bc_2    , *                    , control          , 0 )," &
" 778( bc_8    , USB2N_9              , bidir            , X  , 777   , 0  , Z      )," &
" 779( bc_2    , *                    , control          , 0 )," &
" 780( bc_8    , USB2P_9              , bidir            , X  , 779   , 0  , Z      )," &
" 781( bc_2    , *                    , control          , 0 )," &
" 782( bc_8    , USB2N_8              , bidir            , X  , 781   , 0  , Z      )," &
" 783( bc_2    , *                    , control          , 0 )," &
" 784( bc_8    , USB2P_8              , bidir            , X  , 783   , 0  , Z      )," &
" 785( bc_2    , *                    , control          , 0 )," &
" 786( bc_8    , USB2N_7              , bidir            , X  , 785   , 0  , Z      )," &
" 787( bc_2    , *                    , control          , 0 )," &
" 788( bc_8    , USB2P_7              , bidir            , X  , 787   , 0  , Z      )," &
" 789( bc_2    , *                    , control          , 0 )," &
" 790( bc_8    , USB2N_6              , bidir            , X  , 789   , 0  , Z      )," &
" 791( bc_2    , *                    , control          , 0 )," &
" 792( bc_8    , USB2P_6              , bidir            , X  , 791   , 0  , Z      )," &
" 793( bc_2    , *                    , control          , 0 )," &
" 794( bc_8    , USB2N_5              , bidir            , X  , 793   , 0  , Z      )," &
" 795( bc_2    , *                    , control          , 0 )," &
" 796( bc_8    , USB2P_5              , bidir            , X  , 795   , 0  , Z      )," &
" 797( bc_2    , *                    , control          , 0 )," &
" 798( bc_8    , USB2N_4              , bidir            , X  , 797   , 0  , Z      )," &
" 799( bc_2    , *                    , control          , 0 )," &
" 800( bc_8    , USB2P_4              , bidir            , X  , 799   , 0  , Z      )," &
" 801( bc_2    , *                    , control          , 0 )," &
" 802( bc_8    , USB2N_3              , bidir            , X  , 801   , 0  , Z      )," &
" 803( bc_2    , *                    , control          , 0 )," &
" 804( bc_8    , USB2P_3              , bidir            , X  , 803   , 0  , Z      )," &
" 805( bc_2    , *                    , control          , 0 )," &
" 806( bc_8    , USB2N_2              , bidir            , X  , 805   , 0  , Z      )," &
" 807( bc_2    , *                    , control          , 0 )," &
" 808( bc_8    , USB2P_2              , bidir            , X  , 807   , 0  , Z      )," &
" 809( bc_2    , *                    , control          , 0 )," &
" 810( bc_8    , USB2N_1              , bidir            , X  , 809   , 0  , Z      )," &
" 811( bc_2    , *                    , control          , 0 )," &
" 812( bc_8    , USB2P_1              , bidir            , X  , 811   , 0  , Z      )," &
" 813( bc_4    , *                    , internal         , 1 )," &
" 814( bc_4    , *                    , internal         , 1 )," &
" 815( bc_4    , *                    , internal         , 0 )," &
" 816( bc_2    , CLKOUT_SRC_P_12      , output3          , X  , 818   , 0  , Z      )," &
" 817( bc_2    , CLKOUT_SRC_N_12      , output3          , X  , 818   , 0  , Z      )," &
" 818( bc_2    , *                    , control          , 0 )," &
" 819( bc_2    , CLKOUT_SRC_P_13      , output3          , X  , 821   , 0  , Z      )," &
" 820( bc_2    , CLKOUT_SRC_N_13      , output3          , X  , 821   , 0  , Z      )," &
" 821( bc_2    , *                    , control          , 0 )," &
" 822( bc_2    , CLKOUT_SRC_P_11      , output3          , X  , 824   , 0  , Z      )," &
" 823( bc_2    , CLKOUT_SRC_N_11      , output3          , X  , 824   , 0  , Z      )," &
" 824( bc_2    , *                    , control          , 0 )," &
" 825( bc_2    , CLKOUT_SRC_P_10      , output3          , X  , 827   , 0  , Z      )," &
" 826( bc_2    , CLKOUT_SRC_N_10      , output3          , X  , 827   , 0  , Z      )," &
" 827( bc_2    , *                    , control          , 0 )," &
" 828( bc_2    , CLKOUT_SRC_P_8       , output3          , X  , 830   , 0  , Z      )," &
" 829( bc_2    , CLKOUT_SRC_N_8       , output3          , X  , 830   , 0  , Z      )," &
" 830( bc_2    , *                    , control          , 0 )," &
" 831( bc_2    , CLKOUT_SRC_P_9       , output3          , X  , 833   , 0  , Z      )," &
" 832( bc_2    , CLKOUT_SRC_N_9       , output3          , X  , 833   , 0  , Z      )," &
" 833( bc_2    , *                    , control          , 0 )," &
" 834( bc_2    , CLKOUT_SRC_P_6       , output3          , X  , 836   , 0  , Z      )," &
" 835( bc_2    , CLKOUT_SRC_N_6       , output3          , X  , 836   , 0  , Z      )," &
" 836( bc_2    , *                    , control          , 0 )," &
" 837( bc_2    , CLKOUT_SRC_P_7       , output3          , X  , 839   , 0  , Z      )," &
" 838( bc_2    , CLKOUT_SRC_N_7       , output3          , X  , 839   , 0  , Z      )," &
" 839( bc_2    , *                    , control          , 0 )," &
" 840( bc_2    , CLKOUT_SRC_P_4       , output3          , X  , 842   , 0  , Z      )," &
" 841( bc_2    , CLKOUT_SRC_N_4       , output3          , X  , 842   , 0  , Z      )," &
" 842( bc_2    , *                    , control          , 0 )," &
" 843( bc_2    , CLKOUT_SRC_P_5       , output3          , X  , 845   , 0  , Z      )," &
" 844( bc_2    , CLKOUT_SRC_N_5       , output3          , X  , 845   , 0  , Z      )," &
" 845( bc_2    , *                    , control          , 0 )," &
" 846( bc_2    , CLKOUT_SRC_P_3       , output3          , X  , 848   , 0  , Z      )," &
" 847( bc_2    , CLKOUT_SRC_N_3       , output3          , X  , 848   , 0  , Z      )," &
" 848( bc_2    , *                    , control          , 0 )," &
" 849( bc_2    , CLKOUT_SRC_P_2       , output3          , X  , 851   , 0  , Z      )," &
" 850( bc_2    , CLKOUT_SRC_N_2       , output3          , X  , 851   , 0  , Z      )," &
" 851( bc_2    , *                    , control          , 0 )," &
" 852( bc_2    , CLKOUT_SRC_P_0       , output3          , X  , 854   , 0  , Z      )," &
" 853( bc_2    , CLKOUT_SRC_N_0       , output3          , X  , 854   , 0  , Z      )," &
" 854( bc_2    , *                    , control          , 0 )," &
" 855( bc_2    , CLKOUT_SRC_P_1       , output3          , X  , 857   , 0  , Z      )," &
" 856( bc_2    , CLKOUT_SRC_N_1       , output3          , X  , 857   , 0  , Z      )," &
" 857( bc_2    , *                    , control          , 0 )," &
" 858( bc_4    , *                    , internal         , 1 )," &
" 859( bc_4    , *                    , internal         , 1 )" ;

-- Advanced I/O Description for 1149.6 AC-coupled and differential pins
attribute AIO_COMPONENT_CONFORMANCE of mtps_a0 : entity is
   "STD_1149_6_2003";

-- 1149.6 7.5.2 Define optional Pulse width timing requirements for EXTEST_PULSE
--              (specify minimum wait time in RUTI, in seconds)
attribute AIO_EXTEST_Pulse_Execution of mtps_a0 : entity is 
   "wait_duration 1.0e-5";

-- 1149.6 7.5.3 Define optional requirements for EXTEST_TRAIN
--              (5.4.2 permission: specify min # of pulses produced during extest_train)
attribute AIO_EXTEST_Train_Execution of mtps_a0 : entity is 
   "train 2";

-- Define charactistics of any AC pins
attribute AIO_Pin_Behavior of mtps_a0 : entity is
"PCIE_16_SATA_3_RXN    [249] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_16_SATA_3_RXP    [250] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_16_SATA_3_TXP                             ; " &
"PCIE_15_SATA_2_LAN_0C_RXN  [252] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_15_SATA_2_LAN_0C_RXP  [253] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_15_SATA_2_LAN_0C_TXP                           ; " &
"PCIE_14_SATA_1_RXN    [255] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_14_SATA_1_RXP    [256] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_14_SATA_1_TXP                             ; " &
"PCIE_13_SATA_0_RXN    [258] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_13_SATA_0_RXP    [259] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_13_SATA_0_TXP                             ; " &
"PCIE_20_SATA_7_RXN    [261] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_20_SATA_7_RXP    [262] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_20_SATA_7_TXP                             ; " &
"PCIE_19_SATA_6_RXN    [264] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_19_SATA_6_RXP    [265] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_19_SATA_6_TXP                             ; " &
"PCIE_18_SATA_5_RXN    [267] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_18_SATA_5_RXP    [268] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_18_SATA_5_TXP                             ; " &
"PCIE_17_SATA_4_RXN    [270] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_17_SATA_4_RXP    [271] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_17_SATA_4_TXP                             ; " &
"PCIE_12_RXN           [273] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_12_RXP           [274] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_12_TXP                                    ; " &
"PCIE_11_RXN           [276] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_11_RXP           [277] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_11_TXP                                    ; " &
"PCIE_10_TSN_1_RXN     [279] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_10_TSN_1_RXP     [280] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_10_TSN_1_TXP                              ; " &
"PCIE_9_TSN_0_RXN      [282] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_9_TSN_0_RXP      [283] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_9_TSN_0_TXP                               ; " &
"PCIE_8_RXN            [285] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_8_RXP            [286] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_8_TXP                                     ; " &
"PCIE_7_LAN_0B_RXN     [288] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_7_LAN_0B_RXP     [289] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_7_LAN_0B_TXP                              ; " &
"PCIE_6_RXN            [291] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_6_RXP            [292] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_6_TXP                                     ; " &
"PCIE_5_RXN            [294] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_5_RXP            [295] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_5_TXP                                     ; " &
"PCIE_4_RXN            [297] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_4_RXP            [298] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_4_TXP                                     ; " &
"PCIE_3_LAN_0A_RXN     [300] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_3_LAN_0A_RXP     [301] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_3_LAN_0A_TXP                              ; " &
"PCIE_2_RXN            [303] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_2_RXP            [304] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_2_TXP                                     ; " &
"PCIE_1_RXN            [306] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_1_RXP            [307] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_1_TXP                                     ; " &
"DMI_3_RXN             [685] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_3_RXP             [686] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_3_TXP                                      ; " &
"DMI_2_RXN             [688] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_2_RXP             [689] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_2_TXP                                      ; " &
"DMI_1_RXN             [691] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_1_RXP             [692] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_1_TXP                                      ; " &
"DMI_0_RXN             [694] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_0_RXP             [695] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_0_TXP                                      ; " &
"DMI_7_RXN             [697] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_7_RXP             [698] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_7_TXP                                      ; " &
"DMI_6_RXN             [700] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_6_RXP             [701] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_6_TXP                                      ; " &
"DMI_5_RXN             [703] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_5_RXP             [704] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_5_TXP                                      ; " &
"DMI_4_RXN             [706] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_4_RXP             [707] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"DMI_4_TXP                                      ; " &
"PCIE_21_RXN           [709] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_21_RXP           [710] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_21_TXP                                    ; " &
"PCIE_22_RXN           [712] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_22_RXP           [713] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_22_TXP                                    ; " &
"PCIE_23_RXN           [715] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_23_RXP           [716] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_23_TXP                                    ; " &
"PCIE_24_RXN           [718] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_24_RXP           [719] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"PCIE_24_TXP                                    ; " &
"USB31_10_RXN          [724] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_10_RXP          [725] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_10_TXP                                   ; " &
"USB31_9_RXN           [727] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_9_RXP           [728] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_9_TXP                                    ; " &
"USB31_8_RXN           [730] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_8_RXP           [731] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_8_TXP                                    ; " &
"USB31_7_RXN           [733] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_7_RXP           [734] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_7_TXP                                    ; " &
"USB31_6_RXN           [736] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_6_RXP           [737] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_6_TXP                                    ; " &
"USB31_5_RXN           [739] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_5_RXP           [740] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_5_TXP                                    ; " &
"USB31_4_RXN           [742] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_4_RXP           [743] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_4_TXP                                    ; " &
"USB31_3_RXN           [745] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_3_RXP           [746] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_3_TXP                                    ; " &
"USB31_2_RXN           [748] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_2_RXP           [749] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_2_TXP                                    ; " &
"USB31_1_RXN           [751] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_1_RXP           [752] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"USB31_1_TXP                                      " ;

attribute EXTEST_TOGGLE_CELLS : BSDL_EXTENSION;
----Extest Toggle Extension----

-- Tcell:
-- The boundary register cell number that allows the associated "Signal"(s)
-- output(s) to toggle at  the TCK frequency when the "Tcell" contains the
-- "Tval" value, the EXTEST_TOGGLE command is active and the TAP state machine
-- is in Run-Test-Idle.

-- Tval:
-- The value required in the "Tcell" of the boundary register that allows the
-- associated "Signal"(s) output(s) to toggle at  the TCK frequency when the
-- "Tcell" contains the "Tval" value, the EXTEST_TOGGLE command is active and
-- the TAP state machine is in Run-Test-Idle.

--   Options: 0 = Output toggles when "Tcell" is set to zero
--            1 = Output toggles when "Tcell" is set to one

-- DI/PS/SE:
-- Differential/Pseudo Single Ended/Single Ended. "Tcell" will enable toggling
-- one output if pseudo single ended or single ended, and enable toggling two
-- outputs if differential.

-- Note: Pseudo single ended is one output leg of a differential pair output
--       that will be configured to toggle. "PS" looks much like "SE" mode
--       other than there could be more "Treq" parameters for proper operation.

--   Options: DI = Differential (two differential output legs toggle
--                 simultaneously)
--            PS = Pseudo Single Ended (one leg of a differential can toggle
--                 independent of the other)
--            SE = Single Ended (one output will toggle)
                        
-- Signal:
-- Associates the signal name to the "Tcell" number for the EXTEST_TOGGLE
-- instruction and also represents the positive output of a differential pair.
-- A signal name defined in the PHYSICAL_PIN_MAP area of the BSDL file is
-- required for this field.
      
-- DiffNeg:
-- When both legs of the differential pair are controlled by the same "Tcell",
-- "DiffNeg" identifies the negative leg of the differential pair. A signal
-- name defined in the PHYSICAL_PIN_MAP area of the BSDL file is required for
-- this field.

-- DiffMode:
-- Describes if the differential pair outputs are simultaneously driven to the
-- same logic state or to opposite logic states.

--   Options: OPPO = Simultaneous 1/0 or 0/1 logic levels.
--           SAME = Simultaneous 1/1 or 0/0 logic levels.

-- Treq:
-- The field contains values required in other boundary register cells that
-- enable the described "Signal" to toggle. The field originated to support
-- pseudo single ended but is not limited to that use. 'cell# = value'

--   Example: '510=1, 511=0'

-- Single quotes define the field with commas defining each entry. There is no
-- limit to the number of entries.

-- The following would typically follow what has already been defined through IEEE 1149.1 and
-- 1149.6 syntax in the BSDL file.
                    
-- Ccell:
-- The control cell number that enables the output signal(s) to drive out.

-- Disval:
-- The logic value placed into the control cell that disables the signal(s)
-- output(s) from driving. 

--   Options: 0 = Output(s) not driven when zero
--            1 = Output(s) not driven when one
 
-- Rslt:
-- The resulting state the output(s) maintains when disabled.
 
--   Options:     Z = High Impedance
--                WEAK0 = External pull down
--                WEAK1 = External pull up
--                PULL0 = Internal pull down
--                PULL1 = Internal pull up

attribute EXTEST_TOGGLE_CELLS of mtps_a0 : entity is

--{Tcell, Tval, DI/PS/SE, Signal, DiffNeg, DiffMode, Treq, Ccell, Disval, Rslt}
"{   2 , 0 , SE , FBRK_OUT_N                   , , , , 1   , 1 , Z }     , " &
"{   4 , 0 , SE , TRIGGER_OUT                  , , , , 3   , 1 , Z }     , " &
"{   6 , 0 , SE , TRIGGER_IN                   , , , , 5   , 1 , Z }     , " &
"{   8 , 0 , SE , CRASHLOG_TRIG_N              , , , , 7   , 1 , Z }     , " &
"{  10 , 0 , SE , PM_SPARE1                    , , , , 9   , 1 , Z }     , " &
"{  12 , 0 , SE , PM_SPARE0                    , , , , 11  , 1 , Z }     , " &
"{  14 , 0 , SE , CPUPWRGD                     , , , , 13  , 1 , Z }     , " &
"{  16 , 0 , SE , PREQB                        , , , , 15  , 1 , Z }     , " &
"{  18 , 0 , SE , PRDYB                        , , , , 17  , 1 , Z }     , " &
"{  20 , 0 , SE , GPP_I_16_ISH_GP_11           , , , , 19  , 1 , Z }     , " &
"{  22 , 0 , SE , GPP_I_15_ISH_I2C0_SCL_ISH_I3C0_SCL , , , , 21  , 1 , Z }     , " &
"{  24 , 0 , SE , GPP_I_14_ISH_I2C0_SDA_ISH_I3C0_SDA , , , , 23  , 1 , Z }     , " &
"{  26 , 0 , SE , GPP_I_13_GSPI1_MOSI          , , , , 25  , 1 , Z }     , " &
"{  28 , 0 , SE , GPP_I_12_GSPI1_MISO_NFC_CLKREQ , , , , 27  , 1 , Z }     , " &
"{  30 , 0 , SE , GPP_I_11_GSPI1_CLK_NFC_CLK   , , , , 29  , 1 , Z }     , " &
"{  32 , 0 , SE , GPP_I_10_GSPI1_CS0B          , , , , 31  , 1 , Z }     , " &
"{  34 , 0 , SE , GPP_I_9_GSPI0_MOSI           , , , , 33  , 1 , Z }     , " &
"{  36 , 0 , SE , GPP_I_8_GSPI0_MISO           , , , , 35  , 1 , Z }     , " &
"{  38 , 0 , SE , GPP_I_7_GSPI0_CLK            , , , , 37  , 1 , Z }     , " &
"{  40 , 0 , SE , GPP_I_6_GSPI0_CS0B           , , , , 39  , 1 , Z }     , " &
"{  42 , 0 , SE , GPP_I_5_I2C1_SCL             , , , , 41  , 1 , Z }     , " &
"{  44 , 0 , SE , GPP_I_4_I2C1_SDA             , , , , 43  , 1 , Z }     , " &
"{  46 , 0 , SE , GPP_I_3_I2C0_SCL_I3C0_SCL    , , , , 45  , 1 , Z }     , " &
"{  48 , 0 , SE , GPP_I_2_I2C0_SDA_I3C0_SDA    , , , , 47  , 1 , Z }     , " &
"{  50 , 0 , SE , GPP_I_1_GSPI1_CS1B           , , , , 49  , 1 , Z }     , " &
"{  52 , 0 , SE , GPP_I_0_GSPI0_CS1B           , , , , 51  , 1 , Z }     , " &
"{  67 , 0 , SE , DSW_SPARE                    , , , , 66  , 1 , Z }     , " &
"{  69 , 0 , SE , WAKEB                        , , , , 68  , 1 , Z }     , " &
"{  71 , 0 , SE , SLP_SUSB                     , , , , 70  , 1 , Z }     , " &
"{  73 , 0 , SE , SLP_LANB                     , , , , 72  , 1 , Z }     , " &
"{  75 , 0 , SE , GPD_12                       , , , , 74  , 1 , Z }     , " &
"{  77 , 0 , SE , GPD_11_LANPHYPC              , , , , 76  , 1 , Z }     , " &
"{  79 , 0 , SE , GPD_10_SLP_S5B               , , , , 78  , 1 , Z }     , " &
"{  81 , 0 , SE , GPD_9_SLP_WLANB              , , , , 80  , 1 , Z }     , " &
"{  83 , 0 , SE , GPD_8_SUSCLK                 , , , , 82  , 1 , Z }     , " &
"{  85 , 0 , SE , GPD_7                        , , , , 84  , 1 , Z }     , " &
"{  87 , 0 , SE , GPD_6_SLP_AB                 , , , , 86  , 1 , Z }     , " &
"{  89 , 0 , SE , GPD_5_SLP_S4B                , , , , 88  , 1 , Z }     , " &
"{  91 , 0 , SE , GPD_4_SLP_S3B                , , , , 90  , 1 , Z }     , " &
"{  93 , 0 , SE , GPD_3_PWRBTNB                , , , , 92  , 1 , Z }     , " &
"{  95 , 0 , SE , GPD_2_LAN_WAKEB              , , , , 94  , 1 , Z }     , " &
"{  97 , 0 , SE , GPD_1_ACPRESENT              , , , , 96  , 1 , Z }     , " &
"{  99 , 0 , SE , GPD_0_BATLOWB                , , , , 98  , 1 , Z }     , " &
"{ 115 , 0 , SE , RESET_SYNCB                  , , , , 114 , 1 , Z }     , " &
"{ 117 , 0 , SE , GPP_J_16_GLB_RST_WARN_B      , , , , 116 , 1 , Z }     , " &
"{ 119 , 0 , SE , GPP_J_15_AUX_PWRGD           , , , , 118 , 1 , Z }     , " &
"{ 121 , 0 , SE , GPP_J_14_HDACPU_BCLK         , , , , 120 , 1 , Z }     , " &
"{ 123 , 0 , SE , GPP_J_13_HDACPU_SDO          , , , , 122 , 1 , Z }     , " &
"{ 125 , 0 , SE , GPP_J_12_HDACPU_SDI          , , , , 124 , 1 , Z }     , " &
"{ 127 , 0 , SE , GPP_J_11_DAM                 , , , , 126 , 1 , Z }     , " &
"{ 129 , 0 , SE , GPP_J_10_BPKI3C_SCL          , , , , 128 , 1 , Z }     , " &
"{ 131 , 0 , SE , GPP_J_9_BPKI3C_SDA           , , , , 130 , 1 , Z }     , " &
"{ 133 , 0 , SE , GPP_J_8_RTCCLKOUT            , , , , 132 , 1 , Z }     , " &
"{ 135 , 0 , SE , GPP_J_7_BOOTHALT_B           , , , , 134 , 1 , Z }     , " &
"{ 137 , 0 , SE , GPP_J_6_CNV_MFUART2_TXD      , , , , 136 , 1 , Z }     , " &
"{ 139 , 0 , SE , GPP_J_5_CNV_MFUART2_RXD      , , , , 138 , 1 , Z }     , " &
"{ 141 , 0 , SE , GPP_J_4_CNV_RGI_RSP_UART0_CTSB , , , , 140 , 1 , Z }     , " &
"{ 143 , 0 , SE , GPP_J_3_CNV_RGI_DT_UART0_TXD , , , , 142 , 1 , Z }     , " &
"{ 145 , 0 , SE , GPP_J_2_CNV_BRI_RSP_UART0_RXD , , , , 144 , 1 , Z }     , " &
"{ 147 , 0 , SE , GPP_J_1_CNV_BRI_DT_UART0_RTSB , , , , 146 , 1 , Z }     , " &
"{ 149 , 0 , SE , GPP_J_0_CNV_PA_BLANKING      , , , , 148 , 1 , Z }     , " &
"{ 151 , 0 , SE , GPP_R_12_ISH_SPI_MOSI_GSPI2_MOSI  , , , , 150 , 1 , Z }     , " &
"{ 153 , 0 , SE , GPP_R_11_ISH_SPI_MISO_GSPI2_MISO  , , , , 152 , 1 , Z }     , " &
"{ 155 , 0 , SE , GPP_R_10_ISH_SPI_CLK_GSPI2_CLK , , , , 154 , 1 , Z }     , " &
"{ 157 , 0 , SE , GPP_R_9_ISH_SPI_CSB_GSPI2_CS0B , , , , 156 , 1 , Z }     , " &
"{ 159 , 0 , SE , GPP_R_8_I2S1_SCLK            , , , , 158 , 1 , Z }     , " &
"{ 161 , 0 , SE , GPP_R_7_I2S1_SFRM            , , , , 160 , 1 , Z }     , " &
"{ 163 , 0 , SE , GPP_R_6_I2S1_TXD             , , , , 162 , 1 , Z }     , " &
"{ 165 , 0 , SE , GPP_R_5_HDA_SDI_1_I2S1_RXD   , , , , 164 , 1 , Z }     , " &
"{ 167 , 0 , SE , GPP_R_4_HDA_RSTB             , , , , 166 , 1 , Z }     , " &
"{ 169 , 0 , SE , GPP_R_3_HDA_SDI_0_I2S0_RXD_HDACPU_SDI , , , , 168 , 1 , Z }     , " &
"{ 171 , 0 , SE , GPP_R_2_HDA_SDO_I2S0_TXD_HDACPU_SDO , , , , 170 , 1 , Z }     , " &
"{ 173 , 0 , SE , GPP_R_1_HDA_SYNC_I2S0_SFRM_DMIC_CLK_B_1 , , , , 172 , 1 , Z }     , " &
"{ 175 , 0 , SE , GPP_R_0_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK_DMIC_CLK_A_1 , , , , 174 , 1 , Z }     , " &
"{ 177 , 0 , SE , GPP_D_23_UART3_CTSB_THC1_SPI2_INTB , , , , 176 , 1 , Z }     , " &
"{ 179 , 0 , SE , GPP_D_22_UART3_RTSB_THC1_SPI2_RSTB , , , , 178 , 1 , Z }     , " &
"{ 181 , 0 , SE , GPP_D_21_UART3_TXD_THC1_SPI2_IO_3 , , , , 180 , 1 , Z }     , " &
"{ 183 , 0 , SE , GPP_D_20_UART3_RXD_THC1_SPI2_IO_2 , , , , 182 , 1 , Z }     , " &
"{ 185 , 0 , SE , GPP_D_19_GSPI3_MOSI_THC1_SPI2_IO_1 , , , , 184 , 1 , Z }     , " &
"{ 187 , 0 , SE , GPP_D_18_GSPI3_MISO_THC1_SPI2_IO_0 , , , , 186 , 1 , Z }     , " &
"{ 189 , 0 , SE , GPP_D_17_GSPI3_CLK_THC1_SPI2_CLK , , , , 188 , 1 , Z }     , " &
"{ 191 , 0 , SE , GPP_D_16_GSPI3_CS0B_THC1_SPI2_CSB , , , , 190 , 1 , Z }     , " &
"{ 193 , 0 , SE , GPP_D_15_SML1DATA            , , , , 192 , 1 , Z }     , " &
"{ 195 , 0 , SE , GPP_D_14_SRCCLKREQB_7        , , , , 194 , 1 , Z }     , " &
"{ 197 , 0 , SE , GPP_D_13_SRCCLKREQB_6        , , , , 196 , 1 , Z }     , " &
"{ 199 , 0 , SE , GPP_D_12_SRCCLKREQB_5        , , , , 198 , 1 , Z }     , " &
"{ 201 , 0 , SE , GPP_D_11_SRCCLKREQB_4        , , , , 200 , 1 , Z }     , " &
"{ 203 , 0 , SE , GPP_D_10_SML0DATA            , , , , 202 , 1 , Z }     , " &
"{ 205 , 0 , SE , GPP_D_9_SML0CLK              , , , , 204 , 1 , Z }     , " &
"{ 207 , 0 , SE , GPP_D_8_I2S2_SCLK_DMIC_CLK_A_0 , , , , 206 , 1 , Z }     , " &
"{ 209 , 0 , SE , GPP_D_7_I2S2_RXD_DMIC_DATA_1 , , , , 208 , 1 , Z }     , " &
"{ 211 , 0 , SE , GPP_D_6_I2S2_TXD_MODEM_CLKREQ_DMIC_CLK_B_0 , , , , 210 , 1 , Z }     , " &
"{ 213 , 0 , SE , GPP_D_5_I2S2_SFRM_CNV_RF_RESET_B_DMIC_DATA_0 , , , , 212 , 1 , Z }     , " &
"{ 215 , 0 , SE , GPP_D_4_SML1CLK              , , , , 214 , 1 , Z }     , " &
"{ 217 , 0 , SE , GPP_D_3_SRCCLKREQB_3         , , , , 216 , 1 , Z }     , " &
"{ 219 , 0 , SE , GPP_D_2_SRCCLKREQB_2         , , , , 218 , 1 , Z }     , " &
"{ 221 , 0 , SE , GPP_D_1_SRCCLKREQB_1         , , , , 220 , 1 , Z }     , " &
"{ 223 , 0 , SE , GPP_D_0_SRCCLKREQB_0         , , , , 222 , 1 , Z }     , " &
"{ 313 , 0 , SE , GPP_F_23_IEH_NONFATAL_ERR1B  , , , , 312 , 1 , Z }     , " &
"{ 315 , 0 , SE , GPP_F_22_IEH_CORR_ERR0B      , , , , 314 , 1 , Z }     , " &
"{ 317 , 0 , SE , GPP_F_21_GMII_MDIO_0         , , , , 316 , 1 , Z }     , " &
"{ 319 , 0 , SE , GPP_F_20_GMII_MDC_0          , , , , 318 , 1 , Z }     , " &
"{ 321 , 0 , SE , GPP_F_19_DNX_FORCE_RELOAD    , , , , 320 , 1 , Z }     , " &
"{ 323 , 0 , SE , GPP_F_18                     , , , , 322 , 1 , Z }     , " &
"{ 325 , 0 , SE , GPP_F_17                     , , , , 324 , 1 , Z }     , " &
"{ 327 , 0 , SE , GPP_F_16                     , , , , 326 , 1 , Z }     , " &
"{ 329 , 0 , SE , GPP_F_15                     , , , , 328 , 1 , Z }     , " &
"{ 331 , 0 , SE , GPP_F_14                     , , , , 330 , 1 , Z }     , " &
"{ 333 , 0 , SE , GPP_F_13_SATA_SDATAOUT0_DIR_ESPI_SCI  , , , , 332 , 1 , Z }     , " &
"{ 335 , 0 , SE , GPP_F_12_SATA_SDATAOUT1_DIR_ESPI_WAKE  , , , , 334 , 1 , Z }     , " &
"{ 337 , 0 , SE , GPP_F_11_SATA_SLOAD_DIR_ESPI_IRQ , , , , 336 , 1 , Z }     , " &
"{ 339 , 0 , SE , GPP_F_10_SATA_SCLOCK_DIR_ESPI_NMI , , , , 338 , 1 , Z }     , " &
"{ 341 , 0 , SE , GPP_F_9_SATA_DEVSLP_7_DIR_ESPI_SMI , , , , 340 , 1 , Z }     , " &
"{ 343 , 0 , SE , GPP_F_8_SATA_DEVSLP_6        , , , , 342 , 1 , Z }     , " &
"{ 345 , 0 , SE , GPP_F_7_SATA_DEVSLP_5        , , , , 344 , 1 , Z }     , " &
"{ 347 , 0 , SE , GPP_F_6_SATA_DEVSLP_4        , , , , 346 , 1 , Z }     , " &
"{ 349 , 0 , SE , GPP_F_5_SATA_DEVSLP_3        , , , , 348 , 1 , Z }     , " &
"{ 351 , 0 , SE , GPP_F_4_SATAXPCIE_7_SATAGP_7 , , , , 350 , 1 , Z }     , " &
"{ 353 , 0 , SE , GPP_F_3_SATAXPCIE_6_SATAGP_6 , , , , 352 , 1 , Z }     , " &
"{ 355 , 0 , SE , GPP_F_2_SATAXPCIE_5_SATAGP_5 , , , , 354 , 1 , Z }     , " &
"{ 357 , 0 , SE , GPP_F_1_SATAXPCIE_4_SATAGP_4 , , , , 356 , 1 , Z }     , " &
"{ 359 , 0 , SE , GPP_F_0_SATAXPCIE_3_SATAGP_3 , , , , 358 , 1 , Z }     , " &
"{ 361 , 0 , SE , MLK_RSTB                     , , , , 360 , 1 , Z }     , " &
"{ 363 , 0 , SE , SYS_RESETB                   , , , , 362 , 1 , Z }     , " &
"{ 365 , 0 , SE , MISC_SPARE                   , , , , 364 , 1 , Z }     , " &
"{ 367 , 0 , SE , GPP_K_10_FUSE_SORT_BUMP_2    , , , , 366 , 1 , Z }     , " &
"{ 369 , 0 , SE , GPP_K_9_CORE_VID_1           , , , , 368 , 1 , Z }     , " &
"{ 371 , 0 , SE , GPP_K_8_CORE_VID_0           , , , , 370 , 1 , Z }     , " &
"{ 373 , 0 , SE , GPP_K_7_FUSE_SORT_BUMP_1     , , , , 372 , 1 , Z }     , " &
"{ 375 , 0 , SE , GPP_K_6_FUSE_SORT_BUMP_0     , , , , 374 , 1 , Z }     , " &
"{ 377 , 0 , SE , GPP_K_5_ADR_COMPLETE         , , , , 376 , 1 , Z }     , " &
"{ 379 , 0 , SE , GPP_K_4_GSXCLK               , , , , 378 , 1 , Z }     , " &
"{ 381 , 0 , SE , GPP_K_3_GSXSRESETB           , , , , 380 , 1 , Z }     , " &
"{ 383 , 0 , SE , GPP_K_2_GSXDIN               , , , , 382 , 1 , Z }     , " &
"{ 385 , 0 , SE , GPP_K_1_GSXSLOAD             , , , , 384 , 1 , Z }     , " &
"{ 387 , 0 , SE , GPP_K_0_GSXDOUT              , , , , 386 , 1 , Z }     , " &
"{ 389 , 0 , SE , GPP_E_21_ISH_UART0_CTSB_SML0BALERTB , , , , 388 , 1 , Z }     , " &
"{ 391 , 0 , SE , GPP_E_20_THC0_SPI1_INTB      , , , , 390 , 1 , Z }     , " &
"{ 393 , 0 , SE , GPP_E_19_THC0_SPI1_RSTB      , , , , 392 , 1 , Z }     , " &
"{ 395 , 0 , SE , GPP_E_18_THC0_SPI1_IO_3      , , , , 394 , 1 , Z }     , " &
"{ 397 , 0 , SE , GPP_E_17_THC0_SPI1_IO_2      , , , , 396 , 1 , Z }     , " &
"{ 399 , 0 , SE , GPP_E_16_THC0_SPI1_IO_0      , , , , 398 , 1 , Z }     , " &
"{ 401 , 0 , SE , GPP_E_15_THC0_SPI1_IO_1      , , , , 400 , 1 , Z }     , " &
"{ 403 , 0 , SE , GPP_E_14_THC0_SPI1_CLK       , , , , 402 , 1 , Z }     , " &
"{ 405 , 0 , SE , GPP_E_13_THC0_SPI1_CSB       , , , , 404 , 1 , Z }     , " &
"{ 407 , 0 , SE , GPP_E_12_ISH_GP_10           , , , , 406 , 1 , Z }     , " &
"{ 409 , 0 , SE , GPP_E_11_ISH_GP_9            , , , , 408 , 1 , Z }     , " &
"{ 411 , 0 , SE , GPP_E_10_SRCCLKREQB_13       , , , , 410 , 1 , Z }     , " &
"{ 413 , 0 , SE , GPP_E_9_SRCCLKREQB_12        , , , , 412 , 1 , Z }     , " &
"{ 415 , 0 , SE , GPP_E_8_SATA_LEDB            , , , , 414 , 1 , Z }     , " &
"{ 417 , 0 , SE , GPP_E_7_CPU_GP_1             , , , , 416 , 1 , Z }     , " &
"{ 419 , 0 , SE , GPP_E_6_SATA_DEVSLP_2        , , , , 418 , 1 , Z }     , " &
"{ 421 , 0 , SE , GPP_E_5_SATA_DEVSLP_1        , , , , 420 , 1 , Z }     , " &
"{ 423 , 0 , SE , GPP_E_4_SATA_DEVSLP_0        , , , , 422 , 1 , Z }     , " &
"{ 425 , 0 , SE , GPP_E_3_CPU_GP_0             , , , , 424 , 1 , Z }     , " &
"{ 427 , 0 , SE , GPP_E_2_SATAXPCIE_2_SATAGP_2 , , , , 426 , 1 , Z }     , " &
"{ 429 , 0 , SE , GPP_E_1_SATAXPCIE_1_SATAGP_1 , , , , 428 , 1 , Z }     , " &
"{ 431 , 0 , SE , GPP_E_0_SATAXPCIE_0_SATAGP_0 , , , , 430 , 1 , Z }     , " &
"{ 433 , 0 , SE , GPP_S_7_SNDW3_DATA_DMIC_DATA_1_RGMII_PPS_1 , , , , 432 , 1 , Z }     , " &
"{ 435 , 0 , SE , GPP_S_6_SNDW3_CLK_DMIC_CLK_A_1_RGMII_RESET_1 , , , , 434 , 1 , Z }     , " &
"{ 437 , 0 , SE , GPP_S_5_SNDW2_DATA_DMIC_CLK_B_1_RGMII_INT_1  , , , , 436 , 1 , Z }     , " &
"{ 439 , 0 , SE , GPP_S_4_SNDW2_CLK_DMIC_CLK_B_0_RGMII_AUXTS_1_SNDW0_DATA3 , , , , 438 , 1 , Z }     , " &
"{ 441 , 0 , SE , GPP_S_3_SNDW1_DATA_DMIC_DATA_0_RGMII_PPS_0_SNDW0_DATA2 , , , , 440 , 1 , Z }     , " &
"{ 443 , 0 , SE , GPP_S_2_SNDW1_CLK_DMIC_CLK_A_0_RGMII_RESET_0_SNDW0_DATA1 , , , , 442 , 1 , Z }     , " &
"{ 445 , 0 , SE , GPP_S_1_SNDW0_DATA0_RGMII_INT_0 , , , , 444 , 1 , Z }     , " &
"{ 447 , 0 , SE , GPP_S_0_SNDW0_CLK_RGMII_AUXTS_0 , , , , 446 , 1 , Z }     , " &
"{ 459 , 0 , SE , MLK_RSTB_UNUSED              , , , , 458 , 0 , Z }     , " &  --Need to set toggle value to 0, set from 1 to 0 in ww46.4
"{ 461 , 0 , SE , MLK_DATA                     , , , , 460 , 0 , Z }     , " &  --Need to set toggle value to 0, set from 1 to 0 in ww46.4
"{ 463 , 0 , SE , MLK_CLK                      , , , , 462 , 0 , Z }     , " &  --Need to set toggle value to 0, set from 1 to 0 in ww46.4
"{ 467 , 0 , SE , GPP_C_23_UART2_CTSB_CNV_MFUART0_CTS_B , , , , 466 , 1 , Z }     , " &
"{ 469 , 0 , SE , GPP_C_22_UART2_RTSB_CNV_MFUART0_RTS_B , , , , 468 , 1 , Z }     , " &
"{ 471 , 0 , SE , GPP_C_21_UART2_TXD_CNV_MFUART0_TXD , , , , 470 , 1 , Z }     , " &
"{ 473 , 0 , SE , GPP_C_20_UART2_RXD_CNV_MFUART0_RXD , , , , 472 , 1 , Z }     , " &
"{ 475 , 0 , SE , GPP_C_19_USB2_OCB_7_I2C5_SCL , , , , 474 , 1 , Z }     , " &
"{ 477 , 0 , SE , GPP_C_18_USB2_OCB_6_I2C5_SDA , , , , 476 , 1 , Z }     , " &
"{ 479 , 0 , SE , GPP_C_17_USB2_OCB_5_I2C4_SCL , , , , 478 , 1 , Z }     , " &
"{ 481 , 0 , SE , GPP_C_16_USB2_OCB_4_I2C4_SDA , , , , 480 , 1 , Z }     , " &
"{ 483 , 0 , SE , GPP_C_15_UART1_CTSB_ISH_UART1_CTSB , , , , 482 , 1 , Z }     , " &
"{ 485 , 0 , SE , GPP_C_14_UART1_RTSB_ISH_UART1_RTSB , , , , 484 , 1 , Z }     , " &
"{ 487 , 0 , SE , GPP_C_13_UART1_TXD_ISH_UART1_TXD , , , , 486 , 1 , Z }     , " &
"{ 489 , 0 , SE , GPP_C_12_UART1_RXD_ISH_UART1_RXD , , , , 488 , 1 , Z }     , " &
"{ 491 , 0 , SE , GPP_C_11_UART0_CTSB          , , , , 490 , 1 , Z }     , " &
"{ 493 , 0 , SE , GPP_C_10_UART0_RTSB          , , , , 492 , 1 , Z }     , " &
"{ 495 , 0 , SE , GPP_C_9_UART0_TXD            , , , , 494 , 1 , Z }     , " &
"{ 497 , 0 , SE , GPP_C_8_UART0_RXD            , , , , 496 , 1 , Z }     , " &
"{ 499 , 0 , SE , GPP_C_7_ISH_I2C2_SCL_I2C3_SCL , , , , 498 , 1 , Z }     , " &
"{ 501 , 0 , SE , GPP_C_6_ISH_I2C2_SDA_I2C3_SDA , , , , 500 , 1 , Z }     , " &
"{ 503 , 0 , SE , GPP_C_5_SML0ALERTB           , , , , 502 , 1 , Z }     , " &
"{ 505 , 0 , SE , GPP_C_4_ISH_UART0_TXD_SML0BCLK_I2C2_SCL , , , , 504 , 1 , Z }     , " &
"{ 507 , 0 , SE , GPP_C_3_ISH_UART0_RXD_SML0BDATA_I2C2_SDA , , , , 506 , 1 , Z }     , " &
"{ 509 , 0 , SE , GPP_C_2_SMBALERTB            , , , , 508 , 1 , Z }     , " &
"{ 511 , 0 , SE , GPP_C_1_SMBDATA              , , , , 510 , 1 , Z }     , " &
"{ 513 , 0 , SE , GPP_C_0_SMBCLK               , , , , 512 , 1 , Z }     , " &
"{ 515 , 0 , SE , GPP_H_19_ISH_I2C1_SCL_NMIB   , , , , 514 , 1 , Z }     , " &
"{ 517 , 0 , SE , GPP_H_18_ISH_I2C1_SDA_SMIB   , , , , 516 , 1 , Z }     , " &
"{ 519 , 0 , SE , GPP_H_17_SML4ALERTB          , , , , 518 , 1 , Z }     , " &
"{ 521 , 0 , SE , GPP_H_16_SML4DATA            , , , , 520 , 1 , Z }     , " &
"{ 523 , 0 , SE , GPP_H_15_SML4CLK             , , , , 522 , 1 , Z }     , " &
"{ 525 , 0 , SE , GPP_H_14_SML3ALERTB          , , , , 524 , 1 , Z }     , " &
"{ 527 , 0 , SE , GPP_H_13_SML3DATA            , , , , 526 , 1 , Z }     , " &
"{ 529 , 0 , SE , GPP_H_12_SML3CLK             , , , , 528 , 1 , Z }     , " &
"{ 531 , 0 , SE , GPP_H_11_SML2ALERTB          , , , , 530 , 1 , Z }     , " &
"{ 533 , 0 , SE , GPP_H_10_SML2DATA            , , , , 532 , 1 , Z }     , " &
"{ 535 , 0 , SE , GPP_H_9_SML2CLK              , , , , 534 , 1 , Z }     , " &
"{ 537 , 0 , SE , GPP_H_8_USB2_OCB_3_GMII_MDIO_1 , , , , 536 , 1 , Z }     , " &
"{ 539 , 0 , SE , GPP_H_7_USB2_OCB_2_GMII_MDC_1  , , , , 538 , 1 , Z }     , " &
"{ 541 , 0 , SE , GPP_H_6_USB2_OCB_1           , , , , 540 , 1 , Z }     , " &
"{ 543 , 0 , SE , GPP_H_5_USB2_OCB_0           , , , , 542 , 1 , Z }     , " &
"{ 545 , 0 , SE , GPP_H_4_SRCCLKREQB_11        , , , , 544 , 1 , Z }     , " &
"{ 547 , 0 , SE , GPP_H_3_SRCCLKREQB_10        , , , , 546 , 1 , Z }     , " &
"{ 549 , 0 , SE , GPP_H_2_SRCCLKREQB_9         , , , , 548 , 1 , Z }     , " &
"{ 551 , 0 , SE , GPP_H_1_SRCCLKREQB_8         , , , , 550 , 1 , Z }     , " &
"{ 553 , 0 , SE , GPP_H_0                      , , , , 552 , 1 , Z }     , " &
"{ 555 , 0 , SE , SPI0_CLK                     , , , , 554 , 1 , Z }     , " &
"{ 557 , 0 , SE , SPI0_FLASH_1_CSB             , , , , 556 , 1 , Z }     , " &
"{ 559 , 0 , SE , SPI0_FLASH_0_CSB             , , , , 558 , 1 , Z }     , " &
"{ 561 , 0 , SE , SPI0_TPM_CSB                 , , , , 560 , 1 , Z }     , " &
"{ 563 , 0 , SE , SPI0_MISO_IO_1               , , , , 562 , 1 , Z }     , " &
"{ 565 , 0 , SE , SPI0_MOSI_IO_0               , , , , 564 , 1 , Z }     , " &
"{ 567 , 0 , SE , SPI0_IO_3                    , , , , 566 , 1 , Z }     , " &
"{ 569 , 0 , SE , SPI0_IO_2                    , , , , 568 , 1 , Z }     , " &
"{ 585 , 0 , SE , DIR_ESPI_ALERTB              , , , , 584 , 1 , Z }     , " &
"{ 587 , 0 , SE , DIR_ESPI_RCLK                , , , , 586 , 1 , Z }     , " &
"{ 589 , 0 , SE , DIR_ESPI_CLK                 , , , , 588 , 1 , Z }     , " &
"{ 591 , 0 , SE , DIR_ESPI_RESETB              , , , , 590 , 1 , Z }     , " &
"{ 593 , 0 , SE , DIR_ESPI_CSB                 , , , , 592 , 1 , Z }     , " &
"{ 595 , 0 , SE , DIR_ESPI_IO_3                , , , , 594 , 1 , Z }     , " &
"{ 597 , 0 , SE , DIR_ESPI_IO_2                , , , , 596 , 1 , Z }     , " &
"{ 599 , 0 , SE , DIR_ESPI_IO_1                , , , , 598 , 1 , Z }     , " &
"{ 601 , 0 , SE , DIR_ESPI_IO_0                , , , , 600 , 1 , Z }     , " &
"{ 603 , 0 , SE , DMI_CLKREQB                  , , , , 602 , 1 , Z }     , " &
"{ 605 , 0 , SE , DMI_PERSTB                   , , , , 604 , 1 , Z }     , " &
"{ 607 , 0 , SE , PWRBTNB_OUT                  , , , , 606 , 1 , Z }     , " &
"{ 609 , 0 , SE , GPP_A_13_ESPI_ALERT3B                     , , , , 608 , 1 , Z }     , " &
"{ 611 , 0 , SE , GPP_A_12_ESPI_ALERT2B                     , , , , 610 , 1 , Z }     , " &
"{ 613 , 0 , SE , GPP_A_11_ESPI_ALERT1B                     , , , , 612 , 1 , Z }     , " &
"{ 615 , 0 , SE , GPP_A_10_ESPI_ALERT0B                     , , , , 614 , 1 , Z }     , " &
"{ 617 , 0 , SE , GPP_A_9_ESPI_CS3B                      , , , , 616 , 1 , Z }     , " &
"{ 619 , 0 , SE , GPP_A_8_ESPI_CS2B                      , , , , 618 , 1 , Z }     , " &
"{ 621 , 0 , SE , GPP_A_7_ESPI_CS1B                      , , , , 620 , 1 , Z }     , " &
"{ 623 , 0 , SE , GPP_A_6_ESPI_RESETB                      , , , , 622 , 1 , Z }     , " &
"{ 625 , 0 , SE , GPP_A_5_ESPI_CLK                      , , , , 624 , 1 , Z }     , " &
"{ 627 , 0 , SE , GPP_A_4_ESPI_CS0B                      , , , , 626 , 1 , Z }     , " &
"{ 629 , 0 , SE , GPP_A_3_ESPI_IO_3_SUSACKB                      , , , , 628 , 1 , Z }     , " &
"{ 631 , 0 , SE , GPP_A_2_ESPI_IO_2_SUSWARNB_SUSPWRDNACK                      , , , , 630 , 1 , Z }     , " &
"{ 633 , 0 , SE , GPP_A_1_ESPI_IO_1                      , , , , 632 , 1 , Z }     , " &
"{ 635 , 0 , SE , GPP_A_0_ESPI_IO_0                      , , , , 634 , 1 , Z }     , " &
"{ 637 , 0 , SE , GPP_B_21_SML1ALERTB_PCHHOTB  , , , , 636 , 1 , Z }     , " &
"{ 639 , 0 , SE , GPP_B_20_FUSA_DIAGTEST_MODE  , , , , 638 , 1 , Z }     , " &
"{ 641 , 0 , SE , GPP_B_19_FUSA_DIAGTEST_EN    , , , , 640 , 1 , Z }     , " &
"{ 643 , 0 , SE , GPP_B_18_PMCALERTB           , , , , 642 , 1 , Z }     , " &
"{ 645 , 0 , SE , GPP_B_17_ISH_GP_5            , , , , 644 , 1 , Z }     , " &
"{ 647 , 0 , SE , GPP_B_16_ISH_GP_4            , , , , 646 , 1 , Z }     , " &
"{ 649 , 0 , SE , GPP_B_15_ISH_GP_3            , , , , 648 , 1 , Z }     , " &
"{ 651 , 0 , SE , GPP_B_14                     , , , , 650 , 1 , Z }     , " &
"{ 653 , 0 , SE , GPP_B_13_PLTRSTB             , , , , 652 , 1 , Z }     , " &
"{ 655 , 0 , SE , GPP_B_12_SLP_S0B             , , , , 654 , 1 , Z }     , " &
"{ 657 , 0 , SE , GPP_B_11_I2S_MCLK            , , , , 656 , 1 , Z }     , " &
"{ 659 , 0 , SE , GPP_B_10_ISH_GP_2            , , , , 658 , 1 , Z }     , " &
"{ 661 , 0 , SE , GPP_B_9_ISH_GP_1             , , , , 660 , 1 , Z }     , " &
"{ 663 , 0 , SE , GPP_B_8_ISH_GP_0             , , , , 662 , 1 , Z }     , " &
"{ 665 , 0 , SE , GPP_B_7_ISH_GP_7             , , , , 664 , 1 , Z }     , " &
"{ 667 , 0 , SE , GPP_B_6_CLKOUT_48            , , , , 666 , 1 , Z }     , " &
"{ 669 , 0 , SE , GPP_B_5_SX_EXIT_HOLDOFFB_ISH_GP_6_IEH_FATAL_ERR2B , , , , 668 , 1 , Z }     , " &
"{ 671 , 0 , SE , GPP_B_4_CPU_GP_3             , , , , 670 , 1 , Z }     , " &
"{ 673 , 0 , SE , GPP_B_3_CPU_GP_2             , , , , 672 , 1 , Z }     , " &
"{ 675 , 0 , SE , GPP_B_2_ISH_GP_8             , , , , 674 , 1 , Z }     , " &
"{ 677 , 0 , SE , GPP_B_1_ISH_UART0_RTSB_GSPI2_CS1B , , , , 676 , 1 , Z }     , " &
"{ 679 , 0 , SE , GPP_B_0_PCIE_LNK_DOWN        , , , , 678 , 1 , Z } " ;

attribute DESIGN_WARNING of mtps_a0 : entity is

" ---- DESIGN WARNING ----" &
"Please read the readme.txt file, contained within this released folder." &
"The readme.txt file indicates which platform(s) this BSDL can be applied to." &
"" &
"Please read the warning_file.txt file, contained within this released folder" &
"The warning_file.txt file contains the design warnings applicable to this BSDL." &
"        " ;

end mtps_a0;
