/// Auto-generated bit field definitions for SMC
/// Device: ATSAME70Q20
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70q20::smc {

using namespace alloy::hal::bitfields;

// ============================================================================
// SMC Bit Field Definitions
// ============================================================================

/// SETUP - SMC Setup Register (CS_number = 0)
namespace setup {
    /// NWE Setup Length
    /// Position: 0, Width: 6
    using NWE_SETUP = BitField<0, 6>;
    constexpr uint32_t NWE_SETUP_Pos = 0;
    constexpr uint32_t NWE_SETUP_Msk = NWE_SETUP::mask;

    /// NCS Setup Length in WRITE Access
    /// Position: 8, Width: 6
    using NCS_WR_SETUP = BitField<8, 6>;
    constexpr uint32_t NCS_WR_SETUP_Pos = 8;
    constexpr uint32_t NCS_WR_SETUP_Msk = NCS_WR_SETUP::mask;

    /// NRD Setup Length
    /// Position: 16, Width: 6
    using NRD_SETUP = BitField<16, 6>;
    constexpr uint32_t NRD_SETUP_Pos = 16;
    constexpr uint32_t NRD_SETUP_Msk = NRD_SETUP::mask;

    /// NCS Setup Length in READ Access
    /// Position: 24, Width: 6
    using NCS_RD_SETUP = BitField<24, 6>;
    constexpr uint32_t NCS_RD_SETUP_Pos = 24;
    constexpr uint32_t NCS_RD_SETUP_Msk = NCS_RD_SETUP::mask;

}  // namespace setup

/// PULSE - SMC Pulse Register (CS_number = 0)
namespace pulse {
    /// NWE Pulse Length
    /// Position: 0, Width: 7
    using NWE_PULSE = BitField<0, 7>;
    constexpr uint32_t NWE_PULSE_Pos = 0;
    constexpr uint32_t NWE_PULSE_Msk = NWE_PULSE::mask;

    /// NCS Pulse Length in WRITE Access
    /// Position: 8, Width: 7
    using NCS_WR_PULSE = BitField<8, 7>;
    constexpr uint32_t NCS_WR_PULSE_Pos = 8;
    constexpr uint32_t NCS_WR_PULSE_Msk = NCS_WR_PULSE::mask;

    /// NRD Pulse Length
    /// Position: 16, Width: 7
    using NRD_PULSE = BitField<16, 7>;
    constexpr uint32_t NRD_PULSE_Pos = 16;
    constexpr uint32_t NRD_PULSE_Msk = NRD_PULSE::mask;

    /// NCS Pulse Length in READ Access
    /// Position: 24, Width: 7
    using NCS_RD_PULSE = BitField<24, 7>;
    constexpr uint32_t NCS_RD_PULSE_Pos = 24;
    constexpr uint32_t NCS_RD_PULSE_Msk = NCS_RD_PULSE::mask;

}  // namespace pulse

/// CYCLE - SMC Cycle Register (CS_number = 0)
namespace cycle {
    /// Total Write Cycle Length
    /// Position: 0, Width: 9
    using NWE_CYCLE = BitField<0, 9>;
    constexpr uint32_t NWE_CYCLE_Pos = 0;
    constexpr uint32_t NWE_CYCLE_Msk = NWE_CYCLE::mask;

    /// Total Read Cycle Length
    /// Position: 16, Width: 9
    using NRD_CYCLE = BitField<16, 9>;
    constexpr uint32_t NRD_CYCLE_Pos = 16;
    constexpr uint32_t NRD_CYCLE_Msk = NRD_CYCLE::mask;

}  // namespace cycle

/// MODE - SMC MODE Register (CS_number = 0)
namespace mode {
    /// Read Mode
    /// Position: 0, Width: 1
    using READ_MODE = BitField<0, 1>;
    constexpr uint32_t READ_MODE_Pos = 0;
    constexpr uint32_t READ_MODE_Msk = READ_MODE::mask;

    /// Write Mode
    /// Position: 1, Width: 1
    using WRITE_MODE = BitField<1, 1>;
    constexpr uint32_t WRITE_MODE_Pos = 1;
    constexpr uint32_t WRITE_MODE_Msk = WRITE_MODE::mask;

    /// NWAIT Mode
    /// Position: 4, Width: 2
    using EXNW_MODE = BitField<4, 2>;
    constexpr uint32_t EXNW_MODE_Pos = 4;
    constexpr uint32_t EXNW_MODE_Msk = EXNW_MODE::mask;
    /// Enumerated values for EXNW_MODE
    namespace exnw_mode {
        constexpr uint32_t DISABLED = 0;
        constexpr uint32_t FROZEN = 2;
        constexpr uint32_t READY = 3;
    }

    /// Byte Access Type
    /// Position: 8, Width: 1
    using BAT = BitField<8, 1>;
    constexpr uint32_t BAT_Pos = 8;
    constexpr uint32_t BAT_Msk = BAT::mask;
    /// Enumerated values for BAT
    namespace bat {
        constexpr uint32_t BYTE_SELECT = 0;
        constexpr uint32_t BYTE_WRITE = 1;
    }

    /// Data Bus Width
    /// Position: 12, Width: 1
    using DBW = BitField<12, 1>;
    constexpr uint32_t DBW_Pos = 12;
    constexpr uint32_t DBW_Msk = DBW::mask;
    /// Enumerated values for DBW
    namespace dbw {
        constexpr uint32_t _8_BIT = 0;
        constexpr uint32_t _16_BIT = 1;
    }

    /// Data Float Time
    /// Position: 16, Width: 4
    using TDF_CYCLES = BitField<16, 4>;
    constexpr uint32_t TDF_CYCLES_Pos = 16;
    constexpr uint32_t TDF_CYCLES_Msk = TDF_CYCLES::mask;

    /// TDF Optimization
    /// Position: 20, Width: 1
    using TDF_MODE = BitField<20, 1>;
    constexpr uint32_t TDF_MODE_Pos = 20;
    constexpr uint32_t TDF_MODE_Msk = TDF_MODE::mask;

    /// Page Mode Enabled
    /// Position: 24, Width: 1
    using PMEN = BitField<24, 1>;
    constexpr uint32_t PMEN_Pos = 24;
    constexpr uint32_t PMEN_Msk = PMEN::mask;

    /// Page Size
    /// Position: 28, Width: 2
    using PS = BitField<28, 2>;
    constexpr uint32_t PS_Pos = 28;
    constexpr uint32_t PS_Msk = PS::mask;
    /// Enumerated values for PS
    namespace ps {
        constexpr uint32_t _4_BYTE = 0;
        constexpr uint32_t _8_BYTE = 1;
        constexpr uint32_t _16_BYTE = 2;
        constexpr uint32_t _32_BYTE = 3;
    }

}  // namespace mode

/// OCMS - SMC OCMS MODE Register
namespace ocms {
    /// Static Memory Controller Scrambling Enable
    /// Position: 0, Width: 1
    using SMSE = BitField<0, 1>;
    constexpr uint32_t SMSE_Pos = 0;
    constexpr uint32_t SMSE_Msk = SMSE::mask;

    /// Chip Select 0 Scrambling Enable
    /// Position: 8, Width: 1
    using CS0SE = BitField<8, 1>;
    constexpr uint32_t CS0SE_Pos = 8;
    constexpr uint32_t CS0SE_Msk = CS0SE::mask;

    /// Chip Select 1 Scrambling Enable
    /// Position: 9, Width: 1
    using CS1SE = BitField<9, 1>;
    constexpr uint32_t CS1SE_Pos = 9;
    constexpr uint32_t CS1SE_Msk = CS1SE::mask;

    /// Chip Select 2 Scrambling Enable
    /// Position: 10, Width: 1
    using CS2SE = BitField<10, 1>;
    constexpr uint32_t CS2SE_Pos = 10;
    constexpr uint32_t CS2SE_Msk = CS2SE::mask;

    /// Chip Select 3 Scrambling Enable
    /// Position: 11, Width: 1
    using CS3SE = BitField<11, 1>;
    constexpr uint32_t CS3SE_Pos = 11;
    constexpr uint32_t CS3SE_Msk = CS3SE::mask;

}  // namespace ocms

/// KEY1 - SMC OCMS KEY1 Register
namespace key1 {
    /// Off Chip Memory Scrambling (OCMS) Key Part 1
    /// Position: 0, Width: 32
    using KEY1 = BitField<0, 32>;
    constexpr uint32_t KEY1_Pos = 0;
    constexpr uint32_t KEY1_Msk = KEY1::mask;

}  // namespace key1

/// KEY2 - SMC OCMS KEY2 Register
namespace key2 {
    /// Off Chip Memory Scrambling (OCMS) Key Part 2
    /// Position: 0, Width: 32
    using KEY2 = BitField<0, 32>;
    constexpr uint32_t KEY2_Pos = 0;
    constexpr uint32_t KEY2_Msk = KEY2::mask;

}  // namespace key2

/// WPMR - SMC Write Protection Mode Register
namespace wpmr {
    /// Write Protect Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5459267;
    }

}  // namespace wpmr

/// WPSR - SMC Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 16
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

}  // namespace alloy::hal::atmel::same70::atsame70q20::smc
