\hypertarget{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields}{}\section{\+\_\+hw\+\_\+dma\+\_\+cerq\+:\+:\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields Struct Reference}
\label{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields}\index{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_a6f0823169a385c91dbbb80a733b55156}{C\+E\+RQ}\+: 4
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_af54136955154647d465ae418721b49de}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_aba9c401aeee4b0e6e940202343d080cb}{C\+A\+ER}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_a1a3a3088aea9eab35f27b0cc12988d6f}{N\+OP}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields}!C\+A\+ER@{C\+A\+ER}}
\index{C\+A\+ER@{C\+A\+ER}!\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+A\+ER}{CAER}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields\+::\+C\+A\+ER}\hypertarget{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_aba9c401aeee4b0e6e940202343d080cb}{}\label{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_aba9c401aeee4b0e6e940202343d080cb}
\mbox{[}6\mbox{]} Clear All Enable Requests \index{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields}!C\+E\+RQ@{C\+E\+RQ}}
\index{C\+E\+RQ@{C\+E\+RQ}!\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+E\+RQ}{CERQ}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields\+::\+C\+E\+RQ}\hypertarget{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_a6f0823169a385c91dbbb80a733b55156}{}\label{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_a6f0823169a385c91dbbb80a733b55156}
\mbox{[}3\+:0\mbox{]} Clear Enable Request \index{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields}!N\+OP@{N\+OP}}
\index{N\+OP@{N\+OP}!\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{N\+OP}{NOP}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields\+::\+N\+OP}\hypertarget{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_a1a3a3088aea9eab35f27b0cc12988d6f}{}\label{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_a1a3a3088aea9eab35f27b0cc12988d6f}
\mbox{[}7\mbox{]} No Op enable \index{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+cerq\+::\+\_\+hw\+\_\+dma\+\_\+cerq\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_af54136955154647d465ae418721b49de}{}\label{struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_af54136955154647d465ae418721b49de}
\mbox{[}5\+:4\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
