INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/lab3/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUCtrOut' is not allowed [D:/LAB/lab3/lab03/lab03.srcs/sources_1/new/ALUCtr.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/lab3/lab03/lab03.srcs/sim_1/new/ALUCtr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr_tb
