

================================================================
== Vivado HLS Report for 'ex_enhancement'
================================================================
* Date:           Thu Jun  3 20:16:49 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fishery-nets
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.286|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  137453|  137453|  137284|  137284| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+--------+--------+--------+--------+----------+
        |                    |                 |     Latency     |     Interval    | Pipeline |
        |      Instance      |      Module     |   min  |   max  |   min  |   max  |   Type   |
        +--------------------+-----------------+--------+--------+--------+--------+----------+
        |guidedfilter204_U0  |guidedfilter204  |  137449|  137449|  137284|  137284| dataflow |
        |transform_data_U0   |transform_data   |  129605|  129605|  129605|  129605|   none   |
        +--------------------+-----------------+--------+--------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        0|      -|      20|     176|    -|
|Instance         |      169|     16|   29119|   36400|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      169|     16|   29139|   36578|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        9|   ~0  |       5|      13|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+-------+-------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------+-----------------+---------+-------+-------+-------+-----+
    |guidedfilter204_U0  |guidedfilter204  |      169|     12|  28928|  36051|    0|
    |transform_data_U0   |transform_data   |        0|      4|    191|    349|    0|
    +--------------------+-----------------+---------+-------+-------+-------+-----+
    |Total               |                 |      169|     16|  29119|  36400|    0|
    +--------------------+-----------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+---+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+---+----+-----+------+-----+---------+
    |I_2_V_V_U     |        0|  5|   0|    -|     2|   32|       64|
    |I_COPY_V_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |I_V_V_U       |        0|  5|   0|    -|     2|   32|       64|
    |ONES_V_V_U    |        0|  5|   0|    -|     2|   32|       64|
    +--------------+---------+---+----+-----+------+-----+---------+
    |Total         |        0| 20|   0|    0|     8|  128|      256|
    +--------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|inputImage_data_stream_0_V_dout     |  in |    8|   ap_fifo  | inputImage_data_stream_0_V |    pointer   |
|inputImage_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | inputImage_data_stream_0_V |    pointer   |
|inputImage_data_stream_0_V_read     | out |    1|   ap_fifo  | inputImage_data_stream_0_V |    pointer   |
|inputImage_data_stream_1_V_dout     |  in |    8|   ap_fifo  | inputImage_data_stream_1_V |    pointer   |
|inputImage_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | inputImage_data_stream_1_V |    pointer   |
|inputImage_data_stream_1_V_read     | out |    1|   ap_fifo  | inputImage_data_stream_1_V |    pointer   |
|inputImage_data_stream_2_V_dout     |  in |    8|   ap_fifo  | inputImage_data_stream_2_V |    pointer   |
|inputImage_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | inputImage_data_stream_2_V |    pointer   |
|inputImage_data_stream_2_V_read     | out |    1|   ap_fifo  | inputImage_data_stream_2_V |    pointer   |
|I_enhanced_data_stream_V_din        | out |   16|   ap_fifo  |  I_enhanced_data_stream_V  |    pointer   |
|I_enhanced_data_stream_V_full_n     |  in |    1|   ap_fifo  |  I_enhanced_data_stream_V  |    pointer   |
|I_enhanced_data_stream_V_write      | out |    1|   ap_fifo  |  I_enhanced_data_stream_V  |    pointer   |
|ap_clk                              |  in |    1| ap_ctrl_hs |       ex_enhancement       | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |       ex_enhancement       | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |       ex_enhancement       | return value |
|ap_done                             | out |    1| ap_ctrl_hs |       ex_enhancement       | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |       ex_enhancement       | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |       ex_enhancement       | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |       ex_enhancement       | return value |
+------------------------------------+-----+-----+------------+----------------------------+--------------+

