

================================================================
== Vitis HLS Report for 'BinToBcd'
================================================================
* Date:           Sun Jan 15 13:25:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        BinToDec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.876 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.87>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [BinToDec/BinToBcd.cpp:7]   --->   Operation 2 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [BinToDec/BinToBcd.cpp:4]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [BinToDec/BinToBcd.cpp:4]   --->   Operation 4 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %switch_input"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %switch_input, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %bcd_output_digit_1"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %bcd_output_digit_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %bcd_output_digit_2"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %bcd_output_digit_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%switch_input_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %switch_input" [BinToDec/BinToBcd.cpp:4]   --->   Operation 11 'read' 'switch_input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i8 %switch_input_read"   --->   Operation 12 'zext' 'zext_ln1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (4.73ns)   --->   "%mul_ln1513 = mul i17 %zext_ln1513, i17 410"   --->   Operation 13 'mul' 'mul_ln1513' <Predicate = true> <Delay = 4.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tens_V = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %mul_ln1513, i32 12, i32 15"   --->   Operation 14 'partselect' 'tens_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_none.i4P0A, i4 %bcd_output_digit_1, i4 %tens_V" [BinToDec/BinToBcd.cpp:30]   --->   Operation 15 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i8 %switch_input_read"   --->   Operation 16 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul_ln1513, i32 12"   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp, i3 0"   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %mul_ln1513, i32 12, i32 14"   --->   Operation 19 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln186_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_1, i1 0"   --->   Operation 20 'bitconcatenate' 'shl_ln186_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln186 = sub i4 %shl_ln, i4 %shl_ln186_1"   --->   Operation 21 'sub' 'sub_ln186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (3.14ns) (root node of TernaryAdder)   --->   "%add_ln186 = add i4 %sub_ln186, i4 %trunc_ln186"   --->   Operation 22 'add' 'add_ln186' <Predicate = true> <Delay = 3.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_none.i4P0A, i4 %bcd_output_digit_2, i4 %add_ln186" [BinToDec/BinToBcd.cpp:31]   --->   Operation 23 'write' 'write_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [BinToDec/BinToBcd.cpp:32]   --->   Operation 24 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 7.88ns
The critical path consists of the following:
	wire read operation ('switch_input_read', BinToDec/BinToBcd.cpp:4) on port 'switch_input' (BinToDec/BinToBcd.cpp:4) [13]  (0 ns)
	'mul' operation ('mul_ln1513') [15]  (4.73 ns)
	'sub' operation ('sub_ln186') [23]  (0 ns)
	'add' operation ('add_ln186') [24]  (3.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
