# do ram_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:54:19 on Mar 26,2022
# vcom -work work ram_test.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity ram_control
# -- Compiling architecture structure of ram_control
# End time: 19:54:19 on Mar 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:54:19 on Mar 26,2022
# vcom -work work ram_test_sim.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram_control_vhd_vec_tst
# -- Compiling architecture ram_control_arch of ram_control_vhd_vec_tst
# End time: 19:54:19 on Mar 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.ram_control_vhd_vec_tst 
# Start time: 19:54:19 on Mar 26,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ram_control_vhd_vec_tst(ram_control_arch)#1
# Loading altera_lnsim.altera_lnsim_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.ram_control(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)#1
# Loading cyclonev.cyclonev_io_ibuf(arch)#1
# Loading cyclonev.cyclonev_ram_block(block_arch)#1
# Loading sv_std.std
# Loading altera_lnsim.generic_m10k(fast)
# Loading altera_lnsim.altera_lnsim_functions(fast)
# Loading altera_lnsim.common_28nm_ram_block(fast)
# Loading altera_lnsim.common_28nm_ram_pulse_generator(fast)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#1
# after#33
# End time: 19:54:19 on Mar 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
