#pragma once

#include <functional>
#include <iostream>
#include <random>
#include <tuple>
#include <utility>
#include <variant>

#include "tools/profiler/profiler.hpp"
#include "hostdevcommon/common_runtime_address_map.h"
#include "hostdevcommon/registers.hpp"
#include "ll_buda/impl/buffers/buffer.hpp"
#include "ll_buda/impl/buffers/circular_buffer.hpp"
#include "ll_buda/impl/device/device.hpp"
#include "ll_buda/impl/device/host.hpp"
#include "ll_buda/impl/kernels/kernel.hpp"
#include "ll_buda/impl/program.hpp"
#include "llrt/llrt.hpp"

namespace tt {

namespace ll_buda {

// ==================================================
//                  HOST API: profiler
// ==================================================

// dump host side profiler results
void dumpProfilerResults(std::string name_append = "");

// stop host side pintf server
void stopPrintfServer();

// ==================================================
//                  HOST API: host and device
// ==================================================
Host *GetHost();

Device *CreateDevice(tt::ARCH arch, int pcie_slot);

bool InitializeDevice(Device *device);

bool CloseDevice(Device *device);

void StartDebugPrintServer(Device *device);

// ==================================================
//                  HOST API: program & kernels
// ==================================================
// Kernel args are only initialized with compile time arguments
DataMovementKernelArgs *InitializeCompileTimeDataMovementKernelArgs(const tt_xy_pair &logical_core, const std::vector<uint32_t> &compile_time_args);

DataMovementKernelArgs *InitializeCompileTimeDataMovementKernelArgs(const CoreRange &core_range, const std::vector<uint32_t> &compile_time_args);

DataMovementKernelArgs *InitializeCompileTimeDataMovementKernelArgs(const CoreBlocks &core_blocks, const std::vector<std::vector<uint32_t>> &compile_time_args_spec);

ComputeKernelArgs *InitializeCompileTimeComputeKernelArgs(const tt_xy_pair &logical_core, void *compile_time_args, size_t compile_time_args_size);

ComputeKernelArgs *InitializeCompileTimeComputeKernelArgs(const CoreRange &core_range, void *compile_time_args, size_t compile_time_args_size);

ComputeKernelArgs *InitializeCompileTimeComputeKernelArgs(const CoreBlocks &core_blocks, const std::vector<void *> &compile_time_args, size_t compile_time_args_size);

DataMovementKernel *CreateDataMovementKernel(
    Program *program,
    const std::string &file_name,
    const tt_xy_pair &core,
    DataMovementKernelArgs *kernel_args,
    DataMovementProcessor processor_type,
    NOC noc);

DataMovementKernel *CreateDataMovementKernel(
    Program *program,
    const std::string &file_name,
    const tt_xy_pair &core,
    DataMovementProcessor processor_type,
    NOC noc);

ComputeKernel *CreateComputeKernel(
    Program *program,
    const std::string &file_name,
    const tt_xy_pair &core,
    ComputeKernelArgs *kernel_args,
    MathFidelity math_fidelity,
    bool fp32_dest_acc_en,
    bool math_approx_mode);

DataMovementKernel *CreateDataMovementKernel(
    Program *program,
    const std::string &file_name,
    const CoreRange &core_range,
    DataMovementKernelArgs *kernel_args,
    DataMovementProcessor processor_type,
    NOC noc);

DataMovementKernel *CreateDataMovementKernel(
    Program *program,
    const std::string &file_name,
    const CoreRange &core_range,
    DataMovementProcessor processor_type,
    NOC noc);

ComputeKernel *CreateComputeKernel(
    Program *program,
    const std::string &file_name,
    const CoreRange &core_range,
    ComputeKernelArgs *kernel_args,
    MathFidelity math_fidelity,
    bool fp32_dest_acc_en,
    bool math_approx_mode);

// ==================================================
//                  HOST API: buffers
// ==================================================
DramBuffer *CreateDramBuffer(Device *device, int dram_channel, uint32_t size_in_bytes);

DramBuffer *CreateDramBuffer(int dram_channel, uint32_t size_in_bytes, uint32_t address);

// Allocates multiple DRAM buffers across multiple banks to store interleaved data
std::vector<DramBuffer *> CreateInterleavedDramBuffers(
    Device *device,                        // Device
    int num_bank_units,                         // Single bank unit is read at a given time, unit can be tile, stick, etc
    int num_entries_per_bank_unit,              // Number of entries in single unit, e.g. tile has 512 entries because a single tile has 1024 values packed as uint32_t
    int num_bytes_per_entry);                   // Size of single entry in DRAM bank in bytes

L1Buffer *CreateL1Buffer(Program *program, const tt_xy_pair &core, uint32_t size_in_bytes, uint32_t address);

CircularBuffer *CreateCircularBuffer(
    Program *program,
    uint32_t buffer_index,
    const tt_xy_pair &core,
    uint32_t num_tiles,
    uint32_t size_in_bytes,
    uint32_t l1_address,
    DataFormat data_format);

// ==================================================
//           COMPILE & EXECUTE KENRNELS
//
// ==================================================

// Compiles all kernels within the program, and generates their binaries
bool CompileProgram(
    Device *device,                 // Device - device doesn't have to be initialized to compile the program.
    Program *program,               // Program
    bool skip_hlkc,                 // Skips HLK to LLK compilation for all compute kernels
    bool profile_kernel = false);   // Set the compile flag for kernels to report profiling timer marks

// Configures a given device with a given program.
// - Loads all kernel binaries into L1s of assigned Tensix cores
// - Configures circular buffers (inits regs with buffer data)
// - Takes the device out of reset
bool ConfigureDeviceWithProgram(Device *device, Program *program, bool doStartPrintfServer = false);

// Loads all kernel args into L1s of assigned Tensix cores
bool WriteRuntimeArgsToDevice(Device *device, DataMovementKernel *kernel, const tt_xy_pair &logical_core, const std::vector<uint32_t> &runtime_args);

bool WriteRuntimeArgsToDevice(Device *device, DataMovementKernel *kernel, const CoreRange &core_range, const std::vector<uint32_t> &runtime_args);

bool WriteRuntimeArgsToDevice(Device *device, DataMovementKernel *kernel, const CoreBlocks &core_blocks, const std::vector<std::vector<uint32_t>> &runtime_args_spec);

// Launches all kernels on cores specified with kernels in the program.
// All kernels on a given Tensix core must be launched.
bool LaunchKernels(Device *device, Program *program);

// Copy data from a device DRAM channel to a host buffer
bool ReadFromDeviceDRAM(
    Device *device,                      // Device
    DramBuffer *dram_buffer,             // DRAM buffer on device
    std::vector<uint32_t> &host_buffer,  // Source buffer on host
    uint32_t size);                      // Size of copy in Bytes

// Copies data from a host buffer into a buffer within the device DRAM channel
bool WriteToDeviceDRAM(
    Device *device,                       // Device
    DramBuffer *dram_buffer,              // DRAM buffer on device
    std::vector<uint32_t> &host_buffer);  // Source buffer on host)

// Copy data from a device DRAM channel to a host buffer
bool ReadFromDeviceDRAMChannel(
    Device *device,                      // Device
    int dram_channel,                    // DRAM channel on the device
    uint32_t dram_address,               // Address within the DRAM channel
    std::vector<uint32_t> &host_buffer,  // Source buffer on host
    uint32_t size);                      // Size of copy in Bytes

// Copies data from a host buffer into a buffer within the device DRAM channel
bool WriteToDeviceDRAMChannel(
    Device *device,                      // Device
    int dram_channel,                    // DRAM channel on the device
    std::vector<uint32_t> &host_buffer,  // Source buffer on host
    uint32_t dram_address);              // Address within the DRAM channel

// Generic interleaved reader
bool ReadFromDeviceDRAMChannelsInterleaved(
    Device *device,                             // Device
    std::vector<uint32_t> &host_buffer,         // Source buffer on host
    uint32_t start_dram_buffer_address,         // Base address, shared across all DRAM banks
    int num_bank_units,                         // Single bank unit is read at a given time, unit can be tile, stick, etc
    int num_entries_per_bank_unit,              // Number of entries in single unit, e.g. tile has 512 entries because a single tile has 1024 values packed as uint32_t
    int num_bytes_per_entry);                   // Size of single entry in DRAM bank in bytes

// Generic interleaved writer
bool WriteToDeviceDRAMChannelsInterleaved(
    Device *device,                             // Device
    std::vector<uint32_t> &host_buffer,         // Source buffer on host
    uint32_t start_dram_buffer_address,         // Base address, shared across all DRAM banks
    int num_bank_units,                         // Single bank unit is written at a given time, unit can be tile, stick, etc
    int num_entries_per_bank_unit,              // Number of entries in single unit, e.g. tile has 512 entries because a single tile has 1024 values packed as uint32_t
    int num_bytes_per_entry);                   // Size of single entry in DRAM bank in bytes

// Read from interleave tiles from 8 banks starting at a given address (same starting address for each bank)
// See comments for the Write version of this function
bool ReadFromDeviceDRAMChannelsInterleavedTiles(
    Device *device,
    uint32_t device_dram_address,
    std::vector<uint32_t> &dst_host_buffer,
    uint32_t size_bytes);

// Interleave tiles into 8 banks starting at a given address (same starting address for each bank)
// Each write is tile-sized, so performance is probably not ideal.
// This can probably be made more optimal with strided or chain or async DMAs or whatnot
bool WriteToDeviceDRAMChannelsInterleavedTiles(
    Device *device,
    std::vector<uint32_t> &host_buffer,
    uint32_t dram_address);

// Copy data from a host buffer into an L1 buffer. (Note: Current Can not be a CircularBuffer.)
bool WriteToDeviceL1(
    Device *device,                       // Device
    const tt_xy_pair &core,               // Tensix core
    std::vector<uint32_t> &host_buffer,   // Source buffer on host
    uint32_t buffer_addess);              // Address within L1

bool WriteToDeviceL1(
    Device *device,            
    const tt_xy_pair &core,
    llrt::op_info_t op_info,
    int op_idx);

// Copy data from an L1 buffer into a host buffer. (Note: Current Can not be a CircularBuffer.)
bool ReadFromDeviceL1(
    Device *device,                      // Device
    const tt_xy_pair &core,              // Logical Tensix core
    int device_buffer_addess,            // Address within L1
    std::vector<uint32_t> &host_buffer,  // Source buffer on host
    int size);                           // Size of copy in Bytes

}  // namespace ll_buda

}  // namespace tt
