@W: MT529 :"c:\users\crist\desktop\semestre20212\arquitectura de computadoras\parcial 2\practicas\rom00\rom0\source\div00.vhdl":21:2:21:3|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including MRO00.OSC01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
