
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011484 <.init>:
   11484:	push	{r3, lr}
   11488:	bl	118dc <ftello64@plt+0x54>
   1148c:	pop	{r3, pc}

Disassembly of section .plt:

00011490 <pthread_mutex_unlock@plt-0x14>:
   11490:	push	{lr}		; (str lr, [sp, #-4]!)
   11494:	ldr	lr, [pc, #4]	; 114a0 <pthread_mutex_unlock@plt-0x4>
   11498:	add	lr, pc, lr
   1149c:	ldr	pc, [lr, #8]!
   114a0:	andeq	pc, r2, r0, ror #22

000114a4 <pthread_mutex_unlock@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #192512	; 0x2f000
   114ac:	ldr	pc, [ip, #2912]!	; 0xb60

000114b0 <calloc@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #192512	; 0x2f000
   114b8:	ldr	pc, [ip, #2904]!	; 0xb58

000114bc <fputs_unlocked@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #192512	; 0x2f000
   114c4:	ldr	pc, [ip, #2896]!	; 0xb50

000114c8 <wctype@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #192512	; 0x2f000
   114d0:	ldr	pc, [ip, #2888]!	; 0xb48

000114d4 <raise@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #192512	; 0x2f000
   114dc:	ldr	pc, [ip, #2880]!	; 0xb40

000114e0 <wcrtomb@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #192512	; 0x2f000
   114e8:	ldr	pc, [ip, #2872]!	; 0xb38

000114ec <iconv_close@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #192512	; 0x2f000
   114f4:	ldr	pc, [ip, #2864]!	; 0xb30

000114f8 <iswctype@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #192512	; 0x2f000
   11500:	ldr	pc, [ip, #2856]!	; 0xb28

00011504 <iconv@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #192512	; 0x2f000
   1150c:	ldr	pc, [ip, #2848]!	; 0xb20

00011510 <strcmp@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #192512	; 0x2f000
   11518:	ldr	pc, [ip, #2840]!	; 0xb18

0001151c <pthread_mutex_destroy@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #192512	; 0x2f000
   11524:	ldr	pc, [ip, #2832]!	; 0xb10

00011528 <fflush@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #192512	; 0x2f000
   11530:	ldr	pc, [ip, #2824]!	; 0xb08

00011534 <wcwidth@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #192512	; 0x2f000
   1153c:	ldr	pc, [ip, #2816]!	; 0xb00

00011540 <memmove@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #192512	; 0x2f000
   11548:	ldr	pc, [ip, #2808]!	; 0xaf8

0001154c <free@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #192512	; 0x2f000
   11554:	ldr	pc, [ip, #2800]!	; 0xaf0

00011558 <pthread_mutex_lock@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #192512	; 0x2f000
   11560:	ldr	pc, [ip, #2792]!	; 0xae8

00011564 <ferror@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #192512	; 0x2f000
   1156c:	ldr	pc, [ip, #2784]!	; 0xae0

00011570 <_exit@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #192512	; 0x2f000
   11578:	ldr	pc, [ip, #2776]!	; 0xad8

0001157c <memcpy@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #192512	; 0x2f000
   11584:	ldr	pc, [ip, #2768]!	; 0xad0

00011588 <pthread_mutex_init@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #192512	; 0x2f000
   11590:	ldr	pc, [ip, #2760]!	; 0xac8

00011594 <towlower@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #192512	; 0x2f000
   1159c:	ldr	pc, [ip, #2752]!	; 0xac0

000115a0 <mbsinit@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #192512	; 0x2f000
   115a8:	ldr	pc, [ip, #2744]!	; 0xab8

000115ac <stpcpy@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #192512	; 0x2f000
   115b4:	ldr	pc, [ip, #2736]!	; 0xab0

000115b8 <dcgettext@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #192512	; 0x2f000
   115c0:	ldr	pc, [ip, #2728]!	; 0xaa8

000115c4 <strdup@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #192512	; 0x2f000
   115cc:	ldr	pc, [ip, #2720]!	; 0xaa0

000115d0 <dup2@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #192512	; 0x2f000
   115d8:	ldr	pc, [ip, #2712]!	; 0xa98

000115dc <realloc@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #192512	; 0x2f000
   115e4:	ldr	pc, [ip, #2704]!	; 0xa90

000115e8 <textdomain@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #192512	; 0x2f000
   115f0:	ldr	pc, [ip, #2696]!	; 0xa88

000115f4 <iswcntrl@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #192512	; 0x2f000
   115fc:	ldr	pc, [ip, #2688]!	; 0xa80

00011600 <iswprint@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #192512	; 0x2f000
   11608:	ldr	pc, [ip, #2680]!	; 0xa78

0001160c <__fxstat64@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #192512	; 0x2f000
   11614:	ldr	pc, [ip, #2672]!	; 0xa70

00011618 <fwrite@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #192512	; 0x2f000
   11620:	ldr	pc, [ip, #2664]!	; 0xa68

00011624 <lseek64@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #192512	; 0x2f000
   1162c:	ldr	pc, [ip, #2656]!	; 0xa60

00011630 <__ctype_get_mb_cur_max@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #192512	; 0x2f000
   11638:	ldr	pc, [ip, #2648]!	; 0xa58

0001163c <fread@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #192512	; 0x2f000
   11644:	ldr	pc, [ip, #2640]!	; 0xa50

00011648 <__fpending@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #192512	; 0x2f000
   11650:	ldr	pc, [ip, #2632]!	; 0xa48

00011654 <mbrtowc@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #192512	; 0x2f000
   1165c:	ldr	pc, [ip, #2624]!	; 0xa40

00011660 <error@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #192512	; 0x2f000
   11668:	ldr	pc, [ip, #2616]!	; 0xa38

0001166c <open64@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #192512	; 0x2f000
   11674:	ldr	pc, [ip, #2608]!	; 0xa30

00011678 <malloc@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #192512	; 0x2f000
   11680:	ldr	pc, [ip, #2600]!	; 0xa28

00011684 <iconv_open@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #192512	; 0x2f000
   1168c:	ldr	pc, [ip, #2592]!	; 0xa20

00011690 <__libc_start_main@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #192512	; 0x2f000
   11698:	ldr	pc, [ip, #2584]!	; 0xa18

0001169c <__freading@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #192512	; 0x2f000
   116a4:	ldr	pc, [ip, #2576]!	; 0xa10

000116a8 <__ctype_tolower_loc@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #192512	; 0x2f000
   116b0:	ldr	pc, [ip, #2568]!	; 0xa08

000116b4 <__ctype_toupper_loc@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #192512	; 0x2f000
   116bc:	ldr	pc, [ip, #2560]!	; 0xa00

000116c0 <__gmon_start__@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #192512	; 0x2f000
   116c8:	ldr	pc, [ip, #2552]!	; 0x9f8

000116cc <freopen64@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #192512	; 0x2f000
   116d4:	ldr	pc, [ip, #2544]!	; 0x9f0

000116d8 <getopt_long@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #192512	; 0x2f000
   116e0:	ldr	pc, [ip, #2536]!	; 0x9e8

000116e4 <__ctype_b_loc@plt>:
   116e4:	add	ip, pc, #0, 12
   116e8:	add	ip, ip, #192512	; 0x2f000
   116ec:	ldr	pc, [ip, #2528]!	; 0x9e0

000116f0 <exit@plt>:
   116f0:	add	ip, pc, #0, 12
   116f4:	add	ip, ip, #192512	; 0x2f000
   116f8:	ldr	pc, [ip, #2520]!	; 0x9d8

000116fc <iswspace@plt>:
   116fc:	add	ip, pc, #0, 12
   11700:	add	ip, ip, #192512	; 0x2f000
   11704:	ldr	pc, [ip, #2512]!	; 0x9d0

00011708 <bcmp@plt>:
   11708:	add	ip, pc, #0, 12
   1170c:	add	ip, ip, #192512	; 0x2f000
   11710:	ldr	pc, [ip, #2504]!	; 0x9c8

00011714 <strlen@plt>:
   11714:	add	ip, pc, #0, 12
   11718:	add	ip, ip, #192512	; 0x2f000
   1171c:	ldr	pc, [ip, #2496]!	; 0x9c0

00011720 <strchr@plt>:
   11720:	add	ip, pc, #0, 12
   11724:	add	ip, ip, #192512	; 0x2f000
   11728:	ldr	pc, [ip, #2488]!	; 0x9b8

0001172c <__errno_location@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #192512	; 0x2f000
   11734:	ldr	pc, [ip, #2480]!	; 0x9b0

00011738 <iswalnum@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #192512	; 0x2f000
   11740:	ldr	pc, [ip, #2472]!	; 0x9a8

00011744 <__sprintf_chk@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #192512	; 0x2f000
   1174c:	ldr	pc, [ip, #2464]!	; 0x9a0

00011750 <__cxa_atexit@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #192512	; 0x2f000
   11758:	ldr	pc, [ip, #2456]!	; 0x998

0001175c <setvbuf@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #192512	; 0x2f000
   11764:	ldr	pc, [ip, #2448]!	; 0x990

00011768 <memset@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #192512	; 0x2f000
   11770:	ldr	pc, [ip, #2440]!	; 0x988

00011774 <btowc@plt>:
   11774:	add	ip, pc, #0, 12
   11778:	add	ip, ip, #192512	; 0x2f000
   1177c:	ldr	pc, [ip, #2432]!	; 0x980

00011780 <__printf_chk@plt>:
   11780:	add	ip, pc, #0, 12
   11784:	add	ip, ip, #192512	; 0x2f000
   11788:	ldr	pc, [ip, #2424]!	; 0x978

0001178c <fileno@plt>:
   1178c:	add	ip, pc, #0, 12
   11790:	add	ip, ip, #192512	; 0x2f000
   11794:	ldr	pc, [ip, #2416]!	; 0x970

00011798 <__fprintf_chk@plt>:
   11798:	add	ip, pc, #0, 12
   1179c:	add	ip, ip, #192512	; 0x2f000
   117a0:	ldr	pc, [ip, #2408]!	; 0x968

000117a4 <memchr@plt>:
   117a4:	add	ip, pc, #0, 12
   117a8:	add	ip, ip, #192512	; 0x2f000
   117ac:	ldr	pc, [ip, #2400]!	; 0x960

000117b0 <fclose@plt>:
   117b0:	add	ip, pc, #0, 12
   117b4:	add	ip, ip, #192512	; 0x2f000
   117b8:	ldr	pc, [ip, #2392]!	; 0x958

000117bc <strnlen@plt>:
   117bc:	add	ip, pc, #0, 12
   117c0:	add	ip, ip, #192512	; 0x2f000
   117c4:	ldr	pc, [ip, #2384]!	; 0x950

000117c8 <fseeko64@plt>:
   117c8:	add	ip, pc, #0, 12
   117cc:	add	ip, ip, #192512	; 0x2f000
   117d0:	ldr	pc, [ip, #2376]!	; 0x948

000117d4 <__overflow@plt>:
   117d4:	add	ip, pc, #0, 12
   117d8:	add	ip, ip, #192512	; 0x2f000
   117dc:	ldr	pc, [ip, #2368]!	; 0x940

000117e0 <setlocale@plt>:
   117e0:	add	ip, pc, #0, 12
   117e4:	add	ip, ip, #192512	; 0x2f000
   117e8:	ldr	pc, [ip, #2360]!	; 0x938

000117ec <__explicit_bzero_chk@plt>:
   117ec:	add	ip, pc, #0, 12
   117f0:	add	ip, ip, #192512	; 0x2f000
   117f4:	ldr	pc, [ip, #2352]!	; 0x930

000117f8 <strrchr@plt>:
   117f8:	add	ip, pc, #0, 12
   117fc:	add	ip, ip, #192512	; 0x2f000
   11800:	ldr	pc, [ip, #2344]!	; 0x928

00011804 <nl_langinfo@plt>:
   11804:	add	ip, pc, #0, 12
   11808:	add	ip, ip, #192512	; 0x2f000
   1180c:	ldr	pc, [ip, #2336]!	; 0x920

00011810 <clearerr_unlocked@plt>:
   11810:	add	ip, pc, #0, 12
   11814:	add	ip, ip, #192512	; 0x2f000
   11818:	ldr	pc, [ip, #2328]!	; 0x918

0001181c <__strtoll_internal@plt>:
   1181c:	add	ip, pc, #0, 12
   11820:	add	ip, ip, #192512	; 0x2f000
   11824:	ldr	pc, [ip, #2320]!	; 0x910

00011828 <fopen64@plt>:
   11828:	add	ip, pc, #0, 12
   1182c:	add	ip, ip, #192512	; 0x2f000
   11830:	ldr	pc, [ip, #2312]!	; 0x908

00011834 <qsort@plt>:
   11834:	add	ip, pc, #0, 12
   11838:	add	ip, ip, #192512	; 0x2f000
   1183c:	ldr	pc, [ip, #2304]!	; 0x900

00011840 <bindtextdomain@plt>:
   11840:	add	ip, pc, #0, 12
   11844:	add	ip, ip, #192512	; 0x2f000
   11848:	ldr	pc, [ip, #2296]!	; 0x8f8

0001184c <towupper@plt>:
   1184c:	add	ip, pc, #0, 12
   11850:	add	ip, ip, #192512	; 0x2f000
   11854:	ldr	pc, [ip, #2288]!	; 0x8f0

00011858 <strncmp@plt>:
   11858:	add	ip, pc, #0, 12
   1185c:	add	ip, ip, #192512	; 0x2f000
   11860:	ldr	pc, [ip, #2280]!	; 0x8e8

00011864 <abort@plt>:
   11864:	add	ip, pc, #0, 12
   11868:	add	ip, ip, #192512	; 0x2f000
   1186c:	ldr	pc, [ip, #2272]!	; 0x8e0

00011870 <close@plt>:
   11870:	add	ip, pc, #0, 12
   11874:	add	ip, ip, #192512	; 0x2f000
   11878:	ldr	pc, [ip, #2264]!	; 0x8d8

0001187c <__assert_fail@plt>:
   1187c:	add	ip, pc, #0, 12
   11880:	add	ip, ip, #192512	; 0x2f000
   11884:	ldr	pc, [ip, #2256]!	; 0x8d0

00011888 <ftello64@plt>:
   11888:	add	ip, pc, #0, 12
   1188c:	add	ip, ip, #192512	; 0x2f000
   11890:	ldr	pc, [ip, #2248]!	; 0x8c8

Disassembly of section .text:

000118a0 <.text>:
   118a0:	mov	fp, #0
   118a4:	mov	lr, #0
   118a8:	pop	{r1}		; (ldr r1, [sp], #4)
   118ac:	mov	r2, sp
   118b0:	push	{r2}		; (str r2, [sp, #-4]!)
   118b4:	push	{r0}		; (str r0, [sp, #-4]!)
   118b8:	ldr	ip, [pc, #16]	; 118d0 <ftello64@plt+0x48>
   118bc:	push	{ip}		; (str ip, [sp, #-4]!)
   118c0:	ldr	r0, [pc, #12]	; 118d4 <ftello64@plt+0x4c>
   118c4:	ldr	r3, [pc, #12]	; 118d8 <ftello64@plt+0x50>
   118c8:	bl	11690 <__libc_start_main@plt>
   118cc:	bl	11864 <abort@plt>
   118d0:	andeq	lr, r2, r4, lsr sp
   118d4:	muleq	r1, ip, ip
   118d8:	ldrdeq	lr, [r2], -r4
   118dc:	ldr	r3, [pc, #20]	; 118f8 <ftello64@plt+0x70>
   118e0:	ldr	r2, [pc, #20]	; 118fc <ftello64@plt+0x74>
   118e4:	add	r3, pc, r3
   118e8:	ldr	r2, [r3, r2]
   118ec:	cmp	r2, #0
   118f0:	bxeq	lr
   118f4:	b	116c0 <__gmon_start__@plt>
   118f8:	andeq	pc, r2, r4, lsl r7	; <UNPREDICTABLE>
   118fc:	andeq	r0, r0, ip, asr r1
   11900:	ldr	r0, [pc, #24]	; 11920 <ftello64@plt+0x98>
   11904:	ldr	r3, [pc, #24]	; 11924 <ftello64@plt+0x9c>
   11908:	cmp	r3, r0
   1190c:	bxeq	lr
   11910:	ldr	r3, [pc, #16]	; 11928 <ftello64@plt+0xa0>
   11914:	cmp	r3, #0
   11918:	bxeq	lr
   1191c:	bx	r3
   11920:	andeq	r1, r4, r8, asr #3
   11924:	andeq	r1, r4, r8, asr #3
   11928:	andeq	r0, r0, r0
   1192c:	ldr	r0, [pc, #36]	; 11958 <ftello64@plt+0xd0>
   11930:	ldr	r1, [pc, #36]	; 1195c <ftello64@plt+0xd4>
   11934:	sub	r1, r1, r0
   11938:	asr	r1, r1, #2
   1193c:	add	r1, r1, r1, lsr #31
   11940:	asrs	r1, r1, #1
   11944:	bxeq	lr
   11948:	ldr	r3, [pc, #16]	; 11960 <ftello64@plt+0xd8>
   1194c:	cmp	r3, #0
   11950:	bxeq	lr
   11954:	bx	r3
   11958:	andeq	r1, r4, r8, asr #3
   1195c:	andeq	r1, r4, r8, asr #3
   11960:	andeq	r0, r0, r0
   11964:	push	{r4, lr}
   11968:	ldr	r4, [pc, #24]	; 11988 <ftello64@plt+0x100>
   1196c:	ldrb	r3, [r4]
   11970:	cmp	r3, #0
   11974:	popne	{r4, pc}
   11978:	bl	11900 <ftello64@plt+0x78>
   1197c:	mov	r3, #1
   11980:	strb	r3, [r4]
   11984:	pop	{r4, pc}
   11988:	andeq	r1, r4, ip, ror #3
   1198c:	b	1192c <ftello64@plt+0xa4>
   11990:	push	{fp, lr}
   11994:	mov	fp, sp
   11998:	sub	sp, sp, #56	; 0x38
   1199c:	mov	r4, r0
   119a0:	cmp	r0, #0
   119a4:	bne	11c58 <ftello64@plt+0x3d0>
   119a8:	movw	r1, #60803	; 0xed83
   119ac:	mov	r0, #0
   119b0:	mov	r2, #5
   119b4:	movt	r1, #2
   119b8:	bl	115b8 <dcgettext@plt>
   119bc:	mov	r1, r0
   119c0:	movw	r0, #6148	; 0x1804
   119c4:	movt	r0, #4
   119c8:	ldr	r2, [r0]
   119cc:	mov	r0, #1
   119d0:	mov	r3, r2
   119d4:	bl	11780 <__printf_chk@plt>
   119d8:	movw	r1, #60894	; 0xedde
   119dc:	mov	r0, #0
   119e0:	mov	r2, #5
   119e4:	movt	r1, #2
   119e8:	bl	115b8 <dcgettext@plt>
   119ec:	movw	r7, #4580	; 0x11e4
   119f0:	movt	r7, #4
   119f4:	ldr	r1, [r7]
   119f8:	bl	114bc <fputs_unlocked@plt>
   119fc:	movw	r1, #62482	; 0xf412
   11a00:	mov	r0, #0
   11a04:	mov	r2, #5
   11a08:	movt	r1, #2
   11a0c:	bl	115b8 <dcgettext@plt>
   11a10:	ldr	r1, [r7]
   11a14:	bl	114bc <fputs_unlocked@plt>
   11a18:	movw	r1, #62538	; 0xf44a
   11a1c:	mov	r0, #0
   11a20:	mov	r2, #5
   11a24:	movt	r1, #2
   11a28:	bl	115b8 <dcgettext@plt>
   11a2c:	ldr	r1, [r7]
   11a30:	bl	114bc <fputs_unlocked@plt>
   11a34:	movw	r1, #60972	; 0xee2c
   11a38:	mov	r0, #0
   11a3c:	mov	r2, #5
   11a40:	movt	r1, #2
   11a44:	bl	115b8 <dcgettext@plt>
   11a48:	ldr	r1, [r7]
   11a4c:	bl	114bc <fputs_unlocked@plt>
   11a50:	movw	r1, #61113	; 0xeeb9
   11a54:	mov	r0, #0
   11a58:	mov	r2, #5
   11a5c:	movt	r1, #2
   11a60:	bl	115b8 <dcgettext@plt>
   11a64:	ldr	r1, [r7]
   11a68:	bl	114bc <fputs_unlocked@plt>
   11a6c:	movw	r1, #61241	; 0xef39
   11a70:	mov	r0, #0
   11a74:	mov	r2, #5
   11a78:	movt	r1, #2
   11a7c:	bl	115b8 <dcgettext@plt>
   11a80:	ldr	r1, [r7]
   11a84:	bl	114bc <fputs_unlocked@plt>
   11a88:	movw	r1, #61590	; 0xf096
   11a8c:	mov	r0, #0
   11a90:	mov	r2, #5
   11a94:	movt	r1, #2
   11a98:	bl	115b8 <dcgettext@plt>
   11a9c:	ldr	r1, [r7]
   11aa0:	bl	114bc <fputs_unlocked@plt>
   11aa4:	movw	r1, #62008	; 0xf238
   11aa8:	mov	r0, #0
   11aac:	mov	r2, #5
   11ab0:	movt	r1, #2
   11ab4:	bl	115b8 <dcgettext@plt>
   11ab8:	ldr	r1, [r7]
   11abc:	bl	114bc <fputs_unlocked@plt>
   11ac0:	movw	r1, #62214	; 0xf306
   11ac4:	mov	r0, #0
   11ac8:	mov	r2, #5
   11acc:	movt	r1, #2
   11ad0:	bl	115b8 <dcgettext@plt>
   11ad4:	ldr	r1, [r7]
   11ad8:	bl	114bc <fputs_unlocked@plt>
   11adc:	movw	r1, #62259	; 0xf333
   11ae0:	mov	r0, #0
   11ae4:	mov	r2, #5
   11ae8:	movt	r1, #2
   11aec:	bl	115b8 <dcgettext@plt>
   11af0:	ldr	r1, [r7]
   11af4:	bl	114bc <fputs_unlocked@plt>
   11af8:	movw	r0, #63648	; 0xf8a0
   11afc:	mov	r2, #48	; 0x30
   11b00:	mov	r6, sp
   11b04:	movw	r5, #62313	; 0xf369
   11b08:	movt	r0, #2
   11b0c:	movt	r5, #2
   11b10:	add	r1, r0, #32
   11b14:	add	r3, r0, #16
   11b18:	vld1.64	{d18-d19}, [r0], r2
   11b1c:	vld1.64	{d16-d17}, [r1]
   11b20:	vld1.64	{d20-d21}, [r3]
   11b24:	vldr	d22, [r0]
   11b28:	add	r1, r6, #32
   11b2c:	add	r0, r6, #16
   11b30:	vst1.64	{d16-d17}, [r1]
   11b34:	movw	r1, #62613	; 0xf495
   11b38:	vst1.64	{d20-d21}, [r0]
   11b3c:	mov	r0, r6
   11b40:	movt	r1, #2
   11b44:	vst1.64	{d18-d19}, [r0], r2
   11b48:	vstr	d22, [r0]
   11b4c:	mov	r0, r5
   11b50:	bl	11510 <strcmp@plt>
   11b54:	cmp	r0, #0
   11b58:	ldrne	r1, [r6, #8]!
   11b5c:	cmpne	r1, #0
   11b60:	bne	11b4c <ftello64@plt+0x2c4>
   11b64:	movw	r1, #62708	; 0xf4f4
   11b68:	ldr	r6, [r6, #4]
   11b6c:	mov	r0, #0
   11b70:	mov	r2, #5
   11b74:	movt	r1, #2
   11b78:	bl	115b8 <dcgettext@plt>
   11b7c:	movw	r2, #62422	; 0xf3d6
   11b80:	movw	r3, #62731	; 0xf50b
   11b84:	mov	r1, r0
   11b88:	mov	r0, #1
   11b8c:	movt	r2, #2
   11b90:	movt	r3, #2
   11b94:	bl	11780 <__printf_chk@plt>
   11b98:	cmp	r6, #0
   11b9c:	mov	r0, #5
   11ba0:	mov	r1, #0
   11ba4:	moveq	r6, r5
   11ba8:	bl	117e0 <setlocale@plt>
   11bac:	cmp	r0, #0
   11bb0:	beq	11be8 <ftello64@plt+0x360>
   11bb4:	movw	r1, #62771	; 0xf533
   11bb8:	mov	r2, #3
   11bbc:	movt	r1, #2
   11bc0:	bl	11858 <strncmp@plt>
   11bc4:	cmp	r0, #0
   11bc8:	beq	11be8 <ftello64@plt+0x360>
   11bcc:	movw	r1, #62775	; 0xf537
   11bd0:	mov	r0, #0
   11bd4:	mov	r2, #5
   11bd8:	movt	r1, #2
   11bdc:	bl	115b8 <dcgettext@plt>
   11be0:	ldr	r1, [r7]
   11be4:	bl	114bc <fputs_unlocked@plt>
   11be8:	movw	r1, #62846	; 0xf57e
   11bec:	mov	r0, #0
   11bf0:	mov	r2, #5
   11bf4:	movt	r1, #2
   11bf8:	bl	115b8 <dcgettext@plt>
   11bfc:	movw	r2, #62731	; 0xf50b
   11c00:	mov	r1, r0
   11c04:	mov	r0, #1
   11c08:	mov	r3, r5
   11c0c:	movt	r2, #2
   11c10:	bl	11780 <__printf_chk@plt>
   11c14:	movw	r1, #62873	; 0xf599
   11c18:	mov	r0, #0
   11c1c:	mov	r2, #5
   11c20:	movt	r1, #2
   11c24:	bl	115b8 <dcgettext@plt>
   11c28:	mov	r1, r0
   11c2c:	movw	r0, #62641	; 0xf4b1
   11c30:	movw	r3, #61240	; 0xef38
   11c34:	cmp	r6, r5
   11c38:	mov	r2, r6
   11c3c:	movt	r0, #2
   11c40:	movt	r3, #2
   11c44:	moveq	r3, r0
   11c48:	mov	r0, #1
   11c4c:	bl	11780 <__printf_chk@plt>
   11c50:	mov	r0, r4
   11c54:	bl	116f0 <exit@plt>
   11c58:	movw	r0, #4568	; 0x11d8
   11c5c:	movw	r1, #60764	; 0xed5c
   11c60:	mov	r2, #5
   11c64:	movt	r0, #4
   11c68:	movt	r1, #2
   11c6c:	ldr	r5, [r0]
   11c70:	mov	r0, #0
   11c74:	bl	115b8 <dcgettext@plt>
   11c78:	mov	r2, r0
   11c7c:	movw	r0, #6148	; 0x1804
   11c80:	mov	r1, #1
   11c84:	movt	r0, #4
   11c88:	ldr	r3, [r0]
   11c8c:	mov	r0, r5
   11c90:	bl	11798 <__fprintf_chk@plt>
   11c94:	mov	r0, r4
   11c98:	bl	116f0 <exit@plt>
   11c9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ca0:	add	fp, sp, #28
   11ca4:	sub	sp, sp, #84	; 0x54
   11ca8:	mov	r8, r0
   11cac:	ldr	r0, [r1]
   11cb0:	mov	sl, r1
   11cb4:	bl	16060 <ftello64@plt+0x47d8>
   11cb8:	movw	r1, #61240	; 0xef38
   11cbc:	mov	r0, #6
   11cc0:	movt	r1, #2
   11cc4:	bl	117e0 <setlocale@plt>
   11cc8:	movw	r6, #62426	; 0xf3da
   11ccc:	movw	r1, #62317	; 0xf36d
   11cd0:	movt	r6, #2
   11cd4:	movt	r1, #2
   11cd8:	mov	r0, r6
   11cdc:	bl	11840 <bindtextdomain@plt>
   11ce0:	mov	r0, r6
   11ce4:	bl	115e8 <textdomain@plt>
   11ce8:	movw	r0, #23816	; 0x5d08
   11cec:	movt	r0, #1
   11cf0:	bl	2ed38 <ftello64@plt+0x1d4b0>
   11cf4:	movw	r7, #62341	; 0xf385
   11cf8:	movw	r4, #63320	; 0xf758
   11cfc:	movw	r6, #4584	; 0x11e8
   11d00:	movw	r9, #4624	; 0x1210
   11d04:	mov	r5, #0
   11d08:	str	sl, [sp, #52]	; 0x34
   11d0c:	movt	r7, #2
   11d10:	movt	r4, #2
   11d14:	movt	r6, #4
   11d18:	movt	r9, #4
   11d1c:	b	11d30 <ftello64@plt+0x4a8>
   11d20:	movw	r0, #4600	; 0x11f8
   11d24:	movt	r0, #4
   11d28:	mov	r1, #1
   11d2c:	strb	r1, [r0]
   11d30:	mov	r0, r8
   11d34:	mov	r1, sl
   11d38:	mov	r2, r7
   11d3c:	mov	r3, r4
   11d40:	str	r5, [sp]
   11d44:	bl	116d8 <getopt_long@plt>
   11d48:	add	r0, r0, #3
   11d4c:	cmp	r0, #122	; 0x7a
   11d50:	bhi	14b70 <ftello64@plt+0x32e8>
   11d54:	add	r1, pc, #0
   11d58:	ldr	pc, [r1, r0, lsl #2]
   11d5c:	andeq	r4, r1, r8, ror fp
   11d60:	ldrdeq	r4, [r1], -r0
   11d64:	andeq	r2, r1, r8, ror #2
   11d68:	andeq	r4, r1, r0, ror fp
   11d6c:	andeq	r4, r1, r0, ror fp
   11d70:	andeq	r4, r1, r0, ror fp
   11d74:	andeq	r4, r1, r0, ror fp
   11d78:	andeq	r4, r1, r0, ror fp
   11d7c:	andeq	r4, r1, r0, ror fp
   11d80:	andeq	r4, r1, r0, ror fp
   11d84:	andeq	r4, r1, r0, ror fp
   11d88:	andeq	r4, r1, r0, ror fp
   11d8c:	andeq	r4, r1, r0, ror fp
   11d90:	andeq	r1, r1, r8, asr #30
   11d94:	andeq	r4, r1, r0, ror fp
   11d98:	andeq	r4, r1, r0, ror fp
   11d9c:	andeq	r4, r1, r0, ror fp
   11da0:	andeq	r4, r1, r0, ror fp
   11da4:	andeq	r4, r1, r0, ror fp
   11da8:	andeq	r4, r1, r0, ror fp
   11dac:	andeq	r4, r1, r0, ror fp
   11db0:	andeq	r4, r1, r0, ror fp
   11db4:	andeq	r4, r1, r0, ror fp
   11db8:	andeq	r4, r1, r0, ror fp
   11dbc:	andeq	r4, r1, r0, ror fp
   11dc0:	andeq	r4, r1, r0, ror fp
   11dc4:	andeq	r4, r1, r0, ror fp
   11dc8:	andeq	r4, r1, r0, ror fp
   11dcc:	andeq	r4, r1, r0, ror fp
   11dd0:	andeq	r4, r1, r0, ror fp
   11dd4:	andeq	r4, r1, r0, ror fp
   11dd8:	andeq	r4, r1, r0, ror fp
   11ddc:	andeq	r4, r1, r0, ror fp
   11de0:	andeq	r4, r1, r0, ror fp
   11de4:	andeq	r4, r1, r0, ror fp
   11de8:	andeq	r4, r1, r0, ror fp
   11dec:	andeq	r4, r1, r0, ror fp
   11df0:	andeq	r4, r1, r0, ror fp
   11df4:	andeq	r4, r1, r0, ror fp
   11df8:	andeq	r4, r1, r0, ror fp
   11dfc:	andeq	r4, r1, r0, ror fp
   11e00:	andeq	r4, r1, r0, ror fp
   11e04:	andeq	r4, r1, r0, ror fp
   11e08:	andeq	r4, r1, r0, ror fp
   11e0c:	andeq	r4, r1, r0, ror fp
   11e10:	andeq	r4, r1, r0, ror fp
   11e14:	andeq	r4, r1, r0, ror fp
   11e18:	andeq	r4, r1, r0, ror fp
   11e1c:	andeq	r4, r1, r0, ror fp
   11e20:	andeq	r4, r1, r0, ror fp
   11e24:	andeq	r4, r1, r0, ror fp
   11e28:	andeq	r4, r1, r0, ror fp
   11e2c:	andeq	r4, r1, r0, ror fp
   11e30:	andeq	r4, r1, r0, ror fp
   11e34:	andeq	r4, r1, r0, ror fp
   11e38:	andeq	r4, r1, r0, ror fp
   11e3c:	andeq	r4, r1, r0, ror fp
   11e40:	andeq	r4, r1, r0, ror fp
   11e44:	andeq	r4, r1, r0, ror fp
   11e48:	andeq	r4, r1, r0, ror fp
   11e4c:	andeq	r4, r1, r0, ror fp
   11e50:	andeq	r4, r1, r0, ror fp
   11e54:	andeq	r4, r1, r0, ror fp
   11e58:	andeq	r4, r1, r0, ror fp
   11e5c:	andeq	r4, r1, r0, ror fp
   11e60:	andeq	r4, r1, r0, ror fp
   11e64:	andeq	r4, r1, r0, ror fp
   11e68:	andeq	r4, r1, r0, ror fp
   11e6c:	ldrdeq	r2, [r1], -r0
   11e70:	andeq	r4, r1, r0, ror fp
   11e74:	andeq	r4, r1, r0, ror fp
   11e78:	andeq	r4, r1, r0, ror fp
   11e7c:	andeq	r4, r1, r0, ror fp
   11e80:	strdeq	r2, [r1], -ip
   11e84:	andeq	r2, r1, r4, lsl r1
   11e88:	andeq	r4, r1, r0, ror fp
   11e8c:	andeq	r4, r1, r0, ror fp
   11e90:	andeq	r4, r1, r0, ror fp
   11e94:	andeq	r4, r1, r0, ror fp
   11e98:	andeq	r4, r1, r0, ror fp
   11e9c:	strheq	r2, [r1], -ip
   11ea0:	andeq	r4, r1, r0, ror fp
   11ea4:	ldrdeq	r2, [r1], -ip
   11ea8:	andeq	r4, r1, r0, ror fp
   11eac:	andeq	r4, r1, r0, ror fp
   11eb0:	strdeq	r2, [r1], -r0
   11eb4:			; <UNDEFINED> instruction: 0x00011fb0
   11eb8:	andeq	r2, r1, r0, lsr #2
   11ebc:	andeq	r4, r1, r0, ror fp
   11ec0:	andeq	r4, r1, r0, ror fp
   11ec4:	ldrdeq	r1, [r1], -r4
   11ec8:	andeq	r4, r1, r0, ror fp
   11ecc:	andeq	r4, r1, r0, ror fp
   11ed0:	andeq	r4, r1, r0, ror fp
   11ed4:	andeq	r4, r1, r0, ror fp
   11ed8:	andeq	r4, r1, r0, ror fp
   11edc:	andeq	r4, r1, r0, ror fp
   11ee0:	andeq	r4, r1, r0, ror fp
   11ee4:	andeq	r4, r1, r0, ror fp
   11ee8:	andeq	r4, r1, r0, ror fp
   11eec:	andeq	r4, r1, r0, ror fp
   11ef0:	andeq	r2, r1, r4, lsr r1
   11ef4:	andeq	r4, r1, r0, ror fp
   11ef8:	andeq	r4, r1, r0, ror fp
   11efc:	andeq	r4, r1, r0, ror fp
   11f00:	andeq	r1, r1, r0, lsr #26
   11f04:	andeq	r2, r1, ip
   11f08:	andeq	r4, r1, r0, ror fp
   11f0c:	andeq	r2, r1, r8, asr #2
   11f10:	andeq	r4, r1, r0, ror fp
   11f14:	andeq	r4, r1, r0, ror fp
   11f18:	andeq	r4, r1, r0, ror fp
   11f1c:	andeq	r4, r1, r0, ror fp
   11f20:	andeq	r4, r1, r0, ror fp
   11f24:	andeq	r1, r1, r0, asr #31
   11f28:	andeq	r4, r1, r0, ror fp
   11f2c:	andeq	r4, r1, r0, ror fp
   11f30:	andeq	r2, r1, ip, asr r1
   11f34:	andeq	r4, r1, r0, ror fp
   11f38:	andeq	r1, r1, r0, lsr sp
   11f3c:	andeq	r4, r1, r0, ror fp
   11f40:	andeq	r4, r1, r0, ror fp
   11f44:	andeq	r2, r1, r4, rrx
   11f48:	movw	r0, #4476	; 0x117c
   11f4c:	mov	r2, #4
   11f50:	mov	sl, r9
   11f54:	movw	r9, #63624	; 0xf888
   11f58:	ldr	r1, [r6]
   11f5c:	movt	r0, #4
   11f60:	str	r2, [sp]
   11f64:	movw	r2, #63632	; 0xf890
   11f68:	movt	r9, #2
   11f6c:	movt	r2, #2
   11f70:	ldr	r0, [r0]
   11f74:	mov	r3, r9
   11f78:	str	r0, [sp, #4]
   11f7c:	mov	r0, #1
   11f80:	str	r0, [sp, #8]
   11f84:	movw	r0, #62413	; 0xf3cd
   11f88:	movt	r0, #2
   11f8c:	bl	15a74 <ftello64@plt+0x41ec>
   11f90:	ldr	r0, [r9, r0, lsl #2]
   11f94:	movw	r1, #4616	; 0x1208
   11f98:	mov	r9, sl
   11f9c:	ldr	sl, [sp, #52]	; 0x34
   11fa0:	mov	r5, #0
   11fa4:	movt	r1, #4
   11fa8:	str	r0, [r1]
   11fac:	b	11d30 <ftello64@plt+0x4a8>
   11fb0:	ldr	r0, [r6]
   11fb4:	str	r0, [r9]
   11fb8:	bl	14c80 <ftello64@plt+0x33f8>
   11fbc:	b	11d30 <ftello64@plt+0x4a8>
   11fc0:	ldr	r0, [r6]
   11fc4:	movw	r1, #4608	; 0x1200
   11fc8:	movt	r1, #4
   11fcc:	str	r0, [r1]
   11fd0:	b	11d30 <ftello64@plt+0x4a8>
   11fd4:	ldr	r0, [r6]
   11fd8:	movw	r9, #4916	; 0x1334
   11fdc:	movt	r9, #4
   11fe0:	str	r0, [r9]
   11fe4:	bl	14c80 <ftello64@plt+0x33f8>
   11fe8:	ldr	r0, [r9]
   11fec:	movw	r9, #4624	; 0x1210
   11ff0:	movt	r9, #4
   11ff4:	ldrb	r0, [r0]
   11ff8:	cmp	r0, #0
   11ffc:	movweq	r0, #4916	; 0x1334
   12000:	movteq	r0, #4
   12004:	streq	r5, [r0]
   12008:	b	11d30 <ftello64@plt+0x4a8>
   1200c:	movw	r1, #61240	; 0xef38
   12010:	ldr	r0, [r6]
   12014:	mov	r2, #0
   12018:	add	r3, sp, #56	; 0x38
   1201c:	movt	r1, #2
   12020:	str	r1, [sp]
   12024:	mov	r1, #0
   12028:	bl	2b4b8 <ftello64@plt+0x19c30>
   1202c:	ldr	r1, [sp, #56]	; 0x38
   12030:	ldr	r3, [sp, #60]	; 0x3c
   12034:	subs	r2, r1, #1
   12038:	sbc	r3, r3, #0
   1203c:	cmp	r0, #0
   12040:	bne	14bd8 <ftello64@plt+0x3350>
   12044:	mvn	r0, #-2147483648	; 0x80000000
   12048:	subs	r0, r2, r0
   1204c:	sbcs	r0, r3, #0
   12050:	bcs	14bd8 <ftello64@plt+0x3350>
   12054:	movw	r0, #4456	; 0x1168
   12058:	movt	r0, #4
   1205c:	str	r1, [r0]
   12060:	b	11d30 <ftello64@plt+0x4a8>
   12064:	movw	r1, #61240	; 0xef38
   12068:	ldr	r0, [r6]
   1206c:	mov	r2, #0
   12070:	add	r3, sp, #56	; 0x38
   12074:	movt	r1, #2
   12078:	str	r1, [sp]
   1207c:	mov	r1, #0
   12080:	bl	2b4b8 <ftello64@plt+0x19c30>
   12084:	ldr	r1, [sp, #56]	; 0x38
   12088:	ldr	r3, [sp, #60]	; 0x3c
   1208c:	subs	r2, r1, #1
   12090:	sbc	r3, r3, #0
   12094:	cmp	r0, #0
   12098:	bne	14be4 <ftello64@plt+0x335c>
   1209c:	mvn	r0, #-2147483648	; 0x80000000
   120a0:	subs	r0, r2, r0
   120a4:	sbcs	r0, r3, #0
   120a8:	bcs	14be4 <ftello64@plt+0x335c>
   120ac:	movw	r0, #4460	; 0x116c
   120b0:	movt	r0, #4
   120b4:	str	r1, [r0]
   120b8:	b	11d30 <ftello64@plt+0x4a8>
   120bc:	ldr	r0, [r6]
   120c0:	movw	r1, #4468	; 0x1174
   120c4:	movt	r1, #4
   120c8:	str	r0, [r1]
   120cc:	b	11d30 <ftello64@plt+0x4a8>
   120d0:	movw	r0, #4613	; 0x1205
   120d4:	movt	r0, #4
   120d8:	b	11d28 <ftello64@plt+0x4a0>
   120dc:	movw	r0, #4616	; 0x1208
   120e0:	mov	r1, #2
   120e4:	movt	r0, #4
   120e8:	str	r1, [r0]
   120ec:	b	11d30 <ftello64@plt+0x4a8>
   120f0:	movw	r0, #4620	; 0x120c
   120f4:	movt	r0, #4
   120f8:	b	11d28 <ftello64@plt+0x4a0>
   120fc:	ldr	r0, [r6]
   12100:	movw	r1, #4464	; 0x1170
   12104:	movt	r1, #4
   12108:	str	r0, [r1]
   1210c:	bl	14c80 <ftello64@plt+0x33f8>
   12110:	b	11d30 <ftello64@plt+0x4a8>
   12114:	movw	r0, #4592	; 0x11f0
   12118:	movt	r0, #4
   1211c:	b	11d28 <ftello64@plt+0x4a0>
   12120:	movw	r0, #4616	; 0x1208
   12124:	mov	r1, #3
   12128:	movt	r0, #4
   1212c:	str	r1, [r0]
   12130:	b	11d30 <ftello64@plt+0x4a8>
   12134:	ldr	r0, [r6]
   12138:	movw	r1, #4596	; 0x11f4
   1213c:	movt	r1, #4
   12140:	str	r0, [r1]
   12144:	b	11d30 <ftello64@plt+0x4a8>
   12148:	ldr	r0, [r6]
   1214c:	movw	r1, #4604	; 0x11fc
   12150:	movt	r1, #4
   12154:	str	r0, [r1]
   12158:	b	11d30 <ftello64@plt+0x4a8>
   1215c:	movw	r0, #4612	; 0x1204
   12160:	movt	r0, #4
   12164:	b	11d28 <ftello64@plt+0x4a0>
   12168:	movw	r0, #4560	; 0x11d0
   1216c:	movw	sl, #5220	; 0x1464
   12170:	movw	r6, #5216	; 0x1460
   12174:	movw	r9, #5208	; 0x1458
   12178:	movw	r7, #5212	; 0x145c
   1217c:	movt	r0, #4
   12180:	movt	sl, #4
   12184:	movt	r6, #4
   12188:	movt	r9, #4
   1218c:	movt	r7, #4
   12190:	mov	r5, r0
   12194:	ldr	r0, [r0]
   12198:	cmp	r0, r8
   1219c:	bne	121dc <ftello64@plt+0x954>
   121a0:	mov	r0, #4
   121a4:	bl	2ae8c <ftello64@plt+0x19604>
   121a8:	str	r0, [r9]
   121ac:	mov	r0, #8
   121b0:	bl	2ae8c <ftello64@plt+0x19604>
   121b4:	str	r0, [r7]
   121b8:	mov	r0, #8
   121bc:	bl	2ae8c <ftello64@plt+0x19604>
   121c0:	str	r0, [r6]
   121c4:	mov	r0, #1
   121c8:	mov	r1, #0
   121cc:	str	r0, [sl]
   121d0:	ldr	r0, [r9]
   121d4:	str	r1, [r0]
   121d8:	b	1235c <ftello64@plt+0xad4>
   121dc:	movw	r1, #4592	; 0x11f0
   121e0:	movt	r1, #4
   121e4:	ldrb	r1, [r1]
   121e8:	cmp	r1, #0
   121ec:	beq	12250 <ftello64@plt+0x9c8>
   121f0:	mov	r0, #1
   121f4:	str	r0, [sl]
   121f8:	mov	r0, #4
   121fc:	bl	2ae8c <ftello64@plt+0x19604>
   12200:	str	r0, [r9]
   12204:	mov	r0, #8
   12208:	bl	2ae8c <ftello64@plt+0x19604>
   1220c:	str	r0, [r7]
   12210:	mov	r0, #8
   12214:	bl	2ae8c <ftello64@plt+0x19604>
   12218:	ldr	r7, [r5]
   1221c:	ldr	r4, [sp, #52]	; 0x34
   12220:	str	r0, [r6]
   12224:	ldr	r6, [r4, r7, lsl #2]
   12228:	ldrb	r0, [r6]
   1222c:	cmp	r0, #0
   12230:	beq	12304 <ftello64@plt+0xa7c>
   12234:	movw	r1, #63904	; 0xf9a0
   12238:	mov	r0, r6
   1223c:	movt	r1, #2
   12240:	bl	11510 <strcmp@plt>
   12244:	cmp	r0, #0
   12248:	movne	r0, r6
   1224c:	b	12308 <ftello64@plt+0xa80>
   12250:	sub	r0, r8, r0
   12254:	mov	r1, #4
   12258:	str	r0, [sl]
   1225c:	bl	2af5c <ftello64@plt+0x196d4>
   12260:	str	r0, [r9]
   12264:	ldr	r0, [sl]
   12268:	mov	r1, #8
   1226c:	bl	2af5c <ftello64@plt+0x196d4>
   12270:	str	r0, [r7]
   12274:	ldr	r0, [sl]
   12278:	mov	r1, #8
   1227c:	bl	2af5c <ftello64@plt+0x196d4>
   12280:	ldr	sl, [sl]
   12284:	str	r0, [r6]
   12288:	cmp	sl, #1
   1228c:	blt	1235c <ftello64@plt+0xad4>
   12290:	ldr	r0, [r5]
   12294:	ldr	r1, [sp, #52]	; 0x34
   12298:	movw	r9, #63904	; 0xf9a0
   1229c:	mov	r8, r5
   122a0:	mov	r6, #0
   122a4:	movt	r9, #2
   122a8:	add	r7, r1, r0, lsl #2
   122ac:	add	r4, r0, #1
   122b0:	b	122d8 <ftello64@plt+0xa50>
   122b4:	movw	r1, #5208	; 0x1458
   122b8:	movt	r1, #4
   122bc:	ldr	r1, [r1]
   122c0:	str	r0, [r1, r6, lsl #2]
   122c4:	add	r0, r4, r6
   122c8:	add	r6, r6, #1
   122cc:	cmp	r6, sl
   122d0:	str	r0, [r8]
   122d4:	bge	1235c <ftello64@plt+0xad4>
   122d8:	ldr	r5, [r7, r6, lsl #2]
   122dc:	ldrb	r0, [r5]
   122e0:	cmp	r0, #0
   122e4:	mov	r0, #0
   122e8:	beq	122b4 <ftello64@plt+0xa2c>
   122ec:	mov	r0, r5
   122f0:	mov	r1, r9
   122f4:	bl	11510 <strcmp@plt>
   122f8:	cmp	r0, #0
   122fc:	movne	r0, r5
   12300:	b	122b4 <ftello64@plt+0xa2c>
   12304:	mov	r0, #0
   12308:	ldr	r1, [r9]
   1230c:	str	r0, [r1]
   12310:	add	r0, r7, #1
   12314:	cmp	r0, r8
   12318:	str	r0, [r5]
   1231c:	bge	12354 <ftello64@plt+0xacc>
   12320:	movw	r1, #4580	; 0x11e4
   12324:	ldr	r0, [r4, r0, lsl #2]
   12328:	movt	r1, #4
   1232c:	ldr	r2, [r1]
   12330:	movw	r1, #62463	; 0xf3ff
   12334:	movt	r1, #2
   12338:	bl	15e18 <ftello64@plt+0x4590>
   1233c:	cmp	r0, #0
   12340:	beq	14c4c <ftello64@plt+0x33c4>
   12344:	ldr	r0, [r5]
   12348:	mov	r1, r5
   1234c:	add	r0, r0, #1
   12350:	str	r0, [r5]
   12354:	cmp	r0, r8
   12358:	blt	14c04 <ftello64@plt+0x337c>
   1235c:	movw	r0, #4616	; 0x1208
   12360:	movt	r0, #4
   12364:	ldr	r0, [r0]
   12368:	cmp	r0, #0
   1236c:	bne	12394 <ftello64@plt+0xb0c>
   12370:	movw	r0, #4592	; 0x11f0
   12374:	mov	r1, #1
   12378:	movt	r0, #4
   1237c:	ldrb	r0, [r0]
   12380:	cmp	r0, #0
   12384:	movw	r0, #4616	; 0x1208
   12388:	movt	r0, #4
   1238c:	movwne	r1, #2
   12390:	str	r1, [r0]
   12394:	movw	r0, #4600	; 0x11f8
   12398:	movw	r6, #5264	; 0x1490
   1239c:	movw	r5, #4916	; 0x1334
   123a0:	movw	sl, #5212	; 0x145c
   123a4:	movw	r9, #4624	; 0x1210
   123a8:	movt	r0, #4
   123ac:	movt	r6, #4
   123b0:	movt	r5, #4
   123b4:	movt	sl, #4
   123b8:	movt	r9, #4
   123bc:	ldrb	r0, [r0]
   123c0:	cmp	r0, #1
   123c4:	bne	123fc <ftello64@plt+0xb74>
   123c8:	mov	r4, #0
   123cc:	bl	116b4 <__ctype_toupper_loc@plt>
   123d0:	ldr	r1, [r0]
   123d4:	mov	r2, r6
   123d8:	ldr	r1, [r1, r4, lsl #2]
   123dc:	strb	r1, [r2, r4]!
   123e0:	ldr	r1, [r0]
   123e4:	add	r1, r1, r4, lsl #2
   123e8:	add	r4, r4, #2
   123ec:	cmp	r4, #256	; 0x100
   123f0:	ldr	r1, [r1, #4]
   123f4:	strb	r1, [r2, #1]
   123f8:	bne	123d0 <ftello64@plt+0xb48>
   123fc:	ldr	r0, [r9]
   12400:	cmp	r0, #0
   12404:	beq	12420 <ftello64@plt+0xb98>
   12408:	ldrb	r0, [r0]
   1240c:	cmp	r0, #0
   12410:	bne	12460 <ftello64@plt+0xbd8>
   12414:	mov	r0, #0
   12418:	str	r0, [r9]
   1241c:	b	1246c <ftello64@plt+0xbe4>
   12420:	movw	r0, #4592	; 0x11f0
   12424:	movt	r0, #4
   12428:	ldrb	r0, [r0]
   1242c:	cmp	r0, #0
   12430:	bne	12448 <ftello64@plt+0xbc0>
   12434:	movw	r0, #4612	; 0x1204
   12438:	movt	r0, #4
   1243c:	ldrb	r0, [r0]
   12440:	cmp	r0, #1
   12444:	bne	12454 <ftello64@plt+0xbcc>
   12448:	movw	r0, #61239	; 0xef37
   1244c:	movt	r0, #2
   12450:	b	1245c <ftello64@plt+0xbd4>
   12454:	movw	r0, #63131	; 0xf69b
   12458:	movt	r0, #2
   1245c:	str	r0, [r9]
   12460:	movw	r0, #4624	; 0x1210
   12464:	movt	r0, #4
   12468:	bl	15250 <ftello64@plt+0x39c8>
   1246c:	ldr	r0, [r5]
   12470:	cmp	r0, #0
   12474:	beq	1249c <ftello64@plt+0xc14>
   12478:	movw	r0, #4916	; 0x1334
   1247c:	movt	r0, #4
   12480:	bl	15250 <ftello64@plt+0x39c8>
   12484:	movw	r0, #4596	; 0x11f4
   12488:	movt	r0, #4
   1248c:	ldr	r0, [r0]
   12490:	cmp	r0, #0
   12494:	bne	124b0 <ftello64@plt+0xc28>
   12498:	b	12518 <ftello64@plt+0xc90>
   1249c:	movw	r0, #4596	; 0x11f4
   124a0:	movt	r0, #4
   124a4:	ldr	r0, [r0]
   124a8:	cmp	r0, #0
   124ac:	beq	14ac8 <ftello64@plt+0x3240>
   124b0:	add	r1, sp, #56	; 0x38
   124b4:	bl	15168 <ftello64@plt+0x38e0>
   124b8:	movw	r4, #5520	; 0x1590
   124bc:	mov	r1, #1
   124c0:	mov	r2, #256	; 0x100
   124c4:	movt	r4, #4
   124c8:	mov	r0, r4
   124cc:	bl	11768 <memset@plt>
   124d0:	ldr	r0, [sp, #56]	; 0x38
   124d4:	ldr	r1, [sp, #60]	; 0x3c
   124d8:	cmp	r0, r1
   124dc:	bcs	124f8 <ftello64@plt+0xc70>
   124e0:	mov	r2, #0
   124e4:	mov	r3, r0
   124e8:	ldrb	r7, [r3], #1
   124ec:	cmp	r1, r3
   124f0:	strb	r2, [r4, r7]
   124f4:	bne	124e8 <ftello64@plt+0xc60>
   124f8:	movw	r1, #4592	; 0x11f0
   124fc:	movt	r1, #4
   12500:	ldrb	r1, [r1]
   12504:	cmp	r1, #1
   12508:	moveq	r1, #0
   1250c:	strheq	r1, [r4, #9]
   12510:	strbeq	r1, [r4, #32]
   12514:	bl	15df0 <ftello64@plt+0x4568>
   12518:	movw	r0, #4604	; 0x11fc
   1251c:	movt	r0, #4
   12520:	ldr	r0, [r0]
   12524:	cmp	r0, #0
   12528:	beq	12558 <ftello64@plt+0xcd0>
   1252c:	movw	r4, #5224	; 0x1468
   12530:	movt	r4, #4
   12534:	mov	r1, r4
   12538:	bl	15008 <ftello64@plt+0x3780>
   1253c:	ldr	r0, [r4, #8]
   12540:	cmp	r0, #0
   12544:	bne	12558 <ftello64@plt+0xcd0>
   12548:	movw	r1, #4604	; 0x11fc
   1254c:	mov	r0, #0
   12550:	movt	r1, #4
   12554:	str	r0, [r1]
   12558:	movw	r0, #4608	; 0x1200
   1255c:	movt	r0, #4
   12560:	ldr	r0, [r0]
   12564:	cmp	r0, #0
   12568:	beq	12598 <ftello64@plt+0xd10>
   1256c:	movw	r4, #5236	; 0x1474
   12570:	movt	r4, #4
   12574:	mov	r1, r4
   12578:	bl	15008 <ftello64@plt+0x3780>
   1257c:	ldr	r0, [r4, #8]
   12580:	cmp	r0, #0
   12584:	bne	12598 <ftello64@plt+0xd10>
   12588:	movw	r1, #4608	; 0x1200
   1258c:	mov	r0, #0
   12590:	movt	r1, #4
   12594:	str	r0, [r1]
   12598:	movw	r0, #5248	; 0x1480
   1259c:	mov	r6, #0
   125a0:	movt	r0, #4
   125a4:	str	r6, [r0]
   125a8:	str	r6, [r0, #4]
   125ac:	movw	r0, #6132	; 0x17f4
   125b0:	movt	r0, #4
   125b4:	str	r6, [r0]
   125b8:	movw	r0, #5256	; 0x1488
   125bc:	movt	r0, #4
   125c0:	str	r6, [r0]
   125c4:	movw	r0, #5260	; 0x148c
   125c8:	movt	r0, #4
   125cc:	str	r6, [r0]
   125d0:	movw	r0, #5220	; 0x1464
   125d4:	movt	r0, #4
   125d8:	ldr	r0, [r0]
   125dc:	cmp	r0, #1
   125e0:	bge	12634 <ftello64@plt+0xdac>
   125e4:	b	12f98 <ftello64@plt+0x1710>
   125e8:	movw	r0, #5248	; 0x1480
   125ec:	movw	sl, #5212	; 0x145c
   125f0:	ldr	r6, [sp, #12]
   125f4:	movt	r0, #4
   125f8:	movt	sl, #4
   125fc:	mov	r2, r0
   12600:	ldrd	r0, [r0]
   12604:	adds	r0, r0, #1
   12608:	adc	r1, r1, #0
   1260c:	strd	r0, [r2]
   12610:	ldr	r2, [sl]
   12614:	str	r0, [r2, r6, lsl #3]!
   12618:	movw	r0, #5220	; 0x1464
   1261c:	add	r6, r6, #1
   12620:	movt	r0, #4
   12624:	str	r1, [r2, #4]
   12628:	ldr	r0, [r0]
   1262c:	cmp	r6, r0
   12630:	bge	12f68 <ftello64@plt+0x16e0>
   12634:	movw	r0, #5208	; 0x1458
   12638:	movw	r1, #5216	; 0x1460
   1263c:	movt	r0, #4
   12640:	movt	r1, #4
   12644:	ldr	r0, [r0]
   12648:	mov	r4, r1
   1264c:	ldr	r1, [r1]
   12650:	ldr	r0, [r0, r6, lsl #2]
   12654:	add	r1, r1, r6, lsl #3
   12658:	bl	15168 <ftello64@plt+0x38e0>
   1265c:	ldr	r0, [r4]
   12660:	str	r6, [sp, #12]
   12664:	mov	r7, #0
   12668:	ldr	sl, [r0, r6, lsl #3]!
   1266c:	ldr	r6, [r0, #4]!
   12670:	str	r0, [sp, #40]	; 0x28
   12674:	movw	r0, #4612	; 0x1204
   12678:	movt	r0, #4
   1267c:	mov	r4, sl
   12680:	ldrb	r0, [r0]
   12684:	cmp	r0, #1
   12688:	bne	12704 <ftello64@plt+0xe7c>
   1268c:	cmp	sl, r6
   12690:	mov	r4, sl
   12694:	bcs	126cc <ftello64@plt+0xe44>
   12698:	bl	116e4 <__ctype_b_loc@plt>
   1269c:	ldr	r0, [r0]
   126a0:	mov	r4, sl
   126a4:	ldrb	r1, [r4]
   126a8:	add	r1, r0, r1, lsl #1
   126ac:	ldrb	r1, [r1, #1]
   126b0:	tst	r1, #32
   126b4:	bne	126cc <ftello64@plt+0xe44>
   126b8:	add	r4, r4, #1
   126bc:	cmp	r6, r4
   126c0:	bne	126a4 <ftello64@plt+0xe1c>
   126c4:	sub	r7, r6, sl
   126c8:	b	12700 <ftello64@plt+0xe78>
   126cc:	sub	r7, r4, sl
   126d0:	cmp	r4, r6
   126d4:	bcs	12704 <ftello64@plt+0xe7c>
   126d8:	bl	116e4 <__ctype_b_loc@plt>
   126dc:	ldr	r0, [r0]
   126e0:	ldrb	r1, [r4]
   126e4:	add	r1, r0, r1, lsl #1
   126e8:	ldrb	r1, [r1, #1]
   126ec:	tst	r1, #32
   126f0:	beq	12704 <ftello64@plt+0xe7c>
   126f4:	add	r4, r4, #1
   126f8:	cmp	r6, r4
   126fc:	bne	126e0 <ftello64@plt+0xe58>
   12700:	mov	r4, r6
   12704:	cmp	sl, r6
   12708:	bcs	125e8 <ftello64@plt+0xd60>
   1270c:	str	sl, [sp, #20]
   12710:	b	12730 <ftello64@plt+0xea8>
   12714:	ldr	r0, [sp, #40]	; 0x28
   12718:	ldr	sl, [sp, #44]	; 0x2c
   1271c:	ldr	r4, [sp, #48]	; 0x30
   12720:	ldr	r7, [sp, #52]	; 0x34
   12724:	ldr	r6, [r0]
   12728:	cmp	sl, r6
   1272c:	bcs	125e8 <ftello64@plt+0xd60>
   12730:	ldr	r0, [r9]
   12734:	cmp	r0, #0
   12738:	beq	1278c <ftello64@plt+0xf04>
   1273c:	movw	r0, #5776	; 0x1690
   12740:	sub	r2, r6, sl
   12744:	mov	r1, sl
   12748:	mov	r3, #0
   1274c:	movt	r0, #4
   12750:	str	r2, [sp]
   12754:	str	r0, [sp, #4]
   12758:	add	r0, r9, #4
   1275c:	bl	1d87c <ftello64@plt+0xbff4>
   12760:	cmn	r0, #1
   12764:	beq	1278c <ftello64@plt+0xf04>
   12768:	cmp	r0, #0
   1276c:	beq	14b3c <ftello64@plt+0x32b4>
   12770:	cmn	r0, #2
   12774:	beq	14b38 <ftello64@plt+0x32b0>
   12778:	movw	r0, #5776	; 0x1690
   1277c:	movt	r0, #4
   12780:	ldr	r0, [r0, #8]
   12784:	ldr	r0, [r0]
   12788:	add	r6, sl, r0
   1278c:	mov	r1, r6
   12790:	str	r7, [sp, #52]	; 0x34
   12794:	str	r4, [sp, #48]	; 0x30
   12798:	str	r6, [sp, #44]	; 0x2c
   1279c:	mov	r7, r1
   127a0:	cmp	r1, sl
   127a4:	bls	127c8 <ftello64@plt+0xf40>
   127a8:	bl	116e4 <__ctype_b_loc@plt>
   127ac:	mov	r1, r7
   127b0:	ldr	r0, [r0]
   127b4:	ldrb	r2, [r1, #-1]!
   127b8:	add	r0, r0, r2, lsl #1
   127bc:	ldrb	r0, [r0, #1]
   127c0:	tst	r0, #32
   127c4:	bne	1279c <ftello64@plt+0xf14>
   127c8:	movw	r4, #5520	; 0x1590
   127cc:	mov	r8, sl
   127d0:	movt	r4, #4
   127d4:	mov	r6, r8
   127d8:	ldr	r0, [r5]
   127dc:	cmp	r0, #0
   127e0:	beq	12850 <ftello64@plt+0xfc8>
   127e4:	movw	r0, #5788	; 0x169c
   127e8:	sub	r2, r7, r6
   127ec:	mov	r1, r6
   127f0:	mov	r3, #0
   127f4:	movt	r0, #4
   127f8:	str	r2, [sp]
   127fc:	str	r0, [sp, #4]
   12800:	add	r0, r5, #4
   12804:	bl	1d87c <ftello64@plt+0xbff4>
   12808:	movw	r4, #5520	; 0x1590
   1280c:	cmn	r0, #1
   12810:	movt	r4, #4
   12814:	beq	12714 <ftello64@plt+0xe8c>
   12818:	cmn	r0, #2
   1281c:	beq	14b38 <ftello64@plt+0x32b0>
   12820:	movw	r0, #5788	; 0x169c
   12824:	movt	r0, #4
   12828:	mov	r1, r0
   1282c:	ldr	r0, [r0, #4]
   12830:	ldr	r1, [r1, #8]
   12834:	ldr	r0, [r0]
   12838:	ldr	r1, [r1]
   1283c:	add	r8, r6, r1
   12840:	add	r6, r6, r0
   12844:	cmp	r8, r6
   12848:	beq	128b0 <ftello64@plt+0x1028>
   1284c:	b	128b8 <ftello64@plt+0x1030>
   12850:	cmp	r6, r7
   12854:	bcs	12878 <ftello64@plt+0xff0>
   12858:	ldrb	r0, [r6]
   1285c:	ldrb	r0, [r4, r0]
   12860:	cmp	r0, #0
   12864:	bne	12878 <ftello64@plt+0xff0>
   12868:	add	r6, r6, #1
   1286c:	cmp	r7, r6
   12870:	bne	12858 <ftello64@plt+0xfd0>
   12874:	b	12714 <ftello64@plt+0xe8c>
   12878:	cmp	r6, r7
   1287c:	beq	12714 <ftello64@plt+0xe8c>
   12880:	bcs	128b0 <ftello64@plt+0x1028>
   12884:	mov	r8, r6
   12888:	ldrb	r0, [r8]
   1288c:	ldrb	r0, [r4, r0]
   12890:	cmp	r0, #0
   12894:	beq	12844 <ftello64@plt+0xfbc>
   12898:	add	r8, r8, #1
   1289c:	cmp	r7, r8
   128a0:	bne	12888 <ftello64@plt+0x1000>
   128a4:	mov	r8, r7
   128a8:	cmp	r8, r6
   128ac:	bne	128b8 <ftello64@plt+0x1030>
   128b0:	add	r6, r6, #1
   128b4:	b	127d8 <ftello64@plt+0xf50>
   128b8:	movw	r0, #5256	; 0x1488
   128bc:	sub	r1, r8, r6
   128c0:	movt	r0, #4
   128c4:	str	r1, [sp, #36]	; 0x24
   128c8:	ldr	r0, [r0]
   128cc:	cmp	r1, r0
   128d0:	ble	128e4 <ftello64@plt+0x105c>
   128d4:	ldr	r1, [sp, #36]	; 0x24
   128d8:	movw	r0, #5256	; 0x1488
   128dc:	movt	r0, #4
   128e0:	str	r1, [r0]
   128e4:	movw	r0, #4612	; 0x1204
   128e8:	movt	r0, #4
   128ec:	ldrb	r0, [r0]
   128f0:	cmp	r0, #1
   128f4:	bne	129cc <ftello64@plt+0x1144>
   128f8:	ldr	r0, [sp, #48]	; 0x30
   128fc:	cmp	r0, r6
   12900:	bcs	129bc <ftello64@plt+0x1134>
   12904:	ldr	r3, [sp, #48]	; 0x30
   12908:	b	12918 <ftello64@plt+0x1090>
   1290c:	add	r3, r3, #1
   12910:	cmp	r3, r6
   12914:	bcs	129c0 <ftello64@plt+0x1138>
   12918:	ldrb	r0, [r3]
   1291c:	cmp	r0, #10
   12920:	bne	1290c <ftello64@plt+0x1084>
   12924:	movw	r0, #5248	; 0x1480
   12928:	movt	r0, #4
   1292c:	mov	r2, r0
   12930:	ldrd	r0, [r0]
   12934:	adds	r0, r0, #1
   12938:	adc	r1, r1, #0
   1293c:	strd	r0, [r2]
   12940:	ldr	r0, [sp, #40]	; 0x28
   12944:	add	r1, r3, #1
   12948:	mov	r3, r1
   1294c:	str	r1, [sp, #20]
   12950:	ldr	r5, [r0]
   12954:	mov	r0, r1
   12958:	cmp	r1, r5
   1295c:	bcs	129a0 <ftello64@plt+0x1118>
   12960:	mov	r4, r0
   12964:	bl	116e4 <__ctype_b_loc@plt>
   12968:	ldr	r0, [r0]
   1296c:	mov	r3, r4
   12970:	ldrb	r1, [r3]
   12974:	add	r1, r0, r1, lsl #1
   12978:	ldrb	r1, [r1, #1]
   1297c:	tst	r1, #32
   12980:	bne	12994 <ftello64@plt+0x110c>
   12984:	add	r3, r3, #1
   12988:	cmp	r5, r3
   1298c:	bne	12970 <ftello64@plt+0x10e8>
   12990:	mov	r3, r5
   12994:	ldr	r0, [sp, #20]
   12998:	movw	r4, #5520	; 0x1590
   1299c:	movt	r4, #4
   129a0:	movw	r5, #4916	; 0x1334
   129a4:	sub	r0, r3, r0
   129a8:	str	r0, [sp, #52]	; 0x34
   129ac:	movt	r5, #4
   129b0:	cmp	r3, r6
   129b4:	bcc	12918 <ftello64@plt+0x1090>
   129b8:	b	129c0 <ftello64@plt+0x1138>
   129bc:	ldr	r3, [sp, #48]	; 0x30
   129c0:	cmp	r3, r6
   129c4:	str	r3, [sp, #48]	; 0x30
   129c8:	bhi	127d4 <ftello64@plt+0xf4c>
   129cc:	movw	r0, #4604	; 0x11fc
   129d0:	movw	r4, #5264	; 0x1490
   129d4:	movt	r0, #4
   129d8:	movt	r4, #4
   129dc:	ldr	r0, [r0]
   129e0:	cmp	r0, #0
   129e4:	beq	12b2c <ftello64@plt+0x12a4>
   129e8:	movw	r0, #5224	; 0x1468
   129ec:	movt	r0, #4
   129f0:	ldr	r0, [r0, #8]
   129f4:	cmp	r0, #1
   129f8:	blt	12b2c <ftello64@plt+0x12a4>
   129fc:	sub	r1, r0, #1
   12a00:	movw	r0, #4600	; 0x11f8
   12a04:	movt	r0, #4
   12a08:	ldrb	r0, [r0]
   12a0c:	str	r0, [sp, #16]
   12a10:	movw	r0, #5224	; 0x1468
   12a14:	movt	r0, #4
   12a18:	ldr	r0, [r0]
   12a1c:	str	r0, [sp, #32]
   12a20:	mov	r0, #0
   12a24:	b	12a40 <ftello64@plt+0x11b8>
   12a28:	ldr	r0, [sp, #24]
   12a2c:	movw	r5, #4916	; 0x1334
   12a30:	sub	r1, r9, #1
   12a34:	movt	r5, #4
   12a38:	cmp	r0, r1
   12a3c:	bgt	12b2c <ftello64@plt+0x12a4>
   12a40:	str	r0, [sp, #24]
   12a44:	add	r0, r1, r0
   12a48:	str	r1, [sp, #28]
   12a4c:	add	r0, r0, r0, lsr #31
   12a50:	asr	r9, r0, #1
   12a54:	ldr	r0, [sp, #32]
   12a58:	add	r1, r0, r9, lsl #3
   12a5c:	ldr	r0, [sp, #36]	; 0x24
   12a60:	ldr	ip, [r1, #4]
   12a64:	cmp	r0, ip
   12a68:	mov	r2, ip
   12a6c:	movlt	r2, r0
   12a70:	ldr	r0, [sp, #16]
   12a74:	cmp	r0, #0
   12a78:	beq	12ab8 <ftello64@plt+0x1230>
   12a7c:	cmp	r2, #1
   12a80:	blt	12ae8 <ftello64@plt+0x1260>
   12a84:	ldr	r0, [sp, #32]
   12a88:	mov	r1, #0
   12a8c:	ldr	lr, [r0, r9, lsl #3]
   12a90:	ldrb	r3, [lr, r1]
   12a94:	ldrb	r5, [r6, r1]
   12a98:	ldrb	r3, [r4, r3]
   12a9c:	ldrb	r5, [r4, r5]
   12aa0:	subs	r5, r5, r3
   12aa4:	bne	12b20 <ftello64@plt+0x1298>
   12aa8:	add	r1, r1, #1
   12aac:	cmp	r1, r2
   12ab0:	blt	12a90 <ftello64@plt+0x1208>
   12ab4:	b	12ae8 <ftello64@plt+0x1260>
   12ab8:	cmp	r2, #1
   12abc:	blt	12ae8 <ftello64@plt+0x1260>
   12ac0:	ldr	r0, [sp, #32]
   12ac4:	mov	r3, #0
   12ac8:	ldr	r1, [r0, r9, lsl #3]
   12acc:	ldrb	r5, [r1, r3]
   12ad0:	ldrb	r0, [r6, r3]
   12ad4:	subs	r5, r0, r5
   12ad8:	bne	12b20 <ftello64@plt+0x1298>
   12adc:	add	r3, r3, #1
   12ae0:	cmp	r3, r2
   12ae4:	blt	12acc <ftello64@plt+0x1244>
   12ae8:	ldr	r0, [sp, #36]	; 0x24
   12aec:	mov	r5, #0
   12af0:	cmp	r0, ip
   12af4:	movwgt	r5, #1
   12af8:	blt	12a28 <ftello64@plt+0x11a0>
   12afc:	cmp	r5, #0
   12b00:	beq	12ce4 <ftello64@plt+0x145c>
   12b04:	ldr	r1, [sp, #28]
   12b08:	movw	r5, #4916	; 0x1334
   12b0c:	add	r0, r9, #1
   12b10:	movt	r5, #4
   12b14:	cmp	r0, r1
   12b18:	ble	12a40 <ftello64@plt+0x11b8>
   12b1c:	b	12b2c <ftello64@plt+0x12a4>
   12b20:	cmn	r5, #1
   12b24:	bgt	12afc <ftello64@plt+0x1274>
   12b28:	b	12a28 <ftello64@plt+0x11a0>
   12b2c:	movw	r0, #4608	; 0x1200
   12b30:	movt	r0, #4
   12b34:	ldr	r0, [r0]
   12b38:	cmp	r0, #0
   12b3c:	beq	12c9c <ftello64@plt+0x1414>
   12b40:	movw	r0, #5236	; 0x1474
   12b44:	movw	r4, #5520	; 0x1590
   12b48:	movw	r9, #4624	; 0x1210
   12b4c:	movt	r0, #4
   12b50:	movt	r4, #4
   12b54:	movt	r9, #4
   12b58:	ldr	r0, [r0, #8]
   12b5c:	cmp	r0, #1
   12b60:	blt	127d4 <ftello64@plt+0xf4c>
   12b64:	sub	r1, r0, #1
   12b68:	movw	r0, #4600	; 0x11f8
   12b6c:	movw	r4, #5264	; 0x1490
   12b70:	movt	r0, #4
   12b74:	movt	r4, #4
   12b78:	ldrb	r0, [r0]
   12b7c:	str	r0, [sp, #16]
   12b80:	movw	r0, #5236	; 0x1474
   12b84:	movt	r0, #4
   12b88:	ldr	r0, [r0]
   12b8c:	str	r0, [sp, #32]
   12b90:	mov	r0, #0
   12b94:	b	12bb0 <ftello64@plt+0x1328>
   12b98:	ldr	r0, [sp, #24]
   12b9c:	movw	r5, #4916	; 0x1334
   12ba0:	sub	r1, r9, #1
   12ba4:	movt	r5, #4
   12ba8:	cmp	r0, r1
   12bac:	bgt	12cec <ftello64@plt+0x1464>
   12bb0:	str	r0, [sp, #24]
   12bb4:	add	r0, r1, r0
   12bb8:	str	r1, [sp, #28]
   12bbc:	add	r0, r0, r0, lsr #31
   12bc0:	asr	r9, r0, #1
   12bc4:	ldr	r0, [sp, #32]
   12bc8:	add	r1, r0, r9, lsl #3
   12bcc:	ldr	r0, [sp, #36]	; 0x24
   12bd0:	ldr	ip, [r1, #4]
   12bd4:	cmp	r0, ip
   12bd8:	mov	r2, ip
   12bdc:	movlt	r2, r0
   12be0:	ldr	r0, [sp, #16]
   12be4:	cmp	r0, #0
   12be8:	beq	12c28 <ftello64@plt+0x13a0>
   12bec:	cmp	r2, #1
   12bf0:	blt	12c58 <ftello64@plt+0x13d0>
   12bf4:	ldr	r0, [sp, #32]
   12bf8:	mov	r1, #0
   12bfc:	ldr	lr, [r0, r9, lsl #3]
   12c00:	ldrb	r3, [lr, r1]
   12c04:	ldrb	r5, [r6, r1]
   12c08:	ldrb	r3, [r4, r3]
   12c0c:	ldrb	r5, [r4, r5]
   12c10:	subs	r5, r5, r3
   12c14:	bne	12c70 <ftello64@plt+0x13e8>
   12c18:	add	r1, r1, #1
   12c1c:	cmp	r1, r2
   12c20:	blt	12c00 <ftello64@plt+0x1378>
   12c24:	b	12c58 <ftello64@plt+0x13d0>
   12c28:	cmp	r2, #1
   12c2c:	blt	12c58 <ftello64@plt+0x13d0>
   12c30:	ldr	r0, [sp, #32]
   12c34:	mov	r3, #0
   12c38:	ldr	r1, [r0, r9, lsl #3]
   12c3c:	ldrb	r5, [r1, r3]
   12c40:	ldrb	r0, [r6, r3]
   12c44:	subs	r5, r0, r5
   12c48:	bne	12c70 <ftello64@plt+0x13e8>
   12c4c:	add	r3, r3, #1
   12c50:	cmp	r3, r2
   12c54:	blt	12c3c <ftello64@plt+0x13b4>
   12c58:	ldr	r0, [sp, #36]	; 0x24
   12c5c:	mov	r5, #0
   12c60:	cmp	r0, ip
   12c64:	movwgt	r5, #1
   12c68:	blt	12b98 <ftello64@plt+0x1310>
   12c6c:	b	12c78 <ftello64@plt+0x13f0>
   12c70:	cmn	r5, #1
   12c74:	ble	12b98 <ftello64@plt+0x1310>
   12c78:	cmp	r5, #0
   12c7c:	movw	r5, #4916	; 0x1334
   12c80:	movt	r5, #4
   12c84:	beq	12c9c <ftello64@plt+0x1414>
   12c88:	ldr	r1, [sp, #28]
   12c8c:	add	r0, r9, #1
   12c90:	cmp	r0, r1
   12c94:	ble	12bb0 <ftello64@plt+0x1328>
   12c98:	b	12cec <ftello64@plt+0x1464>
   12c9c:	movw	r4, #6132	; 0x17f4
   12ca0:	movw	r1, #5800	; 0x16a8
   12ca4:	movt	r4, #4
   12ca8:	movt	r1, #4
   12cac:	ldr	ip, [r4]
   12cb0:	ldr	r0, [r1]
   12cb4:	cmp	ip, r0
   12cb8:	bne	12d00 <ftello64@plt+0x1478>
   12cbc:	movw	r0, #6136	; 0x17f8
   12cc0:	mov	r2, #32
   12cc4:	movt	r0, #4
   12cc8:	mov	r9, r0
   12ccc:	ldr	r0, [r0]
   12cd0:	bl	2b038 <ftello64@plt+0x197b0>
   12cd4:	ldr	ip, [r4]
   12cd8:	str	r0, [sp, #32]
   12cdc:	str	r0, [r9]
   12ce0:	b	12d10 <ftello64@plt+0x1488>
   12ce4:	movw	r5, #4916	; 0x1334
   12ce8:	movt	r5, #4
   12cec:	movw	r4, #5520	; 0x1590
   12cf0:	movw	r9, #4624	; 0x1210
   12cf4:	movt	r4, #4
   12cf8:	movt	r9, #4
   12cfc:	b	127d4 <ftello64@plt+0xf4c>
   12d00:	movw	r0, #6136	; 0x17f8
   12d04:	movt	r0, #4
   12d08:	ldr	r0, [r0]
   12d0c:	str	r0, [sp, #32]
   12d10:	movw	r0, #4613	; 0x1205
   12d14:	ldr	r1, [sp, #48]	; 0x30
   12d18:	movw	r9, #4624	; 0x1210
   12d1c:	movt	r0, #4
   12d20:	movt	r9, #4
   12d24:	ldrb	r0, [r0]
   12d28:	cmp	r0, #1
   12d2c:	bne	12de4 <ftello64@plt+0x155c>
   12d30:	movw	r4, #5520	; 0x1590
   12d34:	cmp	r1, r6
   12d38:	str	ip, [sp, #28]
   12d3c:	movt	r4, #4
   12d40:	bcs	12e3c <ftello64@plt+0x15b4>
   12d44:	ldr	r3, [sp, #48]	; 0x30
   12d48:	b	12d58 <ftello64@plt+0x14d0>
   12d4c:	add	r3, r3, #1
   12d50:	cmp	r3, r6
   12d54:	bcs	12e40 <ftello64@plt+0x15b8>
   12d58:	ldrb	r0, [r3]
   12d5c:	cmp	r0, #10
   12d60:	bne	12d4c <ftello64@plt+0x14c4>
   12d64:	movw	r0, #5248	; 0x1480
   12d68:	add	r3, r3, #1
   12d6c:	movt	r0, #4
   12d70:	str	r3, [sp, #20]
   12d74:	mov	r2, r0
   12d78:	ldrd	r0, [r0]
   12d7c:	adds	r0, r0, #1
   12d80:	adc	r1, r1, #0
   12d84:	strd	r0, [r2]
   12d88:	ldr	r0, [sp, #40]	; 0x28
   12d8c:	ldr	r5, [r0]
   12d90:	cmp	r3, r5
   12d94:	bcs	12dd0 <ftello64@plt+0x1548>
   12d98:	bl	116e4 <__ctype_b_loc@plt>
   12d9c:	ldr	r0, [r0]
   12da0:	ldr	r3, [sp, #20]
   12da4:	movw	r4, #5520	; 0x1590
   12da8:	movt	r4, #4
   12dac:	ldrb	r1, [r3]
   12db0:	add	r1, r0, r1, lsl #1
   12db4:	ldrb	r1, [r1, #1]
   12db8:	tst	r1, #32
   12dbc:	bne	12dd0 <ftello64@plt+0x1548>
   12dc0:	add	r3, r3, #1
   12dc4:	cmp	r5, r3
   12dc8:	bne	12dac <ftello64@plt+0x1524>
   12dcc:	mov	r3, r5
   12dd0:	movw	r5, #4916	; 0x1334
   12dd4:	movt	r5, #4
   12dd8:	cmp	r3, r6
   12ddc:	bcc	12d58 <ftello64@plt+0x14d0>
   12de0:	b	12e40 <ftello64@plt+0x15b8>
   12de4:	movw	r0, #4612	; 0x1204
   12de8:	movw	r4, #5520	; 0x1590
   12dec:	movt	r0, #4
   12df0:	movt	r4, #4
   12df4:	ldrb	r0, [r0]
   12df8:	cmp	r0, #1
   12dfc:	bne	12f2c <ftello64@plt+0x16a4>
   12e00:	ldr	r0, [sp, #32]
   12e04:	ldr	r1, [sp, #20]
   12e08:	str	ip, [sp, #28]
   12e0c:	sub	r2, r1, r6
   12e10:	add	r0, r0, ip, lsl #5
   12e14:	asr	r3, r2, #31
   12e18:	strd	r2, [r0, #16]
   12e1c:	movw	r2, #5260	; 0x148c
   12e20:	mov	r0, #1
   12e24:	movt	r2, #4
   12e28:	ldr	r3, [sp, #52]	; 0x34
   12e2c:	ldr	r1, [r2]
   12e30:	cmp	r3, r1
   12e34:	strgt	r3, [r2]
   12e38:	b	12e6c <ftello64@plt+0x15e4>
   12e3c:	ldr	r3, [sp, #48]	; 0x30
   12e40:	ldr	r0, [sp, #28]
   12e44:	ldr	r1, [sp, #32]
   12e48:	str	r3, [sp, #48]	; 0x30
   12e4c:	add	r0, r1, r0, lsl #5
   12e50:	movw	r1, #5248	; 0x1480
   12e54:	movt	r1, #4
   12e58:	ldrd	r2, [r1]
   12e5c:	strd	r2, [r0, #16]
   12e60:	movw	r0, #4612	; 0x1204
   12e64:	movt	r0, #4
   12e68:	ldrb	r0, [r0]
   12e6c:	ldr	ip, [sp, #28]
   12e70:	cmp	r0, #0
   12e74:	beq	12f2c <ftello64@plt+0x16a4>
   12e78:	ldr	r0, [sp, #20]
   12e7c:	cmp	r0, sl
   12e80:	bne	12f2c <ftello64@plt+0x16a4>
   12e84:	cmp	sl, r7
   12e88:	mov	r5, sl
   12e8c:	bcs	12ed0 <ftello64@plt+0x1648>
   12e90:	mov	r4, ip
   12e94:	bl	116e4 <__ctype_b_loc@plt>
   12e98:	ldr	r0, [r0]
   12e9c:	mov	ip, r4
   12ea0:	movw	r4, #5520	; 0x1590
   12ea4:	mov	r5, sl
   12ea8:	movt	r4, #4
   12eac:	ldrb	r1, [r5]
   12eb0:	add	r1, r0, r1, lsl #1
   12eb4:	ldrb	r1, [r1, #1]
   12eb8:	tst	r1, #32
   12ebc:	bne	12ed0 <ftello64@plt+0x1648>
   12ec0:	add	r5, r5, #1
   12ec4:	cmp	r7, r5
   12ec8:	bne	12eac <ftello64@plt+0x1624>
   12ecc:	b	12f10 <ftello64@plt+0x1688>
   12ed0:	cmp	r5, r7
   12ed4:	bcs	12f1c <ftello64@plt+0x1694>
   12ed8:	mov	r4, ip
   12edc:	bl	116e4 <__ctype_b_loc@plt>
   12ee0:	ldr	r0, [r0]
   12ee4:	mov	ip, r4
   12ee8:	movw	r4, #5520	; 0x1590
   12eec:	movt	r4, #4
   12ef0:	ldrb	r1, [r5]
   12ef4:	add	r1, r0, r1, lsl #1
   12ef8:	ldrb	r1, [r1, #1]
   12efc:	tst	r1, #32
   12f00:	beq	12f1c <ftello64@plt+0x1694>
   12f04:	add	r5, r5, #1
   12f08:	cmp	r7, r5
   12f0c:	bne	12ef0 <ftello64@plt+0x1668>
   12f10:	str	sl, [sp, #20]
   12f14:	mov	sl, r7
   12f18:	b	12f24 <ftello64@plt+0x169c>
   12f1c:	str	sl, [sp, #20]
   12f20:	mov	sl, r5
   12f24:	movw	r5, #4916	; 0x1334
   12f28:	movt	r5, #4
   12f2c:	ldr	r3, [sp, #32]
   12f30:	sub	r1, sl, r6
   12f34:	str	r6, [r3, ip, lsl #5]!
   12f38:	ldr	r0, [sp, #12]
   12f3c:	ldr	r2, [sp, #36]	; 0x24
   12f40:	str	r0, [r3, #24]
   12f44:	str	r2, [r3, #4]
   12f48:	str	r1, [r3, #8]
   12f4c:	movw	r1, #6132	; 0x17f4
   12f50:	sub	r0, r7, r6
   12f54:	movt	r1, #4
   12f58:	str	r0, [r3, #12]
   12f5c:	add	r0, ip, #1
   12f60:	str	r0, [r1]
   12f64:	b	127d4 <ftello64@plt+0xf4c>
   12f68:	movw	r0, #6132	; 0x17f4
   12f6c:	movt	r0, #4
   12f70:	ldr	r1, [r0]
   12f74:	cmp	r1, #0
   12f78:	beq	12f98 <ftello64@plt+0x1710>
   12f7c:	movw	r0, #6136	; 0x17f8
   12f80:	movw	r3, #21488	; 0x53f0
   12f84:	mov	r2, #32
   12f88:	movt	r0, #4
   12f8c:	movt	r3, #1
   12f90:	ldr	r0, [r0]
   12f94:	bl	11834 <qsort@plt>
   12f98:	movw	r0, #4613	; 0x1205
   12f9c:	movw	r5, #5804	; 0x16ac
   12fa0:	movw	r4, #5260	; 0x148c
   12fa4:	movt	r0, #4
   12fa8:	movt	r5, #4
   12fac:	movt	r4, #4
   12fb0:	ldrb	r0, [r0]
   12fb4:	cmp	r0, #1
   12fb8:	bne	130c8 <ftello64@plt+0x1840>
   12fbc:	movw	r1, #5220	; 0x1464
   12fc0:	mov	r0, #0
   12fc4:	movt	r1, #4
   12fc8:	str	r0, [r4]
   12fcc:	ldr	r1, [r1]
   12fd0:	cmp	r1, #0
   12fd4:	beq	13098 <ftello64@plt+0x1810>
   12fd8:	movw	r9, #63276	; 0xf72c
   12fdc:	mov	r7, #0
   12fe0:	mvn	r4, #7
   12fe4:	add	r8, sp, #56	; 0x38
   12fe8:	movt	r9, #2
   12fec:	b	1302c <ftello64@plt+0x17a4>
   12ff0:	movw	r0, #5260	; 0x148c
   12ff4:	movw	r1, #5220	; 0x1464
   12ff8:	add	r7, r7, #1
   12ffc:	add	r4, r4, #8
   13000:	movt	r0, #4
   13004:	movt	r1, #4
   13008:	ldr	r0, [r0]
   1300c:	ldr	r1, [r1]
   13010:	cmp	r6, r0
   13014:	movwgt	r0, #5260	; 0x148c
   13018:	movtgt	r0, #4
   1301c:	strgt	r6, [r0]
   13020:	movgt	r0, r6
   13024:	cmp	r7, r1
   13028:	bcs	13098 <ftello64@plt+0x1810>
   1302c:	ldr	r2, [sl]
   13030:	add	r0, r2, r4
   13034:	ldrd	r0, [r0, #8]
   13038:	adds	r0, r0, #1
   1303c:	adc	r1, r1, #0
   13040:	cmp	r7, #0
   13044:	beq	13058 <ftello64@plt+0x17d0>
   13048:	ldr	r3, [r2, r4]!
   1304c:	ldr	r2, [r2, #4]
   13050:	subs	r0, r0, r3
   13054:	sbc	r1, r1, r2
   13058:	stm	sp, {r0, r1}
   1305c:	mov	r0, r8
   13060:	mov	r1, #1
   13064:	mov	r2, #21
   13068:	mov	r3, r9
   1306c:	bl	11744 <__sprintf_chk@plt>
   13070:	mov	r6, r0
   13074:	movw	r0, #5208	; 0x1458
   13078:	movt	r0, #4
   1307c:	ldr	r0, [r0]
   13080:	ldr	r0, [r0, r7, lsl #2]
   13084:	cmp	r0, #0
   13088:	beq	12ff0 <ftello64@plt+0x1768>
   1308c:	bl	11714 <strlen@plt>
   13090:	add	r6, r0, r6
   13094:	b	12ff0 <ftello64@plt+0x1768>
   13098:	movw	r4, #5260	; 0x148c
   1309c:	add	r1, r0, #1
   130a0:	add	r0, r0, #2
   130a4:	movt	r4, #4
   130a8:	str	r1, [r4]
   130ac:	bl	2ae8c <ftello64@plt+0x19604>
   130b0:	str	r0, [r5]
   130b4:	movw	r0, #4613	; 0x1205
   130b8:	movt	r0, #4
   130bc:	ldrb	r0, [r0]
   130c0:	cmp	r0, #0
   130c4:	bne	130dc <ftello64@plt+0x1854>
   130c8:	movw	r0, #4612	; 0x1204
   130cc:	movt	r0, #4
   130d0:	ldrb	r0, [r0]
   130d4:	cmp	r0, #1
   130d8:	bne	130f0 <ftello64@plt+0x1868>
   130dc:	movw	r0, #4620	; 0x120c
   130e0:	movt	r0, #4
   130e4:	ldrb	r0, [r0]
   130e8:	cmp	r0, #0
   130ec:	beq	13100 <ftello64@plt+0x1878>
   130f0:	movw	r0, #4460	; 0x116c
   130f4:	movt	r0, #4
   130f8:	ldr	r0, [r0]
   130fc:	b	1312c <ftello64@plt+0x18a4>
   13100:	movw	r1, #4456	; 0x1168
   13104:	ldr	r0, [r4]
   13108:	movt	r1, #4
   1310c:	ldr	r1, [r1]
   13110:	add	r0, r1, r0
   13114:	movw	r1, #4460	; 0x116c
   13118:	movt	r1, #4
   1311c:	mov	r2, r1
   13120:	ldr	r1, [r1]
   13124:	sub	r0, r1, r0
   13128:	str	r0, [r2]
   1312c:	movw	r6, #6132	; 0x17f4
   13130:	cmn	r0, #1
   13134:	movt	r6, #4
   13138:	bgt	1314c <ftello64@plt+0x18c4>
   1313c:	movw	r1, #4460	; 0x116c
   13140:	mov	r0, #0
   13144:	movt	r1, #4
   13148:	str	r0, [r1]
   1314c:	movw	r1, #5812	; 0x16b4
   13150:	lsr	r4, r0, #1
   13154:	movw	r8, #5820	; 0x16bc
   13158:	movt	r1, #4
   1315c:	movt	r8, #4
   13160:	str	r4, [r1]
   13164:	movw	r1, #4456	; 0x1168
   13168:	str	r4, [r8]
   1316c:	movt	r1, #4
   13170:	ldr	r1, [r1]
   13174:	rsb	r5, r1, r0, lsr #1
   13178:	movw	r0, #5816	; 0x16b8
   1317c:	movt	r0, #4
   13180:	str	r5, [r0]
   13184:	movw	r0, #4464	; 0x1170
   13188:	movt	r0, #4
   1318c:	ldr	r0, [r0]
   13190:	cmp	r0, #0
   13194:	beq	131b8 <ftello64@plt+0x1930>
   13198:	ldrb	r1, [r0]
   1319c:	cmp	r1, #0
   131a0:	beq	131b8 <ftello64@plt+0x1930>
   131a4:	bl	11714 <strlen@plt>
   131a8:	movw	r1, #5824	; 0x16c0
   131ac:	movt	r1, #4
   131b0:	str	r0, [r1]
   131b4:	b	131d4 <ftello64@plt+0x194c>
   131b8:	movw	r1, #4464	; 0x1170
   131bc:	mov	r0, #0
   131c0:	movt	r1, #4
   131c4:	str	r0, [r1]
   131c8:	movw	r0, #5824	; 0x16c0
   131cc:	movt	r0, #4
   131d0:	ldr	r0, [r0]
   131d4:	movw	r1, #4592	; 0x11f0
   131d8:	lsl	r0, r0, #1
   131dc:	movt	r1, #4
   131e0:	ldrb	r1, [r1]
   131e4:	cmp	r1, #0
   131e8:	beq	131f4 <ftello64@plt+0x196c>
   131ec:	orr	r0, r0, #1
   131f0:	b	13208 <ftello64@plt+0x1980>
   131f4:	sub	r1, r5, r0
   131f8:	movw	r2, #5816	; 0x16b8
   131fc:	bic	r1, r1, r1, asr #31
   13200:	movt	r2, #4
   13204:	str	r1, [r2]
   13208:	movw	r5, #4916	; 0x1334
   1320c:	sub	r0, r4, r0
   13210:	movt	r5, #4
   13214:	str	r0, [r8]
   13218:	bl	116e4 <__ctype_b_loc@plt>
   1321c:	ldr	r1, [r0]
   13220:	str	r0, [sp, #48]	; 0x30
   13224:	movw	r0, #5828	; 0x16c4
   13228:	vmov.i8	d16, #1	; 0x01
   1322c:	mov	r2, #0
   13230:	movt	r0, #4
   13234:	vld1.16	{d18-d19}, [r1]!
   13238:	add	r3, r0, r2
   1323c:	add	r2, r2, #8
   13240:	cmp	r2, #256	; 0x100
   13244:	vshr.u16	q9, q9, #13
   13248:	vmovn.i16	d17, q9
   1324c:	vand	d17, d17, d16
   13250:	vst1.8	{d17}, [r3]
   13254:	bne	13234 <ftello64@plt+0x19ac>
   13258:	movw	r2, #4616	; 0x1208
   1325c:	movw	r7, #5520	; 0x1590
   13260:	mov	r1, #1
   13264:	movt	r2, #4
   13268:	movt	r7, #4
   1326c:	strb	r1, [r0, #12]
   13270:	ldr	r2, [r2]
   13274:	cmp	r2, #2
   13278:	beq	132a8 <ftello64@plt+0x1a20>
   1327c:	cmp	r2, #3
   13280:	bne	132ac <ftello64@plt+0x1a24>
   13284:	mov	r1, #1
   13288:	strb	r1, [r0, #125]	; 0x7d
   1328c:	strb	r1, [r0, #123]	; 0x7b
   13290:	strb	r1, [r0, #95]	; 0x5f
   13294:	strb	r1, [r0, #92]	; 0x5c
   13298:	movw	r1, #257	; 0x101
   1329c:	movt	r1, #257	; 0x101
   132a0:	str	r1, [r0, #35]	; 0x23
   132a4:	b	132ac <ftello64@plt+0x1a24>
   132a8:	strb	r1, [r0, #34]	; 0x22
   132ac:	movw	r0, #6084	; 0x17c4
   132b0:	mov	r1, #0
   132b4:	movt	r0, #4
   132b8:	str	r1, [r0]
   132bc:	str	r1, [r0, #4]
   132c0:	movw	r0, #6092	; 0x17cc
   132c4:	movt	r0, #4
   132c8:	strb	r1, [r0]
   132cc:	movw	r0, #6096	; 0x17d0
   132d0:	movt	r0, #4
   132d4:	str	r1, [r0]
   132d8:	str	r1, [r0, #4]
   132dc:	movw	r0, #6104	; 0x17d8
   132e0:	movt	r0, #4
   132e4:	strb	r1, [r0]
   132e8:	ldr	r0, [r6]
   132ec:	cmp	r0, #1
   132f0:	blt	14abc <ftello64@plt+0x3234>
   132f4:	movw	r0, #6136	; 0x17f8
   132f8:	movw	ip, #6120	; 0x17e8
   132fc:	mov	r1, #0
   13300:	movt	r0, #4
   13304:	movt	ip, #4
   13308:	ldr	sl, [r0]
   1330c:	b	13374 <ftello64@plt+0x1aec>
   13310:	ldm	r9, {r0, r1}
   13314:	bl	154d8 <ftello64@plt+0x3c50>
   13318:	movw	r7, #5520	; 0x1590
   1331c:	movw	ip, #6120	; 0x17e8
   13320:	movt	r7, #4
   13324:	movt	ip, #4
   13328:	ldr	r0, [r6]
   1332c:	ldr	r1, [r0, #20]
   13330:	ldr	r2, [r0, #24]
   13334:	cmp	r1, r2
   13338:	bcs	14a00 <ftello64@plt+0x3178>
   1333c:	add	r2, r1, #1
   13340:	str	r2, [r0, #20]
   13344:	mov	r0, #10
   13348:	strb	r0, [r1]
   1334c:	movw	r8, #6132	; 0x17f4
   13350:	movt	r8, #4
   13354:	ldr	r1, [sp, #36]	; 0x24
   13358:	ldr	r0, [r8]
   1335c:	movw	r8, #5820	; 0x16bc
   13360:	add	sl, sl, #32
   13364:	movt	r8, #4
   13368:	add	r1, r1, #1
   1336c:	cmp	r1, r0
   13370:	bge	14abc <ftello64@plt+0x3234>
   13374:	ldr	r4, [sl]
   13378:	movw	r0, #6108	; 0x17dc
   1337c:	str	r1, [sp, #36]	; 0x24
   13380:	mov	lr, r5
   13384:	str	sl, [sp, #44]	; 0x2c
   13388:	movt	r0, #4
   1338c:	mov	r1, r0
   13390:	str	r4, [r0]
   13394:	str	r4, [sp, #40]	; 0x28
   13398:	ldr	r0, [sl, #4]
   1339c:	add	r6, r4, r0
   133a0:	str	r6, [r1, #4]
   133a4:	movw	r1, #5216	; 0x1460
   133a8:	ldr	r2, [sl, #8]
   133ac:	movt	r1, #4
   133b0:	ldr	r5, [sl, #12]
   133b4:	ldr	r1, [r1]
   133b8:	str	r2, [sp, #32]
   133bc:	ldr	r2, [sl, #24]
   133c0:	add	r3, r4, r5
   133c4:	cmp	r0, r5
   133c8:	str	r5, [sp, #28]
   133cc:	str	r3, [sp, #52]	; 0x34
   133d0:	ldr	r9, [r1, r2, lsl #3]!
   133d4:	ldr	sl, [r1, #4]
   133d8:	bge	133f4 <ftello64@plt+0x1b6c>
   133dc:	ldr	r1, [r8]
   133e0:	mov	r5, lr
   133e4:	cmp	r0, r1
   133e8:	ble	13400 <ftello64@plt+0x1b78>
   133ec:	mov	r3, r4
   133f0:	b	134e8 <ftello64@plt+0x1c60>
   133f4:	mov	r3, r4
   133f8:	mov	r5, lr
   133fc:	b	134e8 <ftello64@plt+0x1c60>
   13400:	ldr	r0, [sp, #28]
   13404:	mov	r3, r4
   13408:	add	r0, r4, r0
   1340c:	sub	r4, r0, #1
   13410:	movw	r0, #6108	; 0x17dc
   13414:	movt	r0, #4
   13418:	str	r6, [r0, #4]
   1341c:	ldr	r0, [r5]
   13420:	cmp	r0, #0
   13424:	beq	13498 <ftello64@plt+0x1c10>
   13428:	mov	r0, #0
   1342c:	mov	r1, r6
   13430:	mov	r3, #0
   13434:	str	r0, [sp]
   13438:	ldr	r0, [sp, #52]	; 0x34
   1343c:	sub	r2, r0, r6
   13440:	add	r0, r5, #4
   13444:	bl	1d2e4 <ftello64@plt+0xba5c>
   13448:	cmn	r0, #2
   1344c:	beq	14b38 <ftello64@plt+0x32b0>
   13450:	cmn	r0, #1
   13454:	movw	r7, #5520	; 0x1590
   13458:	movw	ip, #6120	; 0x17e8
   1345c:	movweq	r0, #1
   13460:	movt	r7, #4
   13464:	movt	ip, #4
   13468:	add	r6, r6, r0
   1346c:	movw	r0, #6108	; 0x17dc
   13470:	movt	r0, #4
   13474:	ldr	r3, [r0]
   13478:	ldr	r0, [sp, #52]	; 0x34
   1347c:	cmp	r6, r0
   13480:	bcs	134e8 <ftello64@plt+0x1c60>
   13484:	ldr	r0, [r8]
   13488:	add	r0, r3, r0
   1348c:	cmp	r6, r0
   13490:	bls	13410 <ftello64@plt+0x1b88>
   13494:	b	134e8 <ftello64@plt+0x1c60>
   13498:	ldrb	r0, [r6]
   1349c:	ldrb	r0, [r7, r0]
   134a0:	cmp	r0, #0
   134a4:	beq	134dc <ftello64@plt+0x1c54>
   134a8:	ldr	r0, [sp, #52]	; 0x34
   134ac:	cmp	r6, r0
   134b0:	bcs	13478 <ftello64@plt+0x1bf0>
   134b4:	cmp	r4, r6
   134b8:	beq	134e4 <ftello64@plt+0x1c5c>
   134bc:	ldrb	r1, [r6, #1]
   134c0:	add	r0, r6, #1
   134c4:	mov	r6, r0
   134c8:	ldrb	r1, [r7, r1]
   134cc:	cmp	r1, #0
   134d0:	bne	134b4 <ftello64@plt+0x1c2c>
   134d4:	mov	r6, r0
   134d8:	b	13478 <ftello64@plt+0x1bf0>
   134dc:	add	r6, r6, #1
   134e0:	b	13478 <ftello64@plt+0x1bf0>
   134e4:	ldr	r6, [sp, #52]	; 0x34
   134e8:	ldr	r0, [r8]
   134ec:	add	r0, r3, r0
   134f0:	cmp	r6, r0
   134f4:	bls	13508 <ftello64@plt+0x1c80>
   134f8:	movw	r0, #6108	; 0x17dc
   134fc:	movt	r0, #4
   13500:	ldr	r6, [r0, #4]
   13504:	b	13514 <ftello64@plt+0x1c8c>
   13508:	movw	r0, #6108	; 0x17dc
   1350c:	movt	r0, #4
   13510:	str	r6, [r0, #4]
   13514:	movw	r1, #4464	; 0x1170
   13518:	ldr	r0, [sp, #52]	; 0x34
   1351c:	movw	r4, #5816	; 0x16b8
   13520:	movt	r1, #4
   13524:	movt	r4, #4
   13528:	ldr	r1, [r1]
   1352c:	cmp	r6, r0
   13530:	mov	r0, #0
   13534:	movwcc	r0, #1
   13538:	cmp	r1, #0
   1353c:	movwne	r1, #1
   13540:	cmp	r6, r3
   13544:	and	r0, r0, r1
   13548:	movw	r1, #6116	; 0x17e4
   1354c:	movt	r1, #4
   13550:	strb	r0, [r1]
   13554:	bls	13594 <ftello64@plt+0x1d0c>
   13558:	ldr	r0, [sp, #48]	; 0x30
   1355c:	sub	r1, r6, #1
   13560:	ldr	r0, [r0]
   13564:	ldrb	r2, [r1]
   13568:	add	r2, r0, r2, lsl #1
   1356c:	ldrb	r2, [r2, #1]
   13570:	tst	r2, #32
   13574:	beq	13594 <ftello64@plt+0x1d0c>
   13578:	movw	r2, #6108	; 0x17dc
   1357c:	cmp	r1, r3
   13580:	movt	r2, #4
   13584:	str	r1, [r2, #4]
   13588:	sub	r2, r1, #1
   1358c:	mov	r1, r2
   13590:	bhi	13564 <ftello64@plt+0x1cdc>
   13594:	movw	r0, #5812	; 0x16b4
   13598:	movw	r1, #5256	; 0x1488
   1359c:	movt	r0, #4
   135a0:	movt	r1, #4
   135a4:	ldr	r0, [r0]
   135a8:	ldr	r1, [r1]
   135ac:	add	r2, r1, r0
   135b0:	ldr	r0, [sp, #44]	; 0x2c
   135b4:	ldr	r0, [r0, #8]
   135b8:	rsb	r1, r0, #0
   135bc:	cmp	r2, r1
   135c0:	bge	13620 <ftello64@plt+0x1d98>
   135c4:	ldr	r0, [r5]
   135c8:	sub	r8, r3, r2
   135cc:	cmp	r0, #0
   135d0:	beq	13690 <ftello64@plt+0x1e08>
   135d4:	mov	r0, #0
   135d8:	mov	r1, r8
   135dc:	mov	r3, #0
   135e0:	str	r0, [sp]
   135e4:	add	r0, r5, #4
   135e8:	bl	1d2e4 <ftello64@plt+0xba5c>
   135ec:	cmn	r0, #2
   135f0:	beq	14b38 <ftello64@plt+0x32b0>
   135f4:	cmn	r0, #1
   135f8:	movw	r7, #5520	; 0x1590
   135fc:	movw	ip, #6120	; 0x17e8
   13600:	movweq	r0, #1
   13604:	movt	r7, #4
   13608:	movt	ip, #4
   1360c:	add	r8, r8, r0
   13610:	movw	r0, #6108	; 0x17dc
   13614:	movt	r0, #4
   13618:	ldr	r3, [r0]
   1361c:	b	13624 <ftello64@plt+0x1d9c>
   13620:	add	r8, r3, r0
   13624:	cmp	r8, r3
   13628:	str	r8, [ip]
   1362c:	str	r3, [ip, #4]
   13630:	bcs	13688 <ftello64@plt+0x1e00>
   13634:	ldr	r0, [sp, #48]	; 0x30
   13638:	mov	r1, r3
   1363c:	ldrb	r2, [r1, #-1]!
   13640:	ldr	r0, [r0]
   13644:	add	r2, r0, r2, lsl #1
   13648:	ldrb	r2, [r2, #1]
   1364c:	tst	r2, #32
   13650:	mov	r2, r3
   13654:	beq	136dc <ftello64@plt+0x1e54>
   13658:	mov	r2, r1
   1365c:	cmp	r1, r8
   13660:	str	r1, [ip, #4]
   13664:	bls	136d8 <ftello64@plt+0x1e50>
   13668:	mov	r1, r2
   1366c:	ldrb	r3, [r1, #-1]!
   13670:	add	r3, r0, r3, lsl #1
   13674:	ldrb	r3, [r3, #1]
   13678:	tst	r3, #32
   1367c:	bne	13658 <ftello64@plt+0x1dd0>
   13680:	add	r3, r1, #1
   13684:	b	136dc <ftello64@plt+0x1e54>
   13688:	mov	r2, r3
   1368c:	b	136dc <ftello64@plt+0x1e54>
   13690:	ldrb	r0, [r8]
   13694:	ldrb	r0, [r7, r0]
   13698:	cmp	r0, #0
   1369c:	beq	146d0 <ftello64@plt+0x2e48>
   136a0:	rsb	r0, r2, #0
   136a4:	cmn	r0, #1
   136a8:	bgt	13624 <ftello64@plt+0x1d9c>
   136ac:	add	r0, r3, r0
   136b0:	add	r0, r0, #1
   136b4:	mov	r8, r0
   136b8:	cmp	r0, r3
   136bc:	bcs	13624 <ftello64@plt+0x1d9c>
   136c0:	mov	r0, r8
   136c4:	ldrb	r1, [r0], #1
   136c8:	ldrb	r1, [r7, r1]
   136cc:	cmp	r1, #0
   136d0:	bne	136b4 <ftello64@plt+0x1e2c>
   136d4:	b	13624 <ftello64@plt+0x1d9c>
   136d8:	mov	r3, r2
   136dc:	ldr	r0, [r4]
   136e0:	add	r1, r8, r0
   136e4:	cmp	r1, r2
   136e8:	bcs	137a8 <ftello64@plt+0x1f20>
   136ec:	mov	r1, r8
   136f0:	b	13708 <ftello64@plt+0x1e80>
   136f4:	add	r1, r1, #1
   136f8:	str	r1, [ip]
   136fc:	add	r6, r1, r0
   13700:	cmp	r6, r2
   13704:	bcs	137ac <ftello64@plt+0x1f24>
   13708:	ldr	r6, [r5]
   1370c:	cmp	r6, #0
   13710:	beq	13760 <ftello64@plt+0x1ed8>
   13714:	mov	r0, #0
   13718:	sub	r2, r2, r1
   1371c:	mov	r3, #0
   13720:	str	r0, [sp]
   13724:	add	r0, r5, #4
   13728:	bl	1d2e4 <ftello64@plt+0xba5c>
   1372c:	cmn	r0, #2
   13730:	beq	14b38 <ftello64@plt+0x32b0>
   13734:	movw	ip, #6120	; 0x17e8
   13738:	cmn	r0, #1
   1373c:	movw	r7, #5520	; 0x1590
   13740:	movt	ip, #4
   13744:	movweq	r0, #1
   13748:	movt	r7, #4
   1374c:	ldm	ip, {r1, r3}
   13750:	mov	r2, r3
   13754:	add	r1, r1, r0
   13758:	ldr	r0, [r4]
   1375c:	b	136f8 <ftello64@plt+0x1e70>
   13760:	ldrb	r6, [r1]
   13764:	ldrb	r6, [r7, r6]
   13768:	cmp	r6, #0
   1376c:	beq	136f4 <ftello64@plt+0x1e6c>
   13770:	cmp	r1, r2
   13774:	bcs	136fc <ftello64@plt+0x1e74>
   13778:	add	r1, r1, #1
   1377c:	cmp	r2, r1
   13780:	str	r1, [ip]
   13784:	beq	137a0 <ftello64@plt+0x1f18>
   13788:	ldrb	r6, [r1], #1
   1378c:	ldrb	r6, [r7, r6]
   13790:	cmp	r6, #0
   13794:	bne	1377c <ftello64@plt+0x1ef4>
   13798:	sub	r1, r1, #1
   1379c:	b	136fc <ftello64@plt+0x1e74>
   137a0:	mov	r1, r2
   137a4:	b	136fc <ftello64@plt+0x1e74>
   137a8:	mov	r1, r8
   137ac:	ldr	r2, [sp, #40]	; 0x28
   137b0:	ldr	r6, [sp, #32]
   137b4:	add	r2, r2, r6
   137b8:	str	r2, [sp, #32]
   137bc:	movw	r2, #4464	; 0x1170
   137c0:	movt	r2, #4
   137c4:	ldr	r2, [r2]
   137c8:	cmp	r2, #0
   137cc:	beq	1381c <ftello64@plt+0x1f94>
   137d0:	mov	r2, r1
   137d4:	mov	r6, r2
   137d8:	cmp	r2, r9
   137dc:	bls	13800 <ftello64@plt+0x1f78>
   137e0:	ldr	r4, [sp, #48]	; 0x30
   137e4:	mov	r2, r6
   137e8:	ldrb	r5, [r2, #-1]!
   137ec:	ldr	r4, [r4]
   137f0:	add	r5, r4, r5, lsl #1
   137f4:	ldrb	r5, [r5, #1]
   137f8:	tst	r5, #32
   137fc:	bne	137d4 <ftello64@plt+0x1f4c>
   13800:	ldr	r2, [sp, #32]
   13804:	movw	r5, #4916	; 0x1334
   13808:	movt	r5, #4
   1380c:	cmp	r6, r2
   13810:	mov	r2, #0
   13814:	movwhi	r2, #1
   13818:	b	13820 <ftello64@plt+0x1f98>
   1381c:	mov	r2, #0
   13820:	movw	r6, #6128	; 0x17f0
   13824:	cmp	r1, sl
   13828:	movt	r6, #4
   1382c:	strb	r2, [r6]
   13830:	bcs	13880 <ftello64@plt+0x1ff8>
   13834:	ldr	r2, [sp, #48]	; 0x30
   13838:	ldrb	r6, [r1]
   1383c:	ldr	r2, [r2]
   13840:	add	r6, r2, r6, lsl #1
   13844:	ldrb	r6, [r6, #1]
   13848:	tst	r6, #32
   1384c:	beq	13880 <ftello64@plt+0x1ff8>
   13850:	add	r1, r1, #1
   13854:	cmp	sl, r1
   13858:	str	r1, [ip]
   1385c:	beq	1387c <ftello64@plt+0x1ff4>
   13860:	ldrb	r6, [r1], #1
   13864:	add	r6, r2, r6, lsl #1
   13868:	ldrb	r6, [r6, #1]
   1386c:	tst	r6, #32
   13870:	bne	13854 <ftello64@plt+0x1fcc>
   13874:	sub	r1, r1, #1
   13878:	b	13880 <ftello64@plt+0x1ff8>
   1387c:	mov	r1, sl
   13880:	sub	r0, r0, r3
   13884:	add	r0, r0, r1
   13888:	movw	r1, #4456	; 0x1168
   1388c:	movt	r1, #4
   13890:	ldr	r1, [r1]
   13894:	sub	r4, r0, r1
   13898:	cmp	r4, #1
   1389c:	blt	13a04 <ftello64@plt+0x217c>
   138a0:	movw	r0, #6108	; 0x17dc
   138a4:	movw	r1, #6084	; 0x17c4
   138a8:	movt	r0, #4
   138ac:	movt	r1, #4
   138b0:	ldr	r0, [r0, #4]
   138b4:	cmp	sl, r0
   138b8:	str	r0, [r1]
   138bc:	bls	138f8 <ftello64@plt+0x2070>
   138c0:	ldr	r1, [sp, #48]	; 0x30
   138c4:	ldr	r1, [r1]
   138c8:	ldrb	r2, [r0]
   138cc:	add	r2, r1, r2, lsl #1
   138d0:	ldrb	r2, [r2, #1]
   138d4:	tst	r2, #32
   138d8:	beq	138f8 <ftello64@plt+0x2070>
   138dc:	movw	r2, #6084	; 0x17c4
   138e0:	add	r0, r0, #1
   138e4:	movt	r2, #4
   138e8:	cmp	sl, r0
   138ec:	str	r0, [r2]
   138f0:	bne	138c8 <ftello64@plt+0x2040>
   138f4:	mov	r0, sl
   138f8:	movw	r1, #6084	; 0x17c4
   138fc:	movw	sl, #5212	; 0x145c
   13900:	movt	r1, #4
   13904:	movt	sl, #4
   13908:	str	r0, [r1, #4]
   1390c:	ldr	r1, [sp, #52]	; 0x34
   13910:	cmp	r0, r1
   13914:	bcs	13a38 <ftello64@plt+0x21b0>
   13918:	ldr	r1, [sp, #40]	; 0x28
   1391c:	ldr	r2, [sp, #28]
   13920:	mov	r6, r0
   13924:	add	r1, r1, r2
   13928:	sub	r5, r1, #1
   1392c:	b	13948 <ftello64@plt+0x20c0>
   13930:	add	r6, r6, #1
   13934:	ldr	r2, [sp, #52]	; 0x34
   13938:	add	r1, r0, r4
   1393c:	cmp	r6, r2
   13940:	cmpcc	r6, r1
   13944:	bcs	13af8 <ftello64@plt+0x2270>
   13948:	movw	r1, #6084	; 0x17c4
   1394c:	movw	r3, #4916	; 0x1334
   13950:	movt	r1, #4
   13954:	movt	r3, #4
   13958:	str	r6, [r1, #4]
   1395c:	ldr	r1, [r3]
   13960:	cmp	r1, #0
   13964:	beq	139bc <ftello64@plt+0x2134>
   13968:	mov	r0, #0
   1396c:	mov	r1, r6
   13970:	str	r0, [sp]
   13974:	ldr	r0, [sp, #52]	; 0x34
   13978:	sub	r2, r0, r6
   1397c:	add	r0, r3, #4
   13980:	mov	r3, #0
   13984:	bl	1d2e4 <ftello64@plt+0xba5c>
   13988:	cmn	r0, #2
   1398c:	beq	14b38 <ftello64@plt+0x32b0>
   13990:	cmn	r0, #1
   13994:	movw	r7, #5520	; 0x1590
   13998:	movw	ip, #6120	; 0x17e8
   1399c:	movweq	r0, #1
   139a0:	movt	r7, #4
   139a4:	movt	ip, #4
   139a8:	add	r6, r6, r0
   139ac:	movw	r0, #6084	; 0x17c4
   139b0:	movt	r0, #4
   139b4:	ldr	r0, [r0]
   139b8:	b	13934 <ftello64@plt+0x20ac>
   139bc:	ldrb	r1, [r6]
   139c0:	ldrb	r1, [r7, r1]
   139c4:	cmp	r1, #0
   139c8:	beq	13930 <ftello64@plt+0x20a8>
   139cc:	ldr	r1, [sp, #52]	; 0x34
   139d0:	cmp	r6, r1
   139d4:	bcs	13934 <ftello64@plt+0x20ac>
   139d8:	mov	r1, r6
   139dc:	cmp	r5, r1
   139e0:	beq	13a48 <ftello64@plt+0x21c0>
   139e4:	add	r2, r1, #1
   139e8:	ldrb	r1, [r1, #1]
   139ec:	ldrb	r1, [r7, r1]
   139f0:	cmp	r1, #0
   139f4:	mov	r1, r2
   139f8:	bne	139dc <ftello64@plt+0x2154>
   139fc:	mov	r6, r2
   13a00:	b	13934 <ftello64@plt+0x20ac>
   13a04:	movw	r0, #6084	; 0x17c4
   13a08:	mov	r1, #0
   13a0c:	movw	sl, #5212	; 0x145c
   13a10:	movw	r4, #6096	; 0x17d0
   13a14:	movt	r0, #4
   13a18:	movt	sl, #4
   13a1c:	movt	r4, #4
   13a20:	str	r1, [r0]
   13a24:	str	r1, [r0, #4]
   13a28:	movw	r0, #6092	; 0x17cc
   13a2c:	movt	r0, #4
   13a30:	strb	r1, [r0]
   13a34:	b	13b3c <ftello64@plt+0x22b4>
   13a38:	movw	r4, #6096	; 0x17d0
   13a3c:	mov	r1, r0
   13a40:	movt	r4, #4
   13a44:	b	13b14 <ftello64@plt+0x228c>
   13a48:	ldr	r2, [sp, #52]	; 0x34
   13a4c:	add	r1, r0, r4
   13a50:	movw	r5, #4916	; 0x1334
   13a54:	movw	r4, #6096	; 0x17d0
   13a58:	movt	r5, #4
   13a5c:	movt	r4, #4
   13a60:	cmp	r2, r1
   13a64:	mov	r1, r2
   13a68:	bcc	13b14 <ftello64@plt+0x228c>
   13a6c:	cmp	r6, r0
   13a70:	bls	13b2c <ftello64@plt+0x22a4>
   13a74:	movw	r2, #6116	; 0x17e4
   13a78:	mov	r1, #0
   13a7c:	movt	r2, #4
   13a80:	strb	r1, [r2]
   13a84:	movw	r2, #4464	; 0x1170
   13a88:	ldr	r1, [sp, #52]	; 0x34
   13a8c:	movt	r2, #4
   13a90:	ldr	r2, [r2]
   13a94:	cmp	r6, r1
   13a98:	mov	r1, #0
   13a9c:	movwcc	r1, #1
   13aa0:	cmp	r2, #0
   13aa4:	movwne	r2, #1
   13aa8:	and	r1, r1, r2
   13aac:	movw	r2, #6092	; 0x17cc
   13ab0:	movt	r2, #4
   13ab4:	strb	r1, [r2]
   13ab8:	ldr	r1, [sp, #48]	; 0x30
   13abc:	sub	r2, r6, #1
   13ac0:	ldr	r1, [r1]
   13ac4:	ldrb	r3, [r2]
   13ac8:	add	r3, r1, r3, lsl #1
   13acc:	ldrb	r3, [r3, #1]
   13ad0:	tst	r3, #32
   13ad4:	beq	13b3c <ftello64@plt+0x22b4>
   13ad8:	movw	r3, #6084	; 0x17c4
   13adc:	cmp	r2, r0
   13ae0:	movt	r3, #4
   13ae4:	str	r2, [r3, #4]
   13ae8:	sub	r3, r2, #1
   13aec:	mov	r2, r3
   13af0:	bhi	13ac4 <ftello64@plt+0x223c>
   13af4:	b	13b3c <ftello64@plt+0x22b4>
   13af8:	movw	r4, #6096	; 0x17d0
   13afc:	cmp	r6, r1
   13b00:	movt	r4, #4
   13b04:	bcs	146d8 <ftello64@plt+0x2e50>
   13b08:	movw	r5, #4916	; 0x1334
   13b0c:	mov	r1, r6
   13b10:	movt	r5, #4
   13b14:	movw	r2, #6084	; 0x17c4
   13b18:	mov	r6, r1
   13b1c:	movt	r2, #4
   13b20:	str	r1, [r2, #4]
   13b24:	cmp	r6, r0
   13b28:	bhi	13a74 <ftello64@plt+0x21ec>
   13b2c:	movw	r1, #6092	; 0x17cc
   13b30:	mov	r0, #0
   13b34:	movt	r1, #4
   13b38:	strb	r0, [r1]
   13b3c:	movw	r0, #6108	; 0x17dc
   13b40:	movw	r2, #5820	; 0x16bc
   13b44:	movt	r0, #4
   13b48:	movt	r2, #4
   13b4c:	mov	r1, r0
   13b50:	ldr	r2, [r2]
   13b54:	ldr	r0, [r0]
   13b58:	ldr	r1, [r1, #4]
   13b5c:	sub	r1, r2, r1
   13b60:	add	r0, r1, r0
   13b64:	movw	r1, #4456	; 0x1168
   13b68:	movt	r1, #4
   13b6c:	ldr	r1, [r1]
   13b70:	sub	r6, r0, r1
   13b74:	cmp	r6, #1
   13b78:	blt	13bc8 <ftello64@plt+0x2340>
   13b7c:	ldr	r1, [ip]
   13b80:	cmp	r9, r1
   13b84:	str	r1, [r4, #4]
   13b88:	bcs	13bec <ftello64@plt+0x2364>
   13b8c:	sub	r0, r1, #1
   13b90:	ldr	r1, [sp, #48]	; 0x30
   13b94:	ldr	r1, [r1]
   13b98:	ldrb	r2, [r0]
   13b9c:	add	r2, r1, r2, lsl #1
   13ba0:	ldrb	r2, [r2, #1]
   13ba4:	tst	r2, #32
   13ba8:	beq	13be8 <ftello64@plt+0x2360>
   13bac:	sub	r2, r0, #1
   13bb0:	str	r0, [r4, #4]
   13bb4:	cmp	r0, r9
   13bb8:	mov	r0, r2
   13bbc:	bhi	13b98 <ftello64@plt+0x2310>
   13bc0:	add	r1, r2, #1
   13bc4:	b	13bec <ftello64@plt+0x2364>
   13bc8:	movw	r1, #6104	; 0x17d8
   13bcc:	movw	r9, #5804	; 0x16ac
   13bd0:	mov	r0, #0
   13bd4:	movt	r1, #4
   13bd8:	movt	r9, #4
   13bdc:	str	r0, [r4]
   13be0:	str	r0, [r4, #4]
   13be4:	b	13d48 <ftello64@plt+0x24c0>
   13be8:	add	r1, r0, #1
   13bec:	movw	r9, #5804	; 0x16ac
   13bf0:	add	r0, r8, r6
   13bf4:	str	r8, [r4]
   13bf8:	movt	r9, #4
   13bfc:	cmp	r0, r1
   13c00:	bcc	13c1c <ftello64@plt+0x2394>
   13c04:	b	13cbc <ftello64@plt+0x2434>
   13c08:	add	r8, r8, #1
   13c0c:	str	r8, [r4]
   13c10:	add	r0, r8, r6
   13c14:	cmp	r0, r1
   13c18:	bcs	13cbc <ftello64@plt+0x2434>
   13c1c:	ldr	r0, [r5]
   13c20:	cmp	r0, #0
   13c24:	beq	13c74 <ftello64@plt+0x23ec>
   13c28:	mov	r0, #0
   13c2c:	sub	r2, r1, r8
   13c30:	mov	r1, r8
   13c34:	mov	r3, #0
   13c38:	str	r0, [sp]
   13c3c:	add	r0, r5, #4
   13c40:	bl	1d2e4 <ftello64@plt+0xba5c>
   13c44:	cmn	r0, #2
   13c48:	beq	14b38 <ftello64@plt+0x32b0>
   13c4c:	ldr	r2, [r4]
   13c50:	cmn	r0, #1
   13c54:	ldr	r1, [r4, #4]
   13c58:	movw	r7, #5520	; 0x1590
   13c5c:	movw	ip, #6120	; 0x17e8
   13c60:	movweq	r0, #1
   13c64:	movt	r7, #4
   13c68:	movt	ip, #4
   13c6c:	add	r8, r2, r0
   13c70:	b	13c0c <ftello64@plt+0x2384>
   13c74:	ldrb	r0, [r8]
   13c78:	ldrb	r0, [r7, r0]
   13c7c:	cmp	r0, #0
   13c80:	beq	13c08 <ftello64@plt+0x2380>
   13c84:	cmp	r8, r1
   13c88:	bcs	13c10 <ftello64@plt+0x2388>
   13c8c:	add	r0, r8, #1
   13c90:	cmp	r1, r0
   13c94:	str	r0, [r4]
   13c98:	beq	13cb4 <ftello64@plt+0x242c>
   13c9c:	ldrb	r2, [r0], #1
   13ca0:	ldrb	r2, [r7, r2]
   13ca4:	cmp	r2, #0
   13ca8:	bne	13c90 <ftello64@plt+0x2408>
   13cac:	sub	r8, r0, #1
   13cb0:	b	13c10 <ftello64@plt+0x2388>
   13cb4:	mov	r8, r1
   13cb8:	b	13c10 <ftello64@plt+0x2388>
   13cbc:	mov	r0, #0
   13cc0:	cmp	r1, r8
   13cc4:	bls	13d40 <ftello64@plt+0x24b8>
   13cc8:	movw	r2, #6128	; 0x17f0
   13ccc:	movw	r6, #4580	; 0x11e4
   13cd0:	movt	r2, #4
   13cd4:	movt	r6, #4
   13cd8:	strb	r0, [r2]
   13cdc:	movw	r2, #4464	; 0x1170
   13ce0:	ldr	r0, [sp, #32]
   13ce4:	movt	r2, #4
   13ce8:	ldr	r2, [r2]
   13cec:	cmp	r8, r0
   13cf0:	mov	r0, #0
   13cf4:	movwhi	r0, #1
   13cf8:	cmp	r2, #0
   13cfc:	movwne	r2, #1
   13d00:	and	r0, r0, r2
   13d04:	movw	r2, #6104	; 0x17d8
   13d08:	movt	r2, #4
   13d0c:	strb	r0, [r2]
   13d10:	ldr	r0, [sp, #48]	; 0x30
   13d14:	ldr	r0, [r0]
   13d18:	ldrb	r2, [r8]
   13d1c:	add	r2, r0, r2, lsl #1
   13d20:	ldrb	r2, [r2, #1]
   13d24:	tst	r2, #32
   13d28:	beq	13d54 <ftello64@plt+0x24cc>
   13d2c:	add	r8, r8, #1
   13d30:	cmp	r1, r8
   13d34:	str	r8, [r4]
   13d38:	bne	13d18 <ftello64@plt+0x2490>
   13d3c:	b	13d54 <ftello64@plt+0x24cc>
   13d40:	movw	r1, #6104	; 0x17d8
   13d44:	movt	r1, #4
   13d48:	strb	r0, [r1]
   13d4c:	movw	r6, #4580	; 0x11e4
   13d50:	movt	r6, #4
   13d54:	movw	r0, #4613	; 0x1205
   13d58:	movt	r0, #4
   13d5c:	ldrb	r0, [r0]
   13d60:	cmp	r0, #1
   13d64:	bne	13e24 <ftello64@plt+0x259c>
   13d68:	ldr	r0, [sp, #44]	; 0x2c
   13d6c:	ldr	r1, [r0, #16]
   13d70:	ldr	r2, [r0, #20]
   13d74:	ldr	r0, [r0, #24]
   13d78:	adds	r5, r1, #1
   13d7c:	movw	r1, #5208	; 0x1458
   13d80:	movt	r1, #4
   13d84:	adc	r6, r2, #0
   13d88:	movw	r2, #61240	; 0xef38
   13d8c:	movt	r2, #2
   13d90:	ldr	r1, [r1]
   13d94:	ldr	r1, [r1, r0, lsl #2]
   13d98:	cmp	r1, #0
   13d9c:	moveq	r1, r2
   13da0:	cmp	r0, #1
   13da4:	blt	13dc0 <ftello64@plt+0x2538>
   13da8:	ldr	r2, [sl]
   13dac:	add	r0, r2, r0, lsl #3
   13db0:	ldr	r3, [r0, #-4]
   13db4:	ldr	r0, [r0, #-8]
   13db8:	subs	r5, r5, r0
   13dbc:	sbc	r6, r6, r3
   13dc0:	ldr	r0, [r9]
   13dc4:	movw	r8, #6132	; 0x17f4
   13dc8:	movt	r8, #4
   13dcc:	bl	115ac <stpcpy@plt>
   13dd0:	movw	r3, #63275	; 0xf72b
   13dd4:	mov	r1, #1
   13dd8:	mvn	r2, #0
   13ddc:	mov	r4, r0
   13de0:	stm	sp, {r5, r6}
   13de4:	movt	r3, #2
   13de8:	bl	11744 <__sprintf_chk@plt>
   13dec:	ldr	sl, [sp, #44]	; 0x2c
   13df0:	add	r0, r4, r0
   13df4:	movw	r5, #4916	; 0x1334
   13df8:	movw	r7, #5520	; 0x1590
   13dfc:	movw	r4, #6096	; 0x17d0
   13e00:	movw	ip, #6120	; 0x17e8
   13e04:	movw	r6, #4580	; 0x11e4
   13e08:	str	r0, [r9, #4]
   13e0c:	movt	r5, #4
   13e10:	movt	r7, #4
   13e14:	movt	r4, #4
   13e18:	movt	ip, #4
   13e1c:	movt	r6, #4
   13e20:	b	13e98 <ftello64@plt+0x2610>
   13e24:	movw	r0, #4612	; 0x1204
   13e28:	ldr	sl, [sp, #44]	; 0x2c
   13e2c:	movw	r8, #6132	; 0x17f4
   13e30:	movt	r0, #4
   13e34:	movt	r8, #4
   13e38:	ldrb	r0, [r0]
   13e3c:	cmp	r0, #1
   13e40:	bne	13e98 <ftello64@plt+0x2610>
   13e44:	movw	r1, #6108	; 0x17dc
   13e48:	ldr	r0, [sl, #16]
   13e4c:	movt	r1, #4
   13e50:	ldr	r1, [r1]
   13e54:	add	r0, r1, r0
   13e58:	ldr	r1, [sp, #52]	; 0x34
   13e5c:	str	r0, [r9]
   13e60:	str	r0, [r9, #4]
   13e64:	cmp	r0, r1
   13e68:	bcs	13e98 <ftello64@plt+0x2610>
   13e6c:	ldr	r1, [sp, #48]	; 0x30
   13e70:	ldr	r1, [r1]
   13e74:	ldrb	r2, [r0], #1
   13e78:	add	r2, r1, r2, lsl #1
   13e7c:	ldrb	r2, [r2, #1]
   13e80:	tst	r2, #32
   13e84:	bne	13e98 <ftello64@plt+0x2610>
   13e88:	ldr	r2, [sp, #52]	; 0x34
   13e8c:	str	r0, [r9, #4]
   13e90:	cmp	r2, r0
   13e94:	bne	13e74 <ftello64@plt+0x25ec>
   13e98:	movw	r0, #4616	; 0x1208
   13e9c:	movt	r0, #4
   13ea0:	ldr	r0, [r0]
   13ea4:	cmp	r0, #2
   13ea8:	bcc	140d8 <ftello64@plt+0x2850>
   13eac:	beq	141b0 <ftello64@plt+0x2928>
   13eb0:	cmp	r0, #3
   13eb4:	bne	13354 <ftello64@plt+0x1acc>
   13eb8:	movw	r0, #4468	; 0x1174
   13ebc:	movw	r1, #63306	; 0xf74a
   13ec0:	movt	r0, #4
   13ec4:	movt	r1, #2
   13ec8:	ldr	r2, [r0]
   13ecc:	mov	r0, #1
   13ed0:	bl	11780 <__printf_chk@plt>
   13ed4:	ldr	r0, [r6]
   13ed8:	ldr	r1, [r0, #20]
   13edc:	ldr	r2, [r0, #24]
   13ee0:	cmp	r1, r2
   13ee4:	bcs	14a1c <ftello64@plt+0x3194>
   13ee8:	add	r2, r1, #1
   13eec:	str	r2, [r0, #20]
   13ef0:	mov	r0, #123	; 0x7b
   13ef4:	strb	r0, [r1]
   13ef8:	movw	r0, #6084	; 0x17c4
   13efc:	movt	r0, #4
   13f00:	mov	r1, r0
   13f04:	ldr	r0, [r0]
   13f08:	ldr	r1, [r1, #4]
   13f0c:	bl	154d8 <ftello64@plt+0x3c50>
   13f10:	movw	r4, #63311	; 0xf74f
   13f14:	ldr	r1, [r6]
   13f18:	movt	r4, #2
   13f1c:	mov	r0, r4
   13f20:	bl	114bc <fputs_unlocked@plt>
   13f24:	movw	r0, #6120	; 0x17e8
   13f28:	movt	r0, #4
   13f2c:	mov	r1, r0
   13f30:	ldr	r0, [r0]
   13f34:	ldr	r1, [r1, #4]
   13f38:	bl	154d8 <ftello64@plt+0x3c50>
   13f3c:	ldr	r1, [r6]
   13f40:	mov	r0, r4
   13f44:	bl	114bc <fputs_unlocked@plt>
   13f48:	movw	r0, #6108	; 0x17dc
   13f4c:	movt	r0, #4
   13f50:	ldm	r0, {r4, r6}
   13f54:	ldr	r0, [r5]
   13f58:	cmp	r0, #0
   13f5c:	beq	1456c <ftello64@plt+0x2ce4>
   13f60:	mov	r0, #0
   13f64:	sub	r2, r6, r4
   13f68:	mov	r1, r4
   13f6c:	mov	r3, #0
   13f70:	str	r0, [sp]
   13f74:	add	r0, r5, #4
   13f78:	bl	1d2e4 <ftello64@plt+0xba5c>
   13f7c:	cmn	r0, #2
   13f80:	beq	14b38 <ftello64@plt+0x32b0>
   13f84:	cmn	r0, #1
   13f88:	movweq	r0, #1
   13f8c:	add	r7, r4, r0
   13f90:	mov	r0, r4
   13f94:	mov	r1, r7
   13f98:	bl	154d8 <ftello64@plt+0x3c50>
   13f9c:	movw	r0, #4580	; 0x11e4
   13fa0:	movw	r8, #63311	; 0xf74f
   13fa4:	movt	r0, #4
   13fa8:	movt	r8, #2
   13fac:	ldr	r1, [r0]
   13fb0:	mov	r4, r0
   13fb4:	mov	r0, r8
   13fb8:	bl	114bc <fputs_unlocked@plt>
   13fbc:	mov	r0, r7
   13fc0:	mov	r1, r6
   13fc4:	bl	154d8 <ftello64@plt+0x3c50>
   13fc8:	ldr	r1, [r4]
   13fcc:	mov	r0, r8
   13fd0:	bl	114bc <fputs_unlocked@plt>
   13fd4:	movw	r0, #6096	; 0x17d0
   13fd8:	movt	r0, #4
   13fdc:	mov	r1, r0
   13fe0:	ldr	r0, [r0]
   13fe4:	ldr	r1, [r1, #4]
   13fe8:	bl	154d8 <ftello64@plt+0x3c50>
   13fec:	ldr	r0, [r4]
   13ff0:	ldr	r1, [r0, #20]
   13ff4:	ldr	r2, [r0, #24]
   13ff8:	cmp	r1, r2
   13ffc:	bcs	14a28 <ftello64@plt+0x31a0>
   14000:	add	r2, r1, #1
   14004:	str	r2, [r0, #20]
   14008:	mov	r0, #125	; 0x7d
   1400c:	strb	r0, [r1]
   14010:	movw	r0, #4613	; 0x1205
   14014:	movw	r8, #6132	; 0x17f4
   14018:	movw	r7, #5520	; 0x1590
   1401c:	movw	ip, #6120	; 0x17e8
   14020:	movt	r0, #4
   14024:	movt	r8, #4
   14028:	movt	r7, #4
   1402c:	movt	ip, #4
   14030:	ldrb	r0, [r0]
   14034:	cmp	r0, #0
   14038:	bne	14050 <ftello64@plt+0x27c8>
   1403c:	movw	r0, #4612	; 0x1204
   14040:	movt	r0, #4
   14044:	ldrb	r0, [r0]
   14048:	cmp	r0, #1
   1404c:	bne	140b0 <ftello64@plt+0x2828>
   14050:	ldr	r0, [r4]
   14054:	ldr	r1, [r0, #20]
   14058:	ldr	r2, [r0, #24]
   1405c:	cmp	r1, r2
   14060:	bcs	14a8c <ftello64@plt+0x3204>
   14064:	add	r2, r1, #1
   14068:	str	r2, [r0, #20]
   1406c:	mov	r0, #123	; 0x7b
   14070:	strb	r0, [r1]
   14074:	ldm	r9, {r0, r1}
   14078:	bl	154d8 <ftello64@plt+0x3c50>
   1407c:	ldr	r0, [r4]
   14080:	ldr	r1, [r0, #20]
   14084:	ldr	r2, [r0, #24]
   14088:	cmp	r1, r2
   1408c:	bcs	14a98 <ftello64@plt+0x3210>
   14090:	add	r2, r1, #1
   14094:	str	r2, [r0, #20]
   14098:	mov	r0, #125	; 0x7d
   1409c:	strb	r0, [r1]
   140a0:	movw	r7, #5520	; 0x1590
   140a4:	movw	ip, #6120	; 0x17e8
   140a8:	movt	r7, #4
   140ac:	movt	ip, #4
   140b0:	ldr	r0, [r4]
   140b4:	ldr	r1, [r0, #20]
   140b8:	ldr	r2, [r0, #24]
   140bc:	cmp	r1, r2
   140c0:	bcs	14a34 <ftello64@plt+0x31ac>
   140c4:	add	r2, r1, #1
   140c8:	str	r2, [r0, #20]
   140cc:	mov	r0, #10
   140d0:	strb	r0, [r1]
   140d4:	b	13354 <ftello64@plt+0x1acc>
   140d8:	movw	r0, #4620	; 0x120c
   140dc:	mov	r7, #32
   140e0:	movt	r0, #4
   140e4:	ldrb	r0, [r0]
   140e8:	cmp	r0, #0
   140ec:	bne	1447c <ftello64@plt+0x2bf4>
   140f0:	movw	r0, #4613	; 0x1205
   140f4:	movt	r0, #4
   140f8:	ldrb	r4, [r0]
   140fc:	ldm	r9, {r0, r1}
   14100:	bl	154d8 <ftello64@plt+0x3c50>
   14104:	cmp	r4, #1
   14108:	bne	14400 <ftello64@plt+0x2b78>
   1410c:	ldr	r0, [r6]
   14110:	ldr	r1, [r0, #20]
   14114:	ldr	r2, [r0, #24]
   14118:	cmp	r1, r2
   1411c:	bcs	14ab0 <ftello64@plt+0x3228>
   14120:	add	r2, r1, #1
   14124:	str	r2, [r0, #20]
   14128:	mov	r0, #58	; 0x3a
   1412c:	strb	r0, [r1]
   14130:	movw	r0, #4456	; 0x1168
   14134:	movw	r1, #5260	; 0x148c
   14138:	movw	ip, #6120	; 0x17e8
   1413c:	movt	r0, #4
   14140:	movt	r1, #4
   14144:	movt	ip, #4
   14148:	ldr	r0, [r0]
   1414c:	ldr	r1, [r1]
   14150:	add	r0, r1, r0
   14154:	ldm	r9, {r1, r2}
   14158:	sub	r0, r0, r2
   1415c:	add	r0, r0, r1
   14160:	sub	r4, r0, #1
   14164:	cmp	r4, #1
   14168:	blt	1447c <ftello64@plt+0x2bf4>
   1416c:	ldr	r0, [r6]
   14170:	ldr	r1, [r0, #20]
   14174:	ldr	r2, [r0, #24]
   14178:	cmp	r1, r2
   1417c:	bcs	1419c <ftello64@plt+0x2914>
   14180:	add	r2, r1, #1
   14184:	str	r2, [r0, #20]
   14188:	strb	r7, [r1]
   1418c:	sub	r4, r4, #1
   14190:	cmp	r4, #0
   14194:	bgt	1416c <ftello64@plt+0x28e4>
   14198:	b	1447c <ftello64@plt+0x2bf4>
   1419c:	mov	r1, #32
   141a0:	bl	117d4 <__overflow@plt>
   141a4:	movw	ip, #6120	; 0x17e8
   141a8:	movt	ip, #4
   141ac:	b	1418c <ftello64@plt+0x2904>
   141b0:	movw	r0, #4468	; 0x1174
   141b4:	movw	r1, #63300	; 0xf744
   141b8:	movt	r0, #4
   141bc:	movt	r1, #2
   141c0:	ldr	r2, [r0]
   141c4:	mov	r0, #1
   141c8:	bl	11780 <__printf_chk@plt>
   141cc:	movw	r0, #6084	; 0x17c4
   141d0:	movt	r0, #4
   141d4:	mov	r1, r0
   141d8:	ldr	r0, [r0]
   141dc:	ldr	r1, [r1, #4]
   141e0:	bl	154d8 <ftello64@plt+0x3c50>
   141e4:	movw	r0, #6092	; 0x17cc
   141e8:	movt	r0, #4
   141ec:	ldrb	r0, [r0]
   141f0:	cmp	r0, #0
   141f4:	beq	1420c <ftello64@plt+0x2984>
   141f8:	movw	r0, #4464	; 0x1170
   141fc:	ldr	r1, [r6]
   14200:	movt	r0, #4
   14204:	ldr	r0, [r0]
   14208:	bl	114bc <fputs_unlocked@plt>
   1420c:	ldr	r0, [r6]
   14210:	movw	r8, #63303	; 0xf747
   14214:	mov	r7, #34	; 0x22
   14218:	movt	r8, #2
   1421c:	ldr	r1, [r0, #20]
   14220:	ldr	r2, [r0, #24]
   14224:	cmp	r1, r2
   14228:	bcs	14a50 <ftello64@plt+0x31c8>
   1422c:	add	r2, r1, #1
   14230:	str	r2, [r0, #20]
   14234:	strb	r7, [r1]
   14238:	ldr	r1, [r6]
   1423c:	mov	r0, r8
   14240:	bl	114bc <fputs_unlocked@plt>
   14244:	movw	r0, #6128	; 0x17f0
   14248:	movt	r0, #4
   1424c:	ldrb	r0, [r0]
   14250:	cmp	r0, #0
   14254:	beq	1426c <ftello64@plt+0x29e4>
   14258:	movw	r0, #4464	; 0x1170
   1425c:	ldr	r1, [r6]
   14260:	movt	r0, #4
   14264:	ldr	r0, [r0]
   14268:	bl	114bc <fputs_unlocked@plt>
   1426c:	movw	r0, #6120	; 0x17e8
   14270:	movt	r0, #4
   14274:	mov	r1, r0
   14278:	ldr	r0, [r0]
   1427c:	ldr	r1, [r1, #4]
   14280:	bl	154d8 <ftello64@plt+0x3c50>
   14284:	ldr	r0, [r6]
   14288:	ldr	r1, [r0, #20]
   1428c:	ldr	r2, [r0, #24]
   14290:	cmp	r1, r2
   14294:	bcs	14a5c <ftello64@plt+0x31d4>
   14298:	add	r2, r1, #1
   1429c:	str	r2, [r0, #20]
   142a0:	strb	r7, [r1]
   142a4:	ldr	r1, [r6]
   142a8:	mov	r0, r8
   142ac:	bl	114bc <fputs_unlocked@plt>
   142b0:	movw	r0, #6108	; 0x17dc
   142b4:	movt	r0, #4
   142b8:	mov	r1, r0
   142bc:	ldr	r0, [r0]
   142c0:	ldr	r1, [r1, #4]
   142c4:	bl	154d8 <ftello64@plt+0x3c50>
   142c8:	movw	r0, #6116	; 0x17e4
   142cc:	movt	r0, #4
   142d0:	ldrb	r0, [r0]
   142d4:	cmp	r0, #0
   142d8:	beq	142f0 <ftello64@plt+0x2a68>
   142dc:	movw	r0, #4464	; 0x1170
   142e0:	ldr	r1, [r6]
   142e4:	movt	r0, #4
   142e8:	ldr	r0, [r0]
   142ec:	bl	114bc <fputs_unlocked@plt>
   142f0:	ldr	r0, [r6]
   142f4:	ldr	r1, [r0, #20]
   142f8:	ldr	r2, [r0, #24]
   142fc:	cmp	r1, r2
   14300:	bcs	14a68 <ftello64@plt+0x31e0>
   14304:	add	r2, r1, #1
   14308:	str	r2, [r0, #20]
   1430c:	strb	r7, [r1]
   14310:	ldr	r1, [r6]
   14314:	mov	r0, r8
   14318:	bl	114bc <fputs_unlocked@plt>
   1431c:	movw	r0, #6104	; 0x17d8
   14320:	movt	r0, #4
   14324:	ldrb	r0, [r0]
   14328:	cmp	r0, #0
   1432c:	beq	14344 <ftello64@plt+0x2abc>
   14330:	movw	r0, #4464	; 0x1170
   14334:	ldr	r1, [r6]
   14338:	movt	r0, #4
   1433c:	ldr	r0, [r0]
   14340:	bl	114bc <fputs_unlocked@plt>
   14344:	ldm	r4, {r0, r1}
   14348:	bl	154d8 <ftello64@plt+0x3c50>
   1434c:	ldr	r0, [r6]
   14350:	ldr	r1, [r0, #20]
   14354:	ldr	r2, [r0, #24]
   14358:	cmp	r1, r2
   1435c:	bcs	14a74 <ftello64@plt+0x31ec>
   14360:	add	r2, r1, #1
   14364:	str	r2, [r0, #20]
   14368:	strb	r7, [r1]
   1436c:	movw	r0, #4613	; 0x1205
   14370:	movt	r0, #4
   14374:	ldrb	r0, [r0]
   14378:	cmp	r0, #0
   1437c:	bne	14394 <ftello64@plt+0x2b0c>
   14380:	movw	r0, #4612	; 0x1204
   14384:	movt	r0, #4
   14388:	ldrb	r0, [r0]
   1438c:	cmp	r0, #1
   14390:	bne	143c8 <ftello64@plt+0x2b40>
   14394:	ldr	r1, [r6]
   14398:	mov	r0, r8
   1439c:	bl	114bc <fputs_unlocked@plt>
   143a0:	ldm	r9, {r0, r1}
   143a4:	bl	154d8 <ftello64@plt+0x3c50>
   143a8:	ldr	r0, [r6]
   143ac:	ldr	r1, [r0, #20]
   143b0:	ldr	r2, [r0, #24]
   143b4:	cmp	r1, r2
   143b8:	bcs	14aa4 <ftello64@plt+0x321c>
   143bc:	add	r2, r1, #1
   143c0:	str	r2, [r0, #20]
   143c4:	strb	r7, [r1]
   143c8:	ldr	r0, [r6]
   143cc:	ldr	r1, [r0, #20]
   143d0:	ldr	r2, [r0, #24]
   143d4:	cmp	r1, r2
   143d8:	bcs	14a80 <ftello64@plt+0x31f8>
   143dc:	add	r2, r1, #1
   143e0:	str	r2, [r0, #20]
   143e4:	mov	r0, #10
   143e8:	strb	r0, [r1]
   143ec:	movw	r7, #5520	; 0x1590
   143f0:	movw	ip, #6120	; 0x17e8
   143f4:	movt	r7, #4
   143f8:	movt	ip, #4
   143fc:	b	1334c <ftello64@plt+0x1ac4>
   14400:	movw	r0, #5260	; 0x148c
   14404:	movw	r1, #4456	; 0x1168
   14408:	movw	ip, #6120	; 0x17e8
   1440c:	movt	r0, #4
   14410:	movt	r1, #4
   14414:	movt	ip, #4
   14418:	ldr	r0, [r0]
   1441c:	ldr	r1, [r1]
   14420:	add	r0, r1, r0
   14424:	ldm	r9, {r1, r2}
   14428:	sub	r1, r1, r2
   1442c:	add	r4, r0, r1
   14430:	cmp	r4, #1
   14434:	blt	1447c <ftello64@plt+0x2bf4>
   14438:	ldr	r0, [r6]
   1443c:	ldr	r1, [r0, #20]
   14440:	ldr	r2, [r0, #24]
   14444:	cmp	r1, r2
   14448:	bcs	14468 <ftello64@plt+0x2be0>
   1444c:	add	r2, r1, #1
   14450:	str	r2, [r0, #20]
   14454:	strb	r7, [r1]
   14458:	sub	r4, r4, #1
   1445c:	cmp	r4, #0
   14460:	bgt	14438 <ftello64@plt+0x2bb0>
   14464:	b	1447c <ftello64@plt+0x2bf4>
   14468:	mov	r1, #32
   1446c:	bl	117d4 <__overflow@plt>
   14470:	movw	ip, #6120	; 0x17e8
   14474:	movt	ip, #4
   14478:	b	14458 <ftello64@plt+0x2bd0>
   1447c:	movw	r0, #6084	; 0x17c4
   14480:	movt	r0, #4
   14484:	mov	r1, r0
   14488:	ldr	r0, [r0]
   1448c:	ldr	r1, [r1, #4]
   14490:	cmp	r0, r1
   14494:	bcs	144d8 <ftello64@plt+0x2c50>
   14498:	bl	154d8 <ftello64@plt+0x3c50>
   1449c:	movw	r1, #6092	; 0x17cc
   144a0:	movt	r1, #4
   144a4:	ldrb	r0, [r1]
   144a8:	cmp	r0, #0
   144ac:	beq	145b8 <ftello64@plt+0x2d30>
   144b0:	movw	r0, #4464	; 0x1170
   144b4:	mov	r4, r1
   144b8:	ldr	r1, [r6]
   144bc:	movt	r0, #4
   144c0:	ldr	r0, [r0]
   144c4:	bl	114bc <fputs_unlocked@plt>
   144c8:	ldrb	r0, [r4]
   144cc:	clz	r0, r0
   144d0:	lsr	r0, r0, #5
   144d4:	b	145bc <ftello64@plt+0x2d34>
   144d8:	movw	r0, #4456	; 0x1168
   144dc:	movw	r1, #5812	; 0x16b4
   144e0:	movt	r0, #4
   144e4:	movt	r1, #4
   144e8:	ldr	r0, [r0]
   144ec:	ldr	r1, [r1]
   144f0:	sub	r0, r1, r0
   144f4:	ldm	ip, {r1, r2}
   144f8:	sub	r0, r0, r2
   144fc:	add	r4, r0, r1
   14500:	movw	r1, #6128	; 0x17f0
   14504:	movw	r0, #5824	; 0x16c0
   14508:	movt	r1, #4
   1450c:	movt	r0, #4
   14510:	ldrb	r1, [r1]
   14514:	ldr	r0, [r0]
   14518:	cmp	r1, #0
   1451c:	subne	r4, r4, r0
   14520:	cmp	r4, #1
   14524:	blt	14680 <ftello64@plt+0x2df8>
   14528:	ldr	r0, [r6]
   1452c:	ldr	r1, [r0, #20]
   14530:	ldr	r2, [r0, #24]
   14534:	cmp	r1, r2
   14538:	bcs	14558 <ftello64@plt+0x2cd0>
   1453c:	add	r2, r1, #1
   14540:	str	r2, [r0, #20]
   14544:	strb	r7, [r1]
   14548:	sub	r4, r4, #1
   1454c:	cmp	r4, #0
   14550:	bgt	14528 <ftello64@plt+0x2ca0>
   14554:	b	14680 <ftello64@plt+0x2df8>
   14558:	mov	r1, #32
   1455c:	bl	117d4 <__overflow@plt>
   14560:	movw	ip, #6120	; 0x17e8
   14564:	movt	ip, #4
   14568:	b	14548 <ftello64@plt+0x2cc0>
   1456c:	ldrb	r0, [r4]
   14570:	movw	r2, #5520	; 0x1590
   14574:	movt	r2, #4
   14578:	ldrb	r0, [r2, r0]
   1457c:	cmp	r0, #0
   14580:	beq	146f8 <ftello64@plt+0x2e70>
   14584:	cmp	r4, r6
   14588:	mov	r7, r4
   1458c:	bcs	13f90 <ftello64@plt+0x2708>
   14590:	add	r0, r4, #1
   14594:	mov	r7, r0
   14598:	cmp	r0, r6
   1459c:	bcs	13f90 <ftello64@plt+0x2708>
   145a0:	mov	r0, r7
   145a4:	ldrb	r1, [r0], #1
   145a8:	ldrb	r1, [r2, r1]
   145ac:	cmp	r1, #0
   145b0:	bne	14594 <ftello64@plt+0x2d0c>
   145b4:	b	13f90 <ftello64@plt+0x2708>
   145b8:	mov	r0, #1
   145bc:	movw	r1, #4456	; 0x1168
   145c0:	movw	r2, #5812	; 0x16b4
   145c4:	movw	ip, #6120	; 0x17e8
   145c8:	movt	r1, #4
   145cc:	movt	r2, #4
   145d0:	movt	ip, #4
   145d4:	ldr	r1, [r1]
   145d8:	ldr	r2, [r2]
   145dc:	sub	r1, r2, r1
   145e0:	ldm	ip, {r2, r3}
   145e4:	sub	r1, r1, r3
   145e8:	movw	r3, #6128	; 0x17f0
   145ec:	movt	r3, #4
   145f0:	add	r1, r1, r2
   145f4:	movw	r2, #5824	; 0x16c0
   145f8:	ldrb	r3, [r3]
   145fc:	movt	r2, #4
   14600:	ldr	r2, [r2]
   14604:	cmp	r3, #0
   14608:	movw	r3, #6084	; 0x17c4
   1460c:	movt	r3, #4
   14610:	subne	r1, r1, r2
   14614:	cmp	r0, #0
   14618:	mov	r7, r3
   1461c:	ldr	r3, [r3]
   14620:	ldr	r7, [r7, #4]
   14624:	sub	r1, r1, r7
   14628:	mov	r7, #32
   1462c:	subeq	r1, r1, r2
   14630:	add	r4, r1, r3
   14634:	cmp	r4, #1
   14638:	blt	14680 <ftello64@plt+0x2df8>
   1463c:	ldr	r0, [r6]
   14640:	ldr	r1, [r0, #20]
   14644:	ldr	r2, [r0, #24]
   14648:	cmp	r1, r2
   1464c:	bcs	1466c <ftello64@plt+0x2de4>
   14650:	add	r2, r1, #1
   14654:	str	r2, [r0, #20]
   14658:	strb	r7, [r1]
   1465c:	sub	r4, r4, #1
   14660:	cmp	r4, #0
   14664:	bgt	1463c <ftello64@plt+0x2db4>
   14668:	b	14680 <ftello64@plt+0x2df8>
   1466c:	mov	r1, #32
   14670:	bl	117d4 <__overflow@plt>
   14674:	movw	ip, #6120	; 0x17e8
   14678:	movt	ip, #4
   1467c:	b	1465c <ftello64@plt+0x2dd4>
   14680:	movw	r0, #6128	; 0x17f0
   14684:	movt	r0, #4
   14688:	ldrb	r0, [r0]
   1468c:	cmp	r0, #0
   14690:	beq	146b0 <ftello64@plt+0x2e28>
   14694:	movw	r0, #4464	; 0x1170
   14698:	ldr	r1, [r6]
   1469c:	movt	r0, #4
   146a0:	ldr	r0, [r0]
   146a4:	bl	114bc <fputs_unlocked@plt>
   146a8:	movw	ip, #6120	; 0x17e8
   146ac:	movt	ip, #4
   146b0:	ldm	ip, {r0, r1}
   146b4:	bl	154d8 <ftello64@plt+0x3c50>
   146b8:	movw	r0, #4456	; 0x1168
   146bc:	movt	r0, #4
   146c0:	ldr	r4, [r0]
   146c4:	cmp	r4, #1
   146c8:	bge	1470c <ftello64@plt+0x2e84>
   146cc:	b	14738 <ftello64@plt+0x2eb0>
   146d0:	add	r8, r8, #1
   146d4:	b	13624 <ftello64@plt+0x1d9c>
   146d8:	movw	r1, #6084	; 0x17c4
   146dc:	movw	r5, #4916	; 0x1334
   146e0:	movt	r1, #4
   146e4:	movt	r5, #4
   146e8:	ldr	r6, [r1, #4]
   146ec:	cmp	r6, r0
   146f0:	bhi	13a74 <ftello64@plt+0x21ec>
   146f4:	b	13b2c <ftello64@plt+0x22a4>
   146f8:	add	r7, r4, #1
   146fc:	b	13f90 <ftello64@plt+0x2708>
   14700:	mov	r1, #32
   14704:	bl	117d4 <__overflow@plt>
   14708:	b	1472c <ftello64@plt+0x2ea4>
   1470c:	ldr	r0, [r6]
   14710:	ldr	r1, [r0, #20]
   14714:	ldr	r2, [r0, #24]
   14718:	cmp	r1, r2
   1471c:	bcs	14700 <ftello64@plt+0x2e78>
   14720:	add	r2, r1, #1
   14724:	str	r2, [r0, #20]
   14728:	strb	r7, [r1]
   1472c:	sub	r4, r4, #1
   14730:	cmp	r4, #0
   14734:	bgt	1470c <ftello64@plt+0x2e84>
   14738:	movw	r0, #6108	; 0x17dc
   1473c:	movt	r0, #4
   14740:	mov	r1, r0
   14744:	ldr	r0, [r0]
   14748:	ldr	r1, [r1, #4]
   1474c:	bl	154d8 <ftello64@plt+0x3c50>
   14750:	movw	r0, #6116	; 0x17e4
   14754:	movt	r0, #4
   14758:	ldrb	r0, [r0]
   1475c:	cmp	r0, #0
   14760:	beq	14778 <ftello64@plt+0x2ef0>
   14764:	movw	r0, #4464	; 0x1170
   14768:	ldr	r1, [r6]
   1476c:	movt	r0, #4
   14770:	ldr	r0, [r0]
   14774:	bl	114bc <fputs_unlocked@plt>
   14778:	movw	r0, #6096	; 0x17d0
   1477c:	movt	r0, #4
   14780:	mov	r1, r0
   14784:	ldr	r0, [r0]
   14788:	ldr	r1, [r1, #4]
   1478c:	cmp	r0, r1
   14790:	bcs	1483c <ftello64@plt+0x2fb4>
   14794:	sub	r0, r0, r1
   14798:	movw	r1, #5812	; 0x16b4
   1479c:	movt	r1, #4
   147a0:	ldr	r1, [r1]
   147a4:	add	r0, r0, r1
   147a8:	movw	r1, #6108	; 0x17dc
   147ac:	movt	r1, #4
   147b0:	mov	r2, r1
   147b4:	ldr	r1, [r1]
   147b8:	ldr	r2, [r2, #4]
   147bc:	sub	r0, r0, r2
   147c0:	add	r4, r0, r1
   147c4:	movw	r0, #5824	; 0x16c0
   147c8:	movt	r0, #4
   147cc:	ldr	r1, [r0]
   147d0:	movw	r0, #6116	; 0x17e4
   147d4:	movt	r0, #4
   147d8:	ldrb	r0, [r0]
   147dc:	cmp	r0, #0
   147e0:	movw	r0, #6104	; 0x17d8
   147e4:	movt	r0, #4
   147e8:	subne	r4, r4, r1
   147ec:	ldrb	r0, [r0]
   147f0:	cmp	r0, #0
   147f4:	subne	r4, r4, r1
   147f8:	cmp	r4, #1
   147fc:	blt	14934 <ftello64@plt+0x30ac>
   14800:	ldr	r0, [r6]
   14804:	ldr	r1, [r0, #20]
   14808:	ldr	r2, [r0, #24]
   1480c:	cmp	r1, r2
   14810:	bcs	14830 <ftello64@plt+0x2fa8>
   14814:	add	r2, r1, #1
   14818:	str	r2, [r0, #20]
   1481c:	strb	r7, [r1]
   14820:	sub	r4, r4, #1
   14824:	cmp	r4, #0
   14828:	bgt	14800 <ftello64@plt+0x2f78>
   1482c:	b	14928 <ftello64@plt+0x30a0>
   14830:	mov	r1, #32
   14834:	bl	117d4 <__overflow@plt>
   14838:	b	14820 <ftello64@plt+0x2f98>
   1483c:	movw	r0, #4613	; 0x1205
   14840:	movw	r7, #5520	; 0x1590
   14844:	movw	ip, #6120	; 0x17e8
   14848:	mov	r8, #32
   1484c:	movt	r0, #4
   14850:	movt	r7, #4
   14854:	movt	ip, #4
   14858:	ldrb	r0, [r0]
   1485c:	cmp	r0, #0
   14860:	bne	14878 <ftello64@plt+0x2ff0>
   14864:	movw	r0, #4612	; 0x1204
   14868:	movt	r0, #4
   1486c:	ldrb	r0, [r0]
   14870:	cmp	r0, #1
   14874:	bne	13328 <ftello64@plt+0x1aa0>
   14878:	movw	r0, #4620	; 0x120c
   1487c:	movt	r0, #4
   14880:	ldrb	r0, [r0]
   14884:	cmp	r0, #1
   14888:	bne	14970 <ftello64@plt+0x30e8>
   1488c:	movw	r0, #6108	; 0x17dc
   14890:	movw	r2, #5812	; 0x16b4
   14894:	movt	r0, #4
   14898:	movt	r2, #4
   1489c:	mov	r1, r0
   148a0:	ldr	r2, [r2]
   148a4:	ldr	r0, [r0]
   148a8:	ldr	r1, [r1, #4]
   148ac:	sub	r1, r2, r1
   148b0:	add	r4, r1, r0
   148b4:	movw	r1, #6116	; 0x17e4
   148b8:	movw	r0, #5824	; 0x16c0
   148bc:	movt	r1, #4
   148c0:	movt	r0, #4
   148c4:	ldrb	r1, [r1]
   148c8:	ldr	r0, [r0]
   148cc:	cmp	r1, #0
   148d0:	subne	r4, r4, r0
   148d4:	cmp	r4, #1
   148d8:	blt	14970 <ftello64@plt+0x30e8>
   148dc:	ldr	r0, [r6]
   148e0:	ldr	r1, [r0, #20]
   148e4:	ldr	r2, [r0, #24]
   148e8:	cmp	r1, r2
   148ec:	bcs	1490c <ftello64@plt+0x3084>
   148f0:	add	r2, r1, #1
   148f4:	str	r2, [r0, #20]
   148f8:	strb	r8, [r1]
   148fc:	sub	r4, r4, #1
   14900:	cmp	r4, #0
   14904:	bgt	148dc <ftello64@plt+0x3054>
   14908:	b	14970 <ftello64@plt+0x30e8>
   1490c:	mov	r1, #32
   14910:	bl	117d4 <__overflow@plt>
   14914:	movw	ip, #6120	; 0x17e8
   14918:	movw	r7, #5520	; 0x1590
   1491c:	movt	ip, #4
   14920:	movt	r7, #4
   14924:	b	148fc <ftello64@plt+0x3074>
   14928:	movw	r0, #6104	; 0x17d8
   1492c:	movt	r0, #4
   14930:	ldrb	r0, [r0]
   14934:	movw	r4, #6096	; 0x17d0
   14938:	cmp	r0, #0
   1493c:	movt	r4, #4
   14940:	beq	14958 <ftello64@plt+0x30d0>
   14944:	movw	r0, #4464	; 0x1170
   14948:	ldr	r1, [r6]
   1494c:	movt	r0, #4
   14950:	ldr	r0, [r0]
   14954:	bl	114bc <fputs_unlocked@plt>
   14958:	ldm	r4, {r0, r1}
   1495c:	bl	154d8 <ftello64@plt+0x3c50>
   14960:	movw	r7, #5520	; 0x1590
   14964:	movw	ip, #6120	; 0x17e8
   14968:	movt	r7, #4
   1496c:	movt	ip, #4
   14970:	movw	r0, #4613	; 0x1205
   14974:	movt	r0, #4
   14978:	ldrb	r0, [r0]
   1497c:	cmp	r0, #0
   14980:	bne	14998 <ftello64@plt+0x3110>
   14984:	movw	r0, #4612	; 0x1204
   14988:	movt	r0, #4
   1498c:	ldrb	r0, [r0]
   14990:	cmp	r0, #1
   14994:	bne	13328 <ftello64@plt+0x1aa0>
   14998:	movw	r0, #4620	; 0x120c
   1499c:	movt	r0, #4
   149a0:	ldrb	r0, [r0]
   149a4:	cmp	r0, #1
   149a8:	bne	13328 <ftello64@plt+0x1aa0>
   149ac:	movw	r0, #4456	; 0x1168
   149b0:	mov	r7, #32
   149b4:	movt	r0, #4
   149b8:	ldr	r4, [r0]
   149bc:	cmp	r4, #1
   149c0:	blt	13310 <ftello64@plt+0x1a88>
   149c4:	ldr	r0, [r6]
   149c8:	ldr	r1, [r0, #20]
   149cc:	ldr	r2, [r0, #24]
   149d0:	cmp	r1, r2
   149d4:	bcs	149f4 <ftello64@plt+0x316c>
   149d8:	add	r2, r1, #1
   149dc:	str	r2, [r0, #20]
   149e0:	strb	r7, [r1]
   149e4:	sub	r4, r4, #1
   149e8:	cmp	r4, #0
   149ec:	bgt	149c4 <ftello64@plt+0x313c>
   149f0:	b	13310 <ftello64@plt+0x1a88>
   149f4:	mov	r1, #32
   149f8:	bl	117d4 <__overflow@plt>
   149fc:	b	149e4 <ftello64@plt+0x315c>
   14a00:	mov	r1, #10
   14a04:	bl	117d4 <__overflow@plt>
   14a08:	movw	ip, #6120	; 0x17e8
   14a0c:	movw	r7, #5520	; 0x1590
   14a10:	movt	ip, #4
   14a14:	movt	r7, #4
   14a18:	b	1334c <ftello64@plt+0x1ac4>
   14a1c:	mov	r1, #123	; 0x7b
   14a20:	bl	117d4 <__overflow@plt>
   14a24:	b	13ef8 <ftello64@plt+0x2670>
   14a28:	mov	r1, #125	; 0x7d
   14a2c:	bl	117d4 <__overflow@plt>
   14a30:	b	14010 <ftello64@plt+0x2788>
   14a34:	mov	r1, #10
   14a38:	bl	117d4 <__overflow@plt>
   14a3c:	movw	ip, #6120	; 0x17e8
   14a40:	movw	r7, #5520	; 0x1590
   14a44:	movt	ip, #4
   14a48:	movt	r7, #4
   14a4c:	b	13354 <ftello64@plt+0x1acc>
   14a50:	mov	r1, #34	; 0x22
   14a54:	bl	117d4 <__overflow@plt>
   14a58:	b	14238 <ftello64@plt+0x29b0>
   14a5c:	mov	r1, #34	; 0x22
   14a60:	bl	117d4 <__overflow@plt>
   14a64:	b	142a4 <ftello64@plt+0x2a1c>
   14a68:	mov	r1, #34	; 0x22
   14a6c:	bl	117d4 <__overflow@plt>
   14a70:	b	14310 <ftello64@plt+0x2a88>
   14a74:	mov	r1, #34	; 0x22
   14a78:	bl	117d4 <__overflow@plt>
   14a7c:	b	1436c <ftello64@plt+0x2ae4>
   14a80:	mov	r1, #10
   14a84:	bl	117d4 <__overflow@plt>
   14a88:	b	143ec <ftello64@plt+0x2b64>
   14a8c:	mov	r1, #123	; 0x7b
   14a90:	bl	117d4 <__overflow@plt>
   14a94:	b	14074 <ftello64@plt+0x27ec>
   14a98:	mov	r1, #125	; 0x7d
   14a9c:	bl	117d4 <__overflow@plt>
   14aa0:	b	140a0 <ftello64@plt+0x2818>
   14aa4:	mov	r1, #34	; 0x22
   14aa8:	bl	117d4 <__overflow@plt>
   14aac:	b	143c8 <ftello64@plt+0x2b40>
   14ab0:	mov	r1, #58	; 0x3a
   14ab4:	bl	117d4 <__overflow@plt>
   14ab8:	b	14130 <ftello64@plt+0x28a8>
   14abc:	mov	r0, #0
   14ac0:	sub	sp, fp, #28
   14ac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ac8:	movw	r0, #4592	; 0x11f0
   14acc:	movt	r0, #4
   14ad0:	ldrb	r0, [r0]
   14ad4:	cmp	r0, #0
   14ad8:	beq	14b04 <ftello64@plt+0x327c>
   14adc:	movw	r4, #5520	; 0x1590
   14ae0:	mov	r1, #1
   14ae4:	mov	r2, #256	; 0x100
   14ae8:	movt	r4, #4
   14aec:	mov	r0, r4
   14af0:	bl	11768 <memset@plt>
   14af4:	mov	r0, #0
   14af8:	strb	r0, [r4, #32]
   14afc:	strh	r0, [r4, #9]
   14b00:	b	12518 <ftello64@plt+0xc90>
   14b04:	mov	r4, #0
   14b08:	bl	116e4 <__ctype_b_loc@plt>
   14b0c:	movw	r1, #5520	; 0x1590
   14b10:	movt	r1, #4
   14b14:	ldr	r2, [r0]
   14b18:	add	r2, r2, r4
   14b1c:	add	r4, r4, #2
   14b20:	ldrh	r2, [r2]
   14b24:	cmp	r4, #512	; 0x200
   14b28:	ubfx	r2, r2, #10, #1
   14b2c:	strb	r2, [r1], #1
   14b30:	bne	14b14 <ftello64@plt+0x328c>
   14b34:	b	12518 <ftello64@plt+0xc90>
   14b38:	bl	153bc <ftello64@plt+0x3b34>
   14b3c:	movw	r1, #63182	; 0xf6ce
   14b40:	mov	r0, #0
   14b44:	mov	r2, #5
   14b48:	movt	r1, #2
   14b4c:	bl	115b8 <dcgettext@plt>
   14b50:	mov	r4, r0
   14b54:	ldr	r0, [r9]
   14b58:	bl	1825c <ftello64@plt+0x69d4>
   14b5c:	mov	r3, r0
   14b60:	mov	r0, #1
   14b64:	mov	r1, #0
   14b68:	mov	r2, r4
   14b6c:	bl	11660 <error@plt>
   14b70:	mov	r0, #1
   14b74:	bl	11990 <ftello64@plt+0x108>
   14b78:	movw	r0, #4472	; 0x1178
   14b7c:	movw	r1, #62446	; 0xf3ee
   14b80:	movt	r0, #4
   14b84:	movt	r1, #2
   14b88:	ldr	r4, [r0]
   14b8c:	movw	r0, #4580	; 0x11e4
   14b90:	movt	r0, #4
   14b94:	ldr	r5, [r0]
   14b98:	movw	r0, #62436	; 0xf3e4
   14b9c:	movt	r0, #2
   14ba0:	bl	16488 <ftello64@plt+0x4c00>
   14ba4:	movw	r2, #62422	; 0xf3d6
   14ba8:	mov	r1, #0
   14bac:	stm	sp, {r0, r1}
   14bb0:	movw	r1, #62313	; 0xf369
   14bb4:	mov	r0, r5
   14bb8:	mov	r3, r4
   14bbc:	movt	r1, #2
   14bc0:	movt	r2, #2
   14bc4:	bl	2ac58 <ftello64@plt+0x193d0>
   14bc8:	mov	r0, #0
   14bcc:	bl	116f0 <exit@plt>
   14bd0:	mov	r0, #0
   14bd4:	bl	11990 <ftello64@plt+0x108>
   14bd8:	movw	r1, #62368	; 0xf3a0
   14bdc:	movt	r1, #2
   14be0:	b	14bec <ftello64@plt+0x3364>
   14be4:	movw	r1, #62390	; 0xf3b6
   14be8:	movt	r1, #2
   14bec:	mov	r0, #0
   14bf0:	mov	r2, #5
   14bf4:	bl	115b8 <dcgettext@plt>
   14bf8:	mov	r4, r0
   14bfc:	ldr	r0, [r6]
   14c00:	b	14b58 <ftello64@plt+0x32d0>
   14c04:	movw	r1, #62465	; 0xf401
   14c08:	mov	r0, #0
   14c0c:	mov	r2, #5
   14c10:	mov	r4, r5
   14c14:	movt	r1, #2
   14c18:	bl	115b8 <dcgettext@plt>
   14c1c:	mov	r5, r0
   14c20:	ldr	r0, [r4]
   14c24:	ldr	r1, [sp, #52]	; 0x34
   14c28:	ldr	r0, [r1, r0, lsl #2]
   14c2c:	bl	1825c <ftello64@plt+0x69d4>
   14c30:	mov	r3, r0
   14c34:	mov	r0, #0
   14c38:	mov	r1, #0
   14c3c:	mov	r2, r5
   14c40:	bl	11660 <error@plt>
   14c44:	mov	r0, #1
   14c48:	bl	11990 <ftello64@plt+0x108>
   14c4c:	bl	1172c <__errno_location@plt>
   14c50:	ldr	r1, [r5]
   14c54:	ldr	r2, [r4, r1, lsl #2]
   14c58:	ldr	r4, [r0]
   14c5c:	mov	r0, #0
   14c60:	mov	r1, #3
   14c64:	bl	17fb0 <ftello64@plt+0x6728>
   14c68:	movw	r2, #63806	; 0xf93e
   14c6c:	mov	r3, r0
   14c70:	mov	r0, #1
   14c74:	mov	r1, r4
   14c78:	movt	r2, #2
   14c7c:	bl	11660 <error@plt>
   14c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c84:	add	fp, sp, #28
   14c88:	sub	sp, sp, #4
   14c8c:	mov	r4, r0
   14c90:	ldrb	r0, [r0]
   14c94:	cmp	r0, #0
   14c98:	beq	14ff8 <ftello64@plt+0x3770>
   14c9c:	mov	r5, #92	; 0x5c
   14ca0:	mov	r6, #7
   14ca4:	mov	r7, #13
   14ca8:	mov	r8, #9
   14cac:	mov	r9, #11
   14cb0:	mov	r1, r4
   14cb4:	b	14cc8 <ftello64@plt+0x3440>
   14cb8:	strb	r0, [r4], #1
   14cbc:	ldrb	r0, [r1]
   14cc0:	cmp	r0, #0
   14cc4:	beq	14ff8 <ftello64@plt+0x3770>
   14cc8:	uxtb	r2, r0
   14ccc:	mov	sl, r1
   14cd0:	add	r1, r1, #1
   14cd4:	cmp	r2, #92	; 0x5c
   14cd8:	bne	14cb8 <ftello64@plt+0x3430>
   14cdc:	ldrb	r1, [r1]
   14ce0:	sub	r0, r1, #48	; 0x30
   14ce4:	cmp	r0, #72	; 0x48
   14ce8:	bhi	14ee4 <ftello64@plt+0x365c>
   14cec:	add	r1, pc, #0
   14cf0:	ldr	pc, [r1, r0, lsl #2]
   14cf4:	andeq	r4, r1, r8, lsl lr
   14cf8:	andeq	r4, r1, ip, ror #29
   14cfc:	andeq	r4, r1, ip, ror #29
   14d00:	andeq	r4, r1, ip, ror #29
   14d04:	andeq	r4, r1, ip, ror #29
   14d08:	andeq	r4, r1, ip, ror #29
   14d0c:	andeq	r4, r1, ip, ror #29
   14d10:	andeq	r4, r1, ip, ror #29
   14d14:	andeq	r4, r1, ip, ror #29
   14d18:	andeq	r4, r1, ip, ror #29
   14d1c:	andeq	r4, r1, ip, ror #29
   14d20:	andeq	r4, r1, ip, ror #29
   14d24:	andeq	r4, r1, ip, ror #29
   14d28:	andeq	r4, r1, ip, ror #29
   14d2c:	andeq	r4, r1, ip, ror #29
   14d30:	andeq	r4, r1, ip, ror #29
   14d34:	andeq	r4, r1, ip, ror #29
   14d38:	andeq	r4, r1, ip, ror #29
   14d3c:	andeq	r4, r1, ip, ror #29
   14d40:	andeq	r4, r1, ip, ror #29
   14d44:	andeq	r4, r1, ip, ror #29
   14d48:	andeq	r4, r1, ip, ror #29
   14d4c:	andeq	r4, r1, ip, ror #29
   14d50:	andeq	r4, r1, ip, ror #29
   14d54:	andeq	r4, r1, ip, ror #29
   14d58:	andeq	r4, r1, ip, ror #29
   14d5c:	andeq	r4, r1, ip, ror #29
   14d60:	andeq	r4, r1, ip, ror #29
   14d64:	andeq	r4, r1, ip, ror #29
   14d68:	andeq	r4, r1, ip, ror #29
   14d6c:	andeq	r4, r1, ip, ror #29
   14d70:	andeq	r4, r1, ip, ror #29
   14d74:	andeq	r4, r1, ip, ror #29
   14d78:	andeq	r4, r1, ip, ror #29
   14d7c:	andeq	r4, r1, ip, ror #29
   14d80:	andeq	r4, r1, ip, ror #29
   14d84:	andeq	r4, r1, ip, ror #29
   14d88:	andeq	r4, r1, ip, ror #29
   14d8c:	andeq	r4, r1, ip, ror #29
   14d90:	andeq	r4, r1, ip, ror #29
   14d94:	andeq	r4, r1, ip, ror #29
   14d98:	andeq	r4, r1, ip, ror #29
   14d9c:	andeq	r4, r1, ip, ror #29
   14da0:	andeq	r4, r1, ip, ror #29
   14da4:	andeq	r4, r1, ip, ror #29
   14da8:	andeq	r4, r1, ip, ror #29
   14dac:	andeq	r4, r1, ip, ror #29
   14db0:	andeq	r4, r1, ip, ror #29
   14db4:	andeq	r4, r1, ip, ror #29
   14db8:	andeq	r4, r1, r8, lsl #29
   14dbc:	muleq	r1, r0, lr
   14dc0:	andeq	r4, r1, r8, ror #31
   14dc4:	andeq	r4, r1, ip, ror #29
   14dc8:	andeq	r4, r1, ip, ror #29
   14dcc:	andeq	r4, r1, r4, ror lr
   14dd0:	andeq	r4, r1, ip, ror #29
   14dd4:	andeq	r4, r1, ip, ror #29
   14dd8:	andeq	r4, r1, ip, ror #29
   14ddc:	andeq	r4, r1, ip, ror #29
   14de0:	andeq	r4, r1, ip, ror #29
   14de4:	andeq	r4, r1, ip, ror #29
   14de8:	andeq	r4, r1, ip, ror #29
   14dec:	muleq	r1, ip, lr
   14df0:	andeq	r4, r1, ip, ror #29
   14df4:	andeq	r4, r1, ip, ror #29
   14df8:	andeq	r4, r1, ip, ror #29
   14dfc:	andeq	r4, r1, r8, lsr #29
   14e00:	andeq	r4, r1, ip, ror #29
   14e04:			; <UNDEFINED> instruction: 0x00014eb0
   14e08:	andeq	r4, r1, ip, ror #29
   14e0c:	andeq	r4, r1, r0, lsl #29
   14e10:	andeq	r4, r1, ip, ror #29
   14e14:			; <UNDEFINED> instruction: 0x00014eb8
   14e18:	mov	r1, sl
   14e1c:	mov	r0, #0
   14e20:	ldrb	r2, [r1, #2]!
   14e24:	and	r3, r2, #248	; 0xf8
   14e28:	cmp	r3, #48	; 0x30
   14e2c:	bne	14cb8 <ftello64@plt+0x3430>
   14e30:	mov	r1, sl
   14e34:	sub	r0, r2, #48	; 0x30
   14e38:	ldrb	r2, [r1, #3]!
   14e3c:	and	r3, r2, #248	; 0xf8
   14e40:	cmp	r3, #48	; 0x30
   14e44:	bne	14cb8 <ftello64@plt+0x3430>
   14e48:	mov	r1, sl
   14e4c:	add	r0, r2, r0, lsl #3
   14e50:	ldrb	r2, [r1, #4]!
   14e54:	sub	r0, r0, #48	; 0x30
   14e58:	and	r3, r2, #248	; 0xf8
   14e5c:	cmp	r3, #48	; 0x30
   14e60:	bne	14cb8 <ftello64@plt+0x3430>
   14e64:	add	r0, r2, r0, lsl #3
   14e68:	add	r1, sl, #5
   14e6c:	sub	r0, r0, #48	; 0x30
   14e70:	b	14cb8 <ftello64@plt+0x3430>
   14e74:	mov	r0, #12
   14e78:	strb	r0, [r4], #1
   14e7c:	b	14efc <ftello64@plt+0x3674>
   14e80:	strb	r9, [r4], #1
   14e84:	b	14efc <ftello64@plt+0x3674>
   14e88:	strb	r6, [r4], #1
   14e8c:	b	14efc <ftello64@plt+0x3674>
   14e90:	mov	r0, #8
   14e94:	strb	r0, [r4], #1
   14e98:	b	14efc <ftello64@plt+0x3674>
   14e9c:	mov	r0, #10
   14ea0:	strb	r0, [r4], #1
   14ea4:	b	14efc <ftello64@plt+0x3674>
   14ea8:	strb	r7, [r4], #1
   14eac:	b	14efc <ftello64@plt+0x3674>
   14eb0:	strb	r8, [r4], #1
   14eb4:	b	14efc <ftello64@plt+0x3674>
   14eb8:	bl	116e4 <__ctype_b_loc@plt>
   14ebc:	mov	r1, sl
   14ec0:	ldr	r0, [r0]
   14ec4:	ldrb	r2, [r1, #2]!
   14ec8:	add	r3, r0, r2, lsl #1
   14ecc:	ldrb	r3, [r3, #1]
   14ed0:	tst	r3, #16
   14ed4:	bne	14f04 <ftello64@plt+0x367c>
   14ed8:	movw	r0, #30812	; 0x785c
   14edc:	strh	r0, [r4], #2
   14ee0:	b	14cbc <ftello64@plt+0x3434>
   14ee4:	cmp	r1, #0
   14ee8:	beq	14ff8 <ftello64@plt+0x3770>
   14eec:	strb	r5, [r4]
   14ef0:	ldrb	r0, [sl, #1]
   14ef4:	strb	r0, [r4, #1]
   14ef8:	add	r4, r4, #2
   14efc:	add	r1, sl, #2
   14f00:	b	14cbc <ftello64@plt+0x3434>
   14f04:	sub	r1, r2, #97	; 0x61
   14f08:	uxtb	r3, r1
   14f0c:	mvn	r1, #86	; 0x56
   14f10:	cmp	r3, #6
   14f14:	bcc	14f2c <ftello64@plt+0x36a4>
   14f18:	sub	r1, r2, #65	; 0x41
   14f1c:	uxtb	r1, r1
   14f20:	cmp	r1, #6
   14f24:	mvn	r1, #47	; 0x2f
   14f28:	mvncc	r1, #54	; 0x36
   14f2c:	add	r2, r1, r2
   14f30:	mov	r1, sl
   14f34:	ldrb	r3, [r1, #3]!
   14f38:	add	r6, r0, r3, lsl #1
   14f3c:	ldrb	r6, [r6, #1]
   14f40:	tst	r6, #16
   14f44:	bne	14f50 <ftello64@plt+0x36c8>
   14f48:	mov	r6, #7
   14f4c:	b	14fa0 <ftello64@plt+0x3718>
   14f50:	lsl	r1, r2, #4
   14f54:	sub	r2, r3, #97	; 0x61
   14f58:	uxtb	r6, r2
   14f5c:	mvn	r2, #86	; 0x56
   14f60:	cmp	r6, #6
   14f64:	bcc	14f7c <ftello64@plt+0x36f4>
   14f68:	sub	r2, r3, #65	; 0x41
   14f6c:	uxtb	r2, r2
   14f70:	cmp	r2, #6
   14f74:	mvn	r2, #47	; 0x2f
   14f78:	mvncc	r2, #54	; 0x36
   14f7c:	add	r2, r2, r3
   14f80:	mov	r6, #7
   14f84:	add	r2, r2, r1
   14f88:	mov	r1, sl
   14f8c:	ldrb	r3, [r1, #4]!
   14f90:	add	r0, r0, r3, lsl #1
   14f94:	ldrb	r0, [r0, #1]
   14f98:	tst	r0, #16
   14f9c:	bne	14fa8 <ftello64@plt+0x3720>
   14fa0:	strb	r2, [r4], #1
   14fa4:	b	14cbc <ftello64@plt+0x3434>
   14fa8:	sub	r1, r3, #97	; 0x61
   14fac:	lsl	r0, r2, #4
   14fb0:	uxtb	r2, r1
   14fb4:	mvn	r1, #86	; 0x56
   14fb8:	cmp	r2, #6
   14fbc:	bcc	14fd4 <ftello64@plt+0x374c>
   14fc0:	sub	r1, r3, #65	; 0x41
   14fc4:	uxtb	r1, r1
   14fc8:	cmp	r1, #6
   14fcc:	mvn	r1, #47	; 0x2f
   14fd0:	mvncc	r1, #54	; 0x36
   14fd4:	add	r1, r1, r3
   14fd8:	add	r2, r1, r0
   14fdc:	add	r1, sl, #5
   14fe0:	strb	r2, [r4], #1
   14fe4:	b	14cbc <ftello64@plt+0x3434>
   14fe8:	add	r0, sl, #2
   14fec:	ldrb	r1, [r0], #1
   14ff0:	cmp	r1, #0
   14ff4:	bne	14fec <ftello64@plt+0x3764>
   14ff8:	mov	r0, #0
   14ffc:	strb	r0, [r4]
   15000:	sub	sp, fp, #28
   15004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15008:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1500c:	add	fp, sp, #24
   15010:	sub	sp, sp, #8
   15014:	mov	r9, r1
   15018:	mov	r1, sp
   1501c:	bl	15168 <ftello64@plt+0x38e0>
   15020:	mov	r1, #0
   15024:	mov	r8, r9
   15028:	mov	r0, #0
   1502c:	str	r1, [r9, #8]
   15030:	str	r1, [r9]
   15034:	str	r1, [r8, #4]!
   15038:	ldr	r7, [sp]
   1503c:	ldr	r6, [sp, #4]
   15040:	cmp	r7, r6
   15044:	bcs	15150 <ftello64@plt+0x38c8>
   15048:	mov	r0, #0
   1504c:	mov	ip, #0
   15050:	mov	r3, #0
   15054:	mov	r1, #0
   15058:	cmp	r7, r6
   1505c:	bcs	1506c <ftello64@plt+0x37e4>
   15060:	b	1507c <ftello64@plt+0x37f4>
   15064:	add	r7, r5, #1
   15068:	mov	r3, r2
   1506c:	cmp	r7, r6
   15070:	bcs	15150 <ftello64@plt+0x38c8>
   15074:	cmp	r7, r6
   15078:	bcs	1506c <ftello64@plt+0x37e4>
   1507c:	ldrb	r2, [r7]
   15080:	mov	r4, #1
   15084:	mov	r5, r7
   15088:	cmp	r2, #10
   1508c:	beq	150c8 <ftello64@plt+0x3840>
   15090:	add	r2, r7, #1
   15094:	mov	r4, r2
   15098:	cmp	r6, r2
   1509c:	beq	150b8 <ftello64@plt+0x3830>
   150a0:	mov	r2, r4
   150a4:	ldrb	r5, [r2], #1
   150a8:	cmp	r5, #10
   150ac:	bne	15094 <ftello64@plt+0x380c>
   150b0:	sub	r5, r2, #1
   150b4:	b	150bc <ftello64@plt+0x3834>
   150b8:	mov	r5, r6
   150bc:	cmp	r4, r6
   150c0:	mov	r4, #0
   150c4:	movwcc	r4, #1
   150c8:	cmp	r5, r7
   150cc:	bls	15138 <ftello64@plt+0x38b0>
   150d0:	ldr	r2, [r8]
   150d4:	cmp	r1, r2
   150d8:	mov	r2, ip
   150dc:	bne	15100 <ftello64@plt+0x3878>
   150e0:	mov	r0, r3
   150e4:	mov	r1, r8
   150e8:	mov	r2, #8
   150ec:	bl	2b038 <ftello64@plt+0x197b0>
   150f0:	str	r0, [r9]
   150f4:	mov	r2, r0
   150f8:	mov	ip, r0
   150fc:	ldr	r1, [r9, #8]
   15100:	mov	r3, r0
   15104:	cmp	r4, #0
   15108:	str	r7, [r3, r1, lsl #3]!
   1510c:	sub	r7, r5, r7
   15110:	add	r1, r1, #1
   15114:	str	r7, [r3, #4]
   15118:	str	r1, [r9, #8]
   1511c:	bne	15064 <ftello64@plt+0x37dc>
   15120:	mov	r3, r2
   15124:	mov	ip, r2
   15128:	mov	r7, r5
   1512c:	cmp	r7, r6
   15130:	bcc	15074 <ftello64@plt+0x37ec>
   15134:	b	15150 <ftello64@plt+0x38c8>
   15138:	cmp	r4, #0
   1513c:	mov	r2, r3
   15140:	bne	15064 <ftello64@plt+0x37dc>
   15144:	mov	r7, r5
   15148:	cmp	r7, r6
   1514c:	bcc	15074 <ftello64@plt+0x37ec>
   15150:	movw	r3, #21252	; 0x5304
   15154:	mov	r2, #8
   15158:	movt	r3, #1
   1515c:	sub	sp, fp, #24
   15160:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   15164:	b	11834 <qsort@plt>
   15168:	push	{r4, r5, r6, r7, fp, lr}
   1516c:	add	fp, sp, #16
   15170:	sub	sp, sp, #8
   15174:	movw	r6, #4576	; 0x11e0
   15178:	mov	r4, r1
   1517c:	mov	r5, r0
   15180:	cmp	r0, #0
   15184:	movt	r6, #4
   15188:	beq	151c8 <ftello64@plt+0x3940>
   1518c:	ldrb	r0, [r5]
   15190:	cmp	r0, #0
   15194:	beq	151c8 <ftello64@plt+0x3940>
   15198:	movw	r1, #63904	; 0xf9a0
   1519c:	mov	r0, r5
   151a0:	movt	r1, #2
   151a4:	bl	11510 <strcmp@plt>
   151a8:	cmp	r0, #0
   151ac:	beq	151c8 <ftello64@plt+0x3940>
   151b0:	add	r2, sp, #4
   151b4:	mov	r0, r5
   151b8:	mov	r1, #0
   151bc:	mov	r7, #0
   151c0:	bl	18668 <ftello64@plt+0x6de0>
   151c4:	b	151dc <ftello64@plt+0x3954>
   151c8:	ldr	r0, [r6]
   151cc:	add	r2, sp, #4
   151d0:	mov	r1, #0
   151d4:	bl	183a8 <ftello64@plt+0x6b20>
   151d8:	mov	r7, #1
   151dc:	cmp	r0, #0
   151e0:	str	r0, [r4]
   151e4:	beq	15210 <ftello64@plt+0x3988>
   151e8:	cmp	r7, #0
   151ec:	beq	151fc <ftello64@plt+0x3974>
   151f0:	ldr	r0, [r6]
   151f4:	bl	11810 <clearerr_unlocked@plt>
   151f8:	ldr	r0, [r4]
   151fc:	ldr	r1, [sp, #4]
   15200:	add	r0, r0, r1
   15204:	str	r0, [r4, #4]
   15208:	sub	sp, fp, #16
   1520c:	pop	{r4, r5, r6, r7, fp, pc}
   15210:	movw	r0, #63904	; 0xf9a0
   15214:	cmp	r7, #0
   15218:	movt	r0, #2
   1521c:	movne	r5, r0
   15220:	bl	1172c <__errno_location@plt>
   15224:	ldr	r4, [r0]
   15228:	mov	r0, #0
   1522c:	mov	r1, #3
   15230:	mov	r2, r5
   15234:	bl	17fb0 <ftello64@plt+0x6728>
   15238:	movw	r2, #63806	; 0xf93e
   1523c:	mov	r3, r0
   15240:	mov	r0, #1
   15244:	mov	r1, r4
   15248:	movt	r2, #2
   1524c:	bl	11660 <error@plt>
   15250:	push	{r4, r5, r6, sl, fp, lr}
   15254:	add	fp, sp, #16
   15258:	sub	sp, sp, #8
   1525c:	mov	r1, #0
   15260:	mov	r6, r0
   15264:	movw	r3, #5264	; 0x1490
   15268:	add	r2, r0, #36	; 0x24
   1526c:	str	r1, [r0, #8]
   15270:	str	r1, [r6, #4]!
   15274:	movw	r1, #4600	; 0x11f8
   15278:	movt	r3, #4
   1527c:	movt	r1, #4
   15280:	ldrb	r1, [r1]
   15284:	str	r2, [r0, #20]
   15288:	cmp	r1, #0
   1528c:	moveq	r3, r1
   15290:	str	r3, [r0, #24]
   15294:	ldr	r4, [r0]
   15298:	mov	r0, r4
   1529c:	bl	11714 <strlen@plt>
   152a0:	mov	r1, r0
   152a4:	mov	r0, r4
   152a8:	mov	r2, r6
   152ac:	bl	18720 <ftello64@plt+0x6e98>
   152b0:	cmp	r0, #0
   152b4:	bne	152c8 <ftello64@plt+0x3a40>
   152b8:	mov	r0, r6
   152bc:	sub	sp, fp, #16
   152c0:	pop	{r4, r5, r6, sl, fp, lr}
   152c4:	b	19cb0 <ftello64@plt+0x8428>
   152c8:	movw	r1, #63163	; 0xf6bb
   152cc:	mov	r5, r0
   152d0:	mov	r0, #0
   152d4:	mov	r2, #5
   152d8:	movt	r1, #2
   152dc:	bl	115b8 <dcgettext@plt>
   152e0:	mov	r6, r0
   152e4:	mov	r0, r4
   152e8:	bl	1825c <ftello64@plt+0x69d4>
   152ec:	str	r0, [sp]
   152f0:	mov	r0, #1
   152f4:	mov	r1, #0
   152f8:	mov	r2, r6
   152fc:	mov	r3, r5
   15300:	bl	11660 <error@plt>
   15304:	push	{r4, r5, r6, sl, fp, lr}
   15308:	add	fp, sp, #16
   1530c:	movw	r2, #4600	; 0x11f8
   15310:	ldr	lr, [r1, #4]
   15314:	ldr	ip, [r0, #4]
   15318:	movt	r2, #4
   1531c:	ldrb	r2, [r2]
   15320:	cmp	ip, lr
   15324:	mov	r3, lr
   15328:	movlt	r3, ip
   1532c:	cmp	r2, #0
   15330:	beq	15378 <ftello64@plt+0x3af0>
   15334:	cmp	r3, #1
   15338:	blt	153a8 <ftello64@plt+0x3b20>
   1533c:	ldr	r1, [r1]
   15340:	ldr	r2, [r0]
   15344:	movw	r5, #5264	; 0x1490
   15348:	mov	r4, #0
   1534c:	movt	r5, #4
   15350:	ldrb	r0, [r1, r4]
   15354:	ldrb	r6, [r2, r4]
   15358:	ldrb	r0, [r5, r0]
   1535c:	ldrb	r6, [r5, r6]
   15360:	subs	r0, r6, r0
   15364:	bne	153b8 <ftello64@plt+0x3b30>
   15368:	add	r4, r4, #1
   1536c:	cmp	r4, r3
   15370:	blt	15350 <ftello64@plt+0x3ac8>
   15374:	b	153a8 <ftello64@plt+0x3b20>
   15378:	cmp	r3, #1
   1537c:	blt	153a8 <ftello64@plt+0x3b20>
   15380:	ldr	r1, [r1]
   15384:	ldr	r2, [r0]
   15388:	mov	r4, #0
   1538c:	ldrb	r0, [r1, r4]
   15390:	ldrb	r5, [r2, r4]
   15394:	subs	r0, r5, r0
   15398:	bne	153b8 <ftello64@plt+0x3b30>
   1539c:	add	r4, r4, #1
   153a0:	cmp	r4, r3
   153a4:	blt	1538c <ftello64@plt+0x3b04>
   153a8:	cmp	ip, lr
   153ac:	mov	r0, #0
   153b0:	movwgt	r0, #1
   153b4:	mvnlt	r0, #0
   153b8:	pop	{r4, r5, r6, sl, fp, pc}
   153bc:	push	{fp, lr}
   153c0:	mov	fp, sp
   153c4:	bl	1172c <__errno_location@plt>
   153c8:	movw	r1, #63239	; 0xf707
   153cc:	ldr	r4, [r0]
   153d0:	mov	r0, #0
   153d4:	mov	r2, #5
   153d8:	movt	r1, #2
   153dc:	bl	115b8 <dcgettext@plt>
   153e0:	mov	r2, r0
   153e4:	mov	r0, #1
   153e8:	mov	r1, r4
   153ec:	bl	11660 <error@plt>
   153f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   153f4:	add	fp, sp, #24
   153f8:	movw	r2, #4600	; 0x11f8
   153fc:	ldr	lr, [r1, #4]
   15400:	ldr	ip, [r0, #4]
   15404:	movt	r2, #4
   15408:	ldrb	r2, [r2]
   1540c:	cmp	ip, lr
   15410:	mov	r3, lr
   15414:	movlt	r3, ip
   15418:	cmp	r2, #0
   1541c:	beq	15464 <ftello64@plt+0x3bdc>
   15420:	cmp	r3, #1
   15424:	blt	15494 <ftello64@plt+0x3c0c>
   15428:	ldr	r8, [r1]
   1542c:	ldr	r4, [r0]
   15430:	movw	r7, #5264	; 0x1490
   15434:	mov	r5, #0
   15438:	movt	r7, #4
   1543c:	ldrb	r6, [r8, r5]
   15440:	ldrb	r2, [r4, r5]
   15444:	ldrb	r6, [r7, r6]
   15448:	ldrb	r2, [r7, r2]
   1544c:	subs	r6, r2, r6
   15450:	bne	154a8 <ftello64@plt+0x3c20>
   15454:	add	r5, r5, #1
   15458:	cmp	r5, r3
   1545c:	blt	1543c <ftello64@plt+0x3bb4>
   15460:	b	15494 <ftello64@plt+0x3c0c>
   15464:	cmp	r3, #1
   15468:	blt	15494 <ftello64@plt+0x3c0c>
   1546c:	ldr	r2, [r1]
   15470:	ldr	r4, [r0]
   15474:	mov	r5, #0
   15478:	ldrb	r6, [r2, r5]
   1547c:	ldrb	r7, [r4, r5]
   15480:	subs	r6, r7, r6
   15484:	bne	154a8 <ftello64@plt+0x3c20>
   15488:	add	r5, r5, #1
   1548c:	cmp	r5, r3
   15490:	blt	15478 <ftello64@plt+0x3bf0>
   15494:	cmp	ip, lr
   15498:	mov	r6, #0
   1549c:	mvn	r2, #0
   154a0:	movwgt	r6, #1
   154a4:	blt	154d0 <ftello64@plt+0x3c48>
   154a8:	cmp	r6, #0
   154ac:	mov	r2, r6
   154b0:	bne	154d0 <ftello64@plt+0x3c48>
   154b4:	ldr	r1, [r1]
   154b8:	ldr	r0, [r0]
   154bc:	mvn	r2, #0
   154c0:	cmp	r0, r1
   154c4:	bcc	154d0 <ftello64@plt+0x3c48>
   154c8:	mov	r2, #0
   154cc:	movwhi	r2, #1
   154d0:	mov	r0, r2
   154d4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   154d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   154dc:	add	fp, sp, #28
   154e0:	sub	sp, sp, #4
   154e4:	cmp	r0, r1
   154e8:	bcs	15758 <ftello64@plt+0x3ed0>
   154ec:	movw	sl, #5828	; 0x16c4
   154f0:	movw	r6, #4580	; 0x11e4
   154f4:	mov	r4, r1
   154f8:	mov	r5, r0
   154fc:	mov	r8, #34	; 0x22
   15500:	mov	r9, #92	; 0x5c
   15504:	movt	sl, #4
   15508:	movt	r6, #4
   1550c:	b	1552c <ftello64@plt+0x3ca4>
   15510:	ldr	r1, [r6]
   15514:	movw	r0, #63287	; 0xf737
   15518:	movt	r0, #2
   1551c:	bl	114bc <fputs_unlocked@plt>
   15520:	add	r5, r5, #1
   15524:	cmp	r4, r5
   15528:	beq	15758 <ftello64@plt+0x3ed0>
   1552c:	ldrb	r7, [r5]
   15530:	ldrb	r0, [sl, r7]
   15534:	cmp	r0, #0
   15538:	beq	15668 <ftello64@plt+0x3de0>
   1553c:	sub	r0, r7, #34	; 0x22
   15540:	cmp	r0, #61	; 0x3d
   15544:	bhi	1568c <ftello64@plt+0x3e04>
   15548:	add	r1, pc, #0
   1554c:	ldr	pc, [r1, r0, lsl #2]
   15550:	ldrdeq	r5, [r1], -r8
   15554:	andeq	r5, r1, r8, asr #12
   15558:	andeq	r5, r1, r8, asr #12
   1555c:	andeq	r5, r1, r8, asr #12
   15560:	andeq	r5, r1, r8, asr #12
   15564:			; <UNDEFINED> instruction: 0x000156b0
   15568:			; <UNDEFINED> instruction: 0x000156b0
   1556c:			; <UNDEFINED> instruction: 0x000156b0
   15570:			; <UNDEFINED> instruction: 0x000156b0
   15574:			; <UNDEFINED> instruction: 0x000156b0
   15578:			; <UNDEFINED> instruction: 0x000156b0
   1557c:			; <UNDEFINED> instruction: 0x000156b0
   15580:			; <UNDEFINED> instruction: 0x000156b0
   15584:			; <UNDEFINED> instruction: 0x000156b0
   15588:			; <UNDEFINED> instruction: 0x000156b0
   1558c:			; <UNDEFINED> instruction: 0x000156b0
   15590:			; <UNDEFINED> instruction: 0x000156b0
   15594:			; <UNDEFINED> instruction: 0x000156b0
   15598:			; <UNDEFINED> instruction: 0x000156b0
   1559c:			; <UNDEFINED> instruction: 0x000156b0
   155a0:			; <UNDEFINED> instruction: 0x000156b0
   155a4:			; <UNDEFINED> instruction: 0x000156b0
   155a8:			; <UNDEFINED> instruction: 0x000156b0
   155ac:			; <UNDEFINED> instruction: 0x000156b0
   155b0:			; <UNDEFINED> instruction: 0x000156b0
   155b4:			; <UNDEFINED> instruction: 0x000156b0
   155b8:			; <UNDEFINED> instruction: 0x000156b0
   155bc:			; <UNDEFINED> instruction: 0x000156b0
   155c0:			; <UNDEFINED> instruction: 0x000156b0
   155c4:			; <UNDEFINED> instruction: 0x000156b0
   155c8:			; <UNDEFINED> instruction: 0x000156b0
   155cc:			; <UNDEFINED> instruction: 0x000156b0
   155d0:			; <UNDEFINED> instruction: 0x000156b0
   155d4:			; <UNDEFINED> instruction: 0x000156b0
   155d8:			; <UNDEFINED> instruction: 0x000156b0
   155dc:			; <UNDEFINED> instruction: 0x000156b0
   155e0:			; <UNDEFINED> instruction: 0x000156b0
   155e4:			; <UNDEFINED> instruction: 0x000156b0
   155e8:			; <UNDEFINED> instruction: 0x000156b0
   155ec:			; <UNDEFINED> instruction: 0x000156b0
   155f0:			; <UNDEFINED> instruction: 0x000156b0
   155f4:			; <UNDEFINED> instruction: 0x000156b0
   155f8:			; <UNDEFINED> instruction: 0x000156b0
   155fc:			; <UNDEFINED> instruction: 0x000156b0
   15600:			; <UNDEFINED> instruction: 0x000156b0
   15604:			; <UNDEFINED> instruction: 0x000156b0
   15608:			; <UNDEFINED> instruction: 0x000156b0
   1560c:			; <UNDEFINED> instruction: 0x000156b0
   15610:			; <UNDEFINED> instruction: 0x000156b0
   15614:			; <UNDEFINED> instruction: 0x000156b0
   15618:			; <UNDEFINED> instruction: 0x000156b0
   1561c:			; <UNDEFINED> instruction: 0x000156b0
   15620:			; <UNDEFINED> instruction: 0x000156b0
   15624:			; <UNDEFINED> instruction: 0x000156b0
   15628:			; <UNDEFINED> instruction: 0x000156b0
   1562c:			; <UNDEFINED> instruction: 0x000156b0
   15630:			; <UNDEFINED> instruction: 0x000156b0
   15634:			; <UNDEFINED> instruction: 0x000156b0
   15638:	andeq	r5, r1, r0, lsl r5
   1563c:			; <UNDEFINED> instruction: 0x000156b0
   15640:			; <UNDEFINED> instruction: 0x000156b0
   15644:	andeq	r5, r1, r8, asr #12
   15648:	ldr	r0, [r6]
   1564c:	ldr	r1, [r0, #20]
   15650:	ldr	r2, [r0, #24]
   15654:	cmp	r1, r2
   15658:	bcs	15728 <ftello64@plt+0x3ea0>
   1565c:	add	r2, r1, #1
   15660:	str	r2, [r0, #20]
   15664:	strb	r9, [r1]
   15668:	ldr	r0, [r6]
   1566c:	ldr	r1, [r0, #20]
   15670:	ldr	r2, [r0, #24]
   15674:	cmp	r1, r2
   15678:	bcs	1571c <ftello64@plt+0x3e94>
   1567c:	add	r2, r1, #1
   15680:	str	r2, [r0, #20]
   15684:	strb	r7, [r1]
   15688:	b	15520 <ftello64@plt+0x3c98>
   1568c:	cmp	r7, #123	; 0x7b
   15690:	cmpne	r7, #125	; 0x7d
   15694:	bne	156b0 <ftello64@plt+0x3e28>
   15698:	movw	r1, #63281	; 0xf731
   1569c:	mov	r0, #1
   156a0:	mov	r2, r7
   156a4:	movt	r1, #2
   156a8:	bl	11780 <__printf_chk@plt>
   156ac:	b	15520 <ftello64@plt+0x3c98>
   156b0:	ldr	r0, [r6]
   156b4:	ldr	r1, [r0, #20]
   156b8:	ldr	r2, [r0, #24]
   156bc:	cmp	r1, r2
   156c0:	bcs	15734 <ftello64@plt+0x3eac>
   156c4:	add	r2, r1, #1
   156c8:	str	r2, [r0, #20]
   156cc:	mov	r0, #32
   156d0:	strb	r0, [r1]
   156d4:	b	15520 <ftello64@plt+0x3c98>
   156d8:	ldr	r0, [r6]
   156dc:	ldr	r1, [r0, #20]
   156e0:	ldr	r2, [r0, #24]
   156e4:	cmp	r1, r2
   156e8:	bcs	15740 <ftello64@plt+0x3eb8>
   156ec:	add	r2, r1, #1
   156f0:	str	r2, [r0, #20]
   156f4:	strb	r8, [r1]
   156f8:	ldr	r0, [r6]
   156fc:	ldr	r1, [r0, #20]
   15700:	ldr	r2, [r0, #24]
   15704:	cmp	r1, r2
   15708:	bcs	1574c <ftello64@plt+0x3ec4>
   1570c:	add	r2, r1, #1
   15710:	str	r2, [r0, #20]
   15714:	strb	r8, [r1]
   15718:	b	15520 <ftello64@plt+0x3c98>
   1571c:	mov	r1, r7
   15720:	bl	117d4 <__overflow@plt>
   15724:	b	15520 <ftello64@plt+0x3c98>
   15728:	mov	r1, #92	; 0x5c
   1572c:	bl	117d4 <__overflow@plt>
   15730:	b	15668 <ftello64@plt+0x3de0>
   15734:	mov	r1, #32
   15738:	bl	117d4 <__overflow@plt>
   1573c:	b	15520 <ftello64@plt+0x3c98>
   15740:	mov	r1, #34	; 0x22
   15744:	bl	117d4 <__overflow@plt>
   15748:	b	156f8 <ftello64@plt+0x3e70>
   1574c:	mov	r1, #34	; 0x22
   15750:	bl	117d4 <__overflow@plt>
   15754:	b	15520 <ftello64@plt+0x3c98>
   15758:	sub	sp, fp, #28
   1575c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15760:	mov	r0, #1
   15764:	b	11990 <ftello64@plt+0x108>
   15768:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1576c:	add	fp, sp, #28
   15770:	sub	sp, sp, #12
   15774:	mov	r4, r3
   15778:	mov	r6, r2
   1577c:	mov	r5, r1
   15780:	mov	sl, r0
   15784:	bl	11714 <strlen@plt>
   15788:	ldr	r8, [r5]
   1578c:	cmp	r8, #0
   15790:	beq	15850 <ftello64@plt+0x3fc8>
   15794:	mov	r7, r0
   15798:	mov	r0, #0
   1579c:	add	r9, r5, #4
   157a0:	mov	r5, #0
   157a4:	str	r6, [sp, #4]
   157a8:	str	r0, [sp]
   157ac:	mvn	r0, #0
   157b0:	str	r0, [sp, #8]
   157b4:	b	157d0 <ftello64@plt+0x3f48>
   157b8:	str	r5, [sp, #8]
   157bc:	ldr	r8, [r9, r5, lsl #2]
   157c0:	add	r6, r6, r4
   157c4:	add	r5, r5, #1
   157c8:	cmp	r8, #0
   157cc:	beq	15838 <ftello64@plt+0x3fb0>
   157d0:	mov	r0, r8
   157d4:	mov	r1, sl
   157d8:	mov	r2, r7
   157dc:	bl	11858 <strncmp@plt>
   157e0:	cmp	r0, #0
   157e4:	bne	157bc <ftello64@plt+0x3f34>
   157e8:	mov	r0, r8
   157ec:	bl	11714 <strlen@plt>
   157f0:	cmp	r0, r7
   157f4:	beq	15854 <ftello64@plt+0x3fcc>
   157f8:	ldr	r0, [sp, #8]
   157fc:	cmn	r0, #1
   15800:	beq	157b8 <ftello64@plt+0x3f30>
   15804:	ldr	r0, [sp, #4]
   15808:	cmp	r0, #0
   1580c:	beq	1582c <ftello64@plt+0x3fa4>
   15810:	ldr	r1, [sp, #8]
   15814:	mov	r2, r4
   15818:	mla	r0, r1, r4, r0
   1581c:	mov	r1, r6
   15820:	bl	11708 <bcmp@plt>
   15824:	cmp	r0, #0
   15828:	beq	157bc <ftello64@plt+0x3f34>
   1582c:	mov	r0, #1
   15830:	str	r0, [sp]
   15834:	b	157bc <ftello64@plt+0x3f34>
   15838:	ldr	r0, [sp]
   1583c:	tst	r0, #1
   15840:	ldr	r0, [sp, #8]
   15844:	mvnne	r0, #1
   15848:	sub	sp, fp, #28
   1584c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15850:	mvn	r5, #0
   15854:	mov	r0, r5
   15858:	sub	sp, fp, #28
   1585c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15860:	push	{r4, r5, r6, r7, fp, lr}
   15864:	add	fp, sp, #16
   15868:	mov	r5, r0
   1586c:	ldr	r0, [r1]
   15870:	mvn	r4, #0
   15874:	cmp	r0, #0
   15878:	beq	158a4 <ftello64@plt+0x401c>
   1587c:	add	r7, r1, #4
   15880:	mov	r6, #0
   15884:	mov	r1, r5
   15888:	bl	11510 <strcmp@plt>
   1588c:	cmp	r0, #0
   15890:	beq	158ac <ftello64@plt+0x4024>
   15894:	ldr	r0, [r7, r6, lsl #2]
   15898:	add	r6, r6, #1
   1589c:	cmp	r0, #0
   158a0:	bne	15884 <ftello64@plt+0x3ffc>
   158a4:	mov	r0, r4
   158a8:	pop	{r4, r5, r6, r7, fp, pc}
   158ac:	mov	r0, r6
   158b0:	pop	{r4, r5, r6, r7, fp, pc}
   158b4:	push	{r4, r5, r6, sl, fp, lr}
   158b8:	add	fp, sp, #16
   158bc:	sub	sp, sp, #8
   158c0:	mov	r5, r0
   158c4:	movw	r0, #63719	; 0xf8e7
   158c8:	mov	r4, r1
   158cc:	movw	r1, #63746	; 0xf902
   158d0:	cmn	r2, #1
   158d4:	mov	r2, #5
   158d8:	movt	r0, #2
   158dc:	movt	r1, #2
   158e0:	moveq	r1, r0
   158e4:	mov	r0, #0
   158e8:	bl	115b8 <dcgettext@plt>
   158ec:	mov	r6, r0
   158f0:	mov	r0, #0
   158f4:	mov	r1, #8
   158f8:	mov	r2, r4
   158fc:	bl	17c8c <ftello64@plt+0x6404>
   15900:	mov	r4, r0
   15904:	mov	r0, #1
   15908:	mov	r1, r5
   1590c:	bl	1824c <ftello64@plt+0x69c4>
   15910:	str	r0, [sp]
   15914:	mov	r0, #0
   15918:	mov	r1, #0
   1591c:	mov	r2, r6
   15920:	mov	r3, r4
   15924:	bl	11660 <error@plt>
   15928:	sub	sp, fp, #16
   1592c:	pop	{r4, r5, r6, sl, fp, pc}
   15930:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15934:	add	fp, sp, #28
   15938:	sub	sp, sp, #4
   1593c:	mov	sl, r1
   15940:	movw	r1, #63775	; 0xf91f
   15944:	mov	r4, r2
   15948:	mov	r6, r0
   1594c:	mov	r0, #0
   15950:	mov	r2, #5
   15954:	mov	r8, #0
   15958:	movt	r1, #2
   1595c:	bl	115b8 <dcgettext@plt>
   15960:	movw	r1, #4568	; 0x11d8
   15964:	movt	r1, #4
   15968:	ldr	r1, [r1]
   1596c:	bl	114bc <fputs_unlocked@plt>
   15970:	ldr	r7, [r6]
   15974:	cmp	r7, #0
   15978:	beq	15a34 <ftello64@plt+0x41ac>
   1597c:	add	r0, r6, #4
   15980:	mov	r9, #0
   15984:	mov	r6, #0
   15988:	str	r0, [sp]
   1598c:	cmp	r9, #0
   15990:	bne	159e8 <ftello64@plt+0x4160>
   15994:	mov	r5, #0
   15998:	movw	r0, #4568	; 0x11d8
   1599c:	movt	r0, #4
   159a0:	ldr	r6, [r0]
   159a4:	mov	r0, r7
   159a8:	bl	1825c <ftello64@plt+0x69d4>
   159ac:	movw	r2, #63796	; 0xf934
   159b0:	mov	r3, r0
   159b4:	mov	r0, r6
   159b8:	mov	r1, #1
   159bc:	movt	r2, #2
   159c0:	bl	11798 <__fprintf_chk@plt>
   159c4:	add	r6, sl, r5
   159c8:	ldr	r0, [sp]
   159cc:	add	r8, r8, r4
   159d0:	ldr	r7, [r0, -r9, lsl #2]
   159d4:	sub	r9, r9, #1
   159d8:	cmp	r7, #0
   159dc:	beq	15a34 <ftello64@plt+0x41ac>
   159e0:	cmp	r9, #0
   159e4:	beq	15994 <ftello64@plt+0x410c>
   159e8:	add	r1, sl, r8
   159ec:	mov	r0, r6
   159f0:	mov	r2, r4
   159f4:	bl	11708 <bcmp@plt>
   159f8:	cmp	r0, #0
   159fc:	mov	r5, r8
   15a00:	bne	15998 <ftello64@plt+0x4110>
   15a04:	movw	r0, #4568	; 0x11d8
   15a08:	movt	r0, #4
   15a0c:	ldr	r5, [r0]
   15a10:	mov	r0, r7
   15a14:	bl	1825c <ftello64@plt+0x69d4>
   15a18:	movw	r2, #63804	; 0xf93c
   15a1c:	mov	r3, r0
   15a20:	mov	r0, r5
   15a24:	mov	r1, #1
   15a28:	movt	r2, #2
   15a2c:	bl	11798 <__fprintf_chk@plt>
   15a30:	b	159c8 <ftello64@plt+0x4140>
   15a34:	movw	r0, #4568	; 0x11d8
   15a38:	movt	r0, #4
   15a3c:	ldr	r0, [r0]
   15a40:	ldr	r1, [r0, #20]
   15a44:	ldr	r2, [r0, #24]
   15a48:	cmp	r1, r2
   15a4c:	addcc	r2, r1, #1
   15a50:	strcc	r2, [r0, #20]
   15a54:	movcc	r0, #10
   15a58:	strbcc	r0, [r1]
   15a5c:	subcc	sp, fp, #28
   15a60:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a64:	mov	r1, #10
   15a68:	sub	sp, fp, #28
   15a6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a70:	b	117d4 <__overflow@plt>
   15a74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a78:	add	fp, sp, #28
   15a7c:	sub	sp, sp, #20
   15a80:	mov	r9, r0
   15a84:	ldr	r0, [fp, #16]
   15a88:	mov	r8, r3
   15a8c:	mov	sl, r2
   15a90:	mov	r7, r1
   15a94:	cmp	r0, #0
   15a98:	beq	15b58 <ftello64@plt+0x42d0>
   15a9c:	mov	r0, r7
   15aa0:	str	r9, [sp, #8]
   15aa4:	str	r8, [sp, #16]
   15aa8:	bl	11714 <strlen@plt>
   15aac:	ldr	r9, [sl]
   15ab0:	cmp	r9, #0
   15ab4:	beq	15bc8 <ftello64@plt+0x4340>
   15ab8:	str	sl, [sp, #4]
   15abc:	add	r8, sl, #4
   15ac0:	ldr	sl, [sp, #16]
   15ac4:	mov	r4, r0
   15ac8:	mov	r0, #0
   15acc:	mvn	r6, #0
   15ad0:	mov	r5, #0
   15ad4:	str	r0, [sp, #12]
   15ad8:	b	15af8 <ftello64@plt+0x4270>
   15adc:	mov	r6, r5
   15ae0:	ldr	r9, [r8, r5, lsl #2]
   15ae4:	ldr	r0, [fp, #8]
   15ae8:	add	r5, r5, #1
   15aec:	add	sl, sl, r0
   15af0:	cmp	r9, #0
   15af4:	beq	15b98 <ftello64@plt+0x4310>
   15af8:	mov	r0, r9
   15afc:	mov	r1, r7
   15b00:	mov	r2, r4
   15b04:	bl	11858 <strncmp@plt>
   15b08:	cmp	r0, #0
   15b0c:	bne	15ae0 <ftello64@plt+0x4258>
   15b10:	mov	r0, r9
   15b14:	bl	11714 <strlen@plt>
   15b18:	cmp	r0, r4
   15b1c:	beq	15c4c <ftello64@plt+0x43c4>
   15b20:	cmn	r6, #1
   15b24:	beq	15adc <ftello64@plt+0x4254>
   15b28:	ldr	r0, [sp, #16]
   15b2c:	cmp	r0, #0
   15b30:	beq	15b4c <ftello64@plt+0x42c4>
   15b34:	ldr	r2, [fp, #8]
   15b38:	mov	r1, sl
   15b3c:	mla	r0, r6, r2, r0
   15b40:	bl	11708 <bcmp@plt>
   15b44:	cmp	r0, #0
   15b48:	beq	15ae0 <ftello64@plt+0x4258>
   15b4c:	mov	r0, #1
   15b50:	str	r0, [sp, #12]
   15b54:	b	15ae0 <ftello64@plt+0x4258>
   15b58:	ldr	r0, [sl]
   15b5c:	movw	r4, #63719	; 0xf8e7
   15b60:	movt	r4, #2
   15b64:	cmp	r0, #0
   15b68:	beq	15bd8 <ftello64@plt+0x4350>
   15b6c:	add	r5, sl, #4
   15b70:	mov	r6, #0
   15b74:	mov	r1, r7
   15b78:	bl	11510 <strcmp@plt>
   15b7c:	cmp	r0, #0
   15b80:	beq	15bb0 <ftello64@plt+0x4328>
   15b84:	ldr	r0, [r5, r6, lsl #2]
   15b88:	add	r6, r6, #1
   15b8c:	cmp	r0, #0
   15b90:	bne	15b74 <ftello64@plt+0x42ec>
   15b94:	b	15bd8 <ftello64@plt+0x4350>
   15b98:	ldr	r0, [sp, #12]
   15b9c:	ldr	r8, [sp, #16]
   15ba0:	ldr	sl, [sp, #4]
   15ba4:	ldr	r9, [sp, #8]
   15ba8:	tst	r0, #1
   15bac:	bne	15bbc <ftello64@plt+0x4334>
   15bb0:	cmn	r6, #1
   15bb4:	bgt	15c40 <ftello64@plt+0x43b8>
   15bb8:	beq	15bd0 <ftello64@plt+0x4348>
   15bbc:	movw	r4, #63746	; 0xf902
   15bc0:	movt	r4, #2
   15bc4:	b	15bd8 <ftello64@plt+0x4350>
   15bc8:	ldr	r8, [sp, #16]
   15bcc:	ldr	r9, [sp, #8]
   15bd0:	movw	r4, #63719	; 0xf8e7
   15bd4:	movt	r4, #2
   15bd8:	ldr	r6, [fp, #12]
   15bdc:	mov	r0, #0
   15be0:	mov	r1, r4
   15be4:	mov	r2, #5
   15be8:	bl	115b8 <dcgettext@plt>
   15bec:	mov	r4, r0
   15bf0:	mov	r0, #0
   15bf4:	mov	r1, #8
   15bf8:	mov	r2, r7
   15bfc:	bl	17c8c <ftello64@plt+0x6404>
   15c00:	mov	r5, r0
   15c04:	mov	r0, #1
   15c08:	mov	r1, r9
   15c0c:	bl	1824c <ftello64@plt+0x69c4>
   15c10:	str	r0, [sp]
   15c14:	mov	r0, #0
   15c18:	mov	r1, #0
   15c1c:	mov	r2, r4
   15c20:	mov	r3, r5
   15c24:	bl	11660 <error@plt>
   15c28:	ldr	r2, [fp, #8]
   15c2c:	mov	r0, sl
   15c30:	mov	r1, r8
   15c34:	bl	15930 <ftello64@plt+0x40a8>
   15c38:	blx	r6
   15c3c:	mvn	r6, #0
   15c40:	mov	r0, r6
   15c44:	sub	sp, fp, #28
   15c48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c4c:	ldr	r8, [sp, #16]
   15c50:	ldr	sl, [sp, #4]
   15c54:	ldr	r9, [sp, #8]
   15c58:	mov	r6, r5
   15c5c:	cmn	r6, #1
   15c60:	bgt	15c40 <ftello64@plt+0x43b8>
   15c64:	b	15bb8 <ftello64@plt+0x4330>
   15c68:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15c6c:	add	fp, sp, #24
   15c70:	ldr	r6, [r1]
   15c74:	cmp	r6, #0
   15c78:	beq	15cdc <ftello64@plt+0x4454>
   15c7c:	mov	r8, r1
   15c80:	mov	r7, r2
   15c84:	mov	r1, r2
   15c88:	mov	r2, r3
   15c8c:	mov	r4, r3
   15c90:	mov	r9, r0
   15c94:	bl	11708 <bcmp@plt>
   15c98:	cmp	r0, #0
   15c9c:	beq	15cd4 <ftello64@plt+0x444c>
   15ca0:	add	r7, r7, r4
   15ca4:	add	r5, r8, #4
   15ca8:	ldr	r6, [r5]
   15cac:	cmp	r6, #0
   15cb0:	beq	15cdc <ftello64@plt+0x4454>
   15cb4:	mov	r0, r9
   15cb8:	mov	r1, r7
   15cbc:	mov	r2, r4
   15cc0:	bl	11708 <bcmp@plt>
   15cc4:	add	r7, r7, r4
   15cc8:	add	r5, r5, #4
   15ccc:	cmp	r0, #0
   15cd0:	bne	15ca8 <ftello64@plt+0x4420>
   15cd4:	mov	r0, r6
   15cd8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15cdc:	mov	r6, #0
   15ce0:	mov	r0, r6
   15ce4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15ce8:	movw	r1, #6140	; 0x17fc
   15cec:	movt	r1, #4
   15cf0:	str	r0, [r1]
   15cf4:	bx	lr
   15cf8:	movw	r1, #6144	; 0x1800
   15cfc:	movt	r1, #4
   15d00:	strb	r0, [r1]
   15d04:	bx	lr
   15d08:	push	{r4, r5, r6, sl, fp, lr}
   15d0c:	add	fp, sp, #16
   15d10:	sub	sp, sp, #8
   15d14:	movw	r0, #4580	; 0x11e4
   15d18:	movt	r0, #4
   15d1c:	ldr	r0, [r0]
   15d20:	bl	2cefc <ftello64@plt+0x1b674>
   15d24:	cmp	r0, #0
   15d28:	beq	15d50 <ftello64@plt+0x44c8>
   15d2c:	movw	r0, #6144	; 0x1800
   15d30:	movt	r0, #4
   15d34:	ldrb	r0, [r0]
   15d38:	cmp	r0, #0
   15d3c:	beq	15d70 <ftello64@plt+0x44e8>
   15d40:	bl	1172c <__errno_location@plt>
   15d44:	ldr	r0, [r0]
   15d48:	cmp	r0, #32
   15d4c:	bne	15d70 <ftello64@plt+0x44e8>
   15d50:	movw	r0, #4568	; 0x11d8
   15d54:	movt	r0, #4
   15d58:	ldr	r0, [r0]
   15d5c:	bl	2cefc <ftello64@plt+0x1b674>
   15d60:	cmp	r0, #0
   15d64:	subeq	sp, fp, #16
   15d68:	popeq	{r4, r5, r6, sl, fp, pc}
   15d6c:	b	15de0 <ftello64@plt+0x4558>
   15d70:	movw	r1, #63809	; 0xf941
   15d74:	mov	r0, #0
   15d78:	mov	r2, #5
   15d7c:	movt	r1, #2
   15d80:	bl	115b8 <dcgettext@plt>
   15d84:	mov	r4, r0
   15d88:	movw	r0, #6140	; 0x17fc
   15d8c:	movt	r0, #4
   15d90:	ldr	r6, [r0]
   15d94:	bl	1172c <__errno_location@plt>
   15d98:	ldr	r5, [r0]
   15d9c:	cmp	r6, #0
   15da0:	bne	15dbc <ftello64@plt+0x4534>
   15da4:	movw	r2, #63806	; 0xf93e
   15da8:	mov	r0, #0
   15dac:	mov	r1, r5
   15db0:	mov	r3, r4
   15db4:	movt	r2, #2
   15db8:	b	15ddc <ftello64@plt+0x4554>
   15dbc:	mov	r0, r6
   15dc0:	bl	17ed4 <ftello64@plt+0x664c>
   15dc4:	movw	r2, #63821	; 0xf94d
   15dc8:	mov	r3, r0
   15dcc:	str	r4, [sp]
   15dd0:	mov	r0, #0
   15dd4:	mov	r1, r5
   15dd8:	movt	r2, #2
   15ddc:	bl	11660 <error@plt>
   15de0:	movw	r0, #4480	; 0x1180
   15de4:	movt	r0, #4
   15de8:	ldr	r0, [r0]
   15dec:	bl	11570 <_exit@plt>
   15df0:	push	{r4, r5, r6, sl, fp, lr}
   15df4:	add	fp, sp, #16
   15df8:	mov	r4, r0
   15dfc:	bl	1172c <__errno_location@plt>
   15e00:	ldr	r6, [r0]
   15e04:	mov	r5, r0
   15e08:	mov	r0, r4
   15e0c:	bl	1154c <free@plt>
   15e10:	str	r6, [r5]
   15e14:	pop	{r4, r5, r6, sl, fp, pc}
   15e18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e1c:	add	fp, sp, #28
   15e20:	sub	sp, sp, #4
   15e24:	mov	r5, r0
   15e28:	mov	r0, r2
   15e2c:	mov	r4, r2
   15e30:	mov	r9, r1
   15e34:	bl	1178c <fileno@plt>
   15e38:	mov	r7, #0
   15e3c:	cmp	r0, #0
   15e40:	beq	15e80 <ftello64@plt+0x45f8>
   15e44:	cmp	r0, #1
   15e48:	beq	15e8c <ftello64@plt+0x4604>
   15e4c:	cmp	r0, #2
   15e50:	beq	15e68 <ftello64@plt+0x45e0>
   15e54:	mov	r0, #2
   15e58:	mov	r1, #2
   15e5c:	bl	115d0 <dup2@plt>
   15e60:	subs	r7, r0, #2
   15e64:	movwne	r7, #1
   15e68:	mov	r0, #1
   15e6c:	mov	r1, #1
   15e70:	bl	115d0 <dup2@plt>
   15e74:	subs	r6, r0, #1
   15e78:	movwne	r6, #1
   15e7c:	b	15e90 <ftello64@plt+0x4608>
   15e80:	mov	r6, #0
   15e84:	mov	r8, #0
   15e88:	b	15f58 <ftello64@plt+0x46d0>
   15e8c:	mov	r6, #0
   15e90:	mov	r0, #0
   15e94:	mov	r1, #0
   15e98:	mov	sl, #0
   15e9c:	bl	115d0 <dup2@plt>
   15ea0:	cmp	r0, #0
   15ea4:	mov	r8, #0
   15ea8:	beq	15ee8 <ftello64@plt+0x4660>
   15eac:	movw	r0, #63828	; 0xf954
   15eb0:	mov	r1, #0
   15eb4:	movt	r0, #2
   15eb8:	bl	1166c <open64@plt>
   15ebc:	cmp	r0, #0
   15ec0:	beq	15ee4 <ftello64@plt+0x465c>
   15ec4:	cmn	r0, #1
   15ec8:	ble	15fe4 <ftello64@plt+0x475c>
   15ecc:	bl	11870 <close@plt>
   15ed0:	bl	1172c <__errno_location@plt>
   15ed4:	mov	r4, r0
   15ed8:	mov	r0, #9
   15edc:	str	r0, [r4]
   15ee0:	b	15fec <ftello64@plt+0x4764>
   15ee4:	mov	r8, #1
   15ee8:	cmp	r6, #0
   15eec:	beq	15f0c <ftello64@plt+0x4684>
   15ef0:	movw	r0, #63828	; 0xf954
   15ef4:	mov	r1, #0
   15ef8:	movt	r0, #2
   15efc:	bl	1166c <open64@plt>
   15f00:	mov	sl, #1
   15f04:	cmp	r0, #1
   15f08:	bne	15fc4 <ftello64@plt+0x473c>
   15f0c:	cmp	r7, #0
   15f10:	beq	15f50 <ftello64@plt+0x46c8>
   15f14:	movw	r0, #63828	; 0xf954
   15f18:	mov	r1, #0
   15f1c:	movt	r0, #2
   15f20:	bl	1166c <open64@plt>
   15f24:	mov	r7, #1
   15f28:	cmp	r0, #2
   15f2c:	beq	15f54 <ftello64@plt+0x46cc>
   15f30:	cmn	r0, #1
   15f34:	ble	1603c <ftello64@plt+0x47b4>
   15f38:	bl	11870 <close@plt>
   15f3c:	bl	1172c <__errno_location@plt>
   15f40:	mov	r4, r0
   15f44:	mov	r0, #9
   15f48:	str	r0, [r4]
   15f4c:	b	16044 <ftello64@plt+0x47bc>
   15f50:	mov	r7, #0
   15f54:	mov	r6, sl
   15f58:	mov	r0, r5
   15f5c:	mov	r1, r9
   15f60:	mov	r2, r4
   15f64:	bl	116cc <freopen64@plt>
   15f68:	mov	r5, r0
   15f6c:	bl	1172c <__errno_location@plt>
   15f70:	ldr	r9, [r0]
   15f74:	mov	r4, r0
   15f78:	cmp	r7, #0
   15f7c:	beq	15f88 <ftello64@plt+0x4700>
   15f80:	mov	r0, #2
   15f84:	bl	11870 <close@plt>
   15f88:	cmp	r6, #0
   15f8c:	beq	15f98 <ftello64@plt+0x4710>
   15f90:	mov	r0, #1
   15f94:	bl	11870 <close@plt>
   15f98:	cmp	r8, #0
   15f9c:	beq	15fa8 <ftello64@plt+0x4720>
   15fa0:	mov	r0, #0
   15fa4:	bl	11870 <close@plt>
   15fa8:	cmp	r5, #0
   15fac:	bne	15fb8 <ftello64@plt+0x4730>
   15fb0:	mov	r5, #0
   15fb4:	str	r9, [r4]
   15fb8:	mov	r0, r5
   15fbc:	sub	sp, fp, #28
   15fc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15fc4:	cmn	r0, #1
   15fc8:	ble	16004 <ftello64@plt+0x477c>
   15fcc:	bl	11870 <close@plt>
   15fd0:	bl	1172c <__errno_location@plt>
   15fd4:	mov	r4, r0
   15fd8:	mov	r0, #9
   15fdc:	str	r0, [r4]
   15fe0:	b	1600c <ftello64@plt+0x4784>
   15fe4:	bl	1172c <__errno_location@plt>
   15fe8:	mov	r4, r0
   15fec:	ldr	r9, [r4]
   15ff0:	mov	r8, #1
   15ff4:	mov	r5, #0
   15ff8:	cmp	r7, #0
   15ffc:	bne	15f80 <ftello64@plt+0x46f8>
   16000:	b	15f88 <ftello64@plt+0x4700>
   16004:	bl	1172c <__errno_location@plt>
   16008:	mov	r4, r0
   1600c:	ldr	r9, [r4]
   16010:	mov	r5, #0
   16014:	cmp	r7, #0
   16018:	beq	15f90 <ftello64@plt+0x4708>
   1601c:	mov	r0, #2
   16020:	bl	11870 <close@plt>
   16024:	mov	r0, #1
   16028:	bl	11870 <close@plt>
   1602c:	mov	r5, #0
   16030:	cmp	r8, #0
   16034:	bne	15fa0 <ftello64@plt+0x4718>
   16038:	b	15fb0 <ftello64@plt+0x4728>
   1603c:	bl	1172c <__errno_location@plt>
   16040:	mov	r4, r0
   16044:	ldr	r9, [r4]
   16048:	mov	r0, #2
   1604c:	bl	11870 <close@plt>
   16050:	mov	r5, #0
   16054:	cmp	sl, #0
   16058:	bne	15f90 <ftello64@plt+0x4708>
   1605c:	b	15f98 <ftello64@plt+0x4710>
   16060:	push	{r4, r5, fp, lr}
   16064:	add	fp, sp, #8
   16068:	cmp	r0, #0
   1606c:	beq	16100 <ftello64@plt+0x4878>
   16070:	mov	r1, #47	; 0x2f
   16074:	mov	r4, r0
   16078:	bl	117f8 <strrchr@plt>
   1607c:	cmp	r0, #0
   16080:	mov	r5, r4
   16084:	addne	r5, r0, #1
   16088:	sub	r0, r5, r4
   1608c:	cmp	r0, #7
   16090:	blt	160e4 <ftello64@plt+0x485c>
   16094:	movw	r1, #63894	; 0xf996
   16098:	sub	r0, r5, #7
   1609c:	mov	r2, #7
   160a0:	movt	r1, #2
   160a4:	bl	11858 <strncmp@plt>
   160a8:	cmp	r0, #0
   160ac:	bne	160e4 <ftello64@plt+0x485c>
   160b0:	movw	r1, #63902	; 0xf99e
   160b4:	mov	r0, r5
   160b8:	mov	r2, #3
   160bc:	movt	r1, #2
   160c0:	bl	11858 <strncmp@plt>
   160c4:	cmp	r0, #0
   160c8:	beq	160d4 <ftello64@plt+0x484c>
   160cc:	mov	r4, r5
   160d0:	b	160e4 <ftello64@plt+0x485c>
   160d4:	movw	r0, #4552	; 0x11c8
   160d8:	add	r4, r5, #3
   160dc:	movt	r0, #4
   160e0:	str	r4, [r0]
   160e4:	movw	r0, #4556	; 0x11cc
   160e8:	movt	r0, #4
   160ec:	str	r4, [r0]
   160f0:	movw	r0, #6148	; 0x1804
   160f4:	movt	r0, #4
   160f8:	str	r4, [r0]
   160fc:	pop	{r4, r5, fp, pc}
   16100:	movw	r0, #4568	; 0x11d8
   16104:	mov	r1, #55	; 0x37
   16108:	mov	r2, #1
   1610c:	movt	r0, #4
   16110:	ldr	r3, [r0]
   16114:	movw	r0, #63838	; 0xf95e
   16118:	movt	r0, #2
   1611c:	bl	11618 <fwrite@plt>
   16120:	bl	11864 <abort@plt>
   16124:	push	{r4, r5, r6, sl, fp, lr}
   16128:	add	fp, sp, #16
   1612c:	sub	sp, sp, #8
   16130:	mov	r4, r0
   16134:	mov	r0, #0
   16138:	mov	r2, #5
   1613c:	mov	r1, r4
   16140:	bl	115b8 <dcgettext@plt>
   16144:	cmp	r0, r4
   16148:	beq	16168 <ftello64@plt+0x48e0>
   1614c:	mov	r1, r4
   16150:	mov	r5, r0
   16154:	bl	161bc <ftello64@plt+0x4934>
   16158:	cmp	r0, #0
   1615c:	beq	16170 <ftello64@plt+0x48e8>
   16160:	mov	r6, r5
   16164:	b	161b0 <ftello64@plt+0x4928>
   16168:	mov	r6, r4
   1616c:	b	161b0 <ftello64@plt+0x4928>
   16170:	mov	r0, r5
   16174:	bl	11714 <strlen@plt>
   16178:	mov	r6, r0
   1617c:	mov	r0, r4
   16180:	bl	11714 <strlen@plt>
   16184:	add	r0, r6, r0
   16188:	add	r0, r0, #4
   1618c:	bl	2ae8c <ftello64@plt+0x19604>
   16190:	movw	r3, #63906	; 0xf9a2
   16194:	mov	r1, #1
   16198:	mvn	r2, #0
   1619c:	mov	r6, r0
   161a0:	str	r5, [sp]
   161a4:	str	r4, [sp, #4]
   161a8:	movt	r3, #2
   161ac:	bl	11744 <__sprintf_chk@plt>
   161b0:	mov	r0, r6
   161b4:	sub	sp, fp, #16
   161b8:	pop	{r4, r5, r6, sl, fp, pc}
   161bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   161c0:	add	fp, sp, #28
   161c4:	sub	sp, sp, #124	; 0x7c
   161c8:	mov	r4, r0
   161cc:	mov	r0, r1
   161d0:	mov	r1, #2
   161d4:	bl	2a510 <ftello64@plt+0x18c88>
   161d8:	mov	sl, r0
   161dc:	ldrb	r0, [r4]
   161e0:	cmp	r0, #0
   161e4:	beq	16460 <ftello64@plt+0x4bd8>
   161e8:	add	r5, sp, #12
   161ec:	add	r6, sp, #68	; 0x44
   161f0:	mov	r9, #0
   161f4:	add	r8, r6, #4
   161f8:	add	r0, r5, #4
   161fc:	str	r0, [sp, #4]
   16200:	str	r8, [sp]
   16204:	b	1621c <ftello64@plt+0x4994>
   16208:	ldr	r0, [sp, #88]	; 0x58
   1620c:	add	r4, r7, r0
   16210:	ldrb	r0, [r4]
   16214:	cmp	r0, #0
   16218:	beq	16460 <ftello64@plt+0x4bd8>
   1621c:	mov	r0, r4
   16220:	mov	r1, sl
   16224:	bl	2d4b8 <ftello64@plt+0x1bc30>
   16228:	cmp	r0, #0
   1622c:	beq	16460 <ftello64@plt+0x4bd8>
   16230:	mov	r7, r0
   16234:	bl	11630 <__ctype_get_mb_cur_max@plt>
   16238:	cmp	r0, #2
   1623c:	bcc	162a8 <ftello64@plt+0x4a20>
   16240:	mov	r0, #1
   16244:	cmp	r4, r7
   16248:	strb	r9, [sp, #68]	; 0x44
   1624c:	str	r4, [sp, #84]	; 0x54
   16250:	str	r9, [r8]
   16254:	str	r9, [r8, #4]
   16258:	strb	r9, [sp, #80]	; 0x50
   1625c:	str	r0, [sp, #8]
   16260:	bcc	16284 <ftello64@plt+0x49fc>
   16264:	b	16344 <ftello64@plt+0x4abc>
   16268:	strb	r9, [sp, #80]	; 0x50
   1626c:	ldr	r2, [sp, #84]	; 0x54
   16270:	ldr	r3, [sp, #88]	; 0x58
   16274:	add	r2, r2, r3
   16278:	cmp	r2, r7
   1627c:	str	r2, [sp, #84]	; 0x54
   16280:	bcs	1632c <ftello64@plt+0x4aa4>
   16284:	mov	r0, r6
   16288:	bl	2df44 <ftello64@plt+0x1c6bc>
   1628c:	ldrb	r1, [sp, #92]	; 0x5c
   16290:	ldr	r0, [sp, #96]	; 0x60
   16294:	cmp	r1, #0
   16298:	beq	16268 <ftello64@plt+0x49e0>
   1629c:	cmp	r0, #0
   162a0:	bne	16268 <ftello64@plt+0x49e0>
   162a4:	b	16484 <ftello64@plt+0x4bfc>
   162a8:	cmp	r4, r7
   162ac:	mov	r8, #1
   162b0:	mov	r4, #1
   162b4:	bcs	162d4 <ftello64@plt+0x4a4c>
   162b8:	bl	116e4 <__ctype_b_loc@plt>
   162bc:	ldrb	r1, [r7, #-1]
   162c0:	ldr	r0, [r0]
   162c4:	ldrb	r0, [r0, r1, lsl #1]
   162c8:	mov	r1, #1
   162cc:	and	r0, r0, #8
   162d0:	eor	r4, r1, r0, lsr #3
   162d4:	mov	r0, sl
   162d8:	mov	r5, sl
   162dc:	bl	11714 <strlen@plt>
   162e0:	ldrb	sl, [r7, r0]
   162e4:	cmp	sl, #0
   162e8:	beq	16304 <ftello64@plt+0x4a7c>
   162ec:	bl	116e4 <__ctype_b_loc@plt>
   162f0:	ldr	r0, [r0]
   162f4:	mov	r1, #1
   162f8:	ldrb	r0, [r0, sl, lsl #1]
   162fc:	and	r0, r0, #8
   16300:	eor	r8, r1, r0, lsr #3
   16304:	tst	r4, r8
   16308:	bne	16478 <ftello64@plt+0x4bf0>
   1630c:	ldrb	r0, [r7], #1
   16310:	ldr	r8, [sp]
   16314:	mov	sl, r5
   16318:	add	r5, sp, #12
   1631c:	mov	r4, r7
   16320:	cmp	r0, #0
   16324:	bne	16210 <ftello64@plt+0x4988>
   16328:	b	16460 <ftello64@plt+0x4bd8>
   1632c:	cmp	r1, #0
   16330:	beq	16344 <ftello64@plt+0x4abc>
   16334:	bl	11738 <iswalnum@plt>
   16338:	clz	r0, r0
   1633c:	lsr	r0, r0, #5
   16340:	str	r0, [sp, #8]
   16344:	ldr	r0, [sp, #4]
   16348:	strb	r9, [sp, #68]	; 0x44
   1634c:	str	r7, [sp, #84]	; 0x54
   16350:	strb	r9, [sp, #12]
   16354:	str	sl, [sp, #28]
   16358:	str	r9, [r8]
   1635c:	str	r9, [r8, #4]
   16360:	strb	r9, [sp, #80]	; 0x50
   16364:	str	r9, [r0]
   16368:	str	r9, [r0, #4]
   1636c:	strb	r9, [sp, #24]
   16370:	b	1639c <ftello64@plt+0x4b14>
   16374:	strb	r9, [sp, #80]	; 0x50
   16378:	strb	r9, [sp, #24]
   1637c:	ldr	r0, [sp, #84]	; 0x54
   16380:	ldr	r1, [sp, #88]	; 0x58
   16384:	add	r0, r0, r1
   16388:	ldr	r1, [sp, #32]
   1638c:	str	r0, [sp, #84]	; 0x54
   16390:	ldr	r0, [sp, #28]
   16394:	add	r0, r0, r1
   16398:	str	r0, [sp, #28]
   1639c:	mov	r0, r5
   163a0:	bl	2df44 <ftello64@plt+0x1c6bc>
   163a4:	ldrb	r0, [sp, #36]	; 0x24
   163a8:	cmp	r0, #0
   163ac:	beq	163bc <ftello64@plt+0x4b34>
   163b0:	ldr	r0, [sp, #40]	; 0x28
   163b4:	cmp	r0, #0
   163b8:	beq	163e0 <ftello64@plt+0x4b58>
   163bc:	mov	r0, r6
   163c0:	bl	2df44 <ftello64@plt+0x1c6bc>
   163c4:	ldrb	r0, [sp, #92]	; 0x5c
   163c8:	cmp	r0, #0
   163cc:	beq	16374 <ftello64@plt+0x4aec>
   163d0:	ldr	r0, [sp, #96]	; 0x60
   163d4:	cmp	r0, #0
   163d8:	bne	16374 <ftello64@plt+0x4aec>
   163dc:	b	16484 <ftello64@plt+0x4bfc>
   163e0:	mov	r0, r6
   163e4:	bl	2df44 <ftello64@plt+0x1c6bc>
   163e8:	ldrb	r0, [sp, #92]	; 0x5c
   163ec:	mov	r4, #1
   163f0:	mov	r1, #1
   163f4:	cmp	r0, #0
   163f8:	beq	16418 <ftello64@plt+0x4b90>
   163fc:	ldr	r0, [sp, #96]	; 0x60
   16400:	mov	r1, #1
   16404:	cmp	r0, #0
   16408:	beq	16418 <ftello64@plt+0x4b90>
   1640c:	bl	11738 <iswalnum@plt>
   16410:	clz	r0, r0
   16414:	lsr	r1, r0, #5
   16418:	ldr	r0, [sp, #8]
   1641c:	tst	r0, r1
   16420:	bne	16464 <ftello64@plt+0x4bdc>
   16424:	mov	r4, #0
   16428:	mov	r0, r6
   1642c:	strb	r4, [sp, #68]	; 0x44
   16430:	str	r7, [sp, #84]	; 0x54
   16434:	str	r4, [r8]
   16438:	str	r4, [r8, #4]
   1643c:	strb	r4, [sp, #80]	; 0x50
   16440:	bl	2df44 <ftello64@plt+0x1c6bc>
   16444:	ldrb	r0, [sp, #92]	; 0x5c
   16448:	cmp	r0, #0
   1644c:	beq	16208 <ftello64@plt+0x4980>
   16450:	ldr	r0, [sp, #96]	; 0x60
   16454:	cmp	r0, #0
   16458:	bne	16208 <ftello64@plt+0x4980>
   1645c:	b	16464 <ftello64@plt+0x4bdc>
   16460:	mov	r4, #0
   16464:	mov	r0, sl
   16468:	bl	15df0 <ftello64@plt+0x4568>
   1646c:	mov	r0, r4
   16470:	sub	sp, fp, #28
   16474:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16478:	mov	r4, #1
   1647c:	mov	sl, r5
   16480:	b	16464 <ftello64@plt+0x4bdc>
   16484:	bl	11864 <abort@plt>
   16488:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1648c:	add	fp, sp, #28
   16490:	sub	sp, sp, #12
   16494:	mov	r8, r0
   16498:	mov	r5, r1
   1649c:	mov	r0, #0
   164a0:	mov	r2, #5
   164a4:	mov	r7, #0
   164a8:	mov	r1, r8
   164ac:	bl	115b8 <dcgettext@plt>
   164b0:	mov	r4, r0
   164b4:	bl	2d1e4 <ftello64@plt+0x1b95c>
   164b8:	movw	r1, #63914	; 0xf9aa
   164bc:	mov	r6, r0
   164c0:	movt	r1, #2
   164c4:	bl	2cea8 <ftello64@plt+0x1b620>
   164c8:	cmp	r0, #0
   164cc:	beq	16580 <ftello64@plt+0x4cf8>
   164d0:	str	r4, [sp, #8]
   164d4:	movw	r4, #63914	; 0xf9aa
   164d8:	mov	r0, r5
   164dc:	mov	r2, r6
   164e0:	movt	r4, #2
   164e4:	mov	r1, r4
   164e8:	bl	2b484 <ftello64@plt+0x19bfc>
   164ec:	mov	sl, r0
   164f0:	mov	r0, r6
   164f4:	bl	11714 <strlen@plt>
   164f8:	mov	r7, r0
   164fc:	add	r0, r0, #11
   16500:	bl	2ae8c <ftello64@plt+0x19604>
   16504:	mov	r1, r6
   16508:	mov	r2, r7
   1650c:	mov	r9, r0
   16510:	bl	1157c <memcpy@plt>
   16514:	movw	r0, #63920	; 0xf9b0
   16518:	movw	r1, #18764	; 0x494c
   1651c:	mov	r2, r9
   16520:	movt	r0, #2
   16524:	movt	r1, #84	; 0x54
   16528:	vldr	d16, [r0]
   1652c:	add	r0, r9, r7
   16530:	str	r1, [r0, #7]
   16534:	mov	r1, r4
   16538:	vst1.8	{d16}, [r0]
   1653c:	mov	r0, r5
   16540:	bl	2b484 <ftello64@plt+0x19bfc>
   16544:	mov	r7, r0
   16548:	mov	r0, r9
   1654c:	bl	15df0 <ftello64@plt+0x4568>
   16550:	mov	r5, #0
   16554:	cmp	r7, #0
   16558:	beq	16578 <ftello64@plt+0x4cf0>
   1655c:	mov	r0, r7
   16560:	mov	r1, #63	; 0x3f
   16564:	bl	11720 <strchr@plt>
   16568:	cmp	r0, #0
   1656c:	beq	1658c <ftello64@plt+0x4d04>
   16570:	mov	r0, r7
   16574:	bl	15df0 <ftello64@plt+0x4568>
   16578:	mov	r7, #0
   1657c:	b	16590 <ftello64@plt+0x4d08>
   16580:	mov	sl, r5
   16584:	mov	r9, #0
   16588:	b	16598 <ftello64@plt+0x4d10>
   1658c:	mov	r5, r7
   16590:	ldr	r4, [sp, #8]
   16594:	mov	r9, sl
   16598:	cmp	r5, #0
   1659c:	mov	r6, r5
   165a0:	mov	r0, r4
   165a4:	mov	r1, r8
   165a8:	moveq	r6, r8
   165ac:	cmp	sl, #0
   165b0:	movne	r6, sl
   165b4:	bl	11510 <strcmp@plt>
   165b8:	cmp	r0, #0
   165bc:	beq	16630 <ftello64@plt+0x4da8>
   165c0:	mov	r0, r4
   165c4:	mov	r1, r8
   165c8:	bl	161bc <ftello64@plt+0x4934>
   165cc:	cmp	r0, #0
   165d0:	bne	1660c <ftello64@plt+0x4d84>
   165d4:	cmp	sl, #0
   165d8:	beq	165f0 <ftello64@plt+0x4d68>
   165dc:	mov	r0, r4
   165e0:	mov	r1, sl
   165e4:	bl	161bc <ftello64@plt+0x4934>
   165e8:	cmp	r0, #0
   165ec:	bne	1660c <ftello64@plt+0x4d84>
   165f0:	cmp	r5, #0
   165f4:	beq	16660 <ftello64@plt+0x4dd8>
   165f8:	mov	r0, r4
   165fc:	mov	r1, r5
   16600:	bl	161bc <ftello64@plt+0x4934>
   16604:	cmp	r0, #0
   16608:	beq	16660 <ftello64@plt+0x4dd8>
   1660c:	cmp	r9, #0
   16610:	beq	1661c <ftello64@plt+0x4d94>
   16614:	mov	r0, r9
   16618:	bl	15df0 <ftello64@plt+0x4568>
   1661c:	cmp	r7, #0
   16620:	beq	166c0 <ftello64@plt+0x4e38>
   16624:	mov	r0, r7
   16628:	bl	15df0 <ftello64@plt+0x4568>
   1662c:	b	166c0 <ftello64@plt+0x4e38>
   16630:	cmp	r9, #0
   16634:	cmpne	r9, r6
   16638:	beq	16644 <ftello64@plt+0x4dbc>
   1663c:	mov	r0, r9
   16640:	bl	15df0 <ftello64@plt+0x4568>
   16644:	cmp	r7, #0
   16648:	cmpne	r7, r6
   1664c:	beq	16658 <ftello64@plt+0x4dd0>
   16650:	mov	r0, r7
   16654:	bl	15df0 <ftello64@plt+0x4568>
   16658:	mov	r4, r6
   1665c:	b	166c0 <ftello64@plt+0x4e38>
   16660:	mov	r0, r4
   16664:	bl	11714 <strlen@plt>
   16668:	mov	r5, r0
   1666c:	mov	r0, r6
   16670:	bl	11714 <strlen@plt>
   16674:	add	r0, r5, r0
   16678:	add	r0, r0, #4
   1667c:	bl	2ae8c <ftello64@plt+0x19604>
   16680:	movw	r3, #63906	; 0xf9a2
   16684:	mov	r1, #1
   16688:	mvn	r2, #0
   1668c:	mov	r5, r0
   16690:	stm	sp, {r4, r6}
   16694:	movt	r3, #2
   16698:	bl	11744 <__sprintf_chk@plt>
   1669c:	cmp	r9, #0
   166a0:	beq	166ac <ftello64@plt+0x4e24>
   166a4:	mov	r0, r9
   166a8:	bl	15df0 <ftello64@plt+0x4568>
   166ac:	cmp	r7, #0
   166b0:	beq	166bc <ftello64@plt+0x4e34>
   166b4:	mov	r0, r7
   166b8:	bl	15df0 <ftello64@plt+0x4568>
   166bc:	mov	r4, r5
   166c0:	mov	r0, r4
   166c4:	sub	sp, fp, #28
   166c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   166cc:	push	{r4, r5, r6, sl, fp, lr}
   166d0:	add	fp, sp, #16
   166d4:	mov	r4, r0
   166d8:	movw	r0, #6152	; 0x1808
   166dc:	movt	r0, #4
   166e0:	cmp	r4, #0
   166e4:	moveq	r4, r0
   166e8:	bl	1172c <__errno_location@plt>
   166ec:	ldr	r6, [r0]
   166f0:	mov	r5, r0
   166f4:	mov	r0, r4
   166f8:	mov	r1, #48	; 0x30
   166fc:	bl	2b2ec <ftello64@plt+0x19a64>
   16700:	str	r6, [r5]
   16704:	pop	{r4, r5, r6, sl, fp, pc}
   16708:	movw	r1, #6152	; 0x1808
   1670c:	cmp	r0, #0
   16710:	movt	r1, #4
   16714:	movne	r1, r0
   16718:	ldr	r0, [r1]
   1671c:	bx	lr
   16720:	movw	r2, #6152	; 0x1808
   16724:	cmp	r0, #0
   16728:	movt	r2, #4
   1672c:	movne	r2, r0
   16730:	str	r1, [r2]
   16734:	bx	lr
   16738:	movw	r3, #6152	; 0x1808
   1673c:	cmp	r0, #0
   16740:	and	r2, r2, #1
   16744:	movt	r3, #4
   16748:	movne	r3, r0
   1674c:	ubfx	r0, r1, #5, #3
   16750:	and	r1, r1, #31
   16754:	add	ip, r3, r0, lsl #2
   16758:	mov	r0, #1
   1675c:	ldr	r3, [ip, #8]
   16760:	and	r0, r0, r3, lsr r1
   16764:	eor	r2, r0, r2
   16768:	eor	r1, r3, r2, lsl r1
   1676c:	str	r1, [ip, #8]
   16770:	bx	lr
   16774:	movw	r2, #6152	; 0x1808
   16778:	cmp	r0, #0
   1677c:	movt	r2, #4
   16780:	movne	r2, r0
   16784:	ldr	r0, [r2, #4]
   16788:	str	r1, [r2, #4]
   1678c:	bx	lr
   16790:	push	{fp, lr}
   16794:	mov	fp, sp
   16798:	movw	r3, #6152	; 0x1808
   1679c:	cmp	r0, #0
   167a0:	movt	r3, #4
   167a4:	movne	r3, r0
   167a8:	cmp	r1, #0
   167ac:	mov	r0, #10
   167b0:	cmpne	r2, #0
   167b4:	str	r0, [r3]
   167b8:	bne	167c0 <ftello64@plt+0x4f38>
   167bc:	bl	11864 <abort@plt>
   167c0:	str	r1, [r3, #40]	; 0x28
   167c4:	str	r2, [r3, #44]	; 0x2c
   167c8:	pop	{fp, pc}
   167cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   167d0:	add	fp, sp, #28
   167d4:	sub	sp, sp, #20
   167d8:	mov	r7, r0
   167dc:	ldr	r0, [fp, #8]
   167e0:	movw	r5, #6152	; 0x1808
   167e4:	mov	r8, r3
   167e8:	mov	r9, r2
   167ec:	mov	sl, r1
   167f0:	movt	r5, #4
   167f4:	cmp	r0, #0
   167f8:	movne	r5, r0
   167fc:	bl	1172c <__errno_location@plt>
   16800:	ldr	r2, [r5, #40]	; 0x28
   16804:	ldr	r3, [r5, #44]	; 0x2c
   16808:	mov	r4, r0
   1680c:	ldm	r5, {r0, r1}
   16810:	add	r5, r5, #8
   16814:	ldr	r6, [r4]
   16818:	stm	sp, {r0, r1, r5}
   1681c:	mov	r0, r7
   16820:	mov	r1, sl
   16824:	str	r2, [sp, #12]
   16828:	str	r3, [sp, #16]
   1682c:	mov	r2, r9
   16830:	mov	r3, r8
   16834:	bl	16844 <ftello64@plt+0x4fbc>
   16838:	str	r6, [r4]
   1683c:	sub	sp, fp, #28
   16840:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16844:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16848:	add	fp, sp, #28
   1684c:	sub	sp, sp, #156	; 0x9c
   16850:	mov	r5, r0
   16854:	add	r0, r2, #1
   16858:	mov	r6, r1
   1685c:	mov	sl, r3
   16860:	str	r2, [fp, #-80]	; 0xffffffb0
   16864:	str	r0, [sp, #72]	; 0x48
   16868:	ldr	r0, [fp, #12]
   1686c:	and	r1, r0, #1
   16870:	str	r1, [sp, #36]	; 0x24
   16874:	and	r1, r0, #4
   16878:	str	r1, [sp, #32]
   1687c:	ubfx	r9, r0, #1, #1
   16880:	bl	11630 <__ctype_get_mb_cur_max@plt>
   16884:	str	r0, [sp, #40]	; 0x28
   16888:	ldr	r0, [fp, #24]
   1688c:	ldr	r7, [fp, #8]
   16890:	mov	r1, #0
   16894:	str	r5, [fp, #-84]	; 0xffffffac
   16898:	str	r1, [fp, #-56]	; 0xffffffc8
   1689c:	mov	r1, #0
   168a0:	str	r1, [sp, #60]	; 0x3c
   168a4:	mov	r1, #1
   168a8:	str	r1, [fp, #-48]	; 0xffffffd0
   168ac:	str	r0, [sp, #80]	; 0x50
   168b0:	ldr	r0, [fp, #20]
   168b4:	str	r0, [sp, #76]	; 0x4c
   168b8:	mov	r0, #0
   168bc:	str	r0, [sp, #56]	; 0x38
   168c0:	mov	r0, #0
   168c4:	str	r0, [fp, #-88]	; 0xffffffa8
   168c8:	mov	r0, #0
   168cc:	str	r0, [fp, #-72]	; 0xffffffb8
   168d0:	mov	r0, #0
   168d4:	cmp	r7, #10
   168d8:	bhi	1786c <ftello64@plt+0x5fe4>
   168dc:	add	r1, pc, #24
   168e0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   168e4:	mov	r4, r6
   168e8:	mov	r8, #0
   168ec:	mov	r2, #1
   168f0:	mov	r3, #0
   168f4:	mov	lr, sl
   168f8:	ldr	pc, [r1, r7, lsl #2]
   168fc:	andeq	r6, r1, r0, asr #19
   16900:	andeq	r6, r1, r4, lsl sl
   16904:	ldrdeq	r6, [r1], -r4
   16908:			; <UNDEFINED> instruction: 0x000169b8
   1690c:	andeq	r6, r1, r8, lsl #20
   16910:	andeq	r6, r1, ip, lsr sl
   16914:	andeq	r6, r1, r4, ror #19
   16918:	andeq	r6, r1, r0, asr #21
   1691c:	andeq	r6, r1, r8, lsr #18
   16920:	andeq	r6, r1, r8, lsr #18
   16924:	andeq	r6, r1, r0, asr r9
   16928:	movw	r0, #64012	; 0xfa0c
   1692c:	mov	r1, r7
   16930:	movt	r0, #2
   16934:	bl	18274 <ftello64@plt+0x69ec>
   16938:	str	r0, [sp, #76]	; 0x4c
   1693c:	movw	r0, #203	; 0xcb
   16940:	mov	r1, r7
   16944:	movt	r0, #3
   16948:	bl	18274 <ftello64@plt+0x69ec>
   1694c:	str	r0, [sp, #80]	; 0x50
   16950:	mov	r8, #0
   16954:	tst	r9, #1
   16958:	bne	16990 <ftello64@plt+0x5108>
   1695c:	ldr	r0, [sp, #76]	; 0x4c
   16960:	ldrb	r0, [r0]
   16964:	cmp	r0, #0
   16968:	beq	16990 <ftello64@plt+0x5108>
   1696c:	ldr	r1, [sp, #76]	; 0x4c
   16970:	mov	r8, #0
   16974:	add	r1, r1, #1
   16978:	cmp	r8, r4
   1697c:	strbcc	r0, [r5, r8]
   16980:	ldrb	r0, [r1, r8]
   16984:	add	r8, r8, #1
   16988:	cmp	r0, #0
   1698c:	bne	16978 <ftello64@plt+0x50f0>
   16990:	ldr	r6, [sp, #80]	; 0x50
   16994:	mov	r0, r6
   16998:	bl	11714 <strlen@plt>
   1699c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   169a0:	str	r0, [fp, #-72]	; 0xffffffb8
   169a4:	str	r6, [fp, #-88]	; 0xffffffa8
   169a8:	mov	r2, #1
   169ac:	mov	r3, r9
   169b0:	mov	lr, sl
   169b4:	b	16ac0 <ftello64@plt+0x5238>
   169b8:	mov	r0, #1
   169bc:	b	16a14 <ftello64@plt+0x518c>
   169c0:	mov	r7, #0
   169c4:	mov	r8, #0
   169c8:	mov	r2, r0
   169cc:	mov	r3, #0
   169d0:	b	16ac0 <ftello64@plt+0x5238>
   169d4:	tst	r9, #1
   169d8:	bne	16a14 <ftello64@plt+0x518c>
   169dc:	mov	r2, r0
   169e0:	b	16a6c <ftello64@plt+0x51e4>
   169e4:	mov	r0, #1
   169e8:	mov	r8, #0
   169ec:	mov	r7, #5
   169f0:	mov	r2, #1
   169f4:	str	r0, [fp, #-72]	; 0xffffffb8
   169f8:	movw	r0, #63304	; 0xf748
   169fc:	movt	r0, #2
   16a00:	str	r0, [fp, #-88]	; 0xffffffa8
   16a04:	b	16a34 <ftello64@plt+0x51ac>
   16a08:	mov	r2, #1
   16a0c:	tst	r9, #1
   16a10:	beq	16a6c <ftello64@plt+0x51e4>
   16a14:	mov	r1, #1
   16a18:	mov	r8, #0
   16a1c:	mov	r7, #2
   16a20:	mov	r2, r0
   16a24:	str	r1, [fp, #-72]	; 0xffffffb8
   16a28:	movw	r1, #203	; 0xcb
   16a2c:	movt	r1, #3
   16a30:	str	r1, [fp, #-88]	; 0xffffffa8
   16a34:	mov	r3, #1
   16a38:	b	16ac0 <ftello64@plt+0x5238>
   16a3c:	tst	r9, #1
   16a40:	beq	16a90 <ftello64@plt+0x5208>
   16a44:	mov	r0, #1
   16a48:	mov	r8, #0
   16a4c:	mov	r2, #1
   16a50:	mov	r3, #1
   16a54:	mov	r7, #5
   16a58:	str	r0, [fp, #-72]	; 0xffffffb8
   16a5c:	movw	r0, #63304	; 0xf748
   16a60:	movt	r0, #2
   16a64:	str	r0, [fp, #-88]	; 0xffffffa8
   16a68:	b	16ac0 <ftello64@plt+0x5238>
   16a6c:	cmp	r4, #0
   16a70:	mov	r8, #1
   16a74:	mov	r3, #0
   16a78:	mov	r7, #2
   16a7c:	movne	r0, #39	; 0x27
   16a80:	strbne	r0, [r5]
   16a84:	movw	r0, #203	; 0xcb
   16a88:	movt	r0, #3
   16a8c:	b	16ab4 <ftello64@plt+0x522c>
   16a90:	cmp	r4, #0
   16a94:	mov	r8, #1
   16a98:	mov	r2, #1
   16a9c:	mov	r7, #5
   16aa0:	mov	r3, #0
   16aa4:	movne	r0, #34	; 0x22
   16aa8:	strbne	r0, [r5]
   16aac:	movw	r0, #63304	; 0xf748
   16ab0:	movt	r0, #2
   16ab4:	str	r0, [fp, #-88]	; 0xffffffa8
   16ab8:	mov	r0, #1
   16abc:	str	r0, [fp, #-72]	; 0xffffffb8
   16ac0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16ac4:	eor	r6, r3, #1
   16ac8:	str	r7, [fp, #-68]	; 0xffffffbc
   16acc:	str	r3, [fp, #-76]	; 0xffffffb4
   16ad0:	str	r2, [sp, #84]	; 0x54
   16ad4:	str	r6, [sp, #92]	; 0x5c
   16ad8:	cmp	r0, #0
   16adc:	movwne	r0, #1
   16ae0:	and	r1, r0, r3
   16ae4:	and	r1, r2, r1
   16ae8:	str	r1, [sp, #48]	; 0x30
   16aec:	sub	r1, r7, #2
   16af0:	clz	r1, r1
   16af4:	lsr	r1, r1, #5
   16af8:	and	r1, r1, r3
   16afc:	str	r1, [sp, #64]	; 0x40
   16b00:	subs	r1, r7, #2
   16b04:	mov	r7, #0
   16b08:	movwne	r1, #1
   16b0c:	orr	r6, r1, r6
   16b10:	and	r1, r1, r2
   16b14:	and	r0, r0, r1
   16b18:	str	r6, [sp, #68]	; 0x44
   16b1c:	str	r0, [fp, #-60]	; 0xffffffc4
   16b20:	orr	r0, r1, r3
   16b24:	ldr	r1, [fp, #16]
   16b28:	eor	r0, r0, #1
   16b2c:	clz	r1, r1
   16b30:	lsr	r1, r1, #5
   16b34:	orr	r0, r1, r0
   16b38:	str	r0, [fp, #-64]	; 0xffffffc0
   16b3c:	eor	r0, r2, #1
   16b40:	str	r0, [sp, #52]	; 0x34
   16b44:	cmn	lr, #1
   16b48:	beq	16b58 <ftello64@plt+0x52d0>
   16b4c:	cmp	r7, lr
   16b50:	bne	16b64 <ftello64@plt+0x52dc>
   16b54:	b	176ac <ftello64@plt+0x5e24>
   16b58:	ldrb	r0, [ip, r7]
   16b5c:	cmp	r0, #0
   16b60:	beq	176b4 <ftello64@plt+0x5e2c>
   16b64:	ldr	r0, [fp, #-60]	; 0xffffffc4
   16b68:	mov	sl, #0
   16b6c:	cmp	r0, #0
   16b70:	beq	16ba8 <ftello64@plt+0x5320>
   16b74:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16b78:	add	r5, r7, r0
   16b7c:	cmp	r0, #2
   16b80:	bcc	16b9c <ftello64@plt+0x5314>
   16b84:	cmn	lr, #1
   16b88:	bne	16b9c <ftello64@plt+0x5314>
   16b8c:	mov	r0, ip
   16b90:	bl	11714 <strlen@plt>
   16b94:	ldr	ip, [fp, #-80]	; 0xffffffb0
   16b98:	mov	lr, r0
   16b9c:	cmp	r5, lr
   16ba0:	bls	16bb0 <ftello64@plt+0x5328>
   16ba4:	ldr	r5, [fp, #-84]	; 0xffffffac
   16ba8:	mov	r0, #0
   16bac:	b	16bfc <ftello64@plt+0x5374>
   16bb0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   16bb4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16bb8:	add	r0, ip, r7
   16bbc:	mov	r6, r4
   16bc0:	mov	r4, lr
   16bc4:	bl	11708 <bcmp@plt>
   16bc8:	ldr	r2, [sp, #92]	; 0x5c
   16bcc:	cmp	r0, #0
   16bd0:	ldr	r5, [fp, #-84]	; 0xffffffac
   16bd4:	mov	r1, r0
   16bd8:	movwne	r1, #1
   16bdc:	orr	r1, r1, r2
   16be0:	tst	r1, #1
   16be4:	beq	1773c <ftello64@plt+0x5eb4>
   16be8:	ldr	ip, [fp, #-80]	; 0xffffffb0
   16bec:	clz	r0, r0
   16bf0:	mov	lr, r4
   16bf4:	mov	r4, r6
   16bf8:	lsr	r0, r0, #5
   16bfc:	str	r0, [fp, #-52]	; 0xffffffcc
   16c00:	ldrb	r6, [ip, r7]
   16c04:	cmp	r6, #126	; 0x7e
   16c08:	bhi	17138 <ftello64@plt+0x58b0>
   16c0c:	add	r3, pc, #16
   16c10:	mov	r9, #1
   16c14:	mov	r2, #110	; 0x6e
   16c18:	mov	r0, #97	; 0x61
   16c1c:	mov	r1, #0
   16c20:	ldr	pc, [r3, r6, lsl #2]
   16c24:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16c28:	andeq	r7, r1, r8, lsr r1
   16c2c:	andeq	r7, r1, r8, lsr r1
   16c30:	andeq	r7, r1, r8, lsr r1
   16c34:	andeq	r7, r1, r8, lsr r1
   16c38:	andeq	r7, r1, r8, lsr r1
   16c3c:	andeq	r7, r1, r8, lsr r1
   16c40:	andeq	r7, r1, r4, lsl r2
   16c44:	andeq	r6, r1, r8, ror pc
   16c48:	andeq	r6, r1, r0, ror pc
   16c4c:	andeq	r6, r1, r4, lsl #31
   16c50:	andeq	r7, r1, r0, lsr #1
   16c54:	andeq	r6, r1, r8, ror #30
   16c58:	andeq	r6, r1, r0, lsl #31
   16c5c:	andeq	r7, r1, r8, lsr r1
   16c60:	andeq	r7, r1, r8, lsr r1
   16c64:	andeq	r7, r1, r8, lsr r1
   16c68:	andeq	r7, r1, r8, lsr r1
   16c6c:	andeq	r7, r1, r8, lsr r1
   16c70:	andeq	r7, r1, r8, lsr r1
   16c74:	andeq	r7, r1, r8, lsr r1
   16c78:	andeq	r7, r1, r8, lsr r1
   16c7c:	andeq	r7, r1, r8, lsr r1
   16c80:	andeq	r7, r1, r8, lsr r1
   16c84:	andeq	r7, r1, r8, lsr r1
   16c88:	andeq	r7, r1, r8, lsr r1
   16c8c:	andeq	r7, r1, r8, lsr r1
   16c90:	andeq	r7, r1, r8, lsr r1
   16c94:	andeq	r7, r1, r8, lsr r1
   16c98:	andeq	r7, r1, r8, lsr r1
   16c9c:	andeq	r7, r1, r8, lsr r1
   16ca0:	andeq	r7, r1, r8, lsr r1
   16ca4:	andeq	r6, r1, ip, lsl pc
   16ca8:	andeq	r6, r1, r0, lsr #30
   16cac:	andeq	r6, r1, r0, lsr #30
   16cb0:	andeq	r6, r1, r8, lsl #30
   16cb4:	andeq	r6, r1, r0, lsr #30
   16cb8:	andeq	r6, r1, r0, lsr #28
   16cbc:	andeq	r6, r1, r0, lsr #30
   16cc0:	andeq	r7, r1, r8, lsr #1
   16cc4:	andeq	r6, r1, r0, lsr #30
   16cc8:	andeq	r6, r1, r0, lsr #30
   16ccc:	andeq	r6, r1, r0, lsr #30
   16cd0:	andeq	r6, r1, r0, lsr #28
   16cd4:	andeq	r6, r1, r0, lsr #28
   16cd8:	andeq	r6, r1, r0, lsr #28
   16cdc:	andeq	r6, r1, r0, lsr #28
   16ce0:	andeq	r6, r1, r0, lsr #28
   16ce4:	andeq	r6, r1, r0, lsr #28
   16ce8:	andeq	r6, r1, r0, lsr #28
   16cec:	andeq	r6, r1, r0, lsr #28
   16cf0:	andeq	r6, r1, r0, lsr #28
   16cf4:	andeq	r6, r1, r0, lsr #28
   16cf8:	andeq	r6, r1, r0, lsr #28
   16cfc:	andeq	r6, r1, r0, lsr #28
   16d00:	andeq	r6, r1, r0, lsr #28
   16d04:	andeq	r6, r1, r0, lsr #28
   16d08:	andeq	r6, r1, r0, lsr #28
   16d0c:	andeq	r6, r1, r0, lsr #28
   16d10:	andeq	r6, r1, r0, lsr #30
   16d14:	andeq	r6, r1, r0, lsr #30
   16d18:	andeq	r6, r1, r0, lsr #30
   16d1c:	andeq	r6, r1, r0, lsr #30
   16d20:	andeq	r7, r1, r0, ror r0
   16d24:	andeq	r7, r1, r8, lsr r1
   16d28:	andeq	r6, r1, r0, lsr #28
   16d2c:	andeq	r6, r1, r0, lsr #28
   16d30:	andeq	r6, r1, r0, lsr #28
   16d34:	andeq	r6, r1, r0, lsr #28
   16d38:	andeq	r6, r1, r0, lsr #28
   16d3c:	andeq	r6, r1, r0, lsr #28
   16d40:	andeq	r6, r1, r0, lsr #28
   16d44:	andeq	r6, r1, r0, lsr #28
   16d48:	andeq	r6, r1, r0, lsr #28
   16d4c:	andeq	r6, r1, r0, lsr #28
   16d50:	andeq	r6, r1, r0, lsr #28
   16d54:	andeq	r6, r1, r0, lsr #28
   16d58:	andeq	r6, r1, r0, lsr #28
   16d5c:	andeq	r6, r1, r0, lsr #28
   16d60:	andeq	r6, r1, r0, lsr #28
   16d64:	andeq	r6, r1, r0, lsr #28
   16d68:	andeq	r6, r1, r0, lsr #28
   16d6c:	andeq	r6, r1, r0, lsr #28
   16d70:	andeq	r6, r1, r0, lsr #28
   16d74:	andeq	r6, r1, r0, lsr #28
   16d78:	andeq	r6, r1, r0, lsr #28
   16d7c:	andeq	r6, r1, r0, lsr #28
   16d80:	andeq	r6, r1, r0, lsr #28
   16d84:	andeq	r6, r1, r0, lsr #28
   16d88:	andeq	r6, r1, r0, lsr #28
   16d8c:	andeq	r6, r1, r0, lsr #28
   16d90:	andeq	r6, r1, r0, lsr #30
   16d94:	andeq	r6, r1, r8, asr #30
   16d98:	andeq	r6, r1, r0, lsr #28
   16d9c:	andeq	r6, r1, r0, lsr #30
   16da0:	andeq	r6, r1, r0, lsr #28
   16da4:	andeq	r6, r1, r0, lsr #30
   16da8:	andeq	r6, r1, r0, lsr #28
   16dac:	andeq	r6, r1, r0, lsr #28
   16db0:	andeq	r6, r1, r0, lsr #28
   16db4:	andeq	r6, r1, r0, lsr #28
   16db8:	andeq	r6, r1, r0, lsr #28
   16dbc:	andeq	r6, r1, r0, lsr #28
   16dc0:	andeq	r6, r1, r0, lsr #28
   16dc4:	andeq	r6, r1, r0, lsr #28
   16dc8:	andeq	r6, r1, r0, lsr #28
   16dcc:	andeq	r6, r1, r0, lsr #28
   16dd0:	andeq	r6, r1, r0, lsr #28
   16dd4:	andeq	r6, r1, r0, lsr #28
   16dd8:	andeq	r6, r1, r0, lsr #28
   16ddc:	andeq	r6, r1, r0, lsr #28
   16de0:	andeq	r6, r1, r0, lsr #28
   16de4:	andeq	r6, r1, r0, lsr #28
   16de8:	andeq	r6, r1, r0, lsr #28
   16dec:	andeq	r6, r1, r0, lsr #28
   16df0:	andeq	r6, r1, r0, lsr #28
   16df4:	andeq	r6, r1, r0, lsr #28
   16df8:	andeq	r6, r1, r0, lsr #28
   16dfc:	andeq	r6, r1, r0, lsr #28
   16e00:	andeq	r6, r1, r0, lsr #28
   16e04:	andeq	r6, r1, r0, lsr #28
   16e08:	andeq	r6, r1, r0, lsr #28
   16e0c:	andeq	r6, r1, r0, lsr #28
   16e10:	ldrdeq	r6, [r1], -ip
   16e14:	andeq	r6, r1, r0, lsr #30
   16e18:	ldrdeq	r6, [r1], -ip
   16e1c:	andeq	r6, r1, r8, lsl #30
   16e20:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16e24:	tst	r0, #1
   16e28:	bne	16e54 <ftello64@plt+0x55cc>
   16e2c:	ldr	r1, [fp, #16]
   16e30:	ubfx	r0, r6, #5, #3
   16e34:	mov	r2, #1
   16e38:	ldr	r0, [r1, r0, lsl #2]
   16e3c:	and	r1, r6, #31
   16e40:	tst	r0, r2, lsl r1
   16e44:	beq	16e54 <ftello64@plt+0x55cc>
   16e48:	mov	r0, r6
   16e4c:	mov	r1, r9
   16e50:	b	16e68 <ftello64@plt+0x55e0>
   16e54:	ldr	r0, [fp, #-52]	; 0xffffffcc
   16e58:	mov	r1, r9
   16e5c:	cmp	r0, #0
   16e60:	mov	r0, r6
   16e64:	beq	171a8 <ftello64@plt+0x5920>
   16e68:	ldr	r2, [fp, #-76]	; 0xffffffb4
   16e6c:	tst	r2, #1
   16e70:	bne	17778 <ftello64@plt+0x5ef0>
   16e74:	ldr	r2, [fp, #-68]	; 0xffffffbc
   16e78:	ldr	r3, [fp, #-56]	; 0xffffffc8
   16e7c:	subs	r2, r2, #2
   16e80:	movwne	r2, #1
   16e84:	orr	r2, r2, r3
   16e88:	tst	r2, #1
   16e8c:	bne	16ec8 <ftello64@plt+0x5640>
   16e90:	cmp	r8, r4
   16e94:	movcc	r2, #39	; 0x27
   16e98:	strbcc	r2, [r5, r8]
   16e9c:	add	r2, r8, #1
   16ea0:	cmp	r2, r4
   16ea4:	movcc	r3, #36	; 0x24
   16ea8:	strbcc	r3, [r5, r2]
   16eac:	add	r2, r8, #2
   16eb0:	add	r8, r8, #3
   16eb4:	cmp	r2, r4
   16eb8:	movcc	r3, #39	; 0x27
   16ebc:	strbcc	r3, [r5, r2]
   16ec0:	mov	r2, #1
   16ec4:	str	r2, [fp, #-56]	; 0xffffffc8
   16ec8:	cmp	r8, r4
   16ecc:	movcc	r2, #92	; 0x5c
   16ed0:	strbcc	r2, [r5, r8]
   16ed4:	add	r8, r8, #1
   16ed8:	b	171ec <ftello64@plt+0x5964>
   16edc:	cmp	lr, #1
   16ee0:	beq	16f08 <ftello64@plt+0x5680>
   16ee4:	mov	r9, #0
   16ee8:	cmn	lr, #1
   16eec:	bne	16f14 <ftello64@plt+0x568c>
   16ef0:	ldrb	r0, [ip, #1]
   16ef4:	cmp	r0, #0
   16ef8:	beq	16f08 <ftello64@plt+0x5680>
   16efc:	mvn	lr, #0
   16f00:	mov	sl, #0
   16f04:	b	16e20 <ftello64@plt+0x5598>
   16f08:	mov	r9, #0
   16f0c:	cmp	r7, #0
   16f10:	beq	16f1c <ftello64@plt+0x5694>
   16f14:	mov	sl, #0
   16f18:	b	16e20 <ftello64@plt+0x5598>
   16f1c:	mov	r1, #1
   16f20:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16f24:	cmp	r0, #2
   16f28:	bne	16f40 <ftello64@plt+0x56b8>
   16f2c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16f30:	mov	r9, r1
   16f34:	tst	r0, #1
   16f38:	beq	16e20 <ftello64@plt+0x5598>
   16f3c:	b	17778 <ftello64@plt+0x5ef0>
   16f40:	mov	r9, r1
   16f44:	b	16e20 <ftello64@plt+0x5598>
   16f48:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16f4c:	cmp	r0, #2
   16f50:	bne	1718c <ftello64@plt+0x5904>
   16f54:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16f58:	tst	r0, #1
   16f5c:	bne	17778 <ftello64@plt+0x5ef0>
   16f60:	mov	sl, #0
   16f64:	b	171a0 <ftello64@plt+0x5918>
   16f68:	mov	r0, #102	; 0x66
   16f6c:	b	17214 <ftello64@plt+0x598c>
   16f70:	mov	r2, #116	; 0x74
   16f74:	b	16f84 <ftello64@plt+0x56fc>
   16f78:	mov	r0, #98	; 0x62
   16f7c:	b	17214 <ftello64@plt+0x598c>
   16f80:	mov	r2, #114	; 0x72
   16f84:	ldr	r0, [sp, #68]	; 0x44
   16f88:	tst	r0, #1
   16f8c:	mov	r0, r2
   16f90:	bne	17214 <ftello64@plt+0x598c>
   16f94:	b	17778 <ftello64@plt+0x5ef0>
   16f98:	ldr	r0, [sp, #84]	; 0x54
   16f9c:	tst	r0, #1
   16fa0:	beq	17230 <ftello64@plt+0x59a8>
   16fa4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16fa8:	tst	r0, #1
   16fac:	bne	17864 <ftello64@plt+0x5fdc>
   16fb0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16fb4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   16fb8:	subs	r0, r0, #2
   16fbc:	movwne	r0, #1
   16fc0:	orr	r0, r0, r1
   16fc4:	tst	r0, #1
   16fc8:	bne	17004 <ftello64@plt+0x577c>
   16fcc:	cmp	r8, r4
   16fd0:	movcc	r0, #39	; 0x27
   16fd4:	strbcc	r0, [r5, r8]
   16fd8:	add	r0, r8, #1
   16fdc:	cmp	r0, r4
   16fe0:	movcc	r1, #36	; 0x24
   16fe4:	strbcc	r1, [r5, r0]
   16fe8:	add	r0, r8, #2
   16fec:	add	r8, r8, #3
   16ff0:	cmp	r0, r4
   16ff4:	movcc	r1, #39	; 0x27
   16ff8:	strbcc	r1, [r5, r0]
   16ffc:	mov	r0, #1
   17000:	str	r0, [fp, #-56]	; 0xffffffc8
   17004:	ldr	r1, [fp, #-68]	; 0xffffffbc
   17008:	cmp	r8, r4
   1700c:	mov	r9, #0
   17010:	mov	sl, #1
   17014:	mov	r6, #48	; 0x30
   17018:	movcc	r0, #92	; 0x5c
   1701c:	strbcc	r0, [r5, r8]
   17020:	add	r0, r8, #1
   17024:	cmp	r1, #2
   17028:	beq	173f8 <ftello64@plt+0x5b70>
   1702c:	add	r1, r7, #1
   17030:	cmp	r1, lr
   17034:	bcs	173f8 <ftello64@plt+0x5b70>
   17038:	ldrb	r1, [ip, r1]
   1703c:	sub	r1, r1, #48	; 0x30
   17040:	uxtb	r1, r1
   17044:	cmp	r1, #9
   17048:	bhi	173f8 <ftello64@plt+0x5b70>
   1704c:	cmp	r0, r4
   17050:	movcc	r1, #48	; 0x30
   17054:	strbcc	r1, [r5, r0]
   17058:	add	r0, r8, #2
   1705c:	add	r8, r8, #3
   17060:	cmp	r0, r4
   17064:	movcc	r1, #48	; 0x30
   17068:	strbcc	r1, [r5, r0]
   1706c:	b	16e20 <ftello64@plt+0x5598>
   17070:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17074:	mov	sl, #0
   17078:	mov	r6, #63	; 0x3f
   1707c:	cmp	r0, #5
   17080:	beq	17400 <ftello64@plt+0x5b78>
   17084:	cmp	r0, #2
   17088:	bne	174a8 <ftello64@plt+0x5c20>
   1708c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   17090:	mov	r9, #0
   17094:	tst	r0, #1
   17098:	beq	16e20 <ftello64@plt+0x5598>
   1709c:	b	17778 <ftello64@plt+0x5ef0>
   170a0:	mov	r0, #118	; 0x76
   170a4:	b	17214 <ftello64@plt+0x598c>
   170a8:	mov	r0, #1
   170ac:	mov	r6, #39	; 0x27
   170b0:	str	r0, [sp, #60]	; 0x3c
   170b4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   170b8:	cmp	r0, #2
   170bc:	bne	1724c <ftello64@plt+0x59c4>
   170c0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   170c4:	tst	r0, #1
   170c8:	bne	17778 <ftello64@plt+0x5ef0>
   170cc:	ldr	r2, [sp, #56]	; 0x38
   170d0:	clz	r1, r4
   170d4:	mov	sl, #0
   170d8:	mov	r9, #1
   170dc:	lsr	r1, r1, #5
   170e0:	cmp	r2, #0
   170e4:	mov	r0, r2
   170e8:	movwne	r0, #1
   170ec:	orrs	r0, r0, r1
   170f0:	moveq	r2, r4
   170f4:	moveq	r4, r0
   170f8:	cmp	r8, r4
   170fc:	str	r2, [sp, #56]	; 0x38
   17100:	movcc	r0, #39	; 0x27
   17104:	strbcc	r0, [r5, r8]
   17108:	add	r0, r8, #1
   1710c:	cmp	r0, r4
   17110:	movcc	r1, #92	; 0x5c
   17114:	strbcc	r1, [r5, r0]
   17118:	add	r0, r8, #2
   1711c:	add	r8, r8, #3
   17120:	cmp	r0, r4
   17124:	movcc	r1, #39	; 0x27
   17128:	strbcc	r1, [r5, r0]
   1712c:	mov	r0, #0
   17130:	str	r0, [fp, #-56]	; 0xffffffc8
   17134:	b	16e20 <ftello64@plt+0x5598>
   17138:	ldr	r0, [sp, #40]	; 0x28
   1713c:	str	r4, [sp, #88]	; 0x58
   17140:	cmp	r0, #1
   17144:	bne	17254 <ftello64@plt+0x59cc>
   17148:	str	lr, [sp, #28]
   1714c:	bl	116e4 <__ctype_b_loc@plt>
   17150:	ldr	r0, [r0]
   17154:	ldr	ip, [fp, #-80]	; 0xffffffb0
   17158:	mov	r2, #1
   1715c:	add	r0, r0, r6, lsl #1
   17160:	ldrb	r0, [r0, #1]
   17164:	ubfx	r9, r0, #6, #1
   17168:	ldr	r0, [sp, #52]	; 0x34
   1716c:	cmp	r2, #1
   17170:	orr	r0, r9, r0
   17174:	bhi	174b0 <ftello64@plt+0x5c28>
   17178:	tst	r0, #1
   1717c:	beq	174b0 <ftello64@plt+0x5c28>
   17180:	ldr	lr, [sp, #28]
   17184:	ldr	r4, [sp, #88]	; 0x58
   17188:	b	16e20 <ftello64@plt+0x5598>
   1718c:	ldr	r1, [sp, #48]	; 0x30
   17190:	mov	sl, #0
   17194:	mov	r0, #92	; 0x5c
   17198:	cmp	r1, #0
   1719c:	beq	17214 <ftello64@plt+0x598c>
   171a0:	mov	r6, #92	; 0x5c
   171a4:	mov	r9, #0
   171a8:	cmp	sl, #0
   171ac:	bne	171e4 <ftello64@plt+0x595c>
   171b0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   171b4:	tst	r0, #1
   171b8:	beq	171e4 <ftello64@plt+0x595c>
   171bc:	cmp	r8, r4
   171c0:	movcc	r0, #39	; 0x27
   171c4:	strbcc	r0, [r5, r8]
   171c8:	add	r0, r8, #1
   171cc:	add	r8, r8, #2
   171d0:	cmp	r0, r4
   171d4:	movcc	r1, #39	; 0x27
   171d8:	strbcc	r1, [r5, r0]
   171dc:	mov	r0, #0
   171e0:	str	r0, [fp, #-56]	; 0xffffffc8
   171e4:	mov	r1, r9
   171e8:	mov	r0, r6
   171ec:	cmp	r8, r4
   171f0:	strbcc	r0, [r5, r8]
   171f4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   171f8:	add	r8, r8, #1
   171fc:	and	r0, r0, r1
   17200:	str	r0, [fp, #-48]	; 0xffffffd0
   17204:	add	r7, r7, #1
   17208:	cmn	lr, #1
   1720c:	bne	16b4c <ftello64@plt+0x52c4>
   17210:	b	16b58 <ftello64@plt+0x52d0>
   17214:	ldr	r1, [sp, #84]	; 0x54
   17218:	mov	sl, #0
   1721c:	mov	r9, #0
   17220:	tst	r1, #1
   17224:	mov	r1, #0
   17228:	beq	16e20 <ftello64@plt+0x5598>
   1722c:	b	16e68 <ftello64@plt+0x55e0>
   17230:	ldr	r0, [sp, #36]	; 0x24
   17234:	mov	r6, #0
   17238:	mov	sl, #0
   1723c:	mov	r9, #0
   17240:	cmp	r0, #0
   17244:	beq	16e20 <ftello64@plt+0x5598>
   17248:	b	17204 <ftello64@plt+0x597c>
   1724c:	mov	r9, #1
   17250:	b	16e20 <ftello64@plt+0x5598>
   17254:	mov	r0, #0
   17258:	cmn	lr, #1
   1725c:	sub	r4, fp, #40	; 0x28
   17260:	str	r0, [fp, #-36]	; 0xffffffdc
   17264:	str	r0, [fp, #-40]	; 0xffffffd8
   17268:	bne	1727c <ftello64@plt+0x59f4>
   1726c:	mov	r0, ip
   17270:	bl	11714 <strlen@plt>
   17274:	ldr	ip, [fp, #-80]	; 0xffffffb0
   17278:	mov	lr, r0
   1727c:	ldr	r0, [sp, #72]	; 0x48
   17280:	mov	r9, #1
   17284:	mov	r2, #0
   17288:	str	lr, [sp, #28]
   1728c:	add	r0, r0, r7
   17290:	str	r0, [sp, #20]
   17294:	b	172d8 <ftello64@plt+0x5a50>
   17298:	ldr	r5, [sp, #44]	; 0x2c
   1729c:	add	r5, r0, r5
   172a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   172a4:	bl	11600 <iswprint@plt>
   172a8:	cmp	r0, #0
   172ac:	sub	r4, fp, #40	; 0x28
   172b0:	movwne	r0, #1
   172b4:	and	r9, r9, r0
   172b8:	mov	r0, r4
   172bc:	bl	115a0 <mbsinit@plt>
   172c0:	mov	r2, r5
   172c4:	ldr	lr, [sp, #28]
   172c8:	ldr	r5, [fp, #-84]	; 0xffffffac
   172cc:	ldr	ip, [fp, #-80]	; 0xffffffb0
   172d0:	cmp	r0, #0
   172d4:	bne	17168 <ftello64@plt+0x58e0>
   172d8:	add	r0, r2, r7
   172dc:	str	r2, [sp, #44]	; 0x2c
   172e0:	mov	r3, r4
   172e4:	add	r1, ip, r0
   172e8:	str	r0, [sp, #24]
   172ec:	sub	r2, lr, r0
   172f0:	sub	r0, fp, #44	; 0x2c
   172f4:	bl	2d454 <ftello64@plt+0x1bbcc>
   172f8:	cmp	r0, #0
   172fc:	beq	176a0 <ftello64@plt+0x5e18>
   17300:	cmn	r0, #1
   17304:	beq	1765c <ftello64@plt+0x5dd4>
   17308:	ldr	lr, [sp, #28]
   1730c:	cmn	r0, #2
   17310:	beq	17664 <ftello64@plt+0x5ddc>
   17314:	ldr	r2, [sp, #64]	; 0x40
   17318:	ldr	r4, [sp, #88]	; 0x58
   1731c:	ldr	ip, [sp, #84]	; 0x54
   17320:	cmp	r0, #2
   17324:	mov	r1, #0
   17328:	movwcc	r1, #1
   1732c:	eor	r2, r2, #1
   17330:	orrs	r1, r2, r1
   17334:	bne	17298 <ftello64@plt+0x5a10>
   17338:	ldr	r1, [sp, #44]	; 0x2c
   1733c:	ldr	r2, [sp, #20]
   17340:	add	r1, r2, r1
   17344:	sub	r2, r0, #1
   17348:	b	17358 <ftello64@plt+0x5ad0>
   1734c:	add	r1, r1, #1
   17350:	subs	r2, r2, #1
   17354:	beq	17298 <ftello64@plt+0x5a10>
   17358:	ldrb	r3, [r1]
   1735c:	sub	r3, r3, #91	; 0x5b
   17360:	cmp	r3, #33	; 0x21
   17364:	bhi	1734c <ftello64@plt+0x5ac4>
   17368:	add	r5, pc, #0
   1736c:	ldr	pc, [r5, r3, lsl #2]
   17370:	andeq	r7, r1, r4, asr r7
   17374:	andeq	r7, r1, r4, asr r7
   17378:	andeq	r7, r1, ip, asr #6
   1737c:	andeq	r7, r1, r4, asr r7
   17380:	andeq	r7, r1, ip, asr #6
   17384:	andeq	r7, r1, r4, asr r7
   17388:	andeq	r7, r1, ip, asr #6
   1738c:	andeq	r7, r1, ip, asr #6
   17390:	andeq	r7, r1, ip, asr #6
   17394:	andeq	r7, r1, ip, asr #6
   17398:	andeq	r7, r1, ip, asr #6
   1739c:	andeq	r7, r1, ip, asr #6
   173a0:	andeq	r7, r1, ip, asr #6
   173a4:	andeq	r7, r1, ip, asr #6
   173a8:	andeq	r7, r1, ip, asr #6
   173ac:	andeq	r7, r1, ip, asr #6
   173b0:	andeq	r7, r1, ip, asr #6
   173b4:	andeq	r7, r1, ip, asr #6
   173b8:	andeq	r7, r1, ip, asr #6
   173bc:	andeq	r7, r1, ip, asr #6
   173c0:	andeq	r7, r1, ip, asr #6
   173c4:	andeq	r7, r1, ip, asr #6
   173c8:	andeq	r7, r1, ip, asr #6
   173cc:	andeq	r7, r1, ip, asr #6
   173d0:	andeq	r7, r1, ip, asr #6
   173d4:	andeq	r7, r1, ip, asr #6
   173d8:	andeq	r7, r1, ip, asr #6
   173dc:	andeq	r7, r1, ip, asr #6
   173e0:	andeq	r7, r1, ip, asr #6
   173e4:	andeq	r7, r1, ip, asr #6
   173e8:	andeq	r7, r1, ip, asr #6
   173ec:	andeq	r7, r1, ip, asr #6
   173f0:	andeq	r7, r1, ip, asr #6
   173f4:	andeq	r7, r1, r4, asr r7
   173f8:	mov	r8, r0
   173fc:	b	16e20 <ftello64@plt+0x5598>
   17400:	ldr	r0, [sp, #32]
   17404:	cmp	r0, #0
   17408:	beq	174a8 <ftello64@plt+0x5c20>
   1740c:	add	r0, r7, #2
   17410:	cmp	r0, lr
   17414:	bcs	174a8 <ftello64@plt+0x5c20>
   17418:	add	r1, r7, ip
   1741c:	ldrb	r1, [r1, #1]
   17420:	cmp	r1, #63	; 0x3f
   17424:	bne	174a8 <ftello64@plt+0x5c20>
   17428:	ldrb	r9, [ip, r0]
   1742c:	sub	r2, r9, #33	; 0x21
   17430:	cmp	r2, #29
   17434:	bhi	174a8 <ftello64@plt+0x5c20>
   17438:	movw	r1, #20929	; 0x51c1
   1743c:	mov	r3, #1
   17440:	movt	r1, #14336	; 0x3800
   17444:	tst	r1, r3, lsl r2
   17448:	beq	174a8 <ftello64@plt+0x5c20>
   1744c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   17450:	tst	r1, #1
   17454:	bne	17778 <ftello64@plt+0x5ef0>
   17458:	cmp	r8, r4
   1745c:	add	r2, r8, #1
   17460:	mov	r6, r9
   17464:	mov	r7, r0
   17468:	mov	r9, #0
   1746c:	movcc	r1, #63	; 0x3f
   17470:	strbcc	r1, [r5, r8]
   17474:	cmp	r2, r4
   17478:	movcc	r1, #34	; 0x22
   1747c:	strbcc	r1, [r5, r2]
   17480:	add	r2, r8, #2
   17484:	cmp	r2, r4
   17488:	movcc	r1, #34	; 0x22
   1748c:	strbcc	r1, [r5, r2]
   17490:	add	r2, r8, #3
   17494:	add	r8, r8, #4
   17498:	cmp	r2, r4
   1749c:	movcc	r1, #63	; 0x3f
   174a0:	strbcc	r1, [r5, r2]
   174a4:	b	16e20 <ftello64@plt+0x5598>
   174a8:	mov	r9, #0
   174ac:	b	16e20 <ftello64@plt+0x5598>
   174b0:	ldr	lr, [sp, #28]
   174b4:	ldr	r4, [fp, #-56]	; 0xffffffc8
   174b8:	add	r1, r2, r7
   174bc:	mov	r2, #0
   174c0:	str	r1, [sp, #44]	; 0x2c
   174c4:	tst	r0, #1
   174c8:	bne	175e4 <ftello64@plt+0x5d5c>
   174cc:	ldr	r1, [fp, #-76]	; 0xffffffb4
   174d0:	tst	r1, #1
   174d4:	bne	17774 <ftello64@plt+0x5eec>
   174d8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   174dc:	subs	r2, r1, #2
   174e0:	movwne	r2, #1
   174e4:	orr	r2, r2, r4
   174e8:	tst	r2, #1
   174ec:	bne	17530 <ftello64@plt+0x5ca8>
   174f0:	ldr	r1, [sp, #88]	; 0x58
   174f4:	add	r2, r8, #1
   174f8:	mov	r4, #1
   174fc:	cmp	r8, r1
   17500:	movcc	r1, #39	; 0x27
   17504:	strbcc	r1, [r5, r8]
   17508:	ldr	r1, [sp, #88]	; 0x58
   1750c:	cmp	r2, r1
   17510:	movcc	r1, #36	; 0x24
   17514:	strbcc	r1, [r5, r2]
   17518:	ldr	r1, [sp, #88]	; 0x58
   1751c:	add	r2, r8, #2
   17520:	add	r8, r8, #3
   17524:	cmp	r2, r1
   17528:	movcc	r1, #39	; 0x27
   1752c:	strbcc	r1, [r5, r2]
   17530:	ldr	r1, [sp, #88]	; 0x58
   17534:	add	r2, r8, #1
   17538:	cmp	r8, r1
   1753c:	movcc	r1, #92	; 0x5c
   17540:	strbcc	r1, [r5, r8]
   17544:	ldr	r1, [sp, #88]	; 0x58
   17548:	cmp	r2, r1
   1754c:	bcs	17560 <ftello64@plt+0x5cd8>
   17550:	uxtb	r3, r6
   17554:	mov	r1, #48	; 0x30
   17558:	orr	r3, r1, r3, lsr #6
   1755c:	strb	r3, [r5, r2]
   17560:	ldr	r1, [sp, #88]	; 0x58
   17564:	add	r2, r8, #2
   17568:	add	r8, r8, #3
   1756c:	cmp	r2, r1
   17570:	lsrcc	r3, r6, #3
   17574:	movcc	r1, #6
   17578:	bficc	r3, r1, #3, #29
   1757c:	mov	r1, #6
   17580:	bfi	r6, r1, #3, #29
   17584:	strbcc	r3, [r5, r2]
   17588:	mov	r2, #1
   1758c:	b	1760c <ftello64@plt+0x5d84>
   17590:	ldr	r1, [sp, #88]	; 0x58
   17594:	ldr	r5, [fp, #-84]	; 0xffffffac
   17598:	ldr	r4, [sp, #88]	; 0x58
   1759c:	cmp	r8, r1
   175a0:	movcc	r1, #39	; 0x27
   175a4:	strbcc	r1, [r5, r8]
   175a8:	add	r1, r8, #1
   175ac:	add	r8, r8, #2
   175b0:	cmp	r1, r4
   175b4:	movcc	r4, #39	; 0x27
   175b8:	strbcc	r4, [r5, r1]
   175bc:	mov	r4, #0
   175c0:	ldr	r1, [sp, #88]	; 0x58
   175c4:	cmp	r8, r1
   175c8:	ldr	r1, [sp, #72]	; 0x48
   175cc:	strbcc	r6, [r5, r8]
   175d0:	add	r8, r8, #1
   175d4:	ldrb	r6, [r1, r7]
   175d8:	mov	r7, r3
   175dc:	tst	r0, #1
   175e0:	beq	174cc <ftello64@plt+0x5c44>
   175e4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   175e8:	tst	r1, #1
   175ec:	beq	17604 <ftello64@plt+0x5d7c>
   175f0:	ldr	r1, [sp, #88]	; 0x58
   175f4:	cmp	r8, r1
   175f8:	movcc	r1, #92	; 0x5c
   175fc:	strbcc	r1, [r5, r8]
   17600:	add	r8, r8, #1
   17604:	mov	r1, #0
   17608:	str	r1, [fp, #-52]	; 0xffffffcc
   1760c:	ldr	r1, [sp, #44]	; 0x2c
   17610:	add	r3, r7, #1
   17614:	and	sl, r2, #1
   17618:	cmp	r1, r3
   1761c:	bls	17640 <ftello64@plt+0x5db8>
   17620:	cmp	sl, #0
   17624:	mvn	r5, r4
   17628:	movwne	sl, #1
   1762c:	orr	r5, r5, sl
   17630:	tst	r5, #1
   17634:	beq	17590 <ftello64@plt+0x5d08>
   17638:	ldr	r5, [fp, #-84]	; 0xffffffac
   1763c:	b	175c0 <ftello64@plt+0x5d38>
   17640:	str	r4, [fp, #-56]	; 0xffffffc8
   17644:	ldr	r4, [sp, #88]	; 0x58
   17648:	cmp	sl, #0
   1764c:	movwne	sl, #1
   17650:	cmp	sl, #0
   17654:	beq	171b0 <ftello64@plt+0x5928>
   17658:	b	171e4 <ftello64@plt+0x595c>
   1765c:	mov	r9, #0
   17660:	b	176a0 <ftello64@plt+0x5e18>
   17664:	ldr	r0, [sp, #24]
   17668:	mov	r9, #0
   1766c:	cmp	lr, r0
   17670:	bls	176a0 <ftello64@plt+0x5e18>
   17674:	ldr	ip, [fp, #-80]	; 0xffffffb0
   17678:	ldr	r2, [sp, #44]	; 0x2c
   1767c:	add	r0, ip, r7
   17680:	ldrb	r1, [r0, r2]
   17684:	cmp	r1, #0
   17688:	beq	17168 <ftello64@plt+0x58e0>
   1768c:	add	r2, r2, #1
   17690:	add	r1, r7, r2
   17694:	cmp	r1, lr
   17698:	bcc	17680 <ftello64@plt+0x5df8>
   1769c:	b	17168 <ftello64@plt+0x58e0>
   176a0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   176a4:	ldr	r2, [sp, #44]	; 0x2c
   176a8:	b	17168 <ftello64@plt+0x58e0>
   176ac:	mov	lr, r7
   176b0:	b	176b8 <ftello64@plt+0x5e30>
   176b4:	mvn	lr, #0
   176b8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   176bc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   176c0:	eor	r0, r1, #2
   176c4:	orr	r0, r0, r8
   176c8:	clz	r0, r0
   176cc:	lsr	r0, r0, #5
   176d0:	tst	r2, r0
   176d4:	bne	17778 <ftello64@plt+0x5ef0>
   176d8:	subs	r0, r1, #2
   176dc:	movwne	r0, #1
   176e0:	orr	r0, r2, r0
   176e4:	tst	r0, #1
   176e8:	ldreq	r0, [sp, #60]	; 0x3c
   176ec:	eoreq	r0, r0, #1
   176f0:	tsteq	r0, #1
   176f4:	bne	1780c <ftello64@plt+0x5f84>
   176f8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   176fc:	mov	sl, lr
   17700:	tst	r0, #1
   17704:	bne	177d8 <ftello64@plt+0x5f50>
   17708:	ldr	r6, [sp, #56]	; 0x38
   1770c:	mov	r9, #0
   17710:	cmp	r6, #0
   17714:	beq	17804 <ftello64@plt+0x5f7c>
   17718:	ldr	r0, [sp, #84]	; 0x54
   1771c:	mov	r1, #0
   17720:	mov	r7, #2
   17724:	cmp	r4, #0
   17728:	str	r1, [fp, #-48]	; 0xffffffd0
   1772c:	mov	r1, #0
   17730:	str	r1, [fp, #-76]	; 0xffffffb4
   17734:	beq	168d4 <ftello64@plt+0x504c>
   17738:	b	1780c <ftello64@plt+0x5f84>
   1773c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   17740:	ldr	r1, [fp, #12]
   17744:	ldr	r2, [fp, #-68]	; 0xffffffbc
   17748:	mov	lr, r4
   1774c:	mov	r4, r6
   17750:	b	17798 <ftello64@plt+0x5f10>
   17754:	tst	ip, #1
   17758:	ldr	r5, [fp, #-84]	; 0xffffffac
   1775c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   17760:	ldr	r1, [fp, #12]
   17764:	mov	r0, #2
   17768:	movwne	r0, #4
   1776c:	mov	r2, r0
   17770:	b	17798 <ftello64@plt+0x5f10>
   17774:	ldr	r4, [sp, #88]	; 0x58
   17778:	ldr	r1, [sp, #84]	; 0x54
   1777c:	mov	r0, #2
   17780:	tst	r1, #1
   17784:	movwne	r0, #4
   17788:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1778c:	ldr	r1, [fp, #12]
   17790:	cmp	r2, #2
   17794:	moveq	r2, r0
   17798:	mov	r0, #0
   1779c:	bic	r1, r1, #2
   177a0:	str	r2, [sp]
   177a4:	mov	r2, ip
   177a8:	mov	r3, lr
   177ac:	str	r0, [sp, #8]
   177b0:	ldr	r0, [sp, #76]	; 0x4c
   177b4:	str	r1, [sp, #4]
   177b8:	mov	r1, r4
   177bc:	str	r0, [sp, #12]
   177c0:	ldr	r0, [sp, #80]	; 0x50
   177c4:	str	r0, [sp, #16]
   177c8:	mov	r0, r5
   177cc:	bl	16844 <ftello64@plt+0x4fbc>
   177d0:	mov	r8, r0
   177d4:	b	17858 <ftello64@plt+0x5fd0>
   177d8:	mov	r0, #5
   177dc:	ldr	r1, [sp, #56]	; 0x38
   177e0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   177e4:	mov	r3, sl
   177e8:	str	r0, [sp]
   177ec:	ldr	r0, [fp, #12]
   177f0:	str	r0, [sp, #4]
   177f4:	ldr	r0, [fp, #16]
   177f8:	str	r0, [sp, #8]
   177fc:	ldr	r0, [sp, #76]	; 0x4c
   17800:	b	177bc <ftello64@plt+0x5f34>
   17804:	mov	r0, #0
   17808:	str	r0, [fp, #-76]	; 0xffffffb4
   1780c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   17810:	cmp	r1, #0
   17814:	beq	1784c <ftello64@plt+0x5fc4>
   17818:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1781c:	tst	r0, #1
   17820:	bne	1784c <ftello64@plt+0x5fc4>
   17824:	ldrb	r0, [r1]
   17828:	cmp	r0, #0
   1782c:	beq	1784c <ftello64@plt+0x5fc4>
   17830:	add	r1, r1, #1
   17834:	cmp	r8, r4
   17838:	strbcc	r0, [r5, r8]
   1783c:	add	r8, r8, #1
   17840:	ldrb	r0, [r1], #1
   17844:	cmp	r0, #0
   17848:	bne	17834 <ftello64@plt+0x5fac>
   1784c:	cmp	r8, r4
   17850:	movcc	r0, #0
   17854:	strbcc	r0, [r5, r8]
   17858:	mov	r0, r8
   1785c:	sub	sp, fp, #28
   17860:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17864:	mov	r0, #4
   17868:	b	17788 <ftello64@plt+0x5f00>
   1786c:	bl	11864 <abort@plt>
   17870:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17874:	add	fp, sp, #28
   17878:	sub	sp, sp, #28
   1787c:	movw	r5, #6152	; 0x1808
   17880:	cmp	r2, #0
   17884:	mov	r4, r1
   17888:	mov	r7, r0
   1788c:	str	r0, [sp, #20]
   17890:	movt	r5, #4
   17894:	movne	r5, r2
   17898:	bl	1172c <__errno_location@plt>
   1789c:	mov	sl, r0
   178a0:	ldr	r2, [r5, #40]	; 0x28
   178a4:	ldr	r3, [r5, #44]	; 0x2c
   178a8:	ldm	r5, {r0, r1}
   178ac:	orr	r8, r1, #1
   178b0:	add	r9, r5, #8
   178b4:	mov	r1, #0
   178b8:	ldr	r6, [sl]
   178bc:	stm	sp, {r0, r8, r9}
   178c0:	mov	r0, #0
   178c4:	str	r2, [sp, #12]
   178c8:	str	r3, [sp, #16]
   178cc:	mov	r2, r7
   178d0:	mov	r3, r4
   178d4:	str	r6, [sp, #24]
   178d8:	mov	r6, r4
   178dc:	bl	16844 <ftello64@plt+0x4fbc>
   178e0:	add	r7, r0, #1
   178e4:	mov	r0, r7
   178e8:	bl	2aebc <ftello64@plt+0x19634>
   178ec:	mov	r4, r0
   178f0:	ldr	r0, [r5]
   178f4:	ldr	r2, [r5, #44]	; 0x2c
   178f8:	ldr	r1, [r5, #40]	; 0x28
   178fc:	mov	r3, r6
   17900:	stm	sp, {r0, r8, r9}
   17904:	str	r2, [sp, #16]
   17908:	ldr	r2, [sp, #20]
   1790c:	str	r1, [sp, #12]
   17910:	mov	r0, r4
   17914:	mov	r1, r7
   17918:	bl	16844 <ftello64@plt+0x4fbc>
   1791c:	ldr	r0, [sp, #24]
   17920:	str	r0, [sl]
   17924:	mov	r0, r4
   17928:	sub	sp, fp, #28
   1792c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17930:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17934:	add	fp, sp, #28
   17938:	sub	sp, sp, #36	; 0x24
   1793c:	movw	r8, #6152	; 0x1808
   17940:	cmp	r3, #0
   17944:	mov	r4, r2
   17948:	str	r2, [sp, #24]
   1794c:	mov	r5, r1
   17950:	mov	r6, r0
   17954:	str	r0, [sp, #20]
   17958:	movt	r8, #4
   1795c:	movne	r8, r3
   17960:	bl	1172c <__errno_location@plt>
   17964:	str	r0, [sp, #28]
   17968:	ldr	r1, [r8, #40]	; 0x28
   1796c:	ldr	r2, [r8, #44]	; 0x2c
   17970:	ldr	r7, [r0]
   17974:	cmp	r4, #0
   17978:	add	sl, r8, #8
   1797c:	mov	r0, #0
   17980:	ldm	r8, {r3, r9}
   17984:	orreq	r9, r9, #1
   17988:	stm	sp, {r3, r9, sl}
   1798c:	str	r1, [sp, #12]
   17990:	str	r2, [sp, #16]
   17994:	mov	r1, #0
   17998:	mov	r2, r6
   1799c:	mov	r3, r5
   179a0:	str	r7, [sp, #32]
   179a4:	mov	r7, r5
   179a8:	bl	16844 <ftello64@plt+0x4fbc>
   179ac:	add	r4, r0, #1
   179b0:	mov	r5, r0
   179b4:	mov	r0, r4
   179b8:	bl	2aebc <ftello64@plt+0x19634>
   179bc:	mov	r6, r0
   179c0:	ldr	r0, [r8]
   179c4:	ldr	r2, [r8, #44]	; 0x2c
   179c8:	ldr	r1, [r8, #40]	; 0x28
   179cc:	mov	r3, r7
   179d0:	stm	sp, {r0, r9, sl}
   179d4:	str	r2, [sp, #16]
   179d8:	ldr	r2, [sp, #20]
   179dc:	str	r1, [sp, #12]
   179e0:	mov	r0, r6
   179e4:	mov	r1, r4
   179e8:	bl	16844 <ftello64@plt+0x4fbc>
   179ec:	ldr	r0, [sp, #24]
   179f0:	ldr	r1, [sp, #32]
   179f4:	ldr	r2, [sp, #28]
   179f8:	cmp	r0, #0
   179fc:	str	r1, [r2]
   17a00:	strne	r5, [r0]
   17a04:	mov	r0, r6
   17a08:	sub	sp, fp, #28
   17a0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a10:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17a14:	add	fp, sp, #24
   17a18:	movw	r5, #4492	; 0x118c
   17a1c:	movw	r8, #4488	; 0x1188
   17a20:	movt	r5, #4
   17a24:	movt	r8, #4
   17a28:	ldr	r0, [r5]
   17a2c:	ldr	r4, [r8]
   17a30:	cmp	r0, #2
   17a34:	blt	17a60 <ftello64@plt+0x61d8>
   17a38:	add	r7, r4, #12
   17a3c:	mov	r6, #0
   17a40:	ldr	r0, [r7, r6, lsl #3]
   17a44:	bl	15df0 <ftello64@plt+0x4568>
   17a48:	ldr	r1, [r5]
   17a4c:	add	r2, r6, #2
   17a50:	add	r0, r6, #1
   17a54:	mov	r6, r0
   17a58:	cmp	r2, r1
   17a5c:	blt	17a40 <ftello64@plt+0x61b8>
   17a60:	ldr	r0, [r4, #4]
   17a64:	movw	r9, #6200	; 0x1838
   17a68:	movw	r7, #4496	; 0x1190
   17a6c:	movt	r9, #4
   17a70:	movt	r7, #4
   17a74:	cmp	r0, r9
   17a78:	beq	17a88 <ftello64@plt+0x6200>
   17a7c:	bl	15df0 <ftello64@plt+0x4568>
   17a80:	mov	r0, #256	; 0x100
   17a84:	stm	r7, {r0, r9}
   17a88:	cmp	r4, r7
   17a8c:	beq	17a9c <ftello64@plt+0x6214>
   17a90:	mov	r0, r4
   17a94:	bl	15df0 <ftello64@plt+0x4568>
   17a98:	str	r7, [r8]
   17a9c:	mov	r0, #1
   17aa0:	str	r0, [r5]
   17aa4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17aa8:	movw	r3, #6152	; 0x1808
   17aac:	mvn	r2, #0
   17ab0:	movt	r3, #4
   17ab4:	b	17ab8 <ftello64@plt+0x6230>
   17ab8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17abc:	add	fp, sp, #28
   17ac0:	sub	sp, sp, #44	; 0x2c
   17ac4:	mov	r7, r3
   17ac8:	str	r2, [sp, #36]	; 0x24
   17acc:	str	r1, [sp, #32]
   17ad0:	mov	r5, r0
   17ad4:	bl	1172c <__errno_location@plt>
   17ad8:	cmp	r5, #0
   17adc:	bmi	17c4c <ftello64@plt+0x63c4>
   17ae0:	cmn	r5, #-2147483647	; 0x80000001
   17ae4:	beq	17c4c <ftello64@plt+0x63c4>
   17ae8:	movw	r8, #4492	; 0x118c
   17aec:	movw	r4, #4488	; 0x1188
   17af0:	str	r0, [sp, #28]
   17af4:	ldr	r0, [r0]
   17af8:	movt	r8, #4
   17afc:	movt	r4, #4
   17b00:	ldr	r1, [r8]
   17b04:	ldr	r6, [r4]
   17b08:	str	r0, [sp, #24]
   17b0c:	cmp	r1, r5
   17b10:	ble	17b1c <ftello64@plt+0x6294>
   17b14:	mov	sl, r6
   17b18:	b	17b88 <ftello64@plt+0x6300>
   17b1c:	movw	r9, #4496	; 0x1190
   17b20:	mov	r0, #8
   17b24:	str	r1, [fp, #-32]	; 0xffffffe0
   17b28:	sub	r1, r5, r1
   17b2c:	mvn	r3, #-2147483648	; 0x80000000
   17b30:	movt	r9, #4
   17b34:	str	r0, [sp]
   17b38:	add	r2, r1, #1
   17b3c:	sub	r1, fp, #32
   17b40:	subs	r0, r6, r9
   17b44:	movne	r0, r6
   17b48:	bl	2b0bc <ftello64@plt+0x19834>
   17b4c:	mov	sl, r0
   17b50:	cmp	r6, r9
   17b54:	str	r0, [r4]
   17b58:	bne	17b64 <ftello64@plt+0x62dc>
   17b5c:	ldrd	r0, [r9]
   17b60:	stm	sl, {r0, r1}
   17b64:	ldr	r1, [r8]
   17b68:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17b6c:	add	r0, sl, r1, lsl #3
   17b70:	sub	r1, r2, r1
   17b74:	lsl	r2, r1, #3
   17b78:	mov	r1, #0
   17b7c:	bl	11768 <memset@plt>
   17b80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17b84:	str	r0, [r8]
   17b88:	mov	r9, sl
   17b8c:	ldm	r7, {r0, r1}
   17b90:	orr	r8, r1, #1
   17b94:	add	r1, r7, #8
   17b98:	ldr	r2, [r7, #40]	; 0x28
   17b9c:	ldr	r3, [r7, #44]	; 0x2c
   17ba0:	ldr	r6, [r9, r5, lsl #3]!
   17ba4:	str	r1, [sp, #20]
   17ba8:	ldr	r4, [r9, #4]!
   17bac:	stm	sp, {r0, r8}
   17bb0:	add	r0, sp, #8
   17bb4:	stm	r0, {r1, r2, r3}
   17bb8:	ldr	r2, [sp, #32]
   17bbc:	ldr	r3, [sp, #36]	; 0x24
   17bc0:	mov	r1, r6
   17bc4:	mov	r0, r4
   17bc8:	bl	16844 <ftello64@plt+0x4fbc>
   17bcc:	cmp	r6, r0
   17bd0:	bhi	17c34 <ftello64@plt+0x63ac>
   17bd4:	add	r6, r0, #1
   17bd8:	movw	r0, #6200	; 0x1838
   17bdc:	movt	r0, #4
   17be0:	str	r6, [sl, r5, lsl #3]
   17be4:	cmp	r4, r0
   17be8:	beq	17bf4 <ftello64@plt+0x636c>
   17bec:	mov	r0, r4
   17bf0:	bl	15df0 <ftello64@plt+0x4568>
   17bf4:	mov	r0, r6
   17bf8:	bl	2aebc <ftello64@plt+0x19634>
   17bfc:	str	r0, [r9]
   17c00:	mov	r4, r0
   17c04:	add	r3, sp, #8
   17c08:	ldr	r0, [r7]
   17c0c:	ldr	r1, [r7, #40]	; 0x28
   17c10:	ldr	r2, [r7, #44]	; 0x2c
   17c14:	stm	sp, {r0, r8}
   17c18:	ldr	r0, [sp, #20]
   17c1c:	stm	r3, {r0, r1, r2}
   17c20:	ldr	r2, [sp, #32]
   17c24:	ldr	r3, [sp, #36]	; 0x24
   17c28:	mov	r0, r4
   17c2c:	mov	r1, r6
   17c30:	bl	16844 <ftello64@plt+0x4fbc>
   17c34:	ldr	r0, [sp, #28]
   17c38:	ldr	r1, [sp, #24]
   17c3c:	str	r1, [r0]
   17c40:	mov	r0, r4
   17c44:	sub	sp, fp, #28
   17c48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c4c:	bl	11864 <abort@plt>
   17c50:	movw	r3, #6152	; 0x1808
   17c54:	movt	r3, #4
   17c58:	b	17ab8 <ftello64@plt+0x6230>
   17c5c:	movw	r3, #6152	; 0x1808
   17c60:	mov	r1, r0
   17c64:	mov	r0, #0
   17c68:	mvn	r2, #0
   17c6c:	movt	r3, #4
   17c70:	b	17ab8 <ftello64@plt+0x6230>
   17c74:	movw	r3, #6152	; 0x1808
   17c78:	mov	r2, r1
   17c7c:	mov	r1, r0
   17c80:	mov	r0, #0
   17c84:	movt	r3, #4
   17c88:	b	17ab8 <ftello64@plt+0x6230>
   17c8c:	push	{fp, lr}
   17c90:	mov	fp, sp
   17c94:	sub	sp, sp, #48	; 0x30
   17c98:	vmov.i32	q8, #0	; 0x00000000
   17c9c:	mov	ip, #32
   17ca0:	mov	r3, sp
   17ca4:	mov	lr, r2
   17ca8:	cmp	r1, #10
   17cac:	add	r2, r3, #16
   17cb0:	vst1.64	{d16-d17}, [r3], ip
   17cb4:	vst1.64	{d16-d17}, [r2]
   17cb8:	vst1.64	{d16-d17}, [r3]
   17cbc:	beq	17cdc <ftello64@plt+0x6454>
   17cc0:	str	r1, [sp]
   17cc4:	mov	r3, sp
   17cc8:	mov	r1, lr
   17ccc:	mvn	r2, #0
   17cd0:	bl	17ab8 <ftello64@plt+0x6230>
   17cd4:	mov	sp, fp
   17cd8:	pop	{fp, pc}
   17cdc:	bl	11864 <abort@plt>
   17ce0:	push	{r4, sl, fp, lr}
   17ce4:	add	fp, sp, #8
   17ce8:	sub	sp, sp, #48	; 0x30
   17cec:	vmov.i32	q8, #0	; 0x00000000
   17cf0:	mov	ip, r3
   17cf4:	mov	r3, sp
   17cf8:	mov	lr, #32
   17cfc:	cmp	r1, #10
   17d00:	add	r4, r3, #16
   17d04:	vst1.64	{d16-d17}, [r3], lr
   17d08:	vst1.64	{d16-d17}, [r4]
   17d0c:	vst1.64	{d16-d17}, [r3]
   17d10:	beq	17d30 <ftello64@plt+0x64a8>
   17d14:	str	r1, [sp]
   17d18:	mov	r1, r2
   17d1c:	mov	r3, sp
   17d20:	mov	r2, ip
   17d24:	bl	17ab8 <ftello64@plt+0x6230>
   17d28:	sub	sp, fp, #8
   17d2c:	pop	{r4, sl, fp, pc}
   17d30:	bl	11864 <abort@plt>
   17d34:	push	{fp, lr}
   17d38:	mov	fp, sp
   17d3c:	sub	sp, sp, #48	; 0x30
   17d40:	vmov.i32	q8, #0	; 0x00000000
   17d44:	mov	r3, sp
   17d48:	mov	ip, #32
   17d4c:	cmp	r0, #10
   17d50:	add	r2, r3, #16
   17d54:	vst1.64	{d16-d17}, [r3], ip
   17d58:	vst1.64	{d16-d17}, [r2]
   17d5c:	vst1.64	{d16-d17}, [r3]
   17d60:	beq	17d80 <ftello64@plt+0x64f8>
   17d64:	str	r0, [sp]
   17d68:	mov	r3, sp
   17d6c:	mov	r0, #0
   17d70:	mvn	r2, #0
   17d74:	bl	17ab8 <ftello64@plt+0x6230>
   17d78:	mov	sp, fp
   17d7c:	pop	{fp, pc}
   17d80:	bl	11864 <abort@plt>
   17d84:	push	{fp, lr}
   17d88:	mov	fp, sp
   17d8c:	sub	sp, sp, #48	; 0x30
   17d90:	vmov.i32	q8, #0	; 0x00000000
   17d94:	mov	r3, sp
   17d98:	mov	ip, #32
   17d9c:	cmp	r0, #10
   17da0:	add	lr, r3, #16
   17da4:	vst1.64	{d16-d17}, [r3], ip
   17da8:	vst1.64	{d16-d17}, [lr]
   17dac:	vst1.64	{d16-d17}, [r3]
   17db0:	beq	17dcc <ftello64@plt+0x6544>
   17db4:	str	r0, [sp]
   17db8:	mov	r3, sp
   17dbc:	mov	r0, #0
   17dc0:	bl	17ab8 <ftello64@plt+0x6230>
   17dc4:	mov	sp, fp
   17dc8:	pop	{fp, pc}
   17dcc:	bl	11864 <abort@plt>
   17dd0:	push	{r4, sl, fp, lr}
   17dd4:	add	fp, sp, #8
   17dd8:	sub	sp, sp, #48	; 0x30
   17ddc:	mov	lr, r0
   17de0:	movw	r0, #6152	; 0x1808
   17de4:	mov	ip, r1
   17de8:	mov	r1, #32
   17dec:	mov	r4, #1
   17df0:	movt	r0, #4
   17df4:	add	r3, r0, #16
   17df8:	vld1.64	{d16-d17}, [r0], r1
   17dfc:	vld1.64	{d20-d21}, [r0]
   17e00:	vld1.64	{d18-d19}, [r3]
   17e04:	mov	r3, sp
   17e08:	add	r0, r3, #32
   17e0c:	add	r1, r3, #16
   17e10:	vst1.64	{d20-d21}, [r0]
   17e14:	mov	r0, #28
   17e18:	vst1.64	{d18-d19}, [r1]
   17e1c:	mov	r1, r3
   17e20:	and	r0, r0, r2, lsr #3
   17e24:	and	r2, r2, #31
   17e28:	vst1.64	{d16-d17}, [r1], r0
   17e2c:	ldr	r0, [r1, #8]
   17e30:	bic	r4, r4, r0, lsr r2
   17e34:	eor	r0, r0, r4, lsl r2
   17e38:	mov	r2, ip
   17e3c:	str	r0, [r1, #8]
   17e40:	mov	r0, #0
   17e44:	mov	r1, lr
   17e48:	bl	17ab8 <ftello64@plt+0x6230>
   17e4c:	sub	sp, fp, #8
   17e50:	pop	{r4, sl, fp, pc}
   17e54:	push	{fp, lr}
   17e58:	mov	fp, sp
   17e5c:	sub	sp, sp, #48	; 0x30
   17e60:	mov	ip, r0
   17e64:	movw	r0, #6152	; 0x1808
   17e68:	mov	r2, #32
   17e6c:	movt	r0, #4
   17e70:	add	r3, r0, #16
   17e74:	vld1.64	{d16-d17}, [r0], r2
   17e78:	vld1.64	{d20-d21}, [r0]
   17e7c:	vld1.64	{d18-d19}, [r3]
   17e80:	mov	r3, sp
   17e84:	add	r0, r3, #32
   17e88:	add	r2, r3, #16
   17e8c:	vst1.64	{d20-d21}, [r0]
   17e90:	mov	r0, #28
   17e94:	vst1.64	{d18-d19}, [r2]
   17e98:	mov	r2, r3
   17e9c:	and	r0, r0, r1, lsr #3
   17ea0:	and	r1, r1, #31
   17ea4:	vst1.64	{d16-d17}, [r2], r0
   17ea8:	mov	r0, #1
   17eac:	ldr	lr, [r2, #8]
   17eb0:	bic	r0, r0, lr, lsr r1
   17eb4:	eor	r0, lr, r0, lsl r1
   17eb8:	mov	r1, ip
   17ebc:	str	r0, [r2, #8]
   17ec0:	mov	r0, #0
   17ec4:	mvn	r2, #0
   17ec8:	bl	17ab8 <ftello64@plt+0x6230>
   17ecc:	mov	sp, fp
   17ed0:	pop	{fp, pc}
   17ed4:	push	{fp, lr}
   17ed8:	mov	fp, sp
   17edc:	sub	sp, sp, #48	; 0x30
   17ee0:	mov	r1, r0
   17ee4:	movw	r0, #6152	; 0x1808
   17ee8:	mov	r3, #32
   17eec:	movt	r0, #4
   17ef0:	add	r2, r0, #16
   17ef4:	vld1.64	{d16-d17}, [r0], r3
   17ef8:	mov	r3, sp
   17efc:	vld1.64	{d18-d19}, [r2]
   17f00:	vld1.64	{d20-d21}, [r0]
   17f04:	add	r2, r3, #16
   17f08:	add	r0, r3, #32
   17f0c:	vst1.64	{d18-d19}, [r2]
   17f10:	vst1.64	{d20-d21}, [r0]
   17f14:	mov	r0, #12
   17f18:	mov	r2, r3
   17f1c:	vst1.64	{d16-d17}, [r2], r0
   17f20:	ldr	r0, [r2]
   17f24:	orr	r0, r0, #67108864	; 0x4000000
   17f28:	str	r0, [r2]
   17f2c:	mov	r0, #0
   17f30:	mvn	r2, #0
   17f34:	bl	17ab8 <ftello64@plt+0x6230>
   17f38:	mov	sp, fp
   17f3c:	pop	{fp, pc}
   17f40:	push	{fp, lr}
   17f44:	mov	fp, sp
   17f48:	sub	sp, sp, #48	; 0x30
   17f4c:	mov	ip, r1
   17f50:	mov	r1, r0
   17f54:	movw	r0, #6152	; 0x1808
   17f58:	mov	r2, #32
   17f5c:	movt	r0, #4
   17f60:	add	r3, r0, #16
   17f64:	vld1.64	{d16-d17}, [r0], r2
   17f68:	vld1.64	{d18-d19}, [r3]
   17f6c:	vld1.64	{d20-d21}, [r0]
   17f70:	mov	r3, sp
   17f74:	add	r2, r3, #16
   17f78:	add	r0, r3, #32
   17f7c:	vst1.64	{d18-d19}, [r2]
   17f80:	vst1.64	{d20-d21}, [r0]
   17f84:	mov	r0, #12
   17f88:	mov	r2, r3
   17f8c:	vst1.64	{d16-d17}, [r2], r0
   17f90:	ldr	r0, [r2]
   17f94:	orr	r0, r0, #67108864	; 0x4000000
   17f98:	str	r0, [r2]
   17f9c:	mov	r0, #0
   17fa0:	mov	r2, ip
   17fa4:	bl	17ab8 <ftello64@plt+0x6230>
   17fa8:	mov	sp, fp
   17fac:	pop	{fp, pc}
   17fb0:	push	{r4, sl, fp, lr}
   17fb4:	add	fp, sp, #8
   17fb8:	sub	sp, sp, #96	; 0x60
   17fbc:	vmov.i32	q8, #0	; 0x00000000
   17fc0:	mov	ip, r2
   17fc4:	mov	r2, sp
   17fc8:	mov	r4, #28
   17fcc:	cmp	r1, #10
   17fd0:	mov	r3, r2
   17fd4:	add	lr, r2, #16
   17fd8:	vst1.64	{d16-d17}, [r3], r4
   17fdc:	vst1.64	{d16-d17}, [lr]
   17fe0:	vst1.32	{d16-d17}, [r3]
   17fe4:	beq	18034 <ftello64@plt+0x67ac>
   17fe8:	vld1.64	{d16-d17}, [r2], r4
   17fec:	vld1.64	{d18-d19}, [lr]
   17ff0:	add	r3, sp, #48	; 0x30
   17ff4:	vld1.32	{d20-d21}, [r2]
   17ff8:	add	r2, r3, #20
   17ffc:	add	r4, r3, #4
   18000:	vst1.32	{d18-d19}, [r2]
   18004:	add	r2, r3, #32
   18008:	vst1.32	{d16-d17}, [r4]
   1800c:	vst1.32	{d20-d21}, [r2]
   18010:	str	r1, [sp, #48]	; 0x30
   18014:	mvn	r2, #0
   18018:	ldr	r1, [sp, #60]	; 0x3c
   1801c:	orr	r1, r1, #67108864	; 0x4000000
   18020:	str	r1, [sp, #60]	; 0x3c
   18024:	mov	r1, ip
   18028:	bl	17ab8 <ftello64@plt+0x6230>
   1802c:	sub	sp, fp, #8
   18030:	pop	{r4, sl, fp, pc}
   18034:	bl	11864 <abort@plt>
   18038:	push	{r4, r5, r6, sl, fp, lr}
   1803c:	add	fp, sp, #16
   18040:	sub	sp, sp, #48	; 0x30
   18044:	mov	ip, r3
   18048:	movw	r3, #6152	; 0x1808
   1804c:	mov	r6, #32
   18050:	cmp	r1, #0
   18054:	mov	r4, sp
   18058:	movt	r3, #4
   1805c:	cmpne	r2, #0
   18060:	add	r5, r4, #16
   18064:	add	lr, r3, #16
   18068:	vld1.64	{d16-d17}, [r3], r6
   1806c:	vld1.64	{d18-d19}, [lr]
   18070:	vld1.64	{d20-d21}, [r3]
   18074:	mov	r3, #10
   18078:	vst1.64	{d16-d17}, [r4], r6
   1807c:	vst1.64	{d18-d19}, [r5]
   18080:	vst1.64	{d20-d21}, [r4]
   18084:	str	r3, [sp]
   18088:	bne	18090 <ftello64@plt+0x6808>
   1808c:	bl	11864 <abort@plt>
   18090:	str	r2, [sp, #44]	; 0x2c
   18094:	str	r1, [sp, #40]	; 0x28
   18098:	mov	r3, sp
   1809c:	mov	r1, ip
   180a0:	mvn	r2, #0
   180a4:	bl	17ab8 <ftello64@plt+0x6230>
   180a8:	sub	sp, fp, #16
   180ac:	pop	{r4, r5, r6, sl, fp, pc}
   180b0:	push	{r4, r5, r6, sl, fp, lr}
   180b4:	add	fp, sp, #16
   180b8:	sub	sp, sp, #48	; 0x30
   180bc:	mov	lr, r3
   180c0:	movw	r3, #6152	; 0x1808
   180c4:	mov	r6, #32
   180c8:	cmp	r1, #0
   180cc:	mov	r4, sp
   180d0:	movt	r3, #4
   180d4:	cmpne	r2, #0
   180d8:	add	r5, r4, #16
   180dc:	add	ip, r3, #16
   180e0:	vld1.64	{d16-d17}, [r3], r6
   180e4:	vld1.64	{d18-d19}, [ip]
   180e8:	vld1.64	{d20-d21}, [r3]
   180ec:	mov	r3, #10
   180f0:	vst1.64	{d16-d17}, [r4], r6
   180f4:	vst1.64	{d18-d19}, [r5]
   180f8:	vst1.64	{d20-d21}, [r4]
   180fc:	str	r3, [sp]
   18100:	bne	18108 <ftello64@plt+0x6880>
   18104:	bl	11864 <abort@plt>
   18108:	ldr	ip, [fp, #8]
   1810c:	str	r2, [sp, #44]	; 0x2c
   18110:	str	r1, [sp, #40]	; 0x28
   18114:	mov	r3, sp
   18118:	mov	r1, lr
   1811c:	mov	r2, ip
   18120:	bl	17ab8 <ftello64@plt+0x6230>
   18124:	sub	sp, fp, #16
   18128:	pop	{r4, r5, r6, sl, fp, pc}
   1812c:	push	{r4, sl, fp, lr}
   18130:	add	fp, sp, #8
   18134:	sub	sp, sp, #48	; 0x30
   18138:	movw	r3, #6152	; 0x1808
   1813c:	mov	lr, #32
   18140:	mov	ip, r2
   18144:	cmp	r0, #0
   18148:	movt	r3, #4
   1814c:	cmpne	r1, #0
   18150:	add	r2, r3, #16
   18154:	vld1.64	{d16-d17}, [r3], lr
   18158:	vld1.64	{d20-d21}, [r3]
   1815c:	vld1.64	{d18-d19}, [r2]
   18160:	mov	r2, sp
   18164:	add	r4, r2, #16
   18168:	vst1.64	{d16-d17}, [r2], lr
   1816c:	vst1.64	{d20-d21}, [r2]
   18170:	mov	r2, #10
   18174:	vst1.64	{d18-d19}, [r4]
   18178:	str	r2, [sp]
   1817c:	bne	18184 <ftello64@plt+0x68fc>
   18180:	bl	11864 <abort@plt>
   18184:	str	r1, [sp, #44]	; 0x2c
   18188:	str	r0, [sp, #40]	; 0x28
   1818c:	mov	r3, sp
   18190:	mov	r0, #0
   18194:	mov	r1, ip
   18198:	mvn	r2, #0
   1819c:	bl	17ab8 <ftello64@plt+0x6230>
   181a0:	sub	sp, fp, #8
   181a4:	pop	{r4, sl, fp, pc}
   181a8:	push	{r4, r5, fp, lr}
   181ac:	add	fp, sp, #8
   181b0:	sub	sp, sp, #48	; 0x30
   181b4:	mov	ip, r3
   181b8:	movw	r3, #6152	; 0x1808
   181bc:	mov	r4, #32
   181c0:	mov	lr, r2
   181c4:	cmp	r0, #0
   181c8:	movt	r3, #4
   181cc:	cmpne	r1, #0
   181d0:	add	r2, r3, #16
   181d4:	vld1.64	{d16-d17}, [r3], r4
   181d8:	vld1.64	{d20-d21}, [r3]
   181dc:	vld1.64	{d18-d19}, [r2]
   181e0:	mov	r2, sp
   181e4:	add	r5, r2, #16
   181e8:	vst1.64	{d16-d17}, [r2], r4
   181ec:	vst1.64	{d20-d21}, [r2]
   181f0:	mov	r2, #10
   181f4:	vst1.64	{d18-d19}, [r5]
   181f8:	str	r2, [sp]
   181fc:	bne	18204 <ftello64@plt+0x697c>
   18200:	bl	11864 <abort@plt>
   18204:	str	r1, [sp, #44]	; 0x2c
   18208:	str	r0, [sp, #40]	; 0x28
   1820c:	mov	r3, sp
   18210:	mov	r0, #0
   18214:	mov	r1, lr
   18218:	mov	r2, ip
   1821c:	bl	17ab8 <ftello64@plt+0x6230>
   18220:	sub	sp, fp, #8
   18224:	pop	{r4, r5, fp, pc}
   18228:	movw	r3, #4504	; 0x1198
   1822c:	movt	r3, #4
   18230:	b	17ab8 <ftello64@plt+0x6230>
   18234:	movw	r3, #4504	; 0x1198
   18238:	mov	r2, r1
   1823c:	mov	r1, r0
   18240:	mov	r0, #0
   18244:	movt	r3, #4
   18248:	b	17ab8 <ftello64@plt+0x6230>
   1824c:	movw	r3, #4504	; 0x1198
   18250:	mvn	r2, #0
   18254:	movt	r3, #4
   18258:	b	17ab8 <ftello64@plt+0x6230>
   1825c:	movw	r3, #4504	; 0x1198
   18260:	mov	r1, r0
   18264:	mov	r0, #0
   18268:	mvn	r2, #0
   1826c:	movt	r3, #4
   18270:	b	17ab8 <ftello64@plt+0x6230>
   18274:	push	{r4, r5, fp, lr}
   18278:	add	fp, sp, #8
   1827c:	mov	r5, r0
   18280:	mov	r4, r1
   18284:	mov	r0, #0
   18288:	mov	r2, #5
   1828c:	mov	r1, r5
   18290:	bl	115b8 <dcgettext@plt>
   18294:	cmp	r0, r5
   18298:	popne	{r4, r5, fp, pc}
   1829c:	bl	2d1e4 <ftello64@plt+0x1b95c>
   182a0:	ldrb	r1, [r0]
   182a4:	and	r1, r1, #223	; 0xdf
   182a8:	cmp	r1, #71	; 0x47
   182ac:	beq	18314 <ftello64@plt+0x6a8c>
   182b0:	cmp	r1, #85	; 0x55
   182b4:	bne	1836c <ftello64@plt+0x6ae4>
   182b8:	ldrb	r1, [r0, #1]
   182bc:	and	r1, r1, #223	; 0xdf
   182c0:	cmp	r1, #84	; 0x54
   182c4:	bne	1836c <ftello64@plt+0x6ae4>
   182c8:	ldrb	r1, [r0, #2]
   182cc:	and	r1, r1, #223	; 0xdf
   182d0:	cmp	r1, #70	; 0x46
   182d4:	bne	1836c <ftello64@plt+0x6ae4>
   182d8:	ldrb	r1, [r0, #3]
   182dc:	cmp	r1, #45	; 0x2d
   182e0:	bne	1836c <ftello64@plt+0x6ae4>
   182e4:	ldrb	r1, [r0, #4]
   182e8:	cmp	r1, #56	; 0x38
   182ec:	bne	1836c <ftello64@plt+0x6ae4>
   182f0:	ldrb	r0, [r0, #5]
   182f4:	cmp	r0, #0
   182f8:	bne	1836c <ftello64@plt+0x6ae4>
   182fc:	ldrb	r1, [r5]
   18300:	movw	r2, #64014	; 0xfa0e
   18304:	movw	r0, #64018	; 0xfa12
   18308:	movt	r2, #2
   1830c:	movt	r0, #2
   18310:	b	1839c <ftello64@plt+0x6b14>
   18314:	ldrb	r1, [r0, #1]
   18318:	and	r1, r1, #223	; 0xdf
   1831c:	cmp	r1, #66	; 0x42
   18320:	bne	1836c <ftello64@plt+0x6ae4>
   18324:	ldrb	r1, [r0, #2]
   18328:	cmp	r1, #49	; 0x31
   1832c:	bne	1836c <ftello64@plt+0x6ae4>
   18330:	ldrb	r1, [r0, #3]
   18334:	cmp	r1, #56	; 0x38
   18338:	bne	1836c <ftello64@plt+0x6ae4>
   1833c:	ldrb	r1, [r0, #4]
   18340:	cmp	r1, #48	; 0x30
   18344:	bne	1836c <ftello64@plt+0x6ae4>
   18348:	ldrb	r1, [r0, #5]
   1834c:	cmp	r1, #51	; 0x33
   18350:	bne	1836c <ftello64@plt+0x6ae4>
   18354:	ldrb	r1, [r0, #6]
   18358:	cmp	r1, #48	; 0x30
   1835c:	bne	1836c <ftello64@plt+0x6ae4>
   18360:	ldrb	r0, [r0, #7]
   18364:	cmp	r0, #0
   18368:	beq	18388 <ftello64@plt+0x6b00>
   1836c:	movw	r1, #63304	; 0xf748
   18370:	movw	r0, #203	; 0xcb
   18374:	cmp	r4, #9
   18378:	movt	r1, #2
   1837c:	movt	r0, #3
   18380:	moveq	r0, r1
   18384:	pop	{r4, r5, fp, pc}
   18388:	ldrb	r1, [r5]
   1838c:	movw	r2, #64022	; 0xfa16
   18390:	movw	r0, #64026	; 0xfa1a
   18394:	movt	r2, #2
   18398:	movt	r0, #2
   1839c:	cmp	r1, #96	; 0x60
   183a0:	moveq	r0, r2
   183a4:	pop	{r4, r5, fp, pc}
   183a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   183ac:	add	fp, sp, #28
   183b0:	sub	sp, sp, #116	; 0x74
   183b4:	mov	r8, r2
   183b8:	mov	r9, r1
   183bc:	mov	r4, r0
   183c0:	bl	1178c <fileno@plt>
   183c4:	mov	r1, r0
   183c8:	add	r2, sp, #8
   183cc:	mov	r0, #3
   183d0:	bl	1160c <__fxstat64@plt>
   183d4:	mov	r6, #8192	; 0x2000
   183d8:	cmp	r0, #0
   183dc:	bmi	18444 <ftello64@plt+0x6bbc>
   183e0:	ldr	r0, [sp, #24]
   183e4:	and	r0, r0, #61440	; 0xf000
   183e8:	cmp	r0, #32768	; 0x8000
   183ec:	bne	18444 <ftello64@plt+0x6bbc>
   183f0:	mov	r0, r4
   183f4:	bl	11888 <ftello64@plt>
   183f8:	cmp	r1, #0
   183fc:	bmi	18444 <ftello64@plt+0x6bbc>
   18400:	ldr	r2, [sp, #56]	; 0x38
   18404:	ldr	r3, [sp, #60]	; 0x3c
   18408:	subs	r7, r0, r2
   1840c:	sbcs	r7, r1, r3
   18410:	bge	18444 <ftello64@plt+0x6bbc>
   18414:	subs	r0, r2, r0
   18418:	mvn	r2, #-2147483647	; 0x80000001
   1841c:	sbc	r1, r3, r1
   18420:	subs	r2, r2, r0
   18424:	rscs	r1, r1, #0
   18428:	bge	18440 <ftello64@plt+0x6bb8>
   1842c:	bl	1172c <__errno_location@plt>
   18430:	mov	r1, #12
   18434:	mov	r7, #0
   18438:	str	r1, [r0]
   1843c:	b	1865c <ftello64@plt+0x6dd4>
   18440:	add	r6, r0, #1
   18444:	mov	r0, r6
   18448:	bl	2ce24 <ftello64@plt+0x1b59c>
   1844c:	mov	r7, #0
   18450:	cmp	r0, #0
   18454:	beq	1865c <ftello64@plt+0x6dd4>
   18458:	mov	r1, #1
   1845c:	mov	r2, r6
   18460:	mov	r3, r4
   18464:	mov	r5, r0
   18468:	str	r8, [sp]
   1846c:	bl	1163c <fread@plt>
   18470:	cmp	r0, r6
   18474:	str	r9, [sp, #4]
   18478:	bne	18534 <ftello64@plt+0x6cac>
   1847c:	and	r8, r9, #2
   18480:	mov	r7, r6
   18484:	cmn	r7, #-2147483647	; 0x80000001
   18488:	bne	184dc <ftello64@plt+0x6c54>
   1848c:	b	18598 <ftello64@plt+0x6d10>
   18490:	mov	r0, r5
   18494:	mov	r1, r9
   18498:	bl	2ce54 <ftello64@plt+0x1b5cc>
   1849c:	mov	sl, r0
   184a0:	cmp	r0, #0
   184a4:	beq	185d4 <ftello64@plt+0x6d4c>
   184a8:	sub	r5, r9, r6
   184ac:	add	r0, sl, r6
   184b0:	mov	r1, #1
   184b4:	mov	r3, r4
   184b8:	mov	r2, r5
   184bc:	bl	1163c <fread@plt>
   184c0:	cmp	r0, r5
   184c4:	add	r6, r0, r6
   184c8:	mov	r5, sl
   184cc:	mov	r7, r9
   184d0:	bne	18540 <ftello64@plt+0x6cb8>
   184d4:	cmn	r7, #-2147483647	; 0x80000001
   184d8:	beq	18598 <ftello64@plt+0x6d10>
   184dc:	mvn	r0, #-2147483648	; 0x80000000
   184e0:	mvn	r9, #-2147483648	; 0x80000000
   184e4:	eor	r0, r0, r7, lsr #1
   184e8:	cmp	r7, r0
   184ec:	addcc	r9, r7, r7, lsr #1
   184f0:	cmp	r8, #0
   184f4:	beq	18490 <ftello64@plt+0x6c08>
   184f8:	mov	r0, r9
   184fc:	bl	2ce24 <ftello64@plt+0x1b59c>
   18500:	cmp	r0, #0
   18504:	beq	185e8 <ftello64@plt+0x6d60>
   18508:	mov	r1, r5
   1850c:	mov	r2, r7
   18510:	mov	sl, r0
   18514:	bl	1157c <memcpy@plt>
   18518:	mov	r0, r5
   1851c:	mov	r1, r7
   18520:	mvn	r2, #0
   18524:	bl	117ec <__explicit_bzero_chk@plt>
   18528:	mov	r0, r5
   1852c:	bl	15df0 <ftello64@plt+0x4568>
   18530:	b	184a8 <ftello64@plt+0x6c20>
   18534:	mov	r9, r6
   18538:	mov	sl, r5
   1853c:	mov	r6, r0
   18540:	mov	r0, r4
   18544:	bl	11564 <ferror@plt>
   18548:	cmp	r0, #0
   1854c:	beq	18564 <ftello64@plt+0x6cdc>
   18550:	ldr	r0, [sp, #4]
   18554:	and	r8, r0, #2
   18558:	bl	1172c <__errno_location@plt>
   1855c:	ldr	r4, [r0]
   18560:	b	185a4 <ftello64@plt+0x6d1c>
   18564:	sub	r0, r9, #1
   18568:	cmp	r6, r0
   1856c:	bcs	18648 <ftello64@plt+0x6dc0>
   18570:	ldr	r0, [sp, #4]
   18574:	add	r1, r6, #1
   18578:	tst	r0, #2
   1857c:	bne	185fc <ftello64@plt+0x6d74>
   18580:	mov	r0, sl
   18584:	bl	2ce54 <ftello64@plt+0x1b5cc>
   18588:	cmp	r0, #0
   1858c:	mov	r7, r0
   18590:	moveq	r7, sl
   18594:	b	1864c <ftello64@plt+0x6dc4>
   18598:	mov	r4, #12
   1859c:	mov	sl, r5
   185a0:	mvn	r9, #-2147483648	; 0x80000000
   185a4:	cmp	r8, #0
   185a8:	mov	r7, #0
   185ac:	beq	185c0 <ftello64@plt+0x6d38>
   185b0:	mov	r0, sl
   185b4:	mov	r1, r9
   185b8:	mvn	r2, #0
   185bc:	bl	117ec <__explicit_bzero_chk@plt>
   185c0:	mov	r0, sl
   185c4:	bl	15df0 <ftello64@plt+0x4568>
   185c8:	bl	1172c <__errno_location@plt>
   185cc:	str	r4, [r0]
   185d0:	b	1865c <ftello64@plt+0x6dd4>
   185d4:	bl	1172c <__errno_location@plt>
   185d8:	ldr	r4, [r0]
   185dc:	mov	sl, r5
   185e0:	mov	r7, #0
   185e4:	b	185c0 <ftello64@plt+0x6d38>
   185e8:	bl	1172c <__errno_location@plt>
   185ec:	ldr	r4, [r0]
   185f0:	mov	sl, r5
   185f4:	mov	r7, #0
   185f8:	b	185b0 <ftello64@plt+0x6d28>
   185fc:	mov	r0, r1
   18600:	bl	2ce24 <ftello64@plt+0x1b59c>
   18604:	cmp	r0, #0
   18608:	beq	18638 <ftello64@plt+0x6db0>
   1860c:	mov	r1, sl
   18610:	mov	r2, r6
   18614:	mov	r7, r0
   18618:	bl	1157c <memcpy@plt>
   1861c:	mov	r0, sl
   18620:	mov	r1, r9
   18624:	mvn	r2, #0
   18628:	bl	117ec <__explicit_bzero_chk@plt>
   1862c:	mov	r0, sl
   18630:	bl	15df0 <ftello64@plt+0x4568>
   18634:	b	1864c <ftello64@plt+0x6dc4>
   18638:	add	r0, sl, r6
   1863c:	sub	r1, r9, r6
   18640:	mvn	r2, #0
   18644:	bl	117ec <__explicit_bzero_chk@plt>
   18648:	mov	r7, sl
   1864c:	ldr	r1, [sp]
   18650:	mov	r0, #0
   18654:	strb	r0, [r7, r6]
   18658:	str	r6, [r1]
   1865c:	mov	r0, r7
   18660:	sub	sp, fp, #28
   18664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18668:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1866c:	add	fp, sp, #24
   18670:	mov	r5, r2
   18674:	movw	r2, #64120	; 0xfa78
   18678:	mov	r6, r1
   1867c:	movw	r1, #64116	; 0xfa74
   18680:	movt	r2, #2
   18684:	tst	r6, #1
   18688:	movt	r1, #2
   1868c:	moveq	r1, r2
   18690:	bl	11828 <fopen64@plt>
   18694:	mov	r4, #0
   18698:	cmp	r0, #0
   1869c:	beq	1870c <ftello64@plt+0x6e84>
   186a0:	mov	r7, r0
   186a4:	ands	r8, r6, #2
   186a8:	beq	186c0 <ftello64@plt+0x6e38>
   186ac:	mov	r0, r7
   186b0:	mov	r1, #0
   186b4:	mov	r2, #2
   186b8:	mov	r3, #0
   186bc:	bl	1175c <setvbuf@plt>
   186c0:	mov	r0, r7
   186c4:	mov	r1, r6
   186c8:	mov	r2, r5
   186cc:	bl	183a8 <ftello64@plt+0x6b20>
   186d0:	mov	r6, r0
   186d4:	mov	r0, r7
   186d8:	bl	2d044 <ftello64@plt+0x1b7bc>
   186dc:	cmp	r0, #0
   186e0:	beq	18714 <ftello64@plt+0x6e8c>
   186e4:	cmp	r6, #0
   186e8:	beq	1870c <ftello64@plt+0x6e84>
   186ec:	cmp	r8, #0
   186f0:	beq	18704 <ftello64@plt+0x6e7c>
   186f4:	ldr	r1, [r5]
   186f8:	mov	r0, r6
   186fc:	mvn	r2, #0
   18700:	bl	117ec <__explicit_bzero_chk@plt>
   18704:	mov	r0, r6
   18708:	bl	15df0 <ftello64@plt+0x4568>
   1870c:	mov	r0, r4
   18710:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18714:	mov	r0, r6
   18718:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1871c:	andeq	r0, r0, r0
   18720:	push	{fp, lr}
   18724:	mov	fp, sp
   18728:	mov	lr, r0
   1872c:	movw	r0, #6456	; 0x1938
   18730:	mov	ip, r1
   18734:	ldrb	r1, [r2, #28]
   18738:	movt	r0, #4
   1873c:	ldr	r3, [r0]
   18740:	mov	r0, #16
   18744:	and	r1, r1, #111	; 0x6f
   18748:	and	r0, r0, r3, lsr #21
   1874c:	orr	r0, r1, r0
   18750:	mov	r1, lr
   18754:	orr	r0, r0, #128	; 0x80
   18758:	strb	r0, [r2, #28]
   1875c:	mov	r0, r2
   18760:	mov	r2, ip
   18764:	bl	187a0 <ftello64@plt+0x6f18>
   18768:	cmp	r0, #0
   1876c:	beq	18798 <ftello64@plt+0x6f10>
   18770:	movw	r1, #64512	; 0xfc00
   18774:	mov	r2, #5
   18778:	movt	r1, #2
   1877c:	ldr	r0, [r1, r0, lsl #2]
   18780:	movw	r1, #64128	; 0xfa80
   18784:	movt	r1, #2
   18788:	add	r1, r1, r0
   1878c:	mov	r0, #0
   18790:	pop	{fp, lr}
   18794:	b	115b8 <dcgettext@plt>
   18798:	mov	r0, #0
   1879c:	pop	{fp, pc}
   187a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   187a4:	add	fp, sp, #28
   187a8:	sub	sp, sp, #140	; 0x8c
   187ac:	mov	sl, r0
   187b0:	mov	r0, #0
   187b4:	str	r3, [sp, #24]
   187b8:	mov	r5, r1
   187bc:	mov	r9, r2
   187c0:	str	r0, [fp, #-52]	; 0xffffffcc
   187c4:	str	r0, [sl, #24]
   187c8:	str	r0, [sl, #8]
   187cc:	str	r3, [sl, #12]
   187d0:	ldrb	r0, [sl, #28]
   187d4:	and	r0, r0, #144	; 0x90
   187d8:	strb	r0, [sl, #28]
   187dc:	ldm	sl, {r0, r1}
   187e0:	cmp	r1, #159	; 0x9f
   187e4:	bls	18fc4 <ftello64@plt+0x773c>
   187e8:	mov	r1, #160	; 0xa0
   187ec:	mov	r2, #160	; 0xa0
   187f0:	str	r0, [sp, #28]
   187f4:	str	r1, [sl, #8]
   187f8:	mov	r1, #0
   187fc:	bl	11768 <memset@plt>
   18800:	ldr	r3, [sp, #28]
   18804:	mov	r0, #31
   18808:	str	r0, [r3, #64]	; 0x40
   1880c:	movw	r0, #43689	; 0xaaa9
   18810:	movt	r0, #2730	; 0xaaa
   18814:	cmp	r9, r0
   18818:	bhi	189b8 <ftello64@plt+0x7130>
   1881c:	add	r7, r9, #1
   18820:	mov	r4, r3
   18824:	lsl	r0, r7, #3
   18828:	str	r7, [r3, #4]
   1882c:	bl	2ce24 <ftello64@plt+0x1b59c>
   18830:	str	r0, [r4]
   18834:	mov	r0, #1
   18838:	mov	r6, r0
   1883c:	lsl	r0, r0, #1
   18840:	cmp	r6, r9
   18844:	bls	18838 <ftello64@plt+0x6fb0>
   18848:	mov	r0, #12
   1884c:	mov	r1, r6
   18850:	str	r7, [sp, #12]
   18854:	str	r5, [sp, #20]
   18858:	bl	2cdd0 <ftello64@plt+0x1b548>
   1885c:	ldr	r4, [sp, #28]
   18860:	sub	r1, r6, #1
   18864:	str	r1, [r4, #68]	; 0x44
   18868:	str	r0, [r4, #32]
   1886c:	bl	11630 <__ctype_get_mb_cur_max@plt>
   18870:	str	r0, [r4, #92]	; 0x5c
   18874:	mov	r0, #14
   18878:	bl	11804 <nl_langinfo@plt>
   1887c:	ldrb	r1, [r0]
   18880:	orr	r1, r1, #32
   18884:	cmp	r1, #117	; 0x75
   18888:	bne	188dc <ftello64@plt+0x7054>
   1888c:	ldrb	r1, [r0, #1]
   18890:	orr	r1, r1, #32
   18894:	cmp	r1, #116	; 0x74
   18898:	bne	188dc <ftello64@plt+0x7054>
   1889c:	ldrb	r1, [r0, #2]
   188a0:	orr	r1, r1, #32
   188a4:	cmp	r1, #102	; 0x66
   188a8:	bne	188dc <ftello64@plt+0x7054>
   188ac:	ldrb	r1, [r0, #3]!
   188b0:	cmp	r1, #45	; 0x2d
   188b4:	movw	r1, #63918	; 0xf9ae
   188b8:	movt	r1, #2
   188bc:	addeq	r0, r0, #1
   188c0:	bl	11510 <strcmp@plt>
   188c4:	cmp	r0, #0
   188c8:	bne	188dc <ftello64@plt+0x7054>
   188cc:	ldr	r1, [sp, #28]
   188d0:	ldrb	r0, [r1, #88]	; 0x58
   188d4:	orr	r0, r0, #4
   188d8:	strb	r0, [r1, #88]	; 0x58
   188dc:	ldr	r3, [sp, #28]
   188e0:	ldrb	r0, [r3, #88]	; 0x58
   188e4:	and	r1, r0, #247	; 0xf7
   188e8:	strb	r1, [r3, #88]	; 0x58
   188ec:	ldr	r1, [r3, #92]	; 0x5c
   188f0:	cmp	r1, #2
   188f4:	blt	189a0 <ftello64@plt+0x7118>
   188f8:	tst	r0, #4
   188fc:	bne	18994 <ftello64@plt+0x710c>
   18900:	mov	r0, #32
   18904:	mov	r1, #1
   18908:	mov	r4, #1
   1890c:	bl	2cdd0 <ftello64@plt+0x1b548>
   18910:	ldr	r3, [sp, #28]
   18914:	cmp	r0, #0
   18918:	str	r0, [r3, #60]	; 0x3c
   1891c:	beq	189b8 <ftello64@plt+0x7130>
   18920:	mov	r5, #0
   18924:	mov	r7, #0
   18928:	b	1893c <ftello64@plt+0x70b4>
   1892c:	add	r7, r7, #1
   18930:	add	r5, r5, r8
   18934:	cmp	r7, #8
   18938:	beq	189a0 <ftello64@plt+0x7118>
   1893c:	mov	r8, #0
   18940:	b	18950 <ftello64@plt+0x70c8>
   18944:	add	r8, r8, #1
   18948:	cmp	r8, #32
   1894c:	beq	1892c <ftello64@plt+0x70a4>
   18950:	add	r6, r5, r8
   18954:	mov	r0, r6
   18958:	bl	11774 <btowc@plt>
   1895c:	ldr	r3, [sp, #28]
   18960:	cmn	r0, #1
   18964:	beq	18978 <ftello64@plt+0x70f0>
   18968:	ldr	r1, [r3, #60]	; 0x3c
   1896c:	ldr	r2, [r1, r7, lsl #2]
   18970:	orr	r2, r2, r4, lsl r8
   18974:	str	r2, [r1, r7, lsl #2]
   18978:	cmp	r6, #127	; 0x7f
   1897c:	bhi	18944 <ftello64@plt+0x70bc>
   18980:	cmp	r6, r0
   18984:	ldrbne	r0, [r3, #88]	; 0x58
   18988:	orrne	r0, r0, #8
   1898c:	strbne	r0, [r3, #88]	; 0x58
   18990:	b	18944 <ftello64@plt+0x70bc>
   18994:	movw	r0, #64580	; 0xfc44
   18998:	movt	r0, #2
   1899c:	str	r0, [r3, #60]	; 0x3c
   189a0:	ldr	r0, [r3]
   189a4:	ldr	r7, [sp, #20]
   189a8:	cmp	r0, #0
   189ac:	ldrne	r0, [r3, #32]
   189b0:	cmpne	r0, #0
   189b4:	bne	189d8 <ftello64@plt+0x7150>
   189b8:	mov	r4, #12
   189bc:	mov	r0, r3
   189c0:	str	r4, [fp, #-52]	; 0xffffffcc
   189c4:	bl	1a34c <ftello64@plt+0x8ac4>
   189c8:	mov	r0, #0
   189cc:	str	r0, [sl]
   189d0:	str	r0, [sl, #4]
   189d4:	b	19be8 <ftello64@plt+0x8360>
   189d8:	movw	r0, #0
   189dc:	movw	r1, #0
   189e0:	mov	r6, #0
   189e4:	movt	r0, #0
   189e8:	movt	r1, #0
   189ec:	str	r6, [fp, #-52]	; 0xffffffcc
   189f0:	orrs	r4, r1, r0
   189f4:	beq	18a10 <ftello64@plt+0x7188>
   189f8:	add	r0, r3, #136	; 0x88
   189fc:	mov	r1, #0
   18a00:	bl	11588 <pthread_mutex_init@plt>
   18a04:	ldr	r3, [sp, #28]
   18a08:	cmp	r0, #0
   18a0c:	bne	189b8 <ftello64@plt+0x7130>
   18a10:	vmov.i32	q8, #0	; 0x00000000
   18a14:	add	r1, sp, #32
   18a18:	str	r4, [sp, #8]
   18a1c:	ldr	r4, [sl, #20]
   18a20:	ldr	r2, [sp, #24]
   18a24:	add	r0, r1, #64	; 0x40
   18a28:	vst1.32	{d16-d17}, [r0]
   18a2c:	add	r0, r1, #52	; 0x34
   18a30:	vst1.32	{d16-d17}, [r0]
   18a34:	add	r0, r1, #36	; 0x24
   18a38:	vst1.32	{d16-d17}, [r0]
   18a3c:	add	r0, r1, #20
   18a40:	vst1.32	{d16-d17}, [r0]
   18a44:	add	r0, r1, #4
   18a48:	add	r1, r1, #44	; 0x2c
   18a4c:	vst1.32	{d16-d17}, [r0]
   18a50:	str	r7, [sp, #32]
   18a54:	ubfx	r0, r2, #22, #1
   18a58:	vdup.32	q8, r9
   18a5c:	strb	r0, [sp, #104]	; 0x68
   18a60:	and	r0, r2, #4194304	; 0x400000
   18a64:	str	r4, [sp, #96]	; 0x60
   18a68:	orrs	r5, r0, r4
   18a6c:	str	r0, [sp, #16]
   18a70:	movwne	r5, #1
   18a74:	cmp	r9, #1
   18a78:	strb	r5, [sp, #107]	; 0x6b
   18a7c:	ldr	r0, [r3, #92]	; 0x5c
   18a80:	str	r0, [sp, #112]	; 0x70
   18a84:	ldrb	r2, [r3, #88]	; 0x58
   18a88:	vst1.32	{d16-d17}, [r1]
   18a8c:	ubfx	r1, r2, #3, #1
   18a90:	strb	r1, [sp, #106]	; 0x6a
   18a94:	ubfx	r1, r2, #2, #1
   18a98:	strb	r1, [sp, #105]	; 0x69
   18a9c:	blt	18b14 <ftello64@plt+0x728c>
   18aa0:	ldr	r8, [sp, #12]
   18aa4:	cmp	r0, #2
   18aa8:	blt	18ad4 <ftello64@plt+0x724c>
   18aac:	mov	r6, #12
   18ab0:	cmn	r9, #-1073741822	; 0xc0000002
   18ab4:	bhi	18fbc <ftello64@plt+0x7734>
   18ab8:	lsl	r1, r8, #2
   18abc:	mov	r0, #0
   18ac0:	bl	2ce54 <ftello64@plt+0x1b5cc>
   18ac4:	ldr	r3, [sp, #28]
   18ac8:	cmp	r0, #0
   18acc:	beq	18fbc <ftello64@plt+0x7734>
   18ad0:	str	r0, [sp, #40]	; 0x28
   18ad4:	cmp	r5, #0
   18ad8:	mov	r6, #0
   18adc:	mov	r5, #0
   18ae0:	beq	18b08 <ftello64@plt+0x7280>
   18ae4:	mov	r0, #0
   18ae8:	mov	r1, r8
   18aec:	bl	2ce54 <ftello64@plt+0x1b5cc>
   18af0:	cmp	r0, #0
   18af4:	beq	18fb8 <ftello64@plt+0x7730>
   18af8:	ldr	r3, [sp, #28]
   18afc:	mov	r6, r0
   18b00:	mov	r5, #1
   18b04:	str	r0, [sp, #36]	; 0x24
   18b08:	str	r8, [sp, #68]	; 0x44
   18b0c:	ldr	r0, [r3, #92]	; 0x5c
   18b10:	b	18b18 <ftello64@plt+0x7290>
   18b14:	mov	r8, #0
   18b18:	ldr	r1, [sp, #16]
   18b1c:	cmp	r5, #0
   18b20:	moveq	r6, r7
   18b24:	str	r6, [sp, #36]	; 0x24
   18b28:	cmp	r1, #0
   18b2c:	beq	18c10 <ftello64@plt+0x7388>
   18b30:	cmp	r0, #2
   18b34:	blt	18c24 <ftello64@plt+0x739c>
   18b38:	add	r0, sp, #32
   18b3c:	bl	1db30 <ftello64@plt+0xc2a8>
   18b40:	cmp	r0, #0
   18b44:	bne	18fb0 <ftello64@plt+0x7728>
   18b48:	ldr	r1, [sp, #28]
   18b4c:	add	r5, sp, #32
   18b50:	b	18b6c <ftello64@plt+0x72e4>
   18b54:	mov	r0, r5
   18b58:	str	r4, [sp, #68]	; 0x44
   18b5c:	bl	1db30 <ftello64@plt+0xc2a8>
   18b60:	ldr	r1, [sp, #28]
   18b64:	cmp	r0, #0
   18b68:	bne	18fb0 <ftello64@plt+0x7728>
   18b6c:	ldr	r0, [sp, #64]	; 0x40
   18b70:	cmp	r0, r9
   18b74:	bge	18d00 <ftello64@plt+0x7478>
   18b78:	ldr	r0, [r1, #92]	; 0x5c
   18b7c:	ldr	r2, [sp, #60]	; 0x3c
   18b80:	ldr	r1, [sp, #68]	; 0x44
   18b84:	add	r0, r0, r2
   18b88:	cmp	r1, r0
   18b8c:	bgt	18d00 <ftello64@plt+0x7478>
   18b90:	ldr	r0, [sp, #112]	; 0x70
   18b94:	lsl	r4, r1, #1
   18b98:	cmp	r0, #2
   18b9c:	blt	18be8 <ftello64@plt+0x7360>
   18ba0:	mov	r6, #12
   18ba4:	cmn	r4, #-1073741823	; 0xc0000001
   18ba8:	bhi	18fbc <ftello64@plt+0x7734>
   18bac:	ldr	r0, [sp, #40]	; 0x28
   18bb0:	lsl	r8, r1, #3
   18bb4:	mov	r1, r8
   18bb8:	bl	2ce54 <ftello64@plt+0x1b5cc>
   18bbc:	cmp	r0, #0
   18bc0:	beq	18fbc <ftello64@plt+0x7734>
   18bc4:	str	r0, [sp, #40]	; 0x28
   18bc8:	ldr	r0, [sp, #44]	; 0x2c
   18bcc:	cmp	r0, #0
   18bd0:	beq	18be8 <ftello64@plt+0x7360>
   18bd4:	mov	r1, r8
   18bd8:	bl	2ce54 <ftello64@plt+0x1b5cc>
   18bdc:	cmp	r0, #0
   18be0:	beq	18fbc <ftello64@plt+0x7734>
   18be4:	str	r0, [sp, #44]	; 0x2c
   18be8:	ldrb	r0, [sp, #107]	; 0x6b
   18bec:	cmp	r0, #0
   18bf0:	beq	18b54 <ftello64@plt+0x72cc>
   18bf4:	ldr	r0, [sp, #36]	; 0x24
   18bf8:	mov	r1, r4
   18bfc:	bl	2ce54 <ftello64@plt+0x1b5cc>
   18c00:	cmp	r0, #0
   18c04:	beq	18fb8 <ftello64@plt+0x7730>
   18c08:	str	r0, [sp, #36]	; 0x24
   18c0c:	b	18b54 <ftello64@plt+0x72cc>
   18c10:	cmp	r0, #2
   18c14:	blt	18c88 <ftello64@plt+0x7400>
   18c18:	add	r0, sp, #32
   18c1c:	bl	1e430 <ftello64@plt+0xcba8>
   18c20:	b	18d00 <ftello64@plt+0x7478>
   18c24:	cmp	r8, r9
   18c28:	movgt	r8, r9
   18c2c:	cmp	r8, #1
   18c30:	blt	18cf4 <ftello64@plt+0x746c>
   18c34:	mov	r5, #0
   18c38:	bl	116b4 <__ctype_toupper_loc@plt>
   18c3c:	mov	r1, #0
   18c40:	add	r2, r7, r5
   18c44:	cmp	r4, #0
   18c48:	ldrb	r2, [r2, r1]
   18c4c:	bne	18c80 <ftello64@plt+0x73f8>
   18c50:	ldr	r3, [r0]
   18c54:	ldr	r2, [r3, r2, lsl #2]
   18c58:	ldr	r3, [sp, #36]	; 0x24
   18c5c:	strb	r2, [r3, r1]
   18c60:	add	r2, r1, #1
   18c64:	cmp	r2, r8
   18c68:	bge	18cec <ftello64@plt+0x7464>
   18c6c:	ldr	r7, [sp, #32]
   18c70:	ldr	r5, [sp, #56]	; 0x38
   18c74:	ldr	r4, [sp, #96]	; 0x60
   18c78:	mov	r1, r2
   18c7c:	b	18c40 <ftello64@plt+0x73b8>
   18c80:	ldrb	r2, [r4, r2]
   18c84:	b	18c50 <ftello64@plt+0x73c8>
   18c88:	cmp	r4, #0
   18c8c:	beq	18f10 <ftello64@plt+0x7688>
   18c90:	cmp	r8, r9
   18c94:	movgt	r8, r9
   18c98:	cmp	r8, #1
   18c9c:	blt	18cf4 <ftello64@plt+0x746c>
   18ca0:	ldrb	r0, [r7]
   18ca4:	cmp	r8, #1
   18ca8:	ldrb	r0, [r4, r0]
   18cac:	strb	r0, [r6]
   18cb0:	mov	r0, #1
   18cb4:	beq	18cf8 <ftello64@plt+0x7470>
   18cb8:	mov	r0, #1
   18cbc:	ldr	r1, [sp, #32]
   18cc0:	ldr	r3, [sp, #56]	; 0x38
   18cc4:	ldr	r7, [sp, #96]	; 0x60
   18cc8:	ldr	r2, [sp, #36]	; 0x24
   18ccc:	add	r1, r1, r3
   18cd0:	ldrb	r1, [r1, r0]
   18cd4:	ldrb	r1, [r7, r1]
   18cd8:	strb	r1, [r2, r0]
   18cdc:	add	r0, r0, #1
   18ce0:	cmp	r0, r8
   18ce4:	blt	18cbc <ftello64@plt+0x7434>
   18ce8:	b	18cf8 <ftello64@plt+0x7470>
   18cec:	add	r0, r1, #1
   18cf0:	b	18cf8 <ftello64@plt+0x7470>
   18cf4:	mov	r0, #0
   18cf8:	str	r0, [sp, #64]	; 0x40
   18cfc:	str	r0, [sp, #60]	; 0x3c
   18d00:	mov	r5, #0
   18d04:	ldr	r4, [sp, #24]
   18d08:	sub	r8, fp, #48	; 0x30
   18d0c:	add	r6, sp, #32
   18d10:	str	r5, [fp, #-52]	; 0xffffffcc
   18d14:	str	r5, [sl, #24]
   18d18:	mov	r0, r8
   18d1c:	mov	r1, r6
   18d20:	ldr	r7, [sl]
   18d24:	orr	r2, r4, #8388608	; 0x800000
   18d28:	str	r4, [r7, #128]	; 0x80
   18d2c:	bl	1e8a0 <ftello64@plt+0xd018>
   18d30:	ldr	r1, [sp, #72]	; 0x48
   18d34:	mov	r2, r8
   18d38:	mov	r3, r4
   18d3c:	str	r5, [sp]
   18d40:	add	r0, r1, r0
   18d44:	mov	r1, sl
   18d48:	str	r0, [sp, #72]	; 0x48
   18d4c:	sub	r0, fp, #52	; 0x34
   18d50:	str	r0, [sp, #4]
   18d54:	mov	r0, r6
   18d58:	bl	1e634 <ftello64@plt+0xcdac>
   18d5c:	ldr	r5, [sp, #28]
   18d60:	mov	r4, r0
   18d64:	cmp	r0, #0
   18d68:	bne	18d78 <ftello64@plt+0x74f0>
   18d6c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   18d70:	cmp	r0, #0
   18d74:	bne	19048 <ftello64@plt+0x77c0>
   18d78:	ldr	r1, [r7, #64]	; 0x40
   18d7c:	cmp	r1, #31
   18d80:	beq	18fe0 <ftello64@plt+0x7758>
   18d84:	ldr	r0, [r7, #56]	; 0x38
   18d88:	add	r0, r0, r1, lsl #5
   18d8c:	add	r2, r1, #1
   18d90:	vmov.i32	q8, #0	; 0x00000000
   18d94:	mov	r1, #0
   18d98:	str	r2, [r7, #64]	; 0x40
   18d9c:	mov	r2, #2
   18da0:	add	r6, r0, #4
   18da4:	str	r1, [r0, #20]
   18da8:	str	r1, [r0, #24]
   18dac:	str	r2, [r0, #28]
   18db0:	mov	r0, #28
   18db4:	mov	r1, r6
   18db8:	vst1.32	{d16-d17}, [r1], r0
   18dbc:	mvn	r0, #0
   18dc0:	str	r0, [r1]
   18dc4:	cmp	r4, #0
   18dc8:	mov	r0, r6
   18dcc:	beq	18e20 <ftello64@plt+0x7598>
   18dd0:	ldr	r1, [r7, #64]	; 0x40
   18dd4:	cmp	r1, #31
   18dd8:	beq	19014 <ftello64@plt+0x778c>
   18ddc:	ldr	r0, [r7, #56]	; 0x38
   18de0:	add	r0, r0, r1, lsl #5
   18de4:	add	r2, r1, #1
   18de8:	mov	r1, #0
   18dec:	cmp	r6, #0
   18df0:	mvn	r3, #0
   18df4:	str	r2, [r7, #64]	; 0x40
   18df8:	mov	r2, #16
   18dfc:	str	r1, [r0, #4]!
   18e00:	add	ip, r0, #20
   18e04:	stmib	r0, {r4, r6}
   18e08:	str	r1, [r0, #12]
   18e0c:	str	r1, [r0, #16]
   18e10:	stm	ip, {r1, r2, r3}
   18e14:	str	r0, [r4]
   18e18:	beq	19040 <ftello64@plt+0x77b8>
   18e1c:	str	r0, [r6]
   18e20:	cmp	r6, #0
   18e24:	cmpne	r0, #0
   18e28:	beq	19040 <ftello64@plt+0x77b8>
   18e2c:	str	r0, [r5, #52]	; 0x34
   18e30:	ldr	r9, [sl]
   18e34:	ldr	r0, [r9, #4]
   18e38:	lsl	r0, r0, #2
   18e3c:	bl	2ce24 <ftello64@plt+0x1b59c>
   18e40:	str	r0, [r9, #12]
   18e44:	ldr	r0, [r9, #4]
   18e48:	lsl	r0, r0, #2
   18e4c:	bl	2ce24 <ftello64@plt+0x1b59c>
   18e50:	str	r0, [r9, #16]
   18e54:	ldr	r0, [r9, #4]
   18e58:	add	r0, r0, r0, lsl #1
   18e5c:	lsl	r0, r0, #2
   18e60:	bl	2ce24 <ftello64@plt+0x1b59c>
   18e64:	str	r0, [r9, #20]
   18e68:	ldr	r0, [r9, #4]
   18e6c:	add	r0, r0, r0, lsl #1
   18e70:	lsl	r0, r0, #2
   18e74:	bl	2ce24 <ftello64@plt+0x1b59c>
   18e78:	str	r0, [r9, #24]
   18e7c:	ldr	r1, [r9, #12]
   18e80:	cmp	r1, #0
   18e84:	ldrne	r1, [r9, #16]
   18e88:	cmpne	r1, #0
   18e8c:	beq	18ea0 <ftello64@plt+0x7618>
   18e90:	cmp	r0, #0
   18e94:	ldrne	r0, [r9, #20]
   18e98:	cmpne	r0, #0
   18e9c:	bne	18eac <ftello64@plt+0x7624>
   18ea0:	mov	r0, #12
   18ea4:	str	r0, [fp, #-52]	; 0xffffffcc
   18ea8:	b	19050 <ftello64@plt+0x77c8>
   18eac:	ldr	r0, [sl, #24]
   18eb0:	lsl	r0, r0, #2
   18eb4:	bl	2ce24 <ftello64@plt+0x1b59c>
   18eb8:	cmp	r0, #0
   18ebc:	str	r0, [r9, #132]	; 0x84
   18ec0:	beq	192d4 <ftello64@plt+0x7a4c>
   18ec4:	ldr	r1, [sl, #24]
   18ec8:	cmp	r1, #0
   18ecc:	beq	19108 <ftello64@plt+0x7880>
   18ed0:	mov	r2, #0
   18ed4:	cmp	r1, #4
   18ed8:	bcc	190f8 <ftello64@plt+0x7870>
   18edc:	bic	r2, r1, #3
   18ee0:	mov	r3, #1
   18ee4:	add	r7, pc, #964	; 0x3c4
   18ee8:	sub	r6, r2, #4
   18eec:	add	r3, r3, r6, lsr #2
   18ef0:	cmp	r6, #12
   18ef4:	and	ip, r3, #3
   18ef8:	bcs	18f1c <ftello64@plt+0x7694>
   18efc:	vld1.64	{d16-d17}, [r7 :128]
   18f00:	mov	r7, #0
   18f04:	cmp	ip, #0
   18f08:	bne	18f8c <ftello64@plt+0x7704>
   18f0c:	b	19100 <ftello64@plt+0x7878>
   18f10:	str	r8, [sp, #64]	; 0x40
   18f14:	str	r8, [sp, #60]	; 0x3c
   18f18:	b	18d00 <ftello64@plt+0x7478>
   18f1c:	sub	r6, r3, ip
   18f20:	add	r3, pc, #904	; 0x388
   18f24:	vmov.i32	q9, #12	; 0x0000000c
   18f28:	vmov.i32	q10, #8	; 0x00000008
   18f2c:	vmov.i32	q11, #4	; 0x00000004
   18f30:	vmov.i32	q12, #16	; 0x00000010
   18f34:	mov	r7, #0
   18f38:	mov	lr, #64	; 0x40
   18f3c:	mov	r4, r0
   18f40:	vld1.64	{d16-d17}, [r3 :128]
   18f44:	mov	r3, r0
   18f48:	vadd.i32	q13, q8, q9
   18f4c:	add	r5, r3, #48	; 0x30
   18f50:	vadd.i32	q14, q8, q10
   18f54:	vadd.i32	q15, q8, q11
   18f58:	subs	r6, r6, #4
   18f5c:	add	r7, r7, #16
   18f60:	vst1.32	{d26-d27}, [r5]
   18f64:	vst1.32	{d16-d17}, [r4], lr
   18f68:	vadd.i32	q8, q8, q12
   18f6c:	add	r5, r3, #32
   18f70:	add	r3, r3, #16
   18f74:	vst1.32	{d28-d29}, [r5]
   18f78:	vst1.32	{d30-d31}, [r3]
   18f7c:	mov	r3, r4
   18f80:	bne	18f48 <ftello64@plt+0x76c0>
   18f84:	cmp	ip, #0
   18f88:	beq	19100 <ftello64@plt+0x7878>
   18f8c:	vmov.i32	q9, #4	; 0x00000004
   18f90:	add	r3, r0, r7, lsl #2
   18f94:	rsb	r7, ip, #0
   18f98:	vadd.i32	q10, q8, q9
   18f9c:	vst1.32	{d16-d17}, [r3]!
   18fa0:	adds	r7, r7, #1
   18fa4:	vorr	q8, q10, q10
   18fa8:	bcc	18f98 <ftello64@plt+0x7710>
   18fac:	b	19100 <ftello64@plt+0x7878>
   18fb0:	mov	r6, r0
   18fb4:	b	18fbc <ftello64@plt+0x7734>
   18fb8:	mov	r6, #12
   18fbc:	str	r6, [fp, #-52]	; 0xffffffcc
   18fc0:	b	19050 <ftello64@plt+0x77c8>
   18fc4:	mov	r1, #160	; 0xa0
   18fc8:	mov	r4, #160	; 0xa0
   18fcc:	bl	2ce54 <ftello64@plt+0x1b5cc>
   18fd0:	cmp	r0, #0
   18fd4:	beq	1900c <ftello64@plt+0x7784>
   18fd8:	stm	sl, {r0, r4}
   18fdc:	b	187e8 <ftello64@plt+0x6f60>
   18fe0:	mov	r0, #996	; 0x3e4
   18fe4:	bl	2ce24 <ftello64@plt+0x1b59c>
   18fe8:	cmp	r0, #0
   18fec:	beq	190ec <ftello64@plt+0x7864>
   18ff0:	ldr	r1, [r7, #56]	; 0x38
   18ff4:	ldr	r5, [sp, #28]
   18ff8:	str	r1, [r0]
   18ffc:	mov	r1, #0
   19000:	str	r1, [r7, #64]	; 0x40
   19004:	str	r0, [r7, #56]	; 0x38
   19008:	b	18d88 <ftello64@plt+0x7500>
   1900c:	mov	r4, #12
   19010:	b	19be8 <ftello64@plt+0x8360>
   19014:	mov	r0, #996	; 0x3e4
   19018:	bl	2ce24 <ftello64@plt+0x1b59c>
   1901c:	ldr	r5, [sp, #28]
   19020:	cmp	r0, #0
   19024:	beq	19040 <ftello64@plt+0x77b8>
   19028:	ldr	r1, [r7, #56]	; 0x38
   1902c:	str	r1, [r0]
   19030:	mov	r1, #0
   19034:	str	r1, [r7, #64]	; 0x40
   19038:	str	r0, [r7, #56]	; 0x38
   1903c:	b	18de0 <ftello64@plt+0x7558>
   19040:	mov	r0, #12
   19044:	str	r0, [fp, #-52]	; 0xffffffcc
   19048:	mov	r0, #0
   1904c:	str	r0, [r5, #52]	; 0x34
   19050:	ldr	r4, [sl]
   19054:	ldr	r0, [r4, #56]	; 0x38
   19058:	cmp	r0, #0
   1905c:	beq	19074 <ftello64@plt+0x77ec>
   19060:	ldr	r5, [r0]
   19064:	bl	15df0 <ftello64@plt+0x4568>
   19068:	cmp	r5, #0
   1906c:	mov	r0, r5
   19070:	bne	19060 <ftello64@plt+0x77d8>
   19074:	mov	r0, #31
   19078:	mov	r5, #0
   1907c:	str	r0, [r4, #64]	; 0x40
   19080:	str	r5, [r4, #52]	; 0x34
   19084:	str	r5, [r4, #56]	; 0x38
   19088:	ldr	r0, [r4, #16]
   1908c:	bl	15df0 <ftello64@plt+0x4568>
   19090:	str	r5, [r4, #16]
   19094:	ldr	r0, [sp, #40]	; 0x28
   19098:	bl	15df0 <ftello64@plt+0x4568>
   1909c:	ldr	r0, [sp, #44]	; 0x2c
   190a0:	bl	15df0 <ftello64@plt+0x4568>
   190a4:	ldrb	r0, [sp, #107]	; 0x6b
   190a8:	cmp	r0, #0
   190ac:	beq	190b8 <ftello64@plt+0x7830>
   190b0:	ldr	r0, [sp, #36]	; 0x24
   190b4:	bl	15df0 <ftello64@plt+0x4568>
   190b8:	ldr	r0, [sp, #8]
   190bc:	cmp	r0, #0
   190c0:	beq	190d0 <ftello64@plt+0x7848>
   190c4:	ldr	r0, [sp, #28]
   190c8:	add	r0, r0, #136	; 0x88
   190cc:	bl	1151c <pthread_mutex_destroy@plt>
   190d0:	ldr	r0, [sp, #28]
   190d4:	bl	1a34c <ftello64@plt+0x8ac4>
   190d8:	mov	r0, #0
   190dc:	str	r0, [sl]
   190e0:	str	r0, [sl, #4]
   190e4:	ldr	r4, [fp, #-52]	; 0xffffffcc
   190e8:	b	19be8 <ftello64@plt+0x8360>
   190ec:	ldr	r5, [sp, #28]
   190f0:	mov	r6, #0
   190f4:	b	18dc4 <ftello64@plt+0x753c>
   190f8:	str	r2, [r0, r2, lsl #2]
   190fc:	add	r2, r2, #1
   19100:	cmp	r1, r2
   19104:	bne	190f8 <ftello64@plt+0x7870>
   19108:	ldr	r2, [r9, #52]	; 0x34
   1910c:	ldrb	r1, [r2, #24]
   19110:	cmp	r1, #17
   19114:	beq	19140 <ftello64@plt+0x78b8>
   19118:	cmp	r1, #4
   1911c:	bne	19190 <ftello64@plt+0x7908>
   19120:	ldr	r1, [r2, #20]
   19124:	mov	r3, #1
   19128:	ldr	r0, [r0, r1, lsl #2]
   1912c:	str	r0, [r2, #20]
   19130:	ldr	r1, [r9, #80]	; 0x50
   19134:	orr	r0, r1, r3, lsl r0
   19138:	str	r0, [r9, #80]	; 0x50
   1913c:	b	19190 <ftello64@plt+0x7908>
   19140:	ldr	r1, [r2, #4]
   19144:	cmp	r1, #0
   19148:	beq	19190 <ftello64@plt+0x7908>
   1914c:	ldrb	r3, [r1, #24]
   19150:	cmp	r3, #17
   19154:	bne	19190 <ftello64@plt+0x7908>
   19158:	ldr	r3, [r1, #4]
   1915c:	ldr	r1, [r1, #20]
   19160:	cmp	r3, #0
   19164:	str	r3, [r2, #4]
   19168:	strne	r2, [r3]
   1916c:	cmp	r1, #31
   19170:	ldr	r3, [r2, #20]
   19174:	ldr	r3, [r0, r3, lsl #2]
   19178:	str	r3, [r0, r1, lsl #2]
   1917c:	bgt	19190 <ftello64@plt+0x7908>
   19180:	ldr	r0, [r9, #80]	; 0x50
   19184:	mov	r3, #1
   19188:	bic	r0, r0, r3, lsl r1
   1918c:	b	19138 <ftello64@plt+0x78b0>
   19190:	mov	r0, #1
   19194:	ldr	r7, [r2, #4]
   19198:	cmp	r7, #0
   1919c:	bne	191cc <ftello64@plt+0x7944>
   191a0:	mov	r3, #0
   191a4:	ldr	r7, [r2, #8]
   191a8:	mov	r1, r2
   191ac:	cmp	r7, r3
   191b0:	cmpne	r7, #0
   191b4:	bne	191cc <ftello64@plt+0x7944>
   191b8:	ldr	r2, [r1]
   191bc:	mov	r3, r1
   191c0:	cmp	r2, #0
   191c4:	bne	191a4 <ftello64@plt+0x791c>
   191c8:	b	19270 <ftello64@plt+0x79e8>
   191cc:	ldrb	r1, [r7, #24]
   191d0:	cmp	r1, #17
   191d4:	beq	19214 <ftello64@plt+0x798c>
   191d8:	cmp	r1, #4
   191dc:	mov	r2, r7
   191e0:	bne	19194 <ftello64@plt+0x790c>
   191e4:	ldr	r1, [r9, #132]	; 0x84
   191e8:	mov	r2, r7
   191ec:	cmp	r1, #0
   191f0:	beq	19194 <ftello64@plt+0x790c>
   191f4:	ldr	r2, [r7, #20]
   191f8:	ldr	r1, [r1, r2, lsl #2]
   191fc:	str	r1, [r7, #20]
   19200:	ldr	r2, [r9, #80]	; 0x50
   19204:	orr	r1, r2, r0, lsl r1
   19208:	str	r1, [r9, #80]	; 0x50
   1920c:	mov	r2, r7
   19210:	b	19194 <ftello64@plt+0x790c>
   19214:	ldr	r3, [r7, #4]
   19218:	mov	r2, r7
   1921c:	cmp	r3, #0
   19220:	beq	19194 <ftello64@plt+0x790c>
   19224:	ldrb	r1, [r3, #24]
   19228:	mov	r2, r7
   1922c:	cmp	r1, #17
   19230:	bne	19194 <ftello64@plt+0x790c>
   19234:	ldr	r1, [r3, #4]
   19238:	ldr	r3, [r3, #20]
   1923c:	cmp	r1, #0
   19240:	str	r1, [r7, #4]
   19244:	strne	r7, [r1]
   19248:	cmp	r3, #31
   1924c:	ldr	r1, [r7, #20]
   19250:	ldr	r2, [r9, #132]	; 0x84
   19254:	ldr	r1, [r2, r1, lsl #2]
   19258:	str	r1, [r2, r3, lsl #2]
   1925c:	mov	r2, r7
   19260:	bgt	19194 <ftello64@plt+0x790c>
   19264:	ldr	r1, [r9, #80]	; 0x50
   19268:	bic	r1, r1, r0, lsl r3
   1926c:	b	19208 <ftello64@plt+0x7980>
   19270:	ldr	r1, [sl, #24]
   19274:	cmp	r1, #0
   19278:	beq	192a0 <ftello64@plt+0x7a18>
   1927c:	ldr	r0, [r9, #132]	; 0x84
   19280:	mov	r2, #0
   19284:	ldr	r3, [r0, r2, lsl #2]
   19288:	cmp	r2, r3
   1928c:	bne	192c0 <ftello64@plt+0x7a38>
   19290:	add	r2, r2, #1
   19294:	cmp	r1, r2
   19298:	bne	19284 <ftello64@plt+0x79fc>
   1929c:	b	192c8 <ftello64@plt+0x7a40>
   192a0:	ldr	r0, [r9, #132]	; 0x84
   192a4:	b	192c8 <ftello64@plt+0x7a40>
   192a8:	nop	{0}
   192ac:	nop	{0}
   192b0:	andeq	r0, r0, r0
   192b4:	andeq	r0, r0, r1
   192b8:	andeq	r0, r0, r2
   192bc:	andeq	r0, r0, r3
   192c0:	cmp	r1, r2
   192c4:	bne	192d4 <ftello64@plt+0x7a4c>
   192c8:	bl	15df0 <ftello64@plt+0x4568>
   192cc:	mov	r0, #0
   192d0:	str	r0, [r9, #132]	; 0x84
   192d4:	ldr	r0, [r9, #52]	; 0x34
   192d8:	mov	r7, #0
   192dc:	sub	r8, fp, #48	; 0x30
   192e0:	mov	r4, r0
   192e4:	ldr	r0, [r0, #4]
   192e8:	cmp	r0, #0
   192ec:	bne	192e0 <ftello64@plt+0x7a58>
   192f0:	ldr	r0, [r4, #8]
   192f4:	cmp	r0, #0
   192f8:	bne	192e0 <ftello64@plt+0x7a58>
   192fc:	mov	r2, #0
   19300:	cmp	r2, #0
   19304:	str	r7, [fp, #-48]	; 0xffffffd0
   19308:	beq	19330 <ftello64@plt+0x7aa8>
   1930c:	ldrb	r0, [r2, #24]
   19310:	cmp	r0, #17
   19314:	bne	19330 <ftello64@plt+0x7aa8>
   19318:	mov	r0, r8
   1931c:	mov	r1, sl
   19320:	bl	22c4c <ftello64@plt+0x113c4>
   19324:	cmp	r0, #0
   19328:	str	r0, [r4, #4]
   1932c:	strne	r4, [r0]
   19330:	ldr	r2, [r4, #8]
   19334:	cmp	r2, #0
   19338:	beq	19360 <ftello64@plt+0x7ad8>
   1933c:	ldrb	r0, [r2, #24]
   19340:	cmp	r0, #17
   19344:	bne	19360 <ftello64@plt+0x7ad8>
   19348:	mov	r0, r8
   1934c:	mov	r1, sl
   19350:	bl	22c4c <ftello64@plt+0x113c4>
   19354:	cmp	r0, #0
   19358:	str	r0, [r4, #8]
   1935c:	strne	r4, [r0]
   19360:	ldr	r0, [fp, #-48]	; 0xffffffd0
   19364:	cmp	r0, #0
   19368:	bne	18ea4 <ftello64@plt+0x761c>
   1936c:	ldr	r1, [r4]
   19370:	cmp	r1, #0
   19374:	beq	19394 <ftello64@plt+0x7b0c>
   19378:	ldr	r0, [r1, #8]
   1937c:	cmp	r0, r4
   19380:	cmpne	r0, #0
   19384:	bne	192e0 <ftello64@plt+0x7a58>
   19388:	ldr	r2, [r1, #4]
   1938c:	mov	r4, r1
   19390:	b	19300 <ftello64@plt+0x7a78>
   19394:	ldr	r0, [r9, #52]	; 0x34
   19398:	mov	r4, r0
   1939c:	ldr	r0, [r0, #4]
   193a0:	cmp	r0, #0
   193a4:	bne	19398 <ftello64@plt+0x7b10>
   193a8:	ldr	r0, [r4, #8]
   193ac:	cmp	r0, #0
   193b0:	bne	19398 <ftello64@plt+0x7b10>
   193b4:	ldr	r2, [r4, #24]
   193b8:	uxtb	r0, r2
   193bc:	cmp	r0, #16
   193c0:	bne	193dc <ftello64@plt+0x7b54>
   193c4:	ldr	r0, [r4, #4]
   193c8:	ldr	r1, [r0, #12]
   193cc:	str	r1, [r4, #12]
   193d0:	ldr	r0, [r0, #28]
   193d4:	str	r0, [r4, #28]
   193d8:	b	1941c <ftello64@plt+0x7b94>
   193dc:	str	r4, [r4, #12]
   193e0:	mov	r0, r9
   193e4:	ldr	r1, [r4, #20]
   193e8:	bl	22f08 <ftello64@plt+0x11680>
   193ec:	cmn	r0, #1
   193f0:	str	r0, [r4, #28]
   193f4:	beq	18ea0 <ftello64@plt+0x7618>
   193f8:	ldrb	r1, [r4, #24]
   193fc:	cmp	r1, #12
   19400:	bne	1941c <ftello64@plt+0x7b94>
   19404:	ldr	r1, [r9]
   19408:	ldr	r2, [r4, #20]
   1940c:	add	r0, r1, r0, lsl #3
   19410:	ldr	r1, [r0, #4]
   19414:	bfi	r1, r2, #8, #10
   19418:	str	r1, [r0, #4]
   1941c:	ldr	r1, [r4]
   19420:	cmp	r1, #0
   19424:	beq	19448 <ftello64@plt+0x7bc0>
   19428:	ldr	r0, [r1, #8]
   1942c:	cmp	r0, r4
   19430:	mov	r4, r1
   19434:	beq	193b4 <ftello64@plt+0x7b2c>
   19438:	cmp	r0, #0
   1943c:	mov	r4, r1
   19440:	beq	193b4 <ftello64@plt+0x7b2c>
   19444:	b	19398 <ftello64@plt+0x7b10>
   19448:	ldr	r4, [r9, #52]	; 0x34
   1944c:	ldrb	r0, [r4, #24]
   19450:	cmp	r0, #16
   19454:	beq	1946c <ftello64@plt+0x7be4>
   19458:	cmp	r0, #11
   1945c:	bne	1947c <ftello64@plt+0x7bf4>
   19460:	ldr	r0, [r4, #4]
   19464:	str	r4, [r0, #16]
   19468:	b	194a0 <ftello64@plt+0x7c18>
   1946c:	ldmib	r4, {r0, r1}
   19470:	ldr	r2, [r1, #12]
   19474:	str	r2, [r0, #16]
   19478:	b	19498 <ftello64@plt+0x7c10>
   1947c:	ldr	r0, [r4, #4]
   19480:	cmp	r0, #0
   19484:	ldrne	r1, [r4, #16]
   19488:	strne	r1, [r0, #16]
   1948c:	ldr	r1, [r4, #8]
   19490:	cmp	r1, #0
   19494:	beq	194a0 <ftello64@plt+0x7c18>
   19498:	ldr	r2, [r4, #16]
   1949c:	str	r2, [r1, #16]
   194a0:	mov	r1, r4
   194a4:	cmp	r0, #0
   194a8:	bne	194c0 <ftello64@plt+0x7c38>
   194ac:	b	19514 <ftello64@plt+0x7c8c>
   194b0:	ldr	r0, [r1, #4]
   194b4:	str	r1, [r0, #16]
   194b8:	cmp	r0, #0
   194bc:	beq	19514 <ftello64@plt+0x7c8c>
   194c0:	mov	r1, r0
   194c4:	ldrb	r0, [r0, #24]
   194c8:	cmp	r0, #16
   194cc:	beq	194f8 <ftello64@plt+0x7c70>
   194d0:	cmp	r0, #11
   194d4:	beq	194b0 <ftello64@plt+0x7c28>
   194d8:	ldr	r0, [r1, #4]
   194dc:	cmp	r0, #0
   194e0:	ldrne	r2, [r1, #16]
   194e4:	strne	r2, [r0, #16]
   194e8:	ldr	r2, [r1, #8]
   194ec:	cmp	r2, #0
   194f0:	beq	194b8 <ftello64@plt+0x7c30>
   194f4:	b	19504 <ftello64@plt+0x7c7c>
   194f8:	ldmib	r1, {r0, r2}
   194fc:	ldr	r3, [r2, #12]
   19500:	str	r3, [r0, #16]
   19504:	ldr	r3, [r1, #16]
   19508:	str	r3, [r2, #16]
   1950c:	cmp	r0, #0
   19510:	bne	194c0 <ftello64@plt+0x7c38>
   19514:	mov	r3, #0
   19518:	ldr	r0, [r1, #8]
   1951c:	mov	r2, r1
   19520:	cmp	r0, r3
   19524:	cmpne	r0, #0
   19528:	bne	194c0 <ftello64@plt+0x7c38>
   1952c:	ldr	r1, [r2]
   19530:	mov	r3, r2
   19534:	cmp	r1, #0
   19538:	bne	19518 <ftello64@plt+0x7c90>
   1953c:	mov	r0, r9
   19540:	mov	r1, r4
   19544:	bl	22ab0 <ftello64@plt+0x11228>
   19548:	cmp	r0, #0
   1954c:	beq	1956c <ftello64@plt+0x7ce4>
   19550:	b	18ea4 <ftello64@plt+0x761c>
   19554:	mov	r0, r9
   19558:	mov	r1, r7
   1955c:	bl	22ab0 <ftello64@plt+0x11228>
   19560:	cmp	r0, #0
   19564:	mov	r4, r7
   19568:	bne	18ea4 <ftello64@plt+0x761c>
   1956c:	ldr	r7, [r4, #4]
   19570:	cmp	r7, #0
   19574:	bne	19554 <ftello64@plt+0x7ccc>
   19578:	mov	r1, #0
   1957c:	ldr	r7, [r4, #8]
   19580:	mov	r0, r4
   19584:	cmp	r7, r1
   19588:	cmpne	r7, #0
   1958c:	bne	19554 <ftello64@plt+0x7ccc>
   19590:	ldr	r4, [r0]
   19594:	mov	r1, r0
   19598:	cmp	r4, #0
   1959c:	bne	1957c <ftello64@plt+0x7cf4>
   195a0:	mov	r5, #0
   195a4:	sub	r4, fp, #48	; 0x30
   195a8:	mov	r7, #0
   195ac:	b	195dc <ftello64@plt+0x7d54>
   195b0:	mov	r1, r5
   195b4:	ldr	r2, [r9, #8]
   195b8:	add	r0, r7, #1
   195bc:	subs	r3, r0, r2
   195c0:	mov	r7, r3
   195c4:	movwne	r3, #1
   195c8:	movne	r7, r0
   195cc:	tst	r1, #1
   195d0:	and	r5, r1, r3
   195d4:	cmpeq	r0, r2
   195d8:	beq	19638 <ftello64@plt+0x7db0>
   195dc:	ldr	r0, [r9, #24]
   195e0:	add	r6, r7, r7, lsl #1
   195e4:	add	r0, r0, r6, lsl #2
   195e8:	ldr	r0, [r0, #4]
   195ec:	cmp	r0, #0
   195f0:	bne	195b0 <ftello64@plt+0x7d28>
   195f4:	mov	r0, r4
   195f8:	mov	r1, r9
   195fc:	mov	r2, r7
   19600:	mov	r3, #1
   19604:	bl	230d8 <ftello64@plt+0x11850>
   19608:	cmp	r0, #0
   1960c:	bne	18ea4 <ftello64@plt+0x761c>
   19610:	ldr	r0, [r9, #24]
   19614:	mov	r1, r5
   19618:	add	r0, r0, r6, lsl #2
   1961c:	ldr	r0, [r0, #4]
   19620:	cmp	r0, #0
   19624:	bne	195b4 <ftello64@plt+0x7d2c>
   19628:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1962c:	bl	15df0 <ftello64@plt+0x4568>
   19630:	mov	r1, #1
   19634:	b	195b4 <ftello64@plt+0x7d2c>
   19638:	ldrb	r1, [sl, #28]
   1963c:	str	sl, [sp, #12]
   19640:	tst	r1, #16
   19644:	bne	19664 <ftello64@plt+0x7ddc>
   19648:	ldr	r1, [sp, #12]
   1964c:	ldr	r1, [r1, #24]
   19650:	cmp	r1, #0
   19654:	beq	19664 <ftello64@plt+0x7ddc>
   19658:	ldrb	r1, [r9, #88]	; 0x58
   1965c:	tst	r1, #1
   19660:	bne	19670 <ftello64@plt+0x7de8>
   19664:	ldr	r1, [r9, #76]	; 0x4c
   19668:	cmp	r1, #0
   1966c:	beq	197b8 <ftello64@plt+0x7f30>
   19670:	add	r0, r0, r0, lsl #1
   19674:	lsl	r0, r0, #2
   19678:	bl	2ce24 <ftello64@plt+0x1b59c>
   1967c:	cmp	r0, #0
   19680:	str	r0, [r9, #28]
   19684:	beq	19bf4 <ftello64@plt+0x836c>
   19688:	ldr	r1, [r9, #8]
   1968c:	cmp	r1, #0
   19690:	beq	197b8 <ftello64@plt+0x7f30>
   19694:	mov	r1, #0
   19698:	str	r1, [r0]
   1969c:	str	r1, [r0, #4]
   196a0:	str	r1, [r0, #8]
   196a4:	ldr	r0, [r9, #8]
   196a8:	cmp	r0, #2
   196ac:	bcc	196dc <ftello64@plt+0x7e54>
   196b0:	mov	r2, #1
   196b4:	mov	r3, #12
   196b8:	ldr	r0, [r9, #28]
   196bc:	add	r2, r2, #1
   196c0:	str	r1, [r0, r3]!
   196c4:	add	r3, r3, #12
   196c8:	str	r1, [r0, #4]
   196cc:	str	r1, [r0, #8]
   196d0:	ldr	r0, [r9, #8]
   196d4:	cmp	r2, r0
   196d8:	bcc	196b8 <ftello64@plt+0x7e30>
   196dc:	cmp	r0, #0
   196e0:	beq	197b8 <ftello64@plt+0x7f30>
   196e4:	ldr	ip, [r9, #24]
   196e8:	mov	r6, #0
   196ec:	b	19700 <ftello64@plt+0x7e78>
   196f0:	ldr	r0, [r9, #8]
   196f4:	add	r6, r6, #1
   196f8:	cmp	r6, r0
   196fc:	bcs	197b8 <ftello64@plt+0x7f30>
   19700:	add	lr, r6, r6, lsl #1
   19704:	add	r2, ip, lr, lsl #2
   19708:	ldr	r3, [r2, #4]
   1970c:	cmp	r3, #1
   19710:	blt	196f4 <ftello64@plt+0x7e6c>
   19714:	ldr	r1, [r2, #8]
   19718:	mov	r5, #0
   1971c:	str	lr, [sp, #24]
   19720:	str	r1, [sp, #20]
   19724:	b	19750 <ftello64@plt+0x7ec8>
   19728:	add	r0, r4, r0, lsl #2
   1972c:	ldr	r0, [r0, #8]
   19730:	add	r3, r2, #1
   19734:	add	r5, r5, #1
   19738:	str	r3, [r8]
   1973c:	str	r6, [r0, r2, lsl #2]
   19740:	add	r0, ip, lr, lsl #2
   19744:	ldr	r0, [r0, #4]
   19748:	cmp	r5, r0
   1974c:	bge	196f0 <ftello64@plt+0x7e68>
   19750:	ldr	r0, [r1, r5, lsl #2]
   19754:	ldr	r4, [r9, #28]
   19758:	add	r0, r0, r0, lsl #1
   1975c:	mov	r3, r4
   19760:	ldr	r7, [r3, r0, lsl #2]!
   19764:	mov	r8, r3
   19768:	ldr	r2, [r8, #4]!
   1976c:	cmp	r7, r2
   19770:	bne	19728 <ftello64@plt+0x7ea0>
   19774:	mov	r1, #2
   19778:	mov	sl, r9
   1977c:	add	r9, r4, r0, lsl #2
   19780:	add	r1, r1, r7, lsl #1
   19784:	str	r1, [r3]
   19788:	lsl	r1, r1, #2
   1978c:	ldr	r0, [r9, #8]!
   19790:	bl	2ce54 <ftello64@plt+0x1b5cc>
   19794:	cmp	r0, #0
   19798:	beq	19bf4 <ftello64@plt+0x836c>
   1979c:	str	r0, [r9]
   197a0:	ldr	lr, [sp, #24]
   197a4:	ldr	r1, [sp, #20]
   197a8:	mov	r9, sl
   197ac:	ldr	ip, [sl, #24]
   197b0:	ldr	r2, [r8]
   197b4:	b	19730 <ftello64@plt+0x7ea8>
   197b8:	mov	r0, #0
   197bc:	ldr	sl, [sp, #12]
   197c0:	str	r0, [fp, #-52]	; 0xffffffcc
   197c4:	ldr	r0, [sp, #16]
   197c8:	cmp	r0, #0
   197cc:	bne	19914 <ftello64@plt+0x808c>
   197d0:	ldr	r0, [sp, #28]
   197d4:	ldrb	r2, [r0, #88]	; 0x58
   197d8:	ands	r0, r2, #4
   197dc:	beq	19914 <ftello64@plt+0x808c>
   197e0:	ldr	r0, [sl, #20]
   197e4:	cmp	r0, #0
   197e8:	bne	19914 <ftello64@plt+0x808c>
   197ec:	ldr	r5, [sp, #28]
   197f0:	mov	r9, #0
   197f4:	ldr	r7, [r5, #8]
   197f8:	cmp	r7, #0
   197fc:	beq	1981c <ftello64@plt+0x7f94>
   19800:	ldr	r3, [r5]
   19804:	mov	r8, #0
   19808:	mov	ip, #1
   1980c:	mov	lr, #139	; 0x8b
   19810:	mov	r6, #0
   19814:	mov	r4, #0
   19818:	b	1986c <ftello64@plt+0x7fe4>
   1981c:	mov	r8, #0
   19820:	mov	r0, #1
   19824:	and	r1, r2, #249	; 0xf9
   19828:	str	r0, [r5, #92]	; 0x5c
   1982c:	ldr	r0, [r5, #76]	; 0x4c
   19830:	cmp	r0, #0
   19834:	movwgt	r9, #1
   19838:	orr	r0, r8, r9
   1983c:	and	r0, r0, #1
   19840:	orr	r0, r1, r0, lsl #1
   19844:	strb	r0, [r5, #88]	; 0x58
   19848:	b	19914 <ftello64@plt+0x808c>
   1984c:	ldrsb	r0, [r5]
   19850:	cmp	r0, #0
   19854:	mov	r0, #0
   19858:	movwmi	r0, #1
   1985c:	orr	r6, r6, r0
   19860:	add	r4, r4, #1
   19864:	cmp	r7, r4
   19868:	beq	19c04 <ftello64@plt+0x837c>
   1986c:	add	r5, r3, r4, lsl #3
   19870:	ldrb	r1, [r5, #4]
   19874:	sub	r1, r1, #1
   19878:	cmp	r1, #11
   1987c:	bhi	19c94 <ftello64@plt+0x840c>
   19880:	add	r0, pc, #0
   19884:	ldr	pc, [r0, r1, lsl #2]
   19888:	andeq	r9, r1, ip, asr #16
   1988c:	andeq	r9, r1, r0, ror #16
   19890:			; <UNDEFINED> instruction: 0x000198b8
   19894:	andeq	r9, r1, r0, ror #16
   19898:	andeq	r9, r1, ip, lsl #18
   1989c:	andeq	r9, r1, r4, lsl r9
   198a0:	muleq	r1, r4, ip
   198a4:	andeq	r9, r1, r0, ror #16
   198a8:	andeq	r9, r1, r0, ror #16
   198ac:	andeq	r9, r1, r0, ror #16
   198b0:	andeq	r9, r1, r0, ror #16
   198b4:	andeq	r9, r1, ip, ror #17
   198b8:	ldr	r5, [r3, r4, lsl #3]
   198bc:	ldr	r0, [r5, #16]
   198c0:	cmp	r0, #0
   198c4:	bne	19914 <ftello64@plt+0x808c>
   198c8:	ldr	r0, [r5, #20]
   198cc:	cmp	r0, #0
   198d0:	ldreq	r0, [r5, #24]
   198d4:	cmpeq	r0, #0
   198d8:	bne	19914 <ftello64@plt+0x808c>
   198dc:	ldr	r0, [r5, #28]
   198e0:	cmp	r0, #0
   198e4:	beq	19860 <ftello64@plt+0x7fd8>
   198e8:	b	19914 <ftello64@plt+0x808c>
   198ec:	ldr	r0, [r3, r4, lsl #3]
   198f0:	sub	r0, r0, #16
   198f4:	ror	r1, r0, #4
   198f8:	cmp	r1, #7
   198fc:	bhi	19914 <ftello64@plt+0x808c>
   19900:	tst	lr, ip, lsl r1
   19904:	bne	19860 <ftello64@plt+0x7fd8>
   19908:	b	19914 <ftello64@plt+0x808c>
   1990c:	mov	r8, #1
   19910:	b	19860 <ftello64@plt+0x7fd8>
   19914:	ldr	lr, [sp, #28]
   19918:	ldr	r1, [lr, #52]	; 0x34
   1991c:	ldr	r0, [lr, #24]
   19920:	ldr	r1, [r1, #12]
   19924:	ldr	r1, [r1, #28]
   19928:	str	r1, [lr, #72]	; 0x48
   1992c:	add	r1, r1, r1, lsl #1
   19930:	add	r5, r0, r1, lsl #2
   19934:	mov	r4, r5
   19938:	ldr	r7, [r4, #4]!
   1993c:	str	r7, [fp, #-44]	; 0xffffffd4
   19940:	ldr	r0, [r4]
   19944:	cmp	r0, #1
   19948:	blt	19a94 <ftello64@plt+0x820c>
   1994c:	lsl	r0, r7, #2
   19950:	str	r7, [fp, #-48]	; 0xffffffd0
   19954:	bl	2ce24 <ftello64@plt+0x1b59c>
   19958:	cmp	r0, #0
   1995c:	str	r0, [fp, #-40]	; 0xffffffd8
   19960:	beq	19c7c <ftello64@plt+0x83f4>
   19964:	mov	r6, r0
   19968:	ldr	r0, [r4]
   1996c:	ldr	r1, [r5, #8]
   19970:	lsl	r2, r0, #2
   19974:	mov	r0, r6
   19978:	bl	1157c <memcpy@plt>
   1997c:	ldr	lr, [sp, #28]
   19980:	mov	r0, #0
   19984:	cmp	r7, #1
   19988:	str	r0, [fp, #-32]	; 0xffffffe0
   1998c:	ldrge	r0, [lr, #76]	; 0x4c
   19990:	cmpge	r0, #1
   19994:	blt	19aa8 <ftello64@plt+0x8220>
   19998:	mov	r0, #0
   1999c:	sub	r8, fp, #48	; 0x30
   199a0:	mov	r9, #1
   199a4:	ldr	r1, [r6, r0, lsl #2]
   199a8:	ldr	r2, [lr]
   199ac:	add	r3, r2, r1, lsl #3
   199b0:	ldrb	r3, [r3, #4]
   199b4:	cmp	r3, #4
   199b8:	bne	19a80 <ftello64@plt+0x81f8>
   199bc:	mov	r3, #0
   199c0:	cmp	r7, #1
   199c4:	bge	199d8 <ftello64@plt+0x8150>
   199c8:	b	199fc <ftello64@plt+0x8174>
   199cc:	add	r3, r3, #1
   199d0:	cmp	r7, r3
   199d4:	beq	19a80 <ftello64@plt+0x81f8>
   199d8:	ldr	r5, [r6, r3, lsl #2]
   199dc:	add	r4, r2, r5, lsl #3
   199e0:	ldrb	r4, [r4, #4]
   199e4:	cmp	r4, #9
   199e8:	bne	199cc <ftello64@plt+0x8144>
   199ec:	ldr	r4, [r2, r1, lsl #3]
   199f0:	ldr	r5, [r2, r5, lsl #3]
   199f4:	cmp	r5, r4
   199f8:	bne	199cc <ftello64@plt+0x8144>
   199fc:	cmp	r3, r7
   19a00:	beq	19a80 <ftello64@plt+0x81f8>
   19a04:	ldr	r2, [lr, #20]
   19a08:	add	r1, r1, r1, lsl #1
   19a0c:	cmp	r7, #1
   19a10:	add	r1, r2, r1, lsl #2
   19a14:	ldr	r1, [r1, #8]
   19a18:	ldr	ip, [r1]
   19a1c:	blt	19a58 <ftello64@plt+0x81d0>
   19a20:	mov	r2, #0
   19a24:	subs	r3, r7, #1
   19a28:	beq	19a4c <ftello64@plt+0x81c4>
   19a2c:	add	r5, r2, r3
   19a30:	lsr	r4, r5, #1
   19a34:	ldr	r1, [r6, r4, lsl #2]
   19a38:	cmp	r1, ip
   19a3c:	addlt	r2, r9, r5, lsr #1
   19a40:	movge	r3, r4
   19a44:	cmp	r2, r3
   19a48:	bcc	19a2c <ftello64@plt+0x81a4>
   19a4c:	ldr	r1, [r6, r2, lsl #2]
   19a50:	cmp	r1, ip
   19a54:	beq	19a80 <ftello64@plt+0x81f8>
   19a58:	ldr	r0, [lr, #24]
   19a5c:	add	r1, ip, ip, lsl #1
   19a60:	add	r1, r0, r1, lsl #2
   19a64:	mov	r0, r8
   19a68:	bl	23788 <ftello64@plt+0x11f00>
   19a6c:	cmp	r0, #0
   19a70:	bne	19b70 <ftello64@plt+0x82e8>
   19a74:	ldr	r7, [fp, #-44]	; 0xffffffd4
   19a78:	ldr	lr, [sp, #28]
   19a7c:	mov	r0, #0
   19a80:	add	r0, r0, #1
   19a84:	cmp	r0, r7
   19a88:	bge	19aa8 <ftello64@plt+0x8220>
   19a8c:	ldr	r6, [fp, #-40]	; 0xffffffd8
   19a90:	b	199a4 <ftello64@plt+0x811c>
   19a94:	mov	r0, #0
   19a98:	str	r0, [fp, #-44]	; 0xffffffd4
   19a9c:	str	r0, [fp, #-48]	; 0xffffffd0
   19aa0:	str	r0, [fp, #-40]	; 0xffffffd8
   19aa4:	str	r0, [fp, #-32]	; 0xffffffe0
   19aa8:	sub	r0, fp, #32
   19aac:	sub	r2, fp, #48	; 0x30
   19ab0:	mov	r1, lr
   19ab4:	mov	r3, #0
   19ab8:	bl	23a88 <ftello64@plt+0x12200>
   19abc:	ldr	r1, [sp, #28]
   19ac0:	cmp	r0, #0
   19ac4:	str	r0, [r1, #36]	; 0x24
   19ac8:	beq	19b50 <ftello64@plt+0x82c8>
   19acc:	ldrsb	r2, [r0, #52]	; 0x34
   19ad0:	cmn	r2, #1
   19ad4:	ble	19ae8 <ftello64@plt+0x8260>
   19ad8:	str	r0, [r1, #40]	; 0x28
   19adc:	str	r0, [r1, #44]	; 0x2c
   19ae0:	str	r0, [r1, #48]	; 0x30
   19ae4:	b	19b64 <ftello64@plt+0x82dc>
   19ae8:	sub	r4, fp, #32
   19aec:	sub	r6, fp, #48	; 0x30
   19af0:	mov	r3, #1
   19af4:	mov	r0, r4
   19af8:	mov	r2, r6
   19afc:	bl	23a88 <ftello64@plt+0x12200>
   19b00:	ldr	r1, [sp, #28]
   19b04:	mov	r2, r6
   19b08:	mov	r3, #2
   19b0c:	str	r0, [r1, #40]	; 0x28
   19b10:	ldr	r1, [sp, #28]
   19b14:	mov	r0, r4
   19b18:	bl	23a88 <ftello64@plt+0x12200>
   19b1c:	ldr	r1, [sp, #28]
   19b20:	mov	r2, r6
   19b24:	mov	r3, #6
   19b28:	str	r0, [r1, #44]	; 0x2c
   19b2c:	ldr	r1, [sp, #28]
   19b30:	mov	r0, r4
   19b34:	bl	23a88 <ftello64@plt+0x12200>
   19b38:	ldr	r2, [sp, #28]
   19b3c:	str	r0, [r2, #48]	; 0x30
   19b40:	ldr	r1, [r2, #40]	; 0x28
   19b44:	cmp	r1, #0
   19b48:	cmpne	r0, #0
   19b4c:	bne	19b58 <ftello64@plt+0x82d0>
   19b50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19b54:	b	19b70 <ftello64@plt+0x82e8>
   19b58:	ldr	r0, [r2, #44]	; 0x2c
   19b5c:	cmp	r0, #0
   19b60:	beq	19b50 <ftello64@plt+0x82c8>
   19b64:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19b68:	bl	15df0 <ftello64@plt+0x4568>
   19b6c:	mov	r0, #0
   19b70:	str	r0, [fp, #-52]	; 0xffffffcc
   19b74:	ldr	r5, [sl]
   19b78:	ldr	r0, [r5, #56]	; 0x38
   19b7c:	cmp	r0, #0
   19b80:	beq	19b98 <ftello64@plt+0x8310>
   19b84:	ldr	r4, [r0]
   19b88:	bl	15df0 <ftello64@plt+0x4568>
   19b8c:	cmp	r4, #0
   19b90:	mov	r0, r4
   19b94:	bne	19b84 <ftello64@plt+0x82fc>
   19b98:	mov	r0, #31
   19b9c:	mov	r4, #0
   19ba0:	str	r0, [r5, #64]	; 0x40
   19ba4:	str	r4, [r5, #52]	; 0x34
   19ba8:	str	r4, [r5, #56]	; 0x38
   19bac:	ldr	r0, [r5, #16]
   19bb0:	bl	15df0 <ftello64@plt+0x4568>
   19bb4:	str	r4, [r5, #16]
   19bb8:	ldr	r0, [sp, #40]	; 0x28
   19bbc:	bl	15df0 <ftello64@plt+0x4568>
   19bc0:	ldr	r0, [sp, #44]	; 0x2c
   19bc4:	bl	15df0 <ftello64@plt+0x4568>
   19bc8:	ldrb	r0, [sp, #107]	; 0x6b
   19bcc:	cmp	r0, #0
   19bd0:	beq	19bdc <ftello64@plt+0x8354>
   19bd4:	ldr	r0, [sp, #36]	; 0x24
   19bd8:	bl	15df0 <ftello64@plt+0x4568>
   19bdc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   19be0:	cmp	r0, #0
   19be4:	bne	190b8 <ftello64@plt+0x7830>
   19be8:	mov	r0, r4
   19bec:	sub	sp, fp, #28
   19bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19bf4:	ldr	sl, [sp, #12]
   19bf8:	mov	r0, #12
   19bfc:	str	r0, [fp, #-52]	; 0xffffffcc
   19c00:	b	19050 <ftello64@plt+0x77c8>
   19c04:	orr	r0, r6, r8
   19c08:	tst	r0, #1
   19c0c:	beq	19c6c <ftello64@plt+0x83e4>
   19c10:	ldr	r5, [sp, #28]
   19c14:	mov	r2, #0
   19c18:	mov	r7, #7
   19c1c:	add	r3, r3, r2, lsl #3
   19c20:	ldr	r6, [r3, #4]
   19c24:	uxtb	r1, r6
   19c28:	cmp	r1, #5
   19c2c:	beq	19c4c <ftello64@plt+0x83c4>
   19c30:	cmp	r1, #1
   19c34:	bne	19c54 <ftello64@plt+0x83cc>
   19c38:	ldrsb	r0, [r3]
   19c3c:	cmn	r0, #1
   19c40:	bicle	r0, r6, #2097152	; 0x200000
   19c44:	strle	r0, [r3, #4]
   19c48:	b	19c54 <ftello64@plt+0x83cc>
   19c4c:	bfi	r6, r7, #0, #8
   19c50:	str	r6, [r3, #4]
   19c54:	ldr	r0, [r5, #8]
   19c58:	add	r2, r2, #1
   19c5c:	cmp	r2, r0
   19c60:	bcs	19c74 <ftello64@plt+0x83ec>
   19c64:	ldr	r3, [r5]
   19c68:	b	19c1c <ftello64@plt+0x8394>
   19c6c:	ldr	r5, [sp, #28]
   19c70:	b	19820 <ftello64@plt+0x7f98>
   19c74:	ldrb	r2, [r5, #88]	; 0x58
   19c78:	b	19820 <ftello64@plt+0x7f98>
   19c7c:	mov	r0, #0
   19c80:	str	r0, [fp, #-48]	; 0xffffffd0
   19c84:	str	r0, [fp, #-44]	; 0xffffffd4
   19c88:	mov	r0, #12
   19c8c:	str	r0, [fp, #-32]	; 0xffffffe0
   19c90:	b	19b70 <ftello64@plt+0x82e8>
   19c94:	bl	11864 <abort@plt>
   19c98:	movw	r2, #6456	; 0x1938
   19c9c:	movt	r2, #4
   19ca0:	ldr	r1, [r2]
   19ca4:	str	r0, [r2]
   19ca8:	mov	r0, r1
   19cac:	bx	lr
   19cb0:	push	{r4, r5, r6, sl, fp, lr}
   19cb4:	add	fp, sp, #16
   19cb8:	ldr	r5, [r0, #16]
   19cbc:	ldr	r6, [r0]
   19cc0:	mov	r4, r0
   19cc4:	mov	r1, #0
   19cc8:	mov	r2, #256	; 0x100
   19ccc:	mov	r0, r5
   19cd0:	bl	11768 <memset@plt>
   19cd4:	ldr	r1, [r6, #36]	; 0x24
   19cd8:	mov	r0, r4
   19cdc:	mov	r2, r5
   19ce0:	bl	19d48 <ftello64@plt+0x84c0>
   19ce4:	ldr	r0, [r6, #36]	; 0x24
   19ce8:	ldr	r1, [r6, #40]	; 0x28
   19cec:	cmp	r0, r1
   19cf0:	beq	19d04 <ftello64@plt+0x847c>
   19cf4:	mov	r0, r4
   19cf8:	mov	r2, r5
   19cfc:	bl	19d48 <ftello64@plt+0x84c0>
   19d00:	ldr	r0, [r6, #36]	; 0x24
   19d04:	ldr	r1, [r6, #44]	; 0x2c
   19d08:	cmp	r0, r1
   19d0c:	beq	19d20 <ftello64@plt+0x8498>
   19d10:	mov	r0, r4
   19d14:	mov	r2, r5
   19d18:	bl	19d48 <ftello64@plt+0x84c0>
   19d1c:	ldr	r0, [r6, #36]	; 0x24
   19d20:	ldr	r1, [r6, #48]	; 0x30
   19d24:	cmp	r0, r1
   19d28:	movne	r0, r4
   19d2c:	movne	r2, r5
   19d30:	blne	19d48 <ftello64@plt+0x84c0>
   19d34:	ldrb	r0, [r4, #28]
   19d38:	orr	r0, r0, #8
   19d3c:	strb	r0, [r4, #28]
   19d40:	mov	r0, #0
   19d44:	pop	{r4, r5, r6, sl, fp, pc}
   19d48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19d4c:	add	fp, sp, #28
   19d50:	sub	sp, sp, #316	; 0x13c
   19d54:	ldr	sl, [r0]
   19d58:	str	r0, [sp, #20]
   19d5c:	mov	r3, #0
   19d60:	str	r2, [sp, #36]	; 0x24
   19d64:	ldr	r0, [sl, #92]	; 0x5c
   19d68:	cmp	r0, #1
   19d6c:	bne	19d7c <ftello64@plt+0x84f4>
   19d70:	ldr	r0, [sp, #20]
   19d74:	ldrb	r0, [r0, #14]
   19d78:	ubfx	r3, r0, #6, #1
   19d7c:	ldr	r0, [r1, #8]
   19d80:	cmp	r0, #1
   19d84:	blt	1a154 <ftello64@plt+0x88cc>
   19d88:	add	r0, sp, #40	; 0x28
   19d8c:	mov	r4, #1
   19d90:	mov	r2, #0
   19d94:	str	r3, [sp, #32]
   19d98:	str	r1, [sp, #12]
   19d9c:	str	sl, [sp, #24]
   19da0:	add	r0, r0, #1
   19da4:	str	r0, [sp, #8]
   19da8:	movw	r0, #1
   19dac:	movt	r0, #32
   19db0:	add	r0, r0, #254	; 0xfe
   19db4:	str	r0, [sp, #4]
   19db8:	b	19dd8 <ftello64@plt+0x8550>
   19dbc:	ldr	r3, [sp, #32]
   19dc0:	ldr	r1, [sp, #12]
   19dc4:	ldr	r2, [sp, #16]
   19dc8:	ldr	r0, [r1, #8]
   19dcc:	add	r2, r2, #1
   19dd0:	cmp	r2, r0
   19dd4:	bge	1a154 <ftello64@plt+0x88cc>
   19dd8:	ldr	r0, [r1, #12]
   19ddc:	str	r2, [sp, #16]
   19de0:	ldr	r5, [r0, r2, lsl #2]
   19de4:	ldr	r0, [sl]
   19de8:	add	r1, r0, r5, lsl #3
   19dec:	ldrb	r6, [r1, #4]
   19df0:	sub	r1, r6, #1
   19df4:	cmp	r1, #6
   19df8:	bhi	19dc0 <ftello64@plt+0x8538>
   19dfc:	add	r2, pc, #0
   19e00:	ldr	pc, [r2, r1, lsl #2]
   19e04:	andeq	r9, r1, r0, lsr #28
   19e08:	andeq	sl, r1, ip, lsr #2
   19e0c:	andeq	r9, r1, r4, lsr pc
   19e10:	andeq	r9, r1, r0, asr #27
   19e14:	andeq	sl, r1, ip, lsr #2
   19e18:	ldrdeq	r9, [r1], -r0
   19e1c:	andeq	sl, r1, ip, lsr #2
   19e20:	ldrb	r6, [r0, r5, lsl #3]
   19e24:	ldr	r0, [sp, #36]	; 0x24
   19e28:	cmp	r3, #0
   19e2c:	strb	r4, [r0, r6]
   19e30:	beq	19e4c <ftello64@plt+0x85c4>
   19e34:	bl	116a8 <__ctype_tolower_loc@plt>
   19e38:	ldr	r0, [r0]
   19e3c:	ldr	r3, [sp, #32]
   19e40:	ldr	r1, [sp, #36]	; 0x24
   19e44:	ldr	r0, [r0, r6, lsl #2]
   19e48:	strb	r4, [r1, r0]
   19e4c:	ldr	r0, [sp, #20]
   19e50:	ldrb	r0, [r0, #14]
   19e54:	tst	r0, #64	; 0x40
   19e58:	beq	19dc0 <ftello64@plt+0x8538>
   19e5c:	ldr	r0, [sl, #92]	; 0x5c
   19e60:	cmp	r0, #2
   19e64:	blt	19dc0 <ftello64@plt+0x8538>
   19e68:	ldr	r0, [sl]
   19e6c:	add	r1, r5, #1
   19e70:	ldr	r7, [sp, #4]
   19e74:	movw	r6, #1
   19e78:	add	r8, sp, #40	; 0x28
   19e7c:	mov	ip, #0
   19e80:	sub	r9, fp, #48	; 0x30
   19e84:	movt	r6, #32
   19e88:	ldrb	r0, [r0, r5, lsl #3]
   19e8c:	strb	r0, [sp, #40]	; 0x28
   19e90:	ldr	r0, [sl, #8]
   19e94:	cmp	r1, r0
   19e98:	ldr	r0, [sp, #8]
   19e9c:	bcs	19edc <ftello64@plt+0x8654>
   19ea0:	ldr	r0, [sp, #8]
   19ea4:	ldr	r1, [sl]
   19ea8:	add	r1, r1, r5, lsl #3
   19eac:	ldr	r2, [r1, #12]
   19eb0:	and	r2, r2, r7
   19eb4:	cmp	r2, r6
   19eb8:	bne	19edc <ftello64@plt+0x8654>
   19ebc:	ldrb	r1, [r1, #8]
   19ec0:	add	r3, r5, #2
   19ec4:	strb	r1, [r0], #1
   19ec8:	add	r1, r5, #1
   19ecc:	ldr	r2, [sl, #8]
   19ed0:	mov	r5, r1
   19ed4:	cmp	r3, r2
   19ed8:	bcc	19ea4 <ftello64@plt+0x861c>
   19edc:	sub	r5, r0, r8
   19ee0:	sub	r0, fp, #36	; 0x24
   19ee4:	mov	r1, r8
   19ee8:	mov	r3, r9
   19eec:	str	ip, [fp, #-44]	; 0xffffffd4
   19ef0:	str	ip, [fp, #-48]	; 0xffffffd0
   19ef4:	mov	r2, r5
   19ef8:	bl	2d454 <ftello64@plt+0x1bbcc>
   19efc:	cmp	r0, r5
   19f00:	bne	19dbc <ftello64@plt+0x8534>
   19f04:	ldr	r0, [fp, #-36]	; 0xffffffdc
   19f08:	bl	11594 <towlower@plt>
   19f0c:	mov	r1, r0
   19f10:	mov	r0, r8
   19f14:	mov	r2, r9
   19f18:	bl	114e0 <wcrtomb@plt>
   19f1c:	cmn	r0, #1
   19f20:	beq	19dbc <ftello64@plt+0x8534>
   19f24:	ldrb	r0, [sp, #40]	; 0x28
   19f28:	ldr	r1, [sp, #36]	; 0x24
   19f2c:	strb	r4, [r1, r0]
   19f30:	b	19dbc <ftello64@plt+0x8534>
   19f34:	mov	r7, #0
   19f38:	mov	r6, #0
   19f3c:	str	r5, [sp, #28]
   19f40:	ldr	r0, [r0, r5, lsl #3]
   19f44:	ldr	r1, [sp, #36]	; 0x24
   19f48:	lsl	sl, r7, #2
   19f4c:	mov	r8, #0
   19f50:	add	r9, r1, r7
   19f54:	ldr	r5, [r0, r6, lsl #2]
   19f58:	b	19f84 <ftello64@plt+0x86fc>
   19f5c:	bl	116a8 <__ctype_tolower_loc@plt>
   19f60:	ldr	r0, [r0]
   19f64:	ldr	r3, [sp, #32]
   19f68:	add	r0, r0, sl
   19f6c:	ldr	r0, [r0, r8, lsl #2]
   19f70:	ldr	r1, [sp, #36]	; 0x24
   19f74:	strb	r4, [r1, r0]
   19f78:	add	r8, r8, #1
   19f7c:	cmp	r8, #32
   19f80:	beq	19fb0 <ftello64@plt+0x8728>
   19f84:	tst	r5, r4, lsl r8
   19f88:	strbne	r4, [r9, r8]
   19f8c:	cmpne	r3, #0
   19f90:	beq	19f78 <ftello64@plt+0x86f0>
   19f94:	add	r0, r7, r8
   19f98:	add	r0, r0, #128	; 0x80
   19f9c:	lsr	r0, r0, #7
   19fa0:	cmp	r0, #2
   19fa4:	bls	19f5c <ftello64@plt+0x86d4>
   19fa8:	add	r0, r7, r8
   19fac:	b	19f70 <ftello64@plt+0x86e8>
   19fb0:	ldr	sl, [sp, #24]
   19fb4:	ldr	r5, [sp, #28]
   19fb8:	add	r6, r6, #1
   19fbc:	cmp	r6, #8
   19fc0:	beq	19dc0 <ftello64@plt+0x8538>
   19fc4:	ldr	r0, [sl]
   19fc8:	add	r7, r7, r8
   19fcc:	b	19f40 <ftello64@plt+0x86b8>
   19fd0:	ldr	r6, [r0, r5, lsl #3]
   19fd4:	ldr	r0, [sl, #92]	; 0x5c
   19fd8:	cmp	r0, #2
   19fdc:	blt	1a058 <ftello64@plt+0x87d0>
   19fe0:	ldr	r0, [r6, #36]	; 0x24
   19fe4:	cmp	r0, #0
   19fe8:	bne	1a004 <ftello64@plt+0x877c>
   19fec:	ldrb	r0, [r6, #16]
   19ff0:	tst	r0, #1
   19ff4:	bne	1a004 <ftello64@plt+0x877c>
   19ff8:	ldr	r0, [r6, #32]
   19ffc:	cmp	r0, #0
   1a000:	beq	1a058 <ftello64@plt+0x87d0>
   1a004:	mov	r7, #0
   1a008:	add	r8, sp, #40	; 0x28
   1a00c:	sub	r6, fp, #48	; 0x30
   1a010:	strb	r7, [fp, #-48]	; 0xffffffd0
   1a014:	mov	r0, #0
   1a018:	mov	r1, r6
   1a01c:	mov	r2, #1
   1a020:	mov	r3, r8
   1a024:	str	r7, [sp, #44]	; 0x2c
   1a028:	str	r7, [sp, #40]	; 0x28
   1a02c:	bl	2d454 <ftello64@plt+0x1bbcc>
   1a030:	cmn	r0, #2
   1a034:	ldrb	r1, [fp, #-48]	; 0xffffffd0
   1a038:	ldreq	r0, [sp, #36]	; 0x24
   1a03c:	strbeq	r4, [r0, r1]
   1a040:	add	r0, r1, #1
   1a044:	uxtb	r1, r0
   1a048:	strb	r0, [fp, #-48]	; 0xffffffd0
   1a04c:	cmp	r1, r0
   1a050:	beq	1a014 <ftello64@plt+0x878c>
   1a054:	b	19dbc <ftello64@plt+0x8534>
   1a058:	ldr	r0, [r6, #20]
   1a05c:	cmp	r0, #1
   1a060:	blt	19dc0 <ftello64@plt+0x8538>
   1a064:	mov	r9, #0
   1a068:	b	1a07c <ftello64@plt+0x87f4>
   1a06c:	ldr	r0, [r6, #20]
   1a070:	add	r9, r9, #1
   1a074:	cmp	r9, r0
   1a078:	bge	19dc0 <ftello64@plt+0x8538>
   1a07c:	mov	r0, #0
   1a080:	add	r8, sp, #40	; 0x28
   1a084:	sub	r2, fp, #48	; 0x30
   1a088:	str	r0, [fp, #-44]	; 0xffffffd4
   1a08c:	str	r0, [fp, #-48]	; 0xffffffd0
   1a090:	ldr	r0, [r6]
   1a094:	ldr	r1, [r0, r9, lsl #2]
   1a098:	mov	r0, r8
   1a09c:	bl	114e0 <wcrtomb@plt>
   1a0a0:	ldr	r3, [sp, #32]
   1a0a4:	cmn	r0, #1
   1a0a8:	beq	1a0d8 <ftello64@plt+0x8850>
   1a0ac:	ldrb	r7, [sp, #40]	; 0x28
   1a0b0:	ldr	r0, [sp, #36]	; 0x24
   1a0b4:	cmp	r3, #0
   1a0b8:	strb	r4, [r0, r7]
   1a0bc:	beq	1a0d8 <ftello64@plt+0x8850>
   1a0c0:	bl	116a8 <__ctype_tolower_loc@plt>
   1a0c4:	ldr	r0, [r0]
   1a0c8:	ldr	r3, [sp, #32]
   1a0cc:	ldr	r1, [sp, #36]	; 0x24
   1a0d0:	ldr	r0, [r0, r7, lsl #2]
   1a0d4:	strb	r4, [r1, r0]
   1a0d8:	ldr	r0, [sp, #20]
   1a0dc:	ldrb	r0, [r0, #14]
   1a0e0:	tst	r0, #64	; 0x40
   1a0e4:	beq	1a06c <ftello64@plt+0x87e4>
   1a0e8:	ldr	r0, [sl, #92]	; 0x5c
   1a0ec:	cmp	r0, #2
   1a0f0:	blt	1a06c <ftello64@plt+0x87e4>
   1a0f4:	ldr	r0, [r6]
   1a0f8:	ldr	r0, [r0, r9, lsl #2]
   1a0fc:	bl	11594 <towlower@plt>
   1a100:	mov	r1, r0
   1a104:	mov	r0, r8
   1a108:	sub	r2, fp, #48	; 0x30
   1a10c:	bl	114e0 <wcrtomb@plt>
   1a110:	ldr	r3, [sp, #32]
   1a114:	cmn	r0, #1
   1a118:	beq	1a06c <ftello64@plt+0x87e4>
   1a11c:	ldrb	r0, [sp, #40]	; 0x28
   1a120:	ldr	r1, [sp, #36]	; 0x24
   1a124:	strb	r4, [r1, r0]
   1a128:	b	1a06c <ftello64@plt+0x87e4>
   1a12c:	ldr	r0, [sp, #36]	; 0x24
   1a130:	mov	r1, #1
   1a134:	mov	r2, #256	; 0x100
   1a138:	bl	11768 <memset@plt>
   1a13c:	cmp	r6, #2
   1a140:	bne	1a154 <ftello64@plt+0x88cc>
   1a144:	ldr	r1, [sp, #20]
   1a148:	ldrb	r0, [r1, #28]
   1a14c:	orr	r0, r0, #1
   1a150:	strb	r0, [r1, #28]
   1a154:	sub	sp, fp, #28
   1a158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a15c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a160:	add	fp, sp, #24
   1a164:	mov	r4, r0
   1a168:	mov	r0, #0
   1a16c:	mov	r6, r2
   1a170:	mov	r8, r1
   1a174:	str	r0, [r4]
   1a178:	str	r0, [r4, #4]
   1a17c:	str	r0, [r4, #8]
   1a180:	mov	r0, #256	; 0x100
   1a184:	bl	2ce24 <ftello64@plt+0x1b59c>
   1a188:	cmp	r0, #0
   1a18c:	str	r0, [r4, #16]
   1a190:	beq	1a240 <ftello64@plt+0x89b8>
   1a194:	movw	r0, #45820	; 0xb2fc
   1a198:	tst	r6, #1
   1a19c:	and	r1, r6, #2
   1a1a0:	movt	r0, #3
   1a1a4:	movweq	r0, #710	; 0x2c6
   1a1a8:	movteq	r0, #257	; 0x101
   1a1ac:	tst	r6, #4
   1a1b0:	orr	r5, r0, r1, lsl #21
   1a1b4:	bne	1a1c8 <ftello64@plt+0x8940>
   1a1b8:	ldrb	r0, [r4, #28]
   1a1bc:	and	r0, r0, #127	; 0x7f
   1a1c0:	strb	r0, [r4, #28]
   1a1c4:	b	1a1e8 <ftello64@plt+0x8960>
   1a1c8:	ldrb	r0, [r4, #28]
   1a1cc:	mvn	r1, #127	; 0x7f
   1a1d0:	orr	r0, r0, r1
   1a1d4:	movw	r1, #45758	; 0xb2be
   1a1d8:	movt	r1, #323	; 0x143
   1a1dc:	strb	r0, [r4, #28]
   1a1e0:	and	r1, r5, r1
   1a1e4:	orr	r5, r1, #256	; 0x100
   1a1e8:	and	r1, r6, #8
   1a1ec:	and	r0, r0, #239	; 0xef
   1a1f0:	mov	r7, #0
   1a1f4:	orr	r0, r0, r1, lsl #1
   1a1f8:	str	r7, [r4, #20]
   1a1fc:	strb	r0, [r4, #28]
   1a200:	mov	r0, r8
   1a204:	bl	11714 <strlen@plt>
   1a208:	mov	r2, r0
   1a20c:	mov	r0, r4
   1a210:	mov	r1, r8
   1a214:	mov	r3, r5
   1a218:	bl	187a0 <ftello64@plt+0x6f18>
   1a21c:	cmp	r0, #16
   1a220:	mov	r5, r0
   1a224:	movweq	r5, #8
   1a228:	cmp	r5, #0
   1a22c:	bne	1a24c <ftello64@plt+0x89c4>
   1a230:	mov	r0, r4
   1a234:	bl	19cb0 <ftello64@plt+0x8428>
   1a238:	mov	r0, r7
   1a23c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a240:	mov	r7, #12
   1a244:	mov	r0, r7
   1a248:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a24c:	ldr	r0, [r4, #16]
   1a250:	bl	15df0 <ftello64@plt+0x4568>
   1a254:	mov	r0, r5
   1a258:	str	r7, [r4, #16]
   1a25c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a260:	push	{r4, r5, r6, r7, fp, lr}
   1a264:	add	fp, sp, #16
   1a268:	cmp	r0, #17
   1a26c:	bcs	1a2e0 <ftello64@plt+0x8a58>
   1a270:	movw	r1, #64512	; 0xfc00
   1a274:	mov	r4, r2
   1a278:	mov	r2, #5
   1a27c:	mov	r5, r3
   1a280:	movt	r1, #2
   1a284:	ldr	r0, [r1, r0, lsl #2]
   1a288:	movw	r1, #64128	; 0xfa80
   1a28c:	movt	r1, #2
   1a290:	add	r1, r1, r0
   1a294:	mov	r0, #0
   1a298:	bl	115b8 <dcgettext@plt>
   1a29c:	mov	r6, r0
   1a2a0:	bl	11714 <strlen@plt>
   1a2a4:	add	r7, r0, #1
   1a2a8:	cmp	r5, #0
   1a2ac:	beq	1a2c8 <ftello64@plt+0x8a40>
   1a2b0:	cmp	r7, r5
   1a2b4:	mov	r2, r7
   1a2b8:	bhi	1a2d0 <ftello64@plt+0x8a48>
   1a2bc:	mov	r0, r4
   1a2c0:	mov	r1, r6
   1a2c4:	bl	1157c <memcpy@plt>
   1a2c8:	mov	r0, r7
   1a2cc:	pop	{r4, r5, r6, r7, fp, pc}
   1a2d0:	sub	r2, r5, #1
   1a2d4:	mov	r0, #0
   1a2d8:	strb	r0, [r4, r2]
   1a2dc:	b	1a2bc <ftello64@plt+0x8a34>
   1a2e0:	bl	11864 <abort@plt>
   1a2e4:	push	{r4, r5, fp, lr}
   1a2e8:	add	fp, sp, #8
   1a2ec:	ldr	r5, [r0]
   1a2f0:	mov	r4, r0
   1a2f4:	cmp	r5, #0
   1a2f8:	beq	1a324 <ftello64@plt+0x8a9c>
   1a2fc:	movw	r0, #0
   1a300:	movw	r1, #0
   1a304:	movt	r0, #0
   1a308:	movt	r1, #0
   1a30c:	orrs	r0, r1, r0
   1a310:	beq	1a31c <ftello64@plt+0x8a94>
   1a314:	add	r0, r5, #136	; 0x88
   1a318:	bl	1151c <pthread_mutex_destroy@plt>
   1a31c:	mov	r0, r5
   1a320:	bl	1a34c <ftello64@plt+0x8ac4>
   1a324:	mov	r5, #0
   1a328:	str	r5, [r4]
   1a32c:	str	r5, [r4, #4]
   1a330:	ldr	r0, [r4, #16]
   1a334:	bl	15df0 <ftello64@plt+0x4568>
   1a338:	str	r5, [r4, #16]
   1a33c:	ldr	r0, [r4, #20]
   1a340:	bl	15df0 <ftello64@plt+0x4568>
   1a344:	str	r5, [r4, #20]
   1a348:	pop	{r4, r5, fp, pc}
   1a34c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a350:	add	fp, sp, #24
   1a354:	mov	r8, r0
   1a358:	ldr	r0, [r0]
   1a35c:	cmp	r0, #0
   1a360:	beq	1a3e4 <ftello64@plt+0x8b5c>
   1a364:	ldr	r1, [r8, #8]
   1a368:	cmp	r1, #0
   1a36c:	beq	1a3e4 <ftello64@plt+0x8b5c>
   1a370:	movw	r7, #255	; 0xff
   1a374:	mov	r6, #0
   1a378:	movt	r7, #4
   1a37c:	add	r1, r0, r6, lsl #3
   1a380:	ldr	r1, [r1, #4]
   1a384:	and	r1, r1, r7
   1a388:	cmp	r1, #3
   1a38c:	beq	1a3c0 <ftello64@plt+0x8b38>
   1a390:	cmp	r1, #6
   1a394:	bne	1a3cc <ftello64@plt+0x8b44>
   1a398:	ldr	r5, [r0, r6, lsl #3]
   1a39c:	ldr	r0, [r5]
   1a3a0:	bl	15df0 <ftello64@plt+0x4568>
   1a3a4:	ldr	r0, [r5, #4]
   1a3a8:	bl	15df0 <ftello64@plt+0x4568>
   1a3ac:	ldr	r0, [r5, #8]
   1a3b0:	bl	15df0 <ftello64@plt+0x4568>
   1a3b4:	ldr	r0, [r5, #12]
   1a3b8:	bl	15df0 <ftello64@plt+0x4568>
   1a3bc:	b	1a3c4 <ftello64@plt+0x8b3c>
   1a3c0:	ldr	r5, [r0, r6, lsl #3]
   1a3c4:	mov	r0, r5
   1a3c8:	bl	15df0 <ftello64@plt+0x4568>
   1a3cc:	ldr	r0, [r8, #8]
   1a3d0:	add	r6, r6, #1
   1a3d4:	cmp	r6, r0
   1a3d8:	bcs	1a3e4 <ftello64@plt+0x8b5c>
   1a3dc:	ldr	r0, [r8]
   1a3e0:	b	1a37c <ftello64@plt+0x8af4>
   1a3e4:	ldr	r0, [r8, #12]
   1a3e8:	bl	15df0 <ftello64@plt+0x4568>
   1a3ec:	ldr	r0, [r8, #8]
   1a3f0:	cmp	r0, #0
   1a3f4:	beq	1a458 <ftello64@plt+0x8bd0>
   1a3f8:	mov	r5, #0
   1a3fc:	mov	r6, #8
   1a400:	b	1a418 <ftello64@plt+0x8b90>
   1a404:	ldr	r0, [r8, #8]
   1a408:	add	r5, r5, #1
   1a40c:	add	r6, r6, #12
   1a410:	cmp	r5, r0
   1a414:	bcs	1a458 <ftello64@plt+0x8bd0>
   1a418:	ldr	r0, [r8, #24]
   1a41c:	cmp	r0, #0
   1a420:	beq	1a42c <ftello64@plt+0x8ba4>
   1a424:	ldr	r0, [r0, r6]
   1a428:	bl	15df0 <ftello64@plt+0x4568>
   1a42c:	ldr	r0, [r8, #28]
   1a430:	cmp	r0, #0
   1a434:	beq	1a440 <ftello64@plt+0x8bb8>
   1a438:	ldr	r0, [r0, r6]
   1a43c:	bl	15df0 <ftello64@plt+0x4568>
   1a440:	ldr	r0, [r8, #20]
   1a444:	cmp	r0, #0
   1a448:	beq	1a404 <ftello64@plt+0x8b7c>
   1a44c:	ldr	r0, [r0, r6]
   1a450:	bl	15df0 <ftello64@plt+0x4568>
   1a454:	b	1a404 <ftello64@plt+0x8b7c>
   1a458:	ldr	r0, [r8, #20]
   1a45c:	bl	15df0 <ftello64@plt+0x4568>
   1a460:	ldr	r0, [r8, #24]
   1a464:	bl	15df0 <ftello64@plt+0x4568>
   1a468:	ldr	r0, [r8, #28]
   1a46c:	bl	15df0 <ftello64@plt+0x4568>
   1a470:	ldr	r0, [r8]
   1a474:	bl	15df0 <ftello64@plt+0x4568>
   1a478:	ldr	r5, [r8, #32]
   1a47c:	cmp	r5, #0
   1a480:	beq	1a4e0 <ftello64@plt+0x8c58>
   1a484:	mov	r6, #0
   1a488:	add	r0, r6, r6, lsl #1
   1a48c:	ldr	r0, [r5, r0, lsl #2]!
   1a490:	add	r7, r5, #8
   1a494:	cmp	r0, #1
   1a498:	blt	1a4bc <ftello64@plt+0x8c34>
   1a49c:	mov	r4, #0
   1a4a0:	ldr	r0, [r7]
   1a4a4:	ldr	r0, [r0, r4, lsl #2]
   1a4a8:	bl	1dac8 <ftello64@plt+0xc240>
   1a4ac:	ldr	r0, [r5]
   1a4b0:	add	r4, r4, #1
   1a4b4:	cmp	r4, r0
   1a4b8:	blt	1a4a0 <ftello64@plt+0x8c18>
   1a4bc:	ldr	r0, [r7]
   1a4c0:	bl	15df0 <ftello64@plt+0x4568>
   1a4c4:	ldr	r0, [r8, #68]	; 0x44
   1a4c8:	cmp	r6, r0
   1a4cc:	bcs	1a4dc <ftello64@plt+0x8c54>
   1a4d0:	ldr	r5, [r8, #32]
   1a4d4:	add	r6, r6, #1
   1a4d8:	b	1a488 <ftello64@plt+0x8c00>
   1a4dc:	ldr	r5, [r8, #32]
   1a4e0:	mov	r0, r5
   1a4e4:	bl	15df0 <ftello64@plt+0x4568>
   1a4e8:	ldr	r0, [r8, #60]	; 0x3c
   1a4ec:	movw	r1, #64580	; 0xfc44
   1a4f0:	movt	r1, #2
   1a4f4:	cmp	r0, r1
   1a4f8:	beq	1a500 <ftello64@plt+0x8c78>
   1a4fc:	bl	15df0 <ftello64@plt+0x4568>
   1a500:	ldr	r0, [r8, #132]	; 0x84
   1a504:	bl	15df0 <ftello64@plt+0x4568>
   1a508:	mov	r0, r8
   1a50c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a510:	b	15df0 <ftello64@plt+0x4568>
   1a514:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a518:	add	fp, sp, #28
   1a51c:	sub	sp, sp, #28
   1a520:	ldr	sl, [fp, #8]
   1a524:	mov	r7, #2
   1a528:	cmp	sl, #7
   1a52c:	bhi	1a600 <ftello64@plt+0x8d78>
   1a530:	mov	r5, r0
   1a534:	ldr	r0, [r0]
   1a538:	mov	r6, r3
   1a53c:	mov	r9, r2
   1a540:	mov	r4, r1
   1a544:	tst	sl, #4
   1a548:	str	r0, [sp, #24]
   1a54c:	bne	1a564 <ftello64@plt+0x8cdc>
   1a550:	mov	r0, r4
   1a554:	bl	11714 <strlen@plt>
   1a558:	mov	r7, r0
   1a55c:	mov	r8, #0
   1a560:	b	1a56c <ftello64@plt+0x8ce4>
   1a564:	ldr	r8, [r6]
   1a568:	ldr	r7, [r6, #4]
   1a56c:	movw	r0, #0
   1a570:	movw	r1, #0
   1a574:	movt	r0, #0
   1a578:	movt	r1, #0
   1a57c:	orrs	r0, r1, r0
   1a580:	str	r0, [sp, #20]
   1a584:	beq	1a594 <ftello64@plt+0x8d0c>
   1a588:	ldr	r0, [sp, #24]
   1a58c:	add	r0, r0, #136	; 0x88
   1a590:	bl	11558 <pthread_mutex_lock@plt>
   1a594:	ldrb	r0, [r5, #28]
   1a598:	tst	r0, #16
   1a59c:	bne	1a5b0 <ftello64@plt+0x8d28>
   1a5a0:	str	r7, [sp]
   1a5a4:	stmib	sp, {r7, r9}
   1a5a8:	str	r6, [sp, #12]
   1a5ac:	b	1a5c4 <ftello64@plt+0x8d3c>
   1a5b0:	mov	r0, #0
   1a5b4:	str	r7, [sp]
   1a5b8:	str	r7, [sp, #4]
   1a5bc:	str	r0, [sp, #8]
   1a5c0:	str	r0, [sp, #12]
   1a5c4:	mov	r0, r5
   1a5c8:	mov	r1, r4
   1a5cc:	mov	r2, r7
   1a5d0:	mov	r3, r8
   1a5d4:	str	sl, [sp, #16]
   1a5d8:	bl	1a60c <ftello64@plt+0x8d84>
   1a5dc:	mov	r7, r0
   1a5e0:	ldr	r0, [sp, #20]
   1a5e4:	cmp	r0, #0
   1a5e8:	beq	1a5f8 <ftello64@plt+0x8d70>
   1a5ec:	ldr	r0, [sp, #24]
   1a5f0:	add	r0, r0, #136	; 0x88
   1a5f4:	bl	114a4 <pthread_mutex_unlock@plt>
   1a5f8:	cmp	r7, #0
   1a5fc:	movwne	r7, #1
   1a600:	mov	r0, r7
   1a604:	sub	sp, fp, #28
   1a608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a60c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a610:	add	fp, sp, #28
   1a614:	sub	sp, sp, #412	; 0x19c
   1a618:	ldr	r8, [r0]
   1a61c:	str	r2, [sp, #68]	; 0x44
   1a620:	str	r1, [sp, #100]	; 0x64
   1a624:	mov	r4, r0
   1a628:	add	r0, sp, #104	; 0x68
   1a62c:	mov	r1, #0
   1a630:	mov	r2, #136	; 0x88
   1a634:	mov	r6, r3
   1a638:	mov	r9, #0
   1a63c:	bl	11768 <memset@plt>
   1a640:	str	r8, [sp, #188]	; 0xbc
   1a644:	ldr	lr, [fp, #16]
   1a648:	ldr	ip, [fp, #8]
   1a64c:	mov	r5, #0
   1a650:	ldr	r1, [r4, #16]
   1a654:	cmp	r1, #0
   1a658:	beq	1a674 <ftello64@plt+0x8dec>
   1a65c:	ldrb	r2, [r4, #28]
   1a660:	and	r2, r2, #9
   1a664:	cmp	r2, #8
   1a668:	movne	r1, #0
   1a66c:	subs	r5, r6, ip
   1a670:	movne	r5, r1
   1a674:	ldr	r2, [r4, #24]
   1a678:	ldr	r1, [r4, #8]
   1a67c:	mov	sl, #1
   1a680:	mvn	r3, r2
   1a684:	cmp	r2, lr
   1a688:	addcc	r9, r3, lr
   1a68c:	cmp	r1, #0
   1a690:	beq	1d158 <ftello64@plt+0xb8d0>
   1a694:	ldr	r1, [r8, #36]	; 0x24
   1a698:	cmp	r1, #0
   1a69c:	ldrne	r0, [r8, #40]	; 0x28
   1a6a0:	cmpne	r0, #0
   1a6a4:	beq	1d158 <ftello64@plt+0xb8d0>
   1a6a8:	ldr	r3, [r8, #44]	; 0x2c
   1a6ac:	cmp	r3, #0
   1a6b0:	ldrne	r7, [r8, #48]	; 0x30
   1a6b4:	cmpne	r7, #0
   1a6b8:	beq	1d158 <ftello64@plt+0xb8d0>
   1a6bc:	ldr	r1, [r1, #8]
   1a6c0:	ldr	r2, [r4, #20]
   1a6c4:	cmp	r1, #0
   1a6c8:	beq	1a6d4 <ftello64@plt+0x8e4c>
   1a6cc:	ldr	r7, [sp, #100]	; 0x64
   1a6d0:	b	1a6e4 <ftello64@plt+0x8e5c>
   1a6d4:	ldr	r1, [r0, #8]
   1a6d8:	ldr	r7, [sp, #100]	; 0x64
   1a6dc:	cmp	r1, #0
   1a6e0:	beq	1c264 <ftello64@plt+0xa9dc>
   1a6e4:	str	ip, [sp, #72]	; 0x48
   1a6e8:	subs	r0, lr, r9
   1a6ec:	str	r9, [sp, #32]
   1a6f0:	str	r0, [sp, #84]	; 0x54
   1a6f4:	mov	r0, #1
   1a6f8:	str	r0, [sp, #44]	; 0x2c
   1a6fc:	bne	1a710 <ftello64@plt+0x8e88>
   1a700:	ldr	r0, [r8, #76]	; 0x4c
   1a704:	cmp	r0, #0
   1a708:	movwne	r0, #1
   1a70c:	str	r0, [sp, #44]	; 0x2c
   1a710:	ldr	r0, [r4, #12]
   1a714:	ldr	sl, [r8, #92]	; 0x5c
   1a718:	ldr	ip, [r8, #8]
   1a71c:	str	r2, [sp, #168]	; 0xa8
   1a720:	str	r7, [sp, #104]	; 0x68
   1a724:	mov	lr, r4
   1a728:	str	sl, [sp, #184]	; 0xb8
   1a72c:	ubfx	r3, r0, #22, #1
   1a730:	ldr	r4, [sp, #68]	; 0x44
   1a734:	and	r0, r0, #4194304	; 0x400000
   1a738:	add	r1, ip, #1
   1a73c:	orrs	r9, r2, r0
   1a740:	strb	r3, [sp, #176]	; 0xb0
   1a744:	add	r3, sp, #104	; 0x68
   1a748:	movwne	r9, #1
   1a74c:	add	r3, r3, #44	; 0x2c
   1a750:	cmp	sl, r1
   1a754:	strb	r9, [sp, #179]	; 0xb3
   1a758:	movgt	r1, sl
   1a75c:	vdup.32	q8, r4
   1a760:	ldrb	r0, [r8, #88]	; 0x58
   1a764:	vst1.32	{d16-d17}, [r3]
   1a768:	ubfx	r3, r0, #3, #1
   1a76c:	strb	r3, [sp, #178]	; 0xb2
   1a770:	ubfx	r0, r0, #2, #1
   1a774:	str	r8, [sp, #96]	; 0x60
   1a778:	str	lr, [sp, #52]	; 0x34
   1a77c:	str	r5, [sp, #92]	; 0x5c
   1a780:	str	r2, [sp, #88]	; 0x58
   1a784:	strb	r0, [sp, #177]	; 0xb1
   1a788:	add	r0, r4, #1
   1a78c:	cmp	r0, r1
   1a790:	movlt	r1, r0
   1a794:	cmp	sl, #2
   1a798:	mov	r0, lr
   1a79c:	str	r1, [sp, #80]	; 0x50
   1a7a0:	blt	1a7e0 <ftello64@plt+0x8f58>
   1a7a4:	mov	sl, #12
   1a7a8:	cmn	r1, #-1073741823	; 0xc0000001
   1a7ac:	bhi	1d104 <ftello64@plt+0xb87c>
   1a7b0:	lsl	r1, r1, #2
   1a7b4:	mov	r0, #0
   1a7b8:	bl	2ce54 <ftello64@plt+0x1b5cc>
   1a7bc:	ldr	r1, [sp, #80]	; 0x50
   1a7c0:	ldr	r2, [sp, #88]	; 0x58
   1a7c4:	ldr	r5, [sp, #92]	; 0x5c
   1a7c8:	ldr	r7, [sp, #100]	; 0x64
   1a7cc:	cmp	r0, #0
   1a7d0:	beq	1d104 <ftello64@plt+0xb87c>
   1a7d4:	str	r0, [sp, #112]	; 0x70
   1a7d8:	ldr	r8, [sp, #96]	; 0x60
   1a7dc:	ldr	r0, [sp, #52]	; 0x34
   1a7e0:	cmp	r9, #0
   1a7e4:	mov	r4, #1
   1a7e8:	mov	r9, r0
   1a7ec:	beq	1a818 <ftello64@plt+0x8f90>
   1a7f0:	mov	r0, #0
   1a7f4:	mov	r4, #0
   1a7f8:	bl	2ce54 <ftello64@plt+0x1b5cc>
   1a7fc:	cmp	r0, #0
   1a800:	beq	1cfec <ftello64@plt+0xb764>
   1a804:	ldr	r7, [sp, #100]	; 0x64
   1a808:	ldr	r5, [sp, #92]	; 0x5c
   1a80c:	ldr	r2, [sp, #88]	; 0x58
   1a810:	ldr	r1, [sp, #80]	; 0x50
   1a814:	str	r0, [sp, #108]	; 0x6c
   1a818:	add	r3, r8, #96	; 0x60
   1a81c:	str	r1, [sp, #140]	; 0x8c
   1a820:	ldr	r0, [fp, #12]
   1a824:	cmp	r4, #0
   1a828:	str	r3, [sp, #172]	; 0xac
   1a82c:	ldrb	r3, [r8, #88]	; 0x58
   1a830:	ubfx	r3, r3, #4, #1
   1a834:	strb	r3, [sp, #182]	; 0xb6
   1a838:	mov	r3, #0
   1a83c:	beq	1a854 <ftello64@plt+0x8fcc>
   1a840:	str	r7, [sp, #108]	; 0x6c
   1a844:	ldr	r3, [r8, #92]	; 0x5c
   1a848:	cmp	r3, #1
   1a84c:	ldr	r3, [sp, #68]	; 0x44
   1a850:	movwgt	r3, #0
   1a854:	str	r0, [sp, #160]	; 0xa0
   1a858:	str	r3, [sp, #136]	; 0x88
   1a85c:	str	r3, [sp, #132]	; 0x84
   1a860:	str	r0, [sp, #156]	; 0x9c
   1a864:	ldrb	r0, [r9, #28]
   1a868:	lsr	r0, r0, #7
   1a86c:	strb	r0, [sp, #181]	; 0xb5
   1a870:	mvn	r0, #0
   1a874:	ldr	r8, [r8, #76]	; 0x4c
   1a878:	str	r0, [sp, #196]	; 0xc4
   1a87c:	ldr	r0, [fp, #24]
   1a880:	lsl	r9, r8, #1
   1a884:	cmp	r8, #1
   1a888:	str	r0, [sp, #192]	; 0xc0
   1a88c:	blt	1a8e4 <ftello64@plt+0x905c>
   1a890:	movw	r0, #43690	; 0xaaaa
   1a894:	mov	sl, #12
   1a898:	movt	r0, #2730	; 0xaaa
   1a89c:	cmp	r9, r0
   1a8a0:	bhi	1d104 <ftello64@plt+0xb87c>
   1a8a4:	add	r0, r8, r8, lsl #1
   1a8a8:	lsl	r0, r0, #4
   1a8ac:	bl	2ce24 <ftello64@plt+0x1b59c>
   1a8b0:	mov	r5, r0
   1a8b4:	str	r0, [sp, #220]	; 0xdc
   1a8b8:	lsl	r0, r8, #3
   1a8bc:	bl	2ce24 <ftello64@plt+0x1b59c>
   1a8c0:	cmp	r0, #0
   1a8c4:	str	r0, [sp, #236]	; 0xec
   1a8c8:	beq	1d104 <ftello64@plt+0xb87c>
   1a8cc:	cmp	r5, #0
   1a8d0:	ldr	r7, [sp, #100]	; 0x64
   1a8d4:	ldr	r5, [sp, #92]	; 0x5c
   1a8d8:	ldr	r2, [sp, #88]	; 0x58
   1a8dc:	ldr	r1, [sp, #80]	; 0x50
   1a8e0:	beq	1d104 <ftello64@plt+0xb87c>
   1a8e4:	mov	r0, #1
   1a8e8:	str	r9, [sp, #232]	; 0xe8
   1a8ec:	str	r0, [sp, #224]	; 0xe0
   1a8f0:	ldr	r0, [sp, #84]	; 0x54
   1a8f4:	str	r9, [sp, #216]	; 0xd8
   1a8f8:	cmp	r0, #1
   1a8fc:	bhi	1a910 <ftello64@plt+0x9088>
   1a900:	ldr	r0, [sp, #96]	; 0x60
   1a904:	ldrb	r0, [r0, #88]	; 0x58
   1a908:	tst	r0, #2
   1a90c:	beq	1a940 <ftello64@plt+0x90b8>
   1a910:	mov	sl, #12
   1a914:	cmn	r1, #-1073741822	; 0xc0000002
   1a918:	bhi	1d104 <ftello64@plt+0xb87c>
   1a91c:	mov	r0, #4
   1a920:	add	r0, r0, r1, lsl #2
   1a924:	bl	2ce24 <ftello64@plt+0x1b59c>
   1a928:	ldr	r2, [sp, #88]	; 0x58
   1a92c:	ldr	r5, [sp, #92]	; 0x5c
   1a930:	ldr	r7, [sp, #100]	; 0x64
   1a934:	cmp	r0, #0
   1a938:	str	r0, [sp, #204]	; 0xcc
   1a93c:	beq	1d104 <ftello64@plt+0xb87c>
   1a940:	ldr	r1, [fp, #24]
   1a944:	ldr	r3, [sp, #72]	; 0x48
   1a948:	str	r6, [fp, #-200]	; 0xffffff38
   1a94c:	mov	r0, #4
   1a950:	mov	r8, #1
   1a954:	mov	r9, r6
   1a958:	tst	r1, #1
   1a95c:	mov	r1, #4
   1a960:	mov	r4, r3
   1a964:	movweq	r1, #6
   1a968:	cmp	r3, r6
   1a96c:	str	r1, [sp, #164]	; 0xa4
   1a970:	ldr	r1, [sp, #96]	; 0x60
   1a974:	mvnlt	r8, #0
   1a978:	movlt	r4, r6
   1a97c:	movlt	r9, r3
   1a980:	cmp	r5, #0
   1a984:	ldr	r1, [r1, #92]	; 0x5c
   1a988:	str	r1, [sp, #56]	; 0x38
   1a98c:	beq	1a9d0 <ftello64@plt+0x9148>
   1a990:	cmp	r1, #1
   1a994:	beq	1a9b4 <ftello64@plt+0x912c>
   1a998:	ldr	r0, [sp, #52]	; 0x34
   1a99c:	ldr	r0, [r0, #12]
   1a9a0:	and	r0, r0, #4194304	; 0x400000
   1a9a4:	orr	r0, r2, r0
   1a9a8:	clz	r0, r0
   1a9ac:	lsr	r0, r0, #5
   1a9b0:	lsl	r0, r0, #2
   1a9b4:	cmp	r2, #0
   1a9b8:	mov	r1, r2
   1a9bc:	movwne	r1, #1
   1a9c0:	cmp	r3, r6
   1a9c4:	orrge	r1, r1, #2
   1a9c8:	orr	r0, r1, r0
   1a9cc:	b	1a9d4 <ftello64@plt+0x914c>
   1a9d0:	mov	r0, #8
   1a9d4:	add	r1, sp, #104	; 0x68
   1a9d8:	cmp	r3, r6
   1a9dc:	sub	r0, r0, #4
   1a9e0:	str	r8, [sp, #60]	; 0x3c
   1a9e4:	str	r4, [sp, #80]	; 0x50
   1a9e8:	str	r9, [sp, #76]	; 0x4c
   1a9ec:	add	r1, r1, #32
   1a9f0:	str	r0, [sp, #72]	; 0x48
   1a9f4:	str	r1, [sp, #28]
   1a9f8:	sub	r1, fp, #200	; 0xc8
   1a9fc:	movwlt	r1, #0
   1aa00:	cmp	r1, #0
   1aa04:	str	r1, [sp, #40]	; 0x28
   1aa08:	movwne	r1, #1
   1aa0c:	str	r1, [sp, #48]	; 0x30
   1aa10:	sub	r1, fp, #192	; 0xc0
   1aa14:	add	r1, r1, #16
   1aa18:	str	r1, [sp, #36]	; 0x24
   1aa1c:	ldr	r1, [sp, #72]	; 0x48
   1aa20:	cmp	r1, #4
   1aa24:	bhi	1ab08 <ftello64@plt+0x9280>
   1aa28:	add	r0, pc, #0
   1aa2c:	ldr	pc, [r0, r1, lsl #2]
   1aa30:	andeq	sl, r1, r4, asr #20
   1aa34:	andeq	sl, r1, r4, asr #20
   1aa38:			; <UNDEFINED> instruction: 0x0001aabc
   1aa3c:	muleq	r1, r4, sl
   1aa40:	andeq	sl, r1, ip, lsl #23
   1aa44:	mov	sl, #1
   1aa48:	cmp	r6, r9
   1aa4c:	blt	1d104 <ftello64@plt+0xb87c>
   1aa50:	ldr	r1, [sp, #68]	; 0x44
   1aa54:	cmp	r6, r1
   1aa58:	mov	r0, #0
   1aa5c:	ldrblt	r0, [r7, r6]
   1aa60:	cmp	r2, #0
   1aa64:	ldrbne	r0, [r2, r0]
   1aa68:	ldrb	r0, [r5, r0]
   1aa6c:	cmp	r0, #0
   1aa70:	bne	1ab8c <ftello64@plt+0x9304>
   1aa74:	sub	r0, r6, #1
   1aa78:	cmp	r6, r9
   1aa7c:	mov	r6, r0
   1aa80:	str	r0, [fp, #-200]	; 0xffffff38
   1aa84:	bgt	1aa54 <ftello64@plt+0x91cc>
   1aa88:	b	1d104 <ftello64@plt+0xb87c>
   1aa8c:	add	r6, r6, #1
   1aa90:	str	r6, [fp, #-200]	; 0xffffff38
   1aa94:	cmp	r6, r4
   1aa98:	bge	1aad4 <ftello64@plt+0x924c>
   1aa9c:	ldrb	r0, [r7, r6]
   1aaa0:	ldrb	r0, [r2, r0]
   1aaa4:	ldrb	r0, [r5, r0]
   1aaa8:	cmp	r0, #0
   1aaac:	beq	1aa8c <ftello64@plt+0x9204>
   1aab0:	b	1aad4 <ftello64@plt+0x924c>
   1aab4:	add	r6, r6, #1
   1aab8:	str	r6, [fp, #-200]	; 0xffffff38
   1aabc:	cmp	r6, r4
   1aac0:	bge	1aad4 <ftello64@plt+0x924c>
   1aac4:	ldrb	r0, [r7, r6]
   1aac8:	ldrb	r0, [r5, r0]
   1aacc:	cmp	r0, #0
   1aad0:	beq	1aab4 <ftello64@plt+0x922c>
   1aad4:	cmp	r6, r4
   1aad8:	bne	1ab8c <ftello64@plt+0x9304>
   1aadc:	ldr	r1, [sp, #68]	; 0x44
   1aae0:	mov	r0, #0
   1aae4:	mov	r6, r4
   1aae8:	cmp	r4, r1
   1aaec:	ldrblt	r0, [r7, r4]
   1aaf0:	cmp	r2, #0
   1aaf4:	ldrbne	r0, [r2, r0]
   1aaf8:	ldrb	r0, [r5, r0]
   1aafc:	cmp	r0, #0
   1ab00:	bne	1ab8c <ftello64@plt+0x9304>
   1ab04:	b	1d2c0 <ftello64@plt+0xba38>
   1ab08:	ldr	r0, [sp, #128]	; 0x80
   1ab0c:	ldr	r2, [sp, #136]	; 0x88
   1ab10:	sub	r1, r6, r0
   1ab14:	cmp	r1, r2
   1ab18:	bcs	1ab60 <ftello64@plt+0x92d8>
   1ab1c:	ldr	r3, [sp, #132]	; 0x84
   1ab20:	mov	r2, #0
   1ab24:	cmp	r1, r3
   1ab28:	bcs	1ab34 <ftello64@plt+0x92ac>
   1ab2c:	ldr	r2, [sp, #108]	; 0x6c
   1ab30:	ldrb	r2, [r2, r1]
   1ab34:	ldrb	r1, [r5, r2]
   1ab38:	cmp	r1, #0
   1ab3c:	bne	1ab8c <ftello64@plt+0x9304>
   1ab40:	add	r6, r6, r8
   1ab44:	mov	sl, #1
   1ab48:	cmp	r6, r9
   1ab4c:	str	r6, [fp, #-200]	; 0xffffff38
   1ab50:	blt	1d104 <ftello64@plt+0xb87c>
   1ab54:	cmp	r6, r4
   1ab58:	ble	1ab0c <ftello64@plt+0x9284>
   1ab5c:	b	1d104 <ftello64@plt+0xb87c>
   1ab60:	ldr	r2, [fp, #24]
   1ab64:	add	r0, sp, #104	; 0x68
   1ab68:	mov	r1, r6
   1ab6c:	bl	2407c <ftello64@plt+0x127f4>
   1ab70:	cmp	r0, #0
   1ab74:	bne	1d16c <ftello64@plt+0xb8e4>
   1ab78:	ldr	r0, [sp, #128]	; 0x80
   1ab7c:	ldr	r6, [fp, #-200]	; 0xffffff38
   1ab80:	ldr	r5, [sp, #92]	; 0x5c
   1ab84:	sub	r1, r6, r0
   1ab88:	b	1ab1c <ftello64@plt+0x9294>
   1ab8c:	ldr	r2, [fp, #24]
   1ab90:	add	r0, sp, #104	; 0x68
   1ab94:	mov	r1, r6
   1ab98:	bl	2407c <ftello64@plt+0x127f4>
   1ab9c:	cmp	r0, #0
   1aba0:	bne	1d16c <ftello64@plt+0xb8e4>
   1aba4:	ldr	r0, [sp, #56]	; 0x38
   1aba8:	cmp	r0, #1
   1abac:	ldrne	r0, [sp, #132]	; 0x84
   1abb0:	cmpne	r0, #0
   1abb4:	bne	1abf4 <ftello64@plt+0x936c>
   1abb8:	mov	r0, #0
   1abbc:	str	r0, [sp, #212]	; 0xd4
   1abc0:	str	r0, [sp, #224]	; 0xe0
   1abc4:	str	r0, [sp, #208]	; 0xd0
   1abc8:	str	r0, [fp, #-196]	; 0xffffff3c
   1abcc:	ldr	r4, [sp, #188]	; 0xbc
   1abd0:	ldr	r5, [sp, #144]	; 0x90
   1abd4:	ldr	r9, [r4, #36]	; 0x24
   1abd8:	ldrsb	r0, [r9, #52]	; 0x34
   1abdc:	cmn	r0, #1
   1abe0:	ble	1ac08 <ftello64@plt+0x9380>
   1abe4:	ldr	r1, [sp, #48]	; 0x30
   1abe8:	cmp	r9, #0
   1abec:	bne	1ad38 <ftello64@plt+0x94b0>
   1abf0:	b	1cfec <ftello64@plt+0xb764>
   1abf4:	ldr	r0, [sp, #112]	; 0x70
   1abf8:	ldr	r0, [r0]
   1abfc:	cmn	r0, #1
   1ac00:	bne	1abb8 <ftello64@plt+0x9330>
   1ac04:	b	1bfe0 <ftello64@plt+0xa758>
   1ac08:	cmp	r5, #0
   1ac0c:	ble	1ac48 <ftello64@plt+0x93c0>
   1ac10:	ldr	r1, [sp, #152]	; 0x98
   1ac14:	sub	r0, r5, #1
   1ac18:	cmp	r1, r0
   1ac1c:	beq	1ad14 <ftello64@plt+0x948c>
   1ac20:	ldr	r1, [sp, #184]	; 0xb8
   1ac24:	cmp	r1, #2
   1ac28:	blt	1ac5c <ftello64@plt+0x93d4>
   1ac2c:	ldr	r1, [sp, #112]	; 0x70
   1ac30:	ldr	r6, [r1, r0, lsl #2]
   1ac34:	cmn	r6, #1
   1ac38:	bne	1ac90 <ftello64@plt+0x9408>
   1ac3c:	sub	r0, r0, #1
   1ac40:	cmn	r0, #1
   1ac44:	bne	1ac30 <ftello64@plt+0x93a8>
   1ac48:	ldr	r3, [sp, #164]	; 0xa4
   1ac4c:	ldr	r1, [sp, #48]	; 0x30
   1ac50:	tst	r3, #1
   1ac54:	beq	1acc0 <ftello64@plt+0x9438>
   1ac58:	b	1ad2c <ftello64@plt+0x94a4>
   1ac5c:	ldr	r1, [sp, #108]	; 0x6c
   1ac60:	ldr	r2, [sp, #172]	; 0xac
   1ac64:	mov	r3, #1
   1ac68:	ldrb	r0, [r1, r0]
   1ac6c:	ubfx	r1, r0, #5, #3
   1ac70:	ldr	r1, [r2, r1, lsl #2]
   1ac74:	and	r2, r0, #31
   1ac78:	tst	r1, r3, lsl r2
   1ac7c:	ldr	r1, [sp, #48]	; 0x30
   1ac80:	bne	1ad2c <ftello64@plt+0x94a4>
   1ac84:	cmp	r0, #10
   1ac88:	beq	1aca8 <ftello64@plt+0x9420>
   1ac8c:	b	1ad30 <ftello64@plt+0x94a8>
   1ac90:	ldrb	r0, [sp, #182]	; 0xb6
   1ac94:	ldr	r1, [sp, #48]	; 0x30
   1ac98:	cmp	r0, #0
   1ac9c:	bne	1bc28 <ftello64@plt+0xa3a0>
   1aca0:	cmp	r6, #10
   1aca4:	bne	1ad30 <ftello64@plt+0x94a8>
   1aca8:	ldrb	r0, [sp, #181]	; 0xb5
   1acac:	cmp	r0, #0
   1acb0:	movwne	r0, #1
   1acb4:	lsl	r3, r0, #1
   1acb8:	tst	r3, #1
   1acbc:	bne	1ad2c <ftello64@plt+0x94a4>
   1acc0:	cmp	r3, #0
   1acc4:	beq	1ad30 <ftello64@plt+0x94a8>
   1acc8:	ands	r1, r3, #2
   1accc:	and	r0, r3, #4
   1acd0:	cmpne	r0, #0
   1acd4:	bne	1ad04 <ftello64@plt+0x947c>
   1acd8:	cmp	r1, #0
   1acdc:	bne	1ad0c <ftello64@plt+0x9484>
   1ace0:	ldr	r9, [r4, #36]	; 0x24
   1ace4:	cmp	r0, #0
   1ace8:	beq	1abe4 <ftello64@plt+0x935c>
   1acec:	ldr	r2, [r9, #40]	; 0x28
   1acf0:	sub	r0, fp, #196	; 0xc4
   1acf4:	mov	r1, r4
   1acf8:	bl	23a88 <ftello64@plt+0x12200>
   1acfc:	mov	r9, r0
   1ad00:	b	1abe4 <ftello64@plt+0x935c>
   1ad04:	ldr	r9, [r4, #48]	; 0x30
   1ad08:	b	1abe4 <ftello64@plt+0x935c>
   1ad0c:	ldr	r9, [r4, #44]	; 0x2c
   1ad10:	b	1abe4 <ftello64@plt+0x935c>
   1ad14:	ldr	r0, [sp, #192]	; 0xc0
   1ad18:	ldr	r1, [sp, #48]	; 0x30
   1ad1c:	and	r0, r0, #2
   1ad20:	eor	r3, r0, #10
   1ad24:	tst	r3, #1
   1ad28:	beq	1acc0 <ftello64@plt+0x9438>
   1ad2c:	ldr	r9, [r4, #40]	; 0x28
   1ad30:	cmp	r9, #0
   1ad34:	beq	1cfec <ftello64@plt+0xb764>
   1ad38:	ldr	r0, [sp, #204]	; 0xcc
   1ad3c:	mov	r6, r1
   1ad40:	cmp	r0, #0
   1ad44:	beq	1ad5c <ftello64@plt+0x94d4>
   1ad48:	str	r9, [r0, r5, lsl #2]
   1ad4c:	mov	r6, r1
   1ad50:	ldr	r0, [r4, #76]	; 0x4c
   1ad54:	cmp	r0, #0
   1ad58:	bne	1ba54 <ftello64@plt+0xa1cc>
   1ad5c:	ldrb	r0, [r9, #52]	; 0x34
   1ad60:	mvn	sl, #0
   1ad64:	tst	r0, #16
   1ad68:	bne	1ba28 <ftello64@plt+0xa1a0>
   1ad6c:	mov	r0, #0
   1ad70:	str	r0, [sp, #64]	; 0x40
   1ad74:	ldr	r0, [sp, #144]	; 0x90
   1ad78:	ldr	r1, [sp, #160]	; 0xa0
   1ad7c:	cmp	r1, r0
   1ad80:	ble	1ad8c <ftello64@plt+0x9504>
   1ad84:	ldr	r8, [sp, #40]	; 0x28
   1ad88:	b	1adac <ftello64@plt+0x9524>
   1ad8c:	ldr	r8, [sp, #40]	; 0x28
   1ad90:	b	1b64c <ftello64@plt+0x9dc4>
   1ad94:	ldr	r6, [sp, #24]
   1ad98:	mov	r5, lr
   1ad9c:	ldr	r0, [sp, #144]	; 0x90
   1ada0:	ldr	r1, [sp, #160]	; 0xa0
   1ada4:	cmp	r1, r0
   1ada8:	ble	1b64c <ftello64@plt+0x9dc4>
   1adac:	ldr	r2, [sp, #140]	; 0x8c
   1adb0:	ldr	r1, [sp, #152]	; 0x98
   1adb4:	add	r7, r0, #1
   1adb8:	mov	r4, r9
   1adbc:	cmp	r7, r2
   1adc0:	blt	1adcc <ftello64@plt+0x9544>
   1adc4:	cmp	r2, r1
   1adc8:	blt	1b4e4 <ftello64@plt+0x9c5c>
   1adcc:	ldr	r2, [sp, #132]	; 0x84
   1add0:	cmp	r7, r2
   1add4:	blt	1ade0 <ftello64@plt+0x9558>
   1add8:	cmp	r2, r1
   1addc:	blt	1b4e4 <ftello64@plt+0x9c5c>
   1ade0:	ldrb	r0, [r4, #52]	; 0x34
   1ade4:	tst	r0, #32
   1ade8:	bne	1b0a4 <ftello64@plt+0x981c>
   1adec:	ldr	r1, [sp, #144]	; 0x90
   1adf0:	ldr	r0, [sp, #108]	; 0x6c
   1adf4:	add	r2, r1, #1
   1adf8:	str	r2, [sp, #144]	; 0x90
   1adfc:	ldrb	r9, [r0, r1]
   1ae00:	ldr	r0, [r4, #44]	; 0x2c
   1ae04:	cmp	r0, #0
   1ae08:	bne	1ae3c <ftello64@plt+0x95b4>
   1ae0c:	ldr	r2, [r4, #48]	; 0x30
   1ae10:	cmp	r2, #0
   1ae14:	bne	1b500 <ftello64@plt+0x9c78>
   1ae18:	ldr	r0, [sp, #188]	; 0xbc
   1ae1c:	mov	r1, r4
   1ae20:	bl	278cc <ftello64@plt+0x16044>
   1ae24:	cmp	r0, #0
   1ae28:	bne	1ae00 <ftello64@plt+0x9578>
   1ae2c:	mov	r0, #12
   1ae30:	mov	r9, #0
   1ae34:	str	r0, [fp, #-196]	; 0xffffff3c
   1ae38:	b	1ae40 <ftello64@plt+0x95b8>
   1ae3c:	ldr	r9, [r0, r9, lsl #2]
   1ae40:	ldr	r0, [sp, #204]	; 0xcc
   1ae44:	cmp	r0, #0
   1ae48:	beq	1ae60 <ftello64@plt+0x95d8>
   1ae4c:	sub	r0, fp, #196	; 0xc4
   1ae50:	add	r1, sp, #104	; 0x68
   1ae54:	mov	r2, r9
   1ae58:	bl	2579c <ftello64@plt+0x13f14>
   1ae5c:	mov	r9, r0
   1ae60:	cmp	r9, #0
   1ae64:	beq	1aeb8 <ftello64@plt+0x9630>
   1ae68:	sub	r0, r4, r9
   1ae6c:	clz	r0, r0
   1ae70:	lsr	r0, r0, #5
   1ae74:	ands	r6, r6, r0
   1ae78:	ldrb	r0, [r9, #52]	; 0x34
   1ae7c:	moveq	r7, r5
   1ae80:	mov	r5, r7
   1ae84:	tst	r0, #16
   1ae88:	beq	1ad9c <ftello64@plt+0x9514>
   1ae8c:	sxtb	r0, r0
   1ae90:	cmn	r0, #1
   1ae94:	ble	1af44 <ftello64@plt+0x96bc>
   1ae98:	ldr	r0, [sp, #44]	; 0x2c
   1ae9c:	ldr	sl, [sp, #144]	; 0x90
   1aea0:	cmp	r0, #0
   1aea4:	beq	1b660 <ftello64@plt+0x9dd8>
   1aea8:	mov	r8, #0
   1aeac:	mov	r0, #1
   1aeb0:	str	r0, [sp, #64]	; 0x40
   1aeb4:	b	1ad9c <ftello64@plt+0x9514>
   1aeb8:	ldr	r0, [fp, #-196]	; 0xffffff3c
   1aebc:	cmp	r0, #0
   1aec0:	bne	1cfec <ftello64@plt+0xb764>
   1aec4:	ldr	r0, [sp, #64]	; 0x40
   1aec8:	ldr	r1, [sp, #44]	; 0x2c
   1aecc:	cmp	r0, #0
   1aed0:	mvn	r1, r1
   1aed4:	movwne	r0, #1
   1aed8:	tst	r1, r0
   1aedc:	bne	1b64c <ftello64@plt+0x9dc4>
   1aee0:	ldr	r0, [sp, #204]	; 0xcc
   1aee4:	cmp	r0, #0
   1aee8:	beq	1b64c <ftello64@plt+0x9dc4>
   1aeec:	ldr	r2, [sp, #144]	; 0x90
   1aef0:	ldr	r1, [sp, #208]	; 0xd0
   1aef4:	add	r0, r0, #4
   1aef8:	cmp	r2, r1
   1aefc:	bge	1b64c <ftello64@plt+0x9dc4>
   1af00:	add	r3, r2, #1
   1af04:	str	r3, [sp, #144]	; 0x90
   1af08:	ldr	r2, [r0, r2, lsl #2]
   1af0c:	cmp	r2, #0
   1af10:	mov	r2, r3
   1af14:	beq	1aef8 <ftello64@plt+0x9670>
   1af18:	sub	r0, fp, #196	; 0xc4
   1af1c:	add	r1, sp, #104	; 0x68
   1af20:	mov	r2, #0
   1af24:	bl	2579c <ftello64@plt+0x13f14>
   1af28:	cmp	r0, #0
   1af2c:	mov	r9, r0
   1af30:	ldreq	r0, [fp, #-196]	; 0xffffff3c
   1af34:	cmpeq	r0, #0
   1af38:	bne	1af8c <ftello64@plt+0x9704>
   1af3c:	ldr	r0, [sp, #204]	; 0xcc
   1af40:	b	1aeec <ftello64@plt+0x9664>
   1af44:	ldr	r0, [sp, #144]	; 0x90
   1af48:	cmn	r0, #1
   1af4c:	ble	1af84 <ftello64@plt+0x96fc>
   1af50:	ldr	r1, [sp, #152]	; 0x98
   1af54:	cmp	r1, r0
   1af58:	beq	1b5b8 <ftello64@plt+0x9d30>
   1af5c:	ldr	r1, [sp, #184]	; 0xb8
   1af60:	cmp	r1, #2
   1af64:	blt	1af98 <ftello64@plt+0x9710>
   1af68:	ldr	r1, [sp, #112]	; 0x70
   1af6c:	ldr	r4, [r1, r0, lsl #2]
   1af70:	cmn	r4, #1
   1af74:	bne	1afc8 <ftello64@plt+0x9740>
   1af78:	sub	r0, r0, #1
   1af7c:	cmn	r0, #1
   1af80:	bne	1af6c <ftello64@plt+0x96e4>
   1af84:	ldr	r3, [sp, #164]	; 0xa4
   1af88:	b	1aff0 <ftello64@plt+0x9768>
   1af8c:	cmp	r9, #0
   1af90:	bne	1ae68 <ftello64@plt+0x95e0>
   1af94:	b	1b64c <ftello64@plt+0x9dc4>
   1af98:	ldr	r1, [sp, #108]	; 0x6c
   1af9c:	ldr	r2, [sp, #172]	; 0xac
   1afa0:	mov	r3, #1
   1afa4:	ldrb	r0, [r1, r0]
   1afa8:	ubfx	r1, r0, #5, #3
   1afac:	ldr	r1, [r2, r1, lsl #2]
   1afb0:	and	r2, r0, #31
   1afb4:	tst	r1, r3, lsl r2
   1afb8:	moveq	r3, #0
   1afbc:	cmpeq	r0, #10
   1afc0:	bne	1aff0 <ftello64@plt+0x9768>
   1afc4:	b	1afe0 <ftello64@plt+0x9758>
   1afc8:	ldrb	r0, [sp, #182]	; 0xb6
   1afcc:	cmp	r0, #0
   1afd0:	bne	1b5e0 <ftello64@plt+0x9d58>
   1afd4:	mov	r3, #0
   1afd8:	cmp	r4, #10
   1afdc:	bne	1aff0 <ftello64@plt+0x9768>
   1afe0:	ldrb	r0, [sp, #181]	; 0xb5
   1afe4:	cmp	r0, #0
   1afe8:	movwne	r0, #1
   1afec:	lsl	r3, r0, #1
   1aff0:	ldr	r0, [r9, #8]
   1aff4:	cmp	r0, #1
   1aff8:	blt	1ad9c <ftello64@plt+0x9514>
   1affc:	ldr	r1, [sp, #188]	; 0xbc
   1b000:	mov	lr, r5
   1b004:	ldr	r7, [r9, #12]
   1b008:	and	ip, r3, #8
   1b00c:	and	r2, r3, #2
   1b010:	and	r3, r3, #1
   1b014:	str	r6, [sp, #24]
   1b018:	ldr	r5, [r1]
   1b01c:	b	1b02c <ftello64@plt+0x97a4>
   1b020:	add	r7, r7, #4
   1b024:	subs	r0, r0, #1
   1b028:	beq	1ad94 <ftello64@plt+0x950c>
   1b02c:	ldr	r4, [r7]
   1b030:	add	r1, r5, r4, lsl #3
   1b034:	ldr	r1, [r1, #4]
   1b038:	uxtb	r6, r1
   1b03c:	cmp	r6, #2
   1b040:	bne	1b020 <ftello64@plt+0x9798>
   1b044:	movw	r6, #65280	; 0xff00
   1b048:	movt	r6, #3
   1b04c:	tst	r1, r6
   1b050:	beq	1b090 <ftello64@plt+0x9808>
   1b054:	cmp	r3, #0
   1b058:	bne	1b064 <ftello64@plt+0x97dc>
   1b05c:	ands	r6, r1, #1024	; 0x400
   1b060:	bne	1b020 <ftello64@plt+0x9798>
   1b064:	cmp	r3, #0
   1b068:	andsne	r6, r1, #2048	; 0x800
   1b06c:	bne	1b020 <ftello64@plt+0x9798>
   1b070:	cmp	r2, #0
   1b074:	bne	1b080 <ftello64@plt+0x97f8>
   1b078:	ands	r6, r1, #8192	; 0x2000
   1b07c:	bne	1b020 <ftello64@plt+0x9798>
   1b080:	cmp	ip, #0
   1b084:	bne	1b090 <ftello64@plt+0x9808>
   1b088:	ands	r1, r1, #32768	; 0x8000
   1b08c:	bne	1b020 <ftello64@plt+0x9798>
   1b090:	ldr	r6, [sp, #24]
   1b094:	cmp	r4, #0
   1b098:	mov	r5, lr
   1b09c:	bne	1ae98 <ftello64@plt+0x9610>
   1b0a0:	b	1ad9c <ftello64@plt+0x9514>
   1b0a4:	ldr	r0, [r4, #8]
   1b0a8:	str	r6, [sp, #24]
   1b0ac:	cmp	r0, #1
   1b0b0:	blt	1b54c <ftello64@plt+0x9cc4>
   1b0b4:	ldr	ip, [sp, #188]	; 0xbc
   1b0b8:	mov	r6, #0
   1b0bc:	str	r5, [sp, #12]
   1b0c0:	str	ip, [sp, #20]
   1b0c4:	b	1b0d8 <ftello64@plt+0x9850>
   1b0c8:	ldr	r0, [r4, #8]
   1b0cc:	add	r6, r6, #1
   1b0d0:	cmp	r6, r0
   1b0d4:	bge	1b54c <ftello64@plt+0x9cc4>
   1b0d8:	ldr	r0, [r4, #12]
   1b0dc:	ldr	r1, [r0, r6, lsl #2]
   1b0e0:	ldr	r0, [ip]
   1b0e4:	add	r0, r0, r1, lsl #3
   1b0e8:	ldr	r3, [r0, #4]
   1b0ec:	tst	r3, #1048576	; 0x100000
   1b0f0:	beq	1b0c8 <ftello64@plt+0x9840>
   1b0f4:	movw	r0, #65280	; 0xff00
   1b0f8:	movt	r0, #3
   1b0fc:	tst	r3, r0
   1b100:	beq	1b210 <ftello64@plt+0x9988>
   1b104:	ldr	r0, [sp, #144]	; 0x90
   1b108:	cmn	r0, #1
   1b10c:	ble	1b148 <ftello64@plt+0x98c0>
   1b110:	ldr	r2, [sp, #152]	; 0x98
   1b114:	cmp	r2, r0
   1b118:	beq	1b42c <ftello64@plt+0x9ba4>
   1b11c:	ldr	r2, [sp, #184]	; 0xb8
   1b120:	cmp	r2, #2
   1b124:	blt	1b150 <ftello64@plt+0x98c8>
   1b128:	ldr	r2, [sp, #112]	; 0x70
   1b12c:	ldr	r5, [sp, #12]
   1b130:	ldr	r9, [r2, r0, lsl #2]
   1b134:	cmn	r9, #1
   1b138:	bne	1b194 <ftello64@plt+0x990c>
   1b13c:	sub	r0, r0, #1
   1b140:	cmn	r0, #1
   1b144:	bne	1b130 <ftello64@plt+0x98a8>
   1b148:	ldr	lr, [sp, #164]	; 0xa4
   1b14c:	b	1b1bc <ftello64@plt+0x9934>
   1b150:	mov	r9, r3
   1b154:	ldr	r3, [sp, #108]	; 0x6c
   1b158:	ldr	r2, [sp, #172]	; 0xac
   1b15c:	mov	lr, #1
   1b160:	ldrb	r0, [r3, r0]
   1b164:	ubfx	r3, r0, #5, #3
   1b168:	and	r5, r0, #31
   1b16c:	ldr	r3, [r2, r3, lsl #2]
   1b170:	mov	r2, #0
   1b174:	tst	r3, lr, lsl r5
   1b178:	ldr	r5, [sp, #12]
   1b17c:	bne	1b1d4 <ftello64@plt+0x994c>
   1b180:	mov	r3, r9
   1b184:	mov	lr, #0
   1b188:	cmp	r0, #10
   1b18c:	beq	1b1ac <ftello64@plt+0x9924>
   1b190:	b	1b1bc <ftello64@plt+0x9934>
   1b194:	ldrb	r0, [sp, #182]	; 0xb6
   1b198:	cmp	r0, #0
   1b19c:	bne	1b464 <ftello64@plt+0x9bdc>
   1b1a0:	mov	lr, #0
   1b1a4:	cmp	r9, #10
   1b1a8:	bne	1b1bc <ftello64@plt+0x9934>
   1b1ac:	ldrb	r0, [sp, #181]	; 0xb5
   1b1b0:	cmp	r0, #0
   1b1b4:	movwne	r0, #1
   1b1b8:	lsl	lr, r0, #1
   1b1bc:	and	r0, lr, #1
   1b1c0:	tst	r3, #1024	; 0x400
   1b1c4:	eor	r2, r0, #1
   1b1c8:	beq	1b1d4 <ftello64@plt+0x994c>
   1b1cc:	cmp	r0, #0
   1b1d0:	beq	1b0c8 <ftello64@plt+0x9840>
   1b1d4:	ldr	r0, [ip]
   1b1d8:	cmp	r2, #0
   1b1dc:	add	r0, r0, r1, lsl #3
   1b1e0:	ldr	r0, [r0, #4]
   1b1e4:	bne	1b1f0 <ftello64@plt+0x9968>
   1b1e8:	ands	r2, r0, #2048	; 0x800
   1b1ec:	bne	1b0c8 <ftello64@plt+0x9840>
   1b1f0:	tst	lr, #2
   1b1f4:	bne	1b200 <ftello64@plt+0x9978>
   1b1f8:	ands	r2, r0, #8192	; 0x2000
   1b1fc:	bne	1b0c8 <ftello64@plt+0x9840>
   1b200:	tst	lr, #8
   1b204:	bne	1b210 <ftello64@plt+0x9988>
   1b208:	ands	r0, r0, #32768	; 0x8000
   1b20c:	bne	1b0c8 <ftello64@plt+0x9840>
   1b210:	ldr	r3, [sp, #144]	; 0x90
   1b214:	mov	r0, ip
   1b218:	add	r2, sp, #104	; 0x68
   1b21c:	str	r6, [sp, #16]
   1b220:	mov	r9, r1
   1b224:	bl	27358 <ftello64@plt+0x15ad0>
   1b228:	ldr	r6, [sp, #16]
   1b22c:	ldr	ip, [sp, #20]
   1b230:	cmp	r0, #0
   1b234:	beq	1b0c8 <ftello64@plt+0x9840>
   1b238:	ldr	r1, [sp, #224]	; 0xe0
   1b23c:	mov	r3, r9
   1b240:	cmp	r1, r0
   1b244:	movlt	r1, r0
   1b248:	str	r1, [sp, #224]	; 0xe0
   1b24c:	ldr	r6, [sp, #144]	; 0x90
   1b250:	ldr	r2, [sp, #140]	; 0x8c
   1b254:	ldr	r1, [sp, #152]	; 0x98
   1b258:	ldr	r5, [sp, #208]	; 0xd0
   1b25c:	add	r6, r6, r0
   1b260:	cmp	r2, r6
   1b264:	cmple	r2, r1
   1b268:	blt	1b27c <ftello64@plt+0x99f4>
   1b26c:	ldr	r0, [sp, #132]	; 0x84
   1b270:	cmp	r0, r6
   1b274:	cmple	r0, r1
   1b278:	bge	1b298 <ftello64@plt+0x9a10>
   1b27c:	add	r1, r6, #1
   1b280:	add	r0, sp, #104	; 0x68
   1b284:	bl	255a0 <ftello64@plt+0x13d18>
   1b288:	ldr	ip, [sp, #20]
   1b28c:	mov	r3, r9
   1b290:	cmp	r0, #0
   1b294:	bne	1b5c8 <ftello64@plt+0x9d40>
   1b298:	cmp	r6, r5
   1b29c:	ble	1b2c8 <ftello64@plt+0x9a40>
   1b2a0:	sub	r0, r6, r5
   1b2a4:	mov	r1, #0
   1b2a8:	lsl	r2, r0, #2
   1b2ac:	ldr	r0, [sp, #204]	; 0xcc
   1b2b0:	add	r0, r0, r5, lsl #2
   1b2b4:	add	r0, r0, #4
   1b2b8:	bl	11768 <memset@plt>
   1b2bc:	ldr	ip, [sp, #20]
   1b2c0:	mov	r3, r9
   1b2c4:	str	r6, [sp, #208]	; 0xd0
   1b2c8:	mov	r0, #0
   1b2cc:	str	r0, [fp, #-48]	; 0xffffffd0
   1b2d0:	ldr	r0, [sp, #204]	; 0xcc
   1b2d4:	ldr	r1, [ip, #24]
   1b2d8:	ldr	r9, [r0, r6, lsl #2]
   1b2dc:	ldr	r0, [ip, #12]
   1b2e0:	ldr	r0, [r0, r3, lsl #2]
   1b2e4:	cmp	r9, #0
   1b2e8:	add	r0, r0, r0, lsl #1
   1b2ec:	add	r2, r1, r0, lsl #2
   1b2f0:	beq	1b314 <ftello64@plt+0x9a8c>
   1b2f4:	ldr	r1, [r9, #40]	; 0x28
   1b2f8:	sub	r0, fp, #192	; 0xc0
   1b2fc:	bl	259ac <ftello64@plt+0x14124>
   1b300:	ldr	r5, [sp, #12]
   1b304:	cmp	r0, #0
   1b308:	str	r0, [fp, #-48]	; 0xffffffd0
   1b30c:	beq	1b328 <ftello64@plt+0x9aa0>
   1b310:	b	1b5d0 <ftello64@plt+0x9d48>
   1b314:	vldr	d16, [r2]
   1b318:	ldr	r0, [r2, #8]
   1b31c:	ldr	r5, [sp, #12]
   1b320:	str	r0, [fp, #-184]	; 0xffffff48
   1b324:	vstr	d16, [fp, #-192]	; 0xffffff40
   1b328:	cmp	r6, #0
   1b32c:	str	r6, [sp, #8]
   1b330:	str	r9, [sp, #4]
   1b334:	ble	1b440 <ftello64@plt+0x9bb8>
   1b338:	ldr	r1, [sp, #152]	; 0x98
   1b33c:	sub	r3, r6, #1
   1b340:	cmp	r1, r3
   1b344:	ldr	r1, [sp, #20]
   1b348:	beq	1b450 <ftello64@plt+0x9bc8>
   1b34c:	ldr	r0, [sp, #184]	; 0xb8
   1b350:	cmp	r0, #2
   1b354:	blt	1b380 <ftello64@plt+0x9af8>
   1b358:	ldr	r2, [sp, #112]	; 0x70
   1b35c:	sub	r0, fp, #48	; 0x30
   1b360:	ldr	r9, [r2, r3, lsl #2]
   1b364:	cmn	r9, #1
   1b368:	bne	1b3b4 <ftello64@plt+0x9b2c>
   1b36c:	sub	r3, r3, #1
   1b370:	cmn	r3, #1
   1b374:	bne	1b360 <ftello64@plt+0x9ad8>
   1b378:	ldr	r3, [sp, #164]	; 0xa4
   1b37c:	b	1b3dc <ftello64@plt+0x9b54>
   1b380:	ldr	r0, [sp, #108]	; 0x6c
   1b384:	ldr	r2, [sp, #172]	; 0xac
   1b388:	ldrb	r6, [r0, r3]
   1b38c:	mov	r3, #1
   1b390:	ubfx	r0, r6, #5, #3
   1b394:	ldr	r0, [r2, r0, lsl #2]
   1b398:	and	r2, r6, #31
   1b39c:	tst	r0, r3, lsl r2
   1b3a0:	sub	r0, fp, #48	; 0x30
   1b3a4:	moveq	r3, #0
   1b3a8:	cmpeq	r6, #10
   1b3ac:	bne	1b3dc <ftello64@plt+0x9b54>
   1b3b0:	b	1b3cc <ftello64@plt+0x9b44>
   1b3b4:	ldrb	r2, [sp, #182]	; 0xb6
   1b3b8:	cmp	r2, #0
   1b3bc:	bne	1b4a0 <ftello64@plt+0x9c18>
   1b3c0:	mov	r3, #0
   1b3c4:	cmp	r9, #10
   1b3c8:	bne	1b3dc <ftello64@plt+0x9b54>
   1b3cc:	ldrb	r2, [sp, #181]	; 0xb5
   1b3d0:	cmp	r2, #0
   1b3d4:	movwne	r2, #1
   1b3d8:	lsl	r3, r2, #1
   1b3dc:	sub	r2, fp, #192	; 0xc0
   1b3e0:	bl	23a88 <ftello64@plt+0x12200>
   1b3e4:	ldr	r1, [sp, #204]	; 0xcc
   1b3e8:	ldr	r6, [sp, #8]
   1b3ec:	str	r0, [r1, r6, lsl #2]
   1b3f0:	ldr	r0, [sp, #4]
   1b3f4:	cmp	r0, #0
   1b3f8:	beq	1b404 <ftello64@plt+0x9b7c>
   1b3fc:	ldr	r0, [fp, #-184]	; 0xffffff48
   1b400:	bl	15df0 <ftello64@plt+0x4568>
   1b404:	ldr	r0, [sp, #204]	; 0xcc
   1b408:	ldr	ip, [sp, #20]
   1b40c:	ldr	r0, [r0, r6, lsl #2]
   1b410:	ldr	r6, [sp, #16]
   1b414:	cmp	r0, #0
   1b418:	bne	1b0c8 <ftello64@plt+0x9840>
   1b41c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1b420:	cmp	r0, #0
   1b424:	beq	1b0c8 <ftello64@plt+0x9840>
   1b428:	b	1b5d0 <ftello64@plt+0x9d48>
   1b42c:	ldr	r0, [sp, #192]	; 0xc0
   1b430:	ldr	r5, [sp, #12]
   1b434:	and	r0, r0, #2
   1b438:	eor	lr, r0, #10
   1b43c:	b	1b1bc <ftello64@plt+0x9934>
   1b440:	ldr	r3, [sp, #164]	; 0xa4
   1b444:	ldr	r1, [sp, #20]
   1b448:	sub	r0, fp, #48	; 0x30
   1b44c:	b	1b3dc <ftello64@plt+0x9b54>
   1b450:	ldr	r0, [sp, #192]	; 0xc0
   1b454:	and	r0, r0, #2
   1b458:	eor	r3, r0, #10
   1b45c:	sub	r0, fp, #48	; 0x30
   1b460:	b	1b3dc <ftello64@plt+0x9b54>
   1b464:	mov	r0, r9
   1b468:	str	r3, [sp, #4]
   1b46c:	str	r1, [sp, #8]
   1b470:	bl	11738 <iswalnum@plt>
   1b474:	mov	lr, #1
   1b478:	mov	r2, #0
   1b47c:	cmp	r9, #95	; 0x5f
   1b480:	beq	1b4cc <ftello64@plt+0x9c44>
   1b484:	ldr	r5, [sp, #12]
   1b488:	ldr	ip, [sp, #20]
   1b48c:	ldr	r1, [sp, #8]
   1b490:	ldr	r3, [sp, #4]
   1b494:	cmp	r0, #0
   1b498:	beq	1b1a0 <ftello64@plt+0x9918>
   1b49c:	b	1b1d4 <ftello64@plt+0x994c>
   1b4a0:	mov	r0, r9
   1b4a4:	bl	11738 <iswalnum@plt>
   1b4a8:	mov	r3, #1
   1b4ac:	cmp	r9, #95	; 0x5f
   1b4b0:	beq	1b4dc <ftello64@plt+0x9c54>
   1b4b4:	ldr	r5, [sp, #12]
   1b4b8:	ldr	r1, [sp, #20]
   1b4bc:	cmp	r0, #0
   1b4c0:	sub	r0, fp, #48	; 0x30
   1b4c4:	beq	1b3c0 <ftello64@plt+0x9b38>
   1b4c8:	b	1b3dc <ftello64@plt+0x9b54>
   1b4cc:	ldr	r5, [sp, #12]
   1b4d0:	ldr	ip, [sp, #20]
   1b4d4:	ldr	r1, [sp, #8]
   1b4d8:	b	1b1d4 <ftello64@plt+0x994c>
   1b4dc:	ldr	r5, [sp, #12]
   1b4e0:	b	1b444 <ftello64@plt+0x9bbc>
   1b4e4:	add	r1, r0, #2
   1b4e8:	add	r0, sp, #104	; 0x68
   1b4ec:	bl	255a0 <ftello64@plt+0x13d18>
   1b4f0:	cmp	r0, #0
   1b4f4:	str	r0, [fp, #-196]	; 0xffffff3c
   1b4f8:	beq	1ade0 <ftello64@plt+0x9558>
   1b4fc:	b	1cfec <ftello64@plt+0xb764>
   1b500:	ldr	r0, [sp, #144]	; 0x90
   1b504:	cmp	r0, #0
   1b508:	ble	1b544 <ftello64@plt+0x9cbc>
   1b50c:	ldr	r1, [sp, #152]	; 0x98
   1b510:	sub	r3, r0, #1
   1b514:	cmp	r1, r3
   1b518:	beq	1b600 <ftello64@plt+0x9d78>
   1b51c:	ldr	r1, [sp, #184]	; 0xb8
   1b520:	cmp	r1, #2
   1b524:	blt	1b55c <ftello64@plt+0x9cd4>
   1b528:	ldr	r1, [sp, #112]	; 0x70
   1b52c:	ldr	r0, [r1, r3, lsl #2]
   1b530:	cmn	r0, #1
   1b534:	bne	1b584 <ftello64@plt+0x9cfc>
   1b538:	sub	r3, r3, #1
   1b53c:	cmn	r3, #1
   1b540:	bne	1b52c <ftello64@plt+0x9ca4>
   1b544:	ldr	r1, [sp, #164]	; 0xa4
   1b548:	b	1b5ac <ftello64@plt+0x9d24>
   1b54c:	ldr	r6, [sp, #24]
   1b550:	mov	r0, #0
   1b554:	str	r0, [fp, #-196]	; 0xffffff3c
   1b558:	b	1adec <ftello64@plt+0x9564>
   1b55c:	ldr	r1, [sp, #108]	; 0x6c
   1b560:	ldr	ip, [sp, #172]	; 0xac
   1b564:	ldrb	r0, [r1, r3]
   1b568:	ubfx	r1, r0, #5, #3
   1b56c:	and	r3, r0, #31
   1b570:	ldr	ip, [ip, r1, lsl #2]
   1b574:	mov	r1, #1
   1b578:	tst	ip, r1, lsl r3
   1b57c:	bne	1b5ac <ftello64@plt+0x9d24>
   1b580:	b	1b590 <ftello64@plt+0x9d08>
   1b584:	ldrb	r1, [sp, #182]	; 0xb6
   1b588:	cmp	r1, #0
   1b58c:	bne	1b608 <ftello64@plt+0x9d80>
   1b590:	mov	r1, #0
   1b594:	cmp	r0, #10
   1b598:	bne	1b5ac <ftello64@plt+0x9d24>
   1b59c:	ldrb	r0, [sp, #181]	; 0xb5
   1b5a0:	cmp	r0, #0
   1b5a4:	movwne	r0, #1
   1b5a8:	lsl	r1, r0, #1
   1b5ac:	bfi	r9, r1, #8, #1
   1b5b0:	ldr	r9, [r2, r9, lsl #2]
   1b5b4:	b	1ae40 <ftello64@plt+0x95b8>
   1b5b8:	ldr	r0, [sp, #192]	; 0xc0
   1b5bc:	and	r0, r0, #2
   1b5c0:	eor	r3, r0, #10
   1b5c4:	b	1aff0 <ftello64@plt+0x9768>
   1b5c8:	ldr	r5, [sp, #12]
   1b5cc:	str	r0, [fp, #-48]	; 0xffffffd0
   1b5d0:	ldr	r6, [sp, #24]
   1b5d4:	str	r0, [fp, #-196]	; 0xffffff3c
   1b5d8:	mov	r9, #0
   1b5dc:	b	1ae40 <ftello64@plt+0x95b8>
   1b5e0:	mov	r0, r4
   1b5e4:	bl	11738 <iswalnum@plt>
   1b5e8:	mov	r3, #1
   1b5ec:	cmp	r4, #95	; 0x5f
   1b5f0:	beq	1aff0 <ftello64@plt+0x9768>
   1b5f4:	cmp	r0, #0
   1b5f8:	beq	1afd4 <ftello64@plt+0x974c>
   1b5fc:	b	1aff0 <ftello64@plt+0x9768>
   1b600:	mov	r1, #10
   1b604:	b	1b5ac <ftello64@plt+0x9d24>
   1b608:	str	r5, [sp, #12]
   1b60c:	str	r2, [sp, #24]
   1b610:	mov	r5, r0
   1b614:	bl	11738 <iswalnum@plt>
   1b618:	mov	r1, #1
   1b61c:	cmp	r5, #95	; 0x5f
   1b620:	beq	1b640 <ftello64@plt+0x9db8>
   1b624:	mov	r3, r5
   1b628:	ldr	r5, [sp, #12]
   1b62c:	ldr	r2, [sp, #24]
   1b630:	cmp	r0, #0
   1b634:	mov	r0, r3
   1b638:	beq	1b590 <ftello64@plt+0x9d08>
   1b63c:	b	1b5ac <ftello64@plt+0x9d24>
   1b640:	ldr	r5, [sp, #12]
   1b644:	ldr	r2, [sp, #24]
   1b648:	b	1b5ac <ftello64@plt+0x9d24>
   1b64c:	cmp	r8, #0
   1b650:	beq	1b660 <ftello64@plt+0x9dd8>
   1b654:	ldr	r0, [r8]
   1b658:	add	r0, r0, r5
   1b65c:	str	r0, [r8]
   1b660:	ldr	r8, [sp, #60]	; 0x3c
   1b664:	ldr	r4, [sp, #80]	; 0x50
   1b668:	ldr	r9, [sp, #76]	; 0x4c
   1b66c:	cmn	sl, #1
   1b670:	beq	1bfd8 <ftello64@plt+0xa750>
   1b674:	cmn	sl, #2
   1b678:	beq	1cfec <ftello64@plt+0xb764>
   1b67c:	ldr	r9, [sp, #52]	; 0x34
   1b680:	str	sl, [sp, #196]	; 0xc4
   1b684:	ldr	r2, [sp, #84]	; 0x54
   1b688:	ldr	lr, [sp, #96]	; 0x60
   1b68c:	ldrb	r0, [r9, #28]
   1b690:	cmp	r2, #2
   1b694:	bcc	1b6a0 <ftello64@plt+0x9e18>
   1b698:	ands	r1, r0, #16
   1b69c:	beq	1b6ac <ftello64@plt+0x9e24>
   1b6a0:	ldr	r1, [lr, #76]	; 0x4c
   1b6a4:	cmp	r1, #0
   1b6a8:	beq	1b80c <ftello64@plt+0x9f84>
   1b6ac:	ldr	r0, [sp, #204]	; 0xcc
   1b6b0:	cmn	sl, #1
   1b6b4:	ldr	r6, [r0, sl, lsl #2]
   1b6b8:	ble	1b6f0 <ftello64@plt+0x9e68>
   1b6bc:	ldr	r0, [sp, #152]	; 0x98
   1b6c0:	cmp	r0, sl
   1b6c4:	beq	1bb48 <ftello64@plt+0xa2c0>
   1b6c8:	ldr	r0, [sp, #184]	; 0xb8
   1b6cc:	cmp	r0, #2
   1b6d0:	blt	1b700 <ftello64@plt+0x9e78>
   1b6d4:	ldr	r0, [sp, #112]	; 0x70
   1b6d8:	ldr	r4, [r0, sl, lsl #2]
   1b6dc:	cmn	r4, #1
   1b6e0:	bne	1b738 <ftello64@plt+0x9eb0>
   1b6e4:	sub	sl, sl, #1
   1b6e8:	cmn	sl, #1
   1b6ec:	bne	1b6d8 <ftello64@plt+0x9e50>
   1b6f0:	ldr	r3, [sp, #164]	; 0xa4
   1b6f4:	movw	sl, #65280	; 0xff00
   1b6f8:	movt	sl, #3
   1b6fc:	b	1b768 <ftello64@plt+0x9ee0>
   1b700:	ldr	r0, [sp, #108]	; 0x6c
   1b704:	ldr	r1, [sp, #172]	; 0xac
   1b708:	mov	r3, #1
   1b70c:	ldrb	r0, [r0, sl]
   1b710:	movw	sl, #65280	; 0xff00
   1b714:	movt	sl, #3
   1b718:	ubfx	r2, r0, #5, #3
   1b71c:	ldr	r1, [r1, r2, lsl #2]
   1b720:	and	r2, r0, #31
   1b724:	tst	r1, r3, lsl r2
   1b728:	moveq	r3, #0
   1b72c:	cmpeq	r0, #10
   1b730:	bne	1b768 <ftello64@plt+0x9ee0>
   1b734:	b	1b758 <ftello64@plt+0x9ed0>
   1b738:	ldrb	r0, [sp, #182]	; 0xb6
   1b73c:	movw	sl, #65280	; 0xff00
   1b740:	movt	sl, #3
   1b744:	cmp	r0, #0
   1b748:	bne	1bc00 <ftello64@plt+0xa378>
   1b74c:	mov	r3, #0
   1b750:	cmp	r4, #10
   1b754:	bne	1b768 <ftello64@plt+0x9ee0>
   1b758:	ldrb	r0, [sp, #181]	; 0xb5
   1b75c:	cmp	r0, #0
   1b760:	movwne	r0, #1
   1b764:	lsl	r3, r0, #1
   1b768:	ldr	r0, [r6, #8]
   1b76c:	cmp	r0, #1
   1b770:	blt	1b7fc <ftello64@plt+0x9f74>
   1b774:	ldr	r7, [r6, #12]
   1b778:	ldr	r6, [sp, #188]	; 0xbc
   1b77c:	and	ip, r3, #8
   1b780:	and	r2, r3, #2
   1b784:	and	r3, r3, #1
   1b788:	ldr	r6, [r6]
   1b78c:	b	1b79c <ftello64@plt+0x9f14>
   1b790:	add	r7, r7, #4
   1b794:	subs	r0, r0, #1
   1b798:	beq	1b7fc <ftello64@plt+0x9f74>
   1b79c:	ldr	r5, [r7]
   1b7a0:	add	r4, r6, r5, lsl #3
   1b7a4:	ldr	r4, [r4, #4]
   1b7a8:	uxtb	r1, r4
   1b7ac:	cmp	r1, #2
   1b7b0:	bne	1b790 <ftello64@plt+0x9f08>
   1b7b4:	tst	r4, sl
   1b7b8:	beq	1b800 <ftello64@plt+0x9f78>
   1b7bc:	cmp	r3, #0
   1b7c0:	bne	1b7cc <ftello64@plt+0x9f44>
   1b7c4:	ands	r1, r4, #1024	; 0x400
   1b7c8:	bne	1b790 <ftello64@plt+0x9f08>
   1b7cc:	cmp	r3, #0
   1b7d0:	andsne	r1, r4, #2048	; 0x800
   1b7d4:	bne	1b790 <ftello64@plt+0x9f08>
   1b7d8:	cmp	r2, #0
   1b7dc:	bne	1b7e8 <ftello64@plt+0x9f60>
   1b7e0:	ands	r1, r4, #8192	; 0x2000
   1b7e4:	bne	1b790 <ftello64@plt+0x9f08>
   1b7e8:	cmp	ip, #0
   1b7ec:	bne	1b800 <ftello64@plt+0x9f78>
   1b7f0:	ands	r1, r4, #32768	; 0x8000
   1b7f4:	bne	1b790 <ftello64@plt+0x9f08>
   1b7f8:	b	1b800 <ftello64@plt+0x9f78>
   1b7fc:	mov	r5, #0
   1b800:	str	r5, [sp, #200]	; 0xc8
   1b804:	ldr	r2, [sp, #84]	; 0x54
   1b808:	ldrb	r0, [r9, #28]
   1b80c:	ldr	r4, [sp, #80]	; 0x50
   1b810:	ldr	r9, [sp, #76]	; 0x4c
   1b814:	cmp	r2, #2
   1b818:	bcc	1b830 <ftello64@plt+0x9fa8>
   1b81c:	ands	r0, r0, #16
   1b820:	bne	1b830 <ftello64@plt+0x9fa8>
   1b824:	ldrb	r0, [lr, #88]	; 0x58
   1b828:	tst	r0, #1
   1b82c:	bne	1b83c <ftello64@plt+0x9fb4>
   1b830:	ldr	r0, [lr, #76]	; 0x4c
   1b834:	cmp	r0, #0
   1b838:	beq	1c0b0 <ftello64@plt+0xa828>
   1b83c:	ldr	r6, [sp, #196]	; 0xc4
   1b840:	cmn	r6, #-1073741823	; 0xc0000001
   1b844:	bcs	1cfec <ftello64@plt+0xb764>
   1b848:	ldr	r0, [sp, #188]	; 0xbc
   1b84c:	ldr	r8, [sp, #200]	; 0xc8
   1b850:	str	r0, [sp, #64]	; 0x40
   1b854:	mov	r0, #4
   1b858:	add	r5, r0, r6, lsl #2
   1b85c:	mov	r0, r5
   1b860:	bl	2ce24 <ftello64@plt+0x1b59c>
   1b864:	mov	r7, r0
   1b868:	cmp	r0, #0
   1b86c:	beq	1d174 <ftello64@plt+0xb8ec>
   1b870:	ldr	r0, [sp, #64]	; 0x40
   1b874:	ldr	r0, [r0, #76]	; 0x4c
   1b878:	cmp	r0, #0
   1b87c:	beq	1b9a0 <ftello64@plt+0xa118>
   1b880:	mov	r0, r5
   1b884:	bl	2ce24 <ftello64@plt+0x1b59c>
   1b888:	cmp	r0, #0
   1b88c:	beq	1d174 <ftello64@plt+0xb8ec>
   1b890:	add	r9, r6, #1
   1b894:	mov	r1, #0
   1b898:	mov	r5, r0
   1b89c:	lsl	r2, r9, #2
   1b8a0:	bl	11768 <memset@plt>
   1b8a4:	ldr	r0, [sp, #36]	; 0x24
   1b8a8:	mov	r1, #0
   1b8ac:	str	r6, [fp, #-180]	; 0xffffff4c
   1b8b0:	str	r8, [fp, #-184]	; 0xffffff48
   1b8b4:	str	r5, [fp, #-188]	; 0xffffff44
   1b8b8:	str	r7, [fp, #-192]	; 0xffffff40
   1b8bc:	str	r1, [r0]
   1b8c0:	str	r1, [r0, #4]
   1b8c4:	str	r1, [r0, #8]
   1b8c8:	add	r0, sp, #104	; 0x68
   1b8cc:	sub	r1, fp, #192	; 0xc0
   1b8d0:	bl	28a00 <ftello64@plt+0x17178>
   1b8d4:	mov	sl, r0
   1b8d8:	mov	r0, #0
   1b8dc:	bl	15df0 <ftello64@plt+0x4568>
   1b8e0:	cmp	sl, #0
   1b8e4:	bne	1c010 <ftello64@plt+0xa788>
   1b8e8:	ldr	r0, [r7]
   1b8ec:	cmp	r0, #0
   1b8f0:	beq	1bda4 <ftello64@plt+0xa51c>
   1b8f4:	mov	r1, #0
   1b8f8:	cmp	r6, #0
   1b8fc:	mov	sl, #0
   1b900:	str	r5, [sp, #20]
   1b904:	str	r7, [sp, #24]
   1b908:	str	r6, [sp, #16]
   1b90c:	str	r1, [sp, #12]
   1b910:	bmi	1b9fc <ftello64@plt+0xa174>
   1b914:	ldr	r1, [sp, #24]
   1b918:	ldr	r6, [sp, #20]
   1b91c:	sub	r7, r9, #1
   1b920:	add	r5, r1, #4
   1b924:	ldr	r2, [r6]
   1b928:	cmp	r0, #0
   1b92c:	beq	1b984 <ftello64@plt+0xa0fc>
   1b930:	cmp	r2, #0
   1b934:	beq	1b988 <ftello64@plt+0xa100>
   1b938:	sub	r4, fp, #48	; 0x30
   1b93c:	add	r1, r0, #4
   1b940:	add	r2, r2, #4
   1b944:	mov	r0, r4
   1b948:	bl	259ac <ftello64@plt+0x14124>
   1b94c:	cmp	r0, #0
   1b950:	str	r0, [fp, #-196]	; 0xffffff3c
   1b954:	bne	1ba20 <ftello64@plt+0xa198>
   1b958:	ldr	r1, [sp, #64]	; 0x40
   1b95c:	sub	r0, fp, #196	; 0xc4
   1b960:	mov	r2, r4
   1b964:	bl	27040 <ftello64@plt+0x157b8>
   1b968:	str	r0, [r5, #-4]
   1b96c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b970:	bl	15df0 <ftello64@plt+0x4568>
   1b974:	ldr	sl, [fp, #-196]	; 0xffffff3c
   1b978:	cmp	sl, #0
   1b97c:	beq	1b988 <ftello64@plt+0xa100>
   1b980:	b	1b9fc <ftello64@plt+0xa174>
   1b984:	str	r2, [r5, #-4]
   1b988:	cmp	r7, #0
   1b98c:	beq	1b9f8 <ftello64@plt+0xa170>
   1b990:	ldr	r0, [r5], #4
   1b994:	add	r6, r6, #4
   1b998:	sub	r7, r7, #1
   1b99c:	b	1b924 <ftello64@plt+0xa09c>
   1b9a0:	ldr	r0, [sp, #36]	; 0x24
   1b9a4:	mov	r1, #0
   1b9a8:	str	r6, [fp, #-180]	; 0xffffff4c
   1b9ac:	str	r8, [fp, #-184]	; 0xffffff48
   1b9b0:	str	r1, [fp, #-188]	; 0xffffff44
   1b9b4:	str	r7, [fp, #-192]	; 0xffffff40
   1b9b8:	str	r1, [r0]
   1b9bc:	str	r1, [r0, #4]
   1b9c0:	str	r1, [r0, #8]
   1b9c4:	add	r0, sp, #104	; 0x68
   1b9c8:	sub	r1, fp, #192	; 0xc0
   1b9cc:	bl	28a00 <ftello64@plt+0x17178>
   1b9d0:	mov	sl, r0
   1b9d4:	mov	r0, #0
   1b9d8:	bl	15df0 <ftello64@plt+0x4568>
   1b9dc:	cmp	sl, #0
   1b9e0:	bne	1bbf4 <ftello64@plt+0xa36c>
   1b9e4:	ldr	r0, [r7]
   1b9e8:	mov	r5, #0
   1b9ec:	cmp	r0, #0
   1b9f0:	beq	1bfc4 <ftello64@plt+0xa73c>
   1b9f4:	b	1c088 <ftello64@plt+0xa800>
   1b9f8:	mov	sl, #0
   1b9fc:	ldr	r0, [sp, #20]
   1ba00:	bl	15df0 <ftello64@plt+0x4568>
   1ba04:	ldr	r4, [sp, #80]	; 0x50
   1ba08:	ldr	r9, [sp, #76]	; 0x4c
   1ba0c:	ldr	r7, [sp, #24]
   1ba10:	ldr	r6, [sp, #16]
   1ba14:	cmp	sl, #0
   1ba18:	beq	1c088 <ftello64@plt+0xa800>
   1ba1c:	b	1c01c <ftello64@plt+0xa794>
   1ba20:	mov	sl, r0
   1ba24:	b	1b9fc <ftello64@plt+0xa174>
   1ba28:	sxtb	r0, r0
   1ba2c:	cmn	r0, #1
   1ba30:	ble	1bb58 <ftello64@plt+0xa2d0>
   1ba34:	mov	r0, #1
   1ba38:	mov	sl, r5
   1ba3c:	str	r0, [sp, #64]	; 0x40
   1ba40:	ldr	r0, [sp, #44]	; 0x2c
   1ba44:	cmp	r0, #0
   1ba48:	bne	1ad74 <ftello64@plt+0x94ec>
   1ba4c:	mov	sl, r5
   1ba50:	b	1b664 <ftello64@plt+0x9ddc>
   1ba54:	ldr	r0, [r9, #8]
   1ba58:	str	r5, [sp, #12]
   1ba5c:	cmp	r0, #1
   1ba60:	blt	1bb2c <ftello64@plt+0xa2a4>
   1ba64:	ldr	r4, [sp, #188]	; 0xbc
   1ba68:	mov	r6, #0
   1ba6c:	b	1ba94 <ftello64@plt+0xa20c>
   1ba70:	add	r1, r1, #1
   1ba74:	str	r5, [r0, #4]
   1ba78:	str	r1, [sp, #228]	; 0xe4
   1ba7c:	mov	r1, #0
   1ba80:	str	r1, [r0]
   1ba84:	ldr	r0, [r9, #8]
   1ba88:	add	r6, r6, #1
   1ba8c:	cmp	r6, r0
   1ba90:	bge	1bb2c <ftello64@plt+0xa2a4>
   1ba94:	ldr	r1, [r9, #12]
   1ba98:	ldr	r5, [r1, r6, lsl #2]
   1ba9c:	ldr	r1, [r4]
   1baa0:	add	r2, r1, r5, lsl #3
   1baa4:	ldrb	r2, [r2, #4]
   1baa8:	cmp	r2, #8
   1baac:	bne	1ba88 <ftello64@plt+0xa200>
   1bab0:	ldr	r1, [r1, r5, lsl #3]
   1bab4:	cmp	r1, #31
   1bab8:	bgt	1ba88 <ftello64@plt+0xa200>
   1babc:	ldr	r2, [r4, #80]	; 0x50
   1bac0:	mov	r3, #1
   1bac4:	tst	r2, r3, lsl r1
   1bac8:	beq	1ba88 <ftello64@plt+0xa200>
   1bacc:	ldr	r0, [sp, #228]	; 0xe4
   1bad0:	ldr	r7, [sp, #232]	; 0xe8
   1bad4:	cmp	r0, r7
   1bad8:	beq	1bb08 <ftello64@plt+0xa280>
   1badc:	mov	r0, #1
   1bae0:	mov	r1, #24
   1bae4:	bl	2cdd0 <ftello64@plt+0x1b548>
   1bae8:	ldr	r1, [sp, #228]	; 0xe4
   1baec:	ldr	r2, [sp, #236]	; 0xec
   1baf0:	str	r0, [r2, r1, lsl #2]
   1baf4:	ldr	r0, [sp, #236]	; 0xec
   1baf8:	ldr	r0, [r0, r1, lsl #2]
   1bafc:	cmp	r0, #0
   1bb00:	bne	1ba70 <ftello64@plt+0xa1e8>
   1bb04:	b	1c050 <ftello64@plt+0xa7c8>
   1bb08:	ldr	r0, [sp, #236]	; 0xec
   1bb0c:	lsl	r1, r7, #3
   1bb10:	bl	2ce54 <ftello64@plt+0x1b5cc>
   1bb14:	cmp	r0, #0
   1bb18:	beq	1c050 <ftello64@plt+0xa7c8>
   1bb1c:	str	r0, [sp, #236]	; 0xec
   1bb20:	lsl	r0, r7, #1
   1bb24:	str	r0, [sp, #232]	; 0xe8
   1bb28:	b	1badc <ftello64@plt+0xa254>
   1bb2c:	mov	r6, #0
   1bb30:	str	r6, [fp, #-196]	; 0xffffff3c
   1bb34:	ldrb	r0, [r9, #52]	; 0x34
   1bb38:	tst	r0, #64	; 0x40
   1bb3c:	bne	1bba0 <ftello64@plt+0xa318>
   1bb40:	ldr	r5, [sp, #12]
   1bb44:	b	1ad5c <ftello64@plt+0x94d4>
   1bb48:	ldr	r0, [sp, #192]	; 0xc0
   1bb4c:	and	r0, r0, #2
   1bb50:	eor	r3, r0, #10
   1bb54:	b	1b6f4 <ftello64@plt+0x9e6c>
   1bb58:	cmn	r5, #1
   1bb5c:	ble	1bb98 <ftello64@plt+0xa310>
   1bb60:	ldr	r0, [sp, #152]	; 0x98
   1bb64:	cmp	r0, r5
   1bb68:	beq	1c058 <ftello64@plt+0xa7d0>
   1bb6c:	ldr	r0, [sp, #184]	; 0xb8
   1bb70:	cmp	r0, #2
   1bb74:	blt	1bbc4 <ftello64@plt+0xa33c>
   1bb78:	ldr	r0, [sp, #112]	; 0x70
   1bb7c:	mov	r1, r5
   1bb80:	ldr	r4, [r0, r1, lsl #2]
   1bb84:	cmn	r4, #1
   1bb88:	bne	1bc48 <ftello64@plt+0xa3c0>
   1bb8c:	sub	r1, r1, #1
   1bb90:	cmn	r1, #1
   1bb94:	bne	1bb80 <ftello64@plt+0xa2f8>
   1bb98:	ldr	r3, [sp, #164]	; 0xa4
   1bb9c:	b	1bc70 <ftello64@plt+0xa3e8>
   1bba0:	add	r1, r9, #4
   1bba4:	add	r0, sp, #104	; 0x68
   1bba8:	bl	24c20 <ftello64@plt+0x13398>
   1bbac:	ldr	r5, [sp, #12]
   1bbb0:	cmp	r0, #0
   1bbb4:	str	r0, [fp, #-196]	; 0xffffff3c
   1bbb8:	beq	1ad5c <ftello64@plt+0x94d4>
   1bbbc:	mov	sl, r0
   1bbc0:	b	1b664 <ftello64@plt+0x9ddc>
   1bbc4:	ldr	r0, [sp, #108]	; 0x6c
   1bbc8:	ldr	r1, [sp, #172]	; 0xac
   1bbcc:	mov	r3, #1
   1bbd0:	ldrb	r0, [r0, r5]
   1bbd4:	ubfx	r2, r0, #5, #3
   1bbd8:	ldr	r1, [r1, r2, lsl #2]
   1bbdc:	and	r2, r0, #31
   1bbe0:	tst	r1, r3, lsl r2
   1bbe4:	moveq	r3, #0
   1bbe8:	cmpeq	r0, #10
   1bbec:	bne	1bc70 <ftello64@plt+0xa3e8>
   1bbf0:	b	1bc60 <ftello64@plt+0xa3d8>
   1bbf4:	mov	r0, #0
   1bbf8:	str	r0, [sp, #12]
   1bbfc:	b	1c01c <ftello64@plt+0xa794>
   1bc00:	mov	r0, r4
   1bc04:	mov	r5, lr
   1bc08:	bl	11738 <iswalnum@plt>
   1bc0c:	mov	r3, #1
   1bc10:	cmp	r4, #95	; 0x5f
   1bc14:	beq	1c048 <ftello64@plt+0xa7c0>
   1bc18:	cmp	r0, #0
   1bc1c:	mov	lr, r5
   1bc20:	beq	1b74c <ftello64@plt+0x9ec4>
   1bc24:	b	1b768 <ftello64@plt+0x9ee0>
   1bc28:	mov	r0, r6
   1bc2c:	bl	11738 <iswalnum@plt>
   1bc30:	ldr	r1, [sp, #48]	; 0x30
   1bc34:	cmp	r6, #95	; 0x5f
   1bc38:	beq	1ad2c <ftello64@plt+0x94a4>
   1bc3c:	cmp	r0, #0
   1bc40:	beq	1aca0 <ftello64@plt+0x9418>
   1bc44:	b	1ad2c <ftello64@plt+0x94a4>
   1bc48:	ldrb	r0, [sp, #182]	; 0xb6
   1bc4c:	cmp	r0, #0
   1bc50:	bne	1c068 <ftello64@plt+0xa7e0>
   1bc54:	mov	r3, #0
   1bc58:	cmp	r4, #10
   1bc5c:	bne	1bc70 <ftello64@plt+0xa3e8>
   1bc60:	ldrb	r0, [sp, #181]	; 0xb5
   1bc64:	cmp	r0, #0
   1bc68:	movwne	r0, #1
   1bc6c:	lsl	r3, r0, #1
   1bc70:	ldr	r0, [r9, #8]
   1bc74:	cmp	r0, #1
   1bc78:	blt	1ad6c <ftello64@plt+0x94e4>
   1bc7c:	str	r6, [sp, #24]
   1bc80:	ldr	r6, [sp, #188]	; 0xbc
   1bc84:	ldr	r7, [r9, #12]
   1bc88:	mov	ip, r5
   1bc8c:	and	r1, r3, #8
   1bc90:	and	r2, r3, #2
   1bc94:	and	r3, r3, #1
   1bc98:	ldr	r6, [r6]
   1bc9c:	b	1bcac <ftello64@plt+0xa424>
   1bca0:	add	r7, r7, #4
   1bca4:	subs	r0, r0, #1
   1bca8:	beq	1bd4c <ftello64@plt+0xa4c4>
   1bcac:	ldr	r4, [r7]
   1bcb0:	add	r5, r6, r4, lsl #3
   1bcb4:	mov	lr, r4
   1bcb8:	ldr	r5, [r5, #4]
   1bcbc:	uxtb	r4, r5
   1bcc0:	cmp	r4, #2
   1bcc4:	bne	1bca0 <ftello64@plt+0xa418>
   1bcc8:	movw	r4, #65280	; 0xff00
   1bccc:	movt	r4, #3
   1bcd0:	tst	r5, r4
   1bcd4:	beq	1bd14 <ftello64@plt+0xa48c>
   1bcd8:	cmp	r3, #0
   1bcdc:	bne	1bce8 <ftello64@plt+0xa460>
   1bce0:	ands	r4, r5, #1024	; 0x400
   1bce4:	bne	1bca0 <ftello64@plt+0xa418>
   1bce8:	cmp	r3, #0
   1bcec:	andsne	r4, r5, #2048	; 0x800
   1bcf0:	bne	1bca0 <ftello64@plt+0xa418>
   1bcf4:	cmp	r2, #0
   1bcf8:	bne	1bd04 <ftello64@plt+0xa47c>
   1bcfc:	ands	r4, r5, #8192	; 0x2000
   1bd00:	bne	1bca0 <ftello64@plt+0xa418>
   1bd04:	cmp	r1, #0
   1bd08:	bne	1bd14 <ftello64@plt+0xa48c>
   1bd0c:	ands	r5, r5, #32768	; 0x8000
   1bd10:	bne	1bca0 <ftello64@plt+0xa418>
   1bd14:	ldr	r1, [sp, #44]	; 0x2c
   1bd18:	clz	r0, lr
   1bd1c:	ldr	r6, [sp, #24]
   1bd20:	cmp	lr, #0
   1bd24:	mov	sl, ip
   1bd28:	mov	r5, ip
   1bd2c:	lsr	r0, r0, #5
   1bd30:	movwne	lr, #1
   1bd34:	mvneq	sl, #0
   1bd38:	str	lr, [sp, #64]	; 0x40
   1bd3c:	orr	r0, r1, r0
   1bd40:	cmp	r0, #0
   1bd44:	bne	1ad74 <ftello64@plt+0x94ec>
   1bd48:	b	1ba4c <ftello64@plt+0xa1c4>
   1bd4c:	ldr	r6, [sp, #24]
   1bd50:	mov	r0, #0
   1bd54:	mov	r5, ip
   1bd58:	b	1ad70 <ftello64@plt+0x94e8>
   1bd5c:	ldr	r3, [sp, #164]	; 0xa4
   1bd60:	movw	lr, #65280	; 0xff00
   1bd64:	movt	lr, #3
   1bd68:	b	1beb4 <ftello64@plt+0xa62c>
   1bd6c:	ldr	r0, [sp, #192]	; 0xc0
   1bd70:	and	r0, r0, #2
   1bd74:	eor	r3, r0, #10
   1bd78:	b	1beb4 <ftello64@plt+0xa62c>
   1bd7c:	mov	r0, r7
   1bd80:	bl	11738 <iswalnum@plt>
   1bd84:	mov	r3, #1
   1bd88:	cmp	r7, #95	; 0x5f
   1bd8c:	beq	1bd60 <ftello64@plt+0xa4d8>
   1bd90:	movw	lr, #65280	; 0xff00
   1bd94:	cmp	r0, #0
   1bd98:	movt	lr, #3
   1bd9c:	beq	1be98 <ftello64@plt+0xa610>
   1bda0:	b	1beb4 <ftello64@plt+0xa62c>
   1bda4:	ldr	r1, [r5]
   1bda8:	cmp	r1, #0
   1bdac:	bne	1b8f4 <ftello64@plt+0xa06c>
   1bdb0:	cmp	r6, #1
   1bdb4:	blt	1bfbc <ftello64@plt+0xa734>
   1bdb8:	ldr	r0, [sp, #204]	; 0xcc
   1bdbc:	lsl	r4, r6, #2
   1bdc0:	mov	r9, r6
   1bdc4:	sub	r0, r0, #4
   1bdc8:	b	1bde0 <ftello64@plt+0xa558>
   1bdcc:	sub	r9, r9, #1
   1bdd0:	sub	r4, r4, #4
   1bdd4:	add	r1, r9, #1
   1bdd8:	cmp	r1, #2
   1bddc:	blt	1bfbc <ftello64@plt+0xa734>
   1bde0:	ldr	r6, [r0, r9, lsl #2]
   1bde4:	cmp	r6, #0
   1bde8:	beq	1bdcc <ftello64@plt+0xa544>
   1bdec:	ldrb	r1, [r6, #52]	; 0x34
   1bdf0:	tst	r1, #16
   1bdf4:	beq	1bdcc <ftello64@plt+0xa544>
   1bdf8:	sub	sl, r9, #1
   1bdfc:	cmp	r9, #0
   1be00:	str	r7, [sp, #24]
   1be04:	str	r5, [sp, #20]
   1be08:	ble	1bd5c <ftello64@plt+0xa4d4>
   1be0c:	ldr	r0, [sp, #152]	; 0x98
   1be10:	movw	lr, #65280	; 0xff00
   1be14:	movt	lr, #3
   1be18:	add	r0, r0, #1
   1be1c:	cmp	r0, r9
   1be20:	beq	1bd6c <ftello64@plt+0xa4e4>
   1be24:	ldr	r0, [sp, #184]	; 0xb8
   1be28:	cmp	r0, #2
   1be2c:	blt	1be58 <ftello64@plt+0xa5d0>
   1be30:	ldr	r0, [sp, #112]	; 0x70
   1be34:	mov	r1, sl
   1be38:	ldr	r7, [r0, r1, lsl #2]
   1be3c:	cmn	r7, #1
   1be40:	bne	1be8c <ftello64@plt+0xa604>
   1be44:	sub	r1, r1, #1
   1be48:	cmn	r1, #1
   1be4c:	bne	1be38 <ftello64@plt+0xa5b0>
   1be50:	ldr	r3, [sp, #164]	; 0xa4
   1be54:	b	1beb4 <ftello64@plt+0xa62c>
   1be58:	ldr	r0, [sp, #108]	; 0x6c
   1be5c:	ldr	r1, [sp, #172]	; 0xac
   1be60:	mov	r3, #1
   1be64:	add	r0, r0, r9
   1be68:	ldrb	r0, [r0, #-1]
   1be6c:	ubfx	r2, r0, #5, #3
   1be70:	ldr	r1, [r1, r2, lsl #2]
   1be74:	and	r2, r0, #31
   1be78:	tst	r1, r3, lsl r2
   1be7c:	moveq	r3, #0
   1be80:	cmpeq	r0, #10
   1be84:	bne	1beb4 <ftello64@plt+0xa62c>
   1be88:	b	1bea4 <ftello64@plt+0xa61c>
   1be8c:	ldrb	r0, [sp, #182]	; 0xb6
   1be90:	cmp	r0, #0
   1be94:	bne	1bd7c <ftello64@plt+0xa4f4>
   1be98:	mov	r3, #0
   1be9c:	cmp	r7, #10
   1bea0:	bne	1beb4 <ftello64@plt+0xa62c>
   1bea4:	ldrb	r0, [sp, #181]	; 0xb5
   1bea8:	cmp	r0, #0
   1beac:	movwne	r0, #1
   1beb0:	lsl	r3, r0, #1
   1beb4:	ldr	r0, [r6, #8]
   1beb8:	cmp	r0, #1
   1bebc:	blt	1bf48 <ftello64@plt+0xa6c0>
   1bec0:	ldr	r7, [r6, #12]
   1bec4:	ldr	r6, [sp, #188]	; 0xbc
   1bec8:	and	ip, r3, #8
   1becc:	and	r2, r3, #2
   1bed0:	and	r3, r3, #1
   1bed4:	ldr	r6, [r6]
   1bed8:	b	1bee8 <ftello64@plt+0xa660>
   1bedc:	add	r7, r7, #4
   1bee0:	subs	r0, r0, #1
   1bee4:	beq	1bf48 <ftello64@plt+0xa6c0>
   1bee8:	ldr	r8, [r7]
   1beec:	add	r5, r6, r8, lsl #3
   1bef0:	ldr	r5, [r5, #4]
   1bef4:	uxtb	r1, r5
   1bef8:	cmp	r1, #2
   1befc:	bne	1bedc <ftello64@plt+0xa654>
   1bf00:	tst	r5, lr
   1bf04:	beq	1bf4c <ftello64@plt+0xa6c4>
   1bf08:	cmp	r3, #0
   1bf0c:	bne	1bf18 <ftello64@plt+0xa690>
   1bf10:	ands	r1, r5, #1024	; 0x400
   1bf14:	bne	1bedc <ftello64@plt+0xa654>
   1bf18:	cmp	r3, #0
   1bf1c:	andsne	r1, r5, #2048	; 0x800
   1bf20:	bne	1bedc <ftello64@plt+0xa654>
   1bf24:	cmp	r2, #0
   1bf28:	bne	1bf34 <ftello64@plt+0xa6ac>
   1bf2c:	ands	r1, r5, #8192	; 0x2000
   1bf30:	bne	1bedc <ftello64@plt+0xa654>
   1bf34:	cmp	ip, #0
   1bf38:	bne	1bf4c <ftello64@plt+0xa6c4>
   1bf3c:	ands	r1, r5, #32768	; 0x8000
   1bf40:	bne	1bedc <ftello64@plt+0xa654>
   1bf44:	b	1bf4c <ftello64@plt+0xa6c4>
   1bf48:	mov	r8, #0
   1bf4c:	ldr	r5, [sp, #20]
   1bf50:	mov	r1, #0
   1bf54:	mov	r2, r4
   1bf58:	mov	r0, r5
   1bf5c:	bl	11768 <memset@plt>
   1bf60:	sub	r0, fp, #188	; 0xbc
   1bf64:	ldr	r7, [sp, #24]
   1bf68:	mov	r1, #0
   1bf6c:	mov	r6, sl
   1bf70:	stm	r0, {r5, r8, sl}
   1bf74:	ldr	r0, [sp, #36]	; 0x24
   1bf78:	str	r7, [fp, #-192]	; 0xffffff40
   1bf7c:	str	r1, [r0]
   1bf80:	str	r1, [r0, #4]
   1bf84:	str	r1, [r0, #8]
   1bf88:	add	r0, sp, #104	; 0x68
   1bf8c:	sub	r1, fp, #192	; 0xc0
   1bf90:	bl	28a00 <ftello64@plt+0x17178>
   1bf94:	mov	sl, r0
   1bf98:	mov	r0, #0
   1bf9c:	bl	15df0 <ftello64@plt+0x4568>
   1bfa0:	cmp	sl, #0
   1bfa4:	bne	1c010 <ftello64@plt+0xa788>
   1bfa8:	ldr	r0, [r7]
   1bfac:	cmp	r0, #0
   1bfb0:	beq	1bda4 <ftello64@plt+0xa51c>
   1bfb4:	sub	r6, r9, #1
   1bfb8:	b	1b8f4 <ftello64@plt+0xa06c>
   1bfbc:	ldr	r4, [sp, #80]	; 0x50
   1bfc0:	ldr	r9, [sp, #76]	; 0x4c
   1bfc4:	mov	r0, r7
   1bfc8:	bl	15df0 <ftello64@plt+0x4568>
   1bfcc:	mov	r0, r5
   1bfd0:	bl	15df0 <ftello64@plt+0x4568>
   1bfd4:	ldr	r8, [sp, #60]	; 0x3c
   1bfd8:	add	r0, sp, #104	; 0x68
   1bfdc:	bl	24a70 <ftello64@plt+0x131e8>
   1bfe0:	ldr	r0, [fp, #-200]	; 0xffffff38
   1bfe4:	mov	sl, #1
   1bfe8:	add	r6, r0, r8
   1bfec:	cmp	r6, r9
   1bff0:	str	r6, [fp, #-200]	; 0xffffff38
   1bff4:	blt	1d104 <ftello64@plt+0xb87c>
   1bff8:	ldr	r7, [sp, #100]	; 0x64
   1bffc:	ldr	r5, [sp, #92]	; 0x5c
   1c000:	ldr	r2, [sp, #88]	; 0x58
   1c004:	cmp	r4, r6
   1c008:	bge	1aa1c <ftello64@plt+0x9194>
   1c00c:	b	1d104 <ftello64@plt+0xb87c>
   1c010:	ldr	r4, [sp, #80]	; 0x50
   1c014:	ldr	r9, [sp, #76]	; 0x4c
   1c018:	str	r5, [sp, #12]
   1c01c:	mov	r0, r7
   1c020:	bl	15df0 <ftello64@plt+0x4568>
   1c024:	ldr	r0, [sp, #12]
   1c028:	bl	15df0 <ftello64@plt+0x4568>
   1c02c:	ldr	r8, [sp, #60]	; 0x3c
   1c030:	ldr	lr, [sp, #96]	; 0x60
   1c034:	cmp	sl, #0
   1c038:	beq	1c0b0 <ftello64@plt+0xa828>
   1c03c:	cmp	sl, #1
   1c040:	beq	1bfd8 <ftello64@plt+0xa750>
   1c044:	b	1d104 <ftello64@plt+0xb87c>
   1c048:	mov	lr, r5
   1c04c:	b	1b768 <ftello64@plt+0x9ee0>
   1c050:	mov	sl, #12
   1c054:	b	1b67c <ftello64@plt+0x9df4>
   1c058:	ldr	r0, [sp, #192]	; 0xc0
   1c05c:	and	r0, r0, #2
   1c060:	eor	r3, r0, #10
   1c064:	b	1bc70 <ftello64@plt+0xa3e8>
   1c068:	mov	r0, r4
   1c06c:	bl	11738 <iswalnum@plt>
   1c070:	mov	r3, #1
   1c074:	cmp	r4, #95	; 0x5f
   1c078:	beq	1bc70 <ftello64@plt+0xa3e8>
   1c07c:	cmp	r0, #0
   1c080:	beq	1bc54 <ftello64@plt+0xa3cc>
   1c084:	b	1bc70 <ftello64@plt+0xa3e8>
   1c088:	ldr	r0, [sp, #204]	; 0xcc
   1c08c:	bl	15df0 <ftello64@plt+0x4568>
   1c090:	mov	r0, #0
   1c094:	str	r8, [sp, #200]	; 0xc8
   1c098:	str	r7, [sp, #204]	; 0xcc
   1c09c:	str	r6, [sp, #196]	; 0xc4
   1c0a0:	bl	15df0 <ftello64@plt+0x4568>
   1c0a4:	mov	r0, #0
   1c0a8:	bl	15df0 <ftello64@plt+0x4568>
   1c0ac:	ldr	lr, [sp, #96]	; 0x60
   1c0b0:	ldr	r4, [sp, #84]	; 0x54
   1c0b4:	cmp	r4, #0
   1c0b8:	beq	1d100 <ftello64@plt+0xb878>
   1c0bc:	ldr	r5, [sp, #32]
   1c0c0:	ldr	r9, [fp, #16]
   1c0c4:	cmp	r4, #1
   1c0c8:	beq	1c0f0 <ftello64@plt+0xa868>
   1c0cc:	mvn	r0, r5
   1c0d0:	mov	r1, #255	; 0xff
   1c0d4:	mov	r6, lr
   1c0d8:	add	r0, r0, r9
   1c0dc:	lsl	r2, r0, #3
   1c0e0:	ldr	r0, [fp, #20]
   1c0e4:	add	r0, r0, #8
   1c0e8:	bl	11768 <memset@plt>
   1c0ec:	mov	lr, r6
   1c0f0:	ldr	r2, [fp, #20]
   1c0f4:	cmp	r4, #2
   1c0f8:	mov	r0, #0
   1c0fc:	ldr	r1, [sp, #196]	; 0xc4
   1c100:	stm	r2, {r0, r1}
   1c104:	bcc	1cfd0 <ftello64@plt+0xb748>
   1c108:	ldr	r0, [sp, #52]	; 0x34
   1c10c:	ldrb	r0, [r0, #28]
   1c110:	ands	r0, r0, #16
   1c114:	bne	1cfd0 <ftello64@plt+0xb748>
   1c118:	ldrb	r1, [lr, #88]	; 0x58
   1c11c:	mov	r0, #0
   1c120:	tst	r1, #1
   1c124:	mov	r1, #0
   1c128:	beq	1c13c <ftello64@plt+0xa8b4>
   1c12c:	ldr	r2, [lr, #76]	; 0x4c
   1c130:	mov	r1, #0
   1c134:	cmp	r2, #0
   1c138:	movwgt	r1, #1
   1c13c:	ldr	r2, [sp, #52]	; 0x34
   1c140:	cmp	r1, #0
   1c144:	mov	r1, #0
   1c148:	ldr	r7, [r2]
   1c14c:	movw	r2, #64616	; 0xfc68
   1c150:	movt	r2, #2
   1c154:	vldr	d16, [r2]
   1c158:	ldr	r2, [r2, #8]
   1c15c:	str	r2, [fp, #-40]	; 0xffffffd8
   1c160:	sub	r2, fp, #192	; 0xc0
   1c164:	add	r6, r2, #12
   1c168:	mov	r2, #16
   1c16c:	vstr	d16, [fp, #-48]	; 0xffffffd0
   1c170:	str	r6, [fp, #-184]	; 0xffffff48
   1c174:	str	r2, [fp, #-188]	; 0xffffff44
   1c178:	str	r0, [fp, #-192]	; 0xffffff40
   1c17c:	beq	1c19c <ftello64@plt+0xa914>
   1c180:	mov	r0, #48	; 0x30
   1c184:	bl	2ce24 <ftello64@plt+0x1b59c>
   1c188:	cmp	r0, #0
   1c18c:	str	r0, [fp, #-40]	; 0xffffffd8
   1c190:	beq	1cfec <ftello64@plt+0xb764>
   1c194:	ldr	r0, [fp, #-192]	; 0xffffff40
   1c198:	sub	r1, fp, #48	; 0x30
   1c19c:	ldr	sl, [r7, #72]	; 0x48
   1c1a0:	cmp	r0, r4
   1c1a4:	str	r1, [sp, #88]	; 0x58
   1c1a8:	str	r6, [sp, #72]	; 0x48
   1c1ac:	str	r7, [sp, #76]	; 0x4c
   1c1b0:	bcs	1c29c <ftello64@plt+0xaa14>
   1c1b4:	sub	r0, fp, #192	; 0xc0
   1c1b8:	mov	r1, r4
   1c1bc:	mov	r2, r6
   1c1c0:	mov	r3, #8
   1c1c4:	bl	2cf80 <ftello64@plt+0x1b6f8>
   1c1c8:	cmp	r0, #0
   1c1cc:	bne	1c2a0 <ftello64@plt+0xaa18>
   1c1d0:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c1d4:	ldr	r1, [sp, #72]	; 0x48
   1c1d8:	cmp	r0, r1
   1c1dc:	beq	1c1e4 <ftello64@plt+0xa95c>
   1c1e0:	bl	15df0 <ftello64@plt+0x4568>
   1c1e4:	ldr	r0, [sp, #72]	; 0x48
   1c1e8:	mov	sl, #12
   1c1ec:	str	r0, [fp, #-184]	; 0xffffff48
   1c1f0:	mov	r0, #16
   1c1f4:	str	r0, [fp, #-188]	; 0xffffff44
   1c1f8:	mov	r0, #0
   1c1fc:	str	r0, [fp, #-192]	; 0xffffff40
   1c200:	ldr	r0, [sp, #88]	; 0x58
   1c204:	cmp	r0, #0
   1c208:	beq	1d104 <ftello64@plt+0xb87c>
   1c20c:	ldr	r0, [sp, #88]	; 0x58
   1c210:	ldr	r1, [r0]
   1c214:	ldr	r0, [r0, #8]
   1c218:	cmp	r1, #1
   1c21c:	blt	1d220 <ftello64@plt+0xb998>
   1c220:	ldr	r4, [sp, #88]	; 0x58
   1c224:	mov	r5, #0
   1c228:	mov	r6, #0
   1c22c:	add	r0, r0, r5
   1c230:	ldr	r0, [r0, #20]
   1c234:	bl	15df0 <ftello64@plt+0x4568>
   1c238:	ldr	r0, [r4, #8]
   1c23c:	add	r0, r0, r5
   1c240:	ldr	r0, [r0, #8]
   1c244:	bl	15df0 <ftello64@plt+0x4568>
   1c248:	ldr	r1, [r4]
   1c24c:	ldr	r0, [r4, #8]
   1c250:	add	r6, r6, #1
   1c254:	add	r5, r5, #24
   1c258:	cmp	r6, r1
   1c25c:	blt	1c22c <ftello64@plt+0xa9a4>
   1c260:	b	1d220 <ftello64@plt+0xb998>
   1c264:	ldr	r1, [r3, #8]
   1c268:	cmp	r1, #0
   1c26c:	beq	1c27c <ftello64@plt+0xa9f4>
   1c270:	ldrsb	r1, [r4, #28]
   1c274:	cmp	r1, #0
   1c278:	bmi	1a6e4 <ftello64@plt+0x8e5c>
   1c27c:	mov	r0, #0
   1c280:	cmp	r6, #0
   1c284:	str	r0, [sp, #72]	; 0x48
   1c288:	beq	1cfe4 <ftello64@plt+0xb75c>
   1c28c:	cmp	ip, #0
   1c290:	mov	r6, #0
   1c294:	bne	1d158 <ftello64@plt+0xb8d0>
   1c298:	b	1a6e8 <ftello64@plt+0x8e60>
   1c29c:	str	r4, [fp, #-192]	; 0xffffff40
   1c2a0:	ldr	r6, [fp, #20]
   1c2a4:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c2a8:	lsl	r2, r4, #3
   1c2ac:	str	r2, [sp, #64]	; 0x40
   1c2b0:	mov	r1, r6
   1c2b4:	str	r0, [sp, #68]	; 0x44
   1c2b8:	bl	1157c <memcpy@plt>
   1c2bc:	ldr	r3, [r6]
   1c2c0:	ldr	r0, [r6, #4]
   1c2c4:	mov	r6, #0
   1c2c8:	cmp	r3, r0
   1c2cc:	ble	1c374 <ftello64@plt+0xaaec>
   1c2d0:	mov	r0, r6
   1c2d4:	bl	15df0 <ftello64@plt+0x4568>
   1c2d8:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c2dc:	ldr	r6, [sp, #72]	; 0x48
   1c2e0:	cmp	r0, r6
   1c2e4:	beq	1c2ec <ftello64@plt+0xaa64>
   1c2e8:	bl	15df0 <ftello64@plt+0x4568>
   1c2ec:	str	r6, [fp, #-184]	; 0xffffff48
   1c2f0:	ldr	r6, [sp, #88]	; 0x58
   1c2f4:	ldr	lr, [sp, #96]	; 0x60
   1c2f8:	mov	r0, #16
   1c2fc:	str	r0, [fp, #-188]	; 0xffffff44
   1c300:	mov	r0, #0
   1c304:	str	r0, [fp, #-192]	; 0xffffff40
   1c308:	cmp	r6, #0
   1c30c:	beq	1cfd0 <ftello64@plt+0xb748>
   1c310:	ldr	r1, [r6]
   1c314:	ldr	r0, [r6, #8]
   1c318:	mov	r7, lr
   1c31c:	cmp	r1, #1
   1c320:	blt	1c360 <ftello64@plt+0xaad8>
   1c324:	mov	r4, #0
   1c328:	mov	r5, #0
   1c32c:	add	r0, r0, r4
   1c330:	ldr	r0, [r0, #20]
   1c334:	bl	15df0 <ftello64@plt+0x4568>
   1c338:	ldr	r0, [r6, #8]
   1c33c:	add	r0, r0, r4
   1c340:	ldr	r0, [r0, #8]
   1c344:	bl	15df0 <ftello64@plt+0x4568>
   1c348:	ldr	r1, [r6]
   1c34c:	ldr	r0, [r6, #8]
   1c350:	add	r5, r5, #1
   1c354:	add	r4, r4, #24
   1c358:	cmp	r5, r1
   1c35c:	blt	1c32c <ftello64@plt+0xaaa4>
   1c360:	bl	15df0 <ftello64@plt+0x4568>
   1c364:	ldr	r5, [sp, #32]
   1c368:	ldr	r4, [sp, #84]	; 0x54
   1c36c:	mov	lr, r7
   1c370:	b	1cfd0 <ftello64@plt+0xb748>
   1c374:	ldr	r0, [fp, #20]
   1c378:	mov	r8, #1
   1c37c:	mov	ip, #0
   1c380:	mov	r6, #0
   1c384:	mov	lr, #0
   1c388:	add	r0, r0, #4
   1c38c:	str	r0, [sp, #52]	; 0x34
   1c390:	lsl	r0, r4, #4
   1c394:	str	r0, [sp, #44]	; 0x2c
   1c398:	mov	r0, #0
   1c39c:	str	r0, [sp, #60]	; 0x3c
   1c3a0:	ldr	r0, [sp, #76]	; 0x4c
   1c3a4:	ldr	r0, [r0]
   1c3a8:	add	r1, r0, sl, lsl #3
   1c3ac:	ldr	r7, [r1, #4]
   1c3b0:	uxtb	r2, r7
   1c3b4:	cmp	r2, #9
   1c3b8:	beq	1c3e8 <ftello64@plt+0xab60>
   1c3bc:	cmp	r2, #8
   1c3c0:	bne	1c470 <ftello64@plt+0xabe8>
   1c3c4:	ldr	r0, [r0, sl, lsl #3]
   1c3c8:	add	r0, r0, #1
   1c3cc:	cmp	r0, r4
   1c3d0:	bge	1c470 <ftello64@plt+0xabe8>
   1c3d4:	ldr	r1, [fp, #20]
   1c3d8:	str	r3, [r1, r0, lsl #3]!
   1c3dc:	mvn	r0, #0
   1c3e0:	str	r0, [r1, #4]
   1c3e4:	b	1c470 <ftello64@plt+0xabe8>
   1c3e8:	ldr	r0, [r0, sl, lsl #3]
   1c3ec:	add	r0, r0, #1
   1c3f0:	cmp	r0, r4
   1c3f4:	bge	1c470 <ftello64@plt+0xabe8>
   1c3f8:	ldr	r1, [fp, #20]
   1c3fc:	ldr	r2, [r1, r0, lsl #3]
   1c400:	cmp	r2, r3
   1c404:	bge	1c418 <ftello64@plt+0xab90>
   1c408:	add	r0, r1, r0, lsl #3
   1c40c:	str	r3, [r0, #4]
   1c410:	ldr	r0, [sp, #68]	; 0x44
   1c414:	b	1c438 <ftello64@plt+0xabb0>
   1c418:	tst	r7, #524288	; 0x80000
   1c41c:	beq	1c464 <ftello64@plt+0xabdc>
   1c420:	ldr	r1, [sp, #68]	; 0x44
   1c424:	ldr	r1, [r1, r0, lsl #3]
   1c428:	cmn	r1, #1
   1c42c:	beq	1c464 <ftello64@plt+0xabdc>
   1c430:	ldr	r0, [fp, #20]
   1c434:	ldr	r1, [sp, #68]	; 0x44
   1c438:	ldr	r2, [sp, #64]	; 0x40
   1c43c:	str	r6, [sp, #48]	; 0x30
   1c440:	mov	r7, r3
   1c444:	mov	r6, ip
   1c448:	str	lr, [sp, #56]	; 0x38
   1c44c:	bl	1157c <memcpy@plt>
   1c450:	mov	ip, r6
   1c454:	ldr	lr, [sp, #56]	; 0x38
   1c458:	ldr	r6, [sp, #48]	; 0x30
   1c45c:	mov	r3, r7
   1c460:	b	1c470 <ftello64@plt+0xabe8>
   1c464:	ldr	r1, [fp, #20]
   1c468:	add	r0, r1, r0, lsl #3
   1c46c:	str	r3, [r0, #4]
   1c470:	ldr	r0, [fp, #20]
   1c474:	ldr	r0, [r0, #4]
   1c478:	cmp	r3, r0
   1c47c:	ldreq	r0, [sp, #200]	; 0xc8
   1c480:	cmpeq	sl, r0
   1c484:	beq	1c4f0 <ftello64@plt+0xac68>
   1c488:	ldr	r0, [sp, #88]	; 0x58
   1c48c:	cmp	r0, #0
   1c490:	beq	1c5c0 <ftello64@plt+0xad38>
   1c494:	cmp	lr, #1
   1c498:	blt	1c5c0 <ftello64@plt+0xad38>
   1c49c:	mov	r0, lr
   1c4a0:	mov	lr, r6
   1c4a4:	subs	r1, r0, #1
   1c4a8:	str	r0, [sp, #56]	; 0x38
   1c4ac:	beq	1c4d8 <ftello64@plt+0xac50>
   1c4b0:	mov	r0, #0
   1c4b4:	add	r2, r0, r1
   1c4b8:	lsr	r6, r2, #1
   1c4bc:	ldr	r7, [ip, r6, lsl #2]
   1c4c0:	cmp	r7, sl
   1c4c4:	addlt	r0, r8, r2, lsr #1
   1c4c8:	movge	r1, r6
   1c4cc:	cmp	r0, r1
   1c4d0:	bcc	1c4b4 <ftello64@plt+0xac2c>
   1c4d4:	b	1c4dc <ftello64@plt+0xac54>
   1c4d8:	mov	r0, #0
   1c4dc:	ldr	r0, [ip, r0, lsl #2]
   1c4e0:	mov	r6, lr
   1c4e4:	ldr	lr, [sp, #56]	; 0x38
   1c4e8:	cmp	r0, sl
   1c4ec:	bne	1c5c0 <ftello64@plt+0xad38>
   1c4f0:	ldr	r7, [sp, #88]	; 0x58
   1c4f4:	cmp	r7, #0
   1c4f8:	beq	1cf34 <ftello64@plt+0xb6ac>
   1c4fc:	ldr	r1, [sp, #52]	; 0x34
   1c500:	mov	r0, r4
   1c504:	b	1c514 <ftello64@plt+0xac8c>
   1c508:	subs	r0, r0, #1
   1c50c:	add	r1, r1, #8
   1c510:	beq	1cf34 <ftello64@plt+0xb6ac>
   1c514:	ldr	r2, [r1, #-4]
   1c518:	cmp	r2, #0
   1c51c:	bmi	1c508 <ftello64@plt+0xac80>
   1c520:	ldr	r2, [r1]
   1c524:	cmn	r2, #1
   1c528:	bne	1c508 <ftello64@plt+0xac80>
   1c52c:	ldr	r0, [r7]
   1c530:	cmp	r0, #0
   1c534:	beq	1cf34 <ftello64@plt+0xb6ac>
   1c538:	sub	r0, r0, #1
   1c53c:	mov	sl, r4
   1c540:	mov	r9, r6
   1c544:	ldr	r6, [sp, #64]	; 0x40
   1c548:	str	r0, [r7]
   1c54c:	add	r5, r0, r0, lsl #1
   1c550:	ldr	r4, [r7, #8]
   1c554:	mov	r2, r6
   1c558:	ldr	r0, [r4, r5, lsl #3]!
   1c55c:	ldr	r1, [r4, #8]
   1c560:	str	r0, [sp, #80]	; 0x50
   1c564:	ldr	r0, [fp, #20]
   1c568:	bl	1157c <memcpy@plt>
   1c56c:	ldr	r0, [r4, #8]
   1c570:	mov	r2, r6
   1c574:	add	r1, r0, sl, lsl #3
   1c578:	ldr	r0, [sp, #68]	; 0x44
   1c57c:	bl	1157c <memcpy@plt>
   1c580:	mov	r0, r9
   1c584:	bl	15df0 <ftello64@plt+0x4568>
   1c588:	ldr	r0, [r7, #8]
   1c58c:	add	r0, r0, r5, lsl #3
   1c590:	ldr	r0, [r0, #8]
   1c594:	bl	15df0 <ftello64@plt+0x4568>
   1c598:	ldr	r0, [r7, #8]
   1c59c:	ldr	r3, [sp, #80]	; 0x50
   1c5a0:	add	r0, r0, r5, lsl #3
   1c5a4:	ldr	r5, [sp, #32]
   1c5a8:	ldr	r6, [r0, #20]
   1c5ac:	ldr	r1, [r0, #12]
   1c5b0:	ldr	sl, [r0, #4]
   1c5b4:	ldr	lr, [r0, #16]
   1c5b8:	mov	ip, r6
   1c5bc:	str	r1, [sp, #60]	; 0x3c
   1c5c0:	ldr	r4, [sp, #188]	; 0xbc
   1c5c4:	str	r3, [sp, #80]	; 0x50
   1c5c8:	ldr	r0, [r4]
   1c5cc:	add	r1, r0, sl, lsl #3
   1c5d0:	ldr	r1, [r1, #4]
   1c5d4:	tst	r1, #8
   1c5d8:	bne	1c670 <ftello64@plt+0xade8>
   1c5dc:	tst	r1, #1048576	; 0x100000
   1c5e0:	bne	1c6e8 <ftello64@plt+0xae60>
   1c5e4:	uxtb	r1, r1
   1c5e8:	cmp	r1, #4
   1c5ec:	bne	1c710 <ftello64@plt+0xae88>
   1c5f0:	ldr	r0, [r0, sl, lsl #3]
   1c5f4:	ldr	r1, [sp, #84]	; 0x54
   1c5f8:	mov	r7, #0
   1c5fc:	add	r0, r0, #1
   1c600:	cmp	r0, r1
   1c604:	bge	1c618 <ftello64@plt+0xad90>
   1c608:	ldr	r1, [fp, #20]
   1c60c:	ldr	r2, [r1, r0, lsl #3]!
   1c610:	ldr	r1, [r1, #4]
   1c614:	sub	r7, r1, r2
   1c618:	ldr	r1, [sp, #88]	; 0x58
   1c61c:	cmp	r1, #0
   1c620:	beq	1c9f8 <ftello64@plt+0xb170>
   1c624:	ldr	r1, [sp, #84]	; 0x54
   1c628:	cmp	r0, r1
   1c62c:	bge	1c668 <ftello64@plt+0xade0>
   1c630:	ldr	r2, [fp, #20]
   1c634:	ldr	r1, [r2, r0, lsl #3]
   1c638:	cmn	r1, #1
   1c63c:	beq	1c668 <ftello64@plt+0xade0>
   1c640:	add	r0, r2, r0, lsl #3
   1c644:	ldr	r0, [r0, #4]
   1c648:	cmn	r0, #1
   1c64c:	beq	1c668 <ftello64@plt+0xade0>
   1c650:	cmp	r7, #0
   1c654:	beq	1ca1c <ftello64@plt+0xb194>
   1c658:	ldr	r0, [sp, #132]	; 0x84
   1c65c:	sub	r0, r0, r3
   1c660:	cmp	r0, r7
   1c664:	bge	1cc7c <ftello64@plt+0xb3f4>
   1c668:	ldr	r7, [sp, #88]	; 0x58
   1c66c:	b	1c8f4 <ftello64@plt+0xb06c>
   1c670:	ldr	r0, [sp, #204]	; 0xcc
   1c674:	ldr	r4, [r4, #20]
   1c678:	cmp	lr, #1
   1c67c:	ldr	r0, [r0, r3, lsl #2]
   1c680:	str	r0, [sp, #100]	; 0x64
   1c684:	blt	1c6c8 <ftello64@plt+0xae40>
   1c688:	mov	r0, #0
   1c68c:	subs	r1, lr, #1
   1c690:	beq	1c6b4 <ftello64@plt+0xae2c>
   1c694:	add	r2, r0, r1
   1c698:	lsr	r3, r2, #1
   1c69c:	ldr	r7, [ip, r3, lsl #2]
   1c6a0:	cmp	r7, sl
   1c6a4:	addlt	r0, r8, r2, lsr #1
   1c6a8:	movge	r1, r3
   1c6ac:	cmp	r0, r1
   1c6b0:	bcc	1c694 <ftello64@plt+0xae0c>
   1c6b4:	ldr	r0, [ip, r0, lsl #2]
   1c6b8:	cmp	r0, sl
   1c6bc:	bne	1c6c8 <ftello64@plt+0xae40>
   1c6c0:	str	lr, [sp, #56]	; 0x38
   1c6c4:	b	1c808 <ftello64@plt+0xaf80>
   1c6c8:	ldr	r0, [sp, #60]	; 0x3c
   1c6cc:	cmp	r0, #0
   1c6d0:	beq	1c7dc <ftello64@plt+0xaf54>
   1c6d4:	cmp	lr, #0
   1c6d8:	bne	1ccd4 <ftello64@plt+0xb44c>
   1c6dc:	mov	r0, #1
   1c6e0:	str	sl, [ip]
   1c6e4:	b	1c804 <ftello64@plt+0xaf7c>
   1c6e8:	mov	r0, r4
   1c6ec:	mov	r1, sl
   1c6f0:	add	r2, sp, #104	; 0x68
   1c6f4:	mov	r9, ip
   1c6f8:	bl	27358 <ftello64@plt+0x15ad0>
   1c6fc:	ldr	r3, [sp, #80]	; 0x50
   1c700:	mov	r1, r0
   1c704:	cmp	r1, #0
   1c708:	mov	ip, r9
   1c70c:	bne	1c744 <ftello64@plt+0xaebc>
   1c710:	ldr	r0, [r4]
   1c714:	mov	r2, r3
   1c718:	mov	r7, r6
   1c71c:	mov	r6, ip
   1c720:	add	r1, r0, sl, lsl #3
   1c724:	add	r0, sp, #104	; 0x68
   1c728:	bl	276bc <ftello64@plt+0x15e34>
   1c72c:	ldr	r3, [sp, #80]	; 0x50
   1c730:	mov	ip, r6
   1c734:	mov	r6, r7
   1c738:	mov	r1, #1
   1c73c:	cmp	r0, #0
   1c740:	beq	1c8e8 <ftello64@plt+0xb060>
   1c744:	ldr	r0, [r4, #12]
   1c748:	ldr	r7, [sp, #88]	; 0x58
   1c74c:	add	r3, r1, r3
   1c750:	ldr	sl, [r0, sl, lsl #2]
   1c754:	cmp	r7, #0
   1c758:	beq	1c990 <ftello64@plt+0xb108>
   1c75c:	ldr	r0, [sp, #196]	; 0xc4
   1c760:	cmp	r3, r0
   1c764:	bgt	1c8f4 <ftello64@plt+0xb06c>
   1c768:	ldr	r0, [sp, #204]	; 0xcc
   1c76c:	ldr	r0, [r0, r3, lsl #2]
   1c770:	cmp	r0, #0
   1c774:	beq	1c8f4 <ftello64@plt+0xb06c>
   1c778:	ldr	r1, [r0, #8]
   1c77c:	cmp	r1, #1
   1c780:	blt	1c8f4 <ftello64@plt+0xb06c>
   1c784:	ldr	r0, [r0, #12]
   1c788:	mov	lr, ip
   1c78c:	mov	ip, r6
   1c790:	subs	r1, r1, #1
   1c794:	mov	r2, #0
   1c798:	beq	1c7c0 <ftello64@plt+0xaf38>
   1c79c:	mov	r2, #0
   1c7a0:	add	r4, r2, r1
   1c7a4:	lsr	r7, r4, #1
   1c7a8:	ldr	r6, [r0, r7, lsl #2]
   1c7ac:	cmp	r6, sl
   1c7b0:	addlt	r2, r8, r4, lsr #1
   1c7b4:	movge	r1, r7
   1c7b8:	cmp	r2, r1
   1c7bc:	bcc	1c7a0 <ftello64@plt+0xaf18>
   1c7c0:	ldr	r0, [r0, r2, lsl #2]
   1c7c4:	mov	r6, ip
   1c7c8:	mov	ip, lr
   1c7cc:	mov	lr, #0
   1c7d0:	cmp	r0, sl
   1c7d4:	beq	1cb98 <ftello64@plt+0xb310>
   1c7d8:	b	1c8e8 <ftello64@plt+0xb060>
   1c7dc:	mov	r0, #4
   1c7e0:	bl	2ce24 <ftello64@plt+0x1b59c>
   1c7e4:	cmp	r0, #0
   1c7e8:	beq	1d2c8 <ftello64@plt+0xba40>
   1c7ec:	mov	r6, r0
   1c7f0:	str	sl, [r0]
   1c7f4:	mov	r0, #1
   1c7f8:	str	r0, [sp, #60]	; 0x3c
   1c7fc:	mov	r0, #1
   1c800:	mov	ip, r6
   1c804:	str	r0, [sp, #56]	; 0x38
   1c808:	add	r0, sl, sl, lsl #1
   1c80c:	add	r1, r4, r0, lsl #2
   1c810:	ldr	lr, [r1, #4]
   1c814:	cmp	lr, #1
   1c818:	blt	1c8e8 <ftello64@plt+0xb060>
   1c81c:	ldr	r0, [sp, #100]	; 0x64
   1c820:	str	ip, [sp, #40]	; 0x28
   1c824:	ldr	ip, [r1, #8]
   1c828:	str	r6, [sp, #48]	; 0x30
   1c82c:	mov	r6, #0
   1c830:	ldr	r2, [r0, #8]
   1c834:	mvn	r0, #0
   1c838:	str	r0, [sp, #92]	; 0x5c
   1c83c:	sub	sl, r2, #1
   1c840:	cmp	r2, #1
   1c844:	bge	1c864 <ftello64@plt+0xafdc>
   1c848:	b	1c850 <ftello64@plt+0xafc8>
   1c84c:	ldr	r5, [sp, #32]
   1c850:	add	r6, r6, #1
   1c854:	cmp	r6, lr
   1c858:	beq	1c8c4 <ftello64@plt+0xb03c>
   1c85c:	cmp	r2, #1
   1c860:	blt	1c850 <ftello64@plt+0xafc8>
   1c864:	ldr	r0, [sp, #100]	; 0x64
   1c868:	ldr	r4, [ip, r6, lsl #2]
   1c86c:	mov	r5, #0
   1c870:	cmp	sl, #0
   1c874:	ldr	r7, [r0, #12]
   1c878:	beq	1c8a0 <ftello64@plt+0xb018>
   1c87c:	mov	r3, sl
   1c880:	add	r0, r5, r3
   1c884:	lsr	r1, r0, #1
   1c888:	ldr	r9, [r7, r1, lsl #2]
   1c88c:	cmp	r9, r4
   1c890:	addlt	r5, r8, r0, lsr #1
   1c894:	movge	r3, r1
   1c898:	cmp	r5, r3
   1c89c:	bcc	1c880 <ftello64@plt+0xaff8>
   1c8a0:	ldr	r0, [r7, r5, lsl #2]
   1c8a4:	cmp	r0, r4
   1c8a8:	bne	1c84c <ftello64@plt+0xafc4>
   1c8ac:	ldr	r0, [sp, #92]	; 0x5c
   1c8b0:	ldr	r5, [sp, #32]
   1c8b4:	cmn	r0, #1
   1c8b8:	bne	1c9a0 <ftello64@plt+0xb118>
   1c8bc:	str	r4, [sp, #92]	; 0x5c
   1c8c0:	b	1c850 <ftello64@plt+0xafc8>
   1c8c4:	ldr	r6, [sp, #48]	; 0x30
   1c8c8:	ldr	r3, [sp, #80]	; 0x50
   1c8cc:	ldr	ip, [sp, #40]	; 0x28
   1c8d0:	ldr	lr, [sp, #56]	; 0x38
   1c8d4:	ldr	sl, [sp, #92]	; 0x5c
   1c8d8:	cmn	sl, #1
   1c8dc:	bgt	1cba0 <ftello64@plt+0xb318>
   1c8e0:	cmn	sl, #2
   1c8e4:	beq	1d22c <ftello64@plt+0xb9a4>
   1c8e8:	ldr	r7, [sp, #88]	; 0x58
   1c8ec:	cmp	r7, #0
   1c8f0:	beq	1d18c <ftello64@plt+0xb904>
   1c8f4:	ldr	r0, [r7]
   1c8f8:	cmp	r0, #0
   1c8fc:	beq	1d164 <ftello64@plt+0xb8dc>
   1c900:	sub	r0, r0, #1
   1c904:	mov	sl, r6
   1c908:	ldr	r6, [sp, #64]	; 0x40
   1c90c:	ldr	r9, [fp, #20]
   1c910:	str	r0, [r7]
   1c914:	add	r5, r0, r0, lsl #1
   1c918:	ldr	r4, [r7, #8]
   1c91c:	mov	r2, r6
   1c920:	ldr	r0, [r4, r5, lsl #3]!
   1c924:	ldr	r1, [r4, #8]
   1c928:	str	r0, [sp, #80]	; 0x50
   1c92c:	mov	r0, r9
   1c930:	bl	1157c <memcpy@plt>
   1c934:	ldr	r0, [r4, #8]
   1c938:	ldr	r4, [sp, #84]	; 0x54
   1c93c:	mov	r2, r6
   1c940:	add	r1, r0, r4, lsl #3
   1c944:	ldr	r0, [sp, #68]	; 0x44
   1c948:	bl	1157c <memcpy@plt>
   1c94c:	mov	r0, sl
   1c950:	bl	15df0 <ftello64@plt+0x4568>
   1c954:	ldr	r0, [r7, #8]
   1c958:	add	r0, r0, r5, lsl #3
   1c95c:	ldr	r0, [r0, #8]
   1c960:	bl	15df0 <ftello64@plt+0x4568>
   1c964:	ldr	r0, [r7, #8]
   1c968:	ldr	r3, [sp, #80]	; 0x50
   1c96c:	add	r0, r0, r5, lsl #3
   1c970:	ldr	r5, [sp, #32]
   1c974:	ldr	r6, [r0, #20]
   1c978:	ldr	r1, [r0, #12]
   1c97c:	ldr	sl, [r0, #4]
   1c980:	ldr	lr, [r0, #16]
   1c984:	mov	ip, r6
   1c988:	str	r1, [sp, #60]	; 0x3c
   1c98c:	b	1cba8 <ftello64@plt+0xb320>
   1c990:	mov	lr, #0
   1c994:	cmn	sl, #1
   1c998:	bgt	1cba0 <ftello64@plt+0xb318>
   1c99c:	b	1c8e0 <ftello64@plt+0xb058>
   1c9a0:	ldr	lr, [sp, #56]	; 0x38
   1c9a4:	ldr	sl, [sp, #88]	; 0x58
   1c9a8:	ldr	r6, [sp, #48]	; 0x30
   1c9ac:	ldr	r3, [sp, #80]	; 0x50
   1c9b0:	ldr	ip, [sp, #40]	; 0x28
   1c9b4:	cmp	lr, #1
   1c9b8:	blt	1ca64 <ftello64@plt+0xb1dc>
   1c9bc:	mov	r0, lr
   1c9c0:	mov	r9, lr
   1c9c4:	mov	r0, #0
   1c9c8:	subs	r1, lr, #1
   1c9cc:	beq	1ca3c <ftello64@plt+0xb1b4>
   1c9d0:	ldr	lr, [sp, #92]	; 0x5c
   1c9d4:	add	r2, r0, r1
   1c9d8:	lsr	r6, r2, #1
   1c9dc:	ldr	r7, [ip, r6, lsl #2]
   1c9e0:	cmp	r7, lr
   1c9e4:	addlt	r0, r8, r2, lsr #1
   1c9e8:	movge	r1, r6
   1c9ec:	cmp	r0, r1
   1c9f0:	bcc	1c9d4 <ftello64@plt+0xb14c>
   1c9f4:	b	1ca40 <ftello64@plt+0xb1b8>
   1c9f8:	cmp	r7, #0
   1c9fc:	beq	1ca1c <ftello64@plt+0xb194>
   1ca00:	ldr	r0, [r4, #12]
   1ca04:	add	r3, r7, r3
   1ca08:	mov	lr, #0
   1ca0c:	ldr	sl, [r0, sl, lsl #2]
   1ca10:	cmn	sl, #1
   1ca14:	bgt	1cba0 <ftello64@plt+0xb318>
   1ca18:	b	1c8e0 <ftello64@plt+0xb058>
   1ca1c:	ldr	r0, [sp, #60]	; 0x3c
   1ca20:	cmp	r0, #0
   1ca24:	beq	1cbbc <ftello64@plt+0xb334>
   1ca28:	cmp	lr, #0
   1ca2c:	bne	1ce00 <ftello64@plt+0xb578>
   1ca30:	str	sl, [ip]
   1ca34:	mov	r2, #1
   1ca38:	b	1cbe8 <ftello64@plt+0xb360>
   1ca3c:	ldr	lr, [sp, #92]	; 0x5c
   1ca40:	ldr	r0, [ip, r0, lsl #2]
   1ca44:	ldr	r6, [sp, #48]	; 0x30
   1ca48:	cmp	r0, lr
   1ca4c:	mov	lr, r9
   1ca50:	bne	1ca64 <ftello64@plt+0xb1dc>
   1ca54:	mov	sl, r4
   1ca58:	cmn	sl, #1
   1ca5c:	bgt	1cba0 <ftello64@plt+0xb318>
   1ca60:	b	1c8e0 <ftello64@plt+0xb058>
   1ca64:	cmp	sl, #0
   1ca68:	beq	1c8d4 <ftello64@plt+0xb04c>
   1ca6c:	ldr	r6, [sl]
   1ca70:	ldr	r0, [sl, #4]
   1ca74:	add	r1, r6, #1
   1ca78:	cmp	r1, r0
   1ca7c:	str	r1, [sl]
   1ca80:	bne	1cab4 <ftello64@plt+0xb22c>
   1ca84:	ldr	r0, [sl, #8]
   1ca88:	add	r1, r1, r1, lsl #1
   1ca8c:	lsl	r1, r1, #4
   1ca90:	bl	2ce54 <ftello64@plt+0x1b5cc>
   1ca94:	cmp	r0, #0
   1ca98:	beq	1d228 <ftello64@plt+0xb9a0>
   1ca9c:	str	r0, [sl, #8]
   1caa0:	ldr	r3, [sp, #80]	; 0x50
   1caa4:	ldr	r1, [sl, #4]
   1caa8:	lsl	r1, r1, #1
   1caac:	str	r1, [sl, #4]
   1cab0:	b	1cab8 <ftello64@plt+0xb230>
   1cab4:	ldr	r0, [sl, #8]
   1cab8:	add	r6, r6, r6, lsl #1
   1cabc:	str	r3, [r0, r6, lsl #3]!
   1cac0:	str	r4, [r0, #4]
   1cac4:	ldr	r0, [sp, #44]	; 0x2c
   1cac8:	bl	2ce24 <ftello64@plt+0x1b59c>
   1cacc:	ldr	r1, [sl, #8]
   1cad0:	cmp	r0, #0
   1cad4:	add	r4, r1, r6, lsl #3
   1cad8:	str	r0, [r4, #8]!
   1cadc:	beq	1d228 <ftello64@plt+0xb9a0>
   1cae0:	ldr	r5, [sp, #64]	; 0x40
   1cae4:	ldr	r1, [fp, #20]
   1cae8:	mov	r2, r5
   1caec:	bl	1157c <memcpy@plt>
   1caf0:	ldr	r0, [r4]
   1caf4:	ldr	r1, [sp, #84]	; 0x54
   1caf8:	mov	r2, r5
   1cafc:	add	r0, r0, r1, lsl #3
   1cb00:	ldr	r1, [sp, #68]	; 0x44
   1cb04:	bl	1157c <memcpy@plt>
   1cb08:	ldr	r0, [sl, #8]
   1cb0c:	ldr	lr, [sp, #56]	; 0x38
   1cb10:	add	r7, r0, r6, lsl #3
   1cb14:	cmp	lr, #1
   1cb18:	mov	r6, r7
   1cb1c:	str	lr, [r6, #16]!
   1cb20:	sub	r5, r6, #4
   1cb24:	blt	1cb74 <ftello64@plt+0xb2ec>
   1cb28:	lsl	r4, lr, #2
   1cb2c:	str	lr, [r5]
   1cb30:	mov	r0, r4
   1cb34:	bl	2ce24 <ftello64@plt+0x1b59c>
   1cb38:	ldr	sl, [sp, #92]	; 0x5c
   1cb3c:	cmp	r0, #0
   1cb40:	str	r0, [r7, #20]
   1cb44:	beq	1d2d0 <ftello64@plt+0xba48>
   1cb48:	ldr	r6, [sp, #48]	; 0x30
   1cb4c:	mov	r2, r4
   1cb50:	mov	r1, r6
   1cb54:	bl	1157c <memcpy@plt>
   1cb58:	ldr	r5, [sp, #32]
   1cb5c:	ldr	r3, [sp, #80]	; 0x50
   1cb60:	ldr	ip, [sp, #40]	; 0x28
   1cb64:	ldr	lr, [sp, #56]	; 0x38
   1cb68:	cmn	sl, #1
   1cb6c:	bgt	1cba0 <ftello64@plt+0xb318>
   1cb70:	b	1c8e0 <ftello64@plt+0xb058>
   1cb74:	mov	r0, #0
   1cb78:	ldr	r6, [sp, #48]	; 0x30
   1cb7c:	ldr	r3, [sp, #80]	; 0x50
   1cb80:	ldr	ip, [sp, #40]	; 0x28
   1cb84:	ldr	sl, [sp, #92]	; 0x5c
   1cb88:	str	r0, [r5]
   1cb8c:	str	r0, [r5, #4]
   1cb90:	str	r0, [r5, #8]
   1cb94:	ldr	r5, [sp, #32]
   1cb98:	cmn	sl, #1
   1cb9c:	ble	1c8e0 <ftello64@plt+0xb058>
   1cba0:	ldr	r4, [sp, #84]	; 0x54
   1cba4:	ldr	r9, [fp, #20]
   1cba8:	ldr	r0, [r9, #4]
   1cbac:	ldr	r9, [fp, #16]
   1cbb0:	cmp	r3, r0
   1cbb4:	ble	1c3a0 <ftello64@plt+0xab18>
   1cbb8:	b	1c2d0 <ftello64@plt+0xaa48>
   1cbbc:	mov	r0, #4
   1cbc0:	bl	2ce24 <ftello64@plt+0x1b59c>
   1cbc4:	cmp	r0, #0
   1cbc8:	beq	1d2c8 <ftello64@plt+0xba40>
   1cbcc:	ldr	r3, [sp, #80]	; 0x50
   1cbd0:	mov	r6, r0
   1cbd4:	str	sl, [r0]
   1cbd8:	mov	r0, #1
   1cbdc:	mov	r2, #1
   1cbe0:	str	r0, [sp, #60]	; 0x3c
   1cbe4:	mov	ip, r6
   1cbe8:	ldr	r0, [sp, #204]	; 0xcc
   1cbec:	ldr	r0, [r0, r3, lsl #2]
   1cbf0:	ldr	r1, [r0, #8]
   1cbf4:	cmp	r1, #1
   1cbf8:	blt	1c710 <ftello64@plt+0xae88>
   1cbfc:	str	r2, [sp, #56]	; 0x38
   1cc00:	ldr	r2, [r4, #20]
   1cc04:	str	r7, [sp, #100]	; 0x64
   1cc08:	add	r7, sl, sl, lsl #1
   1cc0c:	ldr	lr, [r0, #12]
   1cc10:	mov	r9, ip
   1cc14:	str	r6, [sp, #48]	; 0x30
   1cc18:	add	r2, r2, r7, lsl #2
   1cc1c:	ldr	r2, [r2, #8]
   1cc20:	ldr	r2, [r2]
   1cc24:	str	r2, [sp, #92]	; 0x5c
   1cc28:	subs	r2, r1, #1
   1cc2c:	mov	r1, #0
   1cc30:	beq	1cc5c <ftello64@plt+0xb3d4>
   1cc34:	ldr	ip, [sp, #92]	; 0x5c
   1cc38:	add	r0, r1, r2
   1cc3c:	lsr	r7, r0, #1
   1cc40:	ldr	r6, [lr, r7, lsl #2]
   1cc44:	cmp	r6, ip
   1cc48:	addlt	r1, r8, r0, lsr #1
   1cc4c:	movge	r2, r7
   1cc50:	cmp	r1, r2
   1cc54:	bcc	1cc38 <ftello64@plt+0xb3b0>
   1cc58:	b	1cc60 <ftello64@plt+0xb3d8>
   1cc5c:	ldr	ip, [sp, #92]	; 0x5c
   1cc60:	ldr	r0, [lr, r1, lsl #2]
   1cc64:	ldr	r6, [sp, #48]	; 0x30
   1cc68:	ldr	r1, [sp, #100]	; 0x64
   1cc6c:	cmp	r0, ip
   1cc70:	bne	1c704 <ftello64@plt+0xae7c>
   1cc74:	mov	ip, r9
   1cc78:	b	1c8d0 <ftello64@plt+0xb048>
   1cc7c:	ldr	r2, [sp, #108]	; 0x6c
   1cc80:	str	r6, [sp, #48]	; 0x30
   1cc84:	mov	r6, ip
   1cc88:	mov	r9, r3
   1cc8c:	add	r0, r2, r1
   1cc90:	add	r1, r2, r3
   1cc94:	mov	r2, r7
   1cc98:	bl	11708 <bcmp@plt>
   1cc9c:	cmp	r0, #0
   1cca0:	beq	1ccb4 <ftello64@plt+0xb42c>
   1cca4:	mov	ip, r6
   1cca8:	ldr	r7, [sp, #88]	; 0x58
   1ccac:	ldr	r6, [sp, #48]	; 0x30
   1ccb0:	b	1c8f4 <ftello64@plt+0xb06c>
   1ccb4:	ldr	r0, [r4, #12]
   1ccb8:	add	r9, r7, r9
   1ccbc:	mov	ip, r6
   1ccc0:	ldr	r7, [sp, #88]	; 0x58
   1ccc4:	ldr	r6, [sp, #48]	; 0x30
   1ccc8:	mov	r3, r9
   1cccc:	ldr	sl, [r0, sl, lsl #2]
   1ccd0:	b	1c75c <ftello64@plt+0xaed4>
   1ccd4:	ldr	r1, [sp, #60]	; 0x3c
   1ccd8:	mov	r9, ip
   1ccdc:	mov	r0, r6
   1cce0:	str	lr, [sp, #56]	; 0x38
   1cce4:	cmp	r1, lr
   1cce8:	bne	1cd1c <ftello64@plt+0xb494>
   1ccec:	ldr	r1, [sp, #60]	; 0x3c
   1ccf0:	lsl	r1, r1, #3
   1ccf4:	bl	2ce54 <ftello64@plt+0x1b5cc>
   1ccf8:	cmp	r0, #0
   1ccfc:	mov	ip, r9
   1cd00:	beq	1d22c <ftello64@plt+0xb9a4>
   1cd04:	mov	r1, r0
   1cd08:	ldr	r0, [sp, #60]	; 0x3c
   1cd0c:	mov	r9, r1
   1cd10:	lsl	r0, r0, #1
   1cd14:	str	r0, [sp, #60]	; 0x3c
   1cd18:	mov	r0, r1
   1cd1c:	ldr	r1, [r9]
   1cd20:	cmp	r1, sl
   1cd24:	ble	1cda8 <ftello64@plt+0xb520>
   1cd28:	ldr	ip, [sp, #56]	; 0x38
   1cd2c:	cmp	ip, #1
   1cd30:	blt	1cde0 <ftello64@plt+0xb558>
   1cd34:	ldr	r5, [sp, #56]	; 0x38
   1cd38:	ands	r1, r5, #3
   1cd3c:	sub	r2, r5, #1
   1cd40:	beq	1cd68 <ftello64@plt+0xb4e0>
   1cd44:	ldr	r5, [sp, #56]	; 0x38
   1cd48:	add	r7, r9, r5, lsl #2
   1cd4c:	mov	r3, r7
   1cd50:	ldr	r6, [r3, #-4]!
   1cd54:	subs	r1, r1, #1
   1cd58:	sub	r5, r5, #1
   1cd5c:	str	r6, [r7]
   1cd60:	mov	r7, r3
   1cd64:	bne	1cd50 <ftello64@plt+0xb4c8>
   1cd68:	mov	ip, #0
   1cd6c:	cmp	r2, #3
   1cd70:	bcc	1cde0 <ftello64@plt+0xb558>
   1cd74:	add	r2, r9, r5, lsl #2
   1cd78:	sub	r2, r2, #8
   1cd7c:	ldr	r6, [r2]
   1cd80:	ldr	r1, [r2, #4]
   1cd84:	ldmdb	r2, {r3, r7}
   1cd88:	sub	r5, r5, #4
   1cd8c:	cmp	r5, #0
   1cd90:	stmda	r2, {r3, r7}
   1cd94:	str	r6, [r2, #4]
   1cd98:	str	r1, [r2, #8]
   1cd9c:	sub	r2, r2, #16
   1cda0:	bgt	1cd7c <ftello64@plt+0xb4f4>
   1cda4:	b	1cde0 <ftello64@plt+0xb558>
   1cda8:	ldr	ip, [sp, #56]	; 0x38
   1cdac:	add	r3, r9, ip, lsl #2
   1cdb0:	ldr	r2, [r3, #-4]
   1cdb4:	cmp	r2, sl
   1cdb8:	ble	1cde0 <ftello64@plt+0xb558>
   1cdbc:	ldr	r1, [sp, #56]	; 0x38
   1cdc0:	sub	r1, r1, #2
   1cdc4:	str	r2, [r3]
   1cdc8:	sub	r1, r1, #1
   1cdcc:	ldr	r2, [r3, #-8]
   1cdd0:	sub	r3, r3, #4
   1cdd4:	cmp	r2, sl
   1cdd8:	bgt	1cdc4 <ftello64@plt+0xb53c>
   1cddc:	add	ip, r1, #2
   1cde0:	ldr	r1, [sp, #56]	; 0x38
   1cde4:	ldr	r5, [sp, #32]
   1cde8:	str	sl, [r9, ip, lsl #2]
   1cdec:	mov	ip, r9
   1cdf0:	mov	r6, r0
   1cdf4:	add	r1, r1, #1
   1cdf8:	str	r1, [sp, #56]	; 0x38
   1cdfc:	b	1c808 <ftello64@plt+0xaf80>
   1ce00:	ldr	r1, [sp, #60]	; 0x3c
   1ce04:	mov	r9, ip
   1ce08:	mov	r0, r6
   1ce0c:	str	r7, [sp, #100]	; 0x64
   1ce10:	str	lr, [sp, #56]	; 0x38
   1ce14:	cmp	r1, lr
   1ce18:	bne	1ce4c <ftello64@plt+0xb5c4>
   1ce1c:	ldr	r1, [sp, #60]	; 0x3c
   1ce20:	lsl	r1, r1, #3
   1ce24:	bl	2ce54 <ftello64@plt+0x1b5cc>
   1ce28:	cmp	r0, #0
   1ce2c:	mov	ip, r9
   1ce30:	beq	1d22c <ftello64@plt+0xb9a4>
   1ce34:	mov	r1, r0
   1ce38:	ldr	r0, [sp, #60]	; 0x3c
   1ce3c:	mov	r9, r1
   1ce40:	lsl	r0, r0, #1
   1ce44:	str	r0, [sp, #60]	; 0x3c
   1ce48:	mov	r0, r1
   1ce4c:	ldr	r1, [r9]
   1ce50:	cmp	r1, sl
   1ce54:	ble	1ced8 <ftello64@plt+0xb650>
   1ce58:	ldr	ip, [sp, #56]	; 0x38
   1ce5c:	cmp	ip, #1
   1ce60:	blt	1cf10 <ftello64@plt+0xb688>
   1ce64:	ldr	r5, [sp, #56]	; 0x38
   1ce68:	ands	r1, r5, #3
   1ce6c:	sub	r2, r5, #1
   1ce70:	beq	1ce98 <ftello64@plt+0xb610>
   1ce74:	ldr	r5, [sp, #56]	; 0x38
   1ce78:	add	r7, r9, r5, lsl #2
   1ce7c:	mov	r3, r7
   1ce80:	ldr	r6, [r3, #-4]!
   1ce84:	subs	r1, r1, #1
   1ce88:	sub	r5, r5, #1
   1ce8c:	str	r6, [r7]
   1ce90:	mov	r7, r3
   1ce94:	bne	1ce80 <ftello64@plt+0xb5f8>
   1ce98:	mov	ip, #0
   1ce9c:	cmp	r2, #3
   1cea0:	bcc	1cf10 <ftello64@plt+0xb688>
   1cea4:	add	r2, r9, r5, lsl #2
   1cea8:	sub	r2, r2, #8
   1ceac:	ldr	r6, [r2]
   1ceb0:	ldr	r1, [r2, #4]
   1ceb4:	ldmdb	r2, {r3, r7}
   1ceb8:	sub	r5, r5, #4
   1cebc:	cmp	r5, #0
   1cec0:	stmda	r2, {r3, r7}
   1cec4:	str	r6, [r2, #4]
   1cec8:	str	r1, [r2, #8]
   1cecc:	sub	r2, r2, #16
   1ced0:	bgt	1ceac <ftello64@plt+0xb624>
   1ced4:	b	1cf10 <ftello64@plt+0xb688>
   1ced8:	ldr	ip, [sp, #56]	; 0x38
   1cedc:	add	r3, r9, ip, lsl #2
   1cee0:	ldr	r2, [r3, #-4]
   1cee4:	cmp	r2, sl
   1cee8:	ble	1cf10 <ftello64@plt+0xb688>
   1ceec:	ldr	r1, [sp, #56]	; 0x38
   1cef0:	sub	r1, r1, #2
   1cef4:	str	r2, [r3]
   1cef8:	sub	r1, r1, #1
   1cefc:	ldr	r2, [r3, #-8]
   1cf00:	sub	r3, r3, #4
   1cf04:	cmp	r2, sl
   1cf08:	bgt	1cef4 <ftello64@plt+0xb66c>
   1cf0c:	add	ip, r1, #2
   1cf10:	ldr	r2, [sp, #56]	; 0x38
   1cf14:	ldr	r5, [sp, #32]
   1cf18:	ldr	r3, [sp, #80]	; 0x50
   1cf1c:	ldr	r7, [sp, #100]	; 0x64
   1cf20:	str	sl, [r9, ip, lsl #2]
   1cf24:	mov	ip, r9
   1cf28:	mov	r6, r0
   1cf2c:	add	r2, r2, #1
   1cf30:	b	1cbe8 <ftello64@plt+0xb360>
   1cf34:	mov	r0, r6
   1cf38:	bl	15df0 <ftello64@plt+0x4568>
   1cf3c:	ldr	r0, [fp, #-184]	; 0xffffff48
   1cf40:	ldr	r6, [sp, #72]	; 0x48
   1cf44:	cmp	r0, r6
   1cf48:	beq	1cf50 <ftello64@plt+0xb6c8>
   1cf4c:	bl	15df0 <ftello64@plt+0x4568>
   1cf50:	ldr	lr, [sp, #96]	; 0x60
   1cf54:	mov	r0, #16
   1cf58:	str	r6, [fp, #-184]	; 0xffffff48
   1cf5c:	cmp	r7, #0
   1cf60:	str	r0, [fp, #-188]	; 0xffffff44
   1cf64:	mov	r0, #0
   1cf68:	str	r0, [fp, #-192]	; 0xffffff40
   1cf6c:	beq	1cfd0 <ftello64@plt+0xb748>
   1cf70:	ldr	r1, [r7]
   1cf74:	ldr	r0, [r7, #8]
   1cf78:	mov	r6, lr
   1cf7c:	cmp	r1, #1
   1cf80:	blt	1cfc0 <ftello64@plt+0xb738>
   1cf84:	mov	r4, #0
   1cf88:	mov	r5, #0
   1cf8c:	add	r0, r0, r4
   1cf90:	ldr	r0, [r0, #20]
   1cf94:	bl	15df0 <ftello64@plt+0x4568>
   1cf98:	ldr	r0, [r7, #8]
   1cf9c:	add	r0, r0, r4
   1cfa0:	ldr	r0, [r0, #8]
   1cfa4:	bl	15df0 <ftello64@plt+0x4568>
   1cfa8:	ldr	r1, [r7]
   1cfac:	ldr	r0, [r7, #8]
   1cfb0:	add	r5, r5, #1
   1cfb4:	add	r4, r4, #24
   1cfb8:	cmp	r5, r1
   1cfbc:	blt	1cf8c <ftello64@plt+0xb704>
   1cfc0:	bl	15df0 <ftello64@plt+0x4568>
   1cfc4:	ldr	r5, [sp, #32]
   1cfc8:	ldr	r4, [sp, #84]	; 0x54
   1cfcc:	mov	lr, r6
   1cfd0:	ldr	r0, [fp, #20]
   1cfd4:	ldrb	r1, [sp, #180]	; 0xb4
   1cfd8:	mov	r2, r9
   1cfdc:	add	r0, r0, #4
   1cfe0:	b	1d04c <ftello64@plt+0xb7c4>
   1cfe4:	mov	r6, #0
   1cfe8:	b	1a6e8 <ftello64@plt+0x8e60>
   1cfec:	mov	sl, #12
   1cff0:	b	1d104 <ftello64@plt+0xb87c>
   1cff4:	ldr	r7, [sp, #132]	; 0x84
   1cff8:	ldr	r6, [sp, #28]
   1cffc:	ldr	ip, [sp, #116]	; 0x74
   1d000:	cmp	r3, r7
   1d004:	mov	r5, r6
   1d008:	addne	r5, ip, r3, lsl #2
   1d00c:	ldr	r3, [r5]
   1d010:	str	r3, [r0, #-4]
   1d014:	ldr	r5, [r0]
   1d018:	cmp	r5, r7
   1d01c:	addne	r6, ip, r5, lsl #2
   1d020:	ldr	r5, [sp, #32]
   1d024:	ldr	r7, [r6]
   1d028:	str	r7, [r0]
   1d02c:	ldr	r6, [fp, #-200]	; 0xffffff38
   1d030:	add	r3, r3, r6
   1d034:	add	r7, r7, r6
   1d038:	stmda	r0, {r3, r7}
   1d03c:	sub	r2, r2, #1
   1d040:	add	r0, r0, #8
   1d044:	cmp	r5, r2
   1d048:	beq	1d068 <ftello64@plt+0xb7e0>
   1d04c:	ldr	r3, [r0, #-4]
   1d050:	cmn	r3, #1
   1d054:	beq	1d03c <ftello64@plt+0xb7b4>
   1d058:	cmp	r1, #0
   1d05c:	bne	1cff4 <ftello64@plt+0xb76c>
   1d060:	ldr	r7, [r0]
   1d064:	b	1d02c <ftello64@plt+0xb7a4>
   1d068:	cmp	r5, #1
   1d06c:	blt	1d08c <ftello64@plt+0xb804>
   1d070:	ldr	r0, [fp, #20]
   1d074:	lsl	r2, r5, #3
   1d078:	mov	r1, #255	; 0xff
   1d07c:	add	r0, r0, r4, lsl #3
   1d080:	mov	r4, lr
   1d084:	bl	11768 <memset@plt>
   1d088:	mov	lr, r4
   1d08c:	ldr	r0, [lr, #132]	; 0x84
   1d090:	mov	sl, #0
   1d094:	cmp	r0, #0
   1d098:	beq	1d104 <ftello64@plt+0xb87c>
   1d09c:	ldr	r1, [sp, #84]	; 0x54
   1d0a0:	cmp	r1, #2
   1d0a4:	bcc	1d104 <ftello64@plt+0xb87c>
   1d0a8:	ldr	r1, [sp, #32]
   1d0ac:	ldr	r2, [fp, #16]
   1d0b0:	ldr	r6, [fp, #20]
   1d0b4:	mvn	r1, r1
   1d0b8:	add	r1, r1, r2
   1d0bc:	mov	r2, #0
   1d0c0:	b	1d0d0 <ftello64@plt+0xb848>
   1d0c4:	add	r2, r2, #1
   1d0c8:	cmp	r1, r2
   1d0cc:	beq	1d100 <ftello64@plt+0xb878>
   1d0d0:	ldr	r3, [r0, r2, lsl #2]
   1d0d4:	cmp	r2, r3
   1d0d8:	beq	1d0c4 <ftello64@plt+0xb83c>
   1d0dc:	add	r3, r6, r3, lsl #3
   1d0e0:	add	r7, r6, r2, lsl #3
   1d0e4:	ldr	r3, [r3, #8]
   1d0e8:	str	r3, [r7, #8]
   1d0ec:	ldr	r3, [r0, r2, lsl #2]
   1d0f0:	add	r3, r6, r3, lsl #3
   1d0f4:	ldr	r3, [r3, #12]
   1d0f8:	str	r3, [r7, #12]
   1d0fc:	b	1d0c4 <ftello64@plt+0xb83c>
   1d100:	mov	sl, #0
   1d104:	ldr	r0, [sp, #204]	; 0xcc
   1d108:	bl	15df0 <ftello64@plt+0x4568>
   1d10c:	ldr	r0, [sp, #96]	; 0x60
   1d110:	ldr	r0, [r0, #76]	; 0x4c
   1d114:	cmp	r0, #0
   1d118:	beq	1d134 <ftello64@plt+0xb8ac>
   1d11c:	add	r0, sp, #104	; 0x68
   1d120:	bl	24a70 <ftello64@plt+0x131e8>
   1d124:	ldr	r0, [sp, #236]	; 0xec
   1d128:	bl	15df0 <ftello64@plt+0x4568>
   1d12c:	ldr	r0, [sp, #220]	; 0xdc
   1d130:	bl	15df0 <ftello64@plt+0x4568>
   1d134:	ldr	r0, [sp, #112]	; 0x70
   1d138:	bl	15df0 <ftello64@plt+0x4568>
   1d13c:	ldr	r0, [sp, #116]	; 0x74
   1d140:	bl	15df0 <ftello64@plt+0x4568>
   1d144:	ldrb	r0, [sp, #179]	; 0xb3
   1d148:	cmp	r0, #0
   1d14c:	beq	1d158 <ftello64@plt+0xb8d0>
   1d150:	ldr	r0, [sp, #108]	; 0x6c
   1d154:	bl	15df0 <ftello64@plt+0x4568>
   1d158:	mov	r0, sl
   1d15c:	sub	sp, fp, #28
   1d160:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d164:	mov	r5, #0
   1d168:	b	1d190 <ftello64@plt+0xb908>
   1d16c:	mov	sl, r0
   1d170:	b	1d104 <ftello64@plt+0xb87c>
   1d174:	mov	r0, r7
   1d178:	bl	15df0 <ftello64@plt+0x4568>
   1d17c:	mov	r0, #0
   1d180:	bl	15df0 <ftello64@plt+0x4568>
   1d184:	mov	sl, #12
   1d188:	b	1d104 <ftello64@plt+0xb87c>
   1d18c:	mov	r5, #1
   1d190:	mov	r0, ip
   1d194:	bl	15df0 <ftello64@plt+0x4568>
   1d198:	ldr	r0, [fp, #-184]	; 0xffffff48
   1d19c:	ldr	r4, [sp, #72]	; 0x48
   1d1a0:	cmp	r0, r4
   1d1a4:	beq	1d1ac <ftello64@plt+0xb924>
   1d1a8:	bl	15df0 <ftello64@plt+0x4568>
   1d1ac:	mov	r0, #16
   1d1b0:	str	r4, [fp, #-184]	; 0xffffff48
   1d1b4:	mov	sl, #1
   1d1b8:	cmp	r5, #0
   1d1bc:	str	r0, [fp, #-188]	; 0xffffff44
   1d1c0:	mov	r0, #0
   1d1c4:	str	r0, [fp, #-192]	; 0xffffff40
   1d1c8:	bne	1d104 <ftello64@plt+0xb87c>
   1d1cc:	ldr	r0, [sp, #88]	; 0x58
   1d1d0:	ldr	r1, [r0]
   1d1d4:	ldr	r0, [r0, #8]
   1d1d8:	cmp	r1, #1
   1d1dc:	blt	1d220 <ftello64@plt+0xb998>
   1d1e0:	ldr	r4, [sp, #88]	; 0x58
   1d1e4:	mov	r5, #0
   1d1e8:	mov	r6, #0
   1d1ec:	add	r0, r0, r5
   1d1f0:	ldr	r0, [r0, #20]
   1d1f4:	bl	15df0 <ftello64@plt+0x4568>
   1d1f8:	ldr	r0, [r4, #8]
   1d1fc:	add	r0, r0, r5
   1d200:	ldr	r0, [r0, #8]
   1d204:	bl	15df0 <ftello64@plt+0x4568>
   1d208:	ldr	r1, [r4]
   1d20c:	ldr	r0, [r4, #8]
   1d210:	add	r6, r6, #1
   1d214:	add	r5, r5, #24
   1d218:	cmp	r6, r1
   1d21c:	blt	1d1ec <ftello64@plt+0xb964>
   1d220:	bl	15df0 <ftello64@plt+0x4568>
   1d224:	b	1d104 <ftello64@plt+0xb87c>
   1d228:	ldr	ip, [sp, #40]	; 0x28
   1d22c:	mov	r0, ip
   1d230:	bl	15df0 <ftello64@plt+0x4568>
   1d234:	ldr	r0, [fp, #-184]	; 0xffffff48
   1d238:	ldr	r4, [sp, #72]	; 0x48
   1d23c:	cmp	r0, r4
   1d240:	beq	1d248 <ftello64@plt+0xb9c0>
   1d244:	bl	15df0 <ftello64@plt+0x4568>
   1d248:	mov	r0, #16
   1d24c:	str	r4, [fp, #-184]	; 0xffffff48
   1d250:	mov	sl, #12
   1d254:	str	r0, [fp, #-188]	; 0xffffff44
   1d258:	mov	r0, #0
   1d25c:	str	r0, [fp, #-192]	; 0xffffff40
   1d260:	ldr	r0, [sp, #88]	; 0x58
   1d264:	cmp	r0, #0
   1d268:	beq	1d104 <ftello64@plt+0xb87c>
   1d26c:	ldr	r1, [r0]
   1d270:	ldr	r0, [r0, #8]
   1d274:	cmp	r1, #1
   1d278:	blt	1d220 <ftello64@plt+0xb998>
   1d27c:	ldr	r4, [sp, #88]	; 0x58
   1d280:	mov	r5, #0
   1d284:	mov	r6, #0
   1d288:	add	r0, r0, r5
   1d28c:	ldr	r0, [r0, #20]
   1d290:	bl	15df0 <ftello64@plt+0x4568>
   1d294:	ldr	r0, [r4, #8]
   1d298:	add	r0, r0, r5
   1d29c:	ldr	r0, [r0, #8]
   1d2a0:	bl	15df0 <ftello64@plt+0x4568>
   1d2a4:	ldr	r1, [r4]
   1d2a8:	ldr	r0, [r4, #8]
   1d2ac:	add	r6, r6, #1
   1d2b0:	add	r5, r5, #24
   1d2b4:	cmp	r6, r1
   1d2b8:	blt	1d288 <ftello64@plt+0xba00>
   1d2bc:	b	1d220 <ftello64@plt+0xb998>
   1d2c0:	mov	sl, #1
   1d2c4:	b	1d104 <ftello64@plt+0xb87c>
   1d2c8:	mov	ip, #0
   1d2cc:	b	1d22c <ftello64@plt+0xb9a4>
   1d2d0:	ldr	ip, [sp, #40]	; 0x28
   1d2d4:	mov	r0, #0
   1d2d8:	str	r0, [r6]
   1d2dc:	str	r0, [r5]
   1d2e0:	b	1d22c <ftello64@plt+0xb9a4>
   1d2e4:	push	{fp, lr}
   1d2e8:	mov	fp, sp
   1d2ec:	sub	sp, sp, #16
   1d2f0:	mov	ip, #1
   1d2f4:	str	r2, [sp, #4]
   1d2f8:	str	ip, [sp, #12]
   1d2fc:	mov	ip, #0
   1d300:	str	ip, [sp]
   1d304:	ldr	ip, [fp, #8]
   1d308:	str	ip, [sp, #8]
   1d30c:	bl	1d318 <ftello64@plt+0xba90>
   1d310:	mov	sp, fp
   1d314:	pop	{fp, pc}
   1d318:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d31c:	add	fp, sp, #28
   1d320:	sub	sp, sp, #60	; 0x3c
   1d324:	mvn	r4, #0
   1d328:	cmp	r3, #0
   1d32c:	bmi	1d4b4 <ftello64@plt+0xbc2c>
   1d330:	mov	r5, r3
   1d334:	mov	r8, r2
   1d338:	cmp	r3, r2
   1d33c:	bgt	1d4b4 <ftello64@plt+0xbc2c>
   1d340:	mov	r6, r0
   1d344:	ldr	r0, [fp, #8]
   1d348:	mov	sl, r1
   1d34c:	movw	r1, #0
   1d350:	mov	r9, r8
   1d354:	ldr	r7, [r6]
   1d358:	movt	r1, #0
   1d35c:	add	r0, r0, r5
   1d360:	cmp	r0, r8
   1d364:	bicle	r9, r0, r0, asr #31
   1d368:	movw	r0, #0
   1d36c:	movt	r0, #0
   1d370:	orrs	r4, r1, r0
   1d374:	beq	1d380 <ftello64@plt+0xbaf8>
   1d378:	add	r0, r7, #136	; 0x88
   1d37c:	bl	11558 <pthread_mutex_lock@plt>
   1d380:	ldrb	r0, [r6, #28]
   1d384:	ldr	r3, [fp, #16]
   1d388:	str	r6, [fp, #-32]	; 0xffffffe0
   1d38c:	cmp	r9, r5
   1d390:	ubfx	r1, r0, #5, #2
   1d394:	str	r7, [fp, #-36]	; 0xffffffdc
   1d398:	str	r4, [fp, #-40]	; 0xffffffd8
   1d39c:	str	sl, [sp, #44]	; 0x2c
   1d3a0:	str	r1, [sp, #40]	; 0x28
   1d3a4:	ble	1d3d8 <ftello64@plt+0xbb50>
   1d3a8:	tst	r0, #8
   1d3ac:	bne	1d3d8 <ftello64@plt+0xbb50>
   1d3b0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d3b4:	ldr	r1, [r1, #16]
   1d3b8:	cmp	r1, #0
   1d3bc:	beq	1d3d8 <ftello64@plt+0xbb50>
   1d3c0:	ldr	r4, [fp, #-32]	; 0xffffffe0
   1d3c4:	mov	r6, r3
   1d3c8:	mov	r0, r4
   1d3cc:	bl	19cb0 <ftello64@plt+0x8428>
   1d3d0:	ldrb	r0, [r4, #28]
   1d3d4:	mov	r3, r6
   1d3d8:	mov	sl, #1
   1d3dc:	mov	r2, #0
   1d3e0:	cmp	r3, #0
   1d3e4:	beq	1d434 <ftello64@plt+0xbbac>
   1d3e8:	ands	r1, r0, #16
   1d3ec:	bne	1d434 <ftello64@plt+0xbbac>
   1d3f0:	and	r0, r0, #6
   1d3f4:	cmp	r0, #4
   1d3f8:	bne	1d424 <ftello64@plt+0xbb9c>
   1d3fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d400:	ldr	sl, [r3]
   1d404:	ldr	r0, [r0, #24]
   1d408:	cmp	sl, r0
   1d40c:	bhi	1d42c <ftello64@plt+0xbba4>
   1d410:	cmp	sl, #1
   1d414:	bge	1d430 <ftello64@plt+0xbba8>
   1d418:	mov	sl, #1
   1d41c:	mov	r2, #0
   1d420:	b	1d434 <ftello64@plt+0xbbac>
   1d424:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d428:	ldr	r0, [r0, #24]
   1d42c:	add	sl, r0, #1
   1d430:	mov	r2, r3
   1d434:	lsl	r0, sl, #3
   1d438:	str	r2, [sp, #36]	; 0x24
   1d43c:	bl	2ce24 <ftello64@plt+0x1b59c>
   1d440:	cmp	r0, #0
   1d444:	beq	1d7d4 <ftello64@plt+0xbf4c>
   1d448:	mov	r6, r0
   1d44c:	ldr	r0, [fp, #12]
   1d450:	str	r9, [sp]
   1d454:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1d458:	ldr	r1, [sp, #44]	; 0x2c
   1d45c:	mov	r2, r8
   1d460:	mov	r3, r5
   1d464:	stmib	sp, {r0, sl}
   1d468:	ldr	r0, [sp, #40]	; 0x28
   1d46c:	str	r6, [sp, #12]
   1d470:	str	r0, [sp, #16]
   1d474:	mov	r0, r9
   1d478:	bl	1a60c <ftello64@plt+0x8d84>
   1d47c:	cmp	r0, #0
   1d480:	mov	r8, r6
   1d484:	beq	1d4c0 <ftello64@plt+0xbc38>
   1d488:	cmp	r0, #1
   1d48c:	mvn	r4, #1
   1d490:	mvneq	r4, #0
   1d494:	ldr	r6, [fp, #-40]	; 0xffffffd8
   1d498:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1d49c:	mov	r0, r8
   1d4a0:	bl	15df0 <ftello64@plt+0x4568>
   1d4a4:	cmp	r6, #0
   1d4a8:	beq	1d4b4 <ftello64@plt+0xbc2c>
   1d4ac:	add	r0, r5, #136	; 0x88
   1d4b0:	bl	114a4 <pthread_mutex_unlock@plt>
   1d4b4:	mov	r0, r4
   1d4b8:	sub	sp, fp, #28
   1d4bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d4c0:	ldr	lr, [sp, #36]	; 0x24
   1d4c4:	str	r5, [sp, #44]	; 0x2c
   1d4c8:	cmp	lr, #0
   1d4cc:	beq	1d7a8 <ftello64@plt+0xbf20>
   1d4d0:	ldrb	r0, [r9, #28]
   1d4d4:	add	r7, sl, #1
   1d4d8:	ubfx	r0, r0, #1, #2
   1d4dc:	cmp	r0, #1
   1d4e0:	beq	1d540 <ftello64@plt+0xbcb8>
   1d4e4:	cmp	r0, #0
   1d4e8:	bne	1d56c <ftello64@plt+0xbce4>
   1d4ec:	mov	r4, r8
   1d4f0:	lsl	r8, r7, #2
   1d4f4:	mov	r5, lr
   1d4f8:	mov	r0, r8
   1d4fc:	bl	2ce24 <ftello64@plt+0x1b59c>
   1d500:	mov	r6, #0
   1d504:	cmp	r0, #0
   1d508:	str	r0, [r5, #4]
   1d50c:	beq	1d7ec <ftello64@plt+0xbf64>
   1d510:	mov	r0, r8
   1d514:	bl	2ce24 <ftello64@plt+0x1b59c>
   1d518:	cmp	r0, #0
   1d51c:	mov	lr, r5
   1d520:	str	r0, [r5, #8]
   1d524:	beq	1d858 <ftello64@plt+0xbfd0>
   1d528:	str	r7, [lr]
   1d52c:	mov	r6, #1
   1d530:	mov	r8, r4
   1d534:	cmp	sl, #1
   1d538:	bge	1d57c <ftello64@plt+0xbcf4>
   1d53c:	b	1d55c <ftello64@plt+0xbcd4>
   1d540:	ldr	r0, [lr]
   1d544:	mov	r6, #1
   1d548:	cmp	r7, r0
   1d54c:	bhi	1d7f4 <ftello64@plt+0xbf6c>
   1d550:	mov	r7, r0
   1d554:	cmp	sl, #1
   1d558:	bge	1d57c <ftello64@plt+0xbcf4>
   1d55c:	mov	sl, #0
   1d560:	cmp	sl, r7
   1d564:	bcc	1d770 <ftello64@plt+0xbee8>
   1d568:	b	1d790 <ftello64@plt+0xbf08>
   1d56c:	ldr	r7, [lr]
   1d570:	mov	r6, #2
   1d574:	cmp	sl, #1
   1d578:	blt	1d55c <ftello64@plt+0xbcd4>
   1d57c:	ldr	r5, [lr, #4]
   1d580:	ldr	r4, [lr, #8]
   1d584:	mov	r2, #0
   1d588:	cmp	sl, #3
   1d58c:	str	r6, [sp, #40]	; 0x28
   1d590:	bhi	1d620 <ftello64@plt+0xbd98>
   1d594:	tst	sl, #1
   1d598:	mov	r3, r2
   1d59c:	beq	1d5b8 <ftello64@plt+0xbd30>
   1d5a0:	mov	r0, r8
   1d5a4:	orr	r3, r2, #1
   1d5a8:	ldr	r1, [r0, r2, lsl #3]!
   1d5ac:	str	r1, [r5, r2, lsl #2]
   1d5b0:	ldr	r0, [r0, #4]
   1d5b4:	str	r0, [r4, r2, lsl #2]
   1d5b8:	orr	r0, r2, #1
   1d5bc:	cmp	sl, r0
   1d5c0:	beq	1d760 <ftello64@plt+0xbed8>
   1d5c4:	add	r2, r3, #1
   1d5c8:	add	ip, r8, r3, lsl #3
   1d5cc:	sub	r0, sl, r3
   1d5d0:	mov	r6, #0
   1d5d4:	add	r1, r5, r2, lsl #2
   1d5d8:	add	r2, r4, r2, lsl #2
   1d5dc:	add	r7, ip, #12
   1d5e0:	ldr	r4, [r7, #-12]
   1d5e4:	add	r5, r1, r6
   1d5e8:	subs	r0, r0, #2
   1d5ec:	str	r4, [r5, #-4]
   1d5f0:	add	r4, ip, r6, lsl #1
   1d5f4:	add	r5, r2, r6
   1d5f8:	ldr	r3, [r4, #4]
   1d5fc:	str	r3, [r5, #-4]
   1d600:	ldr	r3, [r4, #8]
   1d604:	str	r3, [r1, r6]
   1d608:	ldr	r3, [r7]
   1d60c:	add	r7, r7, #16
   1d610:	str	r3, [r2, r6]
   1d614:	add	r6, r6, #8
   1d618:	bne	1d5e0 <ftello64@plt+0xbd58>
   1d61c:	b	1d760 <ftello64@plt+0xbed8>
   1d620:	add	lr, r4, sl, lsl #2
   1d624:	add	r7, r8, sl, lsl #3
   1d628:	add	r6, r5, sl, lsl #2
   1d62c:	mov	r9, #0
   1d630:	mov	r1, #0
   1d634:	mov	r3, #0
   1d638:	mov	r0, #0
   1d63c:	mov	r2, #0
   1d640:	cmp	r8, lr
   1d644:	movwcc	r9, #1
   1d648:	cmp	r7, r4
   1d64c:	movwhi	r1, #1
   1d650:	cmp	r8, r6
   1d654:	movwcc	r3, #1
   1d658:	cmp	r7, r5
   1d65c:	mov	r7, #0
   1d660:	movwhi	r7, #1
   1d664:	cmp	r4, r6
   1d668:	mov	r6, #0
   1d66c:	movwcc	r6, #1
   1d670:	cmp	r5, lr
   1d674:	movwcc	r0, #1
   1d678:	tst	r0, r6
   1d67c:	andseq	r0, r7, r3
   1d680:	bne	1d70c <ftello64@plt+0xbe84>
   1d684:	ands	r0, r1, r9
   1d688:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1d68c:	ldr	lr, [sp, #36]	; 0x24
   1d690:	bne	1d594 <ftello64@plt+0xbd0c>
   1d694:	bic	r0, sl, #3
   1d698:	mov	r1, #1
   1d69c:	str	r4, [sp, #32]
   1d6a0:	str	r0, [sp, #28]
   1d6a4:	subs	r0, r0, #4
   1d6a8:	add	r0, r1, r0, lsr #2
   1d6ac:	and	r1, r0, #1
   1d6b0:	str	r1, [sp, #24]
   1d6b4:	beq	1d718 <ftello64@plt+0xbe90>
   1d6b8:	sub	r6, r0, r1
   1d6bc:	mov	r1, r4
   1d6c0:	mov	r3, #0
   1d6c4:	mov	r7, #64	; 0x40
   1d6c8:	mov	r0, #32
   1d6cc:	mov	lr, r5
   1d6d0:	mov	r4, r8
   1d6d4:	mov	r9, r8
   1d6d8:	add	ip, r9, #32
   1d6dc:	vld2.32	{d16-d19}, [r9], r7
   1d6e0:	add	r8, lr, #16
   1d6e4:	add	r2, r1, #16
   1d6e8:	subs	r6, r6, #2
   1d6ec:	add	r3, r3, #8
   1d6f0:	vst1.32	{d16-d17}, [lr], r0
   1d6f4:	vst1.32	{d18-d19}, [r1], r0
   1d6f8:	vld2.32	{d16-d19}, [ip]
   1d6fc:	vst1.32	{d16-d17}, [r8]
   1d700:	vst1.32	{d18-d19}, [r2]
   1d704:	bne	1d6d8 <ftello64@plt+0xbe50>
   1d708:	b	1d720 <ftello64@plt+0xbe98>
   1d70c:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1d710:	ldr	lr, [sp, #36]	; 0x24
   1d714:	b	1d594 <ftello64@plt+0xbd0c>
   1d718:	mov	r4, r8
   1d71c:	mov	r3, #0
   1d720:	ldr	r0, [sp, #24]
   1d724:	mov	r8, r4
   1d728:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1d72c:	ldr	lr, [sp, #36]	; 0x24
   1d730:	ldr	r4, [sp, #32]
   1d734:	cmp	r0, #0
   1d738:	beq	1d754 <ftello64@plt+0xbecc>
   1d73c:	add	r0, r8, r3, lsl #3
   1d740:	vld2.32	{d16-d19}, [r0]
   1d744:	add	r0, r5, r3, lsl #2
   1d748:	vst1.32	{d16-d17}, [r0]
   1d74c:	add	r0, r4, r3, lsl #2
   1d750:	vst1.32	{d18-d19}, [r0]
   1d754:	ldr	r2, [sp, #28]
   1d758:	cmp	sl, r2
   1d75c:	bne	1d594 <ftello64@plt+0xbd0c>
   1d760:	ldr	r7, [lr]
   1d764:	ldr	r6, [sp, #40]	; 0x28
   1d768:	cmp	sl, r7
   1d76c:	bcs	1d790 <ftello64@plt+0xbf08>
   1d770:	ldmib	lr, {r0, r1}
   1d774:	mvn	r2, #0
   1d778:	str	r2, [r1, sl, lsl #2]
   1d77c:	str	r2, [r0, sl, lsl #2]
   1d780:	add	sl, sl, #1
   1d784:	ldr	r3, [lr]
   1d788:	cmp	sl, r3
   1d78c:	bcc	1d778 <ftello64@plt+0xbef0>
   1d790:	ldrb	r0, [r9, #28]
   1d794:	cmp	r6, #0
   1d798:	and	r0, r0, #249	; 0xf9
   1d79c:	orr	r0, r0, r6, lsl #1
   1d7a0:	strb	r0, [r9, #28]
   1d7a4:	beq	1d7cc <ftello64@plt+0xbf44>
   1d7a8:	ldr	r0, [fp, #20]
   1d7ac:	cmp	r0, #0
   1d7b0:	beq	1d7c4 <ftello64@plt+0xbf3c>
   1d7b4:	ldr	r0, [r8, #4]
   1d7b8:	ldr	r1, [sp, #44]	; 0x2c
   1d7bc:	sub	r4, r0, r1
   1d7c0:	b	1d494 <ftello64@plt+0xbc0c>
   1d7c4:	ldr	r4, [r8]
   1d7c8:	b	1d494 <ftello64@plt+0xbc0c>
   1d7cc:	mvn	r4, #1
   1d7d0:	b	1d494 <ftello64@plt+0xbc0c>
   1d7d4:	ldr	r6, [fp, #-40]	; 0xffffffd8
   1d7d8:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1d7dc:	mvn	r4, #1
   1d7e0:	cmp	r6, #0
   1d7e4:	bne	1d4ac <ftello64@plt+0xbc24>
   1d7e8:	b	1d4b4 <ftello64@plt+0xbc2c>
   1d7ec:	mov	r8, r4
   1d7f0:	b	1d790 <ftello64@plt+0xbf08>
   1d7f4:	ldr	r0, [lr, #4]
   1d7f8:	mov	r4, r8
   1d7fc:	lsl	r8, r7, #2
   1d800:	mov	r1, r8
   1d804:	bl	2ce54 <ftello64@plt+0x1b5cc>
   1d808:	mov	r6, #0
   1d80c:	cmp	r0, #0
   1d810:	beq	1d870 <ftello64@plt+0xbfe8>
   1d814:	mov	r5, r0
   1d818:	ldr	r0, [sp, #36]	; 0x24
   1d81c:	mov	r1, r8
   1d820:	ldr	r0, [r0, #8]
   1d824:	bl	2ce54 <ftello64@plt+0x1b5cc>
   1d828:	cmp	r0, #0
   1d82c:	beq	1d868 <ftello64@plt+0xbfe0>
   1d830:	ldr	lr, [sp, #36]	; 0x24
   1d834:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1d838:	mov	r8, r4
   1d83c:	mov	r6, #1
   1d840:	str	r7, [lr]
   1d844:	str	r5, [lr, #4]
   1d848:	str	r0, [lr, #8]
   1d84c:	cmp	sl, #1
   1d850:	bge	1d57c <ftello64@plt+0xbcf4>
   1d854:	b	1d55c <ftello64@plt+0xbcd4>
   1d858:	ldr	r0, [lr, #4]
   1d85c:	bl	15df0 <ftello64@plt+0x4568>
   1d860:	mov	r8, r4
   1d864:	b	1d790 <ftello64@plt+0xbf08>
   1d868:	mov	r0, r5
   1d86c:	bl	15df0 <ftello64@plt+0x4568>
   1d870:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1d874:	mov	r8, r4
   1d878:	b	1d790 <ftello64@plt+0xbf08>
   1d87c:	push	{fp, lr}
   1d880:	mov	fp, sp
   1d884:	sub	sp, sp, #16
   1d888:	mov	ip, #0
   1d88c:	str	r2, [sp, #4]
   1d890:	str	ip, [sp, #12]
   1d894:	ldr	ip, [fp, #12]
   1d898:	str	ip, [sp, #8]
   1d89c:	ldr	ip, [fp, #8]
   1d8a0:	str	ip, [sp]
   1d8a4:	bl	1d318 <ftello64@plt+0xba90>
   1d8a8:	mov	sp, fp
   1d8ac:	pop	{fp, pc}
   1d8b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d8b4:	add	fp, sp, #28
   1d8b8:	sub	sp, sp, #20
   1d8bc:	ldr	r4, [fp, #8]
   1d8c0:	mov	r8, r1
   1d8c4:	mov	r1, r0
   1d8c8:	mov	r6, r2
   1d8cc:	orr	r0, r4, r2
   1d8d0:	ldr	r2, [fp, #20]
   1d8d4:	orrs	r0, r0, r2
   1d8d8:	bmi	1d998 <ftello64@plt+0xc110>
   1d8dc:	adds	sl, r6, r4
   1d8e0:	bvs	1d998 <ftello64@plt+0xc110>
   1d8e4:	mov	r5, #0
   1d8e8:	cmp	r4, #1
   1d8ec:	blt	1d944 <ftello64@plt+0xc0bc>
   1d8f0:	mov	r9, r3
   1d8f4:	cmp	r6, #1
   1d8f8:	blt	1d94c <ftello64@plt+0xc0c4>
   1d8fc:	mov	r0, sl
   1d900:	mov	r5, r1
   1d904:	bl	2ce24 <ftello64@plt+0x1b59c>
   1d908:	cmp	r0, #0
   1d90c:	beq	1d998 <ftello64@plt+0xc110>
   1d910:	mov	r1, r8
   1d914:	mov	r2, r6
   1d918:	mov	r7, r0
   1d91c:	bl	1157c <memcpy@plt>
   1d920:	add	r0, r7, r6
   1d924:	mov	r1, r9
   1d928:	mov	r2, r4
   1d92c:	bl	1157c <memcpy@plt>
   1d930:	ldr	r2, [fp, #20]
   1d934:	mov	r1, r5
   1d938:	mov	r4, r7
   1d93c:	mov	r5, #0
   1d940:	b	1d954 <ftello64@plt+0xc0cc>
   1d944:	mov	r7, r8
   1d948:	b	1d950 <ftello64@plt+0xc0c8>
   1d94c:	mov	r7, r9
   1d950:	mov	r4, #0
   1d954:	ldr	r0, [fp, #16]
   1d958:	ldr	r3, [fp, #12]
   1d95c:	mov	r6, #1
   1d960:	str	r2, [sp, #4]
   1d964:	mov	r2, sl
   1d968:	str	r5, [sp]
   1d96c:	str	r6, [sp, #12]
   1d970:	str	r0, [sp, #8]
   1d974:	mov	r0, r1
   1d978:	mov	r1, r7
   1d97c:	bl	1d318 <ftello64@plt+0xba90>
   1d980:	mov	r5, r0
   1d984:	mov	r0, r4
   1d988:	bl	15df0 <ftello64@plt+0x4568>
   1d98c:	mov	r0, r5
   1d990:	sub	sp, fp, #28
   1d994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d998:	mvn	r0, #1
   1d99c:	sub	sp, fp, #28
   1d9a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d9a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d9a8:	add	fp, sp, #28
   1d9ac:	sub	sp, sp, #20
   1d9b0:	ldr	r4, [fp, #8]
   1d9b4:	mov	r8, r1
   1d9b8:	mov	r1, r0
   1d9bc:	mov	r6, r2
   1d9c0:	orr	r0, r4, r2
   1d9c4:	ldr	r2, [fp, #24]
   1d9c8:	orrs	r0, r0, r2
   1d9cc:	bmi	1da8c <ftello64@plt+0xc204>
   1d9d0:	adds	sl, r6, r4
   1d9d4:	bvs	1da8c <ftello64@plt+0xc204>
   1d9d8:	mov	r5, #0
   1d9dc:	cmp	r4, #1
   1d9e0:	blt	1da38 <ftello64@plt+0xc1b0>
   1d9e4:	mov	r9, r3
   1d9e8:	cmp	r6, #1
   1d9ec:	blt	1da40 <ftello64@plt+0xc1b8>
   1d9f0:	mov	r0, sl
   1d9f4:	mov	r5, r1
   1d9f8:	bl	2ce24 <ftello64@plt+0x1b59c>
   1d9fc:	cmp	r0, #0
   1da00:	beq	1da8c <ftello64@plt+0xc204>
   1da04:	mov	r1, r8
   1da08:	mov	r2, r6
   1da0c:	mov	r7, r0
   1da10:	bl	1157c <memcpy@plt>
   1da14:	add	r0, r7, r6
   1da18:	mov	r1, r9
   1da1c:	mov	r2, r4
   1da20:	bl	1157c <memcpy@plt>
   1da24:	ldr	r2, [fp, #24]
   1da28:	mov	r1, r5
   1da2c:	mov	r4, r7
   1da30:	mov	r5, #0
   1da34:	b	1da48 <ftello64@plt+0xc1c0>
   1da38:	mov	r7, r8
   1da3c:	b	1da44 <ftello64@plt+0xc1bc>
   1da40:	mov	r7, r9
   1da44:	mov	r4, #0
   1da48:	ldr	r0, [fp, #20]
   1da4c:	ldr	r6, [fp, #16]
   1da50:	ldr	r3, [fp, #12]
   1da54:	str	r2, [sp, #4]
   1da58:	mov	r2, sl
   1da5c:	str	r5, [sp, #12]
   1da60:	str	r0, [sp, #8]
   1da64:	mov	r0, r1
   1da68:	mov	r1, r7
   1da6c:	str	r6, [sp]
   1da70:	bl	1d318 <ftello64@plt+0xba90>
   1da74:	mov	r5, r0
   1da78:	mov	r0, r4
   1da7c:	bl	15df0 <ftello64@plt+0x4568>
   1da80:	mov	r0, r5
   1da84:	sub	sp, fp, #28
   1da88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da8c:	mvn	r0, #1
   1da90:	sub	sp, fp, #28
   1da94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da98:	ldrb	ip, [r0, #28]
   1da9c:	cmp	r2, #0
   1daa0:	bic	ip, ip, #6
   1daa4:	orrne	ip, ip, #2
   1daa8:	strb	ip, [r0, #28]
   1daac:	ldr	r0, [sp]
   1dab0:	moveq	r0, r2
   1dab4:	cmp	r2, #0
   1dab8:	moveq	r3, r2
   1dabc:	stm	r1, {r2, r3}
   1dac0:	str	r0, [r1, #8]
   1dac4:	bx	lr
   1dac8:	push	{r4, sl, fp, lr}
   1dacc:	add	fp, sp, #8
   1dad0:	mov	r4, r0
   1dad4:	ldr	r0, [r0, #24]
   1dad8:	bl	15df0 <ftello64@plt+0x4568>
   1dadc:	ldr	r0, [r4, #36]	; 0x24
   1dae0:	bl	15df0 <ftello64@plt+0x4568>
   1dae4:	ldr	r0, [r4, #40]	; 0x28
   1dae8:	add	r1, r4, #4
   1daec:	cmp	r0, r1
   1daf0:	beq	1db04 <ftello64@plt+0xc27c>
   1daf4:	ldr	r0, [r0, #8]
   1daf8:	bl	15df0 <ftello64@plt+0x4568>
   1dafc:	ldr	r0, [r4, #40]	; 0x28
   1db00:	bl	15df0 <ftello64@plt+0x4568>
   1db04:	ldr	r0, [r4, #12]
   1db08:	bl	15df0 <ftello64@plt+0x4568>
   1db0c:	ldr	r0, [r4, #48]	; 0x30
   1db10:	bl	15df0 <ftello64@plt+0x4568>
   1db14:	ldr	r0, [r4, #44]	; 0x2c
   1db18:	bl	15df0 <ftello64@plt+0x4568>
   1db1c:	mov	r0, r4
   1db20:	pop	{r4, sl, fp, lr}
   1db24:	b	15df0 <ftello64@plt+0x4568>
   1db28:	nop	{0}
   1db2c:	nop	{0}
   1db30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1db34:	add	fp, sp, #28
   1db38:	sub	sp, sp, #108	; 0x6c
   1db3c:	mov	r3, r0
   1db40:	ldrb	r0, [r0, #74]	; 0x4a
   1db44:	ldr	r9, [r3, #36]	; 0x24
   1db48:	ldr	r1, [r3, #48]	; 0x30
   1db4c:	ldr	r8, [r3, #28]
   1db50:	str	r3, [sp, #20]
   1db54:	cmp	r9, r1
   1db58:	movgt	r9, r1
   1db5c:	cmp	r0, #0
   1db60:	bne	1db7c <ftello64@plt+0xc2f4>
   1db64:	ldr	r0, [r3, #64]	; 0x40
   1db68:	cmp	r0, #0
   1db6c:	bne	1db7c <ftello64@plt+0xc2f4>
   1db70:	ldrb	r0, [r3, #76]	; 0x4c
   1db74:	cmp	r0, #0
   1db78:	beq	1db84 <ftello64@plt+0xc2fc>
   1db7c:	ldr	r7, [r3, #32]
   1db80:	b	1dd9c <ftello64@plt+0xc514>
   1db84:	cmp	r9, r8
   1db88:	ble	1dd74 <ftello64@plt+0xc4ec>
   1db8c:	add	r5, r3, #16
   1db90:	add	sl, sp, #32
   1db94:	str	r9, [sp, #16]
   1db98:	b	1dbb8 <ftello64@plt+0xc330>
   1db9c:	mov	r8, r9
   1dba0:	ldr	r9, [sp, #16]
   1dba4:	mov	r3, sl
   1dba8:	add	sl, sp, #32
   1dbac:	cmp	r9, r8
   1dbb0:	mov	r7, r8
   1dbb4:	ble	1e16c <ftello64@plt+0xc8e4>
   1dbb8:	ldr	r6, [r3, #24]
   1dbbc:	ldr	r4, [r3]
   1dbc0:	add	r0, r6, r8
   1dbc4:	ldrb	r7, [r4, r0]
   1dbc8:	tst	r7, #128	; 0x80
   1dbcc:	bne	1dc18 <ftello64@plt+0xc390>
   1dbd0:	mov	r0, r5
   1dbd4:	bl	115a0 <mbsinit@plt>
   1dbd8:	cmp	r0, #0
   1dbdc:	beq	1dc18 <ftello64@plt+0xc390>
   1dbe0:	mov	r0, r7
   1dbe4:	bl	1184c <towupper@plt>
   1dbe8:	cmp	r0, #128	; 0x80
   1dbec:	bcs	1dc0c <ftello64@plt+0xc384>
   1dbf0:	ldr	r3, [sp, #20]
   1dbf4:	ldr	r1, [r3, #4]
   1dbf8:	strb	r0, [r1, r8]
   1dbfc:	ldr	r1, [r3, #8]
   1dc00:	str	r0, [r1, r8, lsl #2]
   1dc04:	add	r8, r8, #1
   1dc08:	b	1dbac <ftello64@plt+0xc324>
   1dc0c:	ldr	r0, [sp, #20]
   1dc10:	ldr	r4, [r0]
   1dc14:	ldr	r6, [r0, #24]
   1dc18:	ldm	r5, {r0, r1}
   1dc1c:	str	r1, [fp, #-36]	; 0xffffffdc
   1dc20:	sub	r2, r9, r8
   1dc24:	mov	r3, r5
   1dc28:	str	r0, [fp, #-40]	; 0xffffffd8
   1dc2c:	add	r0, r4, r6
   1dc30:	add	r1, r0, r8
   1dc34:	add	r0, sp, #28
   1dc38:	bl	2d454 <ftello64@plt+0x1bbcc>
   1dc3c:	sub	r4, r0, #1
   1dc40:	mov	r6, r0
   1dc44:	cmn	r4, #4
   1dc48:	bhi	1dd28 <ftello64@plt+0xc4a0>
   1dc4c:	ldr	r0, [sp, #28]
   1dc50:	bl	1184c <towupper@plt>
   1dc54:	mov	r7, r0
   1dc58:	ldr	r0, [sp, #28]
   1dc5c:	cmp	r7, r0
   1dc60:	bne	1dc84 <ftello64@plt+0xc3fc>
   1dc64:	ldr	sl, [sp, #20]
   1dc68:	ldr	r1, [sl]
   1dc6c:	ldr	r2, [sl, #24]
   1dc70:	ldr	r0, [sl, #4]
   1dc74:	add	r1, r1, r2
   1dc78:	add	r0, r0, r8
   1dc7c:	add	r1, r1, r8
   1dc80:	b	1dcac <ftello64@plt+0xc424>
   1dc84:	mov	r0, sl
   1dc88:	mov	r1, r7
   1dc8c:	sub	r2, fp, #40	; 0x28
   1dc90:	bl	114e0 <wcrtomb@plt>
   1dc94:	cmp	r6, r0
   1dc98:	bne	1dd7c <ftello64@plt+0xc4f4>
   1dc9c:	mov	r1, sl
   1dca0:	ldr	sl, [sp, #20]
   1dca4:	ldr	r0, [sl, #4]
   1dca8:	add	r0, r0, r8
   1dcac:	mov	r2, r6
   1dcb0:	bl	1157c <memcpy@plt>
   1dcb4:	ldr	r0, [sl, #8]
   1dcb8:	add	r9, r8, #1
   1dcbc:	str	r7, [r0, r8, lsl #2]
   1dcc0:	add	r7, r6, r8
   1dcc4:	cmp	r9, r7
   1dcc8:	bge	1db9c <ftello64@plt+0xc314>
   1dccc:	add	r0, r0, r8, lsl #2
   1dcd0:	mvn	r1, #3
   1dcd4:	add	r2, r1, r6, lsl #2
   1dcd8:	mov	r1, #255	; 0xff
   1dcdc:	add	r0, r0, #4
   1dce0:	bl	11768 <memset@plt>
   1dce4:	sub	r0, r6, #2
   1dce8:	ands	r1, r4, #7
   1dcec:	add	sl, sp, #32
   1dcf0:	beq	1dd00 <ftello64@plt+0xc478>
   1dcf4:	subs	r1, r1, #1
   1dcf8:	add	r9, r9, #1
   1dcfc:	bne	1dcf4 <ftello64@plt+0xc46c>
   1dd00:	ldr	r3, [sp, #20]
   1dd04:	cmp	r0, #7
   1dd08:	bcc	1dd1c <ftello64@plt+0xc494>
   1dd0c:	add	r0, r6, r8
   1dd10:	sub	r0, r0, r9
   1dd14:	subs	r0, r0, #8
   1dd18:	bne	1dd14 <ftello64@plt+0xc48c>
   1dd1c:	ldr	r9, [sp, #16]
   1dd20:	mov	r8, r7
   1dd24:	b	1dbac <ftello64@plt+0xc324>
   1dd28:	ldr	r3, [sp, #20]
   1dd2c:	add	r0, r6, #1
   1dd30:	cmp	r0, #2
   1dd34:	bcc	1dd48 <ftello64@plt+0xc4c0>
   1dd38:	ldr	r0, [r3, #36]	; 0x24
   1dd3c:	ldr	r1, [r3, #48]	; 0x30
   1dd40:	cmp	r0, r1
   1dd44:	blt	1dd88 <ftello64@plt+0xc500>
   1dd48:	ldr	r0, [r3, #4]
   1dd4c:	cmn	r6, #1
   1dd50:	strb	r7, [r0, r8]
   1dd54:	ldr	r0, [r3, #8]
   1dd58:	str	r7, [r0, r8, lsl #2]
   1dd5c:	add	r8, r8, #1
   1dd60:	bne	1dbac <ftello64@plt+0xc324>
   1dd64:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dd68:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1dd6c:	stm	r5, {r0, r1}
   1dd70:	b	1dbac <ftello64@plt+0xc324>
   1dd74:	mov	r7, r8
   1dd78:	b	1e16c <ftello64@plt+0xc8e4>
   1dd7c:	ldr	r3, [sp, #20]
   1dd80:	mov	r7, r8
   1dd84:	b	1dda4 <ftello64@plt+0xc51c>
   1dd88:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dd8c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1dd90:	mov	r7, r8
   1dd94:	stm	r5, {r0, r1}
   1dd98:	b	1e16c <ftello64@plt+0xc8e4>
   1dd9c:	cmp	r8, r9
   1dda0:	bge	1e16c <ftello64@plt+0xc8e4>
   1dda4:	mov	r4, r3
   1dda8:	mov	sl, r9
   1ddac:	sub	r2, r9, r8
   1ddb0:	ldr	r0, [r4, #16]!
   1ddb4:	ldr	r1, [r4, #4]
   1ddb8:	str	r0, [fp, #-40]	; 0xffffffd8
   1ddbc:	str	r1, [fp, #-36]	; 0xffffffdc
   1ddc0:	ldr	r0, [r4, #48]	; 0x30
   1ddc4:	cmp	r0, #0
   1ddc8:	bne	1dee8 <ftello64@plt+0xc660>
   1ddcc:	ldr	r0, [r3]
   1ddd0:	ldr	r1, [r3, #24]
   1ddd4:	mov	r9, r7
   1ddd8:	add	r0, r0, r1
   1dddc:	add	r7, r0, r7
   1dde0:	add	r0, sp, #24
   1dde4:	mov	r1, r7
   1dde8:	mov	r3, r4
   1ddec:	bl	2d454 <ftello64@plt+0x1bbcc>
   1ddf0:	mov	r5, r0
   1ddf4:	sub	r0, r0, #1
   1ddf8:	cmn	r0, #4
   1ddfc:	str	r0, [sp, #16]
   1de00:	bhi	1df3c <ftello64@plt+0xc6b4>
   1de04:	ldr	r0, [sp, #24]
   1de08:	bl	1184c <towupper@plt>
   1de0c:	mov	r6, r0
   1de10:	ldr	r0, [sp, #24]
   1de14:	cmp	r6, r0
   1de18:	bne	1de28 <ftello64@plt+0xc5a0>
   1de1c:	ldr	r4, [sp, #20]
   1de20:	mov	r1, r7
   1de24:	b	1de48 <ftello64@plt+0xc5c0>
   1de28:	add	r0, sp, #32
   1de2c:	sub	r2, fp, #40	; 0x28
   1de30:	mov	r1, r6
   1de34:	bl	114e0 <wcrtomb@plt>
   1de38:	cmp	r0, r5
   1de3c:	bne	1dfbc <ftello64@plt+0xc734>
   1de40:	ldr	r4, [sp, #20]
   1de44:	add	r1, sp, #32
   1de48:	ldr	r0, [r4, #4]
   1de4c:	add	r0, r0, r8
   1de50:	mov	r2, r5
   1de54:	bl	1157c <memcpy@plt>
   1de58:	ldrb	r0, [r4, #76]	; 0x4c
   1de5c:	mov	r7, r9
   1de60:	mov	r9, sl
   1de64:	mov	r3, r4
   1de68:	cmp	r0, #0
   1de6c:	bne	1e070 <ftello64@plt+0xc7e8>
   1de70:	ldr	r0, [r3, #8]
   1de74:	add	r4, r5, r8
   1de78:	add	r7, r5, r7
   1de7c:	str	r6, [r0, r8, lsl #2]
   1de80:	add	r6, r8, #1
   1de84:	cmp	r6, r4
   1de88:	bge	1dee0 <ftello64@plt+0xc658>
   1de8c:	mvn	r1, #3
   1de90:	add	r0, r0, r6, lsl #2
   1de94:	add	r2, r1, r5, lsl #2
   1de98:	mov	r1, #255	; 0xff
   1de9c:	bl	11768 <memset@plt>
   1dea0:	ldr	r1, [sp, #16]
   1dea4:	sub	r0, r5, #2
   1dea8:	ands	r1, r1, #7
   1deac:	beq	1debc <ftello64@plt+0xc634>
   1deb0:	subs	r1, r1, #1
   1deb4:	add	r6, r6, #1
   1deb8:	bne	1deb0 <ftello64@plt+0xc628>
   1debc:	ldr	r3, [sp, #20]
   1dec0:	cmp	r0, #7
   1dec4:	bcc	1ded8 <ftello64@plt+0xc650>
   1dec8:	add	r0, r5, r8
   1decc:	sub	r0, r0, r6
   1ded0:	subs	r0, r0, #8
   1ded4:	bne	1ded0 <ftello64@plt+0xc648>
   1ded8:	mov	r8, r4
   1dedc:	b	1dd9c <ftello64@plt+0xc514>
   1dee0:	mov	r8, r6
   1dee4:	b	1dd9c <ftello64@plt+0xc514>
   1dee8:	cmp	r2, #1
   1deec:	mov	r9, r7
   1def0:	add	r7, sp, #32
   1def4:	ldrge	r1, [r3, #80]	; 0x50
   1def8:	cmpge	r1, #1
   1defc:	blt	1dde0 <ftello64@plt+0xc558>
   1df00:	ldr	r7, [r3, #24]
   1df04:	ldr	r6, [r3]
   1df08:	add	r7, r9, r7
   1df0c:	add	r3, r6, r7
   1df10:	mov	r6, #0
   1df14:	add	r7, sp, #32
   1df18:	ldrb	r5, [r3, r6]
   1df1c:	ldrb	r5, [r0, r5]
   1df20:	strb	r5, [r7, r6]
   1df24:	add	r6, r6, #1
   1df28:	cmp	r6, r2
   1df2c:	bge	1dde0 <ftello64@plt+0xc558>
   1df30:	cmp	r6, r1
   1df34:	blt	1df18 <ftello64@plt+0xc690>
   1df38:	b	1dde0 <ftello64@plt+0xc558>
   1df3c:	ldr	r3, [sp, #20]
   1df40:	add	r0, r5, #1
   1df44:	cmp	r0, #2
   1df48:	bcc	1df5c <ftello64@plt+0xc6d4>
   1df4c:	ldr	r0, [r3, #36]	; 0x24
   1df50:	ldr	r1, [r3, #48]	; 0x30
   1df54:	cmp	r0, r1
   1df58:	blt	1e15c <ftello64@plt+0xc8d4>
   1df5c:	ldr	r2, [r3, #24]
   1df60:	ldr	r0, [r3]
   1df64:	ldr	r1, [r3, #64]	; 0x40
   1df68:	mov	r7, r9
   1df6c:	add	r2, r2, r9
   1df70:	cmp	r1, #0
   1df74:	ldrb	r0, [r0, r2]
   1df78:	bne	1e3f0 <ftello64@plt+0xcb68>
   1df7c:	ldr	r1, [r3, #4]
   1df80:	mov	r9, sl
   1df84:	strb	r0, [r1, r8]
   1df88:	ldrb	r1, [r3, #76]	; 0x4c
   1df8c:	cmp	r1, #0
   1df90:	bne	1e3f8 <ftello64@plt+0xcb70>
   1df94:	ldr	r1, [r3, #8]
   1df98:	add	r7, r7, #1
   1df9c:	cmn	r5, #1
   1dfa0:	str	r0, [r1, r8, lsl #2]
   1dfa4:	add	r8, r8, #1
   1dfa8:	bne	1dd9c <ftello64@plt+0xc514>
   1dfac:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dfb0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1dfb4:	stm	r4, {r0, r1}
   1dfb8:	b	1dd9c <ftello64@plt+0xc514>
   1dfbc:	ldr	r3, [sp, #20]
   1dfc0:	mov	r2, r0
   1dfc4:	cmn	r0, #1
   1dfc8:	beq	1e0ec <ftello64@plt+0xc864>
   1dfcc:	ldr	r1, [r3, #36]	; 0x24
   1dfd0:	add	r0, r2, r8
   1dfd4:	cmp	r0, r1
   1dfd8:	bhi	1e15c <ftello64@plt+0xc8d4>
   1dfdc:	str	r0, [sp, #12]
   1dfe0:	ldr	r0, [r3, #12]
   1dfe4:	mov	r7, r9
   1dfe8:	cmp	r0, #0
   1dfec:	bne	1e010 <ftello64@plt+0xc788>
   1dff0:	lsl	r0, r1, #2
   1dff4:	mov	r4, r2
   1dff8:	bl	2ce24 <ftello64@plt+0x1b59c>
   1dffc:	ldr	r3, [sp, #20]
   1e000:	mov	r2, r4
   1e004:	cmp	r0, #0
   1e008:	str	r0, [r3, #12]
   1e00c:	beq	1e3e4 <ftello64@plt+0xcb5c>
   1e010:	ldrb	r1, [r3, #76]	; 0x4c
   1e014:	ldr	r9, [sp, #16]
   1e018:	cmp	r1, #0
   1e01c:	bne	1e23c <ftello64@plt+0xc9b4>
   1e020:	cmp	r8, #0
   1e024:	beq	1e234 <ftello64@plt+0xc9ac>
   1e028:	mov	r1, #0
   1e02c:	cmp	r8, #4
   1e030:	bcc	1e224 <ftello64@plt+0xc99c>
   1e034:	bic	r1, r8, #3
   1e038:	stmib	sp, {r2, r7}
   1e03c:	mov	r2, #1
   1e040:	add	r3, pc, #968	; 0x3c8
   1e044:	sub	r7, r1, #4
   1e048:	add	r2, r2, r7, lsr #2
   1e04c:	cmp	r7, #12
   1e050:	and	r4, r2, #3
   1e054:	bcs	1e180 <ftello64@plt+0xc8f8>
   1e058:	vld1.64	{d16-d17}, [r3 :128]
   1e05c:	mov	sl, r4
   1e060:	mov	r3, #0
   1e064:	cmp	sl, #0
   1e068:	bne	1e1f4 <ftello64@plt+0xc96c>
   1e06c:	b	1e214 <ftello64@plt+0xc98c>
   1e070:	ldr	lr, [r3, #12]
   1e074:	mov	r1, #0
   1e078:	cmp	r5, #4
   1e07c:	bcc	1e138 <ftello64@plt+0xc8b0>
   1e080:	vdup.32	q8, r7
   1e084:	bic	r1, r5, #3
   1e088:	mov	r3, #1
   1e08c:	mov	r9, r7
   1e090:	subs	r2, r1, #4
   1e094:	add	r2, r3, r2, lsr #2
   1e098:	add	r3, pc, #880	; 0x370
   1e09c:	and	ip, r2, #1
   1e0a0:	beq	1e104 <ftello64@plt+0xc87c>
   1e0a4:	sub	r4, r2, ip
   1e0a8:	add	r2, pc, #864	; 0x360
   1e0ac:	vmov.i32	q10, #4	; 0x00000004
   1e0b0:	vmov.i32	q11, #8	; 0x00000008
   1e0b4:	add	r7, lr, r8, lsl #2
   1e0b8:	mov	r3, #0
   1e0bc:	vld1.64	{d18-d19}, [r2 :128]
   1e0c0:	mov	r2, #32
   1e0c4:	vadd.i32	q12, q9, q8
   1e0c8:	vadd.i32	q9, q9, q11
   1e0cc:	add	r0, r7, #16
   1e0d0:	subs	r4, r4, #2
   1e0d4:	add	r3, r3, #8
   1e0d8:	vadd.i32	q13, q12, q10
   1e0dc:	vst1.32	{d24-d25}, [r7], r2
   1e0e0:	vst1.32	{d26-d27}, [r0]
   1e0e4:	bne	1e0c4 <ftello64@plt+0xc83c>
   1e0e8:	b	1e10c <ftello64@plt+0xc884>
   1e0ec:	ldr	r0, [r3, #4]
   1e0f0:	mov	r1, r7
   1e0f4:	mov	r2, r5
   1e0f8:	mov	r4, r3
   1e0fc:	add	r0, r0, r8
   1e100:	b	1de54 <ftello64@plt+0xc5cc>
   1e104:	vld1.64	{d18-d19}, [r3 :128]
   1e108:	mov	r3, #0
   1e10c:	cmp	ip, #0
   1e110:	beq	1e124 <ftello64@plt+0xc89c>
   1e114:	add	r0, r3, r8
   1e118:	vadd.i32	q8, q9, q8
   1e11c:	add	r0, lr, r0, lsl #2
   1e120:	vst1.32	{d16-d17}, [r0]
   1e124:	ldr	r3, [sp, #20]
   1e128:	mov	r7, r9
   1e12c:	cmp	r5, r1
   1e130:	mov	r9, sl
   1e134:	beq	1de70 <ftello64@plt+0xc5e8>
   1e138:	add	r0, r8, r1
   1e13c:	add	r2, r7, r1
   1e140:	sub	r4, r5, r1
   1e144:	add	r0, lr, r0, lsl #2
   1e148:	str	r2, [r0], #4
   1e14c:	add	r2, r2, #1
   1e150:	subs	r4, r4, #1
   1e154:	bne	1e148 <ftello64@plt+0xc8c0>
   1e158:	b	1de70 <ftello64@plt+0xc5e8>
   1e15c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e160:	mov	r7, r9
   1e164:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e168:	stm	r4, {r0, r1}
   1e16c:	str	r8, [r3, #28]
   1e170:	str	r7, [r3, #32]
   1e174:	mov	r0, #0
   1e178:	sub	sp, fp, #28
   1e17c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e180:	mov	sl, r4
   1e184:	sub	r4, r2, r4
   1e188:	add	r2, pc, #640	; 0x280
   1e18c:	vmov.i32	q9, #12	; 0x0000000c
   1e190:	vmov.i32	q10, #8	; 0x00000008
   1e194:	vmov.i32	q11, #4	; 0x00000004
   1e198:	vmov.i32	q12, #16	; 0x00000010
   1e19c:	mov	r3, #0
   1e1a0:	mov	lr, #64	; 0x40
   1e1a4:	mov	r7, r0
   1e1a8:	vld1.64	{d16-d17}, [r2 :128]
   1e1ac:	mov	r2, r0
   1e1b0:	vadd.i32	q13, q8, q9
   1e1b4:	add	ip, r2, #48	; 0x30
   1e1b8:	vadd.i32	q14, q8, q10
   1e1bc:	vadd.i32	q15, q8, q11
   1e1c0:	subs	r4, r4, #4
   1e1c4:	add	r3, r3, #16
   1e1c8:	vst1.32	{d26-d27}, [ip]
   1e1cc:	vst1.32	{d16-d17}, [r7], lr
   1e1d0:	vadd.i32	q8, q8, q12
   1e1d4:	add	ip, r2, #32
   1e1d8:	add	r2, r2, #16
   1e1dc:	vst1.32	{d28-d29}, [ip]
   1e1e0:	vst1.32	{d30-d31}, [r2]
   1e1e4:	mov	r2, r7
   1e1e8:	bne	1e1b0 <ftello64@plt+0xc928>
   1e1ec:	cmp	sl, #0
   1e1f0:	beq	1e214 <ftello64@plt+0xc98c>
   1e1f4:	vmov.i32	q9, #4	; 0x00000004
   1e1f8:	add	r2, r0, r3, lsl #2
   1e1fc:	rsb	r3, sl, #0
   1e200:	vadd.i32	q10, q8, q9
   1e204:	vst1.32	{d16-d17}, [r2]!
   1e208:	adds	r3, r3, #1
   1e20c:	vorr	q8, q10, q10
   1e210:	bcc	1e200 <ftello64@plt+0xc978>
   1e214:	ldr	r3, [sp, #20]
   1e218:	ldmib	sp, {r2, r7}
   1e21c:	cmp	r8, r1
   1e220:	beq	1e234 <ftello64@plt+0xc9ac>
   1e224:	str	r1, [r0, r1, lsl #2]
   1e228:	add	r1, r1, #1
   1e22c:	cmp	r8, r1
   1e230:	bne	1e224 <ftello64@plt+0xc99c>
   1e234:	mov	r0, #1
   1e238:	strb	r0, [r3, #76]	; 0x4c
   1e23c:	ldr	r0, [r3, #4]
   1e240:	add	r1, sp, #32
   1e244:	mov	r4, r3
   1e248:	mov	sl, r2
   1e24c:	add	r0, r0, r8
   1e250:	bl	1157c <memcpy@plt>
   1e254:	ldr	r0, [r4, #8]
   1e258:	cmp	sl, #2
   1e25c:	str	r6, [r0, r8, lsl #2]
   1e260:	mov	r6, r7
   1e264:	ldr	r1, [r4, #12]
   1e268:	str	r7, [r1, r8, lsl #2]
   1e26c:	bcc	1e39c <ftello64@plt+0xcb14>
   1e270:	sub	lr, sl, #1
   1e274:	mov	ip, r6
   1e278:	mov	r2, #1
   1e27c:	cmp	lr, #4
   1e280:	bcc	1e304 <ftello64@plt+0xca7c>
   1e284:	add	r7, sl, r8
   1e288:	add	r4, r8, #1
   1e28c:	str	ip, [sp, #8]
   1e290:	add	r6, r0, r4, lsl #2
   1e294:	add	r3, r0, r7, lsl #2
   1e298:	add	r4, r1, r4, lsl #2
   1e29c:	cmp	r4, r3
   1e2a0:	addcc	r3, r1, r7, lsl #2
   1e2a4:	cmpcc	r6, r3
   1e2a8:	bcc	1e304 <ftello64@plt+0xca7c>
   1e2ac:	add	r2, pc, #364	; 0x16c
   1e2b0:	ldr	r3, [sp, #8]
   1e2b4:	vdup.32	q9, r9
   1e2b8:	vdup.32	q10, r5
   1e2bc:	vmov.i32	q12, #4	; 0x00000004
   1e2c0:	vmov.i8	q13, #255	; 0xff
   1e2c4:	vld1.64	{d22-d23}, [r2 :128]
   1e2c8:	vdup.32	q8, r3
   1e2cc:	bic	r3, lr, #3
   1e2d0:	orr	r2, r3, #1
   1e2d4:	mov	r7, r3
   1e2d8:	vcgt.u32	q14, q10, q11
   1e2dc:	subs	r7, r7, #4
   1e2e0:	vbsl	q14, q11, q9
   1e2e4:	vadd.i32	q11, q11, q12
   1e2e8:	vadd.i32	q14, q14, q8
   1e2ec:	vst1.32	{d28-d29}, [r4]!
   1e2f0:	vst1.32	{d26-d27}, [r6]!
   1e2f4:	bne	1e2d8 <ftello64@plt+0xca50>
   1e2f8:	cmp	lr, r3
   1e2fc:	mov	r6, ip
   1e300:	beq	1e39c <ftello64@plt+0xcb14>
   1e304:	tst	sl, #1
   1e308:	mov	r3, r2
   1e30c:	bne	1e334 <ftello64@plt+0xcaac>
   1e310:	cmp	r2, r5
   1e314:	mov	r3, r9
   1e318:	add	r7, r2, r8
   1e31c:	movcc	r3, r2
   1e320:	add	r3, r3, ip
   1e324:	str	r3, [r1, r7, lsl #2]
   1e328:	mvn	r3, #0
   1e32c:	str	r3, [r0, r7, lsl #2]
   1e330:	add	r3, r2, #1
   1e334:	add	r2, r2, #1
   1e338:	mov	r6, ip
   1e33c:	cmp	sl, r2
   1e340:	beq	1e39c <ftello64@plt+0xcb14>
   1e344:	add	r2, r8, r3
   1e348:	add	r2, r2, #1
   1e34c:	add	r1, r1, r2, lsl #2
   1e350:	add	r0, r0, r2, lsl #2
   1e354:	mvn	r2, #0
   1e358:	cmp	r3, r5
   1e35c:	mov	r7, r9
   1e360:	movcc	r7, r3
   1e364:	add	r7, r7, r6
   1e368:	str	r7, [r1, #-4]
   1e36c:	add	r7, r3, #1
   1e370:	add	r3, r3, #2
   1e374:	str	r2, [r0, #-4]
   1e378:	cmp	r7, r5
   1e37c:	movcs	r7, r9
   1e380:	cmp	r3, sl
   1e384:	add	r7, r7, r6
   1e388:	str	r7, [r1]
   1e38c:	str	r2, [r0]
   1e390:	add	r1, r1, #8
   1e394:	add	r0, r0, #8
   1e398:	bne	1e358 <ftello64@plt+0xcad0>
   1e39c:	ldr	r3, [sp, #20]
   1e3a0:	sub	r1, sl, r5
   1e3a4:	mov	r7, r6
   1e3a8:	ldr	r0, [r3, #48]	; 0x30
   1e3ac:	ldr	r2, [r3, #52]	; 0x34
   1e3b0:	add	r0, r0, r1
   1e3b4:	cmp	r2, r6
   1e3b8:	str	r0, [r3, #48]	; 0x30
   1e3bc:	ble	1e3cc <ftello64@plt+0xcb44>
   1e3c0:	ldr	r2, [r3, #56]	; 0x38
   1e3c4:	add	r1, r2, r1
   1e3c8:	str	r1, [r3, #56]	; 0x38
   1e3cc:	ldr	r9, [r3, #36]	; 0x24
   1e3d0:	ldr	r8, [sp, #12]
   1e3d4:	add	r7, r5, r7
   1e3d8:	cmp	r9, r0
   1e3dc:	movgt	r9, r0
   1e3e0:	b	1dd9c <ftello64@plt+0xc514>
   1e3e4:	mov	r0, #12
   1e3e8:	sub	sp, fp, #28
   1e3ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e3f0:	ldrb	r0, [r1, r0]
   1e3f4:	b	1df7c <ftello64@plt+0xc6f4>
   1e3f8:	ldr	r1, [r3, #12]
   1e3fc:	str	r7, [r1, r8, lsl #2]
   1e400:	b	1df94 <ftello64@plt+0xc70c>
   1e404:	nop	{0}
   1e408:	nop	{0}
   1e40c:	nop	{0}
   1e410:	andeq	r0, r0, r0
   1e414:	andeq	r0, r0, r1
   1e418:	andeq	r0, r0, r2
   1e41c:	andeq	r0, r0, r3
   1e420:	andeq	r0, r0, r1
   1e424:	andeq	r0, r0, r2
   1e428:	andeq	r0, r0, r3
   1e42c:	andeq	r0, r0, r4
   1e430:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e434:	add	fp, sp, #28
   1e438:	sub	sp, sp, #68	; 0x44
   1e43c:	mov	r4, r0
   1e440:	ldr	r8, [r0, #28]
   1e444:	ldr	r5, [r0, #36]	; 0x24
   1e448:	ldr	r0, [r0, #48]	; 0x30
   1e44c:	cmp	r5, r0
   1e450:	movgt	r5, r0
   1e454:	cmp	r5, r8
   1e458:	ble	1e624 <ftello64@plt+0xcd9c>
   1e45c:	add	r9, r4, #16
   1e460:	mov	r0, sp
   1e464:	ldr	r3, [r4, #64]	; 0x40
   1e468:	ldm	r9, {r6, sl}
   1e46c:	sub	r2, r5, r8
   1e470:	cmp	r3, #0
   1e474:	bne	1e568 <ftello64@plt+0xcce0>
   1e478:	ldr	r3, [r4]
   1e47c:	ldr	r1, [r4, #24]
   1e480:	add	r1, r3, r1
   1e484:	add	r1, r1, r8
   1e488:	mov	r3, r9
   1e48c:	bl	2d454 <ftello64@plt+0x1bbcc>
   1e490:	mov	r7, r0
   1e494:	add	r0, r0, #1
   1e498:	cmp	r0, #2
   1e49c:	bcc	1e4b8 <ftello64@plt+0xcc30>
   1e4a0:	cmn	r7, #2
   1e4a4:	bne	1e4e4 <ftello64@plt+0xcc5c>
   1e4a8:	ldr	r0, [r4, #36]	; 0x24
   1e4ac:	ldr	r1, [r4, #48]	; 0x30
   1e4b0:	cmp	r0, r1
   1e4b4:	blt	1e620 <ftello64@plt+0xcd98>
   1e4b8:	ldr	r1, [r4, #24]
   1e4bc:	ldr	r0, [r4]
   1e4c0:	add	r1, r1, r8
   1e4c4:	ldrb	r0, [r0, r1]
   1e4c8:	str	r0, [sp]
   1e4cc:	ldr	r1, [r4, #64]	; 0x40
   1e4d0:	cmp	r1, #0
   1e4d4:	bne	1e614 <ftello64@plt+0xcd8c>
   1e4d8:	mov	r7, #1
   1e4dc:	stm	r9, {r6, sl}
   1e4e0:	b	1e4e8 <ftello64@plt+0xcc60>
   1e4e4:	ldr	r0, [sp]
   1e4e8:	ldr	r1, [r4, #8]
   1e4ec:	add	sl, r7, r8
   1e4f0:	add	r6, r8, #1
   1e4f4:	cmp	r6, sl
   1e4f8:	str	r0, [r1, r8, lsl #2]
   1e4fc:	bge	1e554 <ftello64@plt+0xcccc>
   1e500:	mvn	r0, #3
   1e504:	add	r2, r0, r7, lsl #2
   1e508:	add	r0, r1, r8, lsl #2
   1e50c:	mov	r1, #255	; 0xff
   1e510:	add	r0, r0, #4
   1e514:	bl	11768 <memset@plt>
   1e518:	sub	r1, r7, #1
   1e51c:	sub	r0, r7, #2
   1e520:	ands	r1, r1, #7
   1e524:	beq	1e534 <ftello64@plt+0xccac>
   1e528:	subs	r1, r1, #1
   1e52c:	add	r6, r6, #1
   1e530:	bne	1e528 <ftello64@plt+0xcca0>
   1e534:	cmp	r0, #7
   1e538:	bcc	1e54c <ftello64@plt+0xccc4>
   1e53c:	add	r0, r7, r8
   1e540:	sub	r0, r0, r6
   1e544:	subs	r0, r0, #8
   1e548:	bne	1e544 <ftello64@plt+0xccbc>
   1e54c:	mov	r8, sl
   1e550:	b	1e558 <ftello64@plt+0xccd0>
   1e554:	mov	r8, r6
   1e558:	mov	r0, sp
   1e55c:	cmp	r5, r8
   1e560:	bgt	1e464 <ftello64@plt+0xcbdc>
   1e564:	b	1e624 <ftello64@plt+0xcd9c>
   1e568:	cmp	r2, #1
   1e56c:	add	r1, sp, #4
   1e570:	blt	1e488 <ftello64@plt+0xcc00>
   1e574:	ldr	r1, [r4, #80]	; 0x50
   1e578:	cmp	r1, #1
   1e57c:	add	r1, sp, #4
   1e580:	blt	1e488 <ftello64@plt+0xcc00>
   1e584:	ldr	r7, [r4, #24]
   1e588:	ldm	r4, {r1, ip}
   1e58c:	cmp	r2, #2
   1e590:	add	r7, r8, r7
   1e594:	ldrb	r1, [r1, r7]
   1e598:	ldrb	r1, [r3, r1]
   1e59c:	strb	r1, [ip, r8]
   1e5a0:	strb	r1, [sp, #4]
   1e5a4:	add	r1, sp, #4
   1e5a8:	blt	1e488 <ftello64@plt+0xcc00>
   1e5ac:	ldr	r1, [r4, #80]	; 0x50
   1e5b0:	cmp	r1, #2
   1e5b4:	add	r1, sp, #4
   1e5b8:	blt	1e488 <ftello64@plt+0xcc00>
   1e5bc:	mov	lr, r0
   1e5c0:	mov	r0, #1
   1e5c4:	ldr	r7, [r4, #24]
   1e5c8:	ldm	r4, {r1, ip}
   1e5cc:	ldr	r3, [r4, #64]	; 0x40
   1e5d0:	add	r1, r1, r7
   1e5d4:	add	r1, r1, r8
   1e5d8:	ldrb	r1, [r1, r0]
   1e5dc:	ldrb	r1, [r3, r1]
   1e5e0:	add	r3, ip, r8
   1e5e4:	strb	r1, [r3, r0]
   1e5e8:	add	r3, sp, #4
   1e5ec:	strb	r1, [r3, r0]
   1e5f0:	add	r0, r0, #1
   1e5f4:	cmp	r0, r2
   1e5f8:	bge	1e608 <ftello64@plt+0xcd80>
   1e5fc:	ldr	r1, [r4, #80]	; 0x50
   1e600:	cmp	r0, r1
   1e604:	blt	1e5c4 <ftello64@plt+0xcd3c>
   1e608:	add	r1, sp, #4
   1e60c:	mov	r0, lr
   1e610:	b	1e488 <ftello64@plt+0xcc00>
   1e614:	ldrb	r0, [r1, r0]
   1e618:	str	r0, [sp]
   1e61c:	b	1e4d8 <ftello64@plt+0xcc50>
   1e620:	stm	r9, {r6, sl}
   1e624:	str	r8, [r4, #28]
   1e628:	str	r8, [r4, #32]
   1e62c:	sub	sp, fp, #28
   1e630:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e634:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e638:	add	fp, sp, #28
   1e63c:	sub	sp, sp, #28
   1e640:	ldr	r9, [r1]
   1e644:	mov	r5, r0
   1e648:	ldr	r4, [fp, #12]
   1e64c:	mov	r6, r2
   1e650:	str	r1, [sp, #16]
   1e654:	str	r3, [sp, #20]
   1e658:	ldr	r0, [r9, #84]	; 0x54
   1e65c:	str	r4, [sp, #4]
   1e660:	str	r0, [sp, #12]
   1e664:	ldr	r0, [fp, #8]
   1e668:	str	r0, [sp]
   1e66c:	mov	r0, r5
   1e670:	bl	1f0dc <ftello64@plt+0xd854>
   1e674:	mov	r7, r0
   1e678:	cmp	r0, #0
   1e67c:	bne	1e68c <ftello64@plt+0xce04>
   1e680:	ldr	r0, [r4]
   1e684:	cmp	r0, #0
   1e688:	bne	1e898 <ftello64@plt+0xd010>
   1e68c:	ldrb	r0, [r6, #4]
   1e690:	cmp	r0, #10
   1e694:	bne	1e7d4 <ftello64@plt+0xcf4c>
   1e698:	ldr	r0, [sp, #20]
   1e69c:	mov	sl, #0
   1e6a0:	orr	r0, r0, #8388608	; 0x800000
   1e6a4:	str	r0, [sp, #24]
   1e6a8:	ldr	r2, [sp, #24]
   1e6ac:	mov	r0, r6
   1e6b0:	mov	r1, r5
   1e6b4:	bl	1e8a0 <ftello64@plt+0xd018>
   1e6b8:	ldr	r1, [r5, #40]	; 0x28
   1e6bc:	mov	r8, #0
   1e6c0:	add	r0, r1, r0
   1e6c4:	str	r0, [r5, #40]	; 0x28
   1e6c8:	ldrb	r0, [r6, #4]
   1e6cc:	orr	r1, r0, #8
   1e6d0:	cmp	r1, #10
   1e6d4:	bne	1e738 <ftello64@plt+0xceb0>
   1e6d8:	ldr	r1, [r9, #64]	; 0x40
   1e6dc:	cmp	r1, #31
   1e6e0:	beq	1e7ac <ftello64@plt+0xcf24>
   1e6e4:	ldr	r0, [r9, #56]	; 0x38
   1e6e8:	add	r4, r0, r1, lsl #5
   1e6ec:	add	r2, r1, #1
   1e6f0:	mov	r0, #10
   1e6f4:	cmp	r7, #0
   1e6f8:	str	r2, [r9, #64]	; 0x40
   1e6fc:	str	sl, [r4, #4]!
   1e700:	stmib	r4, {r7, r8, sl}
   1e704:	str	sl, [r4, #16]
   1e708:	str	sl, [r4, #20]
   1e70c:	str	r0, [r4, #24]
   1e710:	mvn	r0, #0
   1e714:	str	r0, [r4, #28]
   1e718:	strne	r4, [r7]
   1e71c:	cmp	r8, #0
   1e720:	mov	r7, r4
   1e724:	strne	r4, [r8]
   1e728:	ldrb	r0, [r6, #4]
   1e72c:	cmp	r0, #10
   1e730:	beq	1e6a8 <ftello64@plt+0xce20>
   1e734:	b	1e7d8 <ftello64@plt+0xcf50>
   1e738:	ldr	r1, [fp, #8]
   1e73c:	cmp	r1, #0
   1e740:	beq	1e750 <ftello64@plt+0xcec8>
   1e744:	cmp	r0, #9
   1e748:	mov	r8, #0
   1e74c:	beq	1e6d8 <ftello64@plt+0xce50>
   1e750:	ldr	r0, [sp, #12]
   1e754:	ldr	r4, [r9, #84]	; 0x54
   1e758:	ldr	r1, [sp, #16]
   1e75c:	ldr	r3, [sp, #20]
   1e760:	mov	r2, r6
   1e764:	str	r0, [r9, #84]	; 0x54
   1e768:	ldr	r0, [fp, #8]
   1e76c:	str	r0, [sp]
   1e770:	ldr	r0, [fp, #12]
   1e774:	str	r0, [sp, #4]
   1e778:	mov	r0, r5
   1e77c:	bl	1f0dc <ftello64@plt+0xd854>
   1e780:	mov	r8, r0
   1e784:	cmp	r0, #0
   1e788:	bne	1e79c <ftello64@plt+0xcf14>
   1e78c:	ldr	r0, [fp, #12]
   1e790:	ldr	r0, [r0]
   1e794:	cmp	r0, #0
   1e798:	bne	1e7e4 <ftello64@plt+0xcf5c>
   1e79c:	ldr	r0, [r9, #84]	; 0x54
   1e7a0:	orr	r0, r0, r4
   1e7a4:	str	r0, [r9, #84]	; 0x54
   1e7a8:	b	1e6d8 <ftello64@plt+0xce50>
   1e7ac:	mov	r0, #996	; 0x3e4
   1e7b0:	bl	2ce24 <ftello64@plt+0x1b59c>
   1e7b4:	cmp	r0, #0
   1e7b8:	beq	1e88c <ftello64@plt+0xd004>
   1e7bc:	ldr	r1, [r9, #56]	; 0x38
   1e7c0:	str	r1, [r0]
   1e7c4:	mov	r1, #0
   1e7c8:	str	r1, [r9, #64]	; 0x40
   1e7cc:	str	r0, [r9, #56]	; 0x38
   1e7d0:	b	1e6e8 <ftello64@plt+0xce60>
   1e7d4:	mov	r4, r7
   1e7d8:	mov	r0, r4
   1e7dc:	sub	sp, fp, #28
   1e7e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e7e4:	mov	r4, #0
   1e7e8:	cmp	r7, #0
   1e7ec:	beq	1e7d8 <ftello64@plt+0xcf50>
   1e7f0:	movw	r8, #255	; 0xff
   1e7f4:	movt	r8, #4
   1e7f8:	mov	r6, r7
   1e7fc:	ldr	r7, [r7, #4]
   1e800:	cmp	r7, #0
   1e804:	bne	1e7f8 <ftello64@plt+0xcf70>
   1e808:	ldr	r7, [r6, #8]
   1e80c:	cmp	r7, #0
   1e810:	bne	1e7f8 <ftello64@plt+0xcf70>
   1e814:	ldr	r0, [r6, #24]
   1e818:	and	r0, r0, r8
   1e81c:	cmp	r0, #3
   1e820:	beq	1e854 <ftello64@plt+0xcfcc>
   1e824:	cmp	r0, #6
   1e828:	bne	1e860 <ftello64@plt+0xcfd8>
   1e82c:	ldr	r5, [r6, #20]
   1e830:	ldr	r0, [r5]
   1e834:	bl	15df0 <ftello64@plt+0x4568>
   1e838:	ldr	r0, [r5, #4]
   1e83c:	bl	15df0 <ftello64@plt+0x4568>
   1e840:	ldr	r0, [r5, #8]
   1e844:	bl	15df0 <ftello64@plt+0x4568>
   1e848:	ldr	r0, [r5, #12]
   1e84c:	bl	15df0 <ftello64@plt+0x4568>
   1e850:	b	1e858 <ftello64@plt+0xcfd0>
   1e854:	ldr	r5, [r6, #20]
   1e858:	mov	r0, r5
   1e85c:	bl	15df0 <ftello64@plt+0x4568>
   1e860:	ldr	r0, [r6]
   1e864:	cmp	r0, #0
   1e868:	beq	1e7d8 <ftello64@plt+0xcf50>
   1e86c:	ldr	r7, [r0, #8]
   1e870:	cmp	r7, r6
   1e874:	mov	r6, r0
   1e878:	beq	1e814 <ftello64@plt+0xcf8c>
   1e87c:	cmp	r7, #0
   1e880:	mov	r6, r0
   1e884:	beq	1e814 <ftello64@plt+0xcf8c>
   1e888:	b	1e7f8 <ftello64@plt+0xcf70>
   1e88c:	ldr	r1, [fp, #12]
   1e890:	mov	r0, #12
   1e894:	str	r0, [r1]
   1e898:	mov	r4, #0
   1e89c:	b	1e7d8 <ftello64@plt+0xcf50>
   1e8a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e8a4:	add	fp, sp, #24
   1e8a8:	sub	sp, sp, #8
   1e8ac:	mov	r9, r0
   1e8b0:	mov	r7, r1
   1e8b4:	ldr	r0, [r1, #40]	; 0x28
   1e8b8:	ldr	r1, [r1, #56]	; 0x38
   1e8bc:	cmp	r1, r0
   1e8c0:	ble	1e9a8 <ftello64@plt+0xd120>
   1e8c4:	ldr	r1, [r7, #4]
   1e8c8:	mov	r5, r9
   1e8cc:	mov	r8, r2
   1e8d0:	ldrb	r6, [r1, r0]
   1e8d4:	strb	r6, [r5], #4
   1e8d8:	ldr	r0, [r5]
   1e8dc:	bic	r1, r0, #6291456	; 0x600000
   1e8e0:	str	r1, [r5]
   1e8e4:	ldr	r3, [r7, #80]	; 0x50
   1e8e8:	cmp	r3, #2
   1e8ec:	blt	1e910 <ftello64@plt+0xd088>
   1e8f0:	ldr	r2, [r7, #28]
   1e8f4:	ldr	r1, [r7, #40]	; 0x28
   1e8f8:	cmp	r1, r2
   1e8fc:	beq	1e910 <ftello64@plt+0xd088>
   1e900:	ldr	r2, [r7, #8]
   1e904:	ldr	r1, [r2, r1, lsl #2]
   1e908:	cmn	r1, #1
   1e90c:	beq	1ede4 <ftello64@plt+0xd55c>
   1e910:	movw	r1, #65280	; 0xff00
   1e914:	cmp	r6, #92	; 0x5c
   1e918:	movt	r1, #65439	; 0xff9f
   1e91c:	bne	1e9b8 <ftello64@plt+0xd130>
   1e920:	ldr	r6, [r7, #40]	; 0x28
   1e924:	ldr	r4, [r7, #48]	; 0x30
   1e928:	add	r2, r6, #1
   1e92c:	cmp	r2, r4
   1e930:	bge	1ea0c <ftello64@plt+0xd184>
   1e934:	ldrb	r4, [r7, #75]	; 0x4b
   1e938:	cmp	r4, #0
   1e93c:	bne	1f068 <ftello64@plt+0xd7e0>
   1e940:	ldr	r3, [r7, #4]
   1e944:	ldrb	r6, [r3, r2]
   1e948:	and	r0, r0, r1
   1e94c:	strb	r6, [r9]
   1e950:	orr	r4, r0, #1
   1e954:	str	r4, [r9, #4]
   1e958:	ldr	r0, [r7, #80]	; 0x50
   1e95c:	cmp	r0, #2
   1e960:	blt	1ec30 <ftello64@plt+0xd3a8>
   1e964:	ldr	r0, [r7, #8]
   1e968:	ldr	r1, [r7, #40]	; 0x28
   1e96c:	add	r0, r0, r1, lsl #2
   1e970:	ldr	r4, [r0, #4]
   1e974:	mov	r0, r4
   1e978:	bl	11738 <iswalnum@plt>
   1e97c:	sub	r1, r4, #95	; 0x5f
   1e980:	cmp	r0, #0
   1e984:	clz	r1, r1
   1e988:	movwne	r0, #1
   1e98c:	lsr	r1, r1, #5
   1e990:	orr	r0, r1, r0
   1e994:	ldr	r1, [r5]
   1e998:	bic	r1, r1, #4194304	; 0x400000
   1e99c:	orr	r0, r1, r0, lsl #22
   1e9a0:	uxtb	r1, r6
   1e9a4:	b	1ec54 <ftello64@plt+0xd3cc>
   1e9a8:	mov	r0, #2
   1e9ac:	mov	r4, #0
   1e9b0:	strb	r0, [r9, #4]
   1e9b4:	b	1f05c <ftello64@plt+0xd7d4>
   1e9b8:	and	r0, r0, r1
   1e9bc:	orr	r4, r0, #1
   1e9c0:	str	r4, [r5]
   1e9c4:	ldr	r0, [r7, #80]	; 0x50
   1e9c8:	cmp	r0, #2
   1e9cc:	blt	1ea18 <ftello64@plt+0xd190>
   1e9d0:	ldr	r0, [r7, #8]
   1e9d4:	ldr	r1, [r7, #40]	; 0x28
   1e9d8:	ldr	r4, [r0, r1, lsl #2]
   1e9dc:	mov	r0, r4
   1e9e0:	bl	11738 <iswalnum@plt>
   1e9e4:	sub	r1, r4, #95	; 0x5f
   1e9e8:	cmp	r0, #0
   1e9ec:	clz	r1, r1
   1e9f0:	movwne	r0, #1
   1e9f4:	lsr	r1, r1, #5
   1e9f8:	orr	r0, r1, r0
   1e9fc:	ldr	r1, [r5]
   1ea00:	bic	r1, r1, #4194304	; 0x400000
   1ea04:	orr	r0, r1, r0, lsl #22
   1ea08:	b	1ea38 <ftello64@plt+0xd1b0>
   1ea0c:	and	r0, r0, r1
   1ea10:	orr	r0, r0, #36	; 0x24
   1ea14:	b	1edf8 <ftello64@plt+0xd570>
   1ea18:	bl	116e4 <__ctype_b_loc@plt>
   1ea1c:	ldr	r0, [r0]
   1ea20:	cmp	r6, #95	; 0x5f
   1ea24:	add	r0, r0, r6, lsl #1
   1ea28:	ldrh	r0, [r0]
   1ea2c:	ubfx	r0, r0, #3, #1
   1ea30:	movweq	r0, #1
   1ea34:	orr	r0, r4, r0, lsl #22
   1ea38:	sub	r1, r6, #10
   1ea3c:	mov	r4, #1
   1ea40:	str	r0, [r5]
   1ea44:	cmp	r1, #115	; 0x73
   1ea48:	bhi	1f05c <ftello64@plt+0xd7d4>
   1ea4c:	add	r2, pc, #0
   1ea50:	ldr	pc, [r2, r1, lsl #2]
   1ea54:	andeq	lr, r1, r4, lsr #24
   1ea58:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea5c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea60:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea64:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea68:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea6c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea70:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea74:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea78:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea7c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea80:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea84:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea88:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea8c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea90:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea94:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea98:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ea9c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eaa0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eaa4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eaa8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eaac:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eab0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eab4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eab8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eabc:	andeq	lr, r1, r4, lsl #28
   1eac0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eac4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eac8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eacc:	andeq	lr, r1, ip, asr lr
   1ead0:	andeq	lr, r1, r8, ror #28
   1ead4:	andeq	lr, r1, r4, ror lr
   1ead8:	andeq	lr, r1, ip, ror lr
   1eadc:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eae0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eae4:	andeq	lr, r1, ip, lsl #29
   1eae8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eaec:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eaf0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eaf4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eaf8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eafc:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb00:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb04:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb08:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb0c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb10:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb14:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb18:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb1c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb20:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb24:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb28:	muleq	r1, r4, lr
   1eb2c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb30:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb34:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb38:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb3c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb40:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb44:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb48:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb4c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb50:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb54:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb58:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb5c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb60:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb64:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb68:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb6c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb70:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb74:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb78:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb7c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb80:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb84:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb88:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb8c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb90:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb94:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eb98:	andeq	lr, r1, r4, lsr #29
   1eb9c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eba0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eba4:	andeq	lr, r1, ip, lsr #29
   1eba8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebac:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebb0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebb4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebb8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebbc:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebc0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebc4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebc8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebcc:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebd0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebd4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebd8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebdc:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebe0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebe4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebe8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebec:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebf0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebf4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebf8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ebfc:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec00:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec04:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec08:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec0c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec10:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec14:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec18:	ldrdeq	lr, [r1], -r4
   1ec1c:	andeq	lr, r1, r4, ror #29
   1ec20:	strdeq	lr, [r1], -r8
   1ec24:	tst	r8, #2048	; 0x800
   1ec28:	bne	1eef0 <ftello64@plt+0xd668>
   1ec2c:	b	1f05c <ftello64@plt+0xd7d4>
   1ec30:	bl	116e4 <__ctype_b_loc@plt>
   1ec34:	ldr	r0, [r0]
   1ec38:	uxtb	r1, r6
   1ec3c:	cmp	r1, #95	; 0x5f
   1ec40:	add	r0, r0, r1, lsl #1
   1ec44:	ldrh	r0, [r0]
   1ec48:	ubfx	r0, r0, #3, #1
   1ec4c:	movweq	r0, #1
   1ec50:	orr	r0, r4, r0, lsl #22
   1ec54:	mvn	r2, #38	; 0x26
   1ec58:	mov	r4, #2
   1ec5c:	str	r0, [r5]
   1ec60:	uxtab	r2, r2, r6
   1ec64:	cmp	r2, #86	; 0x56
   1ec68:	bhi	1f05c <ftello64@plt+0xd7d4>
   1ec6c:	add	r3, pc, #0
   1ec70:	ldr	pc, [r3, r2, lsl #2]
   1ec74:	andeq	lr, r1, r4, lsr pc
   1ec78:	andeq	lr, r1, r4, asr #30
   1ec7c:	andeq	lr, r1, r4, asr pc
   1ec80:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec84:	andeq	lr, r1, r4, ror #30
   1ec88:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec8c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec90:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec94:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec98:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ec9c:	ldrdeq	lr, [r1], -r0
   1eca0:	ldrdeq	lr, [r1], -r0
   1eca4:	ldrdeq	lr, [r1], -r0
   1eca8:	ldrdeq	lr, [r1], -r0
   1ecac:	ldrdeq	lr, [r1], -r0
   1ecb0:	ldrdeq	lr, [r1], -r0
   1ecb4:	ldrdeq	lr, [r1], -r0
   1ecb8:	ldrdeq	lr, [r1], -r0
   1ecbc:	ldrdeq	lr, [r1], -r0
   1ecc0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ecc4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ecc8:	andeq	lr, r1, ip, ror pc
   1eccc:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ecd0:	andeq	lr, r1, ip, lsl #31
   1ecd4:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1ecd8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ecdc:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ece0:			; <UNDEFINED> instruction: 0x0001efb4
   1ece4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ece8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ecec:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ecf0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ecf4:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ecf8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ecfc:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed00:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed04:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed08:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed0c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed10:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed14:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed18:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed1c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed20:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed24:	andeq	lr, r1, r4, asr #31
   1ed28:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed2c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed30:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed34:	ldrdeq	lr, [r1], -r4
   1ed38:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed3c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed40:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed44:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed48:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed4c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed50:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed54:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed58:	andeq	lr, r1, r4, ror #31
   1ed5c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed60:	strdeq	lr, [r1], -r4
   1ed64:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed68:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed6c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed70:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed74:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed78:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed7c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed80:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed84:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed88:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed8c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed90:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed94:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed98:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed9c:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eda0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1eda4:	andeq	pc, r1, r4
   1eda8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1edac:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1edb0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1edb4:	andeq	pc, r1, r4, lsl r0	; <UNPREDICTABLE>
   1edb8:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1edbc:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1edc0:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1edc4:	andeq	pc, r1, r4, lsr #32
   1edc8:	andeq	pc, r1, r8, lsr r0	; <UNPREDICTABLE>
   1edcc:	andeq	pc, r1, r4, asr #32
   1edd0:	tst	r8, #16384	; 0x4000
   1edd4:	bne	1f05c <ftello64@plt+0xd7d4>
   1edd8:	sub	r1, r1, #49	; 0x31
   1eddc:	mov	r2, #4
   1ede0:	b	1eec4 <ftello64@plt+0xd63c>
   1ede4:	movw	r1, #65280	; 0xff00
   1ede8:	movt	r1, #65439	; 0xff9f
   1edec:	and	r0, r0, r1
   1edf0:	orr	r0, r0, #1
   1edf4:	orr	r0, r0, #2097152	; 0x200000
   1edf8:	str	r0, [r5]
   1edfc:	mov	r4, #1
   1ee00:	b	1f05c <ftello64@plt+0xd7d4>
   1ee04:	tst	r8, #8
   1ee08:	bne	1ee54 <ftello64@plt+0xd5cc>
   1ee0c:	ldr	r1, [r7, #40]	; 0x28
   1ee10:	ldr	r2, [r7, #48]	; 0x30
   1ee14:	add	r1, r1, #1
   1ee18:	cmp	r1, r2
   1ee1c:	beq	1ee54 <ftello64@plt+0xd5cc>
   1ee20:	str	r1, [r7, #40]	; 0x28
   1ee24:	mov	r0, sp
   1ee28:	mov	r1, r7
   1ee2c:	mov	r2, r8
   1ee30:	bl	1e8a0 <ftello64@plt+0xd018>
   1ee34:	ldr	r0, [r7, #40]	; 0x28
   1ee38:	sub	r0, r0, #1
   1ee3c:	str	r0, [r7, #40]	; 0x28
   1ee40:	ldrb	r0, [sp, #4]
   1ee44:	sub	r0, r0, #9
   1ee48:	cmp	r0, #1
   1ee4c:	bhi	1f05c <ftello64@plt+0xd7d4>
   1ee50:	ldr	r0, [r5]
   1ee54:	mov	r1, #32
   1ee58:	b	1eec0 <ftello64@plt+0xd638>
   1ee5c:	tst	r8, #8192	; 0x2000
   1ee60:	bne	1ef4c <ftello64@plt+0xd6c4>
   1ee64:	b	1f05c <ftello64@plt+0xd7d4>
   1ee68:	tst	r8, #8192	; 0x2000
   1ee6c:	bne	1ef5c <ftello64@plt+0xd6d4>
   1ee70:	b	1f05c <ftello64@plt+0xd7d4>
   1ee74:	mov	r1, #11
   1ee78:	b	1f054 <ftello64@plt+0xd7cc>
   1ee7c:	movw	r1, #1026	; 0x402
   1ee80:	tst	r8, r1
   1ee84:	bne	1f05c <ftello64@plt+0xd7d4>
   1ee88:	b	1ef74 <ftello64@plt+0xd6ec>
   1ee8c:	mov	r1, #5
   1ee90:	b	1f054 <ftello64@plt+0xd7cc>
   1ee94:	movw	r1, #1026	; 0x402
   1ee98:	tst	r8, r1
   1ee9c:	bne	1f05c <ftello64@plt+0xd7d4>
   1eea0:	b	1efac <ftello64@plt+0xd724>
   1eea4:	mov	r1, #20
   1eea8:	b	1f054 <ftello64@plt+0xd7cc>
   1eeac:	movw	r1, #8
   1eeb0:	movt	r1, #128	; 0x80
   1eeb4:	tst	r8, r1
   1eeb8:	beq	1ef08 <ftello64@plt+0xd680>
   1eebc:	mov	r1, #16
   1eec0:	mov	r2, #12
   1eec4:	bfi	r0, r2, #0, #8
   1eec8:	str	r1, [r9]
   1eecc:	str	r0, [r9, #4]
   1eed0:	b	1f05c <ftello64@plt+0xd7d4>
   1eed4:	and	r1, r8, #4608	; 0x1200
   1eed8:	cmp	r1, #4608	; 0x1200
   1eedc:	beq	1f030 <ftello64@plt+0xd7a8>
   1eee0:	b	1f05c <ftello64@plt+0xd7d4>
   1eee4:	and	r1, r8, #33792	; 0x8400
   1eee8:	cmp	r1, #32768	; 0x8000
   1eeec:	bne	1f05c <ftello64@plt+0xd7d4>
   1eef0:	mov	r1, #10
   1eef4:	b	1f054 <ftello64@plt+0xd7cc>
   1eef8:	and	r1, r8, #4608	; 0x1200
   1eefc:	cmp	r1, #4608	; 0x1200
   1ef00:	beq	1f050 <ftello64@plt+0xd7c8>
   1ef04:	b	1f05c <ftello64@plt+0xd7d4>
   1ef08:	ldr	r1, [r7, #40]	; 0x28
   1ef0c:	cmp	r1, #0
   1ef10:	beq	1eebc <ftello64@plt+0xd634>
   1ef14:	tst	r8, #2048	; 0x800
   1ef18:	beq	1f05c <ftello64@plt+0xd7d4>
   1ef1c:	ldr	r2, [r7, #4]
   1ef20:	add	r1, r1, r2
   1ef24:	ldrb	r1, [r1, #-1]
   1ef28:	cmp	r1, #10
   1ef2c:	beq	1eebc <ftello64@plt+0xd634>
   1ef30:	b	1f05c <ftello64@plt+0xd7d4>
   1ef34:	tst	r8, #524288	; 0x80000
   1ef38:	bne	1f05c <ftello64@plt+0xd7d4>
   1ef3c:	mov	r1, #128	; 0x80
   1ef40:	b	1eec0 <ftello64@plt+0xd638>
   1ef44:	tst	r8, #8192	; 0x2000
   1ef48:	bne	1f05c <ftello64@plt+0xd7d4>
   1ef4c:	mov	r1, #8
   1ef50:	b	1f054 <ftello64@plt+0xd7cc>
   1ef54:	tst	r8, #8192	; 0x2000
   1ef58:	bne	1f05c <ftello64@plt+0xd7d4>
   1ef5c:	mov	r1, #9
   1ef60:	b	1f054 <ftello64@plt+0xd7cc>
   1ef64:	movw	r1, #1026	; 0x402
   1ef68:	and	r1, r8, r1
   1ef6c:	cmp	r1, #2
   1ef70:	bne	1f05c <ftello64@plt+0xd7d4>
   1ef74:	mov	r1, #18
   1ef78:	b	1f054 <ftello64@plt+0xd7cc>
   1ef7c:	tst	r8, #524288	; 0x80000
   1ef80:	bne	1f05c <ftello64@plt+0xd7d4>
   1ef84:	mov	r1, #6
   1ef88:	b	1eec0 <ftello64@plt+0xd638>
   1ef8c:	tst	r8, #524288	; 0x80000
   1ef90:	bne	1f05c <ftello64@plt+0xd7d4>
   1ef94:	mov	r1, #9
   1ef98:	b	1eec0 <ftello64@plt+0xd638>
   1ef9c:	movw	r1, #1026	; 0x402
   1efa0:	and	r1, r8, r1
   1efa4:	cmp	r1, #2
   1efa8:	bne	1f05c <ftello64@plt+0xd7d4>
   1efac:	mov	r1, #19
   1efb0:	b	1f054 <ftello64@plt+0xd7cc>
   1efb4:	tst	r8, #524288	; 0x80000
   1efb8:	bne	1f05c <ftello64@plt+0xd7d4>
   1efbc:	mov	r1, #512	; 0x200
   1efc0:	b	1eec0 <ftello64@plt+0xd638>
   1efc4:	tst	r8, #524288	; 0x80000
   1efc8:	bne	1f05c <ftello64@plt+0xd7d4>
   1efcc:	mov	r1, #35	; 0x23
   1efd0:	b	1f054 <ftello64@plt+0xd7cc>
   1efd4:	tst	r8, #524288	; 0x80000
   1efd8:	bne	1f05c <ftello64@plt+0xd7d4>
   1efdc:	mov	r1, #33	; 0x21
   1efe0:	b	1f054 <ftello64@plt+0xd7cc>
   1efe4:	tst	r8, #524288	; 0x80000
   1efe8:	bne	1f05c <ftello64@plt+0xd7d4>
   1efec:	mov	r1, #64	; 0x40
   1eff0:	b	1eec0 <ftello64@plt+0xd638>
   1eff4:	tst	r8, #524288	; 0x80000
   1eff8:	bne	1f05c <ftello64@plt+0xd7d4>
   1effc:	mov	r1, #256	; 0x100
   1f000:	b	1eec0 <ftello64@plt+0xd638>
   1f004:	tst	r8, #524288	; 0x80000
   1f008:	bne	1f05c <ftello64@plt+0xd7d4>
   1f00c:	mov	r1, #34	; 0x22
   1f010:	b	1f054 <ftello64@plt+0xd7cc>
   1f014:	tst	r8, #524288	; 0x80000
   1f018:	bne	1f05c <ftello64@plt+0xd7d4>
   1f01c:	mov	r1, #32
   1f020:	b	1f054 <ftello64@plt+0xd7cc>
   1f024:	and	r1, r8, #4608	; 0x1200
   1f028:	cmp	r1, #512	; 0x200
   1f02c:	bne	1f05c <ftello64@plt+0xd7d4>
   1f030:	mov	r1, #23
   1f034:	b	1f054 <ftello64@plt+0xd7cc>
   1f038:	tst	r8, #33792	; 0x8400
   1f03c:	bne	1f05c <ftello64@plt+0xd7d4>
   1f040:	b	1eef0 <ftello64@plt+0xd668>
   1f044:	and	r1, r8, #4608	; 0x1200
   1f048:	cmp	r1, #512	; 0x200
   1f04c:	bne	1f05c <ftello64@plt+0xd7d4>
   1f050:	mov	r1, #24
   1f054:	bfi	r0, r1, #0, #8
   1f058:	str	r0, [r5]
   1f05c:	mov	r0, r4
   1f060:	sub	sp, fp, #24
   1f064:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f068:	cmp	r3, #2
   1f06c:	blt	1f09c <ftello64@plt+0xd814>
   1f070:	ldr	r3, [r7, #8]
   1f074:	ldr	r4, [r3, r2, lsl #2]
   1f078:	cmn	r4, #1
   1f07c:	beq	1e940 <ftello64@plt+0xd0b8>
   1f080:	ldr	r4, [r7, #28]
   1f084:	add	r6, r6, #2
   1f088:	cmp	r4, r6
   1f08c:	beq	1f09c <ftello64@plt+0xd814>
   1f090:	ldr	r3, [r3, r6, lsl #2]
   1f094:	cmn	r3, #1
   1f098:	beq	1e940 <ftello64@plt+0xd0b8>
   1f09c:	ldrb	r3, [r7, #76]	; 0x4c
   1f0a0:	mov	r6, r2
   1f0a4:	cmp	r3, #0
   1f0a8:	beq	1f0b4 <ftello64@plt+0xd82c>
   1f0ac:	ldr	r6, [r7, #12]
   1f0b0:	ldr	r6, [r6, r2, lsl #2]
   1f0b4:	ldr	r4, [r7, #24]
   1f0b8:	ldr	ip, [r7]
   1f0bc:	cmp	r3, #0
   1f0c0:	add	r6, r4, r6
   1f0c4:	add	r6, ip, r6
   1f0c8:	ldrsb	r6, [r6]
   1f0cc:	beq	1e948 <ftello64@plt+0xd0c0>
   1f0d0:	cmn	r6, #1
   1f0d4:	ble	1e940 <ftello64@plt+0xd0b8>
   1f0d8:	b	1e948 <ftello64@plt+0xd0c0>
   1f0dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f0e0:	add	fp, sp, #28
   1f0e4:	sub	sp, sp, #20
   1f0e8:	ldr	r4, [fp, #12]
   1f0ec:	ldr	r7, [fp, #8]
   1f0f0:	ldr	sl, [r1]
   1f0f4:	mov	r6, r2
   1f0f8:	str	r0, [sp, #12]
   1f0fc:	str	r1, [sp, #8]
   1f100:	str	r3, [sp, #16]
   1f104:	str	r4, [sp, #4]
   1f108:	str	r7, [sp]
   1f10c:	bl	1f430 <ftello64@plt+0xdba8>
   1f110:	mov	r3, r4
   1f114:	mov	r4, r0
   1f118:	cmp	r0, #0
   1f11c:	bne	1f148 <ftello64@plt+0xd8c0>
   1f120:	ldr	r0, [r3]
   1f124:	cmp	r0, #0
   1f128:	beq	1f148 <ftello64@plt+0xd8c0>
   1f12c:	b	1f418 <ftello64@plt+0xdb90>
   1f130:	cmp	r4, #0
   1f134:	cmpne	r5, #0
   1f138:	bne	1f1ac <ftello64@plt+0xd924>
   1f13c:	cmp	r4, #0
   1f140:	mov	r7, r8
   1f144:	moveq	r4, r5
   1f148:	ldrb	r0, [r6, #4]
   1f14c:	orr	r1, r0, #8
   1f150:	cmp	r1, #10
   1f154:	beq	1f41c <ftello64@plt+0xdb94>
   1f158:	cmp	r7, #0
   1f15c:	beq	1f168 <ftello64@plt+0xd8e0>
   1f160:	cmp	r0, #9
   1f164:	beq	1f41c <ftello64@plt+0xdb94>
   1f168:	str	r3, [sp, #4]
   1f16c:	mov	r9, r3
   1f170:	ldr	r0, [sp, #12]
   1f174:	ldr	r1, [sp, #8]
   1f178:	ldr	r3, [sp, #16]
   1f17c:	mov	r2, r6
   1f180:	mov	r8, r7
   1f184:	str	r7, [sp]
   1f188:	bl	1f430 <ftello64@plt+0xdba8>
   1f18c:	mov	r3, r9
   1f190:	mov	r5, r0
   1f194:	cmp	r0, #0
   1f198:	bne	1f130 <ftello64@plt+0xd8a8>
   1f19c:	ldr	r0, [r3]
   1f1a0:	cmp	r0, #0
   1f1a4:	beq	1f130 <ftello64@plt+0xd8a8>
   1f1a8:	b	1f230 <ftello64@plt+0xd9a8>
   1f1ac:	ldr	r1, [sl, #64]	; 0x40
   1f1b0:	cmp	r1, #31
   1f1b4:	beq	1f204 <ftello64@plt+0xd97c>
   1f1b8:	ldr	r0, [sl, #56]	; 0x38
   1f1bc:	add	r0, r0, r1, lsl #5
   1f1c0:	add	r2, r1, #1
   1f1c4:	mov	r1, #0
   1f1c8:	mov	r7, r8
   1f1cc:	str	r2, [sl, #64]	; 0x40
   1f1d0:	str	r1, [r0, #4]!
   1f1d4:	stmib	r0, {r4, r5}
   1f1d8:	str	r1, [r0, #12]
   1f1dc:	str	r1, [r0, #16]
   1f1e0:	str	r1, [r0, #20]
   1f1e4:	mov	r1, #16
   1f1e8:	str	r1, [r0, #24]
   1f1ec:	mvn	r1, #0
   1f1f0:	str	r1, [r0, #28]
   1f1f4:	str	r0, [r4]
   1f1f8:	str	r0, [r5]
   1f1fc:	mov	r4, r0
   1f200:	b	1f148 <ftello64@plt+0xd8c0>
   1f204:	mov	r0, #996	; 0x3e4
   1f208:	bl	2ce24 <ftello64@plt+0x1b59c>
   1f20c:	cmp	r0, #0
   1f210:	beq	1f2d4 <ftello64@plt+0xda4c>
   1f214:	ldr	r1, [sl, #56]	; 0x38
   1f218:	mov	r3, r9
   1f21c:	str	r1, [r0]
   1f220:	mov	r1, #0
   1f224:	str	r1, [sl, #64]	; 0x40
   1f228:	str	r0, [sl, #56]	; 0x38
   1f22c:	b	1f1bc <ftello64@plt+0xd934>
   1f230:	cmp	r4, #0
   1f234:	beq	1f418 <ftello64@plt+0xdb90>
   1f238:	movw	r5, #255	; 0xff
   1f23c:	movt	r5, #4
   1f240:	mov	r6, r4
   1f244:	ldr	r4, [r4, #4]
   1f248:	cmp	r4, #0
   1f24c:	bne	1f240 <ftello64@plt+0xd9b8>
   1f250:	ldr	r4, [r6, #8]
   1f254:	cmp	r4, #0
   1f258:	bne	1f240 <ftello64@plt+0xd9b8>
   1f25c:	ldr	r0, [r6, #24]
   1f260:	and	r0, r0, r5
   1f264:	cmp	r0, #3
   1f268:	beq	1f29c <ftello64@plt+0xda14>
   1f26c:	cmp	r0, #6
   1f270:	bne	1f2a8 <ftello64@plt+0xda20>
   1f274:	ldr	r4, [r6, #20]
   1f278:	ldr	r0, [r4]
   1f27c:	bl	15df0 <ftello64@plt+0x4568>
   1f280:	ldr	r0, [r4, #4]
   1f284:	bl	15df0 <ftello64@plt+0x4568>
   1f288:	ldr	r0, [r4, #8]
   1f28c:	bl	15df0 <ftello64@plt+0x4568>
   1f290:	ldr	r0, [r4, #12]
   1f294:	bl	15df0 <ftello64@plt+0x4568>
   1f298:	b	1f2a0 <ftello64@plt+0xda18>
   1f29c:	ldr	r4, [r6, #20]
   1f2a0:	mov	r0, r4
   1f2a4:	bl	15df0 <ftello64@plt+0x4568>
   1f2a8:	ldr	r0, [r6]
   1f2ac:	cmp	r0, #0
   1f2b0:	beq	1f418 <ftello64@plt+0xdb90>
   1f2b4:	ldr	r4, [r0, #8]
   1f2b8:	cmp	r4, r6
   1f2bc:	mov	r6, r0
   1f2c0:	beq	1f25c <ftello64@plt+0xd9d4>
   1f2c4:	cmp	r4, #0
   1f2c8:	mov	r6, r0
   1f2cc:	beq	1f25c <ftello64@plt+0xd9d4>
   1f2d0:	b	1f240 <ftello64@plt+0xd9b8>
   1f2d4:	movw	r6, #255	; 0xff
   1f2d8:	mov	r1, r9
   1f2dc:	movt	r6, #4
   1f2e0:	mov	r7, r5
   1f2e4:	ldr	r5, [r5, #4]
   1f2e8:	cmp	r5, #0
   1f2ec:	bne	1f2e0 <ftello64@plt+0xda58>
   1f2f0:	ldr	r5, [r7, #8]
   1f2f4:	cmp	r5, #0
   1f2f8:	bne	1f2e0 <ftello64@plt+0xda58>
   1f2fc:	ldr	r0, [r7, #24]
   1f300:	and	r0, r0, r6
   1f304:	cmp	r0, #3
   1f308:	beq	1f33c <ftello64@plt+0xdab4>
   1f30c:	cmp	r0, #6
   1f310:	bne	1f34c <ftello64@plt+0xdac4>
   1f314:	ldr	r5, [r7, #20]
   1f318:	ldr	r0, [r5]
   1f31c:	bl	15df0 <ftello64@plt+0x4568>
   1f320:	ldr	r0, [r5, #4]
   1f324:	bl	15df0 <ftello64@plt+0x4568>
   1f328:	ldr	r0, [r5, #8]
   1f32c:	bl	15df0 <ftello64@plt+0x4568>
   1f330:	ldr	r0, [r5, #12]
   1f334:	bl	15df0 <ftello64@plt+0x4568>
   1f338:	b	1f340 <ftello64@plt+0xdab8>
   1f33c:	ldr	r5, [r7, #20]
   1f340:	mov	r0, r5
   1f344:	bl	15df0 <ftello64@plt+0x4568>
   1f348:	mov	r1, r9
   1f34c:	ldr	r0, [r7]
   1f350:	cmp	r0, #0
   1f354:	beq	1f378 <ftello64@plt+0xdaf0>
   1f358:	ldr	r5, [r0, #8]
   1f35c:	cmp	r5, r7
   1f360:	mov	r7, r0
   1f364:	beq	1f2fc <ftello64@plt+0xda74>
   1f368:	cmp	r5, #0
   1f36c:	mov	r7, r0
   1f370:	beq	1f2fc <ftello64@plt+0xda74>
   1f374:	b	1f2e0 <ftello64@plt+0xda58>
   1f378:	mov	r5, r4
   1f37c:	ldr	r4, [r4, #4]
   1f380:	cmp	r4, #0
   1f384:	bne	1f378 <ftello64@plt+0xdaf0>
   1f388:	ldr	r4, [r5, #8]
   1f38c:	cmp	r4, #0
   1f390:	bne	1f378 <ftello64@plt+0xdaf0>
   1f394:	ldr	r0, [r5, #24]
   1f398:	and	r0, r0, r6
   1f39c:	cmp	r0, #3
   1f3a0:	beq	1f3d4 <ftello64@plt+0xdb4c>
   1f3a4:	cmp	r0, #6
   1f3a8:	bne	1f3e4 <ftello64@plt+0xdb5c>
   1f3ac:	ldr	r4, [r5, #20]
   1f3b0:	ldr	r0, [r4]
   1f3b4:	bl	15df0 <ftello64@plt+0x4568>
   1f3b8:	ldr	r0, [r4, #4]
   1f3bc:	bl	15df0 <ftello64@plt+0x4568>
   1f3c0:	ldr	r0, [r4, #8]
   1f3c4:	bl	15df0 <ftello64@plt+0x4568>
   1f3c8:	ldr	r0, [r4, #12]
   1f3cc:	bl	15df0 <ftello64@plt+0x4568>
   1f3d0:	b	1f3d8 <ftello64@plt+0xdb50>
   1f3d4:	ldr	r4, [r5, #20]
   1f3d8:	mov	r0, r4
   1f3dc:	bl	15df0 <ftello64@plt+0x4568>
   1f3e0:	mov	r1, r9
   1f3e4:	ldr	r0, [r5]
   1f3e8:	cmp	r0, #0
   1f3ec:	beq	1f410 <ftello64@plt+0xdb88>
   1f3f0:	ldr	r4, [r0, #8]
   1f3f4:	cmp	r4, r5
   1f3f8:	mov	r5, r0
   1f3fc:	beq	1f394 <ftello64@plt+0xdb0c>
   1f400:	cmp	r4, #0
   1f404:	mov	r5, r0
   1f408:	beq	1f394 <ftello64@plt+0xdb0c>
   1f40c:	b	1f378 <ftello64@plt+0xdaf0>
   1f410:	mov	r0, #12
   1f414:	str	r0, [r1]
   1f418:	mov	r4, #0
   1f41c:	mov	r0, r4
   1f420:	sub	sp, fp, #28
   1f424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f428:	nop	{0}
   1f42c:	nop	{0}
   1f430:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f434:	add	fp, sp, #28
   1f438:	sub	sp, sp, #156	; 0x9c
   1f43c:	mov	r5, r0
   1f440:	mov	lr, r2
   1f444:	ldr	r0, [r2, #4]
   1f448:	ldr	r2, [fp, #12]
   1f44c:	mov	r7, r1
   1f450:	mvn	r1, #0
   1f454:	mov	r9, #0
   1f458:	mov	ip, r3
   1f45c:	ldr	sl, [r7]
   1f460:	str	r2, [sp, #20]
   1f464:	uxtab	r1, r1, r0
   1f468:	ldr	r6, [fp, #8]
   1f46c:	add	r2, pc, #12
   1f470:	str	r5, [sp, #28]
   1f474:	str	r3, [sp, #48]	; 0x30
   1f478:	str	lr, [sp, #44]	; 0x2c
   1f47c:	ldr	pc, [r2, r1, lsl #2]
   1f480:	andeq	pc, r1, r8, asr r7	; <UNPREDICTABLE>
   1f484:	andeq	r1, r2, r8, lsr r3
   1f488:	ldrdeq	r1, [r2], -r0
   1f48c:	andeq	pc, r1, r8, lsl r9	; <UNPREDICTABLE>
   1f490:	muleq	r1, r8, r9
   1f494:	ldrdeq	r1, [r2], -r0
   1f498:	ldrdeq	r1, [r2], -r0
   1f49c:	andeq	pc, r1, r0, lsl #20
   1f4a0:	andeq	pc, r1, r0, lsr r5	; <UNPREDICTABLE>
   1f4a4:	andeq	r1, r2, r8, lsr r3
   1f4a8:	andeq	pc, r1, r0, lsr #10
   1f4ac:	andeq	pc, r1, r4, lsr #12
   1f4b0:	ldrdeq	r1, [r2], -r0
   1f4b4:	ldrdeq	r1, [r2], -r0
   1f4b8:	ldrdeq	r1, [r2], -r0
   1f4bc:	ldrdeq	r1, [r2], -r0
   1f4c0:	ldrdeq	r1, [r2], -r0
   1f4c4:	andeq	pc, r1, r0, lsr #10
   1f4c8:	andeq	pc, r1, r0, lsr #10
   1f4cc:	andeq	pc, r1, r4, ror #13
   1f4d0:	ldrdeq	r1, [r2], -r0
   1f4d4:	ldrdeq	r1, [r2], -r0
   1f4d8:	andeq	pc, r1, ip, ror sl	; <UNPREDICTABLE>
   1f4dc:	andeq	pc, r1, r0, asr #10
   1f4e0:	ldrdeq	r1, [r2], -r0
   1f4e4:	ldrdeq	r1, [r2], -r0
   1f4e8:	ldrdeq	r1, [r2], -r0
   1f4ec:	ldrdeq	r1, [r2], -r0
   1f4f0:	ldrdeq	r1, [r2], -r0
   1f4f4:	ldrdeq	r1, [r2], -r0
   1f4f8:	ldrdeq	r1, [r2], -r0
   1f4fc:	muleq	r1, ip, r5
   1f500:	muleq	r1, ip, r5
   1f504:			; <UNDEFINED> instruction: 0x0001f5bc
   1f508:			; <UNDEFINED> instruction: 0x0001f5bc
   1f50c:	andeq	pc, r1, ip, lsl #21
   1f510:	andeq	r0, r0, r0
   1f514:	mvnseq	r0, #0
   1f518:			; <UNDEFINED> instruction: 0x87fffffe
   1f51c:			; <UNDEFINED> instruction: 0x07fffffe
   1f520:	tst	ip, #32
   1f524:	bne	1fa84 <ftello64@plt+0xe1fc>
   1f528:	tst	ip, #16
   1f52c:	bne	1fa9c <ftello64@plt+0xe214>
   1f530:	tst	ip, #131072	; 0x20000
   1f534:	uxtbeq	r1, r0
   1f538:	cmpeq	r1, #9
   1f53c:	beq	1fadc <ftello64@plt+0xe254>
   1f540:	mov	r1, #1
   1f544:	bfi	r0, r1, #0, #8
   1f548:	str	r0, [lr, #4]
   1f54c:	ldr	r1, [sl, #64]	; 0x40
   1f550:	cmp	r1, #31
   1f554:	beq	214e4 <ftello64@plt+0xfc5c>
   1f558:	ldr	r0, [sl, #56]	; 0x38
   1f55c:	add	r7, r0, r1, lsl #5
   1f560:	add	r2, r1, #1
   1f564:	mov	r0, #0
   1f568:	mvn	r3, #0
   1f56c:	str	r2, [sl, #64]	; 0x40
   1f570:	str	r0, [r7, #4]!
   1f574:	str	r0, [r7, #8]
   1f578:	str	r0, [r7, #4]
   1f57c:	ldm	lr, {r1, r2}
   1f580:	str	r3, [r7, #28]
   1f584:	str	r0, [r7, #16]
   1f588:	str	r0, [r7, #12]
   1f58c:	bic	r0, r2, #786432	; 0xc0000
   1f590:	str	r1, [r7, #20]
   1f594:	str	r0, [r7, #24]
   1f598:	b	204c0 <ftello64@plt+0xec38>
   1f59c:	mvn	r2, #32
   1f5a0:	ldr	r1, [r5, #64]	; 0x40
   1f5a4:	movw	r3, #62773	; 0xf535
   1f5a8:	uxtab	r0, r2, r0
   1f5ac:	movw	r2, #64628	; 0xfc74
   1f5b0:	movt	r3, #2
   1f5b4:	movt	r2, #2
   1f5b8:	b	1f5d8 <ftello64@plt+0xdd50>
   1f5bc:	mvn	r2, #34	; 0x22
   1f5c0:	ldr	r1, [r5, #64]	; 0x40
   1f5c4:	movw	r3, #61240	; 0xef38
   1f5c8:	uxtab	r0, r2, r0
   1f5cc:	movw	r2, #64634	; 0xfc7a
   1f5d0:	movt	r3, #2
   1f5d4:	movt	r2, #2
   1f5d8:	clz	r0, r0
   1f5dc:	lsr	r0, r0, #5
   1f5e0:	str	r0, [sp]
   1f5e4:	ldr	r4, [sp, #20]
   1f5e8:	str	r4, [sp, #4]
   1f5ec:	mov	r0, sl
   1f5f0:	bl	219d0 <ftello64@plt+0x10148>
   1f5f4:	mov	r7, r0
   1f5f8:	cmp	r0, #0
   1f5fc:	bne	1f618 <ftello64@plt+0xdd90>
   1f600:	ldr	r0, [r4]
   1f604:	cmp	r0, #0
   1f608:	ldr	ip, [sp, #48]	; 0x30
   1f60c:	ldr	lr, [sp, #44]	; 0x2c
   1f610:	beq	204c0 <ftello64@plt+0xec38>
   1f614:	b	21338 <ftello64@plt+0xfab0>
   1f618:	ldr	ip, [sp, #48]	; 0x30
   1f61c:	ldr	lr, [sp, #44]	; 0x2c
   1f620:	b	204c0 <ftello64@plt+0xec38>
   1f624:	ldr	r0, [lr]
   1f628:	movw	r1, #783	; 0x30f
   1f62c:	tst	r0, r1
   1f630:	beq	1f678 <ftello64@plt+0xddf0>
   1f634:	ldrb	r0, [sl, #88]	; 0x58
   1f638:	tst	r0, #16
   1f63c:	bne	1f674 <ftello64@plt+0xddec>
   1f640:	orr	r1, r0, #16
   1f644:	tst	r0, #8
   1f648:	strb	r1, [sl, #88]	; 0x58
   1f64c:	bne	217e8 <ftello64@plt+0xff60>
   1f650:	sub	r1, pc, #328	; 0x148
   1f654:	tst	r0, #4
   1f658:	vld1.64	{d16-d17}, [r1 :128]
   1f65c:	add	r1, sl, #96	; 0x60
   1f660:	vst1.32	{d16-d17}, [r1]
   1f664:	beq	217f4 <ftello64@plt+0xff6c>
   1f668:	vmov.i32	q8, #0	; 0x00000000
   1f66c:	add	r0, sl, #112	; 0x70
   1f670:	vst1.32	{d16-d17}, [r0]
   1f674:	ldr	r0, [lr]
   1f678:	cmp	r0, #512	; 0x200
   1f67c:	beq	202c0 <ftello64@plt+0xea38>
   1f680:	cmp	r0, #256	; 0x100
   1f684:	bne	203cc <ftello64@plt+0xeb44>
   1f688:	mov	r0, #6
   1f68c:	str	r0, [lr]
   1f690:	ldr	r1, [sl, #64]	; 0x40
   1f694:	cmp	r1, #31
   1f698:	beq	21748 <ftello64@plt+0xfec0>
   1f69c:	ldr	r0, [sl, #56]	; 0x38
   1f6a0:	add	r4, r0, r1, lsl #5
   1f6a4:	add	r2, r1, #1
   1f6a8:	mov	r0, #0
   1f6ac:	mvn	r3, #0
   1f6b0:	str	r2, [sl, #64]	; 0x40
   1f6b4:	str	r0, [r4, #4]!
   1f6b8:	str	r0, [r4, #8]
   1f6bc:	str	r0, [r4, #4]
   1f6c0:	ldm	lr, {r1, r2}
   1f6c4:	str	r3, [r4, #28]
   1f6c8:	str	r0, [r4, #16]
   1f6cc:	str	r0, [r4, #12]
   1f6d0:	bic	r0, r2, #786432	; 0xc0000
   1f6d4:	str	r1, [r4, #20]
   1f6d8:	str	r0, [r4, #24]
   1f6dc:	mov	r0, #9
   1f6e0:	b	20318 <ftello64@plt+0xea90>
   1f6e4:	mov	r9, #0
   1f6e8:	mov	r0, #32
   1f6ec:	mov	r1, #1
   1f6f0:	str	r9, [fp, #-32]	; 0xffffffe0
   1f6f4:	bl	2cdd0 <ftello64@plt+0x1b548>
   1f6f8:	mov	r8, r0
   1f6fc:	mov	r0, #40	; 0x28
   1f700:	mov	r1, #1
   1f704:	bl	2cdd0 <ftello64@plt+0x1b548>
   1f708:	mov	r7, r0
   1f70c:	cmp	r8, #0
   1f710:	cmpne	r7, #0
   1f714:	beq	21544 <ftello64@plt+0xfcbc>
   1f718:	ldr	r6, [sp, #44]	; 0x2c
   1f71c:	ldr	r4, [sp, #48]	; 0x30
   1f720:	mov	r1, r5
   1f724:	mov	r0, r6
   1f728:	mov	r2, r4
   1f72c:	bl	21d8c <ftello64@plt+0x10504>
   1f730:	mov	r3, r0
   1f734:	ldr	r0, [r6, #4]
   1f738:	str	r7, [sp, #60]	; 0x3c
   1f73c:	uxtb	r1, r0
   1f740:	cmp	r1, #25
   1f744:	beq	1fae4 <ftello64@plt+0xe25c>
   1f748:	cmp	r1, #2
   1f74c:	beq	21530 <ftello64@plt+0xfca8>
   1f750:	mov	r1, #0
   1f754:	b	1fb3c <ftello64@plt+0xe2b4>
   1f758:	ldr	r1, [sl, #64]	; 0x40
   1f75c:	cmp	r1, #31
   1f760:	beq	21558 <ftello64@plt+0xfcd0>
   1f764:	ldr	r0, [sl, #56]	; 0x38
   1f768:	add	r4, r0, r1, lsl #5
   1f76c:	add	r2, r1, #1
   1f770:	mov	r0, #0
   1f774:	mvn	r3, #0
   1f778:	str	r2, [sl, #64]	; 0x40
   1f77c:	str	r0, [r4, #4]!
   1f780:	str	r0, [r4, #8]
   1f784:	str	r0, [r4, #4]
   1f788:	ldm	lr, {r1, r2}
   1f78c:	str	r3, [r4, #28]
   1f790:	str	r0, [r4, #16]
   1f794:	str	r0, [r4, #12]
   1f798:	bic	r0, r2, #786432	; 0xc0000
   1f79c:	str	r1, [r4, #20]
   1f7a0:	str	r0, [r4, #24]
   1f7a4:	ldr	r0, [sl, #92]	; 0x5c
   1f7a8:	cmp	r0, #2
   1f7ac:	blt	1fa94 <ftello64@plt+0xe20c>
   1f7b0:	ldr	r0, [r5, #40]	; 0x28
   1f7b4:	ldr	r1, [r5, #56]	; 0x38
   1f7b8:	cmp	r1, r0
   1f7bc:	ble	1fa94 <ftello64@plt+0xe20c>
   1f7c0:	mov	r8, #0
   1f7c4:	mvn	r9, #0
   1f7c8:	ldr	r1, [r5, #28]
   1f7cc:	cmp	r0, r1
   1f7d0:	beq	1fa94 <ftello64@plt+0xe20c>
   1f7d4:	ldr	r1, [r5, #8]
   1f7d8:	ldr	r0, [r1, r0, lsl #2]
   1f7dc:	cmn	r0, #1
   1f7e0:	bne	1fa94 <ftello64@plt+0xe20c>
   1f7e4:	mov	r0, lr
   1f7e8:	mov	r1, r5
   1f7ec:	mov	r2, ip
   1f7f0:	bl	1e8a0 <ftello64@plt+0xd018>
   1f7f4:	ldr	r1, [r5, #40]	; 0x28
   1f7f8:	add	r0, r1, r0
   1f7fc:	str	r0, [r5, #40]	; 0x28
   1f800:	ldr	r1, [sl, #64]	; 0x40
   1f804:	cmp	r1, #31
   1f808:	beq	1f8b0 <ftello64@plt+0xe028>
   1f80c:	ldr	r0, [sl, #56]	; 0x38
   1f810:	add	r6, r0, r1, lsl #5
   1f814:	ldr	lr, [sp, #44]	; 0x2c
   1f818:	add	r2, r1, #1
   1f81c:	ldr	ip, [sp, #48]	; 0x30
   1f820:	str	r2, [sl, #64]	; 0x40
   1f824:	str	r8, [r6, #4]!
   1f828:	str	r8, [r6, #8]
   1f82c:	str	r8, [r6, #4]
   1f830:	ldm	lr, {r0, r1}
   1f834:	str	r9, [r6, #28]
   1f838:	str	r8, [r6, #16]
   1f83c:	str	r8, [r6, #12]
   1f840:	str	r0, [r6, #20]
   1f844:	bic	r0, r1, #786432	; 0xc0000
   1f848:	str	r0, [r6, #24]
   1f84c:	ldr	r1, [sl, #64]	; 0x40
   1f850:	cmp	r1, #31
   1f854:	beq	1f8d8 <ftello64@plt+0xe050>
   1f858:	ldr	r0, [sl, #56]	; 0x38
   1f85c:	add	r7, r0, r1, lsl #5
   1f860:	add	r2, r1, #1
   1f864:	mov	r0, #16
   1f868:	cmp	r6, #0
   1f86c:	str	r2, [sl, #64]	; 0x40
   1f870:	str	r8, [r7, #4]!
   1f874:	stmib	r7, {r4, r6, r8}
   1f878:	str	r8, [r7, #16]
   1f87c:	str	r8, [r7, #20]
   1f880:	str	r0, [r7, #24]
   1f884:	str	r9, [r7, #28]
   1f888:	str	r7, [r4]
   1f88c:	beq	217e0 <ftello64@plt+0xff58>
   1f890:	ldr	r5, [sp, #28]
   1f894:	str	r7, [r6]
   1f898:	mov	r4, r7
   1f89c:	ldr	r0, [r5, #40]	; 0x28
   1f8a0:	ldr	r1, [r5, #56]	; 0x38
   1f8a4:	cmp	r1, r0
   1f8a8:	bgt	1f7c8 <ftello64@plt+0xdf40>
   1f8ac:	b	204c0 <ftello64@plt+0xec38>
   1f8b0:	mov	r0, #996	; 0x3e4
   1f8b4:	bl	2ce24 <ftello64@plt+0x1b59c>
   1f8b8:	cmp	r0, #0
   1f8bc:	beq	1f908 <ftello64@plt+0xe080>
   1f8c0:	ldr	r1, [sl, #56]	; 0x38
   1f8c4:	str	r1, [r0]
   1f8c8:	mov	r1, #0
   1f8cc:	str	r1, [sl, #64]	; 0x40
   1f8d0:	str	r0, [sl, #56]	; 0x38
   1f8d4:	b	1f810 <ftello64@plt+0xdf88>
   1f8d8:	mov	r0, #996	; 0x3e4
   1f8dc:	bl	2ce24 <ftello64@plt+0x1b59c>
   1f8e0:	ldr	lr, [sp, #44]	; 0x2c
   1f8e4:	ldr	ip, [sp, #48]	; 0x30
   1f8e8:	cmp	r0, #0
   1f8ec:	beq	217e0 <ftello64@plt+0xff58>
   1f8f0:	ldr	r1, [sl, #56]	; 0x38
   1f8f4:	str	r1, [r0]
   1f8f8:	mov	r1, #0
   1f8fc:	str	r1, [sl, #64]	; 0x40
   1f900:	str	r0, [sl, #56]	; 0x38
   1f904:	b	1f85c <ftello64@plt+0xdfd4>
   1f908:	ldr	ip, [sp, #48]	; 0x30
   1f90c:	ldr	lr, [sp, #44]	; 0x2c
   1f910:	mov	r6, #0
   1f914:	b	1f84c <ftello64@plt+0xdfc4>
   1f918:	ldr	r0, [lr]
   1f91c:	ldr	r2, [sl, #84]	; 0x54
   1f920:	mov	r1, #1
   1f924:	tst	r2, r1, lsl r0
   1f928:	beq	2158c <ftello64@plt+0xfd04>
   1f92c:	lsl	r0, r1, r0
   1f930:	ldr	r1, [sl, #64]	; 0x40
   1f934:	ldr	r2, [sl, #80]	; 0x50
   1f938:	orr	r0, r2, r0
   1f93c:	cmp	r1, #31
   1f940:	str	r0, [sl, #80]	; 0x50
   1f944:	beq	215c8 <ftello64@plt+0xfd40>
   1f948:	ldr	r0, [sl, #56]	; 0x38
   1f94c:	add	r7, r0, r1, lsl #5
   1f950:	add	r2, r1, #1
   1f954:	mov	r0, #0
   1f958:	mvn	r3, #0
   1f95c:	str	r2, [sl, #64]	; 0x40
   1f960:	str	r0, [r7, #4]!
   1f964:	str	r0, [r7, #8]
   1f968:	str	r0, [r7, #4]
   1f96c:	ldm	lr, {r1, r2}
   1f970:	str	r3, [r7, #28]
   1f974:	str	r0, [r7, #16]
   1f978:	str	r0, [r7, #12]
   1f97c:	bic	r0, r2, #786432	; 0xc0000
   1f980:	str	r1, [r7, #20]
   1f984:	str	r0, [r7, #24]
   1f988:	ldr	r0, [sl, #76]	; 0x4c
   1f98c:	add	r0, r0, #1
   1f990:	str	r0, [sl, #76]	; 0x4c
   1f994:	b	1f9f0 <ftello64@plt+0xe168>
   1f998:	ldr	r1, [sl, #64]	; 0x40
   1f99c:	cmp	r1, #31
   1f9a0:	beq	21594 <ftello64@plt+0xfd0c>
   1f9a4:	ldr	r0, [sl, #56]	; 0x38
   1f9a8:	add	r7, r0, r1, lsl #5
   1f9ac:	add	r2, r1, #1
   1f9b0:	mov	r0, #0
   1f9b4:	mvn	r3, #0
   1f9b8:	str	r2, [sl, #64]	; 0x40
   1f9bc:	str	r0, [r7, #4]!
   1f9c0:	str	r0, [r7, #8]
   1f9c4:	str	r0, [r7, #4]
   1f9c8:	ldm	lr, {r1, r2}
   1f9cc:	str	r3, [r7, #28]
   1f9d0:	str	r0, [r7, #16]
   1f9d4:	str	r0, [r7, #12]
   1f9d8:	bic	r0, r2, #786432	; 0xc0000
   1f9dc:	str	r1, [r7, #20]
   1f9e0:	str	r0, [r7, #24]
   1f9e4:	ldr	r0, [sl, #92]	; 0x5c
   1f9e8:	cmp	r0, #2
   1f9ec:	blt	204c0 <ftello64@plt+0xec38>
   1f9f0:	ldrb	r0, [sl, #88]	; 0x58
   1f9f4:	orr	r0, r0, #2
   1f9f8:	strb	r0, [sl, #88]	; 0x58
   1f9fc:	b	204c0 <ftello64@plt+0xec38>
   1fa00:	ldr	r4, [r7, #24]
   1fa04:	orr	r2, ip, #8388608	; 0x800000
   1fa08:	mov	r1, r5
   1fa0c:	add	r0, r4, #1
   1fa10:	str	r0, [r7, #24]
   1fa14:	mov	r0, lr
   1fa18:	bl	1e8a0 <ftello64@plt+0xd018>
   1fa1c:	ldr	r1, [r5, #40]	; 0x28
   1fa20:	ldr	lr, [sp, #44]	; 0x2c
   1fa24:	mov	r9, #0
   1fa28:	add	r0, r1, r0
   1fa2c:	str	r0, [r5, #40]	; 0x28
   1fa30:	ldrb	r0, [lr, #4]
   1fa34:	cmp	r0, #9
   1fa38:	beq	20450 <ftello64@plt+0xebc8>
   1fa3c:	add	r0, r6, #1
   1fa40:	mov	r1, r7
   1fa44:	mov	r2, lr
   1fa48:	mov	r7, lr
   1fa4c:	str	r0, [sp]
   1fa50:	mov	r0, r5
   1fa54:	ldr	r6, [sp, #20]
   1fa58:	str	r6, [sp, #4]
   1fa5c:	ldr	r3, [sp, #48]	; 0x30
   1fa60:	bl	1e634 <ftello64@plt+0xcdac>
   1fa64:	mov	r9, r0
   1fa68:	ldr	r0, [r6]
   1fa6c:	cmp	r0, #0
   1fa70:	beq	20440 <ftello64@plt+0xebb8>
   1fa74:	mov	r9, #0
   1fa78:	b	21338 <ftello64@plt+0xfab0>
   1fa7c:	tst	ip, #16777216	; 0x1000000
   1fa80:	beq	1f520 <ftello64@plt+0xdc98>
   1fa84:	mov	r0, #13
   1fa88:	b	203c4 <ftello64@plt+0xeb3c>
   1fa8c:	mov	r0, #5
   1fa90:	b	203c4 <ftello64@plt+0xeb3c>
   1fa94:	mov	r7, r4
   1fa98:	b	204c0 <ftello64@plt+0xec38>
   1fa9c:	mov	r0, lr
   1faa0:	mov	r1, r5
   1faa4:	mov	r2, ip
   1faa8:	mov	r4, ip
   1faac:	mov	r6, lr
   1fab0:	bl	1e8a0 <ftello64@plt+0xd018>
   1fab4:	ldr	r1, [r5, #40]	; 0x28
   1fab8:	mov	r2, r6
   1fabc:	mov	r3, r4
   1fac0:	add	r0, r1, r0
   1fac4:	mov	r1, r7
   1fac8:	str	r0, [r5, #40]	; 0x28
   1facc:	mov	r0, r5
   1fad0:	sub	sp, fp, #28
   1fad4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fad8:	b	1f430 <ftello64@plt+0xdba8>
   1fadc:	mov	r0, #16
   1fae0:	b	203c4 <ftello64@plt+0xeb3c>
   1fae4:	ldrb	r0, [r7, #16]
   1fae8:	tst	r4, #256	; 0x100
   1faec:	orr	r0, r0, #1
   1faf0:	strb	r0, [r7, #16]
   1faf4:	beq	1fb04 <ftello64@plt+0xe27c>
   1faf8:	ldr	r0, [r8]
   1fafc:	orr	r0, r0, #1024	; 0x400
   1fb00:	str	r0, [r8]
   1fb04:	ldr	r0, [r5, #40]	; 0x28
   1fb08:	mov	r1, r5
   1fb0c:	mov	r2, r4
   1fb10:	add	r0, r0, r3
   1fb14:	str	r0, [r5, #40]	; 0x28
   1fb18:	mov	r0, r6
   1fb1c:	bl	21d8c <ftello64@plt+0x10504>
   1fb20:	ldr	r6, [sp, #44]	; 0x2c
   1fb24:	mov	r3, r0
   1fb28:	ldr	r0, [r6, #4]
   1fb2c:	uxtb	r1, r0
   1fb30:	cmp	r1, #2
   1fb34:	beq	21530 <ftello64@plt+0xfca8>
   1fb38:	mov	r1, #1
   1fb3c:	str	r1, [sp, #56]	; 0x38
   1fb40:	uxtb	r1, r0
   1fb44:	mov	r2, r6
   1fb48:	ldr	r7, [sp, #48]	; 0x30
   1fb4c:	cmp	r1, #21
   1fb50:	moveq	r1, #1
   1fb54:	bfieq	r0, r1, #0, #8
   1fb58:	mov	r1, r5
   1fb5c:	streq	r0, [r6, #4]
   1fb60:	sub	r0, fp, #80	; 0x50
   1fb64:	str	r0, [fp, #-36]	; 0xffffffdc
   1fb68:	mov	r0, #3
   1fb6c:	str	r0, [fp, #-40]	; 0xffffffd8
   1fb70:	mov	r0, #1
   1fb74:	str	r7, [sp]
   1fb78:	str	r0, [sp, #4]
   1fb7c:	sub	r0, fp, #40	; 0x28
   1fb80:	bl	21f04 <ftello64@plt+0x1067c>
   1fb84:	cmp	r0, #0
   1fb88:	bne	21518 <ftello64@plt+0xfc90>
   1fb8c:	and	r0, r7, #65536	; 0x10000
   1fb90:	mov	r2, r7
   1fb94:	str	r0, [sp, #40]	; 0x28
   1fb98:	mov	r0, #0
   1fb9c:	str	r0, [sp, #36]	; 0x24
   1fba0:	mov	r0, #0
   1fba4:	str	r0, [sp, #32]
   1fba8:	ldr	r4, [sp, #44]	; 0x2c
   1fbac:	ldr	r7, [sp, #60]	; 0x3c
   1fbb0:	mov	r0, r4
   1fbb4:	mov	r1, r5
   1fbb8:	bl	21d8c <ftello64@plt+0x10504>
   1fbbc:	ldr	r6, [fp, #-40]	; 0xffffffd8
   1fbc0:	mov	r9, r0
   1fbc4:	cmp	r6, #2
   1fbc8:	beq	1fda8 <ftello64@plt+0xe520>
   1fbcc:	cmp	r6, #4
   1fbd0:	bne	1fc14 <ftello64@plt+0xe38c>
   1fbd4:	ldr	r5, [sp, #28]
   1fbd8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1fbdc:	mov	r2, r7
   1fbe0:	sub	r3, fp, #32
   1fbe4:	ldr	r0, [r5, #64]	; 0x40
   1fbe8:	str	r1, [sp]
   1fbec:	ldr	r1, [sp, #48]	; 0x30
   1fbf0:	str	r1, [sp, #4]
   1fbf4:	mov	r1, r8
   1fbf8:	bl	221d0 <ftello64@plt+0x10948>
   1fbfc:	ldr	r1, [sp, #20]
   1fc00:	ldr	lr, [sp, #44]	; 0x2c
   1fc04:	cmp	r0, #0
   1fc08:	str	r0, [r1]
   1fc0c:	beq	1fdf0 <ftello64@plt+0xe568>
   1fc10:	b	214a0 <ftello64@plt+0xfc18>
   1fc14:	ldr	r0, [sp, #44]	; 0x2c
   1fc18:	ldr	r2, [sp, #48]	; 0x30
   1fc1c:	mov	r4, r9
   1fc20:	mov	r9, #7
   1fc24:	str	sl, [sp, #52]	; 0x34
   1fc28:	ldrb	r0, [r0, #4]
   1fc2c:	cmp	r0, #22
   1fc30:	beq	1fc40 <ftello64@plt+0xe3b8>
   1fc34:	cmp	r0, #2
   1fc38:	bne	1fd5c <ftello64@plt+0xe4d4>
   1fc3c:	b	2148c <ftello64@plt+0xfc04>
   1fc40:	ldr	r7, [sp, #28]
   1fc44:	mov	r5, r4
   1fc48:	ldr	r0, [r7, #40]	; 0x28
   1fc4c:	mov	r1, r7
   1fc50:	add	r0, r0, r4
   1fc54:	str	r0, [r7, #40]	; 0x28
   1fc58:	add	r0, sp, #64	; 0x40
   1fc5c:	bl	21d8c <ftello64@plt+0x10504>
   1fc60:	mov	r3, r0
   1fc64:	ldrb	r0, [sp, #68]	; 0x44
   1fc68:	cmp	r0, #21
   1fc6c:	beq	1fd44 <ftello64@plt+0xe4bc>
   1fc70:	ldr	r4, [sp, #48]	; 0x30
   1fc74:	cmp	r0, #2
   1fc78:	beq	2148c <ftello64@plt+0xfc04>
   1fc7c:	mov	r0, #3
   1fc80:	str	r8, [sp, #24]
   1fc84:	add	r2, sp, #64	; 0x40
   1fc88:	str	r0, [fp, #-48]	; 0xffffffd0
   1fc8c:	add	r0, sp, #72	; 0x48
   1fc90:	str	r0, [fp, #-44]	; 0xffffffd4
   1fc94:	mov	r0, #1
   1fc98:	str	r4, [sp]
   1fc9c:	str	r0, [sp, #4]
   1fca0:	sub	r0, fp, #48	; 0x30
   1fca4:	ldr	r7, [sp, #28]
   1fca8:	mov	r1, r7
   1fcac:	bl	21f04 <ftello64@plt+0x1067c>
   1fcb0:	cmp	r0, #0
   1fcb4:	bne	2193c <ftello64@plt+0x100b4>
   1fcb8:	ldr	r0, [sp, #44]	; 0x2c
   1fcbc:	mov	r1, r7
   1fcc0:	mov	r2, r4
   1fcc4:	bl	21d8c <ftello64@plt+0x10504>
   1fcc8:	ldr	r8, [fp, #-48]	; 0xffffffd0
   1fccc:	mov	r9, #11
   1fcd0:	str	r0, [sp, #16]
   1fcd4:	cmp	r8, #2
   1fcd8:	beq	21488 <ftello64@plt+0xfc00>
   1fcdc:	cmp	r8, #4
   1fce0:	beq	21488 <ftello64@plt+0xfc00>
   1fce4:	cmp	r6, #3
   1fce8:	bne	1fcfc <ftello64@plt+0xe474>
   1fcec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1fcf0:	bl	11714 <strlen@plt>
   1fcf4:	cmp	r0, #1
   1fcf8:	bhi	21948 <ftello64@plt+0x100c0>
   1fcfc:	cmp	r8, #3
   1fd00:	bne	1fd14 <ftello64@plt+0xe48c>
   1fd04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fd08:	bl	11714 <strlen@plt>
   1fd0c:	cmp	r0, #1
   1fd10:	bhi	21948 <ftello64@plt+0x100c0>
   1fd14:	ldr	lr, [sp, #44]	; 0x2c
   1fd18:	cmp	r6, #3
   1fd1c:	beq	1fe94 <ftello64@plt+0xe60c>
   1fd20:	cmp	r6, #0
   1fd24:	mov	r7, #0
   1fd28:	ldrbeq	r7, [fp, #-36]	; 0xffffffdc
   1fd2c:	cmp	r8, #3
   1fd30:	beq	1fea4 <ftello64@plt+0xe61c>
   1fd34:	cmp	r8, #0
   1fd38:	mov	sl, #0
   1fd3c:	ldrbeq	sl, [fp, #-44]	; 0xffffffd4
   1fd40:	b	1feac <ftello64@plt+0xe624>
   1fd44:	ldr	r0, [r7, #40]	; 0x28
   1fd48:	mov	r1, #1
   1fd4c:	sub	r0, r0, r5
   1fd50:	str	r0, [r7, #40]	; 0x28
   1fd54:	ldr	r0, [sp, #44]	; 0x2c
   1fd58:	strb	r1, [r0, #4]
   1fd5c:	add	r0, pc, #12
   1fd60:	ldr	sl, [sp, #52]	; 0x34
   1fd64:	ldr	r7, [sp, #60]	; 0x3c
   1fd68:	mov	r9, r4
   1fd6c:	ldr	pc, [r0, r6, lsl #2]
   1fd70:	andeq	pc, r1, r0, lsl #27
   1fd74:	andeq	pc, r1, ip, asr #28
   1fd78:	andeq	pc, r1, r8, lsr #27
   1fd7c:	andeq	pc, r1, ip, ror lr	; <UNPREDICTABLE>
   1fd80:	ldrb	r0, [fp, #-36]	; 0xffffffdc
   1fd84:	mov	r3, #1
   1fd88:	ubfx	r1, r0, #5, #3
   1fd8c:	and	r0, r0, #31
   1fd90:	ldr	r5, [sp, #28]
   1fd94:	ldr	lr, [sp, #44]	; 0x2c
   1fd98:	ldr	r2, [r8, r1, lsl #2]
   1fd9c:	orr	r0, r2, r3, lsl r0
   1fda0:	str	r0, [r8, r1, lsl #2]
   1fda4:	b	1fdf0 <ftello64@plt+0xe568>
   1fda8:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1fdac:	mov	r0, r7
   1fdb0:	bl	11714 <strlen@plt>
   1fdb4:	cmp	r0, #1
   1fdb8:	bne	2168c <ftello64@plt+0xfe04>
   1fdbc:	ldrb	r0, [r7]
   1fdc0:	mov	r3, #1
   1fdc4:	ubfx	r1, r0, #5, #3
   1fdc8:	and	r0, r0, #31
   1fdcc:	ldr	r2, [r8, r1, lsl #2]
   1fdd0:	orr	r0, r2, r3, lsl r0
   1fdd4:	str	r0, [r8, r1, lsl #2]
   1fdd8:	mov	r1, #0
   1fddc:	ldr	r0, [sp, #20]
   1fde0:	ldr	r5, [sp, #28]
   1fde4:	ldr	lr, [sp, #44]	; 0x2c
   1fde8:	ldr	r7, [sp, #60]	; 0x3c
   1fdec:	str	r1, [r0]
   1fdf0:	ldrb	r0, [lr, #4]
   1fdf4:	cmp	r0, #21
   1fdf8:	beq	20078 <ftello64@plt+0xe7f0>
   1fdfc:	cmp	r0, #2
   1fe00:	ldr	r0, [sp, #48]	; 0x30
   1fe04:	beq	21524 <ftello64@plt+0xfc9c>
   1fe08:	sub	r1, fp, #80	; 0x50
   1fe0c:	mov	r2, lr
   1fe10:	mov	r3, r9
   1fe14:	mov	r4, lr
   1fe18:	str	r1, [fp, #-36]	; 0xffffffdc
   1fe1c:	mov	r1, #3
   1fe20:	str	r1, [fp, #-40]	; 0xffffffd8
   1fe24:	str	r0, [sp]
   1fe28:	mov	r0, #0
   1fe2c:	mov	r1, r5
   1fe30:	str	r0, [sp, #4]
   1fe34:	sub	r0, fp, #40	; 0x28
   1fe38:	bl	21f04 <ftello64@plt+0x1067c>
   1fe3c:	ldr	r2, [sp, #48]	; 0x30
   1fe40:	cmp	r0, #0
   1fe44:	beq	1fbb0 <ftello64@plt+0xe328>
   1fe48:	b	21518 <ftello64@plt+0xfc90>
   1fe4c:	ldr	r1, [r7, #20]
   1fe50:	ldr	r0, [sp, #36]	; 0x24
   1fe54:	cmp	r0, r1
   1fe58:	beq	1ffdc <ftello64@plt+0xe754>
   1fe5c:	ldr	r0, [r7]
   1fe60:	ldr	r5, [sp, #28]
   1fe64:	ldr	lr, [sp, #44]	; 0x2c
   1fe68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1fe6c:	add	r2, r1, #1
   1fe70:	str	r2, [r7, #20]
   1fe74:	str	r3, [r0, r1, lsl #2]
   1fe78:	b	1fdf0 <ftello64@plt+0xe568>
   1fe7c:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1fe80:	mov	r0, r7
   1fe84:	bl	11714 <strlen@plt>
   1fe88:	cmp	r0, #1
   1fe8c:	beq	1fdbc <ftello64@plt+0xe534>
   1fe90:	b	21690 <ftello64@plt+0xfe08>
   1fe94:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1fe98:	ldrb	r7, [r0]
   1fe9c:	cmp	r8, #3
   1fea0:	bne	1fd34 <ftello64@plt+0xe4ac>
   1fea4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fea8:	ldrb	sl, [r0]
   1feac:	cmp	r6, #3
   1feb0:	cmpne	r6, #0
   1feb4:	bne	1fedc <ftello64@plt+0xe654>
   1feb8:	ldr	r0, [sp, #52]	; 0x34
   1febc:	ldr	r0, [r0, #92]	; 0x5c
   1fec0:	cmp	r0, #2
   1fec4:	blt	1fee0 <ftello64@plt+0xe658>
   1fec8:	mov	r0, r7
   1fecc:	bl	11774 <btowc@plt>
   1fed0:	ldr	lr, [sp, #44]	; 0x2c
   1fed4:	mov	r7, r0
   1fed8:	b	1fee0 <ftello64@plt+0xe658>
   1fedc:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1fee0:	cmp	r8, #3
   1fee4:	cmpne	r8, #0
   1fee8:	bne	1ff10 <ftello64@plt+0xe688>
   1feec:	ldr	r0, [sp, #52]	; 0x34
   1fef0:	ldr	r0, [r0, #92]	; 0x5c
   1fef4:	cmp	r0, #2
   1fef8:	blt	1ff14 <ftello64@plt+0xe68c>
   1fefc:	mov	r0, sl
   1ff00:	bl	11774 <btowc@plt>
   1ff04:	ldr	lr, [sp, #44]	; 0x2c
   1ff08:	mov	sl, r0
   1ff0c:	b	1ff14 <ftello64@plt+0xe68c>
   1ff10:	ldr	sl, [fp, #-44]	; 0xffffffd4
   1ff14:	ldr	r8, [sp, #24]
   1ff18:	cmn	r7, #1
   1ff1c:	mov	r9, #3
   1ff20:	cmnne	sl, #1
   1ff24:	beq	2148c <ftello64@plt+0xfc04>
   1ff28:	ldr	r0, [sp, #40]	; 0x28
   1ff2c:	cmp	r0, #0
   1ff30:	beq	1ff40 <ftello64@plt+0xe6b8>
   1ff34:	cmp	r7, sl
   1ff38:	mov	r9, #11
   1ff3c:	bhi	2148c <ftello64@plt+0xfc04>
   1ff40:	ldr	r0, [sp, #52]	; 0x34
   1ff44:	ldr	r0, [r0, #92]	; 0x5c
   1ff48:	cmp	r0, #2
   1ff4c:	blt	1ff84 <ftello64@plt+0xe6fc>
   1ff50:	ldr	r4, [sp, #60]	; 0x3c
   1ff54:	ldr	r1, [sp, #32]
   1ff58:	ldr	r5, [sp, #28]
   1ff5c:	ldr	r0, [r4, #32]
   1ff60:	cmp	r1, r0
   1ff64:	beq	2001c <ftello64@plt+0xe794>
   1ff68:	ldmib	r4, {r6, r9}
   1ff6c:	str	r7, [r6, r0, lsl #2]
   1ff70:	ldr	r0, [r4, #32]
   1ff74:	add	r1, r0, #1
   1ff78:	str	r1, [r4, #32]
   1ff7c:	str	sl, [r9, r0, lsl #2]
   1ff80:	b	1ff88 <ftello64@plt+0xe700>
   1ff84:	ldr	r5, [sp, #28]
   1ff88:	ldr	r9, [sp, #16]
   1ff8c:	mov	r0, #0
   1ff90:	b	1ffa0 <ftello64@plt+0xe718>
   1ff94:	add	r0, r0, #1
   1ff98:	cmp	r0, #256	; 0x100
   1ff9c:	beq	1ffc8 <ftello64@plt+0xe740>
   1ffa0:	cmp	r7, r0
   1ffa4:	cmpls	r0, sl
   1ffa8:	bhi	1ff94 <ftello64@plt+0xe70c>
   1ffac:	ubfx	r1, r0, #5, #3
   1ffb0:	and	r3, r0, #31
   1ffb4:	mov	r4, #1
   1ffb8:	ldr	r2, [r8, r1, lsl #2]
   1ffbc:	orr	r2, r2, r4, lsl r3
   1ffc0:	str	r2, [r8, r1, lsl #2]
   1ffc4:	b	1ff94 <ftello64@plt+0xe70c>
   1ffc8:	ldr	r0, [sp, #20]
   1ffcc:	ldr	sl, [sp, #52]	; 0x34
   1ffd0:	ldr	r7, [sp, #60]	; 0x3c
   1ffd4:	mov	r1, #0
   1ffd8:	b	1fdec <ftello64@plt+0xe564>
   1ffdc:	ldr	r1, [sp, #36]	; 0x24
   1ffe0:	mov	r0, #1
   1ffe4:	orr	r1, r0, r1, lsl #1
   1ffe8:	ldr	r0, [r7]
   1ffec:	str	r1, [sp, #36]	; 0x24
   1fff0:	lsl	r1, r1, #2
   1fff4:	bl	2ce54 <ftello64@plt+0x1b5cc>
   1fff8:	cmp	r0, #0
   1fffc:	beq	2199c <ftello64@plt+0x10114>
   20000:	ldr	r7, [sp, #60]	; 0x3c
   20004:	ldr	r5, [sp, #28]
   20008:	ldr	lr, [sp, #44]	; 0x2c
   2000c:	mov	r9, r4
   20010:	str	r0, [r7]
   20014:	ldr	r1, [r7, #20]
   20018:	b	1fe68 <ftello64@plt+0xe5e0>
   2001c:	ldr	r1, [sp, #32]
   20020:	mov	r0, #1
   20024:	orr	r1, r0, r1, lsl #1
   20028:	ldr	r0, [r4, #4]
   2002c:	lsl	r9, r1, #2
   20030:	str	r1, [sp, #32]
   20034:	mov	r1, r9
   20038:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2003c:	mov	r6, r0
   20040:	ldr	r0, [r4, #8]
   20044:	mov	r1, r9
   20048:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2004c:	mov	r9, r0
   20050:	cmp	r6, #0
   20054:	cmpne	r9, #0
   20058:	beq	219b4 <ftello64@plt+0x1012c>
   2005c:	ldr	r4, [sp, #60]	; 0x3c
   20060:	stmib	r4, {r6, r9}
   20064:	ldr	r0, [r4, #32]
   20068:	ldr	r5, [sp, #28]
   2006c:	ldr	lr, [sp, #44]	; 0x2c
   20070:	ldr	r8, [sp, #24]
   20074:	b	1ff6c <ftello64@plt+0xe6e4>
   20078:	ldr	r0, [r5, #40]	; 0x28
   2007c:	ldr	ip, [sp, #48]	; 0x30
   20080:	add	r0, r0, r9
   20084:	str	r0, [r5, #40]	; 0x28
   20088:	ldr	r0, [sp, #56]	; 0x38
   2008c:	cmp	r0, #0
   20090:	beq	200b0 <ftello64@plt+0xe828>
   20094:	vld1.32	{d16-d17}, [r8]
   20098:	mov	r0, r8
   2009c:	vmvn	q8, q8
   200a0:	vst1.32	{d16-d17}, [r0]!
   200a4:	vld1.32	{d16-d17}, [r0]
   200a8:	vmvn	q8, q8
   200ac:	vst1.32	{d16-d17}, [r0]
   200b0:	ldr	r0, [sl, #92]	; 0x5c
   200b4:	cmp	r0, #2
   200b8:	blt	2013c <ftello64@plt+0xe8b4>
   200bc:	ldr	r6, [sl, #60]	; 0x3c
   200c0:	ldm	r8, {r1, r2, r3, r7}
   200c4:	ldr	r5, [r6]
   200c8:	and	r1, r1, r5
   200cc:	ldr	r5, [sp, #28]
   200d0:	str	r1, [r8]
   200d4:	ldr	r1, [r6, #4]
   200d8:	and	r1, r2, r1
   200dc:	str	r1, [r8, #4]
   200e0:	ldr	r1, [r6, #8]
   200e4:	and	r1, r3, r1
   200e8:	str	r1, [r8, #8]
   200ec:	ldr	r1, [r6, #12]
   200f0:	and	r1, r7, r1
   200f4:	ldr	r7, [sp, #60]	; 0x3c
   200f8:	str	r1, [r8, #12]
   200fc:	ldr	r1, [r8, #16]
   20100:	ldr	r2, [r6, #16]
   20104:	and	r1, r1, r2
   20108:	str	r1, [r8, #16]
   2010c:	ldr	r1, [r6, #20]
   20110:	ldr	r2, [r8, #20]
   20114:	and	r1, r2, r1
   20118:	str	r1, [r8, #20]
   2011c:	ldr	r1, [r6, #24]
   20120:	ldr	r2, [r8, #24]
   20124:	and	r1, r2, r1
   20128:	str	r1, [r8, #24]
   2012c:	ldr	r1, [r6, #28]
   20130:	ldr	r2, [r8, #28]
   20134:	and	r1, r2, r1
   20138:	str	r1, [r8, #28]
   2013c:	ldr	r1, [r7, #20]
   20140:	cmp	r1, #0
   20144:	bne	2016c <ftello64@plt+0xe8e4>
   20148:	ldr	r1, [r7, #24]
   2014c:	cmp	r1, #0
   20150:	bne	2016c <ftello64@plt+0xe8e4>
   20154:	ldr	r1, [r7, #28]
   20158:	cmp	r1, #0
   2015c:	bne	2016c <ftello64@plt+0xe8e4>
   20160:	ldr	r1, [r7, #32]
   20164:	cmp	r1, #0
   20168:	beq	213e8 <ftello64@plt+0xfb60>
   2016c:	ldrb	r0, [sl, #88]	; 0x58
   20170:	orr	r0, r0, #2
   20174:	strb	r0, [sl, #88]	; 0x58
   20178:	ldr	r1, [sl, #64]	; 0x40
   2017c:	cmp	r1, #31
   20180:	beq	215fc <ftello64@plt+0xfd74>
   20184:	ldr	r0, [sl, #56]	; 0x38
   20188:	add	r0, r0, r1, lsl #5
   2018c:	add	r2, r1, #1
   20190:	vmov.i32	q8, #0	; 0x00000000
   20194:	mov	r1, #6
   20198:	str	r2, [sl, #64]	; 0x40
   2019c:	mov	r2, #0
   201a0:	add	r4, r0, #4
   201a4:	str	r2, [r0, #20]
   201a8:	str	r7, [r0, #24]
   201ac:	str	r1, [r0, #28]
   201b0:	mov	r0, #28
   201b4:	mov	r1, r4
   201b8:	vst1.32	{d16-d17}, [r1], r0
   201bc:	mvn	r0, #0
   201c0:	str	r0, [r1]
   201c4:	ldr	r0, [r8]
   201c8:	cmp	r0, #0
   201cc:	bne	20224 <ftello64@plt+0xe99c>
   201d0:	ldr	r0, [r8, #4]
   201d4:	cmp	r0, #0
   201d8:	bne	20224 <ftello64@plt+0xe99c>
   201dc:	ldr	r0, [r8, #8]
   201e0:	cmp	r0, #0
   201e4:	bne	20224 <ftello64@plt+0xe99c>
   201e8:	ldr	r0, [r8, #12]
   201ec:	cmp	r0, #0
   201f0:	bne	20224 <ftello64@plt+0xe99c>
   201f4:	ldr	r0, [r8, #16]
   201f8:	cmp	r0, #0
   201fc:	bne	20224 <ftello64@plt+0xe99c>
   20200:	ldr	r0, [r8, #20]
   20204:	cmp	r0, #0
   20208:	bne	20224 <ftello64@plt+0xe99c>
   2020c:	ldr	r0, [r8, #24]
   20210:	cmp	r0, #0
   20214:	bne	20224 <ftello64@plt+0xe99c>
   20218:	ldr	r0, [r8, #28]
   2021c:	cmp	r0, #0
   20220:	beq	21698 <ftello64@plt+0xfe10>
   20224:	ldr	r1, [sl, #64]	; 0x40
   20228:	cmp	r1, #31
   2022c:	beq	2162c <ftello64@plt+0xfda4>
   20230:	ldr	r0, [sl, #56]	; 0x38
   20234:	add	r0, r0, r1, lsl #5
   20238:	add	r2, r1, #1
   2023c:	vmov.i32	q8, #0	; 0x00000000
   20240:	mov	r1, #3
   20244:	str	r2, [sl, #64]	; 0x40
   20248:	mov	r2, #0
   2024c:	add	r6, r0, #4
   20250:	str	r2, [r0, #20]
   20254:	str	r8, [r0, #24]
   20258:	str	r1, [r0, #28]
   2025c:	mov	r0, #28
   20260:	mov	r1, r6
   20264:	vst1.32	{d16-d17}, [r1], r0
   20268:	mvn	r0, #0
   2026c:	str	r0, [r1]
   20270:	ldr	r1, [sl, #64]	; 0x40
   20274:	cmp	r1, #31
   20278:	beq	2165c <ftello64@plt+0xfdd4>
   2027c:	ldr	r0, [sl, #56]	; 0x38
   20280:	add	r7, r0, r1, lsl #5
   20284:	add	r2, r1, #1
   20288:	mov	r0, #0
   2028c:	mov	r1, #10
   20290:	str	r2, [sl, #64]	; 0x40
   20294:	mvn	r2, #0
   20298:	str	r0, [r7, #4]!
   2029c:	add	r3, r7, #20
   202a0:	str	r6, [r7, #4]
   202a4:	str	r4, [r7, #8]
   202a8:	str	r0, [r7, #12]
   202ac:	str	r0, [r7, #16]
   202b0:	stm	r3, {r0, r1, r2}
   202b4:	str	r7, [r6]
   202b8:	str	r7, [r4]
   202bc:	b	204c0 <ftello64@plt+0xec38>
   202c0:	mov	r0, #5
   202c4:	str	r0, [lr]
   202c8:	ldr	r1, [sl, #64]	; 0x40
   202cc:	cmp	r1, #31
   202d0:	beq	2177c <ftello64@plt+0xfef4>
   202d4:	ldr	r0, [sl, #56]	; 0x38
   202d8:	add	r4, r0, r1, lsl #5
   202dc:	add	r2, r1, #1
   202e0:	mov	r0, #0
   202e4:	mvn	r3, #0
   202e8:	str	r2, [sl, #64]	; 0x40
   202ec:	str	r0, [r4, #4]!
   202f0:	str	r0, [r4, #8]
   202f4:	str	r0, [r4, #4]
   202f8:	ldm	lr, {r1, r2}
   202fc:	str	r3, [r4, #28]
   20300:	str	r0, [r4, #16]
   20304:	str	r0, [r4, #12]
   20308:	bic	r0, r2, #786432	; 0xc0000
   2030c:	str	r1, [r4, #20]
   20310:	str	r0, [r4, #24]
   20314:	mov	r0, #10
   20318:	str	r0, [lr]
   2031c:	ldr	r1, [sl, #64]	; 0x40
   20320:	cmp	r1, #31
   20324:	beq	216e4 <ftello64@plt+0xfe5c>
   20328:	ldr	r0, [sl, #56]	; 0x38
   2032c:	add	r5, r0, r1, lsl #5
   20330:	add	r2, r1, #1
   20334:	mov	r0, #0
   20338:	mvn	r3, #0
   2033c:	str	r2, [sl, #64]	; 0x40
   20340:	str	r0, [r5, #4]!
   20344:	str	r0, [r5, #8]
   20348:	str	r0, [r5, #4]
   2034c:	ldm	lr, {r1, r2}
   20350:	str	r3, [r5, #28]
   20354:	str	r0, [r5, #16]
   20358:	str	r0, [r5, #12]
   2035c:	bic	r0, r2, #786432	; 0xc0000
   20360:	str	r1, [r5, #20]
   20364:	str	r0, [r5, #24]
   20368:	ldr	r1, [sl, #64]	; 0x40
   2036c:	cmp	r1, #31
   20370:	beq	21718 <ftello64@plt+0xfe90>
   20374:	ldr	r0, [sl, #56]	; 0x38
   20378:	add	r6, r0, r1, lsl #5
   2037c:	add	r2, r1, #1
   20380:	mov	r0, #0
   20384:	cmp	r4, #0
   20388:	mov	r1, #10
   2038c:	str	r2, [sl, #64]	; 0x40
   20390:	mvn	r2, #0
   20394:	str	r0, [r6, #4]!
   20398:	add	r3, r6, #20
   2039c:	stmib	r6, {r4, r5}
   203a0:	str	r0, [r6, #12]
   203a4:	str	r0, [r6, #16]
   203a8:	stm	r3, {r0, r1, r2}
   203ac:	strne	r6, [r4]
   203b0:	cmp	r5, #0
   203b4:	strne	r6, [r5]
   203b8:	cmpne	r4, #0
   203bc:	bne	20418 <ftello64@plt+0xeb90>
   203c0:	mov	r0, #12
   203c4:	ldr	r1, [sp, #20]
   203c8:	b	21334 <ftello64@plt+0xfaac>
   203cc:	ldr	r1, [sl, #64]	; 0x40
   203d0:	cmp	r1, #31
   203d4:	beq	217b0 <ftello64@plt+0xff28>
   203d8:	ldr	r0, [sl, #56]	; 0x38
   203dc:	add	r6, r0, r1, lsl #5
   203e0:	add	r2, r1, #1
   203e4:	mov	r0, #0
   203e8:	mvn	r3, #0
   203ec:	str	r2, [sl, #64]	; 0x40
   203f0:	str	r0, [r6, #4]!
   203f4:	str	r0, [r6, #8]
   203f8:	str	r0, [r6, #4]
   203fc:	ldm	lr, {r1, r2}
   20400:	str	r3, [r6, #28]
   20404:	str	r0, [r6, #16]
   20408:	str	r0, [r6, #12]
   2040c:	bic	r0, r2, #786432	; 0xc0000
   20410:	str	r1, [r6, #20]
   20414:	str	r0, [r6, #24]
   20418:	ldr	r4, [sp, #28]
   2041c:	mov	r0, lr
   20420:	mov	r2, ip
   20424:	mov	r1, r4
   20428:	bl	1e8a0 <ftello64@plt+0xd018>
   2042c:	ldr	r1, [r4, #40]	; 0x28
   20430:	mov	r9, r6
   20434:	add	r0, r1, r0
   20438:	str	r0, [r4, #40]	; 0x28
   2043c:	b	21338 <ftello64@plt+0xfab0>
   20440:	ldrb	r0, [r7, #4]
   20444:	cmp	r0, #9
   20448:	bne	21890 <ftello64@plt+0x10008>
   2044c:	mov	lr, r7
   20450:	cmp	r4, #8
   20454:	bhi	20468 <ftello64@plt+0xebe0>
   20458:	ldr	r0, [sl, #84]	; 0x54
   2045c:	mov	r1, #1
   20460:	orr	r0, r0, r1, lsl r4
   20464:	str	r0, [sl, #84]	; 0x54
   20468:	ldr	r1, [sl, #64]	; 0x40
   2046c:	ldr	ip, [sp, #48]	; 0x30
   20470:	cmp	r1, #31
   20474:	beq	216b0 <ftello64@plt+0xfe28>
   20478:	ldr	r0, [sl, #56]	; 0x38
   2047c:	add	r0, r0, r1, lsl #5
   20480:	add	r2, r1, #1
   20484:	mov	r1, #0
   20488:	cmp	r9, #0
   2048c:	mvn	r3, #0
   20490:	str	r2, [sl, #64]	; 0x40
   20494:	mov	r2, #17
   20498:	mov	r7, r0
   2049c:	str	r1, [r7, #4]!
   204a0:	add	r6, r7, #20
   204a4:	str	r9, [r7, #4]
   204a8:	str	r1, [r7, #8]
   204ac:	str	r1, [r7, #12]
   204b0:	str	r1, [r7, #16]
   204b4:	stm	r6, {r1, r2, r3}
   204b8:	strne	r7, [r9]
   204bc:	str	r4, [r0, #24]
   204c0:	mov	r0, lr
   204c4:	mov	r1, r5
   204c8:	mov	r2, ip
   204cc:	bl	1e8a0 <ftello64@plt+0xd018>
   204d0:	ldr	r1, [r5, #40]	; 0x28
   204d4:	ldr	ip, [sp, #48]	; 0x30
   204d8:	ldr	lr, [sp, #44]	; 0x2c
   204dc:	mov	r4, #0
   204e0:	add	r0, r1, r0
   204e4:	str	r0, [r5, #40]	; 0x28
   204e8:	and	r0, ip, #16777216	; 0x1000000
   204ec:	str	r0, [sp, #32]
   204f0:	and	r0, ip, #2097152	; 0x200000
   204f4:	str	r0, [sp, #16]
   204f8:	add	r0, sl, #56	; 0x38
   204fc:	str	r0, [sp, #60]	; 0x3c
   20500:	add	r0, sl, #64	; 0x40
   20504:	str	r0, [sp, #24]
   20508:	ldrb	r0, [lr, #4]
   2050c:	mov	r9, r7
   20510:	cmp	r0, #23
   20514:	bhi	21338 <ftello64@plt+0xfab0>
   20518:	movw	r2, #2048	; 0x800
   2051c:	mov	r1, #1
   20520:	movt	r2, #140	; 0x8c
   20524:	tst	r2, r1, lsl r0
   20528:	beq	21338 <ftello64@plt+0xfab0>
   2052c:	cmp	r0, #23
   20530:	str	r9, [sp, #40]	; 0x28
   20534:	bne	205e4 <ftello64@plt+0xed5c>
   20538:	ldr	r9, [r5, #40]	; 0x28
   2053c:	ldm	lr, {r7, sl}
   20540:	mov	r6, r5
   20544:	mvn	r2, #0
   20548:	mov	r8, r2
   2054c:	mov	r0, lr
   20550:	mov	r1, r6
   20554:	mov	r2, ip
   20558:	mov	r5, r6
   2055c:	bl	1e8a0 <ftello64@plt+0xd018>
   20560:	ldr	r1, [r6, #40]	; 0x28
   20564:	ldr	lr, [sp, #44]	; 0x2c
   20568:	add	r0, r1, r0
   2056c:	str	r0, [r6, #40]	; 0x28
   20570:	ldrb	r0, [lr, #4]
   20574:	ldrb	r1, [lr]
   20578:	cmp	r0, #24
   2057c:	beq	20600 <ftello64@plt+0xed78>
   20580:	cmp	r0, #2
   20584:	beq	20c14 <ftello64@plt+0xf38c>
   20588:	cmp	r1, #44	; 0x2c
   2058c:	beq	20600 <ftello64@plt+0xed78>
   20590:	ldr	ip, [sp, #48]	; 0x30
   20594:	mvn	r2, #1
   20598:	cmp	r1, #48	; 0x30
   2059c:	bcc	20548 <ftello64@plt+0xecc0>
   205a0:	cmp	r0, #1
   205a4:	bne	20548 <ftello64@plt+0xecc0>
   205a8:	cmn	r8, #2
   205ac:	beq	20548 <ftello64@plt+0xecc0>
   205b0:	cmp	r1, #57	; 0x39
   205b4:	bhi	20548 <ftello64@plt+0xecc0>
   205b8:	cmn	r8, #1
   205bc:	beq	205dc <ftello64@plt+0xed54>
   205c0:	add	r0, r8, r8, lsl #2
   205c4:	add	r0, r1, r0, lsl #1
   205c8:	movw	r1, #32816	; 0x8030
   205cc:	cmp	r0, r1
   205d0:	movge	r0, r1
   205d4:	sub	r2, r0, #48	; 0x30
   205d8:	b	20548 <ftello64@plt+0xecc0>
   205dc:	sub	r2, r1, #48	; 0x30
   205e0:	b	20548 <ftello64@plt+0xecc0>
   205e4:	cmp	r0, #19
   205e8:	sub	r0, r0, #18
   205ec:	mvn	sl, #0
   205f0:	clz	r0, r0
   205f4:	movweq	sl, #1
   205f8:	lsr	r8, r0, #5
   205fc:	b	20794 <ftello64@plt+0xef0c>
   20600:	cmn	r8, #1
   20604:	bne	20638 <ftello64@plt+0xedb0>
   20608:	ldr	ip, [sp, #48]	; 0x30
   2060c:	cmp	r1, #44	; 0x2c
   20610:	moveq	r8, #0
   20614:	cmpeq	r0, #1
   20618:	beq	20684 <ftello64@plt+0xedfc>
   2061c:	ldr	r0, [sp, #20]
   20620:	mov	r1, #10
   20624:	str	r1, [r0]
   20628:	ldr	r9, [sp, #40]	; 0x28
   2062c:	mov	r7, #0
   20630:	mov	r5, r6
   20634:	b	21248 <ftello64@plt+0xf9c0>
   20638:	ldr	ip, [sp, #48]	; 0x30
   2063c:	cmn	r8, #2
   20640:	beq	20658 <ftello64@plt+0xedd0>
   20644:	cmp	r0, #24
   20648:	beq	20740 <ftello64@plt+0xeeb8>
   2064c:	cmp	r0, #1
   20650:	cmpeq	r1, #44	; 0x2c
   20654:	beq	20684 <ftello64@plt+0xedfc>
   20658:	ldr	r1, [sp, #16]
   2065c:	cmp	r1, #0
   20660:	beq	211a4 <ftello64@plt+0xf91c>
   20664:	mov	r0, #1
   20668:	str	r9, [r6, #40]	; 0x28
   2066c:	mov	r5, r6
   20670:	bfi	sl, r0, #0, #8
   20674:	stm	lr, {r7, sl}
   20678:	ldr	r9, [sp, #40]	; 0x28
   2067c:	mov	r7, r9
   20680:	b	21248 <ftello64@plt+0xf9c0>
   20684:	mvn	r2, #0
   20688:	str	r9, [sp, #56]	; 0x38
   2068c:	mov	r9, r2
   20690:	mov	r0, lr
   20694:	mov	r1, r6
   20698:	mov	r2, ip
   2069c:	mov	r5, r6
   206a0:	bl	1e8a0 <ftello64@plt+0xd018>
   206a4:	ldr	r1, [r6, #40]	; 0x28
   206a8:	ldr	lr, [sp, #44]	; 0x2c
   206ac:	add	r0, r1, r0
   206b0:	str	r0, [r6, #40]	; 0x28
   206b4:	ldrb	r0, [lr, #4]
   206b8:	cmp	r0, #24
   206bc:	beq	20728 <ftello64@plt+0xeea0>
   206c0:	cmp	r0, #2
   206c4:	beq	21018 <ftello64@plt+0xf790>
   206c8:	ldrb	r1, [lr]
   206cc:	ldr	ip, [sp, #48]	; 0x30
   206d0:	cmp	r1, #44	; 0x2c
   206d4:	beq	2072c <ftello64@plt+0xeea4>
   206d8:	mvn	r2, #1
   206dc:	cmp	r1, #48	; 0x30
   206e0:	bcc	2068c <ftello64@plt+0xee04>
   206e4:	cmp	r0, #1
   206e8:	bne	2068c <ftello64@plt+0xee04>
   206ec:	cmn	r9, #2
   206f0:	beq	2068c <ftello64@plt+0xee04>
   206f4:	cmp	r1, #57	; 0x39
   206f8:	bhi	2068c <ftello64@plt+0xee04>
   206fc:	cmn	r9, #1
   20700:	beq	20720 <ftello64@plt+0xee98>
   20704:	add	r0, r9, r9, lsl #2
   20708:	add	r0, r1, r0, lsl #1
   2070c:	movw	r1, #32816	; 0x8030
   20710:	cmp	r0, r1
   20714:	movge	r0, r1
   20718:	sub	r2, r0, #48	; 0x30
   2071c:	b	2068c <ftello64@plt+0xee04>
   20720:	sub	r2, r1, #48	; 0x30
   20724:	b	2068c <ftello64@plt+0xee04>
   20728:	ldr	ip, [sp, #48]	; 0x30
   2072c:	mov	r2, r9
   20730:	ldr	r9, [sp, #56]	; 0x38
   20734:	cmn	r2, #2
   20738:	bne	2074c <ftello64@plt+0xeec4>
   2073c:	b	20658 <ftello64@plt+0xedd0>
   20740:	mov	r2, r8
   20744:	cmn	r2, #2
   20748:	beq	20658 <ftello64@plt+0xedd0>
   2074c:	ldr	r9, [sp, #40]	; 0x28
   20750:	cmp	r8, r2
   20754:	mov	r1, #0
   20758:	mov	r5, r6
   2075c:	movwle	r1, #1
   20760:	cmp	r0, #24
   20764:	bne	20fd8 <ftello64@plt+0xf750>
   20768:	add	r0, r2, #1
   2076c:	mov	sl, r2
   20770:	clz	r0, r0
   20774:	lsr	r0, r0, #5
   20778:	orrs	r0, r1, r0
   2077c:	beq	20fd8 <ftello64@plt+0xf750>
   20780:	cmn	sl, #1
   20784:	mov	r0, sl
   20788:	moveq	r0, r8
   2078c:	cmp	r0, #32768	; 0x8000
   20790:	bge	21190 <ftello64@plt+0xf908>
   20794:	mov	r0, lr
   20798:	mov	r1, r5
   2079c:	mov	r2, ip
   207a0:	bl	1e8a0 <ftello64@plt+0xd018>
   207a4:	ldr	r1, [r5, #40]	; 0x28
   207a8:	mov	r7, #0
   207ac:	cmp	r9, #0
   207b0:	add	r0, r1, r0
   207b4:	str	r0, [r5, #40]	; 0x28
   207b8:	beq	20c1c <ftello64@plt+0xf394>
   207bc:	ldr	ip, [sp, #48]	; 0x30
   207c0:	orrs	r0, sl, r8
   207c4:	beq	20c28 <ftello64@plt+0xf3a0>
   207c8:	mov	r0, #0
   207cc:	cmp	r8, #1
   207d0:	mov	r7, r9
   207d4:	str	r0, [sp, #36]	; 0x24
   207d8:	ldr	lr, [sp, #44]	; 0x2c
   207dc:	ldr	r5, [sp, #24]
   207e0:	bge	20cdc <ftello64@plt+0xf454>
   207e4:	ldrb	r0, [r7, #24]
   207e8:	cmp	r0, #17
   207ec:	bne	20860 <ftello64@plt+0xefd8>
   207f0:	ldr	r0, [r7, #20]
   207f4:	mov	r2, r7
   207f8:	mov	r1, r2
   207fc:	ldr	r2, [r2, #4]
   20800:	cmp	r2, #0
   20804:	bne	207f8 <ftello64@plt+0xef70>
   20808:	ldr	r2, [r1, #8]
   2080c:	cmp	r2, #0
   20810:	bne	207f8 <ftello64@plt+0xef70>
   20814:	ldr	r2, [r1, #24]
   20818:	uxtb	r3, r2
   2081c:	cmp	r3, #17
   20820:	bne	20834 <ftello64@plt+0xefac>
   20824:	ldr	r3, [r1, #20]
   20828:	cmp	r3, r0
   2082c:	orreq	r2, r2, #524288	; 0x80000
   20830:	streq	r2, [r1, #24]
   20834:	ldr	r3, [r1]
   20838:	cmp	r3, #0
   2083c:	beq	20860 <ftello64@plt+0xefd8>
   20840:	ldr	r2, [r3, #8]
   20844:	cmp	r2, r1
   20848:	mov	r1, r3
   2084c:	beq	20814 <ftello64@plt+0xef8c>
   20850:	cmp	r2, #0
   20854:	mov	r1, r3
   20858:	beq	20814 <ftello64@plt+0xef8c>
   2085c:	b	207f8 <ftello64@plt+0xef70>
   20860:	ldr	r1, [r5]
   20864:	cmn	sl, #1
   20868:	mov	r6, #10
   2086c:	movweq	r6, #11
   20870:	cmp	r1, #31
   20874:	beq	20f88 <ftello64@plt+0xf700>
   20878:	ldr	r0, [sp, #60]	; 0x3c
   2087c:	ldr	r0, [r0]
   20880:	add	r9, r0, r1, lsl #5
   20884:	add	r2, r1, #1
   20888:	mvn	r0, #0
   2088c:	str	r2, [r5]
   20890:	str	r4, [r9, #4]!
   20894:	str	r7, [r9, #4]
   20898:	str	r4, [r9, #8]
   2089c:	str	r4, [r9, #12]
   208a0:	str	r4, [r9, #16]
   208a4:	str	r4, [r9, #20]
   208a8:	str	r6, [r9, #24]
   208ac:	str	r0, [r9, #28]
   208b0:	add	r0, r8, #2
   208b4:	str	r9, [r7]
   208b8:	cmp	r0, sl
   208bc:	bgt	20ba0 <ftello64@plt+0xf318>
   208c0:	str	sl, [sp, #52]	; 0x34
   208c4:	mov	sl, r9
   208c8:	ldr	r1, [r5]
   208cc:	str	r0, [sp, #56]	; 0x38
   208d0:	cmp	r1, #31
   208d4:	beq	20ae0 <ftello64@plt+0xf258>
   208d8:	ldr	r0, [sp, #60]	; 0x3c
   208dc:	ldr	r0, [r0]
   208e0:	add	r8, r0, r1, lsl #5
   208e4:	add	r3, r1, #1
   208e8:	add	r2, r7, #20
   208ec:	sub	r6, fp, #80	; 0x50
   208f0:	str	r3, [r5]
   208f4:	str	r4, [r8, #4]!
   208f8:	str	r4, [r8, #8]
   208fc:	str	r4, [r8, #4]
   20900:	ldm	r2, {r0, r1}
   20904:	mvn	r2, #0
   20908:	str	r2, [r8, #28]
   2090c:	str	r4, [r8, #16]
   20910:	str	r4, [r8, #12]
   20914:	str	r0, [r8, #20]
   20918:	bic	r0, r1, #786432	; 0xc0000
   2091c:	str	r0, [r8, #24]
   20920:	mov	r0, r8
   20924:	str	r8, [fp, #-80]	; 0xffffffb0
   20928:	str	r9, [r0]
   2092c:	ldr	r0, [r6]
   20930:	ldr	r1, [r0, #24]
   20934:	orr	r1, r1, #262144	; 0x40000
   20938:	str	r1, [r0, #24]
   2093c:	ldr	r0, [r7, #4]
   20940:	ldr	r9, [r6]
   20944:	cmp	r0, #0
   20948:	beq	20958 <ftello64@plt+0xf0d0>
   2094c:	add	r6, r9, #4
   20950:	mov	r7, r0
   20954:	b	2098c <ftello64@plt+0xf104>
   20958:	mov	r1, #0
   2095c:	mov	r0, r7
   20960:	ldr	r7, [r7, #8]
   20964:	cmp	r7, r1
   20968:	cmpne	r7, #0
   2096c:	bne	20988 <ftello64@plt+0xf100>
   20970:	ldr	r7, [r0]
   20974:	ldr	r9, [r9]
   20978:	mov	r1, r0
   2097c:	cmp	r7, #0
   20980:	bne	2095c <ftello64@plt+0xf0d4>
   20984:	b	20a18 <ftello64@plt+0xf190>
   20988:	add	r6, r9, #8
   2098c:	ldr	r1, [r5]
   20990:	cmp	r1, #31
   20994:	beq	209e4 <ftello64@plt+0xf15c>
   20998:	ldr	r0, [sp, #60]	; 0x3c
   2099c:	ldr	r0, [r0]
   209a0:	add	r0, r0, r1, lsl #5
   209a4:	add	r3, r1, #1
   209a8:	add	r2, r7, #20
   209ac:	str	r3, [r5]
   209b0:	mvn	r3, #0
   209b4:	str	r4, [r0, #4]!
   209b8:	str	r4, [r0, #8]
   209bc:	str	r4, [r0, #4]
   209c0:	ldm	r2, {r1, r2}
   209c4:	str	r3, [r0, #28]
   209c8:	str	r4, [r0, #16]
   209cc:	str	r4, [r0, #12]
   209d0:	str	r1, [r0, #20]
   209d4:	bic	r1, r2, #786432	; 0xc0000
   209d8:	str	r1, [r0, #24]
   209dc:	str	r0, [r6]
   209e0:	b	20928 <ftello64@plt+0xf0a0>
   209e4:	mov	r0, #996	; 0x3e4
   209e8:	bl	2ce24 <ftello64@plt+0x1b59c>
   209ec:	cmp	r0, #0
   209f0:	beq	20b88 <ftello64@plt+0xf300>
   209f4:	ldr	r2, [sp, #60]	; 0x3c
   209f8:	ldr	ip, [sp, #48]	; 0x30
   209fc:	ldr	lr, [sp, #44]	; 0x2c
   20a00:	ldr	r1, [r2]
   20a04:	str	r1, [r0]
   20a08:	mov	r1, #0
   20a0c:	str	r0, [r2]
   20a10:	str	r1, [r5]
   20a14:	b	209a0 <ftello64@plt+0xf118>
   20a18:	mov	r7, r8
   20a1c:	ldr	r1, [r5]
   20a20:	cmp	r1, #31
   20a24:	beq	20b14 <ftello64@plt+0xf28c>
   20a28:	ldr	r0, [sp, #60]	; 0x3c
   20a2c:	ldr	r0, [r0]
   20a30:	add	r6, r0, r1, lsl #5
   20a34:	add	r2, r1, #1
   20a38:	mov	r0, #16
   20a3c:	cmp	r7, #0
   20a40:	str	r2, [r5]
   20a44:	str	r4, [r6, #4]!
   20a48:	str	sl, [r6, #4]
   20a4c:	str	r7, [r6, #8]
   20a50:	str	r4, [r6, #12]
   20a54:	str	r4, [r6, #16]
   20a58:	str	r4, [r6, #20]
   20a5c:	str	r0, [r6, #24]
   20a60:	mvn	r0, #0
   20a64:	str	r0, [r6, #28]
   20a68:	str	r6, [sl]
   20a6c:	beq	21230 <ftello64@plt+0xf9a8>
   20a70:	str	r6, [r7]
   20a74:	ldr	r1, [r5]
   20a78:	cmp	r1, #31
   20a7c:	beq	20b48 <ftello64@plt+0xf2c0>
   20a80:	ldr	r0, [sp, #60]	; 0x3c
   20a84:	ldr	r0, [r0]
   20a88:	add	sl, r0, r1, lsl #5
   20a8c:	add	r2, r1, #1
   20a90:	mov	r0, #10
   20a94:	ldr	r1, [sp, #56]	; 0x38
   20a98:	str	r2, [r5]
   20a9c:	str	r4, [sl, #4]!
   20aa0:	str	r6, [sl, #4]
   20aa4:	str	r4, [sl, #8]
   20aa8:	str	r4, [sl, #12]
   20aac:	str	r4, [sl, #16]
   20ab0:	str	r4, [sl, #20]
   20ab4:	str	r0, [sl, #24]
   20ab8:	mvn	r0, #0
   20abc:	str	r0, [sl, #28]
   20ac0:	ldr	r0, [sp, #52]	; 0x34
   20ac4:	str	sl, [r6]
   20ac8:	cmp	r1, r0
   20acc:	bge	20b9c <ftello64@plt+0xf314>
   20ad0:	ldr	r9, [r7]
   20ad4:	mov	r0, r1
   20ad8:	add	r0, r1, #1
   20adc:	b	208c8 <ftello64@plt+0xf040>
   20ae0:	mov	r0, #996	; 0x3e4
   20ae4:	bl	2ce24 <ftello64@plt+0x1b59c>
   20ae8:	cmp	r0, #0
   20aec:	beq	20b7c <ftello64@plt+0xf2f4>
   20af0:	ldr	r2, [sp, #60]	; 0x3c
   20af4:	ldr	ip, [sp, #48]	; 0x30
   20af8:	ldr	lr, [sp, #44]	; 0x2c
   20afc:	ldr	r1, [r2]
   20b00:	str	r1, [r0]
   20b04:	mov	r1, #0
   20b08:	str	r0, [r2]
   20b0c:	str	r1, [r5]
   20b10:	b	208e0 <ftello64@plt+0xf058>
   20b14:	mov	r0, #996	; 0x3e4
   20b18:	bl	2ce24 <ftello64@plt+0x1b59c>
   20b1c:	ldr	lr, [sp, #44]	; 0x2c
   20b20:	ldr	ip, [sp, #48]	; 0x30
   20b24:	cmp	r0, #0
   20b28:	beq	21230 <ftello64@plt+0xf9a8>
   20b2c:	ldr	r2, [sp, #60]	; 0x3c
   20b30:	ldr	r1, [r2]
   20b34:	str	r1, [r0]
   20b38:	mov	r1, #0
   20b3c:	str	r0, [r2]
   20b40:	str	r1, [r5]
   20b44:	b	20a30 <ftello64@plt+0xf1a8>
   20b48:	mov	r0, #996	; 0x3e4
   20b4c:	bl	2ce24 <ftello64@plt+0x1b59c>
   20b50:	ldr	lr, [sp, #44]	; 0x2c
   20b54:	ldr	ip, [sp, #48]	; 0x30
   20b58:	cmp	r0, #0
   20b5c:	beq	21230 <ftello64@plt+0xf9a8>
   20b60:	ldr	r2, [sp, #60]	; 0x3c
   20b64:	ldr	r1, [r2]
   20b68:	str	r1, [r0]
   20b6c:	mov	r1, #0
   20b70:	str	r0, [r2]
   20b74:	str	r1, [r5]
   20b78:	b	20a88 <ftello64@plt+0xf200>
   20b7c:	mov	r7, #0
   20b80:	str	r7, [fp, #-80]	; 0xffffffb0
   20b84:	b	20b90 <ftello64@plt+0xf308>
   20b88:	mov	r7, #0
   20b8c:	str	r7, [r6]
   20b90:	ldr	ip, [sp, #48]	; 0x30
   20b94:	ldr	lr, [sp, #44]	; 0x2c
   20b98:	b	20a1c <ftello64@plt+0xf194>
   20b9c:	mov	r9, sl
   20ba0:	ldr	r6, [sp, #36]	; 0x24
   20ba4:	ldr	r8, [sp, #28]
   20ba8:	cmp	r6, #0
   20bac:	beq	20c04 <ftello64@plt+0xf37c>
   20bb0:	ldr	r1, [r5]
   20bb4:	cmp	r1, #31
   20bb8:	beq	20fe4 <ftello64@plt+0xf75c>
   20bbc:	ldr	r0, [sp, #60]	; 0x3c
   20bc0:	ldr	r0, [r0]
   20bc4:	add	r7, r0, r1, lsl #5
   20bc8:	add	r2, r1, #1
   20bcc:	mov	r0, #0
   20bd0:	mov	r1, #16
   20bd4:	str	r2, [r5]
   20bd8:	str	r0, [r7, #4]!
   20bdc:	stmib	r7, {r6, r9}
   20be0:	str	r0, [r7, #12]
   20be4:	str	r0, [r7, #16]
   20be8:	str	r0, [r7, #20]
   20bec:	str	r1, [r7, #24]
   20bf0:	mvn	r1, #0
   20bf4:	str	r1, [r7, #28]
   20bf8:	str	r7, [r6]
   20bfc:	str	r7, [r9]
   20c00:	b	20c0c <ftello64@plt+0xf384>
   20c04:	mov	r0, #0
   20c08:	mov	r7, r9
   20c0c:	mov	r5, r8
   20c10:	b	21268 <ftello64@plt+0xf9e0>
   20c14:	ldr	ip, [sp, #48]	; 0x30
   20c18:	b	20658 <ftello64@plt+0xedd0>
   20c1c:	ldr	ip, [sp, #48]	; 0x30
   20c20:	ldr	lr, [sp, #44]	; 0x2c
   20c24:	b	21248 <ftello64@plt+0xf9c0>
   20c28:	ldr	lr, [sp, #44]	; 0x2c
   20c2c:	mov	r0, r9
   20c30:	mov	r6, r0
   20c34:	ldr	r0, [r0, #4]
   20c38:	cmp	r0, #0
   20c3c:	bne	20c30 <ftello64@plt+0xf3a8>
   20c40:	ldr	r0, [r6, #8]
   20c44:	cmp	r0, #0
   20c48:	bne	20c30 <ftello64@plt+0xf3a8>
   20c4c:	ldr	r0, [r6, #24]
   20c50:	movw	r1, #255	; 0xff
   20c54:	movt	r1, #4
   20c58:	and	r0, r0, r1
   20c5c:	cmp	r0, #3
   20c60:	beq	20c94 <ftello64@plt+0xf40c>
   20c64:	cmp	r0, #6
   20c68:	bne	20ca8 <ftello64@plt+0xf420>
   20c6c:	ldr	r5, [r6, #20]
   20c70:	ldr	r0, [r5]
   20c74:	bl	15df0 <ftello64@plt+0x4568>
   20c78:	ldr	r0, [r5, #4]
   20c7c:	bl	15df0 <ftello64@plt+0x4568>
   20c80:	ldr	r0, [r5, #8]
   20c84:	bl	15df0 <ftello64@plt+0x4568>
   20c88:	ldr	r0, [r5, #12]
   20c8c:	bl	15df0 <ftello64@plt+0x4568>
   20c90:	b	20c98 <ftello64@plt+0xf410>
   20c94:	ldr	r5, [r6, #20]
   20c98:	mov	r0, r5
   20c9c:	bl	15df0 <ftello64@plt+0x4568>
   20ca0:	ldr	ip, [sp, #48]	; 0x30
   20ca4:	ldr	lr, [sp, #44]	; 0x2c
   20ca8:	ldr	r1, [r6]
   20cac:	cmp	r1, #0
   20cb0:	beq	20cd4 <ftello64@plt+0xf44c>
   20cb4:	ldr	r0, [r1, #8]
   20cb8:	cmp	r0, r6
   20cbc:	mov	r6, r1
   20cc0:	beq	20c4c <ftello64@plt+0xf3c4>
   20cc4:	cmp	r0, #0
   20cc8:	mov	r6, r1
   20ccc:	beq	20c4c <ftello64@plt+0xf3c4>
   20cd0:	b	20c30 <ftello64@plt+0xf3a8>
   20cd4:	ldr	r5, [sp, #28]
   20cd8:	b	21248 <ftello64@plt+0xf9c0>
   20cdc:	mov	r3, r9
   20ce0:	str	sl, [sp, #52]	; 0x34
   20ce4:	str	r9, [sp, #36]	; 0x24
   20ce8:	beq	20fbc <ftello64@plt+0xf734>
   20cec:	ldr	sl, [sp, #40]	; 0x28
   20cf0:	ldr	r0, [sl]
   20cf4:	mov	r3, sl
   20cf8:	str	r0, [sp, #36]	; 0x24
   20cfc:	mov	r0, #2
   20d00:	ldr	r1, [r5]
   20d04:	str	r0, [sp, #56]	; 0x38
   20d08:	cmp	r1, #31
   20d0c:	beq	20ee0 <ftello64@plt+0xf658>
   20d10:	ldr	r0, [sp, #60]	; 0x3c
   20d14:	ldr	r0, [r0]
   20d18:	add	r6, r0, r1, lsl #5
   20d1c:	add	r2, r3, #20
   20d20:	mov	r9, r3
   20d24:	add	r3, r1, #1
   20d28:	sub	r7, fp, #80	; 0x50
   20d2c:	str	r3, [r5]
   20d30:	str	r4, [r6, #4]!
   20d34:	str	r4, [r6, #8]
   20d38:	str	r4, [r6, #4]
   20d3c:	ldm	r2, {r0, r1}
   20d40:	mvn	r2, #0
   20d44:	str	r2, [r6, #28]
   20d48:	str	r4, [r6, #16]
   20d4c:	str	r4, [r6, #12]
   20d50:	str	r0, [r6, #20]
   20d54:	bic	r0, r1, #786432	; 0xc0000
   20d58:	str	r0, [r6, #24]
   20d5c:	mov	r0, r6
   20d60:	str	r6, [fp, #-80]	; 0xffffffb0
   20d64:	ldr	r1, [sp, #36]	; 0x24
   20d68:	str	r1, [r0]
   20d6c:	ldr	r0, [r7]
   20d70:	ldr	r1, [r0, #24]
   20d74:	orr	r1, r1, #262144	; 0x40000
   20d78:	str	r1, [r0, #24]
   20d7c:	ldr	r0, [r9, #4]
   20d80:	ldr	r1, [r7]
   20d84:	cmp	r0, #0
   20d88:	str	r1, [sp, #36]	; 0x24
   20d8c:	beq	20d9c <ftello64@plt+0xf514>
   20d90:	add	r7, r1, #4
   20d94:	mov	r9, r0
   20d98:	b	20ddc <ftello64@plt+0xf554>
   20d9c:	mov	r1, #0
   20da0:	mov	r0, r9
   20da4:	ldr	r9, [r9, #8]
   20da8:	cmp	r9, r1
   20dac:	cmpne	r9, #0
   20db0:	bne	20dd4 <ftello64@plt+0xf54c>
   20db4:	ldr	r1, [sp, #36]	; 0x24
   20db8:	ldr	r9, [r0]
   20dbc:	ldr	r1, [r1]
   20dc0:	cmp	r9, #0
   20dc4:	str	r1, [sp, #36]	; 0x24
   20dc8:	mov	r1, r0
   20dcc:	bne	20da0 <ftello64@plt+0xf518>
   20dd0:	b	20e68 <ftello64@plt+0xf5e0>
   20dd4:	ldr	r0, [sp, #36]	; 0x24
   20dd8:	add	r7, r0, #8
   20ddc:	ldr	r1, [r5]
   20de0:	cmp	r1, #31
   20de4:	beq	20e34 <ftello64@plt+0xf5ac>
   20de8:	ldr	r0, [sp, #60]	; 0x3c
   20dec:	ldr	r0, [r0]
   20df0:	add	r0, r0, r1, lsl #5
   20df4:	add	r3, r1, #1
   20df8:	add	r2, r9, #20
   20dfc:	str	r3, [r5]
   20e00:	mvn	r3, #0
   20e04:	str	r4, [r0, #4]!
   20e08:	str	r4, [r0, #8]
   20e0c:	str	r4, [r0, #4]
   20e10:	ldm	r2, {r1, r2}
   20e14:	str	r3, [r0, #28]
   20e18:	str	r4, [r0, #16]
   20e1c:	str	r4, [r0, #12]
   20e20:	str	r1, [r0, #20]
   20e24:	bic	r1, r2, #786432	; 0xc0000
   20e28:	str	r1, [r0, #24]
   20e2c:	str	r0, [r7]
   20e30:	b	20d64 <ftello64@plt+0xf4dc>
   20e34:	mov	r0, #996	; 0x3e4
   20e38:	bl	2ce24 <ftello64@plt+0x1b59c>
   20e3c:	cmp	r0, #0
   20e40:	beq	20f74 <ftello64@plt+0xf6ec>
   20e44:	ldr	r2, [sp, #60]	; 0x3c
   20e48:	ldr	ip, [sp, #48]	; 0x30
   20e4c:	ldr	lr, [sp, #44]	; 0x2c
   20e50:	ldr	r1, [r2]
   20e54:	str	r1, [r0]
   20e58:	mov	r1, #0
   20e5c:	str	r0, [r2]
   20e60:	str	r1, [r5]
   20e64:	b	20df0 <ftello64@plt+0xf568>
   20e68:	mov	r3, r6
   20e6c:	ldr	r1, [r5]
   20e70:	cmp	r1, #31
   20e74:	beq	20f20 <ftello64@plt+0xf698>
   20e78:	ldr	r0, [sp, #60]	; 0x3c
   20e7c:	ldr	r0, [r0]
   20e80:	add	r2, r1, #1
   20e84:	add	r1, r0, r1, lsl #5
   20e88:	mov	r0, #16
   20e8c:	cmp	r3, #0
   20e90:	str	r2, [r5]
   20e94:	str	r4, [r1, #4]!
   20e98:	str	sl, [r1, #4]
   20e9c:	str	r3, [r1, #8]
   20ea0:	str	r4, [r1, #12]
   20ea4:	str	r4, [r1, #16]
   20ea8:	str	r4, [r1, #20]
   20eac:	str	r0, [r1, #24]
   20eb0:	mvn	r0, #0
   20eb4:	str	r1, [sp, #36]	; 0x24
   20eb8:	str	r0, [r1, #28]
   20ebc:	str	r1, [sl]
   20ec0:	beq	21230 <ftello64@plt+0xf9a8>
   20ec4:	ldr	r1, [sp, #56]	; 0x38
   20ec8:	ldr	sl, [sp, #36]	; 0x24
   20ecc:	add	r0, r1, #1
   20ed0:	cmp	r1, r8
   20ed4:	str	sl, [r3]
   20ed8:	bne	20d00 <ftello64@plt+0xf478>
   20edc:	b	20fbc <ftello64@plt+0xf734>
   20ee0:	mov	r0, #996	; 0x3e4
   20ee4:	mov	r6, r3
   20ee8:	bl	2ce24 <ftello64@plt+0x1b59c>
   20eec:	cmp	r0, #0
   20ef0:	beq	20f5c <ftello64@plt+0xf6d4>
   20ef4:	ldr	r2, [sp, #60]	; 0x3c
   20ef8:	ldr	r5, [sp, #24]
   20efc:	ldr	ip, [sp, #48]	; 0x30
   20f00:	ldr	lr, [sp, #44]	; 0x2c
   20f04:	mov	r3, r6
   20f08:	ldr	r1, [r2]
   20f0c:	str	r1, [r0]
   20f10:	mov	r1, #0
   20f14:	str	r0, [r2]
   20f18:	str	r1, [r5]
   20f1c:	b	20d18 <ftello64@plt+0xf490>
   20f20:	mov	r0, #996	; 0x3e4
   20f24:	mov	r6, r3
   20f28:	bl	2ce24 <ftello64@plt+0x1b59c>
   20f2c:	ldr	lr, [sp, #44]	; 0x2c
   20f30:	ldr	ip, [sp, #48]	; 0x30
   20f34:	cmp	r0, #0
   20f38:	beq	21230 <ftello64@plt+0xf9a8>
   20f3c:	ldr	r2, [sp, #60]	; 0x3c
   20f40:	mov	r3, r6
   20f44:	ldr	r1, [r2]
   20f48:	str	r1, [r0]
   20f4c:	mov	r1, #0
   20f50:	str	r0, [r2]
   20f54:	str	r1, [r5]
   20f58:	b	20e80 <ftello64@plt+0xf5f8>
   20f5c:	ldr	ip, [sp, #48]	; 0x30
   20f60:	ldr	lr, [sp, #44]	; 0x2c
   20f64:	ldr	r5, [sp, #24]
   20f68:	mov	r3, #0
   20f6c:	str	r3, [fp, #-80]	; 0xffffffb0
   20f70:	b	20e6c <ftello64@plt+0xf5e4>
   20f74:	ldr	ip, [sp, #48]	; 0x30
   20f78:	ldr	lr, [sp, #44]	; 0x2c
   20f7c:	mov	r3, #0
   20f80:	str	r3, [r7]
   20f84:	b	20e6c <ftello64@plt+0xf5e4>
   20f88:	mov	r0, #996	; 0x3e4
   20f8c:	bl	2ce24 <ftello64@plt+0x1b59c>
   20f90:	ldr	lr, [sp, #44]	; 0x2c
   20f94:	ldr	ip, [sp, #48]	; 0x30
   20f98:	cmp	r0, #0
   20f9c:	beq	21230 <ftello64@plt+0xf9a8>
   20fa0:	ldr	r2, [sp, #60]	; 0x3c
   20fa4:	ldr	r1, [r2]
   20fa8:	str	r1, [r0]
   20fac:	mov	r1, #0
   20fb0:	str	r0, [r2]
   20fb4:	str	r1, [r5]
   20fb8:	b	20880 <ftello64@plt+0xeff8>
   20fbc:	ldr	sl, [sp, #52]	; 0x34
   20fc0:	mov	r0, #0
   20fc4:	cmp	r8, sl
   20fc8:	bne	21024 <ftello64@plt+0xf79c>
   20fcc:	ldr	r7, [sp, #36]	; 0x24
   20fd0:	ldr	r5, [sp, #28]
   20fd4:	b	21268 <ftello64@plt+0xf9e0>
   20fd8:	ldr	r0, [sp, #20]
   20fdc:	mov	r1, #10
   20fe0:	b	21198 <ftello64@plt+0xf910>
   20fe4:	mov	r0, #996	; 0x3e4
   20fe8:	bl	2ce24 <ftello64@plt+0x1b59c>
   20fec:	cmp	r0, #0
   20ff0:	beq	211bc <ftello64@plt+0xf934>
   20ff4:	ldr	r2, [sp, #60]	; 0x3c
   20ff8:	ldr	ip, [sp, #48]	; 0x30
   20ffc:	ldr	lr, [sp, #44]	; 0x2c
   21000:	ldr	r1, [r2]
   21004:	str	r1, [r0]
   21008:	mov	r1, #0
   2100c:	str	r0, [r2]
   21010:	str	r1, [r5]
   21014:	b	20bc4 <ftello64@plt+0xf33c>
   21018:	ldr	ip, [sp, #48]	; 0x30
   2101c:	ldr	r9, [sp, #56]	; 0x38
   21020:	b	20658 <ftello64@plt+0xedd0>
   21024:	mov	r6, r3
   21028:	ldr	r1, [r5]
   2102c:	ldr	r9, [r6], #20
   21030:	cmp	r1, #31
   21034:	beq	211d4 <ftello64@plt+0xf94c>
   21038:	ldr	r0, [sp, #60]	; 0x3c
   2103c:	ldr	r0, [r0]
   21040:	add	r7, r0, r1, lsl #5
   21044:	add	r2, r1, #1
   21048:	str	r2, [r5]
   2104c:	mvn	r2, #0
   21050:	str	r4, [r7, #4]!
   21054:	str	r4, [r7, #8]
   21058:	str	r4, [r7, #4]
   2105c:	ldm	r6, {r0, r1}
   21060:	str	r2, [r7, #28]
   21064:	str	r4, [r7, #16]
   21068:	str	r4, [r7, #12]
   2106c:	sub	r6, fp, #80	; 0x50
   21070:	str	r0, [r7, #20]
   21074:	bic	r0, r1, #786432	; 0xc0000
   21078:	str	r0, [r7, #24]
   2107c:	mov	r0, r7
   21080:	str	r7, [fp, #-80]	; 0xffffffb0
   21084:	str	r9, [r0]
   21088:	ldr	r0, [r6]
   2108c:	ldr	r1, [r0, #24]
   21090:	orr	r1, r1, #262144	; 0x40000
   21094:	str	r1, [r0, #24]
   21098:	ldr	r0, [r3, #4]
   2109c:	ldr	r9, [r6]
   210a0:	cmp	r0, #0
   210a4:	beq	210b4 <ftello64@plt+0xf82c>
   210a8:	add	r2, r9, #4
   210ac:	mov	r6, r0
   210b0:	b	210e8 <ftello64@plt+0xf860>
   210b4:	mov	r1, #0
   210b8:	ldr	r6, [r3, #8]
   210bc:	mov	r0, r3
   210c0:	cmp	r6, r1
   210c4:	cmpne	r6, #0
   210c8:	bne	210e4 <ftello64@plt+0xf85c>
   210cc:	ldr	r3, [r0]
   210d0:	ldr	r9, [r9]
   210d4:	mov	r1, r0
   210d8:	cmp	r3, #0
   210dc:	bne	210b8 <ftello64@plt+0xf830>
   210e0:	b	207e4 <ftello64@plt+0xef5c>
   210e4:	add	r2, r9, #8
   210e8:	ldr	r1, [r5]
   210ec:	str	r2, [sp, #56]	; 0x38
   210f0:	cmp	r1, #31
   210f4:	beq	2114c <ftello64@plt+0xf8c4>
   210f8:	ldr	r0, [sp, #60]	; 0x3c
   210fc:	ldr	r0, [r0]
   21100:	add	r0, r0, r1, lsl #5
   21104:	add	r3, r1, #1
   21108:	add	r2, r6, #20
   2110c:	str	r3, [r5]
   21110:	mvn	r3, #0
   21114:	str	r4, [r0, #4]!
   21118:	str	r4, [r0, #8]
   2111c:	str	r4, [r0, #4]
   21120:	ldm	r2, {r1, r2}
   21124:	str	r3, [r0, #28]
   21128:	mov	r3, r6
   2112c:	ldr	r6, [sp, #56]	; 0x38
   21130:	str	r4, [r0, #16]
   21134:	str	r4, [r0, #12]
   21138:	str	r1, [r0, #20]
   2113c:	bic	r1, r2, #786432	; 0xc0000
   21140:	str	r1, [r0, #24]
   21144:	str	r0, [r6]
   21148:	b	21084 <ftello64@plt+0xf7fc>
   2114c:	mov	r0, #996	; 0x3e4
   21150:	str	r6, [sp, #12]
   21154:	bl	2ce24 <ftello64@plt+0x1b59c>
   21158:	cmp	r0, #0
   2115c:	beq	21220 <ftello64@plt+0xf998>
   21160:	ldr	r2, [sp, #60]	; 0x3c
   21164:	ldr	r5, [sp, #24]
   21168:	ldr	ip, [sp, #48]	; 0x30
   2116c:	ldr	lr, [sp, #44]	; 0x2c
   21170:	ldr	sl, [sp, #52]	; 0x34
   21174:	ldr	r6, [sp, #12]
   21178:	ldr	r1, [r2]
   2117c:	str	r1, [r0]
   21180:	mov	r1, #0
   21184:	str	r0, [r2]
   21188:	str	r1, [r5]
   2118c:	b	21100 <ftello64@plt+0xf878>
   21190:	ldr	r0, [sp, #20]
   21194:	mov	r1, #15
   21198:	str	r1, [r0]
   2119c:	mov	r7, #0
   211a0:	b	21248 <ftello64@plt+0xf9c0>
   211a4:	ldr	r1, [sp, #20]
   211a8:	cmp	r0, #2
   211ac:	mov	r0, #10
   211b0:	movweq	r0, #9
   211b4:	str	r0, [r1]
   211b8:	b	20628 <ftello64@plt+0xeda0>
   211bc:	ldr	ip, [sp, #48]	; 0x30
   211c0:	ldr	lr, [sp, #44]	; 0x2c
   211c4:	ldr	r9, [sp, #40]	; 0x28
   211c8:	mov	r7, #0
   211cc:	mov	r5, r8
   211d0:	b	21248 <ftello64@plt+0xf9c0>
   211d4:	mov	r0, #996	; 0x3e4
   211d8:	mov	r7, r3
   211dc:	bl	2ce24 <ftello64@plt+0x1b59c>
   211e0:	cmp	r0, #0
   211e4:	beq	21218 <ftello64@plt+0xf990>
   211e8:	ldr	r2, [sp, #60]	; 0x3c
   211ec:	ldr	r5, [sp, #24]
   211f0:	ldr	ip, [sp, #48]	; 0x30
   211f4:	ldr	lr, [sp, #44]	; 0x2c
   211f8:	ldr	sl, [sp, #52]	; 0x34
   211fc:	mov	r3, r7
   21200:	ldr	r1, [r2]
   21204:	str	r1, [r0]
   21208:	mov	r1, #0
   2120c:	str	r0, [r2]
   21210:	str	r1, [r5]
   21214:	b	21040 <ftello64@plt+0xf7b8>
   21218:	str	r4, [fp, #-80]	; 0xffffffb0
   2121c:	b	21228 <ftello64@plt+0xf9a0>
   21220:	ldr	r0, [sp, #56]	; 0x38
   21224:	str	r4, [r0]
   21228:	ldr	ip, [sp, #48]	; 0x30
   2122c:	ldr	lr, [sp, #44]	; 0x2c
   21230:	ldr	r0, [sp, #20]
   21234:	ldr	r5, [sp, #28]
   21238:	ldr	r9, [sp, #40]	; 0x28
   2123c:	mov	r1, #12
   21240:	mov	r7, #0
   21244:	str	r1, [r0]
   21248:	clz	r0, r7
   2124c:	cmp	r7, #0
   21250:	lsr	r0, r0, #5
   21254:	bne	21268 <ftello64@plt+0xf9e0>
   21258:	ldr	r1, [sp, #20]
   2125c:	ldr	r1, [r1]
   21260:	cmp	r1, #0
   21264:	bne	21344 <ftello64@plt+0xfabc>
   21268:	ldr	r1, [sp, #32]
   2126c:	cmp	r1, #0
   21270:	beq	20508 <ftello64@plt+0xec80>
   21274:	ldrb	r1, [lr, #4]
   21278:	cmp	r1, #23
   2127c:	cmpne	r1, #11
   21280:	bne	20508 <ftello64@plt+0xec80>
   21284:	movw	r6, #255	; 0xff
   21288:	cmp	r0, #0
   2128c:	movt	r6, #4
   21290:	bne	21328 <ftello64@plt+0xfaa0>
   21294:	mov	r5, r7
   21298:	ldr	r7, [r7, #4]
   2129c:	cmp	r7, #0
   212a0:	bne	21294 <ftello64@plt+0xfa0c>
   212a4:	ldr	r7, [r5, #8]
   212a8:	cmp	r7, #0
   212ac:	bne	21294 <ftello64@plt+0xfa0c>
   212b0:	ldr	r0, [r5, #24]
   212b4:	and	r0, r0, r6
   212b8:	cmp	r0, #3
   212bc:	beq	212f0 <ftello64@plt+0xfa68>
   212c0:	cmp	r0, #6
   212c4:	bne	212fc <ftello64@plt+0xfa74>
   212c8:	ldr	r4, [r5, #20]
   212cc:	ldr	r0, [r4]
   212d0:	bl	15df0 <ftello64@plt+0x4568>
   212d4:	ldr	r0, [r4, #4]
   212d8:	bl	15df0 <ftello64@plt+0x4568>
   212dc:	ldr	r0, [r4, #8]
   212e0:	bl	15df0 <ftello64@plt+0x4568>
   212e4:	ldr	r0, [r4, #12]
   212e8:	bl	15df0 <ftello64@plt+0x4568>
   212ec:	b	212f4 <ftello64@plt+0xfa6c>
   212f0:	ldr	r4, [r5, #20]
   212f4:	mov	r0, r4
   212f8:	bl	15df0 <ftello64@plt+0x4568>
   212fc:	ldr	r0, [r5]
   21300:	cmp	r0, #0
   21304:	beq	21328 <ftello64@plt+0xfaa0>
   21308:	ldr	r7, [r0, #8]
   2130c:	cmp	r7, r5
   21310:	mov	r5, r0
   21314:	beq	212b0 <ftello64@plt+0xfa28>
   21318:	cmp	r7, #0
   2131c:	mov	r5, r0
   21320:	beq	212b0 <ftello64@plt+0xfa28>
   21324:	b	21294 <ftello64@plt+0xfa0c>
   21328:	mov	r0, #13
   2132c:	ldr	r1, [sp, #20]
   21330:	mov	r9, #0
   21334:	str	r0, [r1]
   21338:	mov	r0, r9
   2133c:	sub	sp, fp, #28
   21340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21344:	cmp	r9, #0
   21348:	beq	1fa74 <ftello64@plt+0xe1ec>
   2134c:	movw	r6, #255	; 0xff
   21350:	movt	r6, #4
   21354:	mov	r5, r9
   21358:	ldr	r9, [r9, #4]
   2135c:	cmp	r9, #0
   21360:	bne	21354 <ftello64@plt+0xfacc>
   21364:	ldr	r9, [r5, #8]
   21368:	cmp	r9, #0
   2136c:	bne	21354 <ftello64@plt+0xfacc>
   21370:	ldr	r0, [r5, #24]
   21374:	and	r0, r0, r6
   21378:	cmp	r0, #3
   2137c:	beq	213b0 <ftello64@plt+0xfb28>
   21380:	cmp	r0, #6
   21384:	bne	213bc <ftello64@plt+0xfb34>
   21388:	ldr	r4, [r5, #20]
   2138c:	ldr	r0, [r4]
   21390:	bl	15df0 <ftello64@plt+0x4568>
   21394:	ldr	r0, [r4, #4]
   21398:	bl	15df0 <ftello64@plt+0x4568>
   2139c:	ldr	r0, [r4, #8]
   213a0:	bl	15df0 <ftello64@plt+0x4568>
   213a4:	ldr	r0, [r4, #12]
   213a8:	bl	15df0 <ftello64@plt+0x4568>
   213ac:	b	213b4 <ftello64@plt+0xfb2c>
   213b0:	ldr	r4, [r5, #20]
   213b4:	mov	r0, r4
   213b8:	bl	15df0 <ftello64@plt+0x4568>
   213bc:	ldr	r0, [r5]
   213c0:	cmp	r0, #0
   213c4:	beq	1fa74 <ftello64@plt+0xe1ec>
   213c8:	ldr	r9, [r0, #8]
   213cc:	cmp	r9, r5
   213d0:	mov	r5, r0
   213d4:	beq	21370 <ftello64@plt+0xfae8>
   213d8:	cmp	r9, #0
   213dc:	mov	r5, r0
   213e0:	beq	21370 <ftello64@plt+0xfae8>
   213e4:	b	21354 <ftello64@plt+0xfacc>
   213e8:	cmp	r0, #2
   213ec:	blt	21408 <ftello64@plt+0xfb80>
   213f0:	ldr	r0, [r7, #36]	; 0x24
   213f4:	cmp	r0, #0
   213f8:	bne	2016c <ftello64@plt+0xe8e4>
   213fc:	ldrb	r0, [r7, #16]
   21400:	tst	r0, #1
   21404:	bne	2016c <ftello64@plt+0xe8e4>
   21408:	ldr	r0, [r7]
   2140c:	bl	15df0 <ftello64@plt+0x4568>
   21410:	ldr	r0, [r7, #4]
   21414:	bl	15df0 <ftello64@plt+0x4568>
   21418:	ldr	r0, [r7, #8]
   2141c:	bl	15df0 <ftello64@plt+0x4568>
   21420:	ldr	r0, [r7, #12]
   21424:	bl	15df0 <ftello64@plt+0x4568>
   21428:	mov	r0, r7
   2142c:	bl	15df0 <ftello64@plt+0x4568>
   21430:	ldr	r1, [sl, #64]	; 0x40
   21434:	cmp	r1, #31
   21438:	beq	21974 <ftello64@plt+0x100ec>
   2143c:	ldr	r0, [sl, #56]	; 0x38
   21440:	add	r0, r0, r1, lsl #5
   21444:	add	r2, r1, #1
   21448:	vmov.i32	q8, #0	; 0x00000000
   2144c:	ldr	ip, [sp, #48]	; 0x30
   21450:	ldr	lr, [sp, #44]	; 0x2c
   21454:	mov	r1, #3
   21458:	str	r2, [sl, #64]	; 0x40
   2145c:	mov	r2, #0
   21460:	add	r7, r0, #4
   21464:	str	r2, [r0, #20]
   21468:	str	r8, [r0, #24]
   2146c:	str	r1, [r0, #28]
   21470:	mov	r0, #28
   21474:	mov	r1, r7
   21478:	vst1.32	{d16-d17}, [r1], r0
   2147c:	mvn	r0, #0
   21480:	str	r0, [r1]
   21484:	b	204c0 <ftello64@plt+0xec38>
   21488:	ldr	r8, [sp, #24]
   2148c:	ldr	r0, [sp, #20]
   21490:	ldr	r5, [sp, #28]
   21494:	ldr	sl, [sp, #52]	; 0x34
   21498:	ldr	r7, [sp, #60]	; 0x3c
   2149c:	str	r9, [r0]
   214a0:	ldr	r4, [sp, #20]
   214a4:	mov	r0, r8
   214a8:	bl	15df0 <ftello64@plt+0x4568>
   214ac:	ldr	r0, [r7]
   214b0:	bl	15df0 <ftello64@plt+0x4568>
   214b4:	ldr	r0, [r7, #4]
   214b8:	bl	15df0 <ftello64@plt+0x4568>
   214bc:	ldr	r0, [r7, #8]
   214c0:	bl	15df0 <ftello64@plt+0x4568>
   214c4:	ldr	r0, [r7, #12]
   214c8:	bl	15df0 <ftello64@plt+0x4568>
   214cc:	mov	r0, r7
   214d0:	bl	15df0 <ftello64@plt+0x4568>
   214d4:	ldr	r0, [r4]
   214d8:	mov	r7, #0
   214dc:	mov	r9, #0
   214e0:	b	1f604 <ftello64@plt+0xdd7c>
   214e4:	mov	r0, #996	; 0x3e4
   214e8:	bl	2ce24 <ftello64@plt+0x1b59c>
   214ec:	cmp	r0, #0
   214f0:	beq	217e0 <ftello64@plt+0xff58>
   214f4:	ldr	r1, [sl, #56]	; 0x38
   214f8:	ldr	r5, [sp, #28]
   214fc:	ldr	ip, [sp, #48]	; 0x30
   21500:	ldr	lr, [sp, #44]	; 0x2c
   21504:	str	r1, [r0]
   21508:	mov	r1, #0
   2150c:	str	r1, [sl, #64]	; 0x40
   21510:	str	r0, [sl, #56]	; 0x38
   21514:	b	1f55c <ftello64@plt+0xdcd4>
   21518:	mov	r9, r0
   2151c:	str	sl, [sp, #52]	; 0x34
   21520:	b	2148c <ftello64@plt+0xfc04>
   21524:	mov	r9, #7
   21528:	str	sl, [sp, #52]	; 0x34
   2152c:	b	2148c <ftello64@plt+0xfc04>
   21530:	ldr	r4, [sp, #20]
   21534:	ldr	r7, [sp, #60]	; 0x3c
   21538:	mov	r0, #2
   2153c:	str	r0, [r4]
   21540:	b	214a4 <ftello64@plt+0xfc1c>
   21544:	mov	r0, r8
   21548:	bl	15df0 <ftello64@plt+0x4568>
   2154c:	mov	r0, r7
   21550:	bl	15df0 <ftello64@plt+0x4568>
   21554:	b	203c0 <ftello64@plt+0xeb38>
   21558:	mov	r0, #996	; 0x3e4
   2155c:	bl	2ce24 <ftello64@plt+0x1b59c>
   21560:	cmp	r0, #0
   21564:	beq	217e0 <ftello64@plt+0xff58>
   21568:	ldr	r1, [sl, #56]	; 0x38
   2156c:	ldr	r5, [sp, #28]
   21570:	ldr	ip, [sp, #48]	; 0x30
   21574:	ldr	lr, [sp, #44]	; 0x2c
   21578:	str	r1, [r0]
   2157c:	mov	r1, #0
   21580:	str	r1, [sl, #64]	; 0x40
   21584:	str	r0, [sl, #56]	; 0x38
   21588:	b	1f768 <ftello64@plt+0xdee0>
   2158c:	mov	r0, #6
   21590:	b	203c4 <ftello64@plt+0xeb3c>
   21594:	mov	r0, #996	; 0x3e4
   21598:	bl	2ce24 <ftello64@plt+0x1b59c>
   2159c:	cmp	r0, #0
   215a0:	beq	217e0 <ftello64@plt+0xff58>
   215a4:	ldr	r1, [sl, #56]	; 0x38
   215a8:	ldr	r5, [sp, #28]
   215ac:	ldr	ip, [sp, #48]	; 0x30
   215b0:	ldr	lr, [sp, #44]	; 0x2c
   215b4:	str	r1, [r0]
   215b8:	mov	r1, #0
   215bc:	str	r1, [sl, #64]	; 0x40
   215c0:	str	r0, [sl, #56]	; 0x38
   215c4:	b	1f9a8 <ftello64@plt+0xe120>
   215c8:	mov	r0, #996	; 0x3e4
   215cc:	bl	2ce24 <ftello64@plt+0x1b59c>
   215d0:	cmp	r0, #0
   215d4:	beq	217e0 <ftello64@plt+0xff58>
   215d8:	ldr	r1, [sl, #56]	; 0x38
   215dc:	ldr	r5, [sp, #28]
   215e0:	ldr	ip, [sp, #48]	; 0x30
   215e4:	ldr	lr, [sp, #44]	; 0x2c
   215e8:	str	r1, [r0]
   215ec:	mov	r1, #0
   215f0:	str	r1, [sl, #64]	; 0x40
   215f4:	str	r0, [sl, #56]	; 0x38
   215f8:	b	1f94c <ftello64@plt+0xe0c4>
   215fc:	mov	r0, #996	; 0x3e4
   21600:	bl	2ce24 <ftello64@plt+0x1b59c>
   21604:	cmp	r0, #0
   21608:	beq	219a4 <ftello64@plt+0x1011c>
   2160c:	ldr	r1, [sl, #56]	; 0x38
   21610:	ldr	ip, [sp, #48]	; 0x30
   21614:	ldr	lr, [sp, #44]	; 0x2c
   21618:	str	r1, [r0]
   2161c:	mov	r1, #0
   21620:	str	r1, [sl, #64]	; 0x40
   21624:	str	r0, [sl, #56]	; 0x38
   21628:	b	20188 <ftello64@plt+0xe900>
   2162c:	mov	r0, #996	; 0x3e4
   21630:	bl	2ce24 <ftello64@plt+0x1b59c>
   21634:	cmp	r0, #0
   21638:	beq	219a4 <ftello64@plt+0x1011c>
   2163c:	ldr	r1, [sl, #56]	; 0x38
   21640:	ldr	ip, [sp, #48]	; 0x30
   21644:	ldr	lr, [sp, #44]	; 0x2c
   21648:	str	r1, [r0]
   2164c:	mov	r1, #0
   21650:	str	r1, [sl, #64]	; 0x40
   21654:	str	r0, [sl, #56]	; 0x38
   21658:	b	20234 <ftello64@plt+0xe9ac>
   2165c:	mov	r0, #996	; 0x3e4
   21660:	bl	2ce24 <ftello64@plt+0x1b59c>
   21664:	cmp	r0, #0
   21668:	beq	219a4 <ftello64@plt+0x1011c>
   2166c:	ldr	r1, [sl, #56]	; 0x38
   21670:	ldr	ip, [sp, #48]	; 0x30
   21674:	ldr	lr, [sp, #44]	; 0x2c
   21678:	str	r1, [r0]
   2167c:	mov	r1, #0
   21680:	str	r1, [sl, #64]	; 0x40
   21684:	str	r0, [sl, #56]	; 0x38
   21688:	b	20280 <ftello64@plt+0xe9f8>
   2168c:	str	sl, [sp, #52]	; 0x34
   21690:	mov	r9, #3
   21694:	b	2148c <ftello64@plt+0xfc04>
   21698:	mov	r0, r8
   2169c:	bl	15df0 <ftello64@plt+0x4568>
   216a0:	ldr	lr, [sp, #44]	; 0x2c
   216a4:	ldr	ip, [sp, #48]	; 0x30
   216a8:	mov	r7, r4
   216ac:	b	204c0 <ftello64@plt+0xec38>
   216b0:	mov	r0, #996	; 0x3e4
   216b4:	bl	2ce24 <ftello64@plt+0x1b59c>
   216b8:	cmp	r0, #0
   216bc:	beq	217e0 <ftello64@plt+0xff58>
   216c0:	ldr	r1, [sl, #56]	; 0x38
   216c4:	ldr	r5, [sp, #28]
   216c8:	ldr	ip, [sp, #48]	; 0x30
   216cc:	ldr	lr, [sp, #44]	; 0x2c
   216d0:	str	r1, [r0]
   216d4:	mov	r1, #0
   216d8:	str	r1, [sl, #64]	; 0x40
   216dc:	str	r0, [sl, #56]	; 0x38
   216e0:	b	2047c <ftello64@plt+0xebf4>
   216e4:	mov	r0, #996	; 0x3e4
   216e8:	bl	2ce24 <ftello64@plt+0x1b59c>
   216ec:	cmp	r0, #0
   216f0:	beq	2187c <ftello64@plt+0xfff4>
   216f4:	ldr	r1, [sl, #56]	; 0x38
   216f8:	ldr	ip, [sp, #48]	; 0x30
   216fc:	ldr	lr, [sp, #44]	; 0x2c
   21700:	mov	r9, #0
   21704:	str	r1, [r0]
   21708:	mov	r1, #0
   2170c:	str	r1, [sl, #64]	; 0x40
   21710:	str	r0, [sl, #56]	; 0x38
   21714:	b	2032c <ftello64@plt+0xeaa4>
   21718:	mov	r0, #996	; 0x3e4
   2171c:	bl	2ce24 <ftello64@plt+0x1b59c>
   21720:	ldr	lr, [sp, #44]	; 0x2c
   21724:	ldr	ip, [sp, #48]	; 0x30
   21728:	cmp	r0, #0
   2172c:	beq	203c0 <ftello64@plt+0xeb38>
   21730:	ldr	r1, [sl, #56]	; 0x38
   21734:	str	r1, [r0]
   21738:	mov	r1, #0
   2173c:	str	r1, [sl, #64]	; 0x40
   21740:	str	r0, [sl, #56]	; 0x38
   21744:	b	20378 <ftello64@plt+0xeaf0>
   21748:	mov	r0, #996	; 0x3e4
   2174c:	bl	2ce24 <ftello64@plt+0x1b59c>
   21750:	cmp	r0, #0
   21754:	beq	21950 <ftello64@plt+0x100c8>
   21758:	ldr	r1, [sl, #56]	; 0x38
   2175c:	ldr	ip, [sp, #48]	; 0x30
   21760:	ldr	lr, [sp, #44]	; 0x2c
   21764:	mov	r9, #0
   21768:	str	r1, [r0]
   2176c:	mov	r1, #0
   21770:	str	r1, [sl, #64]	; 0x40
   21774:	str	r0, [sl, #56]	; 0x38
   21778:	b	1f6a0 <ftello64@plt+0xde18>
   2177c:	mov	r0, #996	; 0x3e4
   21780:	bl	2ce24 <ftello64@plt+0x1b59c>
   21784:	cmp	r0, #0
   21788:	beq	2195c <ftello64@plt+0x100d4>
   2178c:	ldr	r1, [sl, #56]	; 0x38
   21790:	ldr	ip, [sp, #48]	; 0x30
   21794:	ldr	lr, [sp, #44]	; 0x2c
   21798:	mov	r9, #0
   2179c:	str	r1, [r0]
   217a0:	mov	r1, #0
   217a4:	str	r1, [sl, #64]	; 0x40
   217a8:	str	r0, [sl, #56]	; 0x38
   217ac:	b	202d8 <ftello64@plt+0xea50>
   217b0:	mov	r0, #996	; 0x3e4
   217b4:	bl	2ce24 <ftello64@plt+0x1b59c>
   217b8:	cmp	r0, #0
   217bc:	beq	217e0 <ftello64@plt+0xff58>
   217c0:	ldr	r1, [sl, #56]	; 0x38
   217c4:	ldr	ip, [sp, #48]	; 0x30
   217c8:	ldr	lr, [sp, #44]	; 0x2c
   217cc:	str	r1, [r0]
   217d0:	mov	r1, #0
   217d4:	str	r1, [sl, #64]	; 0x40
   217d8:	str	r0, [sl, #56]	; 0x38
   217dc:	b	203dc <ftello64@plt+0xeb54>
   217e0:	mov	r0, #12
   217e4:	b	2132c <ftello64@plt+0xfaa4>
   217e8:	mov	r4, #0
   217ec:	mov	r5, #0
   217f0:	b	217fc <ftello64@plt+0xff74>
   217f4:	mov	r5, #4
   217f8:	mov	r4, #128	; 0x80
   217fc:	bl	116e4 <__ctype_b_loc@plt>
   21800:	ldr	r0, [r0]
   21804:	ldr	ip, [sp, #48]	; 0x30
   21808:	ldr	lr, [sp, #44]	; 0x2c
   2180c:	mov	r1, #1
   21810:	mov	r9, #0
   21814:	add	r7, r0, r4, lsl #1
   21818:	b	21830 <ftello64@plt+0xffa8>
   2181c:	add	r5, r5, #1
   21820:	add	r7, r7, #64	; 0x40
   21824:	add	r4, r4, #32
   21828:	cmp	r5, #8
   2182c:	beq	1f674 <ftello64@plt+0xddec>
   21830:	add	r0, sl, r5, lsl #2
   21834:	mov	r3, #0
   21838:	add	r2, r0, #96	; 0x60
   2183c:	mov	r0, r7
   21840:	b	21860 <ftello64@plt+0xffd8>
   21844:	ldr	r6, [r2]
   21848:	orr	r6, r6, r1, lsl r3
   2184c:	str	r6, [r2]
   21850:	add	r3, r3, #1
   21854:	add	r0, r0, #2
   21858:	cmp	r3, #32
   2185c:	beq	2181c <ftello64@plt+0xff94>
   21860:	add	r6, r4, r3
   21864:	cmp	r6, #95	; 0x5f
   21868:	beq	21844 <ftello64@plt+0xffbc>
   2186c:	ldrh	r6, [r0]
   21870:	ands	r6, r6, #8
   21874:	beq	21850 <ftello64@plt+0xffc8>
   21878:	b	21844 <ftello64@plt+0xffbc>
   2187c:	ldr	ip, [sp, #48]	; 0x30
   21880:	ldr	lr, [sp, #44]	; 0x2c
   21884:	mov	r5, #0
   21888:	mov	r9, #0
   2188c:	b	20368 <ftello64@plt+0xeae0>
   21890:	cmp	r9, #0
   21894:	beq	21934 <ftello64@plt+0x100ac>
   21898:	movw	r5, #255	; 0xff
   2189c:	movt	r5, #4
   218a0:	mov	r6, r9
   218a4:	ldr	r9, [r9, #4]
   218a8:	cmp	r9, #0
   218ac:	bne	218a0 <ftello64@plt+0x10018>
   218b0:	ldr	r9, [r6, #8]
   218b4:	cmp	r9, #0
   218b8:	bne	218a0 <ftello64@plt+0x10018>
   218bc:	ldr	r0, [r6, #24]
   218c0:	and	r0, r0, r5
   218c4:	cmp	r0, #3
   218c8:	beq	218fc <ftello64@plt+0x10074>
   218cc:	cmp	r0, #6
   218d0:	bne	21908 <ftello64@plt+0x10080>
   218d4:	ldr	r4, [r6, #20]
   218d8:	ldr	r0, [r4]
   218dc:	bl	15df0 <ftello64@plt+0x4568>
   218e0:	ldr	r0, [r4, #4]
   218e4:	bl	15df0 <ftello64@plt+0x4568>
   218e8:	ldr	r0, [r4, #8]
   218ec:	bl	15df0 <ftello64@plt+0x4568>
   218f0:	ldr	r0, [r4, #12]
   218f4:	bl	15df0 <ftello64@plt+0x4568>
   218f8:	b	21900 <ftello64@plt+0x10078>
   218fc:	ldr	r4, [r6, #20]
   21900:	mov	r0, r4
   21904:	bl	15df0 <ftello64@plt+0x4568>
   21908:	ldr	r0, [r6]
   2190c:	cmp	r0, #0
   21910:	beq	21934 <ftello64@plt+0x100ac>
   21914:	ldr	r9, [r0, #8]
   21918:	cmp	r9, r6
   2191c:	mov	r6, r0
   21920:	beq	218bc <ftello64@plt+0x10034>
   21924:	cmp	r9, #0
   21928:	mov	r6, r0
   2192c:	beq	218bc <ftello64@plt+0x10034>
   21930:	b	218a0 <ftello64@plt+0x10018>
   21934:	mov	r0, #8
   21938:	b	2132c <ftello64@plt+0xfaa4>
   2193c:	ldr	r8, [sp, #24]
   21940:	mov	r9, r0
   21944:	b	2148c <ftello64@plt+0xfc04>
   21948:	ldr	r8, [sp, #24]
   2194c:	b	21690 <ftello64@plt+0xfe08>
   21950:	mov	r4, #0
   21954:	mov	r0, #9
   21958:	b	21964 <ftello64@plt+0x100dc>
   2195c:	mov	r4, #0
   21960:	mov	r0, #10
   21964:	ldr	ip, [sp, #48]	; 0x30
   21968:	ldr	lr, [sp, #44]	; 0x2c
   2196c:	mov	r9, #0
   21970:	b	20318 <ftello64@plt+0xea90>
   21974:	mov	r0, #996	; 0x3e4
   21978:	bl	2ce24 <ftello64@plt+0x1b59c>
   2197c:	cmp	r0, #0
   21980:	beq	219a4 <ftello64@plt+0x1011c>
   21984:	ldr	r1, [sl, #56]	; 0x38
   21988:	str	r1, [r0]
   2198c:	mov	r1, #0
   21990:	str	r1, [sl, #64]	; 0x40
   21994:	str	r0, [sl, #56]	; 0x38
   21998:	b	21440 <ftello64@plt+0xfbb8>
   2199c:	ldr	r5, [sp, #28]
   219a0:	ldr	r7, [sp, #60]	; 0x3c
   219a4:	ldr	r4, [sp, #20]
   219a8:	mov	r0, #12
   219ac:	str	r0, [r4]
   219b0:	b	214a4 <ftello64@plt+0xfc1c>
   219b4:	mov	r0, r6
   219b8:	bl	15df0 <ftello64@plt+0x4568>
   219bc:	mov	r0, r9
   219c0:	bl	15df0 <ftello64@plt+0x4568>
   219c4:	ldr	r8, [sp, #24]
   219c8:	mov	r9, #12
   219cc:	b	2148c <ftello64@plt+0xfc04>
   219d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   219d4:	add	fp, sp, #28
   219d8:	sub	sp, sp, #12
   219dc:	mov	r9, r1
   219e0:	mov	r6, r0
   219e4:	mov	r4, #0
   219e8:	mov	r0, #32
   219ec:	mov	r1, #1
   219f0:	mov	sl, r3
   219f4:	mov	r5, r2
   219f8:	str	r4, [sp, #8]
   219fc:	bl	2cdd0 <ftello64@plt+0x1b548>
   21a00:	ldr	r1, [fp, #12]
   21a04:	cmp	r0, #0
   21a08:	beq	21d58 <ftello64@plt+0x104d0>
   21a0c:	mov	r7, r0
   21a10:	mov	r0, #40	; 0x28
   21a14:	mov	r1, #1
   21a18:	bl	2cdd0 <ftello64@plt+0x1b548>
   21a1c:	cmp	r0, #0
   21a20:	beq	21c78 <ftello64@plt+0x103f0>
   21a24:	mov	r8, r0
   21a28:	ldrb	r0, [r0, #16]
   21a2c:	ldr	r1, [fp, #8]
   21a30:	mov	r4, #0
   21a34:	add	r3, sp, #8
   21a38:	str	r5, [sp]
   21a3c:	mov	r2, r8
   21a40:	str	r4, [sp, #4]
   21a44:	and	r0, r0, #254	; 0xfe
   21a48:	orr	r0, r0, r1
   21a4c:	mov	r1, r7
   21a50:	strb	r0, [r8, #16]
   21a54:	mov	r0, r9
   21a58:	bl	221d0 <ftello64@plt+0x10948>
   21a5c:	cmp	r0, #0
   21a60:	bne	21c94 <ftello64@plt+0x1040c>
   21a64:	ldrb	r0, [sl]
   21a68:	cmp	r0, #0
   21a6c:	beq	21a98 <ftello64@plt+0x10210>
   21a70:	add	r1, sl, #1
   21a74:	mov	r2, #1
   21a78:	ubfx	r3, r0, #5, #3
   21a7c:	and	r0, r0, #31
   21a80:	ldr	r5, [r7, r3, lsl #2]
   21a84:	orr	r0, r5, r2, lsl r0
   21a88:	str	r0, [r7, r3, lsl #2]
   21a8c:	ldrb	r0, [r1], #1
   21a90:	cmp	r0, #0
   21a94:	bne	21a78 <ftello64@plt+0x101f0>
   21a98:	ldr	r0, [fp, #8]
   21a9c:	cmp	r0, #0
   21aa0:	beq	21ac0 <ftello64@plt+0x10238>
   21aa4:	vld1.32	{d16-d17}, [r7]
   21aa8:	mov	r0, r7
   21aac:	vmvn	q8, q8
   21ab0:	vst1.32	{d16-d17}, [r0]!
   21ab4:	vld1.32	{d16-d17}, [r0]
   21ab8:	vmvn	q8, q8
   21abc:	vst1.32	{d16-d17}, [r0]
   21ac0:	ldr	r0, [r6, #92]	; 0x5c
   21ac4:	cmp	r0, #2
   21ac8:	blt	21b44 <ftello64@plt+0x102bc>
   21acc:	ldr	r5, [r6, #60]	; 0x3c
   21ad0:	ldm	r7, {r0, r1, r2, ip}
   21ad4:	ldr	r3, [r5]
   21ad8:	and	r0, r0, r3
   21adc:	str	r0, [r7]
   21ae0:	ldr	r0, [r5, #4]
   21ae4:	and	r0, r1, r0
   21ae8:	str	r0, [r7, #4]
   21aec:	ldr	r0, [r5, #8]
   21af0:	and	r0, r2, r0
   21af4:	str	r0, [r7, #8]
   21af8:	ldr	r0, [r5, #12]
   21afc:	and	r0, ip, r0
   21b00:	str	r0, [r7, #12]
   21b04:	ldr	r0, [r7, #16]
   21b08:	ldr	r1, [r5, #16]
   21b0c:	and	r0, r0, r1
   21b10:	str	r0, [r7, #16]
   21b14:	ldr	r0, [r5, #20]
   21b18:	ldr	r1, [r7, #20]
   21b1c:	and	r0, r1, r0
   21b20:	str	r0, [r7, #20]
   21b24:	ldr	r0, [r5, #24]
   21b28:	ldr	r1, [r7, #24]
   21b2c:	and	r0, r1, r0
   21b30:	str	r0, [r7, #24]
   21b34:	ldr	r0, [r5, #28]
   21b38:	ldr	r1, [r7, #28]
   21b3c:	and	r0, r1, r0
   21b40:	str	r0, [r7, #28]
   21b44:	ldr	r1, [r6, #64]	; 0x40
   21b48:	cmp	r1, #31
   21b4c:	beq	21cd4 <ftello64@plt+0x1044c>
   21b50:	ldr	r0, [r6, #56]	; 0x38
   21b54:	add	r0, r0, r1, lsl #5
   21b58:	add	r2, r1, #1
   21b5c:	vmov.i32	q8, #0	; 0x00000000
   21b60:	mov	r1, #3
   21b64:	str	r2, [r6, #64]	; 0x40
   21b68:	mov	r2, #0
   21b6c:	add	r5, r0, #4
   21b70:	str	r2, [r0, #20]
   21b74:	str	r7, [r0, #24]
   21b78:	str	r1, [r0, #28]
   21b7c:	mov	r0, #28
   21b80:	mov	r1, r5
   21b84:	vst1.32	{d16-d17}, [r1], r0
   21b88:	mvn	r0, #0
   21b8c:	str	r0, [r1]
   21b90:	ldr	r0, [r6, #92]	; 0x5c
   21b94:	cmp	r0, #2
   21b98:	blt	21c40 <ftello64@plt+0x103b8>
   21b9c:	ldrb	r0, [r6, #88]	; 0x58
   21ba0:	orr	r0, r0, #2
   21ba4:	strb	r0, [r6, #88]	; 0x58
   21ba8:	ldr	r1, [r6, #64]	; 0x40
   21bac:	cmp	r1, #31
   21bb0:	beq	21cfc <ftello64@plt+0x10474>
   21bb4:	ldr	r0, [r6, #56]	; 0x38
   21bb8:	add	r0, r0, r1, lsl #5
   21bbc:	vmov.i32	q8, #0	; 0x00000000
   21bc0:	add	r2, r1, #1
   21bc4:	mov	r1, #6
   21bc8:	mov	r4, #0
   21bcc:	str	r2, [r6, #64]	; 0x40
   21bd0:	add	r7, r0, #4
   21bd4:	str	r4, [r0, #20]
   21bd8:	str	r8, [r0, #24]
   21bdc:	str	r1, [r0, #28]
   21be0:	mov	r0, #28
   21be4:	mov	r1, r7
   21be8:	vst1.32	{d16-d17}, [r1], r0
   21bec:	mvn	r0, #0
   21bf0:	str	r0, [r1]
   21bf4:	ldr	r1, [r6, #64]	; 0x40
   21bf8:	cmp	r1, #31
   21bfc:	beq	21d64 <ftello64@plt+0x104dc>
   21c00:	ldr	r0, [r6, #56]	; 0x38
   21c04:	add	r4, r0, r1, lsl #5
   21c08:	add	r2, r1, #1
   21c0c:	mov	r0, #0
   21c10:	mov	r1, #10
   21c14:	str	r2, [r6, #64]	; 0x40
   21c18:	mvn	r2, #0
   21c1c:	str	r0, [r4, #4]!
   21c20:	add	r3, r4, #20
   21c24:	stmib	r4, {r5, r7}
   21c28:	str	r0, [r4, #12]
   21c2c:	str	r0, [r4, #16]
   21c30:	stm	r3, {r0, r1, r2}
   21c34:	str	r4, [r5]
   21c38:	str	r4, [r7]
   21c3c:	b	21c6c <ftello64@plt+0x103e4>
   21c40:	ldr	r0, [r8]
   21c44:	bl	15df0 <ftello64@plt+0x4568>
   21c48:	ldr	r0, [r8, #4]
   21c4c:	bl	15df0 <ftello64@plt+0x4568>
   21c50:	ldr	r0, [r8, #8]
   21c54:	bl	15df0 <ftello64@plt+0x4568>
   21c58:	ldr	r0, [r8, #12]
   21c5c:	bl	15df0 <ftello64@plt+0x4568>
   21c60:	mov	r0, r8
   21c64:	bl	15df0 <ftello64@plt+0x4568>
   21c68:	mov	r4, r5
   21c6c:	mov	r0, r4
   21c70:	sub	sp, fp, #28
   21c74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21c78:	mov	r0, r7
   21c7c:	bl	15df0 <ftello64@plt+0x4568>
   21c80:	ldr	r1, [fp, #12]
   21c84:	mov	r0, #12
   21c88:	mov	r4, #0
   21c8c:	str	r0, [r1]
   21c90:	b	21c6c <ftello64@plt+0x103e4>
   21c94:	mov	r5, r0
   21c98:	mov	r0, r7
   21c9c:	bl	15df0 <ftello64@plt+0x4568>
   21ca0:	ldr	r0, [r8]
   21ca4:	bl	15df0 <ftello64@plt+0x4568>
   21ca8:	ldr	r0, [r8, #4]
   21cac:	bl	15df0 <ftello64@plt+0x4568>
   21cb0:	ldr	r0, [r8, #8]
   21cb4:	bl	15df0 <ftello64@plt+0x4568>
   21cb8:	ldr	r0, [r8, #12]
   21cbc:	bl	15df0 <ftello64@plt+0x4568>
   21cc0:	mov	r0, r8
   21cc4:	bl	15df0 <ftello64@plt+0x4568>
   21cc8:	ldr	r0, [fp, #12]
   21ccc:	str	r5, [r0]
   21cd0:	b	21c6c <ftello64@plt+0x103e4>
   21cd4:	mov	r0, #996	; 0x3e4
   21cd8:	bl	2ce24 <ftello64@plt+0x1b59c>
   21cdc:	cmp	r0, #0
   21ce0:	beq	21d24 <ftello64@plt+0x1049c>
   21ce4:	ldr	r1, [r6, #56]	; 0x38
   21ce8:	str	r1, [r0]
   21cec:	mov	r1, #0
   21cf0:	str	r1, [r6, #64]	; 0x40
   21cf4:	str	r0, [r6, #56]	; 0x38
   21cf8:	b	21b54 <ftello64@plt+0x102cc>
   21cfc:	mov	r0, #996	; 0x3e4
   21d00:	bl	2ce24 <ftello64@plt+0x1b59c>
   21d04:	cmp	r0, #0
   21d08:	beq	21d24 <ftello64@plt+0x1049c>
   21d0c:	ldr	r1, [r6, #56]	; 0x38
   21d10:	str	r1, [r0]
   21d14:	mov	r1, #0
   21d18:	str	r1, [r6, #64]	; 0x40
   21d1c:	str	r0, [r6, #56]	; 0x38
   21d20:	b	21bb8 <ftello64@plt+0x10330>
   21d24:	mov	r0, r7
   21d28:	bl	15df0 <ftello64@plt+0x4568>
   21d2c:	ldr	r0, [r8]
   21d30:	bl	15df0 <ftello64@plt+0x4568>
   21d34:	ldr	r0, [r8, #4]
   21d38:	bl	15df0 <ftello64@plt+0x4568>
   21d3c:	ldr	r0, [r8, #8]
   21d40:	bl	15df0 <ftello64@plt+0x4568>
   21d44:	ldr	r0, [r8, #12]
   21d48:	bl	15df0 <ftello64@plt+0x4568>
   21d4c:	mov	r0, r8
   21d50:	bl	15df0 <ftello64@plt+0x4568>
   21d54:	ldr	r1, [fp, #12]
   21d58:	mov	r0, #12
   21d5c:	str	r0, [r1]
   21d60:	b	21c6c <ftello64@plt+0x103e4>
   21d64:	mov	r0, #996	; 0x3e4
   21d68:	bl	2ce24 <ftello64@plt+0x1b59c>
   21d6c:	cmp	r0, #0
   21d70:	beq	21c6c <ftello64@plt+0x103e4>
   21d74:	ldr	r1, [r6, #56]	; 0x38
   21d78:	str	r1, [r0]
   21d7c:	mov	r1, #0
   21d80:	str	r1, [r6, #64]	; 0x40
   21d84:	str	r0, [r6, #56]	; 0x38
   21d88:	b	21c04 <ftello64@plt+0x1037c>
   21d8c:	push	{fp, lr}
   21d90:	mov	fp, sp
   21d94:	ldr	ip, [r1, #40]	; 0x28
   21d98:	ldr	r3, [r1, #56]	; 0x38
   21d9c:	cmp	r3, ip
   21da0:	ble	21e20 <ftello64@plt+0x10598>
   21da4:	ldr	r3, [r1, #4]
   21da8:	ldrb	lr, [r3, ip]
   21dac:	strb	lr, [r0]
   21db0:	ldr	r3, [r1, #80]	; 0x50
   21db4:	cmp	r3, #2
   21db8:	blt	21ddc <ftello64@plt+0x10554>
   21dbc:	ldr	r3, [r1, #28]
   21dc0:	ldr	ip, [r1, #40]	; 0x28
   21dc4:	cmp	ip, r3
   21dc8:	beq	21ddc <ftello64@plt+0x10554>
   21dcc:	ldr	r3, [r1, #8]
   21dd0:	ldr	r3, [r3, ip, lsl #2]
   21dd4:	cmn	r3, #1
   21dd8:	beq	21ed0 <ftello64@plt+0x10648>
   21ddc:	tst	r2, #1
   21de0:	beq	21e34 <ftello64@plt+0x105ac>
   21de4:	cmp	lr, #92	; 0x5c
   21de8:	bne	21e34 <ftello64@plt+0x105ac>
   21dec:	ldr	r2, [r1, #40]	; 0x28
   21df0:	ldr	r3, [r1, #48]	; 0x30
   21df4:	add	r2, r2, #1
   21df8:	cmp	r2, r3
   21dfc:	bge	21ed0 <ftello64@plt+0x10648>
   21e00:	str	r2, [r1, #40]	; 0x28
   21e04:	ldr	r1, [r1, #4]
   21e08:	ldrb	r2, [r1, r2]
   21e0c:	mov	r1, #1
   21e10:	strb	r1, [r0, #4]
   21e14:	strb	r2, [r0]
   21e18:	mov	r0, r1
   21e1c:	pop	{fp, pc}
   21e20:	mov	r1, #2
   21e24:	strb	r1, [r0, #4]
   21e28:	mov	r1, #0
   21e2c:	mov	r0, r1
   21e30:	pop	{fp, pc}
   21e34:	cmp	lr, #92	; 0x5c
   21e38:	bgt	21e8c <ftello64@plt+0x10604>
   21e3c:	cmp	lr, #45	; 0x2d
   21e40:	beq	21ea4 <ftello64@plt+0x1061c>
   21e44:	cmp	lr, #91	; 0x5b
   21e48:	bne	21ed0 <ftello64@plt+0x10648>
   21e4c:	ldr	r3, [r1, #40]	; 0x28
   21e50:	ldr	ip, [r1, #48]	; 0x30
   21e54:	add	r3, r3, #1
   21e58:	cmp	r3, ip
   21e5c:	bge	21ec0 <ftello64@plt+0x10638>
   21e60:	ldr	r1, [r1, #4]
   21e64:	ldrb	r1, [r1, r3]
   21e68:	cmp	r1, #61	; 0x3d
   21e6c:	strb	r1, [r0]
   21e70:	beq	21ee0 <ftello64@plt+0x10658>
   21e74:	cmp	r1, #58	; 0x3a
   21e78:	beq	21ee8 <ftello64@plt+0x10660>
   21e7c:	cmp	r1, #46	; 0x2e
   21e80:	bne	21ec8 <ftello64@plt+0x10640>
   21e84:	mov	r1, #26
   21e88:	b	21ef4 <ftello64@plt+0x1066c>
   21e8c:	cmp	lr, #93	; 0x5d
   21e90:	beq	21eac <ftello64@plt+0x10624>
   21e94:	cmp	lr, #94	; 0x5e
   21e98:	bne	21ed0 <ftello64@plt+0x10648>
   21e9c:	mov	r1, #25
   21ea0:	b	21eb0 <ftello64@plt+0x10628>
   21ea4:	mov	r1, #22
   21ea8:	b	21eb0 <ftello64@plt+0x10628>
   21eac:	mov	r1, #21
   21eb0:	strb	r1, [r0, #4]
   21eb4:	mov	r1, #1
   21eb8:	mov	r0, r1
   21ebc:	pop	{fp, pc}
   21ec0:	mov	r1, #0
   21ec4:	strb	r1, [r0]
   21ec8:	mov	r1, #91	; 0x5b
   21ecc:	strb	r1, [r0]
   21ed0:	mov	r1, #1
   21ed4:	strb	r1, [r0, #4]
   21ed8:	mov	r0, r1
   21edc:	pop	{fp, pc}
   21ee0:	mov	r1, #28
   21ee4:	b	21ef4 <ftello64@plt+0x1066c>
   21ee8:	tst	r2, #4
   21eec:	beq	21ec8 <ftello64@plt+0x10640>
   21ef0:	mov	r1, #30
   21ef4:	strb	r1, [r0, #4]
   21ef8:	mov	r1, #2
   21efc:	mov	r0, r1
   21f00:	pop	{fp, pc}
   21f04:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21f08:	add	fp, sp, #24
   21f0c:	sub	sp, sp, #8
   21f10:	mov	r5, r2
   21f14:	ldr	r2, [r1, #80]	; 0x50
   21f18:	mov	r9, r0
   21f1c:	ldr	r0, [r1, #40]	; 0x28
   21f20:	cmp	r2, #1
   21f24:	beq	21f9c <ftello64@plt+0x10714>
   21f28:	ldr	r2, [r1, #28]
   21f2c:	add	r6, r0, #1
   21f30:	cmp	r6, r2
   21f34:	bge	21f9c <ftello64@plt+0x10714>
   21f38:	ldr	lr, [r1, #8]
   21f3c:	sub	r4, r0, r2
   21f40:	sub	ip, r2, r0
   21f44:	mvn	r2, #0
   21f48:	add	r6, lr, r0, lsl #2
   21f4c:	ldr	r7, [r6, -r2, lsl #2]
   21f50:	cmn	r7, #1
   21f54:	bne	21f68 <ftello64@plt+0x106e0>
   21f58:	sub	r2, r2, #1
   21f5c:	cmp	r4, r2
   21f60:	bne	21f4c <ftello64@plt+0x106c4>
   21f64:	b	21f74 <ftello64@plt+0x106ec>
   21f68:	rsb	ip, r2, #0
   21f6c:	cmp	ip, #2
   21f70:	bcc	21f9c <ftello64@plt+0x10714>
   21f74:	mov	r2, #1
   21f78:	str	r2, [r9]
   21f7c:	ldr	r0, [lr, r0, lsl #2]
   21f80:	str	r0, [r9, #4]
   21f84:	ldr	r0, [r1, #40]	; 0x28
   21f88:	add	r0, r0, ip
   21f8c:	str	r0, [r1, #40]	; 0x28
   21f90:	mov	r0, #0
   21f94:	sub	sp, fp, #24
   21f98:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21f9c:	add	r2, r0, r3
   21fa0:	str	r2, [r1, #40]	; 0x28
   21fa4:	ldrb	r6, [r5, #4]
   21fa8:	sub	r0, r6, #22
   21fac:	cmp	r0, #8
   21fb0:	bhi	221b8 <ftello64@plt+0x10930>
   21fb4:	add	r3, pc, #0
   21fb8:	ldr	pc, [r3, r0, lsl #2]
   21fbc:	muleq	r2, r0, r1
   21fc0:			; <UNDEFINED> instruction: 0x000221b8
   21fc4:			; <UNDEFINED> instruction: 0x000221b8
   21fc8:			; <UNDEFINED> instruction: 0x000221b8
   21fcc:	andeq	r1, r2, r0, ror #31
   21fd0:			; <UNDEFINED> instruction: 0x000221b8
   21fd4:	andeq	r1, r2, r0, ror #31
   21fd8:			; <UNDEFINED> instruction: 0x000221b8
   21fdc:	andeq	r1, r2, r0, ror #31
   21fe0:	ldr	r3, [r1, #56]	; 0x38
   21fe4:	mov	r0, #7
   21fe8:	cmp	r3, r2
   21fec:	ble	221c8 <ftello64@plt+0x10940>
   21ff0:	ldrb	r3, [r5]
   21ff4:	mov	r2, #0
   21ff8:	uxtb	r7, r6
   21ffc:	cmp	r7, #30
   22000:	bne	22010 <ftello64@plt+0x10788>
   22004:	ldrb	r7, [r1, #75]	; 0x4b
   22008:	cmp	r7, #0
   2200c:	bne	22068 <ftello64@plt+0x107e0>
   22010:	ldr	r4, [r1, #40]	; 0x28
   22014:	ldr	r7, [r1, #4]
   22018:	add	r6, r4, #1
   2201c:	str	r6, [r1, #40]	; 0x28
   22020:	ldrb	r4, [r7, r4]
   22024:	ldr	r7, [r1, #56]	; 0x38
   22028:	cmp	r7, r6
   2202c:	ble	221c8 <ftello64@plt+0x10940>
   22030:	uxtb	r7, r4
   22034:	cmp	r7, r3
   22038:	bne	2204c <ftello64@plt+0x107c4>
   2203c:	ldr	r7, [r1, #4]
   22040:	ldrb	r7, [r7, r6]
   22044:	cmp	r7, #93	; 0x5d
   22048:	beq	22140 <ftello64@plt+0x108b8>
   2204c:	ldr	r7, [r9, #4]
   22050:	strb	r4, [r7, r2]
   22054:	add	r2, r2, #1
   22058:	cmp	r2, #32
   2205c:	beq	221c8 <ftello64@plt+0x10940>
   22060:	ldrb	r6, [r5, #4]
   22064:	b	21ff8 <ftello64@plt+0x10770>
   22068:	ldrb	r7, [r1, #76]	; 0x4c
   2206c:	cmp	r7, #0
   22070:	beq	2210c <ftello64@plt+0x10884>
   22074:	ldr	lr, [r1, #28]
   22078:	ldr	ip, [r1, #40]	; 0x28
   2207c:	cmp	lr, ip
   22080:	beq	22094 <ftello64@plt+0x1080c>
   22084:	ldr	r4, [r1, #8]
   22088:	ldr	r4, [r4, ip, lsl #2]
   2208c:	cmn	r4, #1
   22090:	beq	2212c <ftello64@plt+0x108a4>
   22094:	ldr	r6, [r1, #12]
   22098:	ldr	r7, [r1, #24]
   2209c:	ldr	r4, [r1]
   220a0:	ldr	r6, [r6, ip, lsl #2]
   220a4:	add	r6, r7, r6
   220a8:	add	r4, r4, r6
   220ac:	ldrsb	r4, [r4]
   220b0:	cmn	r4, #1
   220b4:	ble	2212c <ftello64@plt+0x108a4>
   220b8:	ldr	r7, [r1, #80]	; 0x50
   220bc:	mov	r6, #1
   220c0:	cmp	r7, #1
   220c4:	beq	22100 <ftello64@plt+0x10878>
   220c8:	add	r7, ip, #1
   220cc:	cmp	r7, lr
   220d0:	bge	22100 <ftello64@plt+0x10878>
   220d4:	ldr	r6, [r1, #8]
   220d8:	sub	lr, lr, ip
   220dc:	add	r8, r6, ip, lsl #2
   220e0:	mov	r6, #1
   220e4:	ldr	r7, [r8, r6, lsl #2]
   220e8:	cmn	r7, #1
   220ec:	bne	22100 <ftello64@plt+0x10878>
   220f0:	add	r6, r6, #1
   220f4:	cmp	lr, r6
   220f8:	bne	220e4 <ftello64@plt+0x1085c>
   220fc:	mov	r6, lr
   22100:	add	r6, r6, ip
   22104:	str	r6, [r1, #40]	; 0x28
   22108:	b	22024 <ftello64@plt+0x1079c>
   2210c:	ldr	r7, [r1, #40]	; 0x28
   22110:	ldr	r4, [r1, #24]
   22114:	ldr	ip, [r1]
   22118:	add	r6, r7, #1
   2211c:	add	r7, r7, r4
   22120:	str	r6, [r1, #40]	; 0x28
   22124:	ldrb	r4, [ip, r7]
   22128:	b	22024 <ftello64@plt+0x1079c>
   2212c:	add	r6, ip, #1
   22130:	str	r6, [r1, #40]	; 0x28
   22134:	ldr	r7, [r1, #4]
   22138:	ldrb	r4, [r7, ip]
   2213c:	b	22024 <ftello64@plt+0x1079c>
   22140:	add	r0, r6, #1
   22144:	str	r0, [r1, #40]	; 0x28
   22148:	mov	r0, #0
   2214c:	ldr	r1, [r9, #4]
   22150:	strb	r0, [r1, r2]
   22154:	ldrb	r1, [r5, #4]
   22158:	cmp	r1, #30
   2215c:	beq	22178 <ftello64@plt+0x108f0>
   22160:	cmp	r1, #28
   22164:	beq	22180 <ftello64@plt+0x108f8>
   22168:	cmp	r1, #26
   2216c:	bne	221c8 <ftello64@plt+0x10940>
   22170:	mov	r1, #3
   22174:	b	22184 <ftello64@plt+0x108fc>
   22178:	mov	r1, #4
   2217c:	b	22184 <ftello64@plt+0x108fc>
   22180:	mov	r1, #2
   22184:	str	r1, [r9]
   22188:	sub	sp, fp, #24
   2218c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22190:	ldr	r0, [fp, #12]
   22194:	cmp	r0, #0
   22198:	bne	221b8 <ftello64@plt+0x10930>
   2219c:	ldr	r2, [fp, #8]
   221a0:	mov	r0, sp
   221a4:	bl	21d8c <ftello64@plt+0x10504>
   221a8:	ldrb	r1, [sp, #4]
   221ac:	mov	r0, #11
   221b0:	cmp	r1, #21
   221b4:	bne	221c8 <ftello64@plt+0x10940>
   221b8:	mov	r0, #0
   221bc:	str	r0, [r9]
   221c0:	ldrb	r1, [r5]
   221c4:	strb	r1, [r9, #4]
   221c8:	sub	sp, fp, #24
   221cc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   221d0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   221d4:	add	fp, sp, #24
   221d8:	mov	r8, r0
   221dc:	ldrb	r0, [fp, #14]
   221e0:	ldr	r6, [fp, #8]
   221e4:	mov	r5, r3
   221e8:	mov	r7, r2
   221ec:	mov	r4, r1
   221f0:	tst	r0, #64	; 0x40
   221f4:	beq	22230 <ftello64@plt+0x109a8>
   221f8:	movw	r1, #64640	; 0xfc80
   221fc:	mov	r0, r6
   22200:	movt	r1, #2
   22204:	bl	11510 <strcmp@plt>
   22208:	cmp	r0, #0
   2220c:	beq	22228 <ftello64@plt+0x109a0>
   22210:	movw	r1, #64646	; 0xfc86
   22214:	mov	r0, r6
   22218:	movt	r1, #2
   2221c:	bl	11510 <strcmp@plt>
   22220:	cmp	r0, #0
   22224:	bne	22230 <ftello64@plt+0x109a8>
   22228:	movw	r6, #64652	; 0xfc8c
   2222c:	movt	r6, #2
   22230:	ldr	r0, [r5]
   22234:	ldr	r1, [r7, #36]	; 0x24
   22238:	cmp	r0, r1
   2223c:	beq	22764 <ftello64@plt+0x10edc>
   22240:	mov	r0, r6
   22244:	bl	114c8 <wctype@plt>
   22248:	ldr	r2, [r7, #36]	; 0x24
   2224c:	ldr	r1, [r7, #12]
   22250:	add	r3, r2, #1
   22254:	str	r3, [r7, #36]	; 0x24
   22258:	str	r0, [r1, r2, lsl #2]
   2225c:	movw	r1, #64628	; 0xfc74
   22260:	mov	r0, r6
   22264:	movt	r1, #2
   22268:	bl	11510 <strcmp@plt>
   2226c:	cmp	r0, #0
   22270:	beq	223a0 <ftello64@plt+0x10b18>
   22274:	movw	r1, #64658	; 0xfc92
   22278:	mov	r0, r6
   2227c:	movt	r1, #2
   22280:	bl	11510 <strcmp@plt>
   22284:	cmp	r0, #0
   22288:	beq	223f0 <ftello64@plt+0x10b68>
   2228c:	movw	r1, #64646	; 0xfc86
   22290:	mov	r0, r6
   22294:	movt	r1, #2
   22298:	bl	11510 <strcmp@plt>
   2229c:	cmp	r0, #0
   222a0:	beq	22440 <ftello64@plt+0x10bb8>
   222a4:	movw	r1, #64634	; 0xfc7a
   222a8:	mov	r0, r6
   222ac:	movt	r1, #2
   222b0:	bl	11510 <strcmp@plt>
   222b4:	cmp	r0, #0
   222b8:	beq	22490 <ftello64@plt+0x10c08>
   222bc:	movw	r1, #64652	; 0xfc8c
   222c0:	mov	r0, r6
   222c4:	movt	r1, #2
   222c8:	bl	11510 <strcmp@plt>
   222cc:	cmp	r0, #0
   222d0:	beq	22518 <ftello64@plt+0x10c90>
   222d4:	movw	r1, #64689	; 0xfcb1
   222d8:	mov	r0, r6
   222dc:	movt	r1, #2
   222e0:	bl	11510 <strcmp@plt>
   222e4:	cmp	r0, #0
   222e8:	beq	22568 <ftello64@plt+0x10ce0>
   222ec:	movw	r1, #64664	; 0xfc98
   222f0:	mov	r0, r6
   222f4:	movt	r1, #2
   222f8:	bl	11510 <strcmp@plt>
   222fc:	cmp	r0, #0
   22300:	beq	225c0 <ftello64@plt+0x10d38>
   22304:	movw	r1, #64640	; 0xfc80
   22308:	mov	r0, r6
   2230c:	movt	r1, #2
   22310:	bl	11510 <strcmp@plt>
   22314:	cmp	r0, #0
   22318:	beq	22614 <ftello64@plt+0x10d8c>
   2231c:	movw	r1, #64670	; 0xfc9e
   22320:	mov	r0, r6
   22324:	movt	r1, #2
   22328:	bl	11510 <strcmp@plt>
   2232c:	cmp	r0, #0
   22330:	beq	22668 <ftello64@plt+0x10de0>
   22334:	movw	r1, #64676	; 0xfca4
   22338:	mov	r0, r6
   2233c:	movt	r1, #2
   22340:	bl	11510 <strcmp@plt>
   22344:	cmp	r0, #0
   22348:	beq	226bc <ftello64@plt+0x10e34>
   2234c:	movw	r1, #64682	; 0xfcaa
   22350:	mov	r0, r6
   22354:	movt	r1, #2
   22358:	bl	11510 <strcmp@plt>
   2235c:	cmp	r0, #0
   22360:	beq	22710 <ftello64@plt+0x10e88>
   22364:	movw	r1, #64688	; 0xfcb0
   22368:	mov	r0, r6
   2236c:	movt	r1, #2
   22370:	bl	11510 <strcmp@plt>
   22374:	mov	r1, r0
   22378:	mov	r0, #4
   2237c:	cmp	r1, #0
   22380:	bne	22aa4 <ftello64@plt+0x1121c>
   22384:	bl	116e4 <__ctype_b_loc@plt>
   22388:	ldr	r1, [r0]
   2238c:	mov	r2, #0
   22390:	mov	r3, #1
   22394:	cmp	r8, #0
   22398:	beq	224f4 <ftello64@plt+0x10c6c>
   2239c:	b	229ec <ftello64@plt+0x11164>
   223a0:	bl	116e4 <__ctype_b_loc@plt>
   223a4:	ldr	r1, [r0]
   223a8:	cmp	r8, #0
   223ac:	bne	22804 <ftello64@plt+0x10f7c>
   223b0:	mov	r0, #0
   223b4:	mov	r2, #1
   223b8:	b	223cc <ftello64@plt+0x10b44>
   223bc:	add	r0, r0, #1
   223c0:	add	r1, r1, #2
   223c4:	cmp	r0, #256	; 0x100
   223c8:	beq	225b8 <ftello64@plt+0x10d30>
   223cc:	ldrb	r3, [r1]
   223d0:	tst	r3, #8
   223d4:	beq	223bc <ftello64@plt+0x10b34>
   223d8:	ubfx	r3, r0, #5, #3
   223dc:	and	r6, r0, #31
   223e0:	ldr	r7, [r4, r3, lsl #2]
   223e4:	orr	r7, r7, r2, lsl r6
   223e8:	str	r7, [r4, r3, lsl #2]
   223ec:	b	223bc <ftello64@plt+0x10b34>
   223f0:	bl	116e4 <__ctype_b_loc@plt>
   223f4:	ldr	r1, [r0]
   223f8:	cmp	r8, #0
   223fc:	bne	22888 <ftello64@plt+0x11000>
   22400:	mov	r0, #0
   22404:	mov	r2, #1
   22408:	b	2241c <ftello64@plt+0x10b94>
   2240c:	add	r0, r0, #1
   22410:	add	r1, r1, #2
   22414:	cmp	r0, #256	; 0x100
   22418:	beq	225b8 <ftello64@plt+0x10d30>
   2241c:	ldrb	r3, [r1]
   22420:	tst	r3, #2
   22424:	beq	2240c <ftello64@plt+0x10b84>
   22428:	ubfx	r3, r0, #5, #3
   2242c:	and	r6, r0, #31
   22430:	ldr	r7, [r4, r3, lsl #2]
   22434:	orr	r7, r7, r2, lsl r6
   22438:	str	r7, [r4, r3, lsl #2]
   2243c:	b	2240c <ftello64@plt+0x10b84>
   22440:	bl	116e4 <__ctype_b_loc@plt>
   22444:	ldr	r1, [r0]
   22448:	cmp	r8, #0
   2244c:	bne	2290c <ftello64@plt+0x11084>
   22450:	mov	r0, #0
   22454:	mov	r2, #1
   22458:	b	2246c <ftello64@plt+0x10be4>
   2245c:	add	r0, r0, #1
   22460:	add	r1, r1, #2
   22464:	cmp	r0, #256	; 0x100
   22468:	beq	225b8 <ftello64@plt+0x10d30>
   2246c:	ldrb	r3, [r1, #1]
   22470:	tst	r3, #2
   22474:	beq	2245c <ftello64@plt+0x10bd4>
   22478:	ubfx	r3, r0, #5, #3
   2247c:	and	r6, r0, #31
   22480:	ldr	r7, [r4, r3, lsl #2]
   22484:	orr	r7, r7, r2, lsl r6
   22488:	str	r7, [r4, r3, lsl #2]
   2248c:	b	2245c <ftello64@plt+0x10bd4>
   22490:	bl	116e4 <__ctype_b_loc@plt>
   22494:	ldr	r1, [r0]
   22498:	cmp	r8, #0
   2249c:	bne	22990 <ftello64@plt+0x11108>
   224a0:	mov	r0, #0
   224a4:	mov	r2, #1
   224a8:	b	224bc <ftello64@plt+0x10c34>
   224ac:	add	r0, r0, #1
   224b0:	add	r1, r1, #2
   224b4:	cmp	r0, #256	; 0x100
   224b8:	beq	225b8 <ftello64@plt+0x10d30>
   224bc:	ldrb	r3, [r1, #1]
   224c0:	tst	r3, #32
   224c4:	beq	224ac <ftello64@plt+0x10c24>
   224c8:	ubfx	r3, r0, #5, #3
   224cc:	and	r6, r0, #31
   224d0:	ldr	r7, [r4, r3, lsl #2]
   224d4:	orr	r7, r7, r2, lsl r6
   224d8:	str	r7, [r4, r3, lsl #2]
   224dc:	b	224ac <ftello64@plt+0x10c24>
   224e0:	add	r2, r2, #1
   224e4:	add	r1, r1, #2
   224e8:	mov	r0, #0
   224ec:	cmp	r2, #256	; 0x100
   224f0:	beq	22aa4 <ftello64@plt+0x1121c>
   224f4:	ldrb	r0, [r1, #1]
   224f8:	tst	r0, #16
   224fc:	beq	224e0 <ftello64@plt+0x10c58>
   22500:	ubfx	r0, r2, #5, #3
   22504:	and	r6, r2, #31
   22508:	ldr	r7, [r4, r0, lsl #2]
   2250c:	orr	r7, r7, r3, lsl r6
   22510:	str	r7, [r4, r0, lsl #2]
   22514:	b	224e0 <ftello64@plt+0x10c58>
   22518:	bl	116e4 <__ctype_b_loc@plt>
   2251c:	ldr	r1, [r0]
   22520:	cmp	r8, #0
   22524:	bne	22a14 <ftello64@plt+0x1118c>
   22528:	mov	r0, #0
   2252c:	mov	r2, #1
   22530:	b	22544 <ftello64@plt+0x10cbc>
   22534:	add	r0, r0, #1
   22538:	add	r1, r1, #2
   2253c:	cmp	r0, #256	; 0x100
   22540:	beq	225b8 <ftello64@plt+0x10d30>
   22544:	ldrb	r3, [r1, #1]
   22548:	tst	r3, #4
   2254c:	beq	22534 <ftello64@plt+0x10cac>
   22550:	ubfx	r3, r0, #5, #3
   22554:	and	r6, r0, #31
   22558:	ldr	r7, [r4, r3, lsl #2]
   2255c:	orr	r7, r7, r2, lsl r6
   22560:	str	r7, [r4, r3, lsl #2]
   22564:	b	22534 <ftello64@plt+0x10cac>
   22568:	bl	116e4 <__ctype_b_loc@plt>
   2256c:	ldr	r1, [r0]
   22570:	cmp	r8, #0
   22574:	bne	22a5c <ftello64@plt+0x111d4>
   22578:	mov	r0, #0
   2257c:	mov	r2, #1
   22580:	b	22594 <ftello64@plt+0x10d0c>
   22584:	add	r0, r0, #1
   22588:	add	r1, r1, #2
   2258c:	cmp	r0, #256	; 0x100
   22590:	beq	225b8 <ftello64@plt+0x10d30>
   22594:	ldrb	r3, [r1, #1]
   22598:	tst	r3, #8
   2259c:	beq	22584 <ftello64@plt+0x10cfc>
   225a0:	ubfx	r3, r0, #5, #3
   225a4:	and	r6, r0, #31
   225a8:	ldr	r7, [r4, r3, lsl #2]
   225ac:	orr	r7, r7, r2, lsl r6
   225b0:	str	r7, [r4, r3, lsl #2]
   225b4:	b	22584 <ftello64@plt+0x10cfc>
   225b8:	mov	r0, #0
   225bc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   225c0:	bl	116e4 <__ctype_b_loc@plt>
   225c4:	ldr	r1, [r0]
   225c8:	mov	r2, #0
   225cc:	mov	r3, #1
   225d0:	cmp	r8, #0
   225d4:	beq	225f0 <ftello64@plt+0x10d68>
   225d8:	b	227a0 <ftello64@plt+0x10f18>
   225dc:	add	r2, r2, #1
   225e0:	add	r1, r1, #2
   225e4:	mov	r0, #0
   225e8:	cmp	r2, #256	; 0x100
   225ec:	beq	22aa4 <ftello64@plt+0x1121c>
   225f0:	ldrb	r0, [r1, #1]
   225f4:	tst	r0, #64	; 0x40
   225f8:	beq	225dc <ftello64@plt+0x10d54>
   225fc:	ubfx	r0, r2, #5, #3
   22600:	and	r6, r2, #31
   22604:	ldr	r7, [r4, r0, lsl #2]
   22608:	orr	r7, r7, r3, lsl r6
   2260c:	str	r7, [r4, r0, lsl #2]
   22610:	b	225dc <ftello64@plt+0x10d54>
   22614:	bl	116e4 <__ctype_b_loc@plt>
   22618:	ldr	r1, [r0]
   2261c:	mov	r2, #0
   22620:	mov	r3, #1
   22624:	cmp	r8, #0
   22628:	beq	22644 <ftello64@plt+0x10dbc>
   2262c:	b	227dc <ftello64@plt+0x10f54>
   22630:	add	r2, r2, #1
   22634:	add	r1, r1, #2
   22638:	mov	r0, #0
   2263c:	cmp	r2, #256	; 0x100
   22640:	beq	22aa4 <ftello64@plt+0x1121c>
   22644:	ldrb	r0, [r1, #1]
   22648:	tst	r0, #1
   2264c:	beq	22630 <ftello64@plt+0x10da8>
   22650:	ubfx	r0, r2, #5, #3
   22654:	and	r6, r2, #31
   22658:	ldr	r7, [r4, r0, lsl #2]
   2265c:	orr	r7, r7, r3, lsl r6
   22660:	str	r7, [r4, r0, lsl #2]
   22664:	b	22630 <ftello64@plt+0x10da8>
   22668:	bl	116e4 <__ctype_b_loc@plt>
   2266c:	ldr	r1, [r0]
   22670:	mov	r2, #0
   22674:	mov	r3, #1
   22678:	cmp	r8, #0
   2267c:	beq	22698 <ftello64@plt+0x10e10>
   22680:	b	22860 <ftello64@plt+0x10fd8>
   22684:	add	r2, r2, #1
   22688:	add	r1, r1, #2
   2268c:	mov	r0, #0
   22690:	cmp	r2, #256	; 0x100
   22694:	beq	22aa4 <ftello64@plt+0x1121c>
   22698:	ldrb	r0, [r1]
   2269c:	tst	r0, #1
   226a0:	beq	22684 <ftello64@plt+0x10dfc>
   226a4:	ubfx	r0, r2, #5, #3
   226a8:	and	r6, r2, #31
   226ac:	ldr	r7, [r4, r0, lsl #2]
   226b0:	orr	r7, r7, r3, lsl r6
   226b4:	str	r7, [r4, r0, lsl #2]
   226b8:	b	22684 <ftello64@plt+0x10dfc>
   226bc:	bl	116e4 <__ctype_b_loc@plt>
   226c0:	ldr	r1, [r0]
   226c4:	mov	r2, #0
   226c8:	mov	r3, #1
   226cc:	cmp	r8, #0
   226d0:	beq	226ec <ftello64@plt+0x10e64>
   226d4:	b	228e4 <ftello64@plt+0x1105c>
   226d8:	add	r2, r2, #1
   226dc:	add	r1, r1, #2
   226e0:	mov	r0, #0
   226e4:	cmp	r2, #256	; 0x100
   226e8:	beq	22aa4 <ftello64@plt+0x1121c>
   226ec:	ldrsh	r0, [r1]
   226f0:	cmn	r0, #1
   226f4:	bgt	226d8 <ftello64@plt+0x10e50>
   226f8:	ubfx	r0, r2, #5, #3
   226fc:	and	r6, r2, #31
   22700:	ldr	r7, [r4, r0, lsl #2]
   22704:	orr	r7, r7, r3, lsl r6
   22708:	str	r7, [r4, r0, lsl #2]
   2270c:	b	226d8 <ftello64@plt+0x10e50>
   22710:	bl	116e4 <__ctype_b_loc@plt>
   22714:	ldr	r1, [r0]
   22718:	mov	r2, #0
   2271c:	mov	r3, #1
   22720:	cmp	r8, #0
   22724:	beq	22740 <ftello64@plt+0x10eb8>
   22728:	b	22968 <ftello64@plt+0x110e0>
   2272c:	add	r2, r2, #1
   22730:	add	r1, r1, #2
   22734:	mov	r0, #0
   22738:	cmp	r2, #256	; 0x100
   2273c:	beq	22aa4 <ftello64@plt+0x1121c>
   22740:	ldrb	r0, [r1]
   22744:	tst	r0, #4
   22748:	beq	2272c <ftello64@plt+0x10ea4>
   2274c:	ubfx	r0, r2, #5, #3
   22750:	and	r6, r2, #31
   22754:	ldr	r7, [r4, r0, lsl #2]
   22758:	orr	r7, r7, r3, lsl r6
   2275c:	str	r7, [r4, r0, lsl #2]
   22760:	b	2272c <ftello64@plt+0x10ea4>
   22764:	mov	r1, #1
   22768:	orr	r9, r1, r0, lsl #1
   2276c:	ldr	r0, [r7, #12]
   22770:	lsl	r1, r9, #2
   22774:	bl	2ce54 <ftello64@plt+0x1b5cc>
   22778:	cmp	r0, #0
   2277c:	beq	22aa8 <ftello64@plt+0x11220>
   22780:	str	r0, [r7, #12]
   22784:	str	r9, [r5]
   22788:	b	22240 <ftello64@plt+0x109b8>
   2278c:	add	r2, r2, #1
   22790:	add	r1, r1, #2
   22794:	mov	r0, #0
   22798:	cmp	r2, #256	; 0x100
   2279c:	beq	22aa4 <ftello64@plt+0x1121c>
   227a0:	ldrb	r0, [r1, #1]
   227a4:	tst	r0, #64	; 0x40
   227a8:	beq	2278c <ftello64@plt+0x10f04>
   227ac:	ldrb	r0, [r8, r2]
   227b0:	ubfx	r7, r0, #5, #3
   227b4:	and	r0, r0, #31
   227b8:	ldr	r6, [r4, r7, lsl #2]
   227bc:	orr	r0, r6, r3, lsl r0
   227c0:	str	r0, [r4, r7, lsl #2]
   227c4:	b	2278c <ftello64@plt+0x10f04>
   227c8:	add	r2, r2, #1
   227cc:	add	r1, r1, #2
   227d0:	mov	r0, #0
   227d4:	cmp	r2, #256	; 0x100
   227d8:	beq	22aa4 <ftello64@plt+0x1121c>
   227dc:	ldrb	r0, [r1, #1]
   227e0:	tst	r0, #1
   227e4:	beq	227c8 <ftello64@plt+0x10f40>
   227e8:	ldrb	r0, [r8, r2]
   227ec:	ubfx	r7, r0, #5, #3
   227f0:	and	r0, r0, #31
   227f4:	ldr	r6, [r4, r7, lsl #2]
   227f8:	orr	r0, r6, r3, lsl r0
   227fc:	str	r0, [r4, r7, lsl #2]
   22800:	b	227c8 <ftello64@plt+0x10f40>
   22804:	mov	r2, #0
   22808:	mov	r3, #1
   2280c:	b	22824 <ftello64@plt+0x10f9c>
   22810:	add	r2, r2, #1
   22814:	add	r1, r1, #2
   22818:	mov	r0, #0
   2281c:	cmp	r2, #256	; 0x100
   22820:	beq	22aa4 <ftello64@plt+0x1121c>
   22824:	ldrb	r0, [r1]
   22828:	tst	r0, #8
   2282c:	beq	22810 <ftello64@plt+0x10f88>
   22830:	ldrb	r0, [r8, r2]
   22834:	ubfx	r7, r0, #5, #3
   22838:	and	r0, r0, #31
   2283c:	ldr	r6, [r4, r7, lsl #2]
   22840:	orr	r0, r6, r3, lsl r0
   22844:	str	r0, [r4, r7, lsl #2]
   22848:	b	22810 <ftello64@plt+0x10f88>
   2284c:	add	r2, r2, #1
   22850:	add	r1, r1, #2
   22854:	mov	r0, #0
   22858:	cmp	r2, #256	; 0x100
   2285c:	beq	22aa4 <ftello64@plt+0x1121c>
   22860:	ldrb	r0, [r1]
   22864:	tst	r0, #1
   22868:	beq	2284c <ftello64@plt+0x10fc4>
   2286c:	ldrb	r0, [r8, r2]
   22870:	ubfx	r7, r0, #5, #3
   22874:	and	r0, r0, #31
   22878:	ldr	r6, [r4, r7, lsl #2]
   2287c:	orr	r0, r6, r3, lsl r0
   22880:	str	r0, [r4, r7, lsl #2]
   22884:	b	2284c <ftello64@plt+0x10fc4>
   22888:	mov	r2, #0
   2288c:	mov	r3, #1
   22890:	b	228a8 <ftello64@plt+0x11020>
   22894:	add	r2, r2, #1
   22898:	add	r1, r1, #2
   2289c:	mov	r0, #0
   228a0:	cmp	r2, #256	; 0x100
   228a4:	beq	22aa4 <ftello64@plt+0x1121c>
   228a8:	ldrb	r0, [r1]
   228ac:	tst	r0, #2
   228b0:	beq	22894 <ftello64@plt+0x1100c>
   228b4:	ldrb	r0, [r8, r2]
   228b8:	ubfx	r7, r0, #5, #3
   228bc:	and	r0, r0, #31
   228c0:	ldr	r6, [r4, r7, lsl #2]
   228c4:	orr	r0, r6, r3, lsl r0
   228c8:	str	r0, [r4, r7, lsl #2]
   228cc:	b	22894 <ftello64@plt+0x1100c>
   228d0:	add	r2, r2, #1
   228d4:	add	r1, r1, #2
   228d8:	mov	r0, #0
   228dc:	cmp	r2, #256	; 0x100
   228e0:	beq	22aa4 <ftello64@plt+0x1121c>
   228e4:	ldrsh	r0, [r1]
   228e8:	cmn	r0, #1
   228ec:	bgt	228d0 <ftello64@plt+0x11048>
   228f0:	ldrb	r0, [r8, r2]
   228f4:	ubfx	r7, r0, #5, #3
   228f8:	and	r0, r0, #31
   228fc:	ldr	r6, [r4, r7, lsl #2]
   22900:	orr	r0, r6, r3, lsl r0
   22904:	str	r0, [r4, r7, lsl #2]
   22908:	b	228d0 <ftello64@plt+0x11048>
   2290c:	mov	r2, #0
   22910:	mov	r3, #1
   22914:	b	2292c <ftello64@plt+0x110a4>
   22918:	add	r2, r2, #1
   2291c:	add	r1, r1, #2
   22920:	mov	r0, #0
   22924:	cmp	r2, #256	; 0x100
   22928:	beq	22aa4 <ftello64@plt+0x1121c>
   2292c:	ldrb	r0, [r1, #1]
   22930:	tst	r0, #2
   22934:	beq	22918 <ftello64@plt+0x11090>
   22938:	ldrb	r0, [r8, r2]
   2293c:	ubfx	r7, r0, #5, #3
   22940:	and	r0, r0, #31
   22944:	ldr	r6, [r4, r7, lsl #2]
   22948:	orr	r0, r6, r3, lsl r0
   2294c:	str	r0, [r4, r7, lsl #2]
   22950:	b	22918 <ftello64@plt+0x11090>
   22954:	add	r2, r2, #1
   22958:	add	r1, r1, #2
   2295c:	mov	r0, #0
   22960:	cmp	r2, #256	; 0x100
   22964:	beq	22aa4 <ftello64@plt+0x1121c>
   22968:	ldrb	r0, [r1]
   2296c:	tst	r0, #4
   22970:	beq	22954 <ftello64@plt+0x110cc>
   22974:	ldrb	r0, [r8, r2]
   22978:	ubfx	r7, r0, #5, #3
   2297c:	and	r0, r0, #31
   22980:	ldr	r6, [r4, r7, lsl #2]
   22984:	orr	r0, r6, r3, lsl r0
   22988:	str	r0, [r4, r7, lsl #2]
   2298c:	b	22954 <ftello64@plt+0x110cc>
   22990:	mov	r2, #0
   22994:	mov	r3, #1
   22998:	b	229b0 <ftello64@plt+0x11128>
   2299c:	add	r2, r2, #1
   229a0:	add	r1, r1, #2
   229a4:	mov	r0, #0
   229a8:	cmp	r2, #256	; 0x100
   229ac:	beq	22aa4 <ftello64@plt+0x1121c>
   229b0:	ldrb	r0, [r1, #1]
   229b4:	tst	r0, #32
   229b8:	beq	2299c <ftello64@plt+0x11114>
   229bc:	ldrb	r0, [r8, r2]
   229c0:	ubfx	r7, r0, #5, #3
   229c4:	and	r0, r0, #31
   229c8:	ldr	r6, [r4, r7, lsl #2]
   229cc:	orr	r0, r6, r3, lsl r0
   229d0:	str	r0, [r4, r7, lsl #2]
   229d4:	b	2299c <ftello64@plt+0x11114>
   229d8:	add	r2, r2, #1
   229dc:	add	r1, r1, #2
   229e0:	mov	r0, #0
   229e4:	cmp	r2, #256	; 0x100
   229e8:	beq	22aa4 <ftello64@plt+0x1121c>
   229ec:	ldrb	r0, [r1, #1]
   229f0:	tst	r0, #16
   229f4:	beq	229d8 <ftello64@plt+0x11150>
   229f8:	ldrb	r0, [r8, r2]
   229fc:	ubfx	r7, r0, #5, #3
   22a00:	and	r0, r0, #31
   22a04:	ldr	r6, [r4, r7, lsl #2]
   22a08:	orr	r0, r6, r3, lsl r0
   22a0c:	str	r0, [r4, r7, lsl #2]
   22a10:	b	229d8 <ftello64@plt+0x11150>
   22a14:	mov	r2, #0
   22a18:	mov	r3, #1
   22a1c:	b	22a34 <ftello64@plt+0x111ac>
   22a20:	add	r2, r2, #1
   22a24:	add	r1, r1, #2
   22a28:	mov	r0, #0
   22a2c:	cmp	r2, #256	; 0x100
   22a30:	beq	22aa4 <ftello64@plt+0x1121c>
   22a34:	ldrb	r0, [r1, #1]
   22a38:	tst	r0, #4
   22a3c:	beq	22a20 <ftello64@plt+0x11198>
   22a40:	ldrb	r0, [r8, r2]
   22a44:	ubfx	r7, r0, #5, #3
   22a48:	and	r0, r0, #31
   22a4c:	ldr	r6, [r4, r7, lsl #2]
   22a50:	orr	r0, r6, r3, lsl r0
   22a54:	str	r0, [r4, r7, lsl #2]
   22a58:	b	22a20 <ftello64@plt+0x11198>
   22a5c:	mov	r2, #0
   22a60:	mov	r3, #1
   22a64:	b	22a7c <ftello64@plt+0x111f4>
   22a68:	add	r2, r2, #1
   22a6c:	add	r1, r1, #2
   22a70:	mov	r0, #0
   22a74:	cmp	r2, #256	; 0x100
   22a78:	beq	22aa4 <ftello64@plt+0x1121c>
   22a7c:	ldrb	r0, [r1, #1]
   22a80:	tst	r0, #8
   22a84:	beq	22a68 <ftello64@plt+0x111e0>
   22a88:	ldrb	r0, [r8, r2]
   22a8c:	ubfx	r7, r0, #5, #3
   22a90:	and	r0, r0, #31
   22a94:	ldr	r6, [r4, r7, lsl #2]
   22a98:	orr	r0, r6, r3, lsl r0
   22a9c:	str	r0, [r4, r7, lsl #2]
   22aa0:	b	22a68 <ftello64@plt+0x111e0>
   22aa4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22aa8:	mov	r0, #12
   22aac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22ab0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22ab4:	add	fp, sp, #24
   22ab8:	ldr	r3, [r1, #24]
   22abc:	mvn	r7, #1
   22ac0:	ldr	r2, [r1, #28]
   22ac4:	mov	r4, #0
   22ac8:	uxtab	r3, r7, r3
   22acc:	cmp	r3, #14
   22ad0:	bhi	22bf4 <ftello64@plt+0x1136c>
   22ad4:	add	r7, pc, #0
   22ad8:	ldr	pc, [r7, r3, lsl #2]
   22adc:	andeq	r2, r2, r8, lsr #24
   22ae0:	strdeq	r2, [r2], -r4
   22ae4:	andeq	r2, r2, ip, lsl #24
   22ae8:	strdeq	r2, [r2], -r4
   22aec:	strdeq	r2, [r2], -r4
   22af0:	strdeq	r2, [r2], -r4
   22af4:	andeq	r2, r2, r8, lsl fp
   22af8:	andeq	r2, r2, r8, lsl fp
   22afc:	andeq	r2, r2, ip, ror #22
   22b00:	andeq	r2, r2, ip, ror #22
   22b04:	andeq	r2, r2, r8, lsl fp
   22b08:	strdeq	r2, [r2], -r4
   22b0c:	strdeq	r2, [r2], -r4
   22b10:	strdeq	r2, [r2], -r4
   22b14:	andeq	r2, r2, r8, lsr #24
   22b18:	ldr	r1, [r1, #16]
   22b1c:	ldr	r5, [r1, #28]
   22b20:	ldr	r6, [r0, #20]
   22b24:	add	r0, r2, r2, lsl #1
   22b28:	mov	r1, #1
   22b2c:	str	r1, [r6, r0, lsl #2]!
   22b30:	mov	r0, #4
   22b34:	mov	r7, r6
   22b38:	str	r1, [r7, #4]!
   22b3c:	bl	2ce24 <ftello64@plt+0x1b59c>
   22b40:	cmp	r0, #0
   22b44:	str	r0, [r6, #8]
   22b48:	strne	r5, [r0]
   22b4c:	movne	r0, r4
   22b50:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   22b54:	mov	r0, #0
   22b58:	str	r0, [r7]
   22b5c:	str	r0, [r6]
   22b60:	mov	r4, #12
   22b64:	mov	r0, r4
   22b68:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22b6c:	ldrb	r3, [r0, #88]	; 0x58
   22b70:	add	r6, r1, #16
   22b74:	add	r5, r2, r2, lsl #1
   22b78:	orr	r3, r3, #1
   22b7c:	strb	r3, [r0, #88]	; 0x58
   22b80:	mov	r3, r6
   22b84:	ldr	r7, [r1, #4]
   22b88:	ldr	r1, [r1, #8]
   22b8c:	cmp	r1, #0
   22b90:	addne	r3, r1, #12
   22b94:	cmp	r7, #0
   22b98:	ldr	r1, [r3]
   22b9c:	addne	r6, r7, #12
   22ba0:	ldr	r8, [r1, #28]
   22ba4:	ldr	r1, [r6]
   22ba8:	ldr	r6, [r0, #20]
   22bac:	mov	r0, #2
   22bb0:	ldr	r9, [r1, #28]
   22bb4:	mov	r7, r6
   22bb8:	str	r0, [r7, r5, lsl #2]!
   22bbc:	mov	r0, #8
   22bc0:	bl	2ce24 <ftello64@plt+0x1b59c>
   22bc4:	cmp	r0, #0
   22bc8:	str	r0, [r7, #8]
   22bcc:	beq	22b60 <ftello64@plt+0x112d8>
   22bd0:	add	r1, r6, r5, lsl #2
   22bd4:	cmp	r9, r8
   22bd8:	add	r1, r1, #4
   22bdc:	bne	22c30 <ftello64@plt+0x113a8>
   22be0:	mov	r2, #1
   22be4:	str	r2, [r1]
   22be8:	str	r9, [r0]
   22bec:	mov	r0, r4
   22bf0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22bf4:	ldr	r1, [r1, #16]
   22bf8:	ldr	r0, [r0, #12]
   22bfc:	ldr	r1, [r1, #28]
   22c00:	str	r1, [r0, r2, lsl #2]
   22c04:	mov	r0, r4
   22c08:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22c0c:	ldr	r7, [r1, #16]
   22c10:	ldr	r3, [r0, #12]
   22c14:	ldr	r5, [r7, #28]
   22c18:	str	r5, [r3, r2, lsl #2]
   22c1c:	ldrb	r1, [r1, #24]
   22c20:	cmp	r1, #4
   22c24:	beq	22b20 <ftello64@plt+0x11298>
   22c28:	mov	r0, r4
   22c2c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22c30:	mov	r2, #2
   22c34:	str	r2, [r1]
   22c38:	stmcs	r0, {r8, r9}
   22c3c:	strcc	r9, [r0]
   22c40:	strcc	r8, [r0, #4]
   22c44:	mov	r0, r4
   22c48:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22c4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22c50:	add	fp, sp, #28
   22c54:	sub	sp, sp, #4
   22c58:	ldr	r6, [r2, #4]
   22c5c:	mov	r8, r0
   22c60:	ldr	r5, [r1]
   22c64:	mov	r9, r2
   22c68:	cmp	r6, #0
   22c6c:	ldrbne	r0, [r1, #28]
   22c70:	andsne	r0, r0, #16
   22c74:	bne	22e18 <ftello64@plt+0x11590>
   22c78:	ldr	r1, [r5, #64]	; 0x40
   22c7c:	cmp	r1, #31
   22c80:	beq	22e40 <ftello64@plt+0x115b8>
   22c84:	ldr	r0, [r5, #56]	; 0x38
   22c88:	add	r0, r0, r1, lsl #5
   22c8c:	add	r2, r1, #1
   22c90:	vmov.i32	q8, #0	; 0x00000000
   22c94:	mov	r1, #0
   22c98:	str	r2, [r5, #64]	; 0x40
   22c9c:	mov	r2, #8
   22ca0:	add	sl, r0, #4
   22ca4:	str	r1, [r0, #20]
   22ca8:	str	r1, [r0, #24]
   22cac:	str	r2, [r0, #28]
   22cb0:	mov	r0, #28
   22cb4:	mov	r1, sl
   22cb8:	vst1.32	{d16-d17}, [r1], r0
   22cbc:	mvn	r0, #0
   22cc0:	str	r0, [r1]
   22cc4:	ldr	r1, [r5, #64]	; 0x40
   22cc8:	cmp	r1, #31
   22ccc:	beq	22e68 <ftello64@plt+0x115e0>
   22cd0:	ldr	r0, [r5, #56]	; 0x38
   22cd4:	add	r0, r0, r1, lsl #5
   22cd8:	add	r2, r1, #1
   22cdc:	vmov.i32	q8, #0	; 0x00000000
   22ce0:	mov	r1, #0
   22ce4:	str	r2, [r5, #64]	; 0x40
   22ce8:	mov	r2, #9
   22cec:	add	r7, r0, #4
   22cf0:	str	r1, [r0, #20]
   22cf4:	str	r1, [r0, #24]
   22cf8:	str	r2, [r0, #28]
   22cfc:	mov	r0, #28
   22d00:	mov	r1, r7
   22d04:	vst1.32	{d16-d17}, [r1], r0
   22d08:	mvn	r0, #0
   22d0c:	str	r0, [r1]
   22d10:	cmp	r6, #0
   22d14:	mov	r4, r7
   22d18:	beq	22d68 <ftello64@plt+0x114e0>
   22d1c:	ldr	r1, [r5, #64]	; 0x40
   22d20:	cmp	r1, #31
   22d24:	beq	22eb8 <ftello64@plt+0x11630>
   22d28:	ldr	r0, [r5, #56]	; 0x38
   22d2c:	add	r4, r0, r1, lsl #5
   22d30:	add	r2, r1, #1
   22d34:	mov	r0, #0
   22d38:	cmp	r7, #0
   22d3c:	mov	r1, #16
   22d40:	str	r2, [r5, #64]	; 0x40
   22d44:	mvn	r2, #0
   22d48:	str	r0, [r4, #4]!
   22d4c:	add	r3, r4, #20
   22d50:	stmib	r4, {r6, r7}
   22d54:	str	r0, [r4, #12]
   22d58:	str	r0, [r4, #16]
   22d5c:	stm	r3, {r0, r1, r2}
   22d60:	str	r4, [r6]
   22d64:	strne	r4, [r7]
   22d68:	ldr	r1, [r5, #64]	; 0x40
   22d6c:	cmp	r1, #31
   22d70:	beq	22e90 <ftello64@plt+0x11608>
   22d74:	ldr	r0, [r5, #56]	; 0x38
   22d78:	add	r6, r0, r1, lsl #5
   22d7c:	add	r2, r1, #1
   22d80:	mov	r0, #0
   22d84:	cmp	sl, #0
   22d88:	mov	r1, #16
   22d8c:	str	r2, [r5, #64]	; 0x40
   22d90:	mvn	r2, #0
   22d94:	str	r0, [r6, #4]!
   22d98:	add	r3, r6, #20
   22d9c:	str	sl, [r6, #4]
   22da0:	str	r4, [r6, #8]
   22da4:	str	r0, [r6, #12]
   22da8:	str	r0, [r6, #16]
   22dac:	stm	r3, {r0, r1, r2}
   22db0:	strne	r6, [sl]
   22db4:	cmp	r4, #0
   22db8:	strne	r6, [r4]
   22dbc:	cmp	r7, #0
   22dc0:	beq	22dd0 <ftello64@plt+0x11548>
   22dc4:	cmp	sl, #0
   22dc8:	cmpne	r4, #0
   22dcc:	bne	22de0 <ftello64@plt+0x11558>
   22dd0:	mov	r0, #12
   22dd4:	mov	r6, #0
   22dd8:	str	r0, [r8]
   22ddc:	b	22e34 <ftello64@plt+0x115ac>
   22de0:	cmp	r6, #0
   22de4:	beq	22dd0 <ftello64@plt+0x11548>
   22de8:	ldr	r0, [r9, #20]
   22dec:	str	r0, [r7, #20]
   22df0:	str	r0, [sl, #20]
   22df4:	ldr	r1, [r9, #24]
   22df8:	ldr	r0, [r7, #24]
   22dfc:	lsr	r1, r1, #19
   22e00:	bfi	r0, r1, #19, #1
   22e04:	str	r0, [r7, #24]
   22e08:	ldr	r0, [sl, #24]
   22e0c:	bfi	r0, r1, #19, #1
   22e10:	str	r0, [sl, #24]
   22e14:	b	22e34 <ftello64@plt+0x115ac>
   22e18:	ldr	r0, [r9, #20]
   22e1c:	cmp	r0, #31
   22e20:	bgt	22e34 <ftello64@plt+0x115ac>
   22e24:	ldr	r1, [r5, #80]	; 0x50
   22e28:	mov	r2, #1
   22e2c:	tst	r1, r2, lsl r0
   22e30:	bne	22c78 <ftello64@plt+0x113f0>
   22e34:	mov	r0, r6
   22e38:	sub	sp, fp, #28
   22e3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22e40:	mov	r0, #996	; 0x3e4
   22e44:	bl	2ce24 <ftello64@plt+0x1b59c>
   22e48:	cmp	r0, #0
   22e4c:	beq	22ee0 <ftello64@plt+0x11658>
   22e50:	ldr	r1, [r5, #56]	; 0x38
   22e54:	str	r1, [r0]
   22e58:	mov	r1, #0
   22e5c:	str	r1, [r5, #64]	; 0x40
   22e60:	str	r0, [r5, #56]	; 0x38
   22e64:	b	22c88 <ftello64@plt+0x11400>
   22e68:	mov	r0, #996	; 0x3e4
   22e6c:	bl	2ce24 <ftello64@plt+0x1b59c>
   22e70:	cmp	r0, #0
   22e74:	beq	22ee8 <ftello64@plt+0x11660>
   22e78:	ldr	r1, [r5, #56]	; 0x38
   22e7c:	str	r1, [r0]
   22e80:	mov	r1, #0
   22e84:	str	r1, [r5, #64]	; 0x40
   22e88:	str	r0, [r5, #56]	; 0x38
   22e8c:	b	22cd4 <ftello64@plt+0x1144c>
   22e90:	mov	r0, #996	; 0x3e4
   22e94:	bl	2ce24 <ftello64@plt+0x1b59c>
   22e98:	cmp	r0, #0
   22e9c:	beq	22ef0 <ftello64@plt+0x11668>
   22ea0:	ldr	r1, [r5, #56]	; 0x38
   22ea4:	str	r1, [r0]
   22ea8:	mov	r1, #0
   22eac:	str	r1, [r5, #64]	; 0x40
   22eb0:	str	r0, [r5, #56]	; 0x38
   22eb4:	b	22d78 <ftello64@plt+0x114f0>
   22eb8:	mov	r0, #996	; 0x3e4
   22ebc:	bl	2ce24 <ftello64@plt+0x1b59c>
   22ec0:	cmp	r0, #0
   22ec4:	beq	22f00 <ftello64@plt+0x11678>
   22ec8:	ldr	r1, [r5, #56]	; 0x38
   22ecc:	str	r1, [r0]
   22ed0:	mov	r1, #0
   22ed4:	str	r1, [r5, #64]	; 0x40
   22ed8:	str	r0, [r5, #56]	; 0x38
   22edc:	b	22d2c <ftello64@plt+0x114a4>
   22ee0:	mov	sl, #0
   22ee4:	b	22cc4 <ftello64@plt+0x1143c>
   22ee8:	mov	r7, #0
   22eec:	b	22d10 <ftello64@plt+0x11488>
   22ef0:	mov	r6, #0
   22ef4:	cmp	r7, #0
   22ef8:	bne	22dc4 <ftello64@plt+0x1153c>
   22efc:	b	22dd0 <ftello64@plt+0x11548>
   22f00:	mov	r4, #0
   22f04:	b	22d68 <ftello64@plt+0x114e0>
   22f08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22f0c:	add	fp, sp, #28
   22f10:	sub	sp, sp, #12
   22f14:	mov	r4, r0
   22f18:	ldr	r7, [r0, #4]
   22f1c:	ldr	r0, [r0, #8]
   22f20:	mov	r5, r2
   22f24:	mov	r9, r1
   22f28:	cmp	r0, r7
   22f2c:	bcs	22ff8 <ftello64@plt+0x11770>
   22f30:	ldr	r1, [r4]
   22f34:	str	r9, [r1, r0, lsl #3]!
   22f38:	str	r5, [r1, #4]
   22f3c:	ldr	r0, [r4]
   22f40:	ldr	r1, [r4, #8]
   22f44:	add	r0, r0, r1, lsl #3
   22f48:	ldr	r1, [r0, #4]
   22f4c:	bfc	r1, #8, #10
   22f50:	str	r1, [r0, #4]
   22f54:	uxtb	r1, r5
   22f58:	cmp	r1, #5
   22f5c:	bne	22f70 <ftello64@plt+0x116e8>
   22f60:	ldr	r2, [r4, #92]	; 0x5c
   22f64:	mov	r0, #1048576	; 0x100000
   22f68:	cmp	r2, #1
   22f6c:	bgt	22f80 <ftello64@plt+0x116f8>
   22f70:	sub	r0, r1, #6
   22f74:	clz	r0, r0
   22f78:	lsr	r0, r0, #5
   22f7c:	lsl	r0, r0, #20
   22f80:	ldr	r1, [r4]
   22f84:	ldr	r2, [r4, #8]
   22f88:	add	r1, r1, r2, lsl #3
   22f8c:	ldr	r2, [r1, #4]
   22f90:	bic	r2, r2, #1048576	; 0x100000
   22f94:	orr	r0, r2, r0
   22f98:	mvn	r2, #0
   22f9c:	str	r0, [r1, #4]
   22fa0:	ldr	r0, [r4, #8]
   22fa4:	ldr	r1, [r4, #12]
   22fa8:	str	r2, [r1, r0, lsl #2]
   22fac:	mov	r2, #0
   22fb0:	ldr	r0, [r4, #8]
   22fb4:	ldr	r1, [r4, #20]
   22fb8:	add	r0, r0, r0, lsl #1
   22fbc:	str	r2, [r1, r0, lsl #2]!
   22fc0:	str	r2, [r1, #4]
   22fc4:	str	r2, [r1, #8]
   22fc8:	ldr	r0, [r4, #8]
   22fcc:	ldr	r1, [r4, #24]
   22fd0:	add	r0, r0, r0, lsl #1
   22fd4:	str	r2, [r1, r0, lsl #2]!
   22fd8:	str	r2, [r1, #4]
   22fdc:	str	r2, [r1, #8]
   22fe0:	ldr	r6, [r4, #8]
   22fe4:	add	r0, r6, #1
   22fe8:	str	r0, [r4, #8]
   22fec:	mov	r0, r6
   22ff0:	sub	sp, fp, #28
   22ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22ff8:	movw	r0, #21845	; 0x5555
   22ffc:	lsl	r1, r7, #1
   23000:	mvn	r6, #0
   23004:	movt	r0, #5461	; 0x1555
   23008:	cmp	r1, r0
   2300c:	bhi	22fec <ftello64@plt+0x11764>
   23010:	ldr	r0, [r4]
   23014:	str	r1, [sp, #8]
   23018:	lsl	r1, r7, #4
   2301c:	bl	2ce54 <ftello64@plt+0x1b5cc>
   23020:	cmp	r0, #0
   23024:	beq	22fec <ftello64@plt+0x11764>
   23028:	str	r0, [r4]
   2302c:	lsl	r8, r7, #3
   23030:	ldr	r0, [r4, #12]
   23034:	mov	r1, r8
   23038:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2303c:	str	r0, [sp, #4]
   23040:	ldr	r0, [r4, #16]
   23044:	mov	r1, r8
   23048:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2304c:	mov	r2, r0
   23050:	add	r1, r7, r7, lsl #1
   23054:	ldr	r0, [r4, #20]
   23058:	mov	r7, r2
   2305c:	lsl	r8, r1, #3
   23060:	mov	r1, r8
   23064:	bl	2ce54 <ftello64@plt+0x1b5cc>
   23068:	mov	sl, r0
   2306c:	ldr	r0, [r4, #24]
   23070:	mov	r1, r8
   23074:	bl	2ce54 <ftello64@plt+0x1b5cc>
   23078:	mov	r8, r0
   2307c:	ldr	r0, [sp, #4]
   23080:	cmp	r0, #0
   23084:	beq	23094 <ftello64@plt+0x1180c>
   23088:	cmp	r7, #0
   2308c:	cmpne	sl, #0
   23090:	bne	230b4 <ftello64@plt+0x1182c>
   23094:	bl	15df0 <ftello64@plt+0x4568>
   23098:	mov	r0, r7
   2309c:	bl	15df0 <ftello64@plt+0x4568>
   230a0:	mov	r0, sl
   230a4:	bl	15df0 <ftello64@plt+0x4568>
   230a8:	mov	r0, r8
   230ac:	bl	15df0 <ftello64@plt+0x4568>
   230b0:	b	22fec <ftello64@plt+0x11764>
   230b4:	cmp	r8, #0
   230b8:	beq	23094 <ftello64@plt+0x1180c>
   230bc:	add	r1, r4, #12
   230c0:	stm	r1, {r0, r7, sl}
   230c4:	str	r8, [r4, #24]
   230c8:	ldr	r0, [sp, #8]
   230cc:	str	r0, [r4, #4]
   230d0:	ldr	r0, [r4, #8]
   230d4:	b	22f30 <ftello64@plt+0x116a8>
   230d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   230dc:	add	fp, sp, #28
   230e0:	sub	sp, sp, #44	; 0x2c
   230e4:	mov	r8, r0
   230e8:	ldr	r0, [r1, #20]
   230ec:	add	r4, r2, r2, lsl #1
   230f0:	mov	r5, r1
   230f4:	mov	r1, #0
   230f8:	mov	r9, r3
   230fc:	mov	r6, r2
   23100:	add	r0, r0, r4, lsl #2
   23104:	ldr	r0, [r0, #4]
   23108:	str	r1, [sp, #36]	; 0x24
   2310c:	add	r0, r0, #1
   23110:	str	r0, [sp, #32]
   23114:	lsl	r0, r0, #2
   23118:	bl	2ce24 <ftello64@plt+0x1b59c>
   2311c:	cmp	r0, #0
   23120:	str	r0, [sp, #40]	; 0x28
   23124:	beq	232f4 <ftello64@plt+0x11a6c>
   23128:	mov	r1, #1
   2312c:	str	r6, [r0]
   23130:	str	r1, [sp, #36]	; 0x24
   23134:	mvn	r1, #0
   23138:	ldr	r0, [r5, #24]
   2313c:	add	r0, r0, r4, lsl #2
   23140:	str	r1, [r0, #4]
   23144:	ldr	r2, [r5]
   23148:	add	r0, r2, r6, lsl #3
   2314c:	ldr	r0, [r0, #4]
   23150:	ubfx	r1, r0, #8, #10
   23154:	cmp	r1, #0
   23158:	beq	231b4 <ftello64@plt+0x1192c>
   2315c:	ldr	r3, [r5, #20]
   23160:	add	r3, r3, r4, lsl #2
   23164:	ldr	r7, [r3, #4]
   23168:	cmp	r7, #0
   2316c:	beq	231b4 <ftello64@plt+0x1192c>
   23170:	ldr	r3, [r3, #8]
   23174:	ldr	r3, [r3]
   23178:	add	r2, r2, r3, lsl #3
   2317c:	ldrb	r2, [r2, #6]
   23180:	tst	r2, #4
   23184:	bne	231b4 <ftello64@plt+0x1192c>
   23188:	str	r1, [sp]
   2318c:	mov	r0, r5
   23190:	mov	r1, r6
   23194:	mov	r2, r6
   23198:	mov	r3, r6
   2319c:	bl	23300 <ftello64@plt+0x11a78>
   231a0:	cmp	r0, #0
   231a4:	bne	232ec <ftello64@plt+0x11a64>
   231a8:	ldr	r0, [r5]
   231ac:	add	r0, r0, r6, lsl #3
   231b0:	ldr	r0, [r0, #4]
   231b4:	tst	r0, #8
   231b8:	beq	232c0 <ftello64@plt+0x11a38>
   231bc:	ldr	r0, [r5, #20]
   231c0:	add	r1, r0, r4, lsl #2
   231c4:	ldr	r1, [r1, #4]
   231c8:	cmp	r1, #1
   231cc:	blt	232c0 <ftello64@plt+0x11a38>
   231d0:	str	r8, [sp, #12]
   231d4:	mov	r8, #0
   231d8:	add	r7, sp, #16
   231dc:	add	sl, sp, #32
   231e0:	mov	r6, #0
   231e4:	str	r9, [sp, #8]
   231e8:	b	23208 <ftello64@plt+0x11980>
   231ec:	mov	r8, #1
   231f0:	ldr	r0, [r5, #20]
   231f4:	add	r6, r6, #1
   231f8:	add	r1, r0, r4, lsl #2
   231fc:	ldr	r1, [r1, #4]
   23200:	cmp	r6, r1
   23204:	bge	23294 <ftello64@plt+0x11a0c>
   23208:	add	r0, r0, r4, lsl #2
   2320c:	ldr	r0, [r0, #8]
   23210:	ldr	r2, [r0, r6, lsl #2]
   23214:	ldr	r0, [r5, #24]
   23218:	add	r9, r2, r2, lsl #1
   2321c:	add	r0, r0, r9, lsl #2
   23220:	ldr	r1, [r0, #4]
   23224:	cmn	r1, #1
   23228:	beq	231ec <ftello64@plt+0x11964>
   2322c:	cmp	r1, #0
   23230:	bne	23250 <ftello64@plt+0x119c8>
   23234:	mov	r0, r7
   23238:	mov	r1, r5
   2323c:	mov	r3, #0
   23240:	bl	230d8 <ftello64@plt+0x11850>
   23244:	cmp	r0, #0
   23248:	beq	23260 <ftello64@plt+0x119d8>
   2324c:	b	232ec <ftello64@plt+0x11a64>
   23250:	vldr	d16, [r0]
   23254:	ldr	r0, [r0, #8]
   23258:	str	r0, [sp, #24]
   2325c:	vstr	d16, [sp, #16]
   23260:	mov	r0, sl
   23264:	mov	r1, r7
   23268:	bl	23788 <ftello64@plt+0x11f00>
   2326c:	cmp	r0, #0
   23270:	bne	232ec <ftello64@plt+0x11a64>
   23274:	ldr	r0, [r5, #24]
   23278:	add	r0, r0, r9, lsl #2
   2327c:	ldr	r0, [r0, #4]
   23280:	cmp	r0, #0
   23284:	bne	231f0 <ftello64@plt+0x11968>
   23288:	ldr	r0, [sp, #24]
   2328c:	bl	15df0 <ftello64@plt+0x4568>
   23290:	b	231ec <ftello64@plt+0x11964>
   23294:	tst	r8, #1
   23298:	ldr	r8, [sp, #12]
   2329c:	ldr	r0, [sp, #8]
   232a0:	beq	232c0 <ftello64@plt+0x11a38>
   232a4:	cmp	r0, #0
   232a8:	bne	232c0 <ftello64@plt+0x11a38>
   232ac:	ldr	r0, [r5, #24]
   232b0:	mov	r1, #0
   232b4:	add	r0, r0, r4, lsl #2
   232b8:	str	r1, [r0, #4]
   232bc:	b	232d8 <ftello64@plt+0x11a50>
   232c0:	ldr	r0, [r5, #24]
   232c4:	vldr	d16, [sp, #32]
   232c8:	ldr	r1, [sp, #40]	; 0x28
   232cc:	add	r0, r0, r4, lsl #2
   232d0:	str	r1, [r0, #8]
   232d4:	vstr	d16, [r0]
   232d8:	ldr	r0, [sp, #40]	; 0x28
   232dc:	vldr	d16, [sp, #32]
   232e0:	str	r0, [r8, #8]
   232e4:	mov	r0, #0
   232e8:	vstr	d16, [r8]
   232ec:	sub	sp, fp, #28
   232f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   232f4:	mov	r0, #12
   232f8:	sub	sp, fp, #28
   232fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23300:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23304:	add	fp, sp, #28
   23308:	sub	sp, sp, #20
   2330c:	mov	r9, r0
   23310:	ldr	r0, [fp, #8]
   23314:	mov	r8, r2
   23318:	mov	r5, r1
   2331c:	str	r3, [sp, #8]
   23320:	str	r0, [sp, #12]
   23324:	ldr	r1, [sp, #12]
   23328:	movw	r0, #65280	; 0xff00
   2332c:	movt	r0, #3
   23330:	and	r0, r0, r1, lsl #8
   23334:	str	r0, [sp, #16]
   23338:	ldr	r2, [r9]
   2333c:	add	r3, r2, r5, lsl #3
   23340:	ldrb	r0, [r3, #4]!
   23344:	cmp	r0, #4
   23348:	bne	23420 <ftello64@plt+0x11b98>
   2334c:	ldr	r0, [r9, #12]
   23350:	ldr	r1, [r9, #20]
   23354:	add	r7, r8, r8, lsl #1
   23358:	ldr	r6, [r0, r5, lsl #2]
   2335c:	add	r0, r1, r7, lsl #2
   23360:	mov	r1, #0
   23364:	str	r1, [r0, #4]
   23368:	mov	r0, r9
   2336c:	ldr	r1, [r2, r6, lsl #3]!
   23370:	ldr	r2, [r2, #4]
   23374:	bl	22f08 <ftello64@plt+0x11680>
   23378:	cmn	r0, #1
   2337c:	beq	23780 <ftello64@plt+0x11ef8>
   23380:	mov	r4, r0
   23384:	ldr	r0, [r9]
   23388:	movw	r2, #255	; 0xff
   2338c:	movt	r2, #65532	; 0xfffc
   23390:	add	r0, r0, r4, lsl #3
   23394:	ldr	r1, [r0, #4]
   23398:	and	r1, r1, r2
   2339c:	ldr	r2, [sp, #16]
   233a0:	orr	r1, r1, r2
   233a4:	movw	r2, #65280	; 0xff00
   233a8:	str	r1, [r0, #4]
   233ac:	movt	r2, #3
   233b0:	ldr	r0, [r9]
   233b4:	add	r1, r0, r6, lsl #3
   233b8:	add	r0, r0, r4, lsl #3
   233bc:	ldr	r1, [r1, #4]
   233c0:	and	r1, r1, r2
   233c4:	ldr	r2, [r0, #4]
   233c8:	orr	r1, r1, r2
   233cc:	str	r1, [r0, #4]
   233d0:	ldr	r0, [r9]
   233d4:	add	r0, r0, r4, lsl #3
   233d8:	ldr	r1, [r0, #4]
   233dc:	orr	r1, r1, #262144	; 0x40000
   233e0:	str	r1, [r0, #4]
   233e4:	ldr	r0, [r9, #16]
   233e8:	str	r6, [r0, r4, lsl #2]
   233ec:	ldr	r0, [r9, #12]
   233f0:	ldr	r1, [r0, r5, lsl #2]
   233f4:	str	r1, [r0, r8, lsl #2]
   233f8:	mov	r1, r4
   233fc:	ldr	r0, [r9, #20]
   23400:	add	r0, r0, r7, lsl #2
   23404:	bl	23914 <ftello64@plt+0x1208c>
   23408:	cmp	r0, #0
   2340c:	mov	r5, r6
   23410:	mov	r8, r4
   23414:	mov	r7, #12
   23418:	bne	23338 <ftello64@plt+0x11ab0>
   2341c:	b	23750 <ftello64@plt+0x11ec8>
   23420:	ldr	r0, [r9, #20]
   23424:	add	ip, r5, r5, lsl #1
   23428:	add	r7, r0, ip, lsl #2
   2342c:	ldr	r1, [r7, #4]
   23430:	cmp	r1, #0
   23434:	beq	23734 <ftello64@plt+0x11eac>
   23438:	ldr	r7, [r7, #8]
   2343c:	add	r4, r8, r8, lsl #1
   23440:	cmp	r1, #1
   23444:	add	r0, r0, r4, lsl #2
   23448:	ldr	sl, [r7]
   2344c:	mov	r7, #0
   23450:	str	r7, [r0, #4]
   23454:	beq	2365c <ftello64@plt+0x11dd4>
   23458:	ldr	r1, [r9, #8]
   2345c:	mov	r8, r4
   23460:	ldr	r4, [sp, #12]
   23464:	sub	r3, r1, #1
   23468:	cmp	r3, #1
   2346c:	blt	234bc <ftello64@plt+0x11c34>
   23470:	add	r3, r2, r3, lsl #3
   23474:	ldr	r7, [r3, #4]
   23478:	ands	r3, r7, #262144	; 0x40000
   2347c:	beq	234bc <ftello64@plt+0x11c34>
   23480:	ldr	r6, [r9, #16]
   23484:	sub	r3, r2, #12
   23488:	sub	r6, r6, #4
   2348c:	ldr	r5, [r6, r1, lsl #2]
   23490:	cmp	r5, sl
   23494:	ubfxeq	r7, r7, #8, #10
   23498:	cmpeq	r7, r4
   2349c:	beq	23640 <ftello64@plt+0x11db8>
   234a0:	sub	r7, r1, #2
   234a4:	cmp	r7, #1
   234a8:	blt	234bc <ftello64@plt+0x11c34>
   234ac:	ldr	r7, [r3, r1, lsl #3]
   234b0:	sub	r1, r1, #1
   234b4:	ands	r5, r7, #262144	; 0x40000
   234b8:	bne	2348c <ftello64@plt+0x11c04>
   234bc:	ldr	r1, [r2, sl, lsl #3]!
   234c0:	mov	r0, r9
   234c4:	mov	r5, ip
   234c8:	ldr	r2, [r2, #4]
   234cc:	bl	22f08 <ftello64@plt+0x11680>
   234d0:	mov	r7, #12
   234d4:	cmn	r0, #1
   234d8:	beq	23750 <ftello64@plt+0x11ec8>
   234dc:	mov	r6, r0
   234e0:	ldr	r0, [r9]
   234e4:	movw	r2, #255	; 0xff
   234e8:	mov	r4, r8
   234ec:	movt	r2, #65532	; 0xfffc
   234f0:	add	r0, r0, r6, lsl #3
   234f4:	ldr	r1, [r0, #4]
   234f8:	and	r1, r1, r2
   234fc:	ldr	r2, [sp, #16]
   23500:	orr	r1, r1, r2
   23504:	movw	r2, #65280	; 0xff00
   23508:	str	r1, [r0, #4]
   2350c:	movt	r2, #3
   23510:	ldr	r0, [r9]
   23514:	add	r1, r0, sl, lsl #3
   23518:	add	r0, r0, r6, lsl #3
   2351c:	ldr	r1, [r1, #4]
   23520:	and	r1, r1, r2
   23524:	ldr	r2, [r0, #4]
   23528:	orr	r1, r1, r2
   2352c:	str	r1, [r0, #4]
   23530:	ldr	r0, [r9]
   23534:	add	r0, r0, r6, lsl #3
   23538:	ldr	r1, [r0, #4]
   2353c:	orr	r1, r1, #262144	; 0x40000
   23540:	str	r1, [r0, #4]
   23544:	mov	r1, r6
   23548:	ldr	r0, [r9, #16]
   2354c:	str	sl, [r0, r6, lsl #2]
   23550:	ldr	r0, [r9, #20]
   23554:	add	r0, r0, r8, lsl #2
   23558:	bl	23914 <ftello64@plt+0x1208c>
   2355c:	cmp	r0, #0
   23560:	beq	23750 <ftello64@plt+0x11ec8>
   23564:	ldr	r0, [sp, #12]
   23568:	ldr	r3, [sp, #8]
   2356c:	mov	r1, sl
   23570:	mov	r2, r6
   23574:	str	r0, [sp]
   23578:	mov	r0, r9
   2357c:	bl	23300 <ftello64@plt+0x11a78>
   23580:	cmp	r0, #0
   23584:	bne	2374c <ftello64@plt+0x11ec4>
   23588:	ldr	r1, [r9, #20]
   2358c:	ldr	r0, [r9]
   23590:	add	r1, r1, r5, lsl #2
   23594:	ldr	r1, [r1, #8]
   23598:	ldr	r5, [r1, #4]
   2359c:	ldr	r1, [r0, r5, lsl #3]!
   235a0:	ldr	r2, [r0, #4]
   235a4:	mov	r0, r9
   235a8:	bl	22f08 <ftello64@plt+0x11680>
   235ac:	mov	r7, #12
   235b0:	cmn	r0, #1
   235b4:	beq	23750 <ftello64@plt+0x11ec8>
   235b8:	mov	r8, r0
   235bc:	ldr	r0, [r9]
   235c0:	movw	r2, #255	; 0xff
   235c4:	movt	r2, #65532	; 0xfffc
   235c8:	add	r0, r0, r8, lsl #3
   235cc:	ldr	r1, [r0, #4]
   235d0:	and	r1, r1, r2
   235d4:	ldr	r2, [sp, #16]
   235d8:	orr	r1, r1, r2
   235dc:	movw	r2, #65280	; 0xff00
   235e0:	str	r1, [r0, #4]
   235e4:	movt	r2, #3
   235e8:	ldr	r0, [r9]
   235ec:	add	r1, r0, r5, lsl #3
   235f0:	add	r0, r0, r8, lsl #3
   235f4:	ldr	r1, [r1, #4]
   235f8:	and	r1, r1, r2
   235fc:	ldr	r2, [r0, #4]
   23600:	orr	r1, r1, r2
   23604:	str	r1, [r0, #4]
   23608:	ldr	r0, [r9]
   2360c:	add	r0, r0, r8, lsl #3
   23610:	ldr	r1, [r0, #4]
   23614:	orr	r1, r1, #262144	; 0x40000
   23618:	str	r1, [r0, #4]
   2361c:	mov	r1, r8
   23620:	ldr	r0, [r9, #16]
   23624:	str	r5, [r0, r8, lsl #2]
   23628:	ldr	r0, [r9, #20]
   2362c:	add	r0, r0, r4, lsl #2
   23630:	bl	23914 <ftello64@plt+0x1208c>
   23634:	cmp	r0, #0
   23638:	bne	23338 <ftello64@plt+0x11ab0>
   2363c:	b	23750 <ftello64@plt+0x11ec8>
   23640:	sub	r1, r1, #1
   23644:	mov	r5, ip
   23648:	bl	23914 <ftello64@plt+0x1208c>
   2364c:	cmp	r0, #0
   23650:	mov	r4, r8
   23654:	bne	23588 <ftello64@plt+0x11d00>
   23658:	b	23780 <ftello64@plt+0x11ef8>
   2365c:	ldr	r1, [sp, #8]
   23660:	cmp	r5, r1
   23664:	bne	23670 <ftello64@plt+0x11de8>
   23668:	cmp	r8, r5
   2366c:	bne	2375c <ftello64@plt+0x11ed4>
   23670:	ldr	r1, [r2, sl, lsl #3]!
   23674:	ldr	r6, [r3]
   23678:	mov	r0, r9
   2367c:	ldr	r2, [r2, #4]
   23680:	bl	22f08 <ftello64@plt+0x11680>
   23684:	mov	r8, r0
   23688:	ubfx	r0, r6, #8, #10
   2368c:	mov	r7, #12
   23690:	cmn	r8, #1
   23694:	beq	23750 <ftello64@plt+0x11ec8>
   23698:	ldr	r1, [sp, #12]
   2369c:	movw	r7, #255	; 0xff
   236a0:	movt	r7, #65532	; 0xfffc
   236a4:	orr	r1, r0, r1
   236a8:	movw	r0, #65280	; 0xff00
   236ac:	movt	r0, #3
   236b0:	str	r1, [sp, #12]
   236b4:	mov	r3, r0
   236b8:	and	r0, r0, r1, lsl #8
   236bc:	ldr	r1, [r9]
   236c0:	add	r1, r1, r8, lsl #3
   236c4:	ldr	r2, [r1, #4]
   236c8:	and	r2, r2, r7
   236cc:	mov	r7, #12
   236d0:	orr	r0, r2, r0
   236d4:	str	r0, [r1, #4]
   236d8:	ldr	r0, [r9]
   236dc:	add	r1, r0, sl, lsl #3
   236e0:	add	r0, r0, r8, lsl #3
   236e4:	ldr	r1, [r1, #4]
   236e8:	ldr	r2, [r0, #4]
   236ec:	and	r1, r1, r3
   236f0:	orr	r1, r1, r2
   236f4:	str	r1, [r0, #4]
   236f8:	ldr	r0, [r9]
   236fc:	add	r0, r0, r8, lsl #3
   23700:	ldr	r1, [r0, #4]
   23704:	orr	r1, r1, #262144	; 0x40000
   23708:	str	r1, [r0, #4]
   2370c:	mov	r1, r8
   23710:	ldr	r0, [r9, #16]
   23714:	str	sl, [r0, r8, lsl #2]
   23718:	ldr	r0, [r9, #20]
   2371c:	add	r0, r0, r4, lsl #2
   23720:	bl	23914 <ftello64@plt+0x1208c>
   23724:	cmp	r0, #0
   23728:	mov	r5, sl
   2372c:	bne	23324 <ftello64@plt+0x11a9c>
   23730:	b	23750 <ftello64@plt+0x11ec8>
   23734:	ldr	r0, [r9, #12]
   23738:	ldr	r1, [r0, r5, lsl #2]
   2373c:	str	r1, [r0, r8, lsl #2]
   23740:	mov	r0, #0
   23744:	sub	sp, fp, #28
   23748:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2374c:	mov	r7, r0
   23750:	mov	r0, r7
   23754:	sub	sp, fp, #28
   23758:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2375c:	mov	r1, sl
   23760:	bl	23914 <ftello64@plt+0x1208c>
   23764:	mov	r1, r0
   23768:	mov	r7, #12
   2376c:	mov	r0, #0
   23770:	cmp	r1, #0
   23774:	moveq	r0, r7
   23778:	sub	sp, fp, #28
   2377c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23780:	mov	r7, #12
   23784:	b	23750 <ftello64@plt+0x11ec8>
   23788:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2378c:	add	fp, sp, #24
   23790:	mov	r8, #0
   23794:	cmp	r1, #0
   23798:	beq	238e8 <ftello64@plt+0x12060>
   2379c:	mov	r6, r1
   237a0:	ldr	r1, [r1, #4]
   237a4:	cmp	r1, #0
   237a8:	beq	238e8 <ftello64@plt+0x12060>
   237ac:	mov	r9, r0
   237b0:	ldr	r2, [r0]
   237b4:	ldr	r0, [r0, #4]
   237b8:	add	r3, r0, r1, lsl #1
   237bc:	cmp	r2, r3
   237c0:	bge	237ec <ftello64@plt+0x11f64>
   237c4:	ldr	r0, [r9, #8]
   237c8:	add	r7, r2, r1
   237cc:	lsl	r1, r7, #3
   237d0:	bl	2ce54 <ftello64@plt+0x1b5cc>
   237d4:	cmp	r0, #0
   237d8:	beq	23908 <ftello64@plt+0x12080>
   237dc:	str	r0, [r9, #8]
   237e0:	lsl	r0, r7, #1
   237e4:	str	r0, [r9]
   237e8:	ldr	r0, [r9, #4]
   237ec:	cmp	r0, #0
   237f0:	beq	238f0 <ftello64@plt+0x12068>
   237f4:	ldr	r2, [r6, #4]
   237f8:	sub	r1, r0, #1
   237fc:	add	r7, r0, r2, lsl #1
   23800:	sub	r0, r2, #1
   23804:	orrs	r2, r0, r1
   23808:	bmi	23850 <ftello64@plt+0x11fc8>
   2380c:	ldr	r2, [r6, #8]
   23810:	ldr	r3, [r9, #8]
   23814:	b	23834 <ftello64@plt+0x11fac>
   23818:	sublt	r7, r7, #1
   2381c:	subge	r1, r1, #1
   23820:	sublt	r0, r0, #1
   23824:	strlt	r4, [r3, r7, lsl #2]
   23828:	orr	r5, r0, r1
   2382c:	cmn	r5, #1
   23830:	ble	23850 <ftello64@plt+0x11fc8>
   23834:	ldr	r4, [r2, r0, lsl #2]
   23838:	ldr	r5, [r3, r1, lsl #2]
   2383c:	cmp	r5, r4
   23840:	bne	23818 <ftello64@plt+0x11f90>
   23844:	sub	r1, r1, #1
   23848:	sub	r0, r0, #1
   2384c:	b	23828 <ftello64@plt+0x11fa0>
   23850:	cmp	r0, #0
   23854:	bmi	23874 <ftello64@plt+0x11fec>
   23858:	add	r2, r0, #1
   2385c:	ldr	r0, [r9, #8]
   23860:	ldr	r1, [r6, #8]
   23864:	sub	r7, r7, r2
   23868:	lsl	r2, r2, #2
   2386c:	add	r0, r0, r7, lsl #2
   23870:	bl	1157c <memcpy@plt>
   23874:	ldr	r0, [r9, #4]
   23878:	ldr	r2, [r6, #4]
   2387c:	sub	r1, r0, #1
   23880:	add	r3, r1, r2, lsl #1
   23884:	sub	r2, r3, r7
   23888:	adds	r2, r2, #1
   2388c:	bcs	238e8 <ftello64@plt+0x12060>
   23890:	add	r0, r2, r0
   23894:	str	r0, [r9, #4]
   23898:	ldr	r0, [r9, #8]
   2389c:	ldr	r6, [r0, r1, lsl #2]
   238a0:	ldr	r5, [r0, r3, lsl #2]
   238a4:	cmp	r5, r6
   238a8:	ble	238c4 <ftello64@plt+0x1203c>
   238ac:	add	r6, r2, r1
   238b0:	subs	r2, r2, #1
   238b4:	sub	r3, r3, #1
   238b8:	str	r5, [r0, r6, lsl #2]
   238bc:	bne	2389c <ftello64@plt+0x12014>
   238c0:	b	238e8 <ftello64@plt+0x12060>
   238c4:	add	r5, r2, r1
   238c8:	cmp	r1, #0
   238cc:	str	r6, [r0, r5, lsl #2]
   238d0:	sub	r6, r1, #1
   238d4:	mov	r1, r6
   238d8:	bgt	2389c <ftello64@plt+0x12014>
   238dc:	add	r1, r0, r7, lsl #2
   238e0:	lsl	r2, r2, #2
   238e4:	bl	1157c <memcpy@plt>
   238e8:	mov	r0, r8
   238ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   238f0:	ldr	r0, [r6, #4]
   238f4:	str	r0, [r9, #4]
   238f8:	ldr	r0, [r9, #8]
   238fc:	ldr	r2, [r6, #4]
   23900:	ldr	r1, [r6, #8]
   23904:	b	238e0 <ftello64@plt+0x12058>
   23908:	mov	r8, #12
   2390c:	mov	r0, r8
   23910:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23914:	push	{r4, r5, r6, sl, fp, lr}
   23918:	add	fp, sp, #16
   2391c:	ldr	r2, [r0]
   23920:	mov	r5, r1
   23924:	mov	r4, r0
   23928:	cmp	r2, #0
   2392c:	beq	2395c <ftello64@plt+0x120d4>
   23930:	ldr	r1, [r4, #4]
   23934:	cmp	r1, #0
   23938:	bne	23998 <ftello64@plt+0x12110>
   2393c:	ldr	r0, [r4, #8]
   23940:	str	r5, [r0]
   23944:	ldr	r0, [r4, #4]
   23948:	mov	r6, #1
   2394c:	add	r0, r0, #1
   23950:	str	r0, [r4, #4]
   23954:	mov	r0, r6
   23958:	pop	{r4, r5, r6, sl, fp, pc}
   2395c:	mov	r6, #1
   23960:	mov	r0, #4
   23964:	str	r6, [r4]
   23968:	str	r6, [r4, #4]
   2396c:	bl	2ce24 <ftello64@plt+0x1b59c>
   23970:	cmp	r0, #0
   23974:	str	r0, [r4, #8]
   23978:	strne	r5, [r0]
   2397c:	movne	r0, r6
   23980:	popne	{r4, r5, r6, sl, fp, pc}
   23984:	mov	r6, #0
   23988:	mov	r0, r6
   2398c:	str	r6, [r4]
   23990:	str	r6, [r4, #4]
   23994:	pop	{r4, r5, r6, sl, fp, pc}
   23998:	cmp	r2, r1
   2399c:	bne	239c8 <ftello64@plt+0x12140>
   239a0:	lsl	r0, r2, #1
   239a4:	lsl	r1, r2, #3
   239a8:	str	r0, [r4]
   239ac:	ldr	r0, [r4, #8]
   239b0:	bl	2ce54 <ftello64@plt+0x1b5cc>
   239b4:	cmp	r0, #0
   239b8:	beq	23a7c <ftello64@plt+0x121f4>
   239bc:	str	r0, [r4, #8]
   239c0:	ldr	r1, [r4, #4]
   239c4:	b	239cc <ftello64@plt+0x12144>
   239c8:	ldr	r0, [r4, #8]
   239cc:	ldr	r2, [r0]
   239d0:	cmp	r2, r5
   239d4:	ble	23a44 <ftello64@plt+0x121bc>
   239d8:	cmp	r1, #1
   239dc:	blt	23a74 <ftello64@plt+0x121ec>
   239e0:	ands	r3, r1, #3
   239e4:	sub	ip, r1, #1
   239e8:	beq	23a0c <ftello64@plt+0x12184>
   239ec:	add	lr, r0, r1, lsl #2
   239f0:	mov	r6, lr
   239f4:	ldr	r2, [r6, #-4]!
   239f8:	subs	r3, r3, #1
   239fc:	sub	r1, r1, #1
   23a00:	str	r2, [lr]
   23a04:	mov	lr, r6
   23a08:	bne	239f4 <ftello64@plt+0x1216c>
   23a0c:	cmp	ip, #3
   23a10:	bcc	23a3c <ftello64@plt+0x121b4>
   23a14:	add	r2, r0, r1, lsl #2
   23a18:	sub	r2, r2, #8
   23a1c:	sub	lr, r2, #8
   23a20:	sub	r1, r1, #4
   23a24:	sub	sl, r2, #4
   23a28:	sub	r2, r2, #16
   23a2c:	ldm	lr, {r3, r6, ip, lr}
   23a30:	cmp	r1, #0
   23a34:	stm	sl, {r3, r6, ip, lr}
   23a38:	bgt	23a1c <ftello64@plt+0x12194>
   23a3c:	mov	r1, #0
   23a40:	b	23a74 <ftello64@plt+0x121ec>
   23a44:	add	r2, r0, r1, lsl #2
   23a48:	ldr	r3, [r2, #-4]
   23a4c:	cmp	r3, r5
   23a50:	ble	23a74 <ftello64@plt+0x121ec>
   23a54:	sub	r1, r1, #2
   23a58:	str	r3, [r2]
   23a5c:	sub	r1, r1, #1
   23a60:	ldr	r3, [r2, #-8]
   23a64:	sub	r2, r2, #4
   23a68:	cmp	r3, r5
   23a6c:	bgt	23a58 <ftello64@plt+0x121d0>
   23a70:	add	r1, r1, #2
   23a74:	str	r5, [r0, r1, lsl #2]
   23a78:	b	23944 <ftello64@plt+0x120bc>
   23a7c:	mov	r6, #0
   23a80:	mov	r0, r6
   23a84:	pop	{r4, r5, r6, sl, fp, pc}
   23a88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23a8c:	add	fp, sp, #28
   23a90:	sub	sp, sp, #28
   23a94:	ldr	r8, [r2, #4]
   23a98:	str	r2, [sp, #24]
   23a9c:	cmp	r8, #0
   23aa0:	beq	23cac <ftello64@plt+0x12424>
   23aa4:	mov	r9, r3
   23aa8:	add	r7, r8, r3
   23aac:	cmp	r8, #1
   23ab0:	str	r0, [sp, #4]
   23ab4:	blt	23b98 <ftello64@plt+0x12310>
   23ab8:	ldr	r0, [sp, #24]
   23abc:	mov	sl, #0
   23ac0:	cmp	r8, #4
   23ac4:	ldr	ip, [r0, #8]
   23ac8:	bcc	23b80 <ftello64@plt+0x122f8>
   23acc:	mov	r3, #0
   23ad0:	bic	sl, r8, #3
   23ad4:	mov	r0, #1
   23ad8:	vdup.32	q8, r3
   23adc:	sub	r2, sl, #4
   23ae0:	add	r0, r0, r2, lsr #2
   23ae4:	cmp	r2, #12
   23ae8:	and	lr, r0, #3
   23aec:	vmov.32	d16[0], r7
   23af0:	bcc	23b44 <ftello64@plt+0x122bc>
   23af4:	sub	r5, r0, lr
   23af8:	mov	r3, #0
   23afc:	mov	r4, #64	; 0x40
   23b00:	mov	r7, ip
   23b04:	mov	r6, ip
   23b08:	vld1.32	{d18-d19}, [r6], r4
   23b0c:	add	r2, r7, #16
   23b10:	add	r0, r7, #32
   23b14:	subs	r5, r5, #4
   23b18:	add	r3, r3, #16
   23b1c:	vld1.32	{d20-d21}, [r2]
   23b20:	vadd.i32	q8, q9, q8
   23b24:	vld1.32	{d18-d19}, [r0]
   23b28:	add	r0, r7, #48	; 0x30
   23b2c:	mov	r7, r6
   23b30:	vadd.i32	q8, q10, q8
   23b34:	vld1.32	{d20-d21}, [r0]
   23b38:	vadd.i32	q8, q9, q8
   23b3c:	vadd.i32	q8, q10, q8
   23b40:	bne	23b08 <ftello64@plt+0x12280>
   23b44:	cmp	lr, #0
   23b48:	beq	23b64 <ftello64@plt+0x122dc>
   23b4c:	add	r0, ip, r3, lsl #2
   23b50:	rsb	r3, lr, #0
   23b54:	vld1.32	{d18-d19}, [r0]!
   23b58:	adds	r3, r3, #1
   23b5c:	vadd.i32	q8, q9, q8
   23b60:	bcc	23b54 <ftello64@plt+0x122cc>
   23b64:	vext.8	q9, q8, q8, #8
   23b68:	cmp	r8, sl
   23b6c:	vadd.i32	q8, q8, q9
   23b70:	vdup.32	q9, d16[1]
   23b74:	vadd.i32	q8, q8, q9
   23b78:	vmov.32	r7, d16[0]
   23b7c:	beq	23b98 <ftello64@plt+0x12310>
   23b80:	add	r3, ip, sl, lsl #2
   23b84:	sub	r2, r8, sl
   23b88:	ldr	r0, [r3], #4
   23b8c:	subs	r2, r2, #1
   23b90:	add	r7, r0, r7
   23b94:	bne	23b88 <ftello64@plt+0x12300>
   23b98:	ldr	r0, [r1, #32]
   23b9c:	mov	sl, r1
   23ba0:	ldr	r1, [r1, #68]	; 0x44
   23ba4:	and	r1, r1, r7
   23ba8:	add	r2, r1, r1, lsl #1
   23bac:	ldr	r1, [r0, r2, lsl #2]
   23bb0:	cmp	r1, #1
   23bb4:	blt	23c4c <ftello64@plt+0x123c4>
   23bb8:	add	r0, r0, r2, lsl #2
   23bbc:	sub	ip, r8, #1
   23bc0:	mov	r5, #0
   23bc4:	ldr	lr, [r0, #8]
   23bc8:	b	23bd8 <ftello64@plt+0x12350>
   23bcc:	add	r5, r5, #1
   23bd0:	cmp	r5, r1
   23bd4:	bge	23c4c <ftello64@plt+0x123c4>
   23bd8:	ldr	r4, [lr, r5, lsl #2]
   23bdc:	ldr	r0, [r4]
   23be0:	cmp	r0, r7
   23be4:	bne	23bcc <ftello64@plt+0x12344>
   23be8:	ldrb	r0, [r4, #52]	; 0x34
   23bec:	and	r0, r0, #15
   23bf0:	cmp	r0, r9
   23bf4:	bne	23bcc <ftello64@plt+0x12344>
   23bf8:	ldr	r0, [sp, #24]
   23bfc:	cmp	r0, #0
   23c00:	ldrne	r3, [r4, #40]	; 0x28
   23c04:	cmpne	r3, #0
   23c08:	beq	23bcc <ftello64@plt+0x12344>
   23c0c:	ldr	r0, [r3, #4]
   23c10:	cmp	r0, r8
   23c14:	bne	23bcc <ftello64@plt+0x12344>
   23c18:	mov	r0, ip
   23c1c:	add	r6, r0, #1
   23c20:	cmp	r6, #1
   23c24:	blt	23eec <ftello64@plt+0x12664>
   23c28:	ldr	r2, [sp, #24]
   23c2c:	ldr	r6, [r2, #8]
   23c30:	ldr	r2, [r3, #8]
   23c34:	ldr	r6, [r6, r0, lsl #2]
   23c38:	ldr	r2, [r2, r0, lsl #2]
   23c3c:	sub	r0, r0, #1
   23c40:	cmp	r2, r6
   23c44:	beq	23c1c <ftello64@plt+0x12394>
   23c48:	b	23bcc <ftello64@plt+0x12344>
   23c4c:	mov	r0, #56	; 0x38
   23c50:	mov	r1, #1
   23c54:	bl	2cdd0 <ftello64@plt+0x1b548>
   23c58:	cmp	r0, #0
   23c5c:	beq	23f0c <ftello64@plt+0x12684>
   23c60:	mov	r4, r0
   23c64:	ldr	r0, [sp, #24]
   23c68:	add	r6, r4, #4
   23c6c:	ldr	r8, [r0, #4]
   23c70:	cmp	r8, #1
   23c74:	str	r8, [r4, #8]
   23c78:	blt	23cb8 <ftello64@plt+0x12430>
   23c7c:	lsl	r0, r8, #2
   23c80:	str	r8, [r4, #4]
   23c84:	bl	2ce24 <ftello64@plt+0x1b59c>
   23c88:	cmp	r0, #0
   23c8c:	str	r0, [r4, #12]
   23c90:	beq	23f20 <ftello64@plt+0x12698>
   23c94:	ldr	r1, [sp, #24]
   23c98:	ldr	r8, [r1, #4]
   23c9c:	ldr	r1, [r1, #8]
   23ca0:	lsl	r2, r8, #2
   23ca4:	bl	1157c <memcpy@plt>
   23ca8:	b	23cc8 <ftello64@plt+0x12440>
   23cac:	mov	r4, #0
   23cb0:	str	r4, [r0]
   23cb4:	b	23eec <ftello64@plt+0x12664>
   23cb8:	mov	r0, #0
   23cbc:	str	r0, [r6]
   23cc0:	str	r0, [r6, #4]
   23cc4:	str	r0, [r6, #8]
   23cc8:	str	r6, [r4, #40]	; 0x28
   23ccc:	and	r0, r9, #15
   23cd0:	cmp	r8, #1
   23cd4:	ldrb	r1, [r4, #52]	; 0x34
   23cd8:	and	r1, r1, #240	; 0xf0
   23cdc:	orr	r0, r1, r0
   23ce0:	strb	r0, [r4, #52]	; 0x34
   23ce4:	mov	r0, sl
   23ce8:	blt	23ed8 <ftello64@plt+0x12650>
   23cec:	movw	lr, #65280	; 0xff00
   23cf0:	and	r1, r9, #4
   23cf4:	and	ip, r9, #1
   23cf8:	mov	sl, #0
   23cfc:	mov	r5, #0
   23d00:	str	r0, [sp, #16]
   23d04:	movt	lr, #3
   23d08:	str	r1, [sp]
   23d0c:	and	r1, r9, #2
   23d10:	str	ip, [sp, #12]
   23d14:	str	r1, [sp, #8]
   23d18:	add	r1, lr, #255	; 0xff
   23d1c:	str	r1, [sp, #20]
   23d20:	b	23d34 <ftello64@plt+0x124ac>
   23d24:	add	r5, r5, #1
   23d28:	add	sl, sl, #1
   23d2c:	cmp	sl, r8
   23d30:	bge	23ed8 <ftello64@plt+0x12650>
   23d34:	ldr	r1, [sp, #24]
   23d38:	ldr	r2, [r0]
   23d3c:	ldr	r1, [r1, #8]
   23d40:	ldr	r1, [r1, sl, lsl #2]
   23d44:	add	r1, r2, r1, lsl #3
   23d48:	ldr	r9, [r1, #4]
   23d4c:	ldr	r1, [sp, #20]
   23d50:	and	r1, r9, r1
   23d54:	cmp	r1, #1
   23d58:	beq	23d28 <ftello64@plt+0x124a0>
   23d5c:	ldrb	r3, [r4, #52]	; 0x34
   23d60:	mov	r2, #32
   23d64:	and	r1, r9, lr
   23d68:	and	r2, r2, r9, lsr #15
   23d6c:	orr	r2, r3, r2
   23d70:	uxtb	r3, r9
   23d74:	strb	r2, [r4, #52]	; 0x34
   23d78:	cmp	r3, #2
   23d7c:	beq	23d90 <ftello64@plt+0x12508>
   23d80:	cmp	r3, #4
   23d84:	bne	23d9c <ftello64@plt+0x12514>
   23d88:	mov	r3, #64	; 0x40
   23d8c:	b	23d94 <ftello64@plt+0x1250c>
   23d90:	mov	r3, #16
   23d94:	orr	r2, r2, r3
   23d98:	strb	r2, [r4, #52]	; 0x34
   23d9c:	cmp	r1, #0
   23da0:	beq	23d28 <ftello64@plt+0x124a0>
   23da4:	ldr	r1, [r4, #40]	; 0x28
   23da8:	cmp	r1, r6
   23dac:	beq	23dc4 <ftello64@plt+0x1253c>
   23db0:	cmp	ip, #0
   23db4:	bne	23e58 <ftello64@plt+0x125d0>
   23db8:	ands	r1, r9, #256	; 0x100
   23dbc:	bne	23e8c <ftello64@plt+0x12604>
   23dc0:	b	23e58 <ftello64@plt+0x125d0>
   23dc4:	mov	r0, #12
   23dc8:	bl	2ce24 <ftello64@plt+0x1b59c>
   23dcc:	cmp	r0, #0
   23dd0:	beq	23f04 <ftello64@plt+0x1267c>
   23dd4:	mov	r5, r0
   23dd8:	str	r0, [r4, #40]	; 0x28
   23ddc:	ldr	r0, [sp, #24]
   23de0:	ldr	r8, [r0, #4]
   23de4:	cmp	r8, #1
   23de8:	str	r8, [r5, #4]
   23dec:	blt	23e20 <ftello64@plt+0x12598>
   23df0:	lsl	r0, r8, #2
   23df4:	str	r8, [r5]
   23df8:	bl	2ce24 <ftello64@plt+0x1b59c>
   23dfc:	cmp	r0, #0
   23e00:	str	r0, [r5, #8]
   23e04:	beq	23ef8 <ftello64@plt+0x12670>
   23e08:	ldr	r1, [sp, #24]
   23e0c:	ldr	r8, [r1, #4]
   23e10:	ldr	r1, [r1, #8]
   23e14:	lsl	r2, r8, #2
   23e18:	bl	1157c <memcpy@plt>
   23e1c:	b	23e30 <ftello64@plt+0x125a8>
   23e20:	mov	r0, #0
   23e24:	str	r0, [r5]
   23e28:	str	r0, [r5, #4]
   23e2c:	str	r0, [r5, #8]
   23e30:	ldrb	r0, [r4, #52]	; 0x34
   23e34:	ldr	ip, [sp, #12]
   23e38:	movw	lr, #65280	; 0xff00
   23e3c:	mov	r5, #0
   23e40:	movt	lr, #3
   23e44:	orr	r0, r0, #128	; 0x80
   23e48:	strb	r0, [r4, #52]	; 0x34
   23e4c:	ldr	r0, [sp, #16]
   23e50:	cmp	ip, #0
   23e54:	beq	23db8 <ftello64@plt+0x12530>
   23e58:	cmp	ip, #0
   23e5c:	andsne	r1, r9, #512	; 0x200
   23e60:	bne	23e8c <ftello64@plt+0x12604>
   23e64:	ldr	r1, [sp, #8]
   23e68:	cmp	r1, #0
   23e6c:	bne	23e78 <ftello64@plt+0x125f0>
   23e70:	ands	r1, r9, #4096	; 0x1000
   23e74:	bne	23e8c <ftello64@plt+0x12604>
   23e78:	ldr	r1, [sp]
   23e7c:	cmp	r1, #0
   23e80:	bne	23d28 <ftello64@plt+0x124a0>
   23e84:	ands	r1, r9, #16384	; 0x4000
   23e88:	beq	23d28 <ftello64@plt+0x124a0>
   23e8c:	subs	r1, sl, r5
   23e90:	bmi	23d24 <ftello64@plt+0x1249c>
   23e94:	ldr	r2, [r4, #8]
   23e98:	cmp	r2, r1
   23e9c:	subgt	r2, r2, #1
   23ea0:	strgt	r2, [r4, #8]
   23ea4:	cmpgt	r2, r1
   23ea8:	ble	23d24 <ftello64@plt+0x1249c>
   23eac:	ldr	r2, [r4, #12]
   23eb0:	add	r3, r2, r1, lsl #2
   23eb4:	ldr	r3, [r3, #4]
   23eb8:	str	r3, [r2, r1, lsl #2]
   23ebc:	add	r1, r1, #1
   23ec0:	ldr	r3, [r4, #8]
   23ec4:	cmp	r1, r3
   23ec8:	blt	23eb0 <ftello64@plt+0x12628>
   23ecc:	ldr	r1, [sp, #24]
   23ed0:	ldr	r8, [r1, #4]
   23ed4:	b	23d24 <ftello64@plt+0x1249c>
   23ed8:	mov	r1, r4
   23edc:	mov	r2, r7
   23ee0:	bl	23f38 <ftello64@plt+0x126b0>
   23ee4:	cmp	r0, #0
   23ee8:	bne	23f04 <ftello64@plt+0x1267c>
   23eec:	mov	r0, r4
   23ef0:	sub	sp, fp, #28
   23ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23ef8:	mov	r0, #0
   23efc:	str	r0, [r5]
   23f00:	str	r0, [r5, #4]
   23f04:	mov	r0, r4
   23f08:	bl	1dac8 <ftello64@plt+0xc240>
   23f0c:	ldr	r1, [sp, #4]
   23f10:	mov	r0, #12
   23f14:	mov	r4, #0
   23f18:	str	r0, [r1]
   23f1c:	b	23eec <ftello64@plt+0x12664>
   23f20:	mov	r0, #0
   23f24:	str	r0, [r4, #4]
   23f28:	str	r0, [r4, #8]
   23f2c:	mov	r0, r4
   23f30:	bl	15df0 <ftello64@plt+0x4568>
   23f34:	b	23f0c <ftello64@plt+0x12684>
   23f38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23f3c:	add	fp, sp, #28
   23f40:	sub	sp, sp, #4
   23f44:	str	r2, [r1]
   23f48:	mov	r4, r1
   23f4c:	mov	r7, r0
   23f50:	mov	r0, #0
   23f54:	mov	r9, r2
   23f58:	ldr	r1, [r1, #8]
   23f5c:	str	r1, [r4, #16]
   23f60:	str	r0, [r4, #20]
   23f64:	lsl	r0, r1, #2
   23f68:	bl	2ce24 <ftello64@plt+0x1b59c>
   23f6c:	mov	r8, #12
   23f70:	cmp	r0, #0
   23f74:	str	r0, [r4, #24]
   23f78:	beq	24040 <ftello64@plt+0x127b8>
   23f7c:	ldr	r1, [r4, #8]
   23f80:	cmp	r1, #1
   23f84:	blt	24000 <ftello64@plt+0x12778>
   23f88:	mov	r5, #0
   23f8c:	mov	sl, #2
   23f90:	b	23fb0 <ftello64@plt+0x12728>
   23f94:	add	r2, r1, #1
   23f98:	str	r2, [r4, #20]
   23f9c:	str	r6, [r0, r1, lsl #2]
   23fa0:	ldr	r1, [r4, #8]
   23fa4:	add	r5, r5, #1
   23fa8:	cmp	r5, r1
   23fac:	bge	24000 <ftello64@plt+0x12778>
   23fb0:	ldr	r2, [r4, #12]
   23fb4:	ldr	r6, [r2, r5, lsl #2]
   23fb8:	ldr	r2, [r7]
   23fbc:	add	r2, r2, r6, lsl #3
   23fc0:	ldrb	r2, [r2, #4]
   23fc4:	tst	r2, #8
   23fc8:	bne	23fa4 <ftello64@plt+0x1271c>
   23fcc:	ldr	r2, [r4, #16]
   23fd0:	ldr	r1, [r4, #20]
   23fd4:	cmp	r2, r1
   23fd8:	bne	23f94 <ftello64@plt+0x1270c>
   23fdc:	add	r1, sl, r2, lsl #1
   23fe0:	str	r1, [r4, #16]
   23fe4:	lsl	r1, r1, #2
   23fe8:	bl	2ce54 <ftello64@plt+0x1b5cc>
   23fec:	cmp	r0, #0
   23ff0:	beq	24040 <ftello64@plt+0x127b8>
   23ff4:	str	r0, [r4, #24]
   23ff8:	ldr	r1, [r4, #20]
   23ffc:	b	23f94 <ftello64@plt+0x1270c>
   24000:	ldr	r1, [r7, #68]	; 0x44
   24004:	ldr	r0, [r7, #32]
   24008:	and	r1, r1, r9
   2400c:	mov	r5, r0
   24010:	add	r2, r1, r1, lsl #1
   24014:	ldr	r1, [r5, r2, lsl #2]!
   24018:	mov	r6, r5
   2401c:	ldr	r3, [r6, #4]!
   24020:	cmp	r3, r1
   24024:	ble	2404c <ftello64@plt+0x127c4>
   24028:	add	r0, r0, r2, lsl #2
   2402c:	ldr	r0, [r0, #8]
   24030:	add	r2, r1, #1
   24034:	mov	r8, #0
   24038:	str	r2, [r5]
   2403c:	str	r4, [r0, r1, lsl #2]
   24040:	mov	r0, r8
   24044:	sub	sp, fp, #28
   24048:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2404c:	add	r7, r0, r2, lsl #2
   24050:	mov	r2, #2
   24054:	add	r9, r2, r1, lsl #1
   24058:	ldr	r0, [r7, #8]!
   2405c:	lsl	r1, r9, #2
   24060:	bl	2ce54 <ftello64@plt+0x1b5cc>
   24064:	cmp	r0, #0
   24068:	beq	24040 <ftello64@plt+0x127b8>
   2406c:	str	r0, [r7]
   24070:	str	r9, [r6]
   24074:	ldr	r1, [r5]
   24078:	b	24030 <ftello64@plt+0x127a8>
   2407c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24080:	add	fp, sp, #28
   24084:	sub	sp, sp, #36	; 0x24
   24088:	mov	r4, r0
   2408c:	ldr	r0, [r0, #24]
   24090:	mov	r6, r2
   24094:	mov	r9, r1
   24098:	cmp	r0, r1
   2409c:	ble	24298 <ftello64@plt+0x12a10>
   240a0:	ldr	r0, [r4, #80]	; 0x50
   240a4:	mov	r1, #4
   240a8:	cmp	r0, #2
   240ac:	movge	r0, #0
   240b0:	strge	r0, [r4, #16]
   240b4:	strge	r0, [r4, #20]
   240b8:	mov	r0, #0
   240bc:	tst	r6, #1
   240c0:	strb	r0, [r4, #76]	; 0x4c
   240c4:	str	r0, [r4, #24]
   240c8:	str	r0, [r4, #28]
   240cc:	str	r0, [r4, #32]
   240d0:	movweq	r1, #6
   240d4:	ldr	r2, [r4, #44]	; 0x2c
   240d8:	ldr	r3, [r4, #52]	; 0x34
   240dc:	str	r2, [r4, #48]	; 0x30
   240e0:	str	r3, [r4, #56]	; 0x38
   240e4:	str	r1, [r4, #60]	; 0x3c
   240e8:	ldrb	r1, [r4, #75]	; 0x4b
   240ec:	cmp	r1, #0
   240f0:	bne	240fc <ftello64@plt+0x12874>
   240f4:	ldr	r1, [r4]
   240f8:	str	r1, [r4, #4]
   240fc:	mov	r5, r9
   24100:	cmp	r5, #0
   24104:	beq	24220 <ftello64@plt+0x12998>
   24108:	ldr	r1, [r4, #32]
   2410c:	cmp	r5, r1
   24110:	bge	242a8 <ftello64@plt+0x12a20>
   24114:	ldrb	r0, [r4, #76]	; 0x4c
   24118:	cmp	r0, #0
   2411c:	bne	24424 <ftello64@plt+0x12b9c>
   24120:	cmp	r5, #0
   24124:	ble	24160 <ftello64@plt+0x128d8>
   24128:	ldr	r1, [r4, #48]	; 0x30
   2412c:	sub	r0, r5, #1
   24130:	cmp	r1, r0
   24134:	beq	244dc <ftello64@plt+0x12c54>
   24138:	ldr	r1, [r4, #80]	; 0x50
   2413c:	cmp	r1, #2
   24140:	blt	24168 <ftello64@plt+0x128e0>
   24144:	ldr	r1, [r4, #8]
   24148:	ldr	r6, [r1, r0, lsl #2]
   2414c:	cmn	r6, #1
   24150:	bne	24198 <ftello64@plt+0x12910>
   24154:	sub	r0, r0, #1
   24158:	cmn	r0, #1
   2415c:	bne	24148 <ftello64@plt+0x128c0>
   24160:	ldr	r1, [r4, #60]	; 0x3c
   24164:	b	241c0 <ftello64@plt+0x12938>
   24168:	ldr	r1, [r4, #4]
   2416c:	ldr	r2, [r4, #68]	; 0x44
   24170:	ldrb	r0, [r1, r0]
   24174:	ubfx	r1, r0, #5, #3
   24178:	and	r3, r0, #31
   2417c:	ldr	r2, [r2, r1, lsl #2]
   24180:	mov	r1, #1
   24184:	tst	r2, r1, lsl r3
   24188:	moveq	r1, #0
   2418c:	cmpeq	r0, #10
   24190:	bne	241c0 <ftello64@plt+0x12938>
   24194:	b	241b0 <ftello64@plt+0x12928>
   24198:	ldrb	r0, [r4, #78]	; 0x4e
   2419c:	cmp	r0, #0
   241a0:	bne	24774 <ftello64@plt+0x12eec>
   241a4:	mov	r1, #0
   241a8:	cmp	r6, #10
   241ac:	bne	241c0 <ftello64@plt+0x12938>
   241b0:	ldrb	r0, [r4, #77]	; 0x4d
   241b4:	cmp	r0, #0
   241b8:	movwne	r0, #1
   241bc:	lsl	r1, r0, #1
   241c0:	str	r1, [r4, #60]	; 0x3c
   241c4:	ldr	r0, [r4, #80]	; 0x50
   241c8:	cmp	r0, #2
   241cc:	blt	241e8 <ftello64@plt+0x12960>
   241d0:	ldr	r2, [r4, #28]
   241d4:	ldr	r0, [r4, #8]
   241d8:	sub	r2, r2, r5
   241dc:	add	r1, r0, r5, lsl #2
   241e0:	lsl	r2, r2, #2
   241e4:	bl	11540 <memmove@plt>
   241e8:	ldrb	r0, [r4, #75]	; 0x4b
   241ec:	cmp	r0, #0
   241f0:	bne	244c4 <ftello64@plt+0x12c3c>
   241f4:	ldr	r0, [r4, #28]
   241f8:	ldr	r1, [r4, #32]
   241fc:	sub	r0, r0, r5
   24200:	sub	r1, r1, r5
   24204:	str	r0, [r4, #28]
   24208:	str	r1, [r4, #32]
   2420c:	ldrb	r0, [r4, #75]	; 0x4b
   24210:	cmp	r0, #0
   24214:	ldreq	r0, [r4, #4]
   24218:	addeq	r0, r0, r5
   2421c:	streq	r0, [r4, #4]
   24220:	str	r9, [r4, #24]
   24224:	ldr	r0, [r4, #48]	; 0x30
   24228:	ldr	r3, [r4, #80]	; 0x50
   2422c:	ldr	r1, [r4, #56]	; 0x38
   24230:	sub	r2, r0, r5
   24234:	cmp	r3, #2
   24238:	sub	r0, r1, r5
   2423c:	str	r2, [r4, #48]	; 0x30
   24240:	str	r0, [r4, #56]	; 0x38
   24244:	blt	2426c <ftello64@plt+0x129e4>
   24248:	ldrb	r0, [r4, #72]	; 0x48
   2424c:	cmp	r0, #0
   24250:	beq	24280 <ftello64@plt+0x129f8>
   24254:	mov	r0, r4
   24258:	bl	1db30 <ftello64@plt+0xc2a8>
   2425c:	cmp	r0, #0
   24260:	beq	24288 <ftello64@plt+0x12a00>
   24264:	sub	sp, fp, #28
   24268:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2426c:	ldrb	r0, [r4, #75]	; 0x4b
   24270:	cmp	r0, #0
   24274:	bne	244e8 <ftello64@plt+0x12c60>
   24278:	str	r2, [r4, #28]
   2427c:	b	24288 <ftello64@plt+0x12a00>
   24280:	mov	r0, r4
   24284:	bl	1e430 <ftello64@plt+0xcba8>
   24288:	mov	r0, #0
   2428c:	str	r0, [r4, #40]	; 0x28
   24290:	sub	sp, fp, #28
   24294:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24298:	sub	r5, r9, r0
   2429c:	cmp	r5, #0
   242a0:	bne	24108 <ftello64@plt+0x12880>
   242a4:	b	24220 <ftello64@plt+0x12998>
   242a8:	ldrb	r2, [r4, #76]	; 0x4c
   242ac:	ldr	lr, [r4, #28]
   242b0:	cmp	r2, #0
   242b4:	bne	24934 <ftello64@plt+0x130ac>
   242b8:	mov	r2, #0
   242bc:	str	r2, [r4, #28]
   242c0:	ldr	r3, [r4, #80]	; 0x50
   242c4:	cmp	r3, #2
   242c8:	blt	24558 <ftello64@plt+0x12cd0>
   242cc:	ldrb	r2, [r4, #73]	; 0x49
   242d0:	cmp	r2, #0
   242d4:	beq	24390 <ftello64@plt+0x12b08>
   242d8:	ldr	r7, [r4]
   242dc:	sub	r3, r5, r3
   242e0:	add	ip, r7, r0
   242e4:	add	r3, ip, r3
   242e8:	add	r8, ip, r5
   242ec:	cmp	r3, r7
   242f0:	movcc	r3, r7
   242f4:	mov	r7, r8
   242f8:	sub	r7, r7, #1
   242fc:	cmp	r7, r3
   24300:	bcc	24390 <ftello64@plt+0x12b08>
   24304:	ldrb	r2, [r7]
   24308:	and	r2, r2, #192	; 0xc0
   2430c:	cmp	r2, #128	; 0x80
   24310:	beq	242f8 <ftello64@plt+0x12a70>
   24314:	ldr	r0, [r4, #48]	; 0x30
   24318:	mov	sl, lr
   2431c:	mov	r1, r7
   24320:	add	r0, ip, r0
   24324:	sub	r2, r0, r7
   24328:	ldr	r0, [r4, #64]	; 0x40
   2432c:	cmp	r0, #0
   24330:	bne	24a0c <ftello64@plt+0x13184>
   24334:	mov	r0, #0
   24338:	add	r3, sp, #24
   2433c:	str	r0, [sp, #28]
   24340:	str	r0, [sp, #24]
   24344:	add	r0, sp, #20
   24348:	bl	2d454 <ftello64@plt+0x1bbcc>
   2434c:	sub	r1, r8, r7
   24350:	mvn	r7, #0
   24354:	cmp	r0, r1
   24358:	bcc	2437c <ftello64@plt+0x12af4>
   2435c:	cmn	r0, #3
   24360:	bhi	2437c <ftello64@plt+0x12af4>
   24364:	mov	r2, #0
   24368:	sub	r0, r0, r1
   2436c:	str	r2, [r4, #16]
   24370:	str	r2, [r4, #20]
   24374:	str	r0, [r4, #28]
   24378:	ldr	r7, [sp, #20]
   2437c:	cmn	r7, #1
   24380:	bne	247b4 <ftello64@plt+0x12f2c>
   24384:	ldr	r0, [r4, #24]
   24388:	ldr	r1, [r4, #32]
   2438c:	mov	lr, sl
   24390:	add	r8, r1, r0
   24394:	cmp	r8, r9
   24398:	bge	24794 <ftello64@plt+0x12f0c>
   2439c:	add	sl, r4, #16
   243a0:	str	lr, [sp]
   243a4:	ldr	r0, [r4]
   243a8:	ldr	r2, [r4, #44]	; 0x2c
   243ac:	mov	r3, sl
   243b0:	add	r1, r0, r8
   243b4:	ldr	r0, [sl]
   243b8:	sub	r7, r2, r8
   243bc:	mov	r2, r7
   243c0:	str	r0, [sp, #8]
   243c4:	ldr	r0, [sl, #4]
   243c8:	str	r0, [sp, #4]
   243cc:	add	r0, sp, #24
   243d0:	bl	2d454 <ftello64@plt+0x1bbcc>
   243d4:	sub	r1, r0, #1
   243d8:	cmn	r1, #3
   243dc:	bcs	243f4 <ftello64@plt+0x12b6c>
   243e0:	ldr	r7, [sp, #24]
   243e4:	add	r8, r0, r8
   243e8:	cmp	r8, r9
   243ec:	blt	243a4 <ftello64@plt+0x12b1c>
   243f0:	b	247a0 <ftello64@plt+0x12f18>
   243f4:	ldr	r3, [sp, #4]
   243f8:	ldr	r2, [sp, #8]
   243fc:	cmp	r7, #0
   24400:	mov	r1, #0
   24404:	cmpne	r0, #0
   24408:	beq	24414 <ftello64@plt+0x12b8c>
   2440c:	ldr	r0, [r4]
   24410:	ldrb	r1, [r0, r8]
   24414:	stm	sl, {r2, r3}
   24418:	mov	r0, #1
   2441c:	mov	r7, r1
   24420:	b	243e4 <ftello64@plt+0x12b5c>
   24424:	ldr	ip, [r4, #12]
   24428:	ldr	r0, [r4, #28]
   2442c:	mov	r2, #0
   24430:	b	24440 <ftello64@plt+0x12bb8>
   24434:	cmp	r2, r3
   24438:	mov	r0, r3
   2443c:	bge	2446c <ftello64@plt+0x12be4>
   24440:	add	r1, r2, r0
   24444:	add	r1, r1, r1, lsr #31
   24448:	asr	r1, r1, #1
   2444c:	ldr	r7, [ip, r1, lsl #2]
   24450:	mov	r3, r1
   24454:	cmp	r7, r5
   24458:	bgt	24434 <ftello64@plt+0x12bac>
   2445c:	bge	2446c <ftello64@plt+0x12be4>
   24460:	add	r2, r1, #1
   24464:	mov	r3, r0
   24468:	b	24434 <ftello64@plt+0x12bac>
   2446c:	cmp	r7, r5
   24470:	mov	r0, #0
   24474:	movwlt	r0, #1
   24478:	add	r7, r1, r0
   2447c:	cmp	r7, #0
   24480:	ble	244bc <ftello64@plt+0x12c34>
   24484:	ldr	r1, [r4, #48]	; 0x30
   24488:	sub	r0, r7, #1
   2448c:	cmp	r1, r0
   24490:	beq	2495c <ftello64@plt+0x130d4>
   24494:	ldr	r1, [r4, #80]	; 0x50
   24498:	cmp	r1, #2
   2449c:	blt	245a4 <ftello64@plt+0x12d1c>
   244a0:	ldr	r1, [r4, #8]
   244a4:	ldr	r6, [r1, r0, lsl #2]
   244a8:	cmn	r6, #1
   244ac:	bne	245d4 <ftello64@plt+0x12d4c>
   244b0:	sub	r0, r0, #1
   244b4:	cmn	r0, #1
   244b8:	bne	244a4 <ftello64@plt+0x12c1c>
   244bc:	ldr	r1, [r4, #60]	; 0x3c
   244c0:	b	245fc <ftello64@plt+0x12d74>
   244c4:	ldr	r2, [r4, #28]
   244c8:	ldr	r0, [r4, #4]
   244cc:	add	r1, r0, r5
   244d0:	sub	r2, r2, r5
   244d4:	bl	11540 <memmove@plt>
   244d8:	b	241f4 <ftello64@plt+0x1296c>
   244dc:	and	r0, r6, #2
   244e0:	eor	r1, r0, #10
   244e4:	b	241c0 <ftello64@plt+0x12938>
   244e8:	ldrb	r0, [r4, #72]	; 0x48
   244ec:	cmp	r0, #0
   244f0:	beq	24818 <ftello64@plt+0x12f90>
   244f4:	ldr	r6, [r4, #36]	; 0x24
   244f8:	ldr	r5, [r4, #28]
   244fc:	cmp	r6, r2
   24500:	movgt	r6, r2
   24504:	cmp	r5, r6
   24508:	bge	24884 <ftello64@plt+0x12ffc>
   2450c:	bl	116b4 <__ctype_toupper_loc@plt>
   24510:	ldr	r1, [r4]
   24514:	ldr	r2, [r4, #64]	; 0x40
   24518:	add	r1, r1, r9
   2451c:	cmp	r2, #0
   24520:	ldrb	r1, [r1, r5]
   24524:	bne	24550 <ftello64@plt+0x12cc8>
   24528:	ldr	r2, [r0]
   2452c:	ldr	r1, [r2, r1, lsl #2]
   24530:	ldr	r2, [r4, #4]
   24534:	strb	r1, [r2, r5]
   24538:	add	r1, r5, #1
   2453c:	cmp	r1, r6
   24540:	bge	24880 <ftello64@plt+0x12ff8>
   24544:	ldr	r9, [r4, #24]
   24548:	mov	r5, r1
   2454c:	b	24510 <ftello64@plt+0x12c88>
   24550:	ldrb	r1, [r2, r1]
   24554:	b	24528 <ftello64@plt+0x12ca0>
   24558:	ldr	r3, [r4]
   2455c:	add	r0, r5, r0
   24560:	ldr	r1, [r4, #64]	; 0x40
   24564:	add	r0, r0, r3
   24568:	cmp	r1, #0
   2456c:	ldrb	r0, [r0, #-1]
   24570:	str	r2, [r4, #32]
   24574:	ldrbne	r0, [r1, r0]
   24578:	ldr	r1, [r4, #68]	; 0x44
   2457c:	ubfx	r2, r0, #5, #3
   24580:	and	r3, r0, #31
   24584:	ldr	r2, [r1, r2, lsl #2]
   24588:	mov	r1, #1
   2458c:	tst	r2, r1, lsl r3
   24590:	moveq	r1, #0
   24594:	cmpeq	r0, #10
   24598:	beq	248dc <ftello64@plt+0x13054>
   2459c:	str	r1, [r4, #60]	; 0x3c
   245a0:	b	2420c <ftello64@plt+0x12984>
   245a4:	ldr	r1, [r4, #4]
   245a8:	ldr	r2, [r4, #68]	; 0x44
   245ac:	ldrb	r0, [r1, r0]
   245b0:	ubfx	r1, r0, #5, #3
   245b4:	and	r3, r0, #31
   245b8:	ldr	r2, [r2, r1, lsl #2]
   245bc:	mov	r1, #1
   245c0:	tst	r2, r1, lsl r3
   245c4:	moveq	r1, #0
   245c8:	cmpeq	r0, #10
   245cc:	bne	245fc <ftello64@plt+0x12d74>
   245d0:	b	245ec <ftello64@plt+0x12d64>
   245d4:	ldrb	r0, [r4, #78]	; 0x4e
   245d8:	cmp	r0, #0
   245dc:	bne	249bc <ftello64@plt+0x13134>
   245e0:	mov	r1, #0
   245e4:	cmp	r6, #10
   245e8:	bne	245fc <ftello64@plt+0x12d74>
   245ec:	ldrb	r0, [r4, #77]	; 0x4d
   245f0:	cmp	r0, #0
   245f4:	movwne	r0, #1
   245f8:	lsl	r1, r0, #1
   245fc:	str	r1, [r4, #60]	; 0x3c
   24600:	cmp	r7, r5
   24604:	ldr	r2, [r4, #28]
   24608:	bne	24698 <ftello64@plt+0x12e10>
   2460c:	cmp	r2, r5
   24610:	ble	24698 <ftello64@plt+0x12e10>
   24614:	ldr	r0, [r4, #12]
   24618:	ldr	r0, [r0, r5, lsl #2]
   2461c:	cmp	r0, r5
   24620:	bne	24698 <ftello64@plt+0x12e10>
   24624:	ldr	r0, [r4, #8]
   24628:	sub	r2, r2, r5
   2462c:	lsl	r2, r2, #2
   24630:	add	r1, r0, r5, lsl #2
   24634:	bl	11540 <memmove@plt>
   24638:	ldr	r2, [r4, #28]
   2463c:	ldr	r0, [r4, #4]
   24640:	add	r1, r0, r5
   24644:	sub	r2, r2, r5
   24648:	bl	11540 <memmove@plt>
   2464c:	ldr	r0, [r4, #28]
   24650:	ldr	r1, [r4, #32]
   24654:	sub	r0, r0, r5
   24658:	sub	r1, r1, r5
   2465c:	cmp	r0, #1
   24660:	str	r0, [r4, #28]
   24664:	str	r1, [r4, #32]
   24668:	blt	2420c <ftello64@plt+0x12984>
   2466c:	ldr	r0, [r4, #12]
   24670:	mov	r2, #0
   24674:	add	r1, r0, r5, lsl #2
   24678:	ldr	r3, [r1, r2, lsl #2]
   2467c:	sub	r3, r3, r5
   24680:	str	r3, [r0, r2, lsl #2]
   24684:	add	r2, r2, #1
   24688:	ldr	r3, [r4, #28]
   2468c:	cmp	r2, r3
   24690:	blt	24678 <ftello64@plt+0x12df0>
   24694:	b	2420c <ftello64@plt+0x12984>
   24698:	mov	r0, #0
   2469c:	strb	r0, [r4, #76]	; 0x4c
   246a0:	sub	r0, r5, r9
   246a4:	ldr	r1, [r4, #44]	; 0x2c
   246a8:	ldr	r3, [r4, #52]	; 0x34
   246ac:	add	r1, r0, r1
   246b0:	add	r0, r0, r3
   246b4:	str	r1, [r4, #48]	; 0x30
   246b8:	sub	r1, r7, #1
   246bc:	str	r0, [r4, #56]	; 0x38
   246c0:	add	r0, r1, #1
   246c4:	cmp	r0, #1
   246c8:	blt	246e0 <ftello64@plt+0x12e58>
   246cc:	ldr	r3, [r4, #12]
   246d0:	ldr	r3, [r3, r1, lsl #2]
   246d4:	sub	r1, r1, #1
   246d8:	cmp	r3, r5
   246dc:	beq	246c0 <ftello64@plt+0x12e38>
   246e0:	cmp	r0, r2
   246e4:	bge	24708 <ftello64@plt+0x12e80>
   246e8:	ldr	r1, [r4, #8]
   246ec:	ldr	r3, [r1, r0, lsl #2]
   246f0:	cmn	r3, #1
   246f4:	bne	24708 <ftello64@plt+0x12e80>
   246f8:	add	r0, r0, #1
   246fc:	cmp	r2, r0
   24700:	bne	246ec <ftello64@plt+0x12e64>
   24704:	b	24710 <ftello64@plt+0x12e88>
   24708:	cmp	r0, r2
   2470c:	bne	24720 <ftello64@plt+0x12e98>
   24710:	mov	r0, #0
   24714:	str	r0, [r4, #28]
   24718:	str	r0, [r4, #32]
   2471c:	b	2420c <ftello64@plt+0x12984>
   24720:	ldr	r1, [r4, #12]
   24724:	ldr	r0, [r1, r0, lsl #2]
   24728:	subs	r2, r0, r5
   2472c:	str	r2, [r4, #28]
   24730:	beq	248d0 <ftello64@plt+0x13048>
   24734:	cmp	r2, #1
   24738:	blt	2475c <ftello64@plt+0x12ed4>
   2473c:	ldr	r0, [r4, #8]
   24740:	mov	r1, #0
   24744:	mvn	r3, #0
   24748:	str	r3, [r0, r1, lsl #2]
   2474c:	add	r1, r1, #1
   24750:	ldr	r2, [r4, #28]
   24754:	cmp	r1, r2
   24758:	blt	24748 <ftello64@plt+0x12ec0>
   2475c:	ldr	r0, [r4, #4]
   24760:	mov	r1, #255	; 0xff
   24764:	bl	11768 <memset@plt>
   24768:	ldr	r0, [r4, #28]
   2476c:	str	r0, [r4, #32]
   24770:	b	2420c <ftello64@plt+0x12984>
   24774:	mov	r0, r6
   24778:	bl	11738 <iswalnum@plt>
   2477c:	mov	r1, #1
   24780:	cmp	r6, #95	; 0x5f
   24784:	beq	241c0 <ftello64@plt+0x12938>
   24788:	cmp	r0, #0
   2478c:	beq	241a4 <ftello64@plt+0x1291c>
   24790:	b	241c0 <ftello64@plt+0x12938>
   24794:	sub	r0, r8, r9
   24798:	str	r0, [r4, #28]
   2479c:	b	247d0 <ftello64@plt+0x12f48>
   247a0:	ldr	lr, [sp]
   247a4:	sub	r0, r8, r9
   247a8:	cmn	r7, #1
   247ac:	str	r0, [r4, #28]
   247b0:	beq	247d0 <ftello64@plt+0x12f48>
   247b4:	ldrb	r0, [r4, #78]	; 0x4e
   247b8:	cmp	r0, #0
   247bc:	bne	249dc <ftello64@plt+0x13154>
   247c0:	mov	r1, #0
   247c4:	cmp	r7, #10
   247c8:	beq	24908 <ftello64@plt+0x13080>
   247cc:	b	24918 <ftello64@plt+0x13090>
   247d0:	cmp	lr, #0
   247d4:	ble	24810 <ftello64@plt+0x12f88>
   247d8:	ldr	r1, [r4, #48]	; 0x30
   247dc:	sub	r0, lr, #1
   247e0:	cmp	r1, r0
   247e4:	beq	249b0 <ftello64@plt+0x13128>
   247e8:	ldr	r1, [r4, #80]	; 0x50
   247ec:	cmp	r1, #2
   247f0:	blt	24890 <ftello64@plt+0x13008>
   247f4:	ldr	r1, [r4, #8]
   247f8:	ldr	r6, [r1, r0, lsl #2]
   247fc:	cmn	r6, #1
   24800:	bne	248f0 <ftello64@plt+0x13068>
   24804:	sub	r0, r0, #1
   24808:	cmn	r0, #1
   2480c:	bne	247f8 <ftello64@plt+0x12f70>
   24810:	ldr	r1, [r4, #60]	; 0x3c
   24814:	b	24918 <ftello64@plt+0x13090>
   24818:	ldr	r3, [r4, #64]	; 0x40
   2481c:	cmp	r3, #0
   24820:	beq	24288 <ftello64@plt+0x12a00>
   24824:	ldr	r1, [r4, #36]	; 0x24
   24828:	ldr	r0, [r4, #28]
   2482c:	cmp	r1, r2
   24830:	movgt	r1, r2
   24834:	cmp	r0, r1
   24838:	bge	248c4 <ftello64@plt+0x1303c>
   2483c:	ldr	r7, [r4]
   24840:	add	r2, r0, r9
   24844:	ldr	r6, [r4, #4]
   24848:	ldrb	r2, [r7, r2]
   2484c:	ldrb	r2, [r3, r2]
   24850:	strb	r2, [r6, r0]
   24854:	add	r0, r0, #1
   24858:	cmp	r0, r1
   2485c:	bge	248c4 <ftello64@plt+0x1303c>
   24860:	ldr	r7, [r4, #24]
   24864:	ldm	r4, {r2, r3}
   24868:	ldr	r6, [r4, #64]	; 0x40
   2486c:	add	r2, r2, r7
   24870:	ldrb	r2, [r2, r0]
   24874:	ldrb	r2, [r6, r2]
   24878:	strb	r2, [r3, r0]
   2487c:	b	24854 <ftello64@plt+0x12fcc>
   24880:	add	r5, r5, #1
   24884:	str	r5, [r4, #28]
   24888:	str	r5, [r4, #32]
   2488c:	b	24288 <ftello64@plt+0x12a00>
   24890:	ldr	r1, [r4, #4]
   24894:	ldr	r2, [r4, #68]	; 0x44
   24898:	ldrb	r0, [r1, r0]
   2489c:	ubfx	r1, r0, #5, #3
   248a0:	and	r3, r0, #31
   248a4:	ldr	r2, [r2, r1, lsl #2]
   248a8:	mov	r1, #1
   248ac:	tst	r2, r1, lsl r3
   248b0:	bne	24918 <ftello64@plt+0x13090>
   248b4:	mov	r1, #0
   248b8:	cmp	r0, #10
   248bc:	beq	24908 <ftello64@plt+0x13080>
   248c0:	b	24918 <ftello64@plt+0x13090>
   248c4:	str	r0, [r4, #28]
   248c8:	str	r0, [r4, #32]
   248cc:	b	24288 <ftello64@plt+0x12a00>
   248d0:	mov	r0, #0
   248d4:	str	r0, [r4, #32]
   248d8:	b	2420c <ftello64@plt+0x12984>
   248dc:	ldrb	r0, [r4, #77]	; 0x4d
   248e0:	cmp	r0, #0
   248e4:	movwne	r0, #1
   248e8:	lsl	r1, r0, #1
   248ec:	b	2459c <ftello64@plt+0x12d14>
   248f0:	ldrb	r0, [r4, #78]	; 0x4e
   248f4:	cmp	r0, #0
   248f8:	bne	24a48 <ftello64@plt+0x131c0>
   248fc:	mov	r1, #0
   24900:	cmp	r6, #10
   24904:	bne	24918 <ftello64@plt+0x13090>
   24908:	ldrb	r0, [r4, #77]	; 0x4d
   2490c:	cmp	r0, #0
   24910:	movwne	r0, #1
   24914:	lsl	r1, r0, #1
   24918:	str	r1, [r4, #60]	; 0x3c
   2491c:	mov	r0, #0
   24920:	ldr	r2, [r4, #28]
   24924:	cmp	r2, #0
   24928:	bne	24968 <ftello64@plt+0x130e0>
   2492c:	str	r0, [r4, #32]
   24930:	b	2420c <ftello64@plt+0x12984>
   24934:	mov	r2, #0
   24938:	strb	r2, [r4, #76]	; 0x4c
   2493c:	sub	r2, r5, r9
   24940:	ldr	r3, [r4, #44]	; 0x2c
   24944:	ldr	r7, [r4, #52]	; 0x34
   24948:	add	r3, r2, r3
   2494c:	add	r2, r2, r7
   24950:	str	r3, [r4, #48]	; 0x30
   24954:	str	r2, [r4, #56]	; 0x38
   24958:	b	242b8 <ftello64@plt+0x12a30>
   2495c:	and	r0, r6, #2
   24960:	eor	r1, r0, #10
   24964:	b	245fc <ftello64@plt+0x12d74>
   24968:	cmp	r2, #1
   2496c:	blt	24990 <ftello64@plt+0x13108>
   24970:	ldr	r0, [r4, #8]
   24974:	mov	r1, #0
   24978:	mvn	r3, #0
   2497c:	str	r3, [r0, r1, lsl #2]
   24980:	add	r1, r1, #1
   24984:	ldr	r2, [r4, #28]
   24988:	cmp	r1, r2
   2498c:	blt	2497c <ftello64@plt+0x130f4>
   24990:	ldrb	r0, [r4, #75]	; 0x4b
   24994:	cmp	r0, #0
   24998:	beq	24a00 <ftello64@plt+0x13178>
   2499c:	ldr	r0, [r4, #4]
   249a0:	mov	r1, #255	; 0xff
   249a4:	bl	11768 <memset@plt>
   249a8:	ldr	r0, [r4, #28]
   249ac:	b	2492c <ftello64@plt+0x130a4>
   249b0:	and	r0, r6, #2
   249b4:	eor	r1, r0, #10
   249b8:	b	24918 <ftello64@plt+0x13090>
   249bc:	mov	r0, r6
   249c0:	bl	11738 <iswalnum@plt>
   249c4:	mov	r1, #1
   249c8:	cmp	r6, #95	; 0x5f
   249cc:	beq	245fc <ftello64@plt+0x12d74>
   249d0:	cmp	r0, #0
   249d4:	beq	245e0 <ftello64@plt+0x12d58>
   249d8:	b	245fc <ftello64@plt+0x12d74>
   249dc:	mov	r0, r7
   249e0:	bl	11738 <iswalnum@plt>
   249e4:	mov	r1, #1
   249e8:	cmp	r7, #95	; 0x5f
   249ec:	beq	24918 <ftello64@plt+0x13090>
   249f0:	cmp	r0, #0
   249f4:	mov	r2, r7
   249f8:	beq	247c0 <ftello64@plt+0x12f38>
   249fc:	b	24918 <ftello64@plt+0x13090>
   24a00:	mov	r0, r2
   24a04:	str	r2, [r4, #32]
   24a08:	b	2420c <ftello64@plt+0x12984>
   24a0c:	cmp	r2, #1
   24a10:	blt	24a68 <ftello64@plt+0x131e0>
   24a14:	cmp	r2, #6
   24a18:	mov	r1, r2
   24a1c:	movge	r1, #6
   24a20:	sub	ip, r1, #1
   24a24:	add	r1, sp, #14
   24a28:	ldrb	r3, [r7, ip]
   24a2c:	cmp	ip, #0
   24a30:	ldrb	r3, [r0, r3]
   24a34:	strb	r3, [r1, ip]
   24a38:	sub	r3, ip, #1
   24a3c:	mov	ip, r3
   24a40:	bgt	24a28 <ftello64@plt+0x131a0>
   24a44:	b	24334 <ftello64@plt+0x12aac>
   24a48:	mov	r0, r6
   24a4c:	bl	11738 <iswalnum@plt>
   24a50:	mov	r1, #1
   24a54:	cmp	r6, #95	; 0x5f
   24a58:	beq	24918 <ftello64@plt+0x13090>
   24a5c:	cmp	r0, #0
   24a60:	beq	248fc <ftello64@plt+0x13074>
   24a64:	b	24918 <ftello64@plt+0x13090>
   24a68:	add	r1, sp, #14
   24a6c:	b	24334 <ftello64@plt+0x12aac>
   24a70:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24a74:	add	fp, sp, #24
   24a78:	mov	r8, r0
   24a7c:	ldr	r0, [r0, #124]	; 0x7c
   24a80:	cmp	r0, #1
   24a84:	blt	24b10 <ftello64@plt+0x13288>
   24a88:	mov	r7, #0
   24a8c:	b	24aa8 <ftello64@plt+0x13220>
   24a90:	mov	r0, r5
   24a94:	bl	15df0 <ftello64@plt+0x4568>
   24a98:	ldr	r0, [r8, #124]	; 0x7c
   24a9c:	add	r7, r7, #1
   24aa0:	cmp	r7, r0
   24aa4:	bge	24b10 <ftello64@plt+0x13288>
   24aa8:	ldr	r0, [r8, #132]	; 0x84
   24aac:	ldr	r5, [r0, r7, lsl #2]
   24ab0:	ldr	r0, [r5, #16]
   24ab4:	cmp	r0, #1
   24ab8:	blt	24ae8 <ftello64@plt+0x13260>
   24abc:	mov	r4, #0
   24ac0:	ldr	r0, [r5, #20]
   24ac4:	ldr	r6, [r0, r4, lsl #2]
   24ac8:	ldr	r0, [r6, #16]
   24acc:	bl	15df0 <ftello64@plt+0x4568>
   24ad0:	mov	r0, r6
   24ad4:	bl	15df0 <ftello64@plt+0x4568>
   24ad8:	ldr	r0, [r5, #16]
   24adc:	add	r4, r4, #1
   24ae0:	cmp	r4, r0
   24ae4:	blt	24ac0 <ftello64@plt+0x13238>
   24ae8:	ldr	r0, [r5, #20]
   24aec:	bl	15df0 <ftello64@plt+0x4568>
   24af0:	ldr	r0, [r5, #8]
   24af4:	cmp	r0, #0
   24af8:	beq	24a90 <ftello64@plt+0x13208>
   24afc:	ldr	r0, [r0, #8]
   24b00:	bl	15df0 <ftello64@plt+0x4568>
   24b04:	ldr	r0, [r5, #8]
   24b08:	bl	15df0 <ftello64@plt+0x4568>
   24b0c:	b	24a90 <ftello64@plt+0x13208>
   24b10:	mov	r0, #0
   24b14:	str	r0, [r8, #108]	; 0x6c
   24b18:	str	r0, [r8, #124]	; 0x7c
   24b1c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24b20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24b24:	add	fp, sp, #28
   24b28:	sub	sp, sp, #4
   24b2c:	mov	sl, r0
   24b30:	ldr	r0, [r1, #4]
   24b34:	cmp	r0, #1
   24b38:	blt	24c08 <ftello64@plt+0x13380>
   24b3c:	ldr	r7, [sl, #84]	; 0x54
   24b40:	mov	r8, r2
   24b44:	mov	r5, r1
   24b48:	mov	r4, #0
   24b4c:	b	24b5c <ftello64@plt+0x132d4>
   24b50:	add	r4, r4, #1
   24b54:	cmp	r4, r0
   24b58:	bge	24c08 <ftello64@plt+0x13380>
   24b5c:	ldr	r1, [r5, #8]
   24b60:	ldr	r6, [r1, r4, lsl #2]
   24b64:	ldr	r1, [r7]
   24b68:	add	r2, r1, r6, lsl #3
   24b6c:	ldrb	r2, [r2, #4]
   24b70:	cmp	r2, #8
   24b74:	bne	24b50 <ftello64@plt+0x132c8>
   24b78:	ldr	r1, [r1, r6, lsl #3]
   24b7c:	cmp	r1, #31
   24b80:	bgt	24b50 <ftello64@plt+0x132c8>
   24b84:	ldr	r2, [r7, #80]	; 0x50
   24b88:	mov	r3, #1
   24b8c:	tst	r2, r3, lsl r1
   24b90:	beq	24b50 <ftello64@plt+0x132c8>
   24b94:	ldr	r0, [sl, #124]	; 0x7c
   24b98:	ldr	r9, [sl, #128]	; 0x80
   24b9c:	cmp	r0, r9
   24ba0:	beq	24be4 <ftello64@plt+0x1335c>
   24ba4:	mov	r0, #1
   24ba8:	mov	r1, #24
   24bac:	bl	2cdd0 <ftello64@plt+0x1b548>
   24bb0:	ldr	r1, [sl, #124]	; 0x7c
   24bb4:	ldr	r2, [sl, #132]	; 0x84
   24bb8:	str	r0, [r2, r1, lsl #2]
   24bbc:	ldr	r0, [sl, #132]	; 0x84
   24bc0:	ldr	r0, [r0, r1, lsl #2]
   24bc4:	cmp	r0, #0
   24bc8:	beq	24c14 <ftello64@plt+0x1338c>
   24bcc:	add	r1, r1, #1
   24bd0:	str	r6, [r0, #4]
   24bd4:	str	r1, [sl, #124]	; 0x7c
   24bd8:	str	r8, [r0]
   24bdc:	ldr	r0, [r5, #4]
   24be0:	b	24b50 <ftello64@plt+0x132c8>
   24be4:	ldr	r0, [sl, #132]	; 0x84
   24be8:	lsl	r1, r9, #3
   24bec:	bl	2ce54 <ftello64@plt+0x1b5cc>
   24bf0:	cmp	r0, #0
   24bf4:	beq	24c14 <ftello64@plt+0x1338c>
   24bf8:	lsl	r1, r9, #1
   24bfc:	str	r1, [sl, #128]	; 0x80
   24c00:	str	r0, [sl, #132]	; 0x84
   24c04:	b	24ba4 <ftello64@plt+0x1331c>
   24c08:	mov	r0, #0
   24c0c:	sub	sp, fp, #28
   24c10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24c14:	mov	r0, #12
   24c18:	sub	sp, fp, #28
   24c1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24c24:	add	fp, sp, #28
   24c28:	sub	sp, sp, #76	; 0x4c
   24c2c:	mov	ip, r0
   24c30:	ldr	r0, [r1, #4]
   24c34:	cmp	r0, #1
   24c38:	blt	25564 <ftello64@plt+0x13cdc>
   24c3c:	ldr	r2, [ip, #84]	; 0x54
   24c40:	ldr	r0, [ip, #40]	; 0x28
   24c44:	mov	r3, #0
   24c48:	str	ip, [sp, #44]	; 0x2c
   24c4c:	str	r1, [sp, #12]
   24c50:	str	r0, [sp, #52]	; 0x34
   24c54:	str	r2, [sp, #24]
   24c58:	b	24c78 <ftello64@plt+0x133f0>
   24c5c:	ldr	r1, [sp, #12]
   24c60:	ldr	r3, [sp, #16]
   24c64:	ldr	r2, [sp, #24]
   24c68:	ldr	r0, [r1, #4]
   24c6c:	add	r3, r3, #1
   24c70:	cmp	r3, r0
   24c74:	bge	25564 <ftello64@plt+0x13cdc>
   24c78:	ldr	r0, [r1, #8]
   24c7c:	str	r3, [sp, #16]
   24c80:	ldr	r3, [r0, r3, lsl #2]
   24c84:	ldr	r0, [r2]
   24c88:	add	r4, r0, r3, lsl #3
   24c8c:	mov	r1, r3
   24c90:	str	r3, [sp, #48]	; 0x30
   24c94:	ldr	r5, [r4, #4]!
   24c98:	uxtb	r0, r5
   24c9c:	cmp	r0, #4
   24ca0:	bne	24c5c <ftello64@plt+0x133d4>
   24ca4:	movw	r0, #65280	; 0xff00
   24ca8:	movt	r0, #3
   24cac:	tst	r5, r0
   24cb0:	beq	24db0 <ftello64@plt+0x13528>
   24cb4:	ldr	r1, [sp, #52]	; 0x34
   24cb8:	cmn	r1, #1
   24cbc:	ble	24cf8 <ftello64@plt+0x13470>
   24cc0:	ldr	r0, [ip, #48]	; 0x30
   24cc4:	cmp	r0, r1
   24cc8:	beq	25524 <ftello64@plt+0x13c9c>
   24ccc:	ldr	r0, [ip, #80]	; 0x50
   24cd0:	cmp	r0, #2
   24cd4:	blt	24d00 <ftello64@plt+0x13478>
   24cd8:	ldr	r0, [ip, #8]
   24cdc:	ldr	r1, [sp, #52]	; 0x34
   24ce0:	ldr	r6, [r0, r1, lsl #2]
   24ce4:	cmn	r6, #1
   24ce8:	bne	24d3c <ftello64@plt+0x134b4>
   24cec:	sub	r1, r1, #1
   24cf0:	cmn	r1, #1
   24cf4:	bne	24ce0 <ftello64@plt+0x13458>
   24cf8:	ldr	r1, [ip, #60]	; 0x3c
   24cfc:	b	24d64 <ftello64@plt+0x134dc>
   24d00:	ldr	r0, [ip, #4]
   24d04:	ldr	r2, [sp, #52]	; 0x34
   24d08:	ldr	r1, [ip, #68]	; 0x44
   24d0c:	ldrb	r0, [r0, r2]
   24d10:	ubfx	r2, r0, #5, #3
   24d14:	and	r7, r0, #31
   24d18:	ldr	r3, [r1, r2, lsl #2]
   24d1c:	mov	r1, #1
   24d20:	mov	r2, #0
   24d24:	tst	r3, r1, lsl r7
   24d28:	bne	24d7c <ftello64@plt+0x134f4>
   24d2c:	mov	r1, #0
   24d30:	cmp	r0, #10
   24d34:	beq	24d54 <ftello64@plt+0x134cc>
   24d38:	b	24d64 <ftello64@plt+0x134dc>
   24d3c:	ldrb	r0, [ip, #78]	; 0x4e
   24d40:	cmp	r0, #0
   24d44:	bne	25534 <ftello64@plt+0x13cac>
   24d48:	mov	r1, #0
   24d4c:	cmp	r6, #10
   24d50:	bne	24d64 <ftello64@plt+0x134dc>
   24d54:	ldrb	r0, [ip, #77]	; 0x4d
   24d58:	cmp	r0, #0
   24d5c:	movwne	r0, #1
   24d60:	lsl	r1, r0, #1
   24d64:	and	r0, r1, #1
   24d68:	tst	r5, #1024	; 0x400
   24d6c:	eor	r2, r0, #1
   24d70:	beq	24d7c <ftello64@plt+0x134f4>
   24d74:	cmp	r0, #0
   24d78:	beq	24c5c <ftello64@plt+0x133d4>
   24d7c:	ldr	r0, [r4]
   24d80:	cmp	r2, #0
   24d84:	bne	24d90 <ftello64@plt+0x13508>
   24d88:	ands	r2, r0, #2048	; 0x800
   24d8c:	bne	24c5c <ftello64@plt+0x133d4>
   24d90:	tst	r1, #2
   24d94:	bne	24da0 <ftello64@plt+0x13518>
   24d98:	ands	r2, r0, #8192	; 0x2000
   24d9c:	bne	24c5c <ftello64@plt+0x133d4>
   24da0:	tst	r1, #8
   24da4:	bne	24db0 <ftello64@plt+0x13528>
   24da8:	ands	r0, r0, #32768	; 0x8000
   24dac:	bne	24c5c <ftello64@plt+0x133d4>
   24db0:	ldr	r2, [ip, #108]	; 0x6c
   24db4:	ldr	r0, [ip, #84]	; 0x54
   24db8:	ldr	r9, [ip, #4]
   24dbc:	cmp	r2, #1
   24dc0:	str	r0, [sp, #36]	; 0x24
   24dc4:	str	r2, [sp, #20]
   24dc8:	blt	24e10 <ftello64@plt+0x13588>
   24dcc:	ldr	r4, [sp, #52]	; 0x34
   24dd0:	ldr	r1, [ip, #116]	; 0x74
   24dd4:	mov	r0, #0
   24dd8:	mov	r5, #1
   24ddc:	mov	lr, r4
   24de0:	add	r3, r2, r0
   24de4:	add	r3, r3, r3, lsr #31
   24de8:	asr	r7, r3, #1
   24dec:	add	r6, r7, r7, lsl #1
   24df0:	add	r6, r1, r6, lsl #3
   24df4:	ldr	r6, [r6, #4]
   24df8:	cmp	r6, lr
   24dfc:	addlt	r0, r5, r3, asr #1
   24e00:	movge	r2, r7
   24e04:	cmp	r0, r2
   24e08:	blt	24de0 <ftello64@plt+0x13558>
   24e0c:	b	24e1c <ftello64@plt+0x13594>
   24e10:	ldr	r4, [sp, #52]	; 0x34
   24e14:	mov	r0, #0
   24e18:	mov	lr, r4
   24e1c:	ldr	r1, [sp, #20]
   24e20:	cmp	r0, r1
   24e24:	bge	24e68 <ftello64@plt+0x135e0>
   24e28:	cmn	r0, #1
   24e2c:	beq	24e68 <ftello64@plt+0x135e0>
   24e30:	ldr	r1, [ip, #116]	; 0x74
   24e34:	add	r0, r0, r0, lsl #1
   24e38:	add	r0, r1, r0, lsl #3
   24e3c:	ldr	r1, [r0, #4]
   24e40:	cmp	r1, lr
   24e44:	bne	24e68 <ftello64@plt+0x135e0>
   24e48:	ldr	r1, [r0]
   24e4c:	ldr	r2, [sp, #48]	; 0x30
   24e50:	cmp	r1, r2
   24e54:	beq	25270 <ftello64@plt+0x139e8>
   24e58:	ldrb	r1, [r0, #20]
   24e5c:	add	r0, r0, #24
   24e60:	cmp	r1, #0
   24e64:	bne	24e48 <ftello64@plt+0x135c0>
   24e68:	ldr	r0, [ip, #124]	; 0x7c
   24e6c:	cmp	r0, #1
   24e70:	ldr	r0, [sp, #20]
   24e74:	blt	25274 <ftello64@plt+0x139ec>
   24e78:	ldr	r0, [sp, #36]	; 0x24
   24e7c:	ldr	r1, [sp, #48]	; 0x30
   24e80:	mov	r3, #0
   24e84:	ldr	r0, [r0]
   24e88:	ldr	r2, [r0, r1, lsl #3]
   24e8c:	str	r2, [sp, #32]
   24e90:	ldr	r1, [ip, #132]	; 0x84
   24e94:	str	r3, [sp, #28]
   24e98:	ldr	r6, [r1, r3, lsl #2]
   24e9c:	ldr	r1, [r6, #4]
   24ea0:	ldr	r0, [r0, r1, lsl #3]
   24ea4:	cmp	r0, r2
   24ea8:	bne	25244 <ftello64@plt+0x139bc>
   24eac:	ldr	r0, [r6, #16]
   24eb0:	ldr	r1, [r6]
   24eb4:	mov	r8, #0
   24eb8:	mov	r7, lr
   24ebc:	str	r6, [sp, #40]	; 0x28
   24ec0:	cmp	r0, #1
   24ec4:	blt	24ffc <ftello64@plt+0x13774>
   24ec8:	mov	r5, r1
   24ecc:	ldr	r1, [r6, #20]
   24ed0:	ldr	r4, [r1, r8, lsl #2]
   24ed4:	ldr	r1, [r4, #4]
   24ed8:	sub	sl, r1, r5
   24edc:	str	r1, [fp, #-48]	; 0xffffffd0
   24ee0:	cmp	sl, #1
   24ee4:	blt	24f18 <ftello64@plt+0x13690>
   24ee8:	ldr	r1, [ip, #28]
   24eec:	add	r3, sl, r7
   24ef0:	cmp	r3, r1
   24ef4:	bgt	24f6c <ftello64@plt+0x136e4>
   24ef8:	add	r0, r9, r7
   24efc:	add	r1, r9, r5
   24f00:	mov	r2, sl
   24f04:	bl	11708 <bcmp@plt>
   24f08:	ldr	ip, [sp, #44]	; 0x2c
   24f0c:	ldr	lr, [sp, #52]	; 0x34
   24f10:	cmp	r0, #0
   24f14:	bne	24ff4 <ftello64@plt+0x1376c>
   24f18:	ldr	r3, [sp, #48]	; 0x30
   24f1c:	mov	r2, r4
   24f20:	mov	r0, ip
   24f24:	mov	r1, r6
   24f28:	str	lr, [sp]
   24f2c:	mov	r4, ip
   24f30:	bl	25c34 <ftello64@plt+0x143ac>
   24f34:	cmp	r0, #1
   24f38:	bhi	25578 <ftello64@plt+0x13cf0>
   24f3c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   24f40:	ldr	r0, [r6, #16]
   24f44:	ldr	r9, [r4, #4]
   24f48:	mov	ip, r4
   24f4c:	ldr	r4, [sp, #52]	; 0x34
   24f50:	add	r8, r8, #1
   24f54:	add	r7, sl, r7
   24f58:	cmp	r8, r0
   24f5c:	mov	r5, r1
   24f60:	mov	lr, r4
   24f64:	blt	24ecc <ftello64@plt+0x13644>
   24f68:	b	24ffc <ftello64@plt+0x13774>
   24f6c:	ldr	r2, [ip, #48]	; 0x30
   24f70:	cmp	r3, r2
   24f74:	bgt	25238 <ftello64@plt+0x139b0>
   24f78:	ldr	r0, [ip, #36]	; 0x24
   24f7c:	ldr	r6, [ip, #104]	; 0x68
   24f80:	cmp	r0, r3
   24f84:	cmple	r0, r2
   24f88:	blt	24f98 <ftello64@plt+0x13710>
   24f8c:	cmp	r1, r3
   24f90:	cmple	r1, r2
   24f94:	bge	24fb8 <ftello64@plt+0x13730>
   24f98:	add	r1, r3, #1
   24f9c:	mov	r0, ip
   24fa0:	mov	r9, r3
   24fa4:	bl	255a0 <ftello64@plt+0x13d18>
   24fa8:	ldr	ip, [sp, #44]	; 0x2c
   24fac:	mov	r3, r9
   24fb0:	cmp	r0, #0
   24fb4:	bne	25578 <ftello64@plt+0x13cf0>
   24fb8:	cmp	r3, r6
   24fbc:	ble	24fe8 <ftello64@plt+0x13760>
   24fc0:	sub	r0, r3, r6
   24fc4:	mov	r1, #0
   24fc8:	lsl	r2, r0, #2
   24fcc:	ldr	r0, [ip, #100]	; 0x64
   24fd0:	add	r0, r0, r6, lsl #2
   24fd4:	mov	r6, r3
   24fd8:	add	r0, r0, #4
   24fdc:	bl	11768 <memset@plt>
   24fe0:	ldr	ip, [sp, #44]	; 0x2c
   24fe4:	str	r6, [ip, #104]	; 0x68
   24fe8:	ldr	r9, [ip, #4]
   24fec:	ldr	r6, [sp, #40]	; 0x28
   24ff0:	b	24ef8 <ftello64@plt+0x13670>
   24ff4:	ldr	r0, [r6, #16]
   24ff8:	mov	r1, r5
   24ffc:	cmp	r8, r0
   25000:	blt	25244 <ftello64@plt+0x139bc>
   25004:	cmp	r8, #0
   25008:	addne	r1, r1, #1
   2500c:	cmp	r1, lr
   25010:	ble	2502c <ftello64@plt+0x137a4>
   25014:	b	25244 <ftello64@plt+0x139bc>
   25018:	ldr	r6, [sp, #40]	; 0x28
   2501c:	add	r1, sl, #1
   25020:	cmp	sl, lr
   25024:	mov	r9, r8
   25028:	bge	25244 <ftello64@plt+0x139bc>
   2502c:	ldr	r0, [r6]
   25030:	mov	sl, r1
   25034:	cmp	r1, r0
   25038:	ble	25064 <ftello64@plt+0x137dc>
   2503c:	ldr	r0, [ip, #28]
   25040:	cmp	r7, r0
   25044:	bge	251c8 <ftello64@plt+0x13940>
   25048:	add	r5, r7, #1
   2504c:	add	r1, sl, r9
   25050:	ldrb	r0, [r9, r7]
   25054:	ldrb	r1, [r1, #-1]
   25058:	cmp	r0, r1
   2505c:	beq	25068 <ftello64@plt+0x137e0>
   25060:	b	25244 <ftello64@plt+0x139bc>
   25064:	mov	r5, r7
   25068:	ldr	r0, [ip, #100]	; 0x64
   2506c:	mov	r8, r9
   25070:	mov	r7, r5
   25074:	ldr	r2, [r0, sl, lsl #2]
   25078:	cmp	r2, #0
   2507c:	beq	25018 <ftello64@plt+0x13790>
   25080:	ldr	r0, [r2, #8]
   25084:	cmp	r0, #1
   25088:	blt	25018 <ftello64@plt+0x13790>
   2508c:	ldr	r1, [sp, #36]	; 0x24
   25090:	ldr	r2, [r2, #12]
   25094:	ldr	r4, [sp, #32]
   25098:	ldr	r1, [r1]
   2509c:	b	250ac <ftello64@plt+0x13824>
   250a0:	add	r2, r2, #4
   250a4:	subs	r0, r0, #1
   250a8:	beq	25018 <ftello64@plt+0x13790>
   250ac:	ldr	r5, [r2]
   250b0:	add	r3, r1, r5, lsl #3
   250b4:	ldrb	r3, [r3, #4]
   250b8:	cmp	r3, #9
   250bc:	bne	250a0 <ftello64@plt+0x13818>
   250c0:	ldr	r3, [r1, r5, lsl #3]
   250c4:	cmp	r3, r4
   250c8:	bne	250a0 <ftello64@plt+0x13818>
   250cc:	cmn	r5, #1
   250d0:	beq	25018 <ftello64@plt+0x13790>
   250d4:	ldr	r1, [r6, #8]
   250d8:	mov	r4, lr
   250dc:	str	r7, [fp, #-48]	; 0xffffffd0
   250e0:	cmp	r1, #0
   250e4:	bne	25114 <ftello64@plt+0x1388c>
   250e8:	ldr	r0, [r6]
   250ec:	mov	r9, #12
   250f0:	sub	r0, sl, r0
   250f4:	add	r1, r0, #1
   250f8:	mov	r0, #12
   250fc:	bl	2cdd0 <ftello64@plt+0x1b548>
   25100:	ldr	ip, [sp, #44]	; 0x2c
   25104:	mov	r1, r0
   25108:	cmp	r0, #0
   2510c:	str	r0, [r6, #8]
   25110:	beq	25568 <ftello64@plt+0x13ce0>
   25114:	ldr	r3, [r6]
   25118:	ldr	r2, [r6, #4]
   2511c:	mov	r0, #9
   25120:	stm	sp, {r5, sl}
   25124:	str	r0, [sp, #8]
   25128:	mov	r0, ip
   2512c:	bl	25dfc <ftello64@plt+0x14574>
   25130:	ldr	ip, [sp, #44]	; 0x2c
   25134:	ldr	r7, [fp, #-48]	; 0xffffffd0
   25138:	cmp	r0, #1
   2513c:	mov	lr, r4
   25140:	beq	25018 <ftello64@plt+0x13790>
   25144:	mov	r9, r0
   25148:	cmp	r0, #0
   2514c:	bne	25568 <ftello64@plt+0x13ce0>
   25150:	ldr	r7, [sp, #40]	; 0x28
   25154:	ldr	r1, [r7, #12]
   25158:	ldr	r0, [r7, #16]
   2515c:	cmp	r0, r1
   25160:	beq	25210 <ftello64@plt+0x13988>
   25164:	mov	r0, #1
   25168:	mov	r1, #20
   2516c:	bl	2cdd0 <ftello64@plt+0x1b548>
   25170:	cmp	r0, #0
   25174:	beq	25590 <ftello64@plt+0x13d08>
   25178:	mov	r2, r0
   2517c:	ldr	r0, [r7, #16]
   25180:	ldr	r1, [r7, #20]
   25184:	ldr	r3, [sp, #48]	; 0x30
   25188:	str	r2, [r1, r0, lsl #2]
   2518c:	stm	r2, {r5, sl}
   25190:	ldr	r5, [sp, #44]	; 0x2c
   25194:	add	r0, r0, #1
   25198:	mov	r1, r7
   2519c:	str	r0, [r7, #16]
   251a0:	str	r4, [sp]
   251a4:	mov	r0, r5
   251a8:	bl	25c34 <ftello64@plt+0x143ac>
   251ac:	cmp	r0, #1
   251b0:	bhi	25578 <ftello64@plt+0x13cf0>
   251b4:	ldr	r8, [r5, #4]
   251b8:	ldr	r7, [fp, #-48]	; 0xffffffd0
   251bc:	mov	ip, r5
   251c0:	mov	lr, r4
   251c4:	b	25018 <ftello64@plt+0x13790>
   251c8:	ldr	r0, [ip, #48]	; 0x30
   251cc:	cmp	r7, r0
   251d0:	bge	25244 <ftello64@plt+0x139bc>
   251d4:	add	r5, r7, #1
   251d8:	mov	r0, ip
   251dc:	mov	r8, r7
   251e0:	mov	r4, ip
   251e4:	mov	r1, r5
   251e8:	bl	255a0 <ftello64@plt+0x13d18>
   251ec:	cmp	r0, #0
   251f0:	bne	25578 <ftello64@plt+0x13cf0>
   251f4:	ldr	r9, [r4, #4]
   251f8:	mov	ip, r4
   251fc:	ldr	r4, [sp, #52]	; 0x34
   25200:	ldr	r6, [sp, #40]	; 0x28
   25204:	mov	r7, r8
   25208:	mov	lr, r4
   2520c:	b	2504c <ftello64@plt+0x137c4>
   25210:	mov	r1, #1
   25214:	orr	r6, r1, r0, lsl #1
   25218:	ldr	r0, [r7, #20]
   2521c:	lsl	r1, r6, #2
   25220:	bl	2ce54 <ftello64@plt+0x1b5cc>
   25224:	cmp	r0, #0
   25228:	beq	25590 <ftello64@plt+0x13d08>
   2522c:	str	r6, [r7, #12]
   25230:	str	r0, [r7, #20]
   25234:	b	25164 <ftello64@plt+0x138dc>
   25238:	mov	r1, r5
   2523c:	cmp	r8, r0
   25240:	bge	25004 <ftello64@plt+0x1377c>
   25244:	ldr	r3, [sp, #28]
   25248:	ldr	r0, [ip, #124]	; 0x7c
   2524c:	add	r3, r3, #1
   25250:	cmp	r3, r0
   25254:	bge	25268 <ftello64@plt+0x139e0>
   25258:	ldr	r0, [sp, #36]	; 0x24
   2525c:	ldr	r2, [sp, #32]
   25260:	ldr	r0, [r0]
   25264:	b	24e90 <ftello64@plt+0x13608>
   25268:	ldr	r0, [ip, #108]	; 0x6c
   2526c:	b	25274 <ftello64@plt+0x139ec>
   25270:	ldr	r0, [sp, #20]
   25274:	ldr	r7, [sp, #20]
   25278:	mov	r1, #0
   2527c:	str	r1, [fp, #-32]	; 0xffffffe0
   25280:	cmp	r7, r0
   25284:	blt	2529c <ftello64@plt+0x13a14>
   25288:	b	24c5c <ftello64@plt+0x133d4>
   2528c:	ldr	r0, [ip, #108]	; 0x6c
   25290:	add	r7, r7, #1
   25294:	cmp	r7, r0
   25298:	bge	24c5c <ftello64@plt+0x133d4>
   2529c:	ldr	r0, [ip, #116]	; 0x74
   252a0:	add	r1, r7, r7, lsl #1
   252a4:	ldr	r3, [sp, #48]	; 0x30
   252a8:	ldr	r2, [r0, r1, lsl #3]
   252ac:	cmp	r2, r3
   252b0:	bne	2528c <ftello64@plt+0x13a04>
   252b4:	add	r0, r0, r1, lsl #3
   252b8:	ldr	r2, [sp, #52]	; 0x34
   252bc:	ldr	r1, [r0, #4]
   252c0:	cmp	r1, r2
   252c4:	bne	2528c <ftello64@plt+0x13a04>
   252c8:	str	r7, [sp, #20]
   252cc:	ldr	r4, [r0, #8]
   252d0:	ldr	r7, [r0, #12]
   252d4:	ldr	r0, [sp, #24]
   252d8:	ldr	r8, [r0, #24]
   252dc:	cmp	r7, r4
   252e0:	bne	252fc <ftello64@plt+0x13a74>
   252e4:	ldr	r1, [sp, #48]	; 0x30
   252e8:	ldr	r0, [r0, #20]
   252ec:	add	r1, r1, r1, lsl #1
   252f0:	add	r0, r0, r1, lsl #2
   252f4:	ldr	r0, [r0, #8]
   252f8:	b	25308 <ftello64@plt+0x13a80>
   252fc:	ldr	r0, [r0, #12]
   25300:	ldr	r1, [sp, #48]	; 0x30
   25304:	add	r0, r0, r1, lsl #2
   25308:	ldr	r9, [r0]
   2530c:	ldr	r0, [sp, #52]	; 0x34
   25310:	add	r0, r7, r0
   25314:	sub	r5, r0, r4
   25318:	cmp	r5, #0
   2531c:	ble	25358 <ftello64@plt+0x13ad0>
   25320:	ldr	r1, [ip, #48]	; 0x30
   25324:	sub	r0, r5, #1
   25328:	cmp	r1, r0
   2532c:	beq	254e8 <ftello64@plt+0x13c60>
   25330:	ldr	r1, [ip, #80]	; 0x50
   25334:	cmp	r1, #2
   25338:	blt	25360 <ftello64@plt+0x13ad8>
   2533c:	ldr	r1, [ip, #8]
   25340:	ldr	r6, [r1, r0, lsl #2]
   25344:	cmn	r6, #1
   25348:	bne	25390 <ftello64@plt+0x13b08>
   2534c:	sub	r0, r0, #1
   25350:	cmn	r0, #1
   25354:	bne	25340 <ftello64@plt+0x13ab8>
   25358:	ldr	sl, [ip, #60]	; 0x3c
   2535c:	b	253b8 <ftello64@plt+0x13b30>
   25360:	ldr	r1, [ip, #4]
   25364:	ldr	r2, [ip, #68]	; 0x44
   25368:	mov	sl, #1
   2536c:	ldrb	r0, [r1, r0]
   25370:	ubfx	r1, r0, #5, #3
   25374:	ldr	r1, [r2, r1, lsl #2]
   25378:	and	r2, r0, #31
   2537c:	tst	r1, sl, lsl r2
   25380:	moveq	sl, #0
   25384:	cmpeq	r0, #10
   25388:	bne	253b8 <ftello64@plt+0x13b30>
   2538c:	b	253a8 <ftello64@plt+0x13b20>
   25390:	ldrb	r0, [ip, #78]	; 0x4e
   25394:	cmp	r0, #0
   25398:	bne	254f8 <ftello64@plt+0x13c70>
   2539c:	mov	sl, #0
   253a0:	cmp	r6, #10
   253a4:	bne	253b8 <ftello64@plt+0x13b30>
   253a8:	ldrb	r0, [ip, #77]	; 0x4d
   253ac:	cmp	r0, #0
   253b0:	movwne	r0, #1
   253b4:	lsl	sl, r0, #1
   253b8:	ldr	r0, [ip, #100]	; 0x64
   253bc:	ldr	r2, [sp, #52]	; 0x34
   253c0:	add	r1, r9, r9, lsl #1
   253c4:	ldr	r2, [r0, r2, lsl #2]
   253c8:	ldr	r0, [r0, r5, lsl #2]
   253cc:	cmp	r2, #0
   253d0:	beq	253dc <ftello64@plt+0x13b54>
   253d4:	ldr	r2, [r2, #8]
   253d8:	b	253e0 <ftello64@plt+0x13b58>
   253dc:	mov	r2, #0
   253e0:	add	r8, r8, r1, lsl #2
   253e4:	sub	r6, fp, #44	; 0x2c
   253e8:	cmp	r0, #0
   253ec:	str	r2, [fp, #-48]	; 0xffffffd0
   253f0:	beq	25444 <ftello64@plt+0x13bbc>
   253f4:	ldr	r1, [r0, #40]	; 0x28
   253f8:	mov	r0, r6
   253fc:	mov	r2, r8
   25400:	bl	259ac <ftello64@plt+0x14124>
   25404:	cmp	r0, #0
   25408:	str	r0, [fp, #-32]	; 0xffffffe0
   2540c:	bne	25580 <ftello64@plt+0x13cf8>
   25410:	ldr	r1, [sp, #24]
   25414:	sub	r0, fp, #32
   25418:	mov	r2, r6
   2541c:	mov	r3, sl
   25420:	bl	23a88 <ftello64@plt+0x12200>
   25424:	ldr	r6, [sp, #44]	; 0x2c
   25428:	ldr	r1, [r6, #100]	; 0x64
   2542c:	str	r0, [r1, r5, lsl #2]
   25430:	ldr	r0, [fp, #-36]	; 0xffffffdc
   25434:	bl	15df0 <ftello64@plt+0x4568>
   25438:	ldr	r0, [r6, #100]	; 0x64
   2543c:	mov	ip, r6
   25440:	b	25468 <ftello64@plt+0x13be0>
   25444:	ldr	r1, [sp, #24]
   25448:	sub	r0, fp, #32
   2544c:	mov	r2, r8
   25450:	mov	r3, sl
   25454:	bl	23a88 <ftello64@plt+0x12200>
   25458:	ldr	ip, [sp, #44]	; 0x2c
   2545c:	ldr	r1, [ip, #100]	; 0x64
   25460:	str	r0, [r1, r5, lsl #2]
   25464:	ldr	r0, [ip, #100]	; 0x64
   25468:	ldr	r1, [r0, r5, lsl #2]
   2546c:	cmp	r1, #0
   25470:	bne	25480 <ftello64@plt+0x13bf8>
   25474:	ldr	r9, [fp, #-32]	; 0xffffffe0
   25478:	cmp	r9, #0
   2547c:	bne	2556c <ftello64@plt+0x13ce4>
   25480:	cmp	r7, r4
   25484:	ldr	r7, [sp, #20]
   25488:	bne	2528c <ftello64@plt+0x13a04>
   2548c:	ldr	r1, [sp, #52]	; 0x34
   25490:	ldr	r0, [r0, r1, lsl #2]
   25494:	ldr	r1, [fp, #-48]	; 0xffffffd0
   25498:	ldr	r0, [r0, #8]
   2549c:	cmp	r0, r1
   254a0:	ble	2528c <ftello64@plt+0x13a04>
   254a4:	ldr	r2, [sp, #52]	; 0x34
   254a8:	mov	r0, ip
   254ac:	mov	r1, r8
   254b0:	mov	r4, ip
   254b4:	bl	24b20 <ftello64@plt+0x13298>
   254b8:	cmp	r0, #0
   254bc:	str	r0, [fp, #-32]	; 0xffffffe0
   254c0:	bne	25598 <ftello64@plt+0x13d10>
   254c4:	mov	r0, r4
   254c8:	mov	r1, r8
   254cc:	bl	24c20 <ftello64@plt+0x13398>
   254d0:	ldr	r7, [sp, #20]
   254d4:	cmp	r0, #0
   254d8:	mov	ip, r4
   254dc:	str	r0, [fp, #-32]	; 0xffffffe0
   254e0:	beq	2528c <ftello64@plt+0x13a04>
   254e4:	b	25598 <ftello64@plt+0x13d10>
   254e8:	ldr	r0, [ip, #88]	; 0x58
   254ec:	and	r0, r0, #2
   254f0:	eor	sl, r0, #10
   254f4:	b	253b8 <ftello64@plt+0x13b30>
   254f8:	mov	r0, r6
   254fc:	bl	11738 <iswalnum@plt>
   25500:	mov	sl, #1
   25504:	cmp	r6, #95	; 0x5f
   25508:	beq	2551c <ftello64@plt+0x13c94>
   2550c:	ldr	ip, [sp, #44]	; 0x2c
   25510:	cmp	r0, #0
   25514:	beq	2539c <ftello64@plt+0x13b14>
   25518:	b	253b8 <ftello64@plt+0x13b30>
   2551c:	ldr	ip, [sp, #44]	; 0x2c
   25520:	b	253b8 <ftello64@plt+0x13b30>
   25524:	ldr	r0, [ip, #88]	; 0x58
   25528:	and	r0, r0, #2
   2552c:	eor	r1, r0, #10
   25530:	b	24d64 <ftello64@plt+0x134dc>
   25534:	mov	r0, r6
   25538:	bl	11738 <iswalnum@plt>
   2553c:	mov	r1, #1
   25540:	mov	r2, #0
   25544:	cmp	r6, #95	; 0x5f
   25548:	beq	2555c <ftello64@plt+0x13cd4>
   2554c:	ldr	ip, [sp, #44]	; 0x2c
   25550:	cmp	r0, #0
   25554:	beq	24d48 <ftello64@plt+0x134c0>
   25558:	b	24d7c <ftello64@plt+0x134f4>
   2555c:	ldr	ip, [sp, #44]	; 0x2c
   25560:	b	24d7c <ftello64@plt+0x134f4>
   25564:	mov	r9, #0
   25568:	str	r9, [fp, #-32]	; 0xffffffe0
   2556c:	mov	r0, r9
   25570:	sub	sp, fp, #28
   25574:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25578:	mov	r9, r0
   2557c:	b	25568 <ftello64@plt+0x13ce0>
   25580:	mov	r9, r0
   25584:	ldr	r0, [fp, #-36]	; 0xffffffdc
   25588:	bl	15df0 <ftello64@plt+0x4568>
   2558c:	b	2556c <ftello64@plt+0x13ce4>
   25590:	mov	r9, #12
   25594:	b	25568 <ftello64@plt+0x13ce0>
   25598:	mov	r9, r0
   2559c:	b	2556c <ftello64@plt+0x13ce4>
   255a0:	push	{r4, r5, r6, r7, fp, lr}
   255a4:	add	fp, sp, #16
   255a8:	mov	r4, r0
   255ac:	ldr	r0, [r0, #36]	; 0x24
   255b0:	mov	r5, #12
   255b4:	cmn	r0, #-536870910	; 0xe0000002
   255b8:	bhi	25794 <ftello64@plt+0x13f0c>
   255bc:	ldr	r6, [r4, #48]	; 0x30
   255c0:	ldr	r2, [r4, #80]	; 0x50
   255c4:	cmp	r6, r0, lsl #1
   255c8:	lslge	r6, r0, #1
   255cc:	cmp	r6, r1
   255d0:	movle	r6, r1
   255d4:	cmp	r2, #2
   255d8:	blt	25620 <ftello64@plt+0x13d98>
   255dc:	cmn	r6, #-1073741823	; 0xc0000001
   255e0:	bhi	25794 <ftello64@plt+0x13f0c>
   255e4:	ldr	r0, [r4, #8]
   255e8:	lsl	r7, r6, #2
   255ec:	mov	r1, r7
   255f0:	bl	2ce54 <ftello64@plt+0x1b5cc>
   255f4:	cmp	r0, #0
   255f8:	beq	25794 <ftello64@plt+0x13f0c>
   255fc:	str	r0, [r4, #8]
   25600:	ldr	r0, [r4, #12]
   25604:	cmp	r0, #0
   25608:	beq	25620 <ftello64@plt+0x13d98>
   2560c:	mov	r1, r7
   25610:	bl	2ce54 <ftello64@plt+0x1b5cc>
   25614:	cmp	r0, #0
   25618:	beq	25794 <ftello64@plt+0x13f0c>
   2561c:	str	r0, [r4, #12]
   25620:	ldrb	r0, [r4, #75]	; 0x4b
   25624:	cmp	r0, #0
   25628:	beq	25644 <ftello64@plt+0x13dbc>
   2562c:	ldr	r0, [r4, #4]
   25630:	mov	r1, r6
   25634:	bl	2ce54 <ftello64@plt+0x1b5cc>
   25638:	cmp	r0, #0
   2563c:	beq	25794 <ftello64@plt+0x13f0c>
   25640:	str	r0, [r4, #4]
   25644:	str	r6, [r4, #36]	; 0x24
   25648:	ldr	r0, [r4, #100]	; 0x64
   2564c:	cmp	r0, #0
   25650:	beq	2566c <ftello64@plt+0x13de4>
   25654:	mov	r1, #4
   25658:	add	r1, r1, r6, lsl #2
   2565c:	bl	2ce54 <ftello64@plt+0x1b5cc>
   25660:	cmp	r0, #0
   25664:	beq	25794 <ftello64@plt+0x13f0c>
   25668:	str	r0, [r4, #100]	; 0x64
   2566c:	ldrb	r1, [r4, #72]	; 0x48
   25670:	ldr	r0, [r4, #80]	; 0x50
   25674:	cmp	r1, #0
   25678:	beq	25698 <ftello64@plt+0x13e10>
   2567c:	cmp	r0, #2
   25680:	blt	256ac <ftello64@plt+0x13e24>
   25684:	mov	r0, r4
   25688:	bl	1db30 <ftello64@plt+0xc2a8>
   2568c:	cmp	r0, #0
   25690:	beq	25790 <ftello64@plt+0x13f08>
   25694:	pop	{r4, r5, r6, r7, fp, pc}
   25698:	cmp	r0, #2
   2569c:	blt	2571c <ftello64@plt+0x13e94>
   256a0:	mov	r0, r4
   256a4:	bl	1e430 <ftello64@plt+0xcba8>
   256a8:	b	25790 <ftello64@plt+0x13f08>
   256ac:	ldr	r6, [r4, #36]	; 0x24
   256b0:	ldr	r0, [r4, #48]	; 0x30
   256b4:	ldr	r5, [r4, #28]
   256b8:	cmp	r6, r0
   256bc:	movgt	r6, r0
   256c0:	cmp	r5, r6
   256c4:	bge	25710 <ftello64@plt+0x13e88>
   256c8:	bl	116b4 <__ctype_toupper_loc@plt>
   256cc:	ldr	r1, [r4]
   256d0:	ldr	r3, [r4, #24]
   256d4:	ldr	r2, [r4, #64]	; 0x40
   256d8:	add	r1, r1, r3
   256dc:	cmp	r2, #0
   256e0:	ldrb	r1, [r1, r5]
   256e4:	bne	25708 <ftello64@plt+0x13e80>
   256e8:	ldr	r2, [r0]
   256ec:	ldr	r1, [r2, r1, lsl #2]
   256f0:	ldr	r2, [r4, #4]
   256f4:	strb	r1, [r2, r5]
   256f8:	add	r5, r5, #1
   256fc:	cmp	r5, r6
   25700:	blt	256cc <ftello64@plt+0x13e44>
   25704:	b	25710 <ftello64@plt+0x13e88>
   25708:	ldrb	r1, [r2, r1]
   2570c:	b	256e8 <ftello64@plt+0x13e60>
   25710:	str	r5, [r4, #28]
   25714:	str	r5, [r4, #32]
   25718:	b	25790 <ftello64@plt+0x13f08>
   2571c:	ldr	r2, [r4, #64]	; 0x40
   25720:	cmp	r2, #0
   25724:	beq	25790 <ftello64@plt+0x13f08>
   25728:	ldr	r1, [r4, #36]	; 0x24
   2572c:	ldr	r3, [r4, #48]	; 0x30
   25730:	ldr	r0, [r4, #28]
   25734:	cmp	r1, r3
   25738:	movgt	r1, r3
   2573c:	cmp	r0, r1
   25740:	bge	25788 <ftello64@plt+0x13f00>
   25744:	ldr	r6, [r4, #24]
   25748:	ldm	r4, {r3, r7}
   2574c:	add	r6, r6, r0
   25750:	ldrb	r3, [r3, r6]
   25754:	ldrb	r2, [r2, r3]
   25758:	strb	r2, [r7, r0]
   2575c:	add	r0, r0, #1
   25760:	cmp	r0, r1
   25764:	bge	25788 <ftello64@plt+0x13f00>
   25768:	ldr	r7, [r4, #24]
   2576c:	ldm	r4, {r2, r3}
   25770:	ldr	r6, [r4, #64]	; 0x40
   25774:	add	r2, r2, r7
   25778:	ldrb	r2, [r2, r0]
   2577c:	ldrb	r2, [r6, r2]
   25780:	strb	r2, [r3, r0]
   25784:	b	2575c <ftello64@plt+0x13ed4>
   25788:	str	r0, [r4, #28]
   2578c:	str	r0, [r4, #32]
   25790:	mov	r5, #0
   25794:	mov	r0, r5
   25798:	pop	{r4, r5, r6, r7, fp, pc}
   2579c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   257a0:	add	fp, sp, #24
   257a4:	sub	sp, sp, #16
   257a8:	mov	r9, r0
   257ac:	mov	r4, r1
   257b0:	ldr	r5, [r1, #40]	; 0x28
   257b4:	ldr	r7, [r1, #84]	; 0x54
   257b8:	ldr	r0, [r1, #100]	; 0x64
   257bc:	ldr	r1, [r1, #104]	; 0x68
   257c0:	mov	r6, r2
   257c4:	cmp	r5, r1
   257c8:	ble	257d8 <ftello64@plt+0x13f50>
   257cc:	str	r6, [r0, r5, lsl #2]
   257d0:	str	r5, [r4, #104]	; 0x68
   257d4:	b	25908 <ftello64@plt+0x14080>
   257d8:	ldr	r1, [r0, r5, lsl #2]
   257dc:	cmp	r1, #0
   257e0:	beq	2581c <ftello64@plt+0x13f94>
   257e4:	ldr	r2, [r1, #40]	; 0x28
   257e8:	cmp	r6, #0
   257ec:	beq	25824 <ftello64@plt+0x13f9c>
   257f0:	ldr	r8, [r6, #40]	; 0x28
   257f4:	mov	r0, sp
   257f8:	mov	r1, r8
   257fc:	bl	259ac <ftello64@plt+0x14124>
   25800:	cmp	r0, #0
   25804:	str	r0, [r9]
   25808:	bne	25974 <ftello64@plt+0x140ec>
   2580c:	ldr	r0, [r4, #40]	; 0x28
   25810:	cmp	r0, #0
   25814:	bgt	25844 <ftello64@plt+0x13fbc>
   25818:	b	2587c <ftello64@plt+0x13ff4>
   2581c:	str	r6, [r0, r5, lsl #2]
   25820:	b	25908 <ftello64@plt+0x14080>
   25824:	vldr	d16, [r2]
   25828:	ldr	r0, [r2, #8]
   2582c:	mov	r8, #0
   25830:	str	r0, [sp, #8]
   25834:	mov	r0, r5
   25838:	vstr	d16, [sp]
   2583c:	cmp	r0, #0
   25840:	ble	2587c <ftello64@plt+0x13ff4>
   25844:	ldr	r1, [r4, #48]	; 0x30
   25848:	sub	r0, r0, #1
   2584c:	cmp	r1, r0
   25850:	beq	2597c <ftello64@plt+0x140f4>
   25854:	ldr	r1, [r4, #80]	; 0x50
   25858:	cmp	r1, #2
   2585c:	blt	25884 <ftello64@plt+0x13ffc>
   25860:	ldr	r1, [r4, #8]
   25864:	ldr	r6, [r1, r0, lsl #2]
   25868:	cmn	r6, #1
   2586c:	bne	258b4 <ftello64@plt+0x1402c>
   25870:	sub	r0, r0, #1
   25874:	cmn	r0, #1
   25878:	bne	25864 <ftello64@plt+0x13fdc>
   2587c:	ldr	r3, [r4, #60]	; 0x3c
   25880:	b	258dc <ftello64@plt+0x14054>
   25884:	ldr	r1, [r4, #4]
   25888:	ldr	r2, [r4, #68]	; 0x44
   2588c:	mov	r3, #1
   25890:	ldrb	r0, [r1, r0]
   25894:	ubfx	r1, r0, #5, #3
   25898:	ldr	r1, [r2, r1, lsl #2]
   2589c:	and	r2, r0, #31
   258a0:	tst	r1, r3, lsl r2
   258a4:	moveq	r3, #0
   258a8:	cmpeq	r0, #10
   258ac:	bne	258dc <ftello64@plt+0x14054>
   258b0:	b	258cc <ftello64@plt+0x14044>
   258b4:	ldrb	r0, [r4, #78]	; 0x4e
   258b8:	cmp	r0, #0
   258bc:	bne	2598c <ftello64@plt+0x14104>
   258c0:	mov	r3, #0
   258c4:	cmp	r6, #10
   258c8:	bne	258dc <ftello64@plt+0x14054>
   258cc:	ldrb	r0, [r4, #77]	; 0x4d
   258d0:	cmp	r0, #0
   258d4:	movwne	r0, #1
   258d8:	lsl	r3, r0, #1
   258dc:	mov	r2, sp
   258e0:	mov	r0, r9
   258e4:	mov	r1, r7
   258e8:	bl	23a88 <ftello64@plt+0x12200>
   258ec:	mov	r6, r0
   258f0:	ldr	r0, [r4, #100]	; 0x64
   258f4:	cmp	r8, #0
   258f8:	str	r6, [r0, r5, lsl #2]
   258fc:	beq	25908 <ftello64@plt+0x14080>
   25900:	ldr	r0, [sp, #8]
   25904:	bl	15df0 <ftello64@plt+0x4568>
   25908:	cmp	r6, #0
   2590c:	ldrne	r0, [r7, #76]	; 0x4c
   25910:	cmpne	r0, #0
   25914:	bne	25924 <ftello64@plt+0x1409c>
   25918:	mov	r0, r6
   2591c:	sub	sp, fp, #24
   25920:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   25924:	add	r7, r6, #4
   25928:	mov	r0, r4
   2592c:	mov	r2, r5
   25930:	mov	r1, r7
   25934:	bl	24b20 <ftello64@plt+0x13298>
   25938:	cmp	r0, #0
   2593c:	str	r0, [r9]
   25940:	bne	25974 <ftello64@plt+0x140ec>
   25944:	ldrb	r0, [r6, #52]	; 0x34
   25948:	tst	r0, #64	; 0x40
   2594c:	beq	25918 <ftello64@plt+0x14090>
   25950:	mov	r0, r4
   25954:	mov	r1, r7
   25958:	bl	24c20 <ftello64@plt+0x13398>
   2595c:	str	r0, [r9]
   25960:	cmp	r0, #0
   25964:	mov	r6, #0
   25968:	ldreq	r0, [r4, #100]	; 0x64
   2596c:	ldreq	r6, [r0, r5, lsl #2]
   25970:	b	25918 <ftello64@plt+0x14090>
   25974:	mov	r6, #0
   25978:	b	25918 <ftello64@plt+0x14090>
   2597c:	ldr	r0, [r4, #88]	; 0x58
   25980:	and	r0, r0, #2
   25984:	eor	r3, r0, #10
   25988:	b	258dc <ftello64@plt+0x14054>
   2598c:	mov	r0, r6
   25990:	bl	11738 <iswalnum@plt>
   25994:	mov	r3, #1
   25998:	cmp	r6, #95	; 0x5f
   2599c:	beq	258dc <ftello64@plt+0x14054>
   259a0:	cmp	r0, #0
   259a4:	beq	258c0 <ftello64@plt+0x14038>
   259a8:	b	258dc <ftello64@plt+0x14054>
   259ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   259b0:	add	fp, sp, #28
   259b4:	sub	sp, sp, #20
   259b8:	mov	sl, r2
   259bc:	cmp	r1, #0
   259c0:	str	r0, [sp, #16]
   259c4:	beq	25b38 <ftello64@plt+0x142b0>
   259c8:	ldr	r0, [r1, #4]
   259cc:	mov	r8, r1
   259d0:	cmp	sl, #0
   259d4:	beq	25af4 <ftello64@plt+0x1426c>
   259d8:	cmp	r0, #1
   259dc:	blt	25af4 <ftello64@plt+0x1426c>
   259e0:	ldr	r1, [sl, #4]
   259e4:	cmp	r1, #1
   259e8:	blt	25af4 <ftello64@plt+0x1426c>
   259ec:	ldr	r4, [sp, #16]
   259f0:	add	r0, r1, r0
   259f4:	str	r0, [r4]
   259f8:	lsl	r0, r0, #2
   259fc:	bl	2ce24 <ftello64@plt+0x1b59c>
   25a00:	cmp	r0, #0
   25a04:	str	r0, [r4, #8]
   25a08:	beq	25c28 <ftello64@plt+0x143a0>
   25a0c:	ldr	r9, [sl, #4]
   25a10:	ldr	lr, [r8, #4]
   25a14:	mov	r7, #0
   25a18:	mov	r1, #0
   25a1c:	cmp	r9, #0
   25a20:	movwgt	r1, #1
   25a24:	cmp	lr, #1
   25a28:	blt	25bac <ftello64@plt+0x14324>
   25a2c:	mov	r2, #0
   25a30:	mov	ip, #0
   25a34:	str	r2, [sp, #8]
   25a38:	mov	r2, #0
   25a3c:	str	r2, [sp, #12]
   25a40:	mov	r2, #0
   25a44:	ldr	r4, [sp, #12]
   25a48:	mov	r7, ip
   25a4c:	tst	r1, #1
   25a50:	beq	25bdc <ftello64@plt+0x14354>
   25a54:	ldr	r1, [sl, #8]
   25a58:	ldr	r5, [r1, r7, lsl #2]
   25a5c:	ldr	r1, [r8, #8]
   25a60:	ldr	r3, [r1, r2, lsl #2]
   25a64:	cmp	r3, r5
   25a68:	ble	25a90 <ftello64@plt+0x14208>
   25a6c:	add	r7, r7, #1
   25a70:	str	r5, [r0, r4, lsl #2]
   25a74:	mov	r1, #0
   25a78:	add	r4, r4, #1
   25a7c:	cmp	r9, r7
   25a80:	movwgt	r1, #1
   25a84:	cmp	lr, r2
   25a88:	bgt	25a4c <ftello64@plt+0x141c4>
   25a8c:	b	25bb0 <ftello64@plt+0x14328>
   25a90:	str	r3, [r0, r4, lsl #2]
   25a94:	ldr	r6, [sp, #8]
   25a98:	add	r1, r7, #1
   25a9c:	mov	ip, r7
   25aa0:	add	r2, r2, #1
   25aa4:	ldr	r9, [sl, #4]
   25aa8:	ldr	lr, [r8, #4]
   25aac:	moveq	ip, r1
   25ab0:	str	r1, [sp, #4]
   25ab4:	mov	r1, #0
   25ab8:	sub	r6, r6, #1
   25abc:	cmp	r9, ip
   25ac0:	str	r6, [sp, #8]
   25ac4:	add	r6, r4, #1
   25ac8:	movwgt	r1, #1
   25acc:	cmp	lr, r2
   25ad0:	str	r6, [sp, #12]
   25ad4:	bgt	25a44 <ftello64@plt+0x141bc>
   25ad8:	ldr	r2, [sp, #4]
   25adc:	cmp	r3, r5
   25ae0:	add	r4, r4, #1
   25ae4:	moveq	r7, r2
   25ae8:	cmp	r1, #0
   25aec:	bne	25bb8 <ftello64@plt+0x14330>
   25af0:	b	25c04 <ftello64@plt+0x1437c>
   25af4:	cmp	r0, #1
   25af8:	blt	25b38 <ftello64@plt+0x142b0>
   25afc:	ldr	r1, [sp, #16]
   25b00:	str	r0, [r1, #4]
   25b04:	ldr	r1, [r8, #4]
   25b08:	cmp	r1, #1
   25b0c:	blt	25b90 <ftello64@plt+0x14308>
   25b10:	ldr	r4, [sp, #16]
   25b14:	str	r0, [r4]
   25b18:	lsl	r0, r0, #2
   25b1c:	bl	2ce24 <ftello64@plt+0x1b59c>
   25b20:	cmp	r0, #0
   25b24:	str	r0, [r4, #8]
   25b28:	beq	25c18 <ftello64@plt+0x14390>
   25b2c:	ldr	r2, [r8, #4]
   25b30:	ldr	r1, [r8, #8]
   25b34:	b	25b84 <ftello64@plt+0x142fc>
   25b38:	cmp	sl, #0
   25b3c:	beq	25b90 <ftello64@plt+0x14308>
   25b40:	ldr	r0, [sl, #4]
   25b44:	cmp	r0, #1
   25b48:	blt	25b90 <ftello64@plt+0x14308>
   25b4c:	ldr	r1, [sp, #16]
   25b50:	str	r0, [r1, #4]
   25b54:	ldr	r1, [sl, #4]
   25b58:	cmp	r1, #1
   25b5c:	blt	25b90 <ftello64@plt+0x14308>
   25b60:	ldr	r4, [sp, #16]
   25b64:	str	r0, [r4]
   25b68:	lsl	r0, r0, #2
   25b6c:	bl	2ce24 <ftello64@plt+0x1b59c>
   25b70:	cmp	r0, #0
   25b74:	str	r0, [r4, #8]
   25b78:	beq	25c18 <ftello64@plt+0x14390>
   25b7c:	ldr	r2, [sl, #4]
   25b80:	ldr	r1, [sl, #8]
   25b84:	lsl	r2, r2, #2
   25b88:	bl	1157c <memcpy@plt>
   25b8c:	b	25c0c <ftello64@plt+0x14384>
   25b90:	ldr	r1, [sp, #16]
   25b94:	mov	r0, #0
   25b98:	str	r0, [r1]
   25b9c:	str	r0, [r1, #4]
   25ba0:	str	r0, [r1, #8]
   25ba4:	sub	sp, fp, #28
   25ba8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25bac:	mov	r4, #0
   25bb0:	cmp	r1, #0
   25bb4:	beq	25c04 <ftello64@plt+0x1437c>
   25bb8:	ldr	r1, [sl, #8]
   25bbc:	sub	r2, r9, r7
   25bc0:	add	r0, r0, r4, lsl #2
   25bc4:	lsl	r2, r2, #2
   25bc8:	add	r1, r1, r7, lsl #2
   25bcc:	bl	1157c <memcpy@plt>
   25bd0:	sub	r0, r4, r7
   25bd4:	add	r4, r0, r9
   25bd8:	b	25c04 <ftello64@plt+0x1437c>
   25bdc:	ldr	r1, [r8, #8]
   25be0:	add	r0, r0, r4, lsl #2
   25be4:	add	r1, r1, r2, lsl #2
   25be8:	sub	r2, lr, r2
   25bec:	lsl	r2, r2, #2
   25bf0:	bl	1157c <memcpy@plt>
   25bf4:	ldr	r0, [r8, #4]
   25bf8:	ldr	r1, [sp, #8]
   25bfc:	add	r0, r0, r1
   25c00:	add	r4, r0, r4
   25c04:	ldr	r0, [sp, #16]
   25c08:	str	r4, [r0, #4]
   25c0c:	mov	r0, #0
   25c10:	sub	sp, fp, #28
   25c14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25c18:	ldr	r1, [sp, #16]
   25c1c:	mov	r0, #0
   25c20:	str	r0, [r1]
   25c24:	str	r0, [r1, #4]
   25c28:	mov	r0, #12
   25c2c:	sub	sp, fp, #28
   25c30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25c34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25c38:	add	fp, sp, #28
   25c3c:	sub	sp, sp, #12
   25c40:	mov	r6, r2
   25c44:	mov	r7, r3
   25c48:	ldr	r2, [r2]
   25c4c:	mov	r4, r0
   25c50:	mov	r0, #8
   25c54:	mov	r8, r1
   25c58:	ldr	r9, [fp, #8]
   25c5c:	ldr	r3, [r6, #4]
   25c60:	str	r0, [sp, #8]
   25c64:	add	r1, r6, #8
   25c68:	mov	r0, r4
   25c6c:	stm	sp, {r7, r9}
   25c70:	bl	25dfc <ftello64@plt+0x14574>
   25c74:	mov	r5, r0
   25c78:	cmp	r0, #0
   25c7c:	beq	25c8c <ftello64@plt+0x14404>
   25c80:	mov	r0, r5
   25c84:	sub	sp, fp, #28
   25c88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25c8c:	ldr	r0, [r4, #108]	; 0x6c
   25c90:	ldr	r1, [r4, #112]	; 0x70
   25c94:	ldr	sl, [r6, #4]
   25c98:	ldr	r5, [r8]
   25c9c:	cmp	r0, r1
   25ca0:	blt	25cf0 <ftello64@plt+0x14468>
   25ca4:	ldr	r0, [r4, #116]	; 0x74
   25ca8:	add	r1, r1, r1, lsl #1
   25cac:	lsl	r1, r1, #4
   25cb0:	bl	2ce54 <ftello64@plt+0x1b5cc>
   25cb4:	cmp	r0, #0
   25cb8:	beq	25dec <ftello64@plt+0x14564>
   25cbc:	str	r0, [r4, #116]	; 0x74
   25cc0:	ldr	r1, [r4, #108]	; 0x6c
   25cc4:	ldr	r2, [r4, #112]	; 0x70
   25cc8:	add	r1, r1, r1, lsl #1
   25ccc:	add	r0, r0, r1, lsl #3
   25cd0:	add	r1, r2, r2, lsl #1
   25cd4:	lsl	r2, r1, #3
   25cd8:	mov	r1, #0
   25cdc:	bl	11768 <memset@plt>
   25ce0:	ldr	r1, [r4, #112]	; 0x70
   25ce4:	ldr	r0, [r4, #108]	; 0x6c
   25ce8:	lsl	r1, r1, #1
   25cec:	str	r1, [r4, #112]	; 0x70
   25cf0:	ldr	r1, [r4, #116]	; 0x74
   25cf4:	cmp	r0, #1
   25cf8:	blt	25d18 <ftello64@plt+0x14490>
   25cfc:	sub	r2, r0, #1
   25d00:	add	r2, r2, r2, lsl #1
   25d04:	add	r2, r1, r2, lsl #3
   25d08:	ldr	r3, [r2, #4]
   25d0c:	cmp	r3, r9
   25d10:	moveq	r3, #1
   25d14:	strbeq	r3, [r2, #20]
   25d18:	add	r2, r0, r0, lsl #1
   25d1c:	cmp	sl, r5
   25d20:	mov	r3, #0
   25d24:	mov	ip, #0
   25d28:	add	r0, r0, #1
   25d2c:	mvneq	r3, #0
   25d30:	str	r7, [r1, r2, lsl #3]!
   25d34:	str	r9, [r1, #4]
   25d38:	str	r5, [r1, #8]
   25d3c:	str	sl, [r1, #12]
   25d40:	str	r3, [r1, #16]
   25d44:	str	r0, [r4, #108]	; 0x6c
   25d48:	strb	ip, [r1, #20]
   25d4c:	sub	r0, sl, r5
   25d50:	ldr	r1, [r4, #120]	; 0x78
   25d54:	cmp	r1, r0
   25d58:	strlt	r0, [r4, #120]	; 0x78
   25d5c:	ldr	r0, [r6, #4]
   25d60:	ldr	r1, [r8]
   25d64:	ldr	r7, [r4, #104]	; 0x68
   25d68:	add	r0, r0, r9
   25d6c:	sub	r6, r0, r1
   25d70:	ldr	r0, [r4, #36]	; 0x24
   25d74:	cmp	r0, r6
   25d78:	bgt	25d88 <ftello64@plt+0x14500>
   25d7c:	ldr	r1, [r4, #48]	; 0x30
   25d80:	cmp	r0, r1
   25d84:	blt	25da0 <ftello64@plt+0x14518>
   25d88:	ldr	r0, [r4, #28]
   25d8c:	cmp	r0, r6
   25d90:	bgt	25db8 <ftello64@plt+0x14530>
   25d94:	ldr	r1, [r4, #48]	; 0x30
   25d98:	cmp	r0, r1
   25d9c:	bge	25db8 <ftello64@plt+0x14530>
   25da0:	add	r1, r6, #1
   25da4:	mov	r0, r4
   25da8:	bl	255a0 <ftello64@plt+0x13d18>
   25dac:	mov	r5, r0
   25db0:	cmp	r0, #0
   25db4:	bne	25c80 <ftello64@plt+0x143f8>
   25db8:	mov	r5, #0
   25dbc:	cmp	r6, r7
   25dc0:	ble	25c80 <ftello64@plt+0x143f8>
   25dc4:	sub	r0, r6, r7
   25dc8:	mov	r1, #0
   25dcc:	mov	r5, #0
   25dd0:	lsl	r2, r0, #2
   25dd4:	ldr	r0, [r4, #100]	; 0x64
   25dd8:	add	r0, r0, r7, lsl #2
   25ddc:	add	r0, r0, #4
   25de0:	bl	11768 <memset@plt>
   25de4:	str	r6, [r4, #104]	; 0x68
   25de8:	b	25c80 <ftello64@plt+0x143f8>
   25dec:	ldr	r0, [r4, #116]	; 0x74
   25df0:	bl	15df0 <ftello64@plt+0x4568>
   25df4:	mov	r5, #12
   25df8:	b	25c80 <ftello64@plt+0x143f8>
   25dfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25e00:	add	fp, sp, #28
   25e04:	sub	sp, sp, #84	; 0x54
   25e08:	ldr	r7, [r0, #84]	; 0x54
   25e0c:	mov	ip, r1
   25e10:	mov	r1, #0
   25e14:	mov	lr, r2
   25e18:	mov	r9, r3
   25e1c:	str	r0, [sp, #44]	; 0x2c
   25e20:	str	r1, [fp, #-52]	; 0xffffffcc
   25e24:	ldr	r4, [ip, #4]
   25e28:	ldr	r1, [r7]
   25e2c:	str	r7, [sp, #24]
   25e30:	ldr	sl, [r1, r2, lsl #3]
   25e34:	ldr	r1, [r0, #120]	; 0x78
   25e38:	ldr	r2, [fp, #12]
   25e3c:	add	r2, r1, r2
   25e40:	cmp	r4, r2
   25e44:	str	sl, [sp, #20]
   25e48:	ble	26758 <ftello64@plt+0x14ed0>
   25e4c:	ldr	r2, [r0, #100]	; 0x64
   25e50:	ldr	r5, [ip]
   25e54:	ldr	r4, [r0, #40]	; 0x28
   25e58:	ldr	r1, [r0, #88]	; 0x58
   25e5c:	str	r2, [sp, #8]
   25e60:	ldr	r2, [ip, #8]
   25e64:	cmp	r5, #0
   25e68:	str	r4, [sp, #12]
   25e6c:	moveq	r5, r9
   25e70:	cmp	r5, #0
   25e74:	str	r2, [r0, #100]	; 0x64
   25e78:	str	r5, [r0, #40]	; 0x28
   25e7c:	ble	267c8 <ftello64@plt+0x14f40>
   25e80:	ldr	r2, [r0, #48]	; 0x30
   25e84:	sub	r3, r5, #1
   25e88:	cmp	r2, r3
   25e8c:	beq	267d0 <ftello64@plt+0x14f48>
   25e90:	ldr	r1, [r0, #80]	; 0x50
   25e94:	cmp	r1, #2
   25e98:	blt	25ec4 <ftello64@plt+0x1463c>
   25e9c:	ldr	r1, [r0, #8]
   25ea0:	ldr	r6, [r1, r3, lsl #2]
   25ea4:	cmn	r6, #1
   25ea8:	bne	25ef4 <ftello64@plt+0x1466c>
   25eac:	sub	r3, r3, #1
   25eb0:	cmn	r3, #1
   25eb4:	bne	25ea0 <ftello64@plt+0x14618>
   25eb8:	ldr	r0, [sp, #44]	; 0x2c
   25ebc:	ldr	r8, [r0, #60]	; 0x3c
   25ec0:	b	25f24 <ftello64@plt+0x1469c>
   25ec4:	ldr	r1, [r0, #4]
   25ec8:	ldr	r2, [r0, #68]	; 0x44
   25ecc:	mov	r8, #1
   25ed0:	ldrb	r0, [r1, r3]
   25ed4:	ubfx	r1, r0, #5, #3
   25ed8:	ldr	r1, [r2, r1, lsl #2]
   25edc:	and	r2, r0, #31
   25ee0:	tst	r1, r8, lsl r2
   25ee4:	moveq	r8, #0
   25ee8:	cmpeq	r0, #10
   25eec:	bne	25f24 <ftello64@plt+0x1469c>
   25ef0:	b	25f10 <ftello64@plt+0x14688>
   25ef4:	ldr	r0, [sp, #44]	; 0x2c
   25ef8:	ldrb	r0, [r0, #78]	; 0x4e
   25efc:	cmp	r0, #0
   25f00:	bne	26804 <ftello64@plt+0x14f7c>
   25f04:	mov	r8, #0
   25f08:	cmp	r6, #10
   25f0c:	bne	25f24 <ftello64@plt+0x1469c>
   25f10:	ldr	r0, [sp, #44]	; 0x2c
   25f14:	ldrb	r0, [r0, #77]	; 0x4d
   25f18:	cmp	r0, #0
   25f1c:	movwne	r0, #1
   25f20:	lsl	r8, r0, #1
   25f24:	cmp	r5, r9
   25f28:	str	ip, [sp, #16]
   25f2c:	bne	25ff0 <ftello64@plt+0x14768>
   25f30:	mov	r0, #1
   25f34:	mov	r6, lr
   25f38:	str	r0, [sp, #52]	; 0x34
   25f3c:	str	r0, [sp, #48]	; 0x30
   25f40:	mov	r0, #4
   25f44:	bl	2ce24 <ftello64@plt+0x1b59c>
   25f48:	cmp	r0, #0
   25f4c:	str	r0, [sp, #56]	; 0x38
   25f50:	beq	267ec <ftello64@plt+0x14f64>
   25f54:	ldr	r3, [fp, #16]
   25f58:	str	r6, [r0]
   25f5c:	mov	r0, #0
   25f60:	add	r1, sp, #48	; 0x30
   25f64:	mov	r2, sl
   25f68:	str	r0, [fp, #-52]	; 0xffffffcc
   25f6c:	mov	r0, r7
   25f70:	bl	26840 <ftello64@plt+0x14fb8>
   25f74:	cmp	r0, #0
   25f78:	str	r0, [fp, #-52]	; 0xffffffcc
   25f7c:	bne	267dc <ftello64@plt+0x14f54>
   25f80:	ldr	r0, [sp, #52]	; 0x34
   25f84:	ldr	r9, [sp, #44]	; 0x2c
   25f88:	cmp	r0, #0
   25f8c:	beq	25fb8 <ftello64@plt+0x14730>
   25f90:	ldr	r0, [fp, #16]
   25f94:	ldr	r3, [sp, #20]
   25f98:	add	r1, sp, #48	; 0x30
   25f9c:	mov	r2, r5
   25fa0:	str	r0, [sp]
   25fa4:	mov	r0, r9
   25fa8:	bl	26978 <ftello64@plt+0x150f0>
   25fac:	cmp	r0, #0
   25fb0:	str	r0, [fp, #-52]	; 0xffffffcc
   25fb4:	bne	267dc <ftello64@plt+0x14f54>
   25fb8:	ldr	r1, [sp, #24]
   25fbc:	sub	r0, fp, #52	; 0x34
   25fc0:	add	r2, sp, #48	; 0x30
   25fc4:	mov	r3, r8
   25fc8:	bl	23a88 <ftello64@plt+0x12200>
   25fcc:	mov	r6, r0
   25fd0:	cmp	r0, #0
   25fd4:	bne	25fe4 <ftello64@plt+0x1475c>
   25fd8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   25fdc:	cmp	r0, #0
   25fe0:	bne	26734 <ftello64@plt+0x14eac>
   25fe4:	ldr	r0, [r9, #100]	; 0x64
   25fe8:	str	r6, [r0, r5, lsl #2]
   25fec:	b	26084 <ftello64@plt+0x147fc>
   25ff0:	ldr	r9, [sp, #44]	; 0x2c
   25ff4:	ldr	r0, [r9, #100]	; 0x64
   25ff8:	ldr	r6, [r0, r5, lsl #2]
   25ffc:	cmp	r6, #0
   26000:	beq	26024 <ftello64@plt+0x1479c>
   26004:	ldrb	r0, [r6, #52]	; 0x34
   26008:	tst	r0, #64	; 0x40
   2600c:	bne	26038 <ftello64@plt+0x147b0>
   26010:	mov	r0, #0
   26014:	str	r0, [sp, #52]	; 0x34
   26018:	str	r0, [sp, #48]	; 0x30
   2601c:	str	r0, [sp, #56]	; 0x38
   26020:	b	26084 <ftello64@plt+0x147fc>
   26024:	mov	r6, #0
   26028:	str	r6, [sp, #52]	; 0x34
   2602c:	str	r6, [sp, #48]	; 0x30
   26030:	str	r6, [sp, #56]	; 0x38
   26034:	b	26084 <ftello64@plt+0x147fc>
   26038:	ldr	r0, [r6, #8]
   2603c:	cmp	r0, #1
   26040:	str	r0, [sp, #52]	; 0x34
   26044:	blt	266f8 <ftello64@plt+0x14e70>
   26048:	str	r0, [sp, #48]	; 0x30
   2604c:	lsl	r0, r0, #2
   26050:	bl	2ce24 <ftello64@plt+0x1b59c>
   26054:	cmp	r0, #0
   26058:	str	r0, [sp, #56]	; 0x38
   2605c:	beq	267ec <ftello64@plt+0x14f64>
   26060:	ldr	r2, [r6, #8]
   26064:	ldr	r1, [r6, #12]
   26068:	lsl	r2, r2, #2
   2606c:	bl	1157c <memcpy@plt>
   26070:	ldrb	r0, [r6, #52]	; 0x34
   26074:	mov	r1, #0
   26078:	str	r1, [fp, #-52]	; 0xffffffcc
   2607c:	tst	r0, #64	; 0x40
   26080:	bne	25f90 <ftello64@plt+0x14708>
   26084:	ldr	r4, [fp, #12]
   26088:	cmp	r5, r4
   2608c:	bge	26650 <ftello64@plt+0x14dc8>
   26090:	ldr	r7, [sp, #24]
   26094:	ldr	sl, [sp, #20]
   26098:	ldr	r4, [fp, #16]
   2609c:	add	r8, sp, #48	; 0x30
   260a0:	mov	r0, #0
   260a4:	str	r6, [sp, #40]	; 0x28
   260a8:	b	260d8 <ftello64@plt+0x14850>
   260ac:	ldr	r1, [sp, #40]	; 0x28
   260b0:	ldr	r0, [r9, #100]	; 0x64
   260b4:	ldr	r5, [sp, #28]
   260b8:	str	r1, [r0, r5, lsl #2]
   260bc:	cmp	r1, #0
   260c0:	ldr	r1, [sp, #32]
   260c4:	mov	r0, #0
   260c8:	addeq	r0, r1, #1
   260cc:	ldr	r1, [fp, #12]
   260d0:	cmp	r5, r1
   260d4:	beq	2664c <ftello64@plt+0x14dc4>
   260d8:	str	r0, [sp, #32]
   260dc:	ldr	r0, [r9, #120]	; 0x78
   260e0:	ldr	r1, [sp, #32]
   260e4:	cmp	r1, r0
   260e8:	bgt	26650 <ftello64@plt+0x14dc8>
   260ec:	mov	r0, #0
   260f0:	add	r1, r5, #1
   260f4:	str	r0, [sp, #52]	; 0x34
   260f8:	str	r1, [sp, #28]
   260fc:	ldr	r0, [r9, #100]	; 0x64
   26100:	ldr	r0, [r0, r1, lsl #2]
   26104:	cmp	r0, #0
   26108:	beq	26124 <ftello64@plt+0x1489c>
   2610c:	add	r1, r0, #4
   26110:	mov	r0, r8
   26114:	bl	23788 <ftello64@plt+0x11f00>
   26118:	cmp	r0, #0
   2611c:	str	r0, [fp, #-52]	; 0xffffffcc
   26120:	bne	26734 <ftello64@plt+0x14eac>
   26124:	ldr	r1, [sp, #40]	; 0x28
   26128:	cmp	r1, #0
   2612c:	beq	26504 <ftello64@plt+0x14c7c>
   26130:	mov	r0, #0
   26134:	ldr	r8, [r9, #84]	; 0x54
   26138:	str	r0, [fp, #-32]	; 0xffffffe0
   2613c:	str	r0, [fp, #-44]	; 0xffffffd4
   26140:	str	r0, [fp, #-48]	; 0xffffffd0
   26144:	str	r0, [fp, #-40]	; 0xffffffd8
   26148:	ldr	r1, [r1, #20]
   2614c:	cmp	r1, #1
   26150:	blt	264f0 <ftello64@plt+0x14c68>
   26154:	ldr	r7, [sp, #40]	; 0x28
   26158:	mov	r4, #0
   2615c:	b	26190 <ftello64@plt+0x14908>
   26160:	ldr	r1, [sp, #52]	; 0x34
   26164:	cmp	r1, #0
   26168:	bne	2630c <ftello64@plt+0x14a84>
   2616c:	ldr	r0, [sp, #56]	; 0x38
   26170:	str	r6, [r0]
   26174:	ldr	r0, [sp, #52]	; 0x34
   26178:	add	r0, r0, #1
   2617c:	str	r0, [sp, #52]	; 0x34
   26180:	ldr	r0, [r7, #20]
   26184:	add	r4, r4, #1
   26188:	cmp	r4, r0
   2618c:	bge	264e4 <ftello64@plt+0x14c5c>
   26190:	ldr	r0, [r7, #24]
   26194:	ldr	sl, [r0, r4, lsl #2]
   26198:	ldr	r0, [r8]
   2619c:	add	r1, r0, sl, lsl #3
   261a0:	ldrb	r1, [r1, #6]
   261a4:	tst	r1, #16
   261a8:	beq	262b8 <ftello64@plt+0x14a30>
   261ac:	mov	r0, r8
   261b0:	mov	r1, sl
   261b4:	mov	r2, r9
   261b8:	mov	r3, r5
   261bc:	bl	27358 <ftello64@plt+0x15ad0>
   261c0:	mov	r9, r0
   261c4:	cmp	r0, #2
   261c8:	blt	262a4 <ftello64@plt+0x14a1c>
   261cc:	ldr	r0, [sp, #44]	; 0x2c
   261d0:	ldr	r1, [r8, #12]
   261d4:	add	r6, r9, r5
   261d8:	ldr	r0, [r0, #100]	; 0x64
   261dc:	ldr	r1, [r1, sl, lsl #2]
   261e0:	ldr	r0, [r0, r6, lsl #2]
   261e4:	str	r1, [sp, #36]	; 0x24
   261e8:	mov	r1, #0
   261ec:	str	r1, [fp, #-44]	; 0xffffffd4
   261f0:	cmp	r0, #0
   261f4:	beq	26210 <ftello64@plt+0x14988>
   261f8:	add	r1, r0, #4
   261fc:	sub	r0, fp, #48	; 0x30
   26200:	bl	23788 <ftello64@plt+0x11f00>
   26204:	cmp	r0, #0
   26208:	str	r0, [fp, #-32]	; 0xffffffe0
   2620c:	bne	26724 <ftello64@plt+0x14e9c>
   26210:	ldr	r2, [fp, #-48]	; 0xffffffd0
   26214:	cmp	r2, #0
   26218:	beq	26244 <ftello64@plt+0x149bc>
   2621c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   26220:	ldr	r7, [sp, #36]	; 0x24
   26224:	cmp	r1, #0
   26228:	bne	263f4 <ftello64@plt+0x14b6c>
   2622c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   26230:	str	r7, [r0]
   26234:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26238:	add	r0, r0, #1
   2623c:	str	r0, [fp, #-44]	; 0xffffffd4
   26240:	b	2626c <ftello64@plt+0x149e4>
   26244:	mov	r0, #1
   26248:	str	r0, [fp, #-44]	; 0xffffffd4
   2624c:	str	r0, [fp, #-48]	; 0xffffffd0
   26250:	mov	r0, #4
   26254:	bl	2ce24 <ftello64@plt+0x1b59c>
   26258:	ldr	r1, [sp, #36]	; 0x24
   2625c:	cmp	r0, #0
   26260:	str	r0, [fp, #-40]	; 0xffffffd8
   26264:	beq	26744 <ftello64@plt+0x14ebc>
   26268:	str	r1, [r0]
   2626c:	sub	r0, fp, #32
   26270:	mov	r1, r8
   26274:	sub	r2, fp, #48	; 0x30
   26278:	bl	27040 <ftello64@plt+0x157b8>
   2627c:	ldr	r2, [sp, #44]	; 0x2c
   26280:	ldr	r1, [r2, #100]	; 0x64
   26284:	str	r0, [r1, r6, lsl #2]
   26288:	ldr	r0, [r2, #100]	; 0x64
   2628c:	ldr	r0, [r0, r6, lsl #2]
   26290:	cmp	r0, #0
   26294:	bne	262a4 <ftello64@plt+0x14a1c>
   26298:	ldr	r7, [fp, #-32]	; 0xffffffe0
   2629c:	cmp	r7, #0
   262a0:	bne	26728 <ftello64@plt+0x14ea0>
   262a4:	cmp	r9, #0
   262a8:	ldr	r9, [sp, #44]	; 0x2c
   262ac:	ldr	r7, [sp, #40]	; 0x28
   262b0:	bne	262d0 <ftello64@plt+0x14a48>
   262b4:	ldr	r0, [r8]
   262b8:	add	r1, r0, sl, lsl #3
   262bc:	mov	r0, r9
   262c0:	mov	r2, r5
   262c4:	bl	276bc <ftello64@plt+0x15e34>
   262c8:	cmp	r0, #0
   262cc:	beq	26180 <ftello64@plt+0x148f8>
   262d0:	ldr	r0, [r8, #12]
   262d4:	ldr	r2, [sp, #48]	; 0x30
   262d8:	ldr	r6, [r0, sl, lsl #2]
   262dc:	cmp	r2, #0
   262e0:	bne	26160 <ftello64@plt+0x148d8>
   262e4:	mov	r0, #1
   262e8:	str	r0, [sp, #52]	; 0x34
   262ec:	str	r0, [sp, #48]	; 0x30
   262f0:	mov	r0, #4
   262f4:	bl	2ce24 <ftello64@plt+0x1b59c>
   262f8:	cmp	r0, #0
   262fc:	str	r0, [sp, #56]	; 0x38
   26300:	beq	26710 <ftello64@plt+0x14e88>
   26304:	str	r6, [r0]
   26308:	b	26180 <ftello64@plt+0x148f8>
   2630c:	cmp	r2, r1
   26310:	bne	2633c <ftello64@plt+0x14ab4>
   26314:	lsl	r0, r2, #1
   26318:	lsl	r1, r2, #3
   2631c:	str	r0, [sp, #48]	; 0x30
   26320:	ldr	r0, [sp, #56]	; 0x38
   26324:	bl	2ce54 <ftello64@plt+0x1b5cc>
   26328:	cmp	r0, #0
   2632c:	beq	2671c <ftello64@plt+0x14e94>
   26330:	str	r0, [sp, #56]	; 0x38
   26334:	ldr	r1, [sp, #52]	; 0x34
   26338:	b	26340 <ftello64@plt+0x14ab8>
   2633c:	ldr	r0, [sp, #56]	; 0x38
   26340:	ldr	r2, [r0]
   26344:	cmp	r2, r6
   26348:	ble	263bc <ftello64@plt+0x14b34>
   2634c:	cmp	r1, #1
   26350:	blt	263ec <ftello64@plt+0x14b64>
   26354:	ands	r7, r1, #3
   26358:	sub	ip, r1, #1
   2635c:	beq	26380 <ftello64@plt+0x14af8>
   26360:	add	lr, r0, r1, lsl #2
   26364:	mov	r3, lr
   26368:	ldr	r2, [r3, #-4]!
   2636c:	subs	r7, r7, #1
   26370:	sub	r1, r1, #1
   26374:	str	r2, [lr]
   26378:	mov	lr, r3
   2637c:	bne	26368 <ftello64@plt+0x14ae0>
   26380:	cmp	ip, #3
   26384:	bcc	263b0 <ftello64@plt+0x14b28>
   26388:	add	r2, r0, r1, lsl #2
   2638c:	sub	r2, r2, #8
   26390:	sub	lr, r2, #8
   26394:	sub	r1, r1, #4
   26398:	sub	sl, r2, #4
   2639c:	sub	r2, r2, #16
   263a0:	ldm	lr, {r3, r7, ip, lr}
   263a4:	cmp	r1, #0
   263a8:	stm	sl, {r3, r7, ip, lr}
   263ac:	bgt	26390 <ftello64@plt+0x14b08>
   263b0:	ldr	r7, [sp, #40]	; 0x28
   263b4:	mov	r1, #0
   263b8:	b	263ec <ftello64@plt+0x14b64>
   263bc:	add	r2, r0, r1, lsl #2
   263c0:	ldr	r3, [r2, #-4]
   263c4:	cmp	r3, r6
   263c8:	ble	263ec <ftello64@plt+0x14b64>
   263cc:	sub	r1, r1, #2
   263d0:	str	r3, [r2]
   263d4:	sub	r1, r1, #1
   263d8:	ldr	r3, [r2, #-8]
   263dc:	sub	r2, r2, #4
   263e0:	cmp	r3, r6
   263e4:	bgt	263d0 <ftello64@plt+0x14b48>
   263e8:	add	r1, r1, #2
   263ec:	str	r6, [r0, r1, lsl #2]
   263f0:	b	26174 <ftello64@plt+0x148ec>
   263f4:	cmp	r2, r1
   263f8:	bne	26424 <ftello64@plt+0x14b9c>
   263fc:	lsl	r0, r2, #1
   26400:	lsl	r1, r2, #3
   26404:	str	r0, [fp, #-48]	; 0xffffffd0
   26408:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2640c:	bl	2ce54 <ftello64@plt+0x1b5cc>
   26410:	cmp	r0, #0
   26414:	beq	2671c <ftello64@plt+0x14e94>
   26418:	str	r0, [fp, #-40]	; 0xffffffd8
   2641c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   26420:	b	26428 <ftello64@plt+0x14ba0>
   26424:	ldr	r0, [fp, #-40]	; 0xffffffd8
   26428:	ldr	r2, [r0]
   2642c:	cmp	r2, r7
   26430:	ble	264ac <ftello64@plt+0x14c24>
   26434:	cmp	r1, #1
   26438:	blt	264dc <ftello64@plt+0x14c54>
   2643c:	ands	r3, r1, #3
   26440:	sub	ip, r1, #1
   26444:	beq	26468 <ftello64@plt+0x14be0>
   26448:	add	lr, r0, r1, lsl #2
   2644c:	mov	r7, lr
   26450:	ldr	r2, [r7, #-4]!
   26454:	subs	r3, r3, #1
   26458:	sub	r1, r1, #1
   2645c:	str	r2, [lr]
   26460:	mov	lr, r7
   26464:	bne	26450 <ftello64@plt+0x14bc8>
   26468:	cmp	ip, #3
   2646c:	bcc	264a0 <ftello64@plt+0x14c18>
   26470:	add	r2, r0, r1, lsl #2
   26474:	sub	r2, r2, #8
   26478:	sub	lr, r2, #8
   2647c:	sub	r1, r1, #4
   26480:	ldm	lr, {r3, r7, ip, lr}
   26484:	cmp	r1, #0
   26488:	str	r3, [r2, #-4]
   2648c:	str	r7, [r2]
   26490:	str	ip, [r2, #4]
   26494:	str	lr, [r2, #8]
   26498:	sub	r2, r2, #16
   2649c:	bgt	26478 <ftello64@plt+0x14bf0>
   264a0:	ldr	r7, [sp, #36]	; 0x24
   264a4:	mov	r1, #0
   264a8:	b	264dc <ftello64@plt+0x14c54>
   264ac:	add	r2, r0, r1, lsl #2
   264b0:	ldr	r3, [r2, #-4]
   264b4:	cmp	r3, r7
   264b8:	ble	264dc <ftello64@plt+0x14c54>
   264bc:	sub	r1, r1, #2
   264c0:	str	r3, [r2]
   264c4:	sub	r1, r1, #1
   264c8:	ldr	r3, [r2, #-8]
   264cc:	sub	r2, r2, #4
   264d0:	cmp	r3, r7
   264d4:	bgt	264c0 <ftello64@plt+0x14c38>
   264d8:	add	r1, r1, #2
   264dc:	str	r7, [r0, r1, lsl #2]
   264e0:	b	26234 <ftello64@plt+0x149ac>
   264e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   264e8:	ldr	r7, [sp, #24]
   264ec:	ldr	sl, [sp, #20]
   264f0:	bl	15df0 <ftello64@plt+0x4568>
   264f4:	ldr	r4, [fp, #16]
   264f8:	mov	r0, #0
   264fc:	add	r8, sp, #48	; 0x30
   26500:	str	r0, [fp, #-52]	; 0xffffffcc
   26504:	ldr	r0, [sp, #52]	; 0x34
   26508:	cmp	r0, #0
   2650c:	beq	26554 <ftello64@plt+0x14ccc>
   26510:	mov	r0, r7
   26514:	mov	r1, r8
   26518:	mov	r2, sl
   2651c:	mov	r3, r4
   26520:	bl	26840 <ftello64@plt+0x14fb8>
   26524:	cmp	r0, #0
   26528:	str	r0, [fp, #-52]	; 0xffffffcc
   2652c:	bne	26734 <ftello64@plt+0x14eac>
   26530:	ldr	r2, [sp, #28]
   26534:	mov	r0, r9
   26538:	mov	r1, r8
   2653c:	mov	r3, sl
   26540:	str	r4, [sp]
   26544:	bl	26978 <ftello64@plt+0x150f0>
   26548:	cmp	r0, #0
   2654c:	str	r0, [fp, #-52]	; 0xffffffcc
   26550:	bne	26734 <ftello64@plt+0x14eac>
   26554:	cmn	r5, #1
   26558:	ble	26590 <ftello64@plt+0x14d08>
   2655c:	ldr	r0, [r9, #48]	; 0x30
   26560:	cmp	r0, r5
   26564:	beq	2661c <ftello64@plt+0x14d94>
   26568:	ldr	r0, [r9, #80]	; 0x50
   2656c:	cmp	r0, #2
   26570:	blt	26598 <ftello64@plt+0x14d10>
   26574:	ldr	r0, [r9, #8]
   26578:	ldr	r6, [r0, r5, lsl #2]
   2657c:	cmn	r6, #1
   26580:	bne	265c8 <ftello64@plt+0x14d40>
   26584:	sub	r5, r5, #1
   26588:	cmn	r5, #1
   2658c:	bne	26578 <ftello64@plt+0x14cf0>
   26590:	ldr	r3, [r9, #60]	; 0x3c
   26594:	b	265f0 <ftello64@plt+0x14d68>
   26598:	ldr	r0, [r9, #4]
   2659c:	ldr	r1, [r9, #68]	; 0x44
   265a0:	mov	r3, #1
   265a4:	ldrb	r0, [r0, r5]
   265a8:	ubfx	r2, r0, #5, #3
   265ac:	ldr	r1, [r1, r2, lsl #2]
   265b0:	and	r2, r0, #31
   265b4:	tst	r1, r3, lsl r2
   265b8:	moveq	r3, #0
   265bc:	cmpeq	r0, #10
   265c0:	bne	265f0 <ftello64@plt+0x14d68>
   265c4:	b	265e0 <ftello64@plt+0x14d58>
   265c8:	ldrb	r0, [r9, #78]	; 0x4e
   265cc:	cmp	r0, #0
   265d0:	bne	2662c <ftello64@plt+0x14da4>
   265d4:	mov	r3, #0
   265d8:	cmp	r6, #10
   265dc:	bne	265f0 <ftello64@plt+0x14d68>
   265e0:	ldrb	r0, [r9, #77]	; 0x4d
   265e4:	cmp	r0, #0
   265e8:	movwne	r0, #1
   265ec:	lsl	r3, r0, #1
   265f0:	sub	r0, fp, #52	; 0x34
   265f4:	mov	r1, r7
   265f8:	mov	r2, r8
   265fc:	bl	23a88 <ftello64@plt+0x12200>
   26600:	cmp	r0, #0
   26604:	str	r0, [sp, #40]	; 0x28
   26608:	bne	260ac <ftello64@plt+0x14824>
   2660c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   26610:	cmp	r0, #0
   26614:	beq	260ac <ftello64@plt+0x14824>
   26618:	b	26734 <ftello64@plt+0x14eac>
   2661c:	ldr	r0, [r9, #88]	; 0x58
   26620:	and	r0, r0, #2
   26624:	eor	r3, r0, #10
   26628:	b	265f0 <ftello64@plt+0x14d68>
   2662c:	mov	r0, r6
   26630:	bl	11738 <iswalnum@plt>
   26634:	mov	r3, #1
   26638:	cmp	r6, #95	; 0x5f
   2663c:	beq	265f0 <ftello64@plt+0x14d68>
   26640:	cmp	r0, #0
   26644:	beq	265d4 <ftello64@plt+0x14d4c>
   26648:	b	265f0 <ftello64@plt+0x14d68>
   2664c:	ldr	r5, [fp, #12]
   26650:	ldr	r0, [sp, #56]	; 0x38
   26654:	bl	15df0 <ftello64@plt+0x4568>
   26658:	ldr	r0, [r9, #100]	; 0x64
   2665c:	ldr	r1, [fp, #12]
   26660:	mov	sl, #1
   26664:	ldr	r1, [r0, r1, lsl #2]
   26668:	ldr	r0, [sp, #16]
   2666c:	str	r5, [r0]
   26670:	ldr	r0, [sp, #12]
   26674:	cmp	r1, #0
   26678:	addne	r1, r1, #4
   2667c:	str	r0, [r9, #40]	; 0x28
   26680:	ldr	r0, [sp, #8]
   26684:	str	r0, [r9, #100]	; 0x64
   26688:	beq	266ec <ftello64@plt+0x14e64>
   2668c:	ldr	r2, [r1, #4]
   26690:	cmp	r2, #1
   26694:	blt	266e8 <ftello64@plt+0x14e60>
   26698:	ldr	r0, [fp, #8]
   2669c:	ldr	r1, [r1, #8]
   266a0:	subs	r2, r2, #1
   266a4:	mov	sl, #0
   266a8:	mov	r3, #0
   266ac:	beq	266d8 <ftello64@plt+0x14e50>
   266b0:	mov	r3, #0
   266b4:	mov	r7, #1
   266b8:	add	r5, r3, r2
   266bc:	lsr	r4, r5, #1
   266c0:	ldr	r6, [r1, r4, lsl #2]
   266c4:	cmp	r6, r0
   266c8:	addlt	r3, r7, r5, lsr #1
   266cc:	movge	r2, r4
   266d0:	cmp	r3, r2
   266d4:	bcc	266b8 <ftello64@plt+0x14e30>
   266d8:	ldr	r1, [r1, r3, lsl #2]
   266dc:	cmp	r1, r0
   266e0:	movne	sl, #1
   266e4:	b	266ec <ftello64@plt+0x14e64>
   266e8:	mov	sl, #1
   266ec:	mov	r0, sl
   266f0:	sub	sp, fp, #28
   266f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   266f8:	mov	r0, #0
   266fc:	str	r0, [sp, #52]	; 0x34
   26700:	str	r0, [sp, #48]	; 0x30
   26704:	str	r0, [sp, #56]	; 0x38
   26708:	str	r0, [fp, #-52]	; 0xffffffcc
   2670c:	b	25fb8 <ftello64@plt+0x14730>
   26710:	mov	r0, #0
   26714:	str	r0, [sp, #48]	; 0x30
   26718:	str	r0, [sp, #52]	; 0x34
   2671c:	mov	r7, #12
   26720:	b	26728 <ftello64@plt+0x14ea0>
   26724:	mov	r7, r0
   26728:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2672c:	bl	15df0 <ftello64@plt+0x4568>
   26730:	str	r7, [fp, #-52]	; 0xffffffcc
   26734:	ldr	r0, [sp, #56]	; 0x38
   26738:	bl	15df0 <ftello64@plt+0x4568>
   2673c:	ldr	sl, [fp, #-52]	; 0xffffffcc
   26740:	b	266ec <ftello64@plt+0x14e64>
   26744:	mov	r0, #0
   26748:	mov	r7, #12
   2674c:	str	r0, [fp, #-48]	; 0xffffffd0
   26750:	str	r0, [fp, #-44]	; 0xffffffd4
   26754:	b	2672c <ftello64@plt+0x14ea4>
   26758:	mvn	r1, #-2147483648	; 0x80000000
   2675c:	mov	sl, #12
   26760:	sub	r1, r1, r4
   26764:	cmp	r1, r2
   26768:	ble	266ec <ftello64@plt+0x14e64>
   2676c:	add	r8, r2, #1
   26770:	str	lr, [sp, #40]	; 0x28
   26774:	add	r5, r8, r4
   26778:	cmn	r5, #-1073741823	; 0xc0000001
   2677c:	bhi	266ec <ftello64@plt+0x14e64>
   26780:	ldr	r0, [ip, #8]
   26784:	lsl	r1, r5, #2
   26788:	mov	r6, ip
   2678c:	bl	2ce54 <ftello64@plt+0x1b5cc>
   26790:	cmp	r0, #0
   26794:	beq	266ec <ftello64@plt+0x14e64>
   26798:	str	r5, [r6, #4]
   2679c:	str	r0, [r6, #8]
   267a0:	add	r0, r0, r4, lsl #2
   267a4:	lsl	r2, r8, #2
   267a8:	mov	r1, #0
   267ac:	bl	11768 <memset@plt>
   267b0:	ldr	r0, [sp, #44]	; 0x2c
   267b4:	ldr	r7, [sp, #24]
   267b8:	ldr	sl, [sp, #20]
   267bc:	ldr	lr, [sp, #40]	; 0x28
   267c0:	mov	ip, r6
   267c4:	b	25e4c <ftello64@plt+0x145c4>
   267c8:	ldr	r8, [r0, #60]	; 0x3c
   267cc:	b	25f24 <ftello64@plt+0x1469c>
   267d0:	and	r0, r1, #2
   267d4:	eor	r8, r0, #10
   267d8:	b	25f24 <ftello64@plt+0x1469c>
   267dc:	mov	sl, r0
   267e0:	ldr	r0, [sp, #56]	; 0x38
   267e4:	bl	15df0 <ftello64@plt+0x4568>
   267e8:	b	266ec <ftello64@plt+0x14e64>
   267ec:	mov	r0, #0
   267f0:	mov	sl, #12
   267f4:	str	r0, [sp, #48]	; 0x30
   267f8:	str	r0, [sp, #52]	; 0x34
   267fc:	str	sl, [fp, #-52]	; 0xffffffcc
   26800:	b	266ec <ftello64@plt+0x14e64>
   26804:	mov	r0, r6
   26808:	str	lr, [sp, #40]	; 0x28
   2680c:	mov	r4, ip
   26810:	bl	11738 <iswalnum@plt>
   26814:	mov	r8, #1
   26818:	cmp	r6, #95	; 0x5f
   2681c:	beq	26834 <ftello64@plt+0x14fac>
   26820:	ldr	lr, [sp, #40]	; 0x28
   26824:	cmp	r0, #0
   26828:	mov	ip, r4
   2682c:	beq	25f04 <ftello64@plt+0x1467c>
   26830:	b	25f24 <ftello64@plt+0x1469c>
   26834:	ldr	lr, [sp, #40]	; 0x28
   26838:	mov	ip, r4
   2683c:	b	25f24 <ftello64@plt+0x1469c>
   26840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26844:	add	fp, sp, #28
   26848:	sub	sp, sp, #20
   2684c:	str	r0, [sp, #4]
   26850:	ldr	r0, [r1, #4]
   26854:	mov	sl, r1
   26858:	mov	r1, #0
   2685c:	mov	r5, r3
   26860:	mov	r8, r2
   26864:	str	r1, [sp, #12]
   26868:	str	r0, [sp, #8]
   2686c:	lsl	r0, r0, #2
   26870:	bl	2ce24 <ftello64@plt+0x1b59c>
   26874:	cmp	r0, #0
   26878:	str	r0, [sp, #16]
   2687c:	beq	26970 <ftello64@plt+0x150e8>
   26880:	ldr	r0, [sl, #4]
   26884:	cmp	r0, #1
   26888:	blt	26938 <ftello64@plt+0x150b0>
   2688c:	mov	r9, #0
   26890:	ldr	r0, [sl, #8]
   26894:	ldr	r1, [sp, #4]
   26898:	ldr	r2, [r0, r9, lsl #2]
   2689c:	ldr	r1, [r1, #24]
   268a0:	add	r0, r2, r2, lsl #1
   268a4:	add	r1, r1, r0, lsl #2
   268a8:	ldr	r0, [r1, #4]
   268ac:	cmp	r0, #1
   268b0:	blt	26918 <ftello64@plt+0x15090>
   268b4:	ldr	r7, [sp, #4]
   268b8:	ldr	r3, [r1, #8]
   268bc:	ldr	r7, [r7]
   268c0:	b	268d0 <ftello64@plt+0x15048>
   268c4:	add	r3, r3, #4
   268c8:	subs	r0, r0, #1
   268cc:	beq	26918 <ftello64@plt+0x15090>
   268d0:	ldr	r6, [r3]
   268d4:	add	r4, r7, r6, lsl #3
   268d8:	ldrb	r4, [r4, #4]
   268dc:	cmp	r4, r5
   268e0:	bne	268c4 <ftello64@plt+0x1503c>
   268e4:	ldr	r4, [r7, r6, lsl #3]
   268e8:	cmp	r4, r8
   268ec:	bne	268c4 <ftello64@plt+0x1503c>
   268f0:	cmn	r6, #1
   268f4:	beq	26918 <ftello64@plt+0x15090>
   268f8:	ldr	r0, [sp, #4]
   268fc:	add	r1, sp, #8
   26900:	mov	r3, r8
   26904:	str	r5, [sp]
   26908:	bl	26f08 <ftello64@plt+0x15680>
   2690c:	cmp	r0, #0
   26910:	beq	26928 <ftello64@plt+0x150a0>
   26914:	b	26960 <ftello64@plt+0x150d8>
   26918:	add	r0, sp, #8
   2691c:	bl	23788 <ftello64@plt+0x11f00>
   26920:	cmp	r0, #0
   26924:	bne	26960 <ftello64@plt+0x150d8>
   26928:	ldr	r0, [sl, #4]
   2692c:	add	r9, r9, #1
   26930:	cmp	r9, r0
   26934:	blt	26890 <ftello64@plt+0x15008>
   26938:	ldr	r0, [sl, #8]
   2693c:	bl	15df0 <ftello64@plt+0x4568>
   26940:	vldr	d16, [sp, #8]
   26944:	ldr	r0, [sp, #16]
   26948:	mov	r7, #0
   2694c:	str	r0, [sl, #8]
   26950:	vstr	d16, [sl]
   26954:	mov	r0, r7
   26958:	sub	sp, fp, #28
   2695c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26960:	mov	r7, r0
   26964:	ldr	r0, [sp, #16]
   26968:	bl	15df0 <ftello64@plt+0x4568>
   2696c:	b	26954 <ftello64@plt+0x150cc>
   26970:	mov	r7, #12
   26974:	b	26954 <ftello64@plt+0x150cc>
   26978:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2697c:	add	fp, sp, #28
   26980:	sub	sp, sp, #52	; 0x34
   26984:	ldr	ip, [r0, #108]	; 0x6c
   26988:	mov	lr, r1
   2698c:	ldr	r1, [r0, #84]	; 0x54
   26990:	str	r0, [sp, #24]
   26994:	mov	sl, r2
   26998:	mov	r8, #0
   2699c:	mov	r0, #0
   269a0:	cmp	ip, #1
   269a4:	str	r1, [sp, #28]
   269a8:	blt	269ec <ftello64@plt+0x15164>
   269ac:	ldr	r0, [sp, #24]
   269b0:	mov	r7, #1
   269b4:	mov	r1, ip
   269b8:	ldr	r2, [r0, #116]	; 0x74
   269bc:	mov	r0, #0
   269c0:	add	r6, r1, r0
   269c4:	add	r6, r6, r6, lsr #31
   269c8:	asr	r4, r6, #1
   269cc:	add	r5, r4, r4, lsl #1
   269d0:	add	r5, r2, r5, lsl #3
   269d4:	ldr	r5, [r5, #4]
   269d8:	cmp	r5, sl
   269dc:	addlt	r0, r7, r6, asr #1
   269e0:	movge	r1, r4
   269e4:	cmp	r0, r1
   269e8:	blt	269c0 <ftello64@plt+0x15138>
   269ec:	cmp	r0, ip
   269f0:	bge	26ef4 <ftello64@plt+0x1566c>
   269f4:	cmn	r0, #1
   269f8:	beq	26ef4 <ftello64@plt+0x1566c>
   269fc:	ldr	r1, [sp, #24]
   26a00:	add	r0, r0, r0, lsl #1
   26a04:	str	r0, [sp, #8]
   26a08:	ldr	r1, [r1, #116]	; 0x74
   26a0c:	add	r0, r1, r0, lsl #3
   26a10:	ldr	r0, [r0, #4]
   26a14:	cmp	r0, sl
   26a18:	bne	26ef4 <ftello64@plt+0x1566c>
   26a1c:	str	r3, [sp, #12]
   26a20:	mov	r9, #1
   26a24:	str	lr, [sp, #16]
   26a28:	ldr	r0, [sp, #8]
   26a2c:	add	r0, r1, r0, lsl #3
   26a30:	b	26ad0 <ftello64@plt+0x15248>
   26a34:	mov	r0, #4
   26a38:	str	r9, [sp, #36]	; 0x24
   26a3c:	mov	r4, r1
   26a40:	str	r9, [sp, #32]
   26a44:	bl	2ce24 <ftello64@plt+0x1b59c>
   26a48:	cmp	r0, #0
   26a4c:	str	r0, [sp, #40]	; 0x28
   26a50:	beq	26d68 <ftello64@plt+0x154e0>
   26a54:	str	r4, [r0]
   26a58:	mov	r0, #0
   26a5c:	str	r0, [fp, #-32]	; 0xffffffe0
   26a60:	ldr	r1, [sp, #28]
   26a64:	sub	r0, fp, #32
   26a68:	add	r2, sp, #32
   26a6c:	bl	27040 <ftello64@plt+0x157b8>
   26a70:	ldr	r4, [sp, #24]
   26a74:	ldr	r1, [r4, #100]	; 0x64
   26a78:	str	r0, [r1, r7, lsl #2]
   26a7c:	ldr	r0, [sp, #40]	; 0x28
   26a80:	bl	15df0 <ftello64@plt+0x4568>
   26a84:	ldr	r0, [r4, #100]	; 0x64
   26a88:	ldr	r1, [fp, #-32]	; 0xffffffe0
   26a8c:	ldr	r0, [r0, r7, lsl #2]
   26a90:	cmp	r1, #0
   26a94:	mov	r2, r1
   26a98:	movwne	r2, #1
   26a9c:	clz	r0, r0
   26aa0:	lsr	r0, r0, #5
   26aa4:	ands	r0, r0, r2
   26aa8:	ldreq	r1, [sp, #20]
   26aac:	str	r1, [sp, #20]
   26ab0:	ldr	lr, [sp, #16]
   26ab4:	cmp	r0, #0
   26ab8:	cmpne	r0, #4
   26abc:	bne	26edc <ftello64@plt+0x15654>
   26ac0:	ldrb	r1, [r8, #20]
   26ac4:	add	r0, r8, #24
   26ac8:	cmp	r1, #0
   26acc:	beq	26ef0 <ftello64@plt+0x15668>
   26ad0:	mov	r8, r0
   26ad4:	ldr	r0, [lr, #4]
   26ad8:	cmp	r0, #1
   26adc:	blt	26ac0 <ftello64@plt+0x15238>
   26ae0:	subs	r6, r0, #1
   26ae4:	ldr	r2, [r8]
   26ae8:	ldr	r0, [lr, #8]
   26aec:	mov	r3, #0
   26af0:	beq	26b18 <ftello64@plt+0x15290>
   26af4:	mov	r1, r6
   26af8:	add	r7, r3, r1
   26afc:	lsr	r5, r7, #1
   26b00:	ldr	r4, [r0, r5, lsl #2]
   26b04:	cmp	r4, r2
   26b08:	addlt	r3, r9, r7, lsr #1
   26b0c:	movge	r1, r5
   26b10:	cmp	r3, r1
   26b14:	bcc	26af8 <ftello64@plt+0x15270>
   26b18:	ldr	r1, [r0, r3, lsl #2]
   26b1c:	cmp	r1, r2
   26b20:	bne	26ac0 <ftello64@plt+0x15238>
   26b24:	ldr	r3, [r8, #12]
   26b28:	ldr	r1, [r8, #8]
   26b2c:	add	r3, r3, sl
   26b30:	sub	r7, r3, r1
   26b34:	cmp	r7, sl
   26b38:	bne	26c24 <ftello64@plt+0x1539c>
   26b3c:	ldr	r1, [sp, #28]
   26b40:	add	r2, r2, r2, lsl #1
   26b44:	cmp	r6, #0
   26b48:	ldr	r1, [r1, #20]
   26b4c:	add	r1, r1, r2, lsl #2
   26b50:	mov	r2, #0
   26b54:	ldr	r1, [r1, #8]
   26b58:	ldr	r4, [r1]
   26b5c:	beq	26b80 <ftello64@plt+0x152f8>
   26b60:	add	r1, r2, r6
   26b64:	lsr	r3, r1, #1
   26b68:	ldr	r7, [r0, r3, lsl #2]
   26b6c:	cmp	r7, r4
   26b70:	addlt	r2, r9, r1, lsr #1
   26b74:	movge	r6, r3
   26b78:	cmp	r2, r6
   26b7c:	bcc	26b60 <ftello64@plt+0x152d8>
   26b80:	ldr	r1, [r0, r2, lsl #2]
   26b84:	mov	r0, #4
   26b88:	cmp	r1, r4
   26b8c:	beq	26ab4 <ftello64@plt+0x1522c>
   26b90:	mov	r0, #4
   26b94:	str	r9, [sp, #36]	; 0x24
   26b98:	str	r9, [sp, #32]
   26b9c:	bl	2ce24 <ftello64@plt+0x1b59c>
   26ba0:	cmp	r0, #0
   26ba4:	str	r0, [sp, #40]	; 0x28
   26ba8:	beq	26d54 <ftello64@plt+0x154cc>
   26bac:	mov	r6, #0
   26bb0:	str	r4, [r0]
   26bb4:	ldr	r0, [sp, #28]
   26bb8:	ldr	r2, [sp, #12]
   26bbc:	ldr	r3, [fp, #8]
   26bc0:	add	r4, sp, #32
   26bc4:	str	r6, [fp, #-32]	; 0xffffffe0
   26bc8:	mov	r1, r4
   26bcc:	bl	26840 <ftello64@plt+0x14fb8>
   26bd0:	ldr	r5, [sp, #16]
   26bd4:	mov	r7, r0
   26bd8:	mov	r1, r4
   26bdc:	mov	r0, r5
   26be0:	bl	23788 <ftello64@plt+0x11f00>
   26be4:	mov	r4, r0
   26be8:	ldr	r0, [sp, #40]	; 0x28
   26bec:	bl	15df0 <ftello64@plt+0x4568>
   26bf0:	orr	r0, r7, r6
   26bf4:	mov	lr, r5
   26bf8:	orrs	r0, r0, r4
   26bfc:	mov	r0, #2
   26c00:	beq	26ab4 <ftello64@plt+0x1522c>
   26c04:	cmp	r7, #0
   26c08:	mov	r0, #1
   26c0c:	movne	r4, r7
   26c10:	cmp	r6, #0
   26c14:	movne	r4, r6
   26c18:	str	r4, [fp, #-32]	; 0xffffffe0
   26c1c:	str	r4, [sp, #20]
   26c20:	b	26ab4 <ftello64@plt+0x1522c>
   26c24:	ldr	r0, [sp, #24]
   26c28:	ldr	r0, [r0, #100]	; 0x64
   26c2c:	ldr	r5, [r0, r7, lsl #2]
   26c30:	ldr	r0, [sp, #28]
   26c34:	ldr	r0, [r0, #12]
   26c38:	cmp	r5, #0
   26c3c:	ldr	r1, [r0, r2, lsl #2]
   26c40:	beq	26a34 <ftello64@plt+0x151ac>
   26c44:	ldr	ip, [r5, #8]
   26c48:	cmp	ip, #0
   26c4c:	ble	26d0c <ftello64@plt+0x15484>
   26c50:	ldr	r0, [r5, #12]
   26c54:	subs	r3, ip, #1
   26c58:	mov	r2, #0
   26c5c:	str	r7, [sp, #4]
   26c60:	beq	26c84 <ftello64@plt+0x153fc>
   26c64:	add	r6, r2, r3
   26c68:	lsr	r7, r6, #1
   26c6c:	ldr	r4, [r0, r7, lsl #2]
   26c70:	cmp	r4, r1
   26c74:	addlt	r2, r9, r6, lsr #1
   26c78:	movge	r3, r7
   26c7c:	cmp	r2, r3
   26c80:	bcc	26c64 <ftello64@plt+0x153dc>
   26c84:	ldr	r2, [r0, r2, lsl #2]
   26c88:	mov	r0, #4
   26c8c:	cmp	r2, r1
   26c90:	beq	26ab4 <ftello64@plt+0x1522c>
   26c94:	ldr	r7, [sp, #4]
   26c98:	mov	r4, r1
   26c9c:	cmp	ip, #1
   26ca0:	str	ip, [sp, #36]	; 0x24
   26ca4:	blt	26d14 <ftello64@plt+0x1548c>
   26ca8:	lsl	r0, ip, #2
   26cac:	str	ip, [sp, #32]
   26cb0:	bl	2ce24 <ftello64@plt+0x1b59c>
   26cb4:	cmp	r0, #0
   26cb8:	str	r0, [sp, #40]	; 0x28
   26cbc:	beq	26dbc <ftello64@plt+0x15534>
   26cc0:	ldr	r2, [r5, #8]
   26cc4:	ldr	r1, [r5, #12]
   26cc8:	mov	r5, r0
   26ccc:	lsl	r2, r2, #2
   26cd0:	bl	1157c <memcpy@plt>
   26cd4:	ldr	r1, [sp, #32]
   26cd8:	mov	r6, #0
   26cdc:	str	r6, [fp, #-32]	; 0xffffffe0
   26ce0:	cmp	r1, #0
   26ce4:	beq	26d28 <ftello64@plt+0x154a0>
   26ce8:	ldr	r0, [sp, #36]	; 0x24
   26cec:	cmp	r0, #0
   26cf0:	bne	26dd0 <ftello64@plt+0x15548>
   26cf4:	str	r4, [r5]
   26cf8:	str	r9, [sp, #36]	; 0x24
   26cfc:	mov	r6, #0
   26d00:	cmp	r6, #0
   26d04:	beq	26a60 <ftello64@plt+0x151d8>
   26d08:	b	26d94 <ftello64@plt+0x1550c>
   26d0c:	mov	r4, r1
   26d10:	str	ip, [sp, #36]	; 0x24
   26d14:	mov	r6, #0
   26d18:	str	r6, [sp, #36]	; 0x24
   26d1c:	str	r6, [sp, #32]
   26d20:	str	r6, [sp, #40]	; 0x28
   26d24:	str	r6, [fp, #-32]	; 0xffffffe0
   26d28:	mov	r0, #4
   26d2c:	str	r9, [sp, #36]	; 0x24
   26d30:	str	r9, [sp, #32]
   26d34:	bl	2ce24 <ftello64@plt+0x1b59c>
   26d38:	cmp	r0, #0
   26d3c:	str	r0, [sp, #40]	; 0x28
   26d40:	beq	26d88 <ftello64@plt+0x15500>
   26d44:	str	r4, [r0]
   26d48:	cmp	r6, #0
   26d4c:	beq	26a60 <ftello64@plt+0x151d8>
   26d50:	b	26d94 <ftello64@plt+0x1550c>
   26d54:	mov	r0, #0
   26d58:	mov	r6, #12
   26d5c:	str	r0, [sp, #32]
   26d60:	str	r0, [sp, #36]	; 0x24
   26d64:	b	26bb4 <ftello64@plt+0x1532c>
   26d68:	mov	r0, #0
   26d6c:	mov	r1, #12
   26d70:	str	r0, [sp, #32]
   26d74:	str	r0, [sp, #36]	; 0x24
   26d78:	mov	r0, #12
   26d7c:	str	r1, [fp, #-32]	; 0xffffffe0
   26d80:	str	r0, [sp, #20]
   26d84:	b	26db4 <ftello64@plt+0x1552c>
   26d88:	mov	r0, #0
   26d8c:	str	r0, [sp, #32]
   26d90:	str	r0, [sp, #36]	; 0x24
   26d94:	clz	r0, r6
   26d98:	lsr	r4, r0, #5
   26d9c:	ldr	r0, [sp, #40]	; 0x28
   26da0:	bl	15df0 <ftello64@plt+0x4568>
   26da4:	cmp	r4, #0
   26da8:	movwne	r6, #12
   26dac:	str	r6, [sp, #20]
   26db0:	str	r6, [fp, #-32]	; 0xffffffe0
   26db4:	mov	r0, #1
   26db8:	b	26ab0 <ftello64@plt+0x15228>
   26dbc:	mov	r0, #0
   26dc0:	mov	r6, #12
   26dc4:	str	r0, [sp, #32]
   26dc8:	str	r0, [sp, #36]	; 0x24
   26dcc:	b	26d24 <ftello64@plt+0x1549c>
   26dd0:	cmp	r1, r0
   26dd4:	bne	26e00 <ftello64@plt+0x15578>
   26dd8:	lsl	r0, r1, #1
   26ddc:	lsl	r1, r1, #3
   26de0:	str	r0, [sp, #32]
   26de4:	mov	r0, r5
   26de8:	bl	2ce54 <ftello64@plt+0x1b5cc>
   26dec:	cmp	r0, #0
   26df0:	beq	26ed4 <ftello64@plt+0x1564c>
   26df4:	str	r0, [sp, #40]	; 0x28
   26df8:	mov	r5, r0
   26dfc:	ldr	r0, [sp, #36]	; 0x24
   26e00:	ldr	r1, [r5]
   26e04:	cmp	r1, r4
   26e08:	ble	26e7c <ftello64@plt+0x155f4>
   26e0c:	cmp	r0, #1
   26e10:	blt	26eb0 <ftello64@plt+0x15628>
   26e14:	ands	r2, r0, #3
   26e18:	sub	r1, r0, #1
   26e1c:	beq	26e40 <ftello64@plt+0x155b8>
   26e20:	add	r6, r5, r0, lsl #2
   26e24:	mov	r3, r6
   26e28:	ldr	r7, [r3, #-4]!
   26e2c:	subs	r2, r2, #1
   26e30:	sub	r0, r0, #1
   26e34:	str	r7, [r6]
   26e38:	mov	r6, r3
   26e3c:	bne	26e28 <ftello64@plt+0x155a0>
   26e40:	cmp	r1, #3
   26e44:	bcc	26e74 <ftello64@plt+0x155ec>
   26e48:	add	r1, r5, r0, lsl #2
   26e4c:	sub	r1, r1, #8
   26e50:	ldr	r6, [r1, #4]
   26e54:	ldmda	r1, {r2, r3, r7}
   26e58:	sub	ip, r1, #4
   26e5c:	sub	r0, r0, #4
   26e60:	cmp	r0, #0
   26e64:	stm	ip, {r2, r3, r7}
   26e68:	str	r6, [r1, #8]
   26e6c:	sub	r1, r1, #16
   26e70:	bgt	26e50 <ftello64@plt+0x155c8>
   26e74:	mov	r0, #0
   26e78:	b	26eb0 <ftello64@plt+0x15628>
   26e7c:	add	r1, r5, r0, lsl #2
   26e80:	ldr	r2, [r1, #-4]
   26e84:	cmp	r2, r4
   26e88:	ble	26eb0 <ftello64@plt+0x15628>
   26e8c:	sub	r0, r0, #2
   26e90:	mov	r3, r4
   26e94:	str	r2, [r1]
   26e98:	sub	r0, r0, #1
   26e9c:	ldr	r2, [r1, #-8]
   26ea0:	sub	r1, r1, #4
   26ea4:	cmp	r2, r3
   26ea8:	bgt	26e94 <ftello64@plt+0x1560c>
   26eac:	add	r0, r0, #2
   26eb0:	str	r4, [r5, r0, lsl #2]
   26eb4:	ldr	r7, [sp, #4]
   26eb8:	mov	r6, #0
   26ebc:	ldr	r0, [sp, #36]	; 0x24
   26ec0:	add	r0, r0, #1
   26ec4:	str	r0, [sp, #36]	; 0x24
   26ec8:	cmp	r6, #0
   26ecc:	beq	26a60 <ftello64@plt+0x151d8>
   26ed0:	b	26d94 <ftello64@plt+0x1550c>
   26ed4:	mov	r6, #0
   26ed8:	b	26d94 <ftello64@plt+0x1550c>
   26edc:	cmp	r0, #2
   26ee0:	bne	26f00 <ftello64@plt+0x15678>
   26ee4:	ldr	r0, [sp, #24]
   26ee8:	ldr	r1, [r0, #116]	; 0x74
   26eec:	b	26a28 <ftello64@plt+0x151a0>
   26ef0:	mov	r8, #0
   26ef4:	mov	r0, r8
   26ef8:	sub	sp, fp, #28
   26efc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26f00:	ldr	r8, [sp, #20]
   26f04:	b	26ef4 <ftello64@plt+0x1566c>
   26f08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26f0c:	add	fp, sp, #28
   26f10:	sub	sp, sp, #4
   26f14:	ldr	r4, [fp, #8]
   26f18:	mov	r9, r3
   26f1c:	mov	r7, r2
   26f20:	mov	r8, r1
   26f24:	mov	sl, r0
   26f28:	mov	r5, #1
   26f2c:	b	26f44 <ftello64@plt+0x156bc>
   26f30:	cmp	r2, #0
   26f34:	beq	27028 <ftello64@plt+0x157a0>
   26f38:	add	r0, r0, r7, lsl #2
   26f3c:	ldr	r0, [r0, #8]
   26f40:	ldr	r7, [r0]
   26f44:	ldr	r0, [r8, #4]
   26f48:	cmp	r0, #1
   26f4c:	blt	26f94 <ftello64@plt+0x1570c>
   26f50:	subs	r2, r0, #1
   26f54:	ldr	r0, [r8, #8]
   26f58:	mov	ip, r4
   26f5c:	mov	r1, #0
   26f60:	beq	26f84 <ftello64@plt+0x156fc>
   26f64:	add	r3, r1, r2
   26f68:	lsr	r6, r3, #1
   26f6c:	ldr	r4, [r0, r6, lsl #2]
   26f70:	cmp	r4, r7
   26f74:	addlt	r1, r5, r3, lsr #1
   26f78:	movge	r2, r6
   26f7c:	cmp	r1, r2
   26f80:	bcc	26f64 <ftello64@plt+0x156dc>
   26f84:	ldr	r0, [r0, r1, lsl #2]
   26f88:	mov	r4, ip
   26f8c:	cmp	r0, r7
   26f90:	beq	27028 <ftello64@plt+0x157a0>
   26f94:	ldr	r0, [sl]
   26f98:	add	r1, r0, r7, lsl #3
   26f9c:	ldrb	r1, [r1, #4]
   26fa0:	cmp	r1, r4
   26fa4:	bne	26fb4 <ftello64@plt+0x1572c>
   26fa8:	ldr	r0, [r0, r7, lsl #3]
   26fac:	cmp	r0, r9
   26fb0:	beq	2700c <ftello64@plt+0x15784>
   26fb4:	mov	r0, r8
   26fb8:	mov	r1, r7
   26fbc:	bl	23914 <ftello64@plt+0x1208c>
   26fc0:	cmp	r0, #0
   26fc4:	beq	27034 <ftello64@plt+0x157ac>
   26fc8:	ldr	r0, [sl, #20]
   26fcc:	add	r7, r7, r7, lsl #1
   26fd0:	add	r1, r0, r7, lsl #2
   26fd4:	ldr	r2, [r1, #4]
   26fd8:	cmp	r2, #2
   26fdc:	bne	26f30 <ftello64@plt+0x156a8>
   26fe0:	ldr	r0, [r1, #8]
   26fe4:	mov	r1, r8
   26fe8:	mov	r3, r9
   26fec:	ldr	r2, [r0, #4]
   26ff0:	mov	r0, sl
   26ff4:	str	r4, [sp]
   26ff8:	bl	26f08 <ftello64@plt+0x15680>
   26ffc:	cmp	r0, #0
   27000:	bne	2702c <ftello64@plt+0x157a4>
   27004:	ldr	r0, [sl, #20]
   27008:	b	26f38 <ftello64@plt+0x156b0>
   2700c:	cmp	r4, #9
   27010:	bne	27028 <ftello64@plt+0x157a0>
   27014:	mov	r0, r8
   27018:	mov	r1, r7
   2701c:	bl	23914 <ftello64@plt+0x1208c>
   27020:	cmp	r0, #0
   27024:	beq	27034 <ftello64@plt+0x157ac>
   27028:	mov	r0, #0
   2702c:	sub	sp, fp, #28
   27030:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27034:	mov	r0, #12
   27038:	sub	sp, fp, #28
   2703c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27040:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27044:	add	fp, sp, #28
   27048:	sub	sp, sp, #4
   2704c:	ldr	r9, [r2, #4]
   27050:	cmp	r9, #0
   27054:	beq	27318 <ftello64@plt+0x15a90>
   27058:	mov	r6, r2
   2705c:	mov	r8, r1
   27060:	cmp	r9, #1
   27064:	mov	r7, r9
   27068:	blt	27154 <ftello64@plt+0x158cc>
   2706c:	ldr	ip, [r6, #8]
   27070:	mov	sl, #0
   27074:	cmp	r9, #4
   27078:	mov	r7, r9
   2707c:	bcc	2713c <ftello64@plt+0x158b4>
   27080:	mov	r3, #0
   27084:	bic	sl, r9, #3
   27088:	mov	r1, #1
   2708c:	str	r8, [sp]
   27090:	vdup.32	q8, r3
   27094:	sub	r4, sl, #4
   27098:	add	r1, r1, r4, lsr #2
   2709c:	cmp	r4, #12
   270a0:	and	lr, r1, #3
   270a4:	vmov.32	d16[0], r9
   270a8:	bcc	270fc <ftello64@plt+0x15874>
   270ac:	sub	r5, r1, lr
   270b0:	mov	r3, #0
   270b4:	mov	r4, #64	; 0x40
   270b8:	mov	r7, ip
   270bc:	mov	r1, ip
   270c0:	vld1.32	{d18-d19}, [r1], r4
   270c4:	add	r8, r7, #16
   270c8:	add	r2, r7, #32
   270cc:	subs	r5, r5, #4
   270d0:	add	r3, r3, #16
   270d4:	vld1.32	{d20-d21}, [r8]
   270d8:	vadd.i32	q8, q9, q8
   270dc:	vld1.32	{d18-d19}, [r2]
   270e0:	add	r2, r7, #48	; 0x30
   270e4:	mov	r7, r1
   270e8:	vadd.i32	q8, q10, q8
   270ec:	vld1.32	{d20-d21}, [r2]
   270f0:	vadd.i32	q8, q9, q8
   270f4:	vadd.i32	q8, q10, q8
   270f8:	bne	270c0 <ftello64@plt+0x15838>
   270fc:	cmp	lr, #0
   27100:	beq	2711c <ftello64@plt+0x15894>
   27104:	add	r1, ip, r3, lsl #2
   27108:	rsb	r3, lr, #0
   2710c:	vld1.32	{d18-d19}, [r1]!
   27110:	adds	r3, r3, #1
   27114:	vadd.i32	q8, q9, q8
   27118:	bcc	2710c <ftello64@plt+0x15884>
   2711c:	vext.8	q9, q8, q8, #8
   27120:	ldr	r8, [sp]
   27124:	cmp	r9, sl
   27128:	vadd.i32	q8, q8, q9
   2712c:	vdup.32	q9, d16[1]
   27130:	vadd.i32	q8, q8, q9
   27134:	vmov.32	r7, d16[0]
   27138:	beq	27154 <ftello64@plt+0x158cc>
   2713c:	add	r1, ip, sl, lsl #2
   27140:	sub	r2, r9, sl
   27144:	ldr	r3, [r1], #4
   27148:	subs	r2, r2, #1
   2714c:	add	r7, r3, r7
   27150:	bne	27144 <ftello64@plt+0x158bc>
   27154:	ldr	r1, [r8, #68]	; 0x44
   27158:	ldr	r2, [r8, #32]
   2715c:	str	r0, [sp]
   27160:	and	r1, r1, r7
   27164:	add	r3, r1, r1, lsl #1
   27168:	ldr	r1, [r2, r3, lsl #2]
   2716c:	cmp	r1, #1
   27170:	blt	271ec <ftello64@plt+0x15964>
   27174:	add	r2, r2, r3, lsl #2
   27178:	sub	ip, r9, #1
   2717c:	mov	r5, #0
   27180:	ldr	lr, [r2, #8]
   27184:	cmp	r6, #0
   27188:	bne	271a0 <ftello64@plt+0x15918>
   2718c:	add	r5, r5, #1
   27190:	cmp	r5, r1
   27194:	bge	271ec <ftello64@plt+0x15964>
   27198:	cmp	r6, #0
   2719c:	beq	2718c <ftello64@plt+0x15904>
   271a0:	ldr	r4, [lr, r5, lsl #2]
   271a4:	ldr	r3, [r4]
   271a8:	cmp	r7, r3
   271ac:	bne	2718c <ftello64@plt+0x15904>
   271b0:	ldr	r3, [r4, #8]
   271b4:	cmp	r3, r9
   271b8:	bne	2718c <ftello64@plt+0x15904>
   271bc:	mov	r3, ip
   271c0:	add	r0, r3, #1
   271c4:	cmp	r0, #1
   271c8:	blt	2730c <ftello64@plt+0x15a84>
   271cc:	ldr	r0, [r6, #8]
   271d0:	ldr	r2, [r4, #12]
   271d4:	ldr	r0, [r0, r3, lsl #2]
   271d8:	ldr	r2, [r2, r3, lsl #2]
   271dc:	sub	r3, r3, #1
   271e0:	cmp	r2, r0
   271e4:	beq	271c0 <ftello64@plt+0x15938>
   271e8:	b	2718c <ftello64@plt+0x15904>
   271ec:	mov	r0, #56	; 0x38
   271f0:	mov	r1, #1
   271f4:	bl	2cdd0 <ftello64@plt+0x1b548>
   271f8:	cmp	r0, #0
   271fc:	beq	27344 <ftello64@plt+0x15abc>
   27200:	mov	r4, r0
   27204:	ldr	r0, [r6, #4]
   27208:	add	sl, r4, #4
   2720c:	cmp	r0, #1
   27210:	str	r0, [r4, #8]
   27214:	blt	272dc <ftello64@plt+0x15a54>
   27218:	str	r0, [r4, #4]
   2721c:	lsl	r0, r0, #2
   27220:	bl	2ce24 <ftello64@plt+0x1b59c>
   27224:	cmp	r0, #0
   27228:	str	r0, [r4, #12]
   2722c:	beq	27330 <ftello64@plt+0x15aa8>
   27230:	ldmib	r6, {r5, r6}
   27234:	mov	r1, r6
   27238:	mov	r9, r8
   2723c:	lsl	r2, r5, #2
   27240:	bl	1157c <memcpy@plt>
   27244:	cmp	r5, #1
   27248:	str	sl, [r4, #40]	; 0x28
   2724c:	blt	272f4 <ftello64@plt+0x15a6c>
   27250:	movw	ip, #65280	; 0xff00
   27254:	ldr	sl, [r9]
   27258:	mov	lr, #32
   2725c:	movt	ip, #3
   27260:	add	r8, ip, #255	; 0xff
   27264:	b	27288 <ftello64@plt+0x15a00>
   27268:	ldr	r0, [r1]
   2726c:	tst	r0, ip
   27270:	beq	2727c <ftello64@plt+0x159f4>
   27274:	orr	r0, r3, #128	; 0x80
   27278:	strb	r0, [r4, #52]	; 0x34
   2727c:	add	r6, r6, #4
   27280:	subs	r5, r5, #1
   27284:	beq	272f4 <ftello64@plt+0x15a6c>
   27288:	ldr	r0, [r6]
   2728c:	add	r1, sl, r0, lsl #3
   27290:	ldr	r0, [r1, #4]!
   27294:	and	r3, r0, r8
   27298:	cmp	r3, #1
   2729c:	beq	2727c <ftello64@plt+0x159f4>
   272a0:	ldrb	r2, [r4, #52]	; 0x34
   272a4:	and	r3, lr, r0, lsr #15
   272a8:	uxtb	r0, r0
   272ac:	cmp	r0, #12
   272b0:	orr	r3, r2, r3
   272b4:	strb	r3, [r4, #52]	; 0x34
   272b8:	beq	27274 <ftello64@plt+0x159ec>
   272bc:	cmp	r0, #4
   272c0:	beq	272d4 <ftello64@plt+0x15a4c>
   272c4:	cmp	r0, #2
   272c8:	bne	27268 <ftello64@plt+0x159e0>
   272cc:	orr	r0, r3, #16
   272d0:	b	27278 <ftello64@plt+0x159f0>
   272d4:	orr	r0, r3, #64	; 0x40
   272d8:	b	27278 <ftello64@plt+0x159f0>
   272dc:	mov	r0, #0
   272e0:	mov	r9, r8
   272e4:	str	r0, [sl]
   272e8:	str	r0, [sl, #4]
   272ec:	str	r0, [sl, #8]
   272f0:	str	sl, [r4, #40]	; 0x28
   272f4:	mov	r0, r9
   272f8:	mov	r1, r4
   272fc:	mov	r2, r7
   27300:	bl	23f38 <ftello64@plt+0x126b0>
   27304:	cmp	r0, #0
   27308:	bne	27324 <ftello64@plt+0x15a9c>
   2730c:	mov	r0, r4
   27310:	sub	sp, fp, #28
   27314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27318:	mov	r4, #0
   2731c:	str	r4, [r0]
   27320:	b	2730c <ftello64@plt+0x15a84>
   27324:	mov	r0, r4
   27328:	bl	1dac8 <ftello64@plt+0xc240>
   2732c:	b	27344 <ftello64@plt+0x15abc>
   27330:	mov	r0, #0
   27334:	str	r0, [r4, #4]
   27338:	str	r0, [r4, #8]
   2733c:	mov	r0, r4
   27340:	bl	15df0 <ftello64@plt+0x4568>
   27344:	ldr	r1, [sp]
   27348:	mov	r0, #12
   2734c:	mov	r4, #0
   27350:	str	r0, [r1]
   27354:	b	2730c <ftello64@plt+0x15a84>
   27358:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2735c:	add	fp, sp, #24
   27360:	ldr	lr, [r0]
   27364:	add	r7, lr, r1, lsl #3
   27368:	ldrb	r9, [r7, #4]
   2736c:	cmp	r9, #7
   27370:	beq	27548 <ftello64@plt+0x15cc0>
   27374:	ldr	ip, [r2, #80]	; 0x50
   27378:	mov	r6, #1
   2737c:	cmp	ip, #1
   27380:	beq	273c0 <ftello64@plt+0x15b38>
   27384:	ldr	r5, [r2, #28]
   27388:	add	r7, r3, #1
   2738c:	cmp	r7, r5
   27390:	bge	273c0 <ftello64@plt+0x15b38>
   27394:	ldr	r6, [r2, #8]
   27398:	sub	r5, r5, r3
   2739c:	add	r7, r6, r3, lsl #2
   273a0:	mov	r6, #1
   273a4:	ldr	r4, [r7, r6, lsl #2]
   273a8:	cmn	r4, #1
   273ac:	bne	273c0 <ftello64@plt+0x15b38>
   273b0:	add	r6, r6, #1
   273b4:	cmp	r5, r6
   273b8:	bne	273a4 <ftello64@plt+0x15b1c>
   273bc:	mov	r6, r5
   273c0:	mov	r8, #0
   273c4:	cmp	r9, #5
   273c8:	bne	27410 <ftello64@plt+0x15b88>
   273cc:	cmp	r6, #2
   273d0:	blt	27538 <ftello64@plt+0x15cb0>
   273d4:	ldr	r0, [r0, #128]	; 0x80
   273d8:	tst	r0, #64	; 0x40
   273dc:	bne	273f0 <ftello64@plt+0x15b68>
   273e0:	ldr	r1, [r2, #4]
   273e4:	ldrb	r1, [r1, r3]
   273e8:	cmp	r1, #10
   273ec:	beq	27538 <ftello64@plt+0x15cb0>
   273f0:	tst	r0, #128	; 0x80
   273f4:	beq	27534 <ftello64@plt+0x15cac>
   273f8:	ldr	r0, [r2, #4]
   273fc:	ldrb	r0, [r0, r3]
   27400:	cmp	r0, #0
   27404:	movne	r8, r6
   27408:	mov	r0, r8
   2740c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27410:	cmp	r9, #6
   27414:	bne	27538 <ftello64@plt+0x15cb0>
   27418:	cmp	r6, #2
   2741c:	blt	27538 <ftello64@plt+0x15cb0>
   27420:	ldr	r7, [lr, r1, lsl #3]
   27424:	ldr	r0, [r7, #32]
   27428:	cmp	r0, #0
   2742c:	bne	27448 <ftello64@plt+0x15bc0>
   27430:	ldr	r1, [r7, #36]	; 0x24
   27434:	cmp	r1, #0
   27438:	bne	27448 <ftello64@plt+0x15bc0>
   2743c:	ldr	r1, [r7, #20]
   27440:	cmp	r1, #0
   27444:	beq	27540 <ftello64@plt+0x15cb8>
   27448:	cmp	ip, #1
   2744c:	bne	2745c <ftello64@plt+0x15bd4>
   27450:	ldr	r1, [r2, #4]
   27454:	ldrb	r5, [r1, r3]
   27458:	b	27464 <ftello64@plt+0x15bdc>
   2745c:	ldr	r1, [r2, #8]
   27460:	ldr	r5, [r1, r3, lsl #2]
   27464:	ldr	r1, [r7, #20]
   27468:	cmp	r1, #1
   2746c:	blt	27490 <ftello64@plt+0x15c08>
   27470:	ldr	r2, [r7]
   27474:	mov	r3, #0
   27478:	ldr	r4, [r2, r3, lsl #2]
   2747c:	cmp	r5, r4
   27480:	beq	27508 <ftello64@plt+0x15c80>
   27484:	add	r3, r3, #1
   27488:	cmp	r3, r1
   2748c:	blt	27478 <ftello64@plt+0x15bf0>
   27490:	ldr	r1, [r7, #36]	; 0x24
   27494:	cmp	r1, #1
   27498:	blt	274cc <ftello64@plt+0x15c44>
   2749c:	mov	r4, #0
   274a0:	ldr	r0, [r7, #12]
   274a4:	ldr	r1, [r0, r4, lsl #2]
   274a8:	mov	r0, r5
   274ac:	bl	114f8 <iswctype@plt>
   274b0:	cmp	r0, #0
   274b4:	bne	27508 <ftello64@plt+0x15c80>
   274b8:	ldr	r0, [r7, #36]	; 0x24
   274bc:	add	r4, r4, #1
   274c0:	cmp	r4, r0
   274c4:	blt	274a0 <ftello64@plt+0x15c18>
   274c8:	ldr	r0, [r7, #32]
   274cc:	cmp	r0, #1
   274d0:	blt	27510 <ftello64@plt+0x15c88>
   274d4:	ldr	r1, [r7, #4]
   274d8:	mov	r2, #0
   274dc:	b	274ec <ftello64@plt+0x15c64>
   274e0:	add	r2, r2, #1
   274e4:	cmp	r2, r0
   274e8:	bge	27510 <ftello64@plt+0x15c88>
   274ec:	ldr	r3, [r1, r2, lsl #2]
   274f0:	cmp	r3, r5
   274f4:	bhi	274e0 <ftello64@plt+0x15c58>
   274f8:	ldr	r3, [r7, #8]
   274fc:	ldr	r3, [r3, r2, lsl #2]
   27500:	cmp	r5, r3
   27504:	bhi	274e0 <ftello64@plt+0x15c58>
   27508:	mov	r0, r6
   2750c:	b	27514 <ftello64@plt+0x15c8c>
   27510:	mov	r0, #0
   27514:	ldrb	r1, [r7, #16]
   27518:	tst	r1, #1
   2751c:	bne	27524 <ftello64@plt+0x15c9c>
   27520:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27524:	cmp	r0, #0
   27528:	bgt	27538 <ftello64@plt+0x15cb0>
   2752c:	cmp	r6, #1
   27530:	movle	r6, #1
   27534:	mov	r8, r6
   27538:	mov	r0, r8
   2753c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27540:	mov	r5, #0
   27544:	b	27464 <ftello64@plt+0x15bdc>
   27548:	ldr	r0, [r2, #4]
   2754c:	mov	r8, #0
   27550:	ldrb	r6, [r0, r3]
   27554:	cmp	r6, #194	; 0xc2
   27558:	bcc	27538 <ftello64@plt+0x15cb0>
   2755c:	ldr	r2, [r2, #48]	; 0x30
   27560:	add	r1, r3, #2
   27564:	cmp	r1, r2
   27568:	bgt	27538 <ftello64@plt+0x15cb0>
   2756c:	add	r1, r3, r0
   27570:	cmp	r6, #223	; 0xdf
   27574:	ldrb	r7, [r1, #1]
   27578:	bhi	275a0 <ftello64@plt+0x15d18>
   2757c:	cmp	r7, #192	; 0xc0
   27580:	mov	r0, #0
   27584:	movwcc	r0, #1
   27588:	lsl	r8, r0, #1
   2758c:	sxtb	r0, r7
   27590:	cmn	r0, #1
   27594:	movwgt	r8, #0
   27598:	mov	r0, r8
   2759c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   275a0:	cmp	r6, #239	; 0xef
   275a4:	bhi	275c0 <ftello64@plt+0x15d38>
   275a8:	mov	r0, #3
   275ac:	cmp	r6, #224	; 0xe0
   275b0:	bne	2761c <ftello64@plt+0x15d94>
   275b4:	cmp	r7, #160	; 0xa0
   275b8:	bcc	27538 <ftello64@plt+0x15cb0>
   275bc:	b	2761c <ftello64@plt+0x15d94>
   275c0:	cmp	r6, #247	; 0xf7
   275c4:	bhi	275e0 <ftello64@plt+0x15d58>
   275c8:	mov	r0, #4
   275cc:	cmp	r6, #240	; 0xf0
   275d0:	bne	2761c <ftello64@plt+0x15d94>
   275d4:	cmp	r7, #144	; 0x90
   275d8:	bcc	27538 <ftello64@plt+0x15cb0>
   275dc:	b	2761c <ftello64@plt+0x15d94>
   275e0:	cmp	r6, #251	; 0xfb
   275e4:	bhi	27600 <ftello64@plt+0x15d78>
   275e8:	mov	r0, #5
   275ec:	cmp	r6, #248	; 0xf8
   275f0:	bne	2761c <ftello64@plt+0x15d94>
   275f4:	cmp	r7, #136	; 0x88
   275f8:	bcc	27538 <ftello64@plt+0x15cb0>
   275fc:	b	2761c <ftello64@plt+0x15d94>
   27600:	cmp	r6, #253	; 0xfd
   27604:	bhi	27538 <ftello64@plt+0x15cb0>
   27608:	mov	r0, #6
   2760c:	cmp	r6, #252	; 0xfc
   27610:	bne	2761c <ftello64@plt+0x15d94>
   27614:	cmp	r7, #132	; 0x84
   27618:	bcc	27538 <ftello64@plt+0x15cb0>
   2761c:	add	r3, r0, r3
   27620:	cmp	r3, r2
   27624:	bgt	27538 <ftello64@plt+0x15cb0>
   27628:	ldrb	r2, [r1, #1]
   2762c:	sxtb	r3, r2
   27630:	cmn	r3, #1
   27634:	bgt	27538 <ftello64@plt+0x15cb0>
   27638:	cmp	r2, #191	; 0xbf
   2763c:	bhi	27538 <ftello64@plt+0x15cb0>
   27640:	ldrb	r2, [r1, #2]
   27644:	sxtb	r3, r2
   27648:	cmn	r3, #1
   2764c:	bgt	27538 <ftello64@plt+0x15cb0>
   27650:	cmp	r2, #191	; 0xbf
   27654:	bhi	27538 <ftello64@plt+0x15cb0>
   27658:	cmp	r0, #3
   2765c:	beq	27520 <ftello64@plt+0x15c98>
   27660:	ldrb	r2, [r1, #3]
   27664:	sxtb	r3, r2
   27668:	cmn	r3, #1
   2766c:	bgt	27538 <ftello64@plt+0x15cb0>
   27670:	cmp	r2, #191	; 0xbf
   27674:	bhi	27538 <ftello64@plt+0x15cb0>
   27678:	cmp	r0, #4
   2767c:	beq	27520 <ftello64@plt+0x15c98>
   27680:	ldrb	r2, [r1, #4]
   27684:	sxtb	r3, r2
   27688:	cmn	r3, #1
   2768c:	bgt	27538 <ftello64@plt+0x15cb0>
   27690:	cmp	r2, #191	; 0xbf
   27694:	bhi	27538 <ftello64@plt+0x15cb0>
   27698:	cmp	r0, #5
   2769c:	beq	27520 <ftello64@plt+0x15c98>
   276a0:	ldrsb	r1, [r1, #5]
   276a4:	uxtb	r2, r1
   276a8:	cmp	r2, #191	; 0xbf
   276ac:	movwhi	r0, #0
   276b0:	cmn	r1, #1
   276b4:	movwgt	r0, #0
   276b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   276bc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   276c0:	add	fp, sp, #24
   276c4:	ldr	r4, [r1, #4]
   276c8:	mov	r6, r0
   276cc:	mvn	r0, #0
   276d0:	mov	r8, #0
   276d4:	uxtab	r3, r0, r4
   276d8:	cmp	r3, #6
   276dc:	bhi	27878 <ftello64@plt+0x15ff0>
   276e0:	ldr	r0, [r6, #4]
   276e4:	mov	r9, r1
   276e8:	ldrb	r1, [r0, r2]
   276ec:	add	r7, pc, #4
   276f0:	sxtb	r0, r1
   276f4:	ldr	pc, [r7, r3, lsl #2]
   276f8:	andeq	r7, r2, r4, lsl r7
   276fc:	andeq	r7, r2, r8, ror r8
   27700:	andeq	r7, r2, r8, lsr #14
   27704:	andeq	r7, r2, r8, ror r8
   27708:	andeq	r7, r2, r0, asr r7
   2770c:	andeq	r7, r2, r8, ror r8
   27710:	andeq	r7, r2, r8, asr #14
   27714:	ldrb	r3, [r9]
   27718:	uxtb	r7, r0
   2771c:	cmp	r3, r7
   27720:	beq	27784 <ftello64@plt+0x15efc>
   27724:	b	27878 <ftello64@plt+0x15ff0>
   27728:	ldr	r3, [r9]
   2772c:	ubfx	r7, r1, #5, #3
   27730:	mov	r5, #1
   27734:	ldr	r3, [r3, r7, lsl #2]
   27738:	and	r7, r1, #31
   2773c:	tst	r3, r5, lsl r7
   27740:	bne	27784 <ftello64@plt+0x15efc>
   27744:	b	27878 <ftello64@plt+0x15ff0>
   27748:	cmp	r0, #0
   2774c:	bmi	27878 <ftello64@plt+0x15ff0>
   27750:	cmp	r1, #0
   27754:	beq	27774 <ftello64@plt+0x15eec>
   27758:	cmp	r1, #10
   2775c:	bne	27784 <ftello64@plt+0x15efc>
   27760:	ldr	r3, [r6, #84]	; 0x54
   27764:	ldrb	r3, [r3, #128]	; 0x80
   27768:	tst	r3, #64	; 0x40
   2776c:	beq	27878 <ftello64@plt+0x15ff0>
   27770:	b	27784 <ftello64@plt+0x15efc>
   27774:	ldr	r3, [r6, #84]	; 0x54
   27778:	ldrb	r3, [r3, #128]	; 0x80
   2777c:	tst	r3, #128	; 0x80
   27780:	bne	27878 <ftello64@plt+0x15ff0>
   27784:	movw	r3, #65280	; 0xff00
   27788:	movt	r3, #3
   2778c:	tst	r4, r3
   27790:	beq	277d8 <ftello64@plt+0x15f50>
   27794:	cmn	r2, #1
   27798:	ble	277d0 <ftello64@plt+0x15f48>
   2779c:	ldr	r3, [r6, #48]	; 0x30
   277a0:	cmp	r3, r2
   277a4:	beq	27898 <ftello64@plt+0x16010>
   277a8:	ldr	r3, [r6, #80]	; 0x50
   277ac:	cmp	r3, #2
   277b0:	blt	277e4 <ftello64@plt+0x15f5c>
   277b4:	ldr	r0, [r6, #8]
   277b8:	ldr	r7, [r0, r2, lsl #2]
   277bc:	cmn	r7, #1
   277c0:	bne	27814 <ftello64@plt+0x15f8c>
   277c4:	sub	r2, r2, #1
   277c8:	cmn	r2, #1
   277cc:	bne	277b8 <ftello64@plt+0x15f30>
   277d0:	ldr	r1, [r6, #60]	; 0x3c
   277d4:	b	2783c <ftello64@plt+0x15fb4>
   277d8:	mov	r8, #1
   277dc:	mov	r0, r8
   277e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   277e4:	ldr	r2, [r6, #68]	; 0x44
   277e8:	ubfx	r3, r1, #5, #3
   277ec:	and	r7, r1, #31
   277f0:	mov	r1, #1
   277f4:	ldr	r3, [r2, r3, lsl #2]
   277f8:	mov	r2, #0
   277fc:	tst	r3, r1, lsl r7
   27800:	bne	27854 <ftello64@plt+0x15fcc>
   27804:	mov	r1, #0
   27808:	cmp	r0, #10
   2780c:	beq	2782c <ftello64@plt+0x15fa4>
   27810:	b	2783c <ftello64@plt+0x15fb4>
   27814:	ldrb	r0, [r6, #78]	; 0x4e
   27818:	cmp	r0, #0
   2781c:	bne	278a8 <ftello64@plt+0x16020>
   27820:	mov	r1, #0
   27824:	cmp	r7, #10
   27828:	bne	2783c <ftello64@plt+0x15fb4>
   2782c:	ldrb	r0, [r6, #77]	; 0x4d
   27830:	cmp	r0, #0
   27834:	movwne	r0, #1
   27838:	lsl	r1, r0, #1
   2783c:	and	r0, r1, #1
   27840:	tst	r4, #1024	; 0x400
   27844:	eor	r2, r0, #1
   27848:	beq	27854 <ftello64@plt+0x15fcc>
   2784c:	cmp	r0, #0
   27850:	beq	27878 <ftello64@plt+0x15ff0>
   27854:	ldr	r0, [r9, #4]
   27858:	cmp	r2, #0
   2785c:	bne	27868 <ftello64@plt+0x15fe0>
   27860:	ands	r2, r0, #2048	; 0x800
   27864:	bne	27878 <ftello64@plt+0x15ff0>
   27868:	tst	r1, #2
   2786c:	bne	27880 <ftello64@plt+0x15ff8>
   27870:	ands	r2, r0, #8192	; 0x2000
   27874:	beq	27880 <ftello64@plt+0x15ff8>
   27878:	mov	r0, r8
   2787c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27880:	uxth	r0, r0
   27884:	mov	r2, #1
   27888:	and	r1, r1, #8
   2788c:	eor	r0, r2, r0, lsr #15
   27890:	orr	r0, r0, r1, lsr #3
   27894:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27898:	ldr	r0, [r6, #88]	; 0x58
   2789c:	and	r0, r0, #2
   278a0:	eor	r1, r0, #10
   278a4:	b	2783c <ftello64@plt+0x15fb4>
   278a8:	mov	r0, r7
   278ac:	bl	11738 <iswalnum@plt>
   278b0:	mov	r1, #1
   278b4:	mov	r2, #0
   278b8:	cmp	r7, #95	; 0x5f
   278bc:	beq	27854 <ftello64@plt+0x15fcc>
   278c0:	cmp	r0, #0
   278c4:	beq	27820 <ftello64@plt+0x15f98>
   278c8:	b	27854 <ftello64@plt+0x15fcc>
   278cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   278d0:	add	fp, sp, #28
   278d4:	sub	sp, sp, #4
   278d8:	vpush	{d8-d9}
   278dc:	sub	sp, sp, #2272	; 0x8e0
   278e0:	sub	sp, sp, #12288	; 0x3000
   278e4:	mov	lr, r0
   278e8:	mov	r0, #0
   278ec:	vmov.i32	q4, #0	; 0x00000000
   278f0:	mov	r8, r1
   278f4:	str	r0, [r1, #44]	; 0x2c
   278f8:	str	r0, [r1, #48]	; 0x30
   278fc:	sub	r0, fp, #1024	; 0x400
   27900:	sub	r1, r0, #56	; 0x38
   27904:	mov	r0, r1
   27908:	vst1.64	{d8-d9}, [r0]!
   2790c:	vst1.64	{d8-d9}, [r0]
   27910:	ldr	r0, [r8, #8]
   27914:	cmp	r0, #0
   27918:	ble	288ec <ftello64@plt+0x17064>
   2791c:	add	r0, lr, #96	; 0x60
   27920:	mov	r2, #0
   27924:	mov	r4, #0
   27928:	str	lr, [sp, #140]	; 0x8c
   2792c:	str	r8, [sp, #12]
   27930:	str	r0, [sp, #4]
   27934:	add	r0, r0, #16
   27938:	str	r0, [sp]
   2793c:	add	r0, r1, #16
   27940:	str	r0, [sp, #8]
   27944:	b	2796c <ftello64@plt+0x160e4>
   27948:	sub	r0, fp, #1024	; 0x400
   2794c:	mov	r4, r6
   27950:	sub	r0, r0, #56	; 0x38
   27954:	vst1.64	{d8-d9}, [r0]!
   27958:	vst1.64	{d8-d9}, [r0]
   2795c:	ldr	r0, [r8, #8]
   27960:	add	r2, r2, #1
   27964:	cmp	r2, r0
   27968:	bge	28314 <ftello64@plt+0x16a8c>
   2796c:	ldr	r0, [r8, #12]
   27970:	ldr	r1, [lr]
   27974:	mov	r6, r4
   27978:	str	r2, [sp, #24]
   2797c:	ldr	r0, [r0, r2, lsl #2]
   27980:	add	r5, r1, r0, lsl #3
   27984:	ldr	sl, [r5, #4]!
   27988:	uxtb	r3, sl
   2798c:	cmp	r3, #1
   27990:	str	r3, [sp, #64]	; 0x40
   27994:	bne	27a14 <ftello64@plt+0x1618c>
   27998:	ldrb	r2, [r1, r0, lsl #3]
   2799c:	str	r0, [sp, #16]
   279a0:	sub	r0, fp, #1024	; 0x400
   279a4:	mov	r4, r1
   279a8:	sub	r7, r0, #56	; 0x38
   279ac:	mov	r0, #1
   279b0:	mov	r1, r7
   279b4:	ubfx	r3, r2, #5, #3
   279b8:	and	r2, r2, #31
   279bc:	ldr	r7, [r7, r3, lsl #2]
   279c0:	orr	r2, r7, r0, lsl r2
   279c4:	str	r2, [r1, r3, lsl #2]
   279c8:	movw	r2, #65280	; 0xff00
   279cc:	mov	r3, r4
   279d0:	movt	r2, #3
   279d4:	ands	r2, sl, r2
   279d8:	ldr	r2, [sp, #24]
   279dc:	beq	27e20 <ftello64@plt+0x16598>
   279e0:	tst	sl, #8192	; 0x2000
   279e4:	beq	27a78 <ftello64@plt+0x161f0>
   279e8:	ldr	r2, [fp, #-1080]	; 0xfffffbc8
   279ec:	sub	r0, fp, #1024	; 0x400
   279f0:	mov	r1, r3
   279f4:	sub	r3, r0, #56	; 0x38
   279f8:	vst1.64	{d8-d9}, [r3]!
   279fc:	vst1.64	{d8-d9}, [r3]
   27a00:	tst	r2, #1024	; 0x400
   27a04:	bne	27a68 <ftello64@plt+0x161e0>
   27a08:	ldr	r2, [sp, #24]
   27a0c:	mov	r4, r6
   27a10:	b	2795c <ftello64@plt+0x160d4>
   27a14:	cmp	r3, #7
   27a18:	beq	27ab4 <ftello64@plt+0x1622c>
   27a1c:	cmp	r3, #5
   27a20:	beq	27b08 <ftello64@plt+0x16280>
   27a24:	cmp	r3, #3
   27a28:	bne	2830c <ftello64@plt+0x16a84>
   27a2c:	ldr	r2, [r1, r0, lsl #3]
   27a30:	str	r0, [sp, #16]
   27a34:	sub	r0, fp, #1024	; 0x400
   27a38:	mov	r4, r1
   27a3c:	sub	r3, r0, #56	; 0x38
   27a40:	vld1.64	{d16-d17}, [r3]
   27a44:	vld1.32	{d18-d19}, [r2]!
   27a48:	vorr	q8, q8, q9
   27a4c:	vst1.64	{d16-d17}, [r3]
   27a50:	vld1.32	{d16-d17}, [r2]
   27a54:	ldr	r2, [sp, #8]
   27a58:	vld1.32	{d18-d19}, [r2]
   27a5c:	vorr	q8, q9, q8
   27a60:	vst1.32	{d16-d17}, [r2]
   27a64:	b	279c8 <ftello64@plt+0x16140>
   27a68:	ldr	r2, [sp, #24]
   27a6c:	mov	r0, #1024	; 0x400
   27a70:	mov	r3, r1
   27a74:	str	r0, [fp, #-1080]	; 0xfffffbc8
   27a78:	tst	sl, #32768	; 0x8000
   27a7c:	bne	27948 <ftello64@plt+0x160c0>
   27a80:	tst	sl, #1024	; 0x400
   27a84:	beq	27d38 <ftello64@plt+0x164b0>
   27a88:	ldr	r0, [sp, #64]	; 0x40
   27a8c:	cmp	r0, #1
   27a90:	bne	27b54 <ftello64@plt+0x162cc>
   27a94:	ldrb	r2, [r5, #2]
   27a98:	tst	r2, #64	; 0x40
   27a9c:	bne	27b54 <ftello64@plt+0x162cc>
   27aa0:	sub	r0, fp, #1024	; 0x400
   27aa4:	sub	r0, r0, #56	; 0x38
   27aa8:	vst1.64	{d8-d9}, [r0]!
   27aac:	vst1.64	{d8-d9}, [r0]
   27ab0:	b	27a08 <ftello64@plt+0x16180>
   27ab4:	str	r0, [sp, #16]
   27ab8:	mvn	r0, #0
   27abc:	mov	r4, r1
   27ac0:	str	r0, [fp, #-1068]	; 0xfffffbd4
   27ac4:	str	r0, [fp, #-1072]	; 0xfffffbd0
   27ac8:	str	r0, [fp, #-1076]	; 0xfffffbcc
   27acc:	str	r0, [fp, #-1080]	; 0xfffffbc8
   27ad0:	ldr	r3, [lr, #128]	; 0x80
   27ad4:	and	r2, r3, #128	; 0x80
   27ad8:	ands	r3, r3, #64	; 0x40
   27adc:	beq	27ae8 <ftello64@plt+0x16260>
   27ae0:	cmp	r2, #0
   27ae4:	beq	279c8 <ftello64@plt+0x16140>
   27ae8:	cmp	r3, #0
   27aec:	mvn	r3, #1
   27af0:	movweq	r3, #64510	; 0xfbfe
   27af4:	movteq	r3, #65535	; 0xffff
   27af8:	cmp	r2, #0
   27afc:	mvneq	r3, #1024	; 0x400
   27b00:	str	r3, [fp, #-1080]	; 0xfffffbc8
   27b04:	b	279c8 <ftello64@plt+0x16140>
   27b08:	ldr	r2, [lr, #92]	; 0x5c
   27b0c:	mov	r4, r1
   27b10:	str	r0, [sp, #16]
   27b14:	cmp	r2, #2
   27b18:	blt	27bec <ftello64@plt+0x16364>
   27b1c:	ldr	r2, [lr, #60]	; 0x3c
   27b20:	sub	r0, fp, #1024	; 0x400
   27b24:	sub	r3, r0, #56	; 0x38
   27b28:	vld1.64	{d16-d17}, [r3]
   27b2c:	vld1.32	{d18-d19}, [r2]!
   27b30:	vorr	q8, q8, q9
   27b34:	vst1.64	{d16-d17}, [r3]
   27b38:	vld1.32	{d18-d19}, [r2]
   27b3c:	ldr	r2, [sp, #8]
   27b40:	vld1.32	{d20-d21}, [r2]
   27b44:	vorr	q9, q10, q9
   27b48:	vst1.32	{d18-d19}, [r2]
   27b4c:	vmov.32	r2, d16[0]
   27b50:	b	27c10 <ftello64@plt+0x16388>
   27b54:	ldr	r2, [lr, #92]	; 0x5c
   27b58:	mov	r1, r3
   27b5c:	cmp	r2, #1
   27b60:	ble	27c3c <ftello64@plt+0x163b4>
   27b64:	ldr	r2, [lr, #60]	; 0x3c
   27b68:	ldr	r3, [sp, #4]
   27b6c:	sub	r0, fp, #1024	; 0x400
   27b70:	vld1.32	{d16-d17}, [r3]
   27b74:	vld1.32	{d18-d19}, [r2]!
   27b78:	sub	r3, r0, #56	; 0x38
   27b7c:	vld1.64	{d20-d21}, [r3]
   27b80:	vorn	q8, q8, q9
   27b84:	vand	q8, q10, q8
   27b88:	vst1.64	{d16-d17}, [r3]
   27b8c:	vmov.32	r3, d16[1]
   27b90:	vld1.32	{d18-d19}, [r2]
   27b94:	ldr	r2, [sp]
   27b98:	vld1.32	{d20-d21}, [r2]
   27b9c:	ldr	r2, [sp, #8]
   27ba0:	vld1.32	{d22-d23}, [r2]
   27ba4:	vorn	q9, q10, q9
   27ba8:	vand	q9, q11, q9
   27bac:	vst1.32	{d18-d19}, [r2]
   27bb0:	vmov.32	r2, d16[0]
   27bb4:	orr	r2, r3, r2
   27bb8:	vmov.32	r3, d17[0]
   27bbc:	orr	r2, r2, r3
   27bc0:	vmov.32	r3, d17[1]
   27bc4:	orr	r2, r2, r3
   27bc8:	vmov.32	r3, d18[0]
   27bcc:	orr	r2, r2, r3
   27bd0:	vmov.32	r3, d18[1]
   27bd4:	orr	r2, r2, r3
   27bd8:	vmov.32	r3, d19[0]
   27bdc:	orr	r2, r2, r3
   27be0:	vmov.32	r3, d19[1]
   27be4:	orr	r2, r2, r3
   27be8:	b	27d28 <ftello64@plt+0x164a0>
   27bec:	mvn	r2, #0
   27bf0:	str	r2, [fp, #-1052]	; 0xfffffbe4
   27bf4:	str	r2, [fp, #-1056]	; 0xfffffbe0
   27bf8:	str	r2, [fp, #-1060]	; 0xfffffbdc
   27bfc:	str	r2, [fp, #-1064]	; 0xfffffbd8
   27c00:	str	r2, [fp, #-1068]	; 0xfffffbd4
   27c04:	str	r2, [fp, #-1072]	; 0xfffffbd0
   27c08:	str	r2, [fp, #-1076]	; 0xfffffbcc
   27c0c:	str	r2, [fp, #-1080]	; 0xfffffbc8
   27c10:	ldr	r3, [lr, #128]	; 0x80
   27c14:	ands	r7, r3, #64	; 0x40
   27c18:	and	r3, r3, #128	; 0x80
   27c1c:	biceq	r2, r2, #1024	; 0x400
   27c20:	beq	27c2c <ftello64@plt+0x163a4>
   27c24:	cmp	r3, #0
   27c28:	beq	279c8 <ftello64@plt+0x16140>
   27c2c:	cmp	r3, #0
   27c30:	bicne	r2, r2, #1
   27c34:	str	r2, [fp, #-1080]	; 0xfffffbc8
   27c38:	b	279c8 <ftello64@plt+0x16140>
   27c3c:	ldr	r2, [sp, #140]	; 0x8c
   27c40:	ldr	r3, [lr, #96]	; 0x60
   27c44:	str	r1, [sp, #60]	; 0x3c
   27c48:	ldr	r4, [fp, #-1080]	; 0xfffffbc8
   27c4c:	mov	r9, r5
   27c50:	str	r6, [sp, #152]	; 0x98
   27c54:	ldr	r5, [fp, #-1076]	; 0xfffffbcc
   27c58:	ldr	r6, [fp, #-1072]	; 0xfffffbd0
   27c5c:	ldr	lr, [r2, #100]	; 0x64
   27c60:	ldr	r2, [sp, #140]	; 0x8c
   27c64:	and	r7, r4, r3
   27c68:	ldr	r3, [sp, #12]
   27c6c:	ldr	r1, [r2, #104]	; 0x68
   27c70:	ldr	r2, [sp, #140]	; 0x8c
   27c74:	and	lr, r5, lr
   27c78:	ldr	r0, [r2, #108]	; 0x6c
   27c7c:	ldr	r2, [sp, #140]	; 0x8c
   27c80:	and	r1, r6, r1
   27c84:	ldr	ip, [r2, #112]	; 0x70
   27c88:	ldr	r2, [sp, #140]	; 0x8c
   27c8c:	ldr	r8, [r2, #116]	; 0x74
   27c90:	ldr	r2, [sp, #140]	; 0x8c
   27c94:	ldr	r2, [r2, #120]	; 0x78
   27c98:	str	r2, [sp, #160]	; 0xa0
   27c9c:	ldr	r2, [sp, #140]	; 0x8c
   27ca0:	ldr	r2, [r2, #124]	; 0x7c
   27ca4:	str	r2, [sp, #164]	; 0xa4
   27ca8:	ldr	r2, [fp, #-1068]	; 0xfffffbd4
   27cac:	str	r7, [fp, #-1080]	; 0xfffffbc8
   27cb0:	str	lr, [fp, #-1076]	; 0xfffffbcc
   27cb4:	str	r1, [fp, #-1072]	; 0xfffffbd0
   27cb8:	orr	r7, lr, r7
   27cbc:	ldr	lr, [sp, #140]	; 0x8c
   27cc0:	orr	r7, r7, r1
   27cc4:	ldr	r1, [sp, #60]	; 0x3c
   27cc8:	and	r2, r2, r0
   27ccc:	ldr	r0, [sp, #160]	; 0xa0
   27cd0:	str	r2, [fp, #-1068]	; 0xfffffbd4
   27cd4:	orr	r2, r7, r2
   27cd8:	ldr	r6, [fp, #-1064]	; 0xfffffbd8
   27cdc:	and	r6, r6, ip
   27ce0:	str	r6, [fp, #-1064]	; 0xfffffbd8
   27ce4:	orr	r2, r2, r6
   27ce8:	ldr	r6, [sp, #152]	; 0x98
   27cec:	ldr	r4, [fp, #-1060]	; 0xfffffbdc
   27cf0:	and	r4, r4, r8
   27cf4:	mov	r8, r3
   27cf8:	str	r4, [fp, #-1060]	; 0xfffffbdc
   27cfc:	orr	r2, r2, r4
   27d00:	ldr	r3, [fp, #-1056]	; 0xfffffbe0
   27d04:	and	r3, r3, r0
   27d08:	ldr	r0, [sp, #164]	; 0xa4
   27d0c:	str	r3, [fp, #-1056]	; 0xfffffbe0
   27d10:	orr	r2, r2, r3
   27d14:	ldr	r5, [fp, #-1052]	; 0xfffffbe4
   27d18:	and	r0, r5, r0
   27d1c:	mov	r5, r9
   27d20:	str	r0, [fp, #-1052]	; 0xfffffbe4
   27d24:	orr	r2, r2, r0
   27d28:	cmp	r2, #0
   27d2c:	ldr	r2, [sp, #24]
   27d30:	mov	r3, r1
   27d34:	beq	2830c <ftello64@plt+0x16a84>
   27d38:	tst	sl, #2048	; 0x800
   27d3c:	beq	27e20 <ftello64@plt+0x16598>
   27d40:	ldr	r0, [sp, #64]	; 0x40
   27d44:	cmp	r0, #1
   27d48:	bne	27d58 <ftello64@plt+0x164d0>
   27d4c:	ldrb	r0, [r5, #2]
   27d50:	tst	r0, #64	; 0x40
   27d54:	bne	27948 <ftello64@plt+0x160c0>
   27d58:	ldr	r0, [lr, #92]	; 0x5c
   27d5c:	cmp	r0, #1
   27d60:	ble	27dac <ftello64@plt+0x16524>
   27d64:	ldr	r0, [lr, #60]	; 0x3c
   27d68:	ldr	r1, [sp, #4]
   27d6c:	vld1.32	{d16-d17}, [r1]
   27d70:	vld1.32	{d18-d19}, [r0]!
   27d74:	sub	r1, fp, #1024	; 0x400
   27d78:	sub	r1, r1, #56	; 0x38
   27d7c:	vld1.64	{d20-d21}, [r1]
   27d80:	vand	q8, q9, q8
   27d84:	vbic	q9, q10, q8
   27d88:	vst1.64	{d18-d19}, [r1]
   27d8c:	ldr	r1, [sp]
   27d90:	vld1.32	{d20-d21}, [r0]
   27d94:	ldr	r0, [sp, #8]
   27d98:	vld1.32	{d16-d17}, [r1]
   27d9c:	vld1.32	{d22-d23}, [r0]
   27da0:	vand	q8, q10, q8
   27da4:	vbic	q8, q11, q8
   27da8:	b	27ddc <ftello64@plt+0x16554>
   27dac:	ldr	r0, [sp, #4]
   27db0:	vld1.32	{d16-d17}, [r0]
   27db4:	sub	r0, fp, #1024	; 0x400
   27db8:	sub	r0, r0, #56	; 0x38
   27dbc:	vld1.64	{d18-d19}, [r0]
   27dc0:	vbic	q9, q9, q8
   27dc4:	vst1.64	{d18-d19}, [r0]
   27dc8:	ldr	r0, [sp]
   27dcc:	vld1.32	{d16-d17}, [r0]
   27dd0:	ldr	r0, [sp, #8]
   27dd4:	vld1.32	{d20-d21}, [r0]
   27dd8:	vbic	q8, q10, q8
   27ddc:	vst1.32	{d16-d17}, [r0]
   27de0:	vmov.32	r0, d18[0]
   27de4:	vmov.32	r1, d18[1]
   27de8:	orr	r0, r1, r0
   27dec:	vmov.32	r1, d19[0]
   27df0:	orr	r0, r0, r1
   27df4:	vmov.32	r1, d19[1]
   27df8:	orr	r0, r0, r1
   27dfc:	vmov.32	r1, d16[0]
   27e00:	orr	r0, r0, r1
   27e04:	vmov.32	r1, d16[1]
   27e08:	orr	r0, r0, r1
   27e0c:	vmov.32	r1, d17[0]
   27e10:	orr	r0, r0, r1
   27e14:	vmov.32	r1, d17[1]
   27e18:	orrs	r0, r0, r1
   27e1c:	beq	2830c <ftello64@plt+0x16a84>
   27e20:	mov	r4, r6
   27e24:	mov	r5, #0
   27e28:	cmp	r6, #1
   27e2c:	blt	2827c <ftello64@plt+0x169f4>
   27e30:	ldr	r0, [fp, #-1052]	; 0xfffffbe4
   27e34:	ldr	ip, [fp, #-1056]	; 0xfffffbe0
   27e38:	ldr	lr, [fp, #-1060]	; 0xfffffbdc
   27e3c:	ldr	r8, [fp, #-1072]	; 0xfffffbd0
   27e40:	ldr	r9, [sp, #64]	; 0x40
   27e44:	mov	r1, #28
   27e48:	str	r3, [sp, #60]	; 0x3c
   27e4c:	str	r0, [sp, #148]	; 0x94
   27e50:	ldr	r0, [fp, #-1064]	; 0xfffffbd8
   27e54:	str	r0, [sp, #120]	; 0x78
   27e58:	ldr	r0, [fp, #-1080]	; 0xfffffbc8
   27e5c:	str	r0, [sp, #108]	; 0x6c
   27e60:	ldr	r0, [fp, #-1076]	; 0xfffffbcc
   27e64:	str	r0, [sp, #112]	; 0x70
   27e68:	ldr	r0, [fp, #-1068]	; 0xfffffbd4
   27e6c:	str	r0, [sp, #116]	; 0x74
   27e70:	sub	r0, fp, #6144	; 0x1800
   27e74:	sub	r7, r0, #104	; 0x68
   27e78:	b	27eb0 <ftello64@plt+0x16628>
   27e7c:	ldr	r9, [sp, #64]	; 0x40
   27e80:	ldr	r7, [sp, #144]	; 0x90
   27e84:	ldr	ip, [sp, #164]	; 0xa4
   27e88:	ldr	lr, [sp, #160]	; 0xa0
   27e8c:	ldr	r5, [sp, #136]	; 0x88
   27e90:	ldr	r4, [sp, #152]	; 0x98
   27e94:	ldr	r3, [sp, #60]	; 0x3c
   27e98:	ldr	r8, [sp, #156]	; 0x9c
   27e9c:	add	r1, r1, #32
   27ea0:	add	r7, r7, #12
   27ea4:	add	r5, r5, #1
   27ea8:	cmp	r5, r4
   27eac:	bge	2823c <ftello64@plt+0x169b4>
   27eb0:	cmp	r9, #1
   27eb4:	str	lr, [sp, #160]	; 0xa0
   27eb8:	str	ip, [sp, #164]	; 0xa4
   27ebc:	str	r4, [sp, #152]	; 0x98
   27ec0:	str	r5, [sp, #136]	; 0x88
   27ec4:	str	r8, [sp, #156]	; 0x9c
   27ec8:	bne	27efc <ftello64@plt+0x16674>
   27ecc:	ldr	r0, [sp, #16]
   27ed0:	add	r2, sp, #168	; 0xa8
   27ed4:	ldrb	r0, [r3, r0, lsl #3]
   27ed8:	mov	r3, r1
   27edc:	ubfx	r1, r0, #5, #3
   27ee0:	and	r0, r0, #31
   27ee4:	add	r1, r2, r1, lsl #2
   27ee8:	mov	r2, #1
   27eec:	ldr	r1, [r1, r5, lsl #5]
   27ef0:	tst	r1, r2, lsl r0
   27ef4:	mov	r1, r3
   27ef8:	beq	27e84 <ftello64@plt+0x165fc>
   27efc:	add	r4, sp, #168	; 0xa8
   27f00:	str	r7, [sp, #144]	; 0x90
   27f04:	ldr	ip, [sp, #108]	; 0x6c
   27f08:	ldr	r9, [sp, #112]	; 0x70
   27f0c:	add	sl, r4, r5, lsl #5
   27f10:	ldr	r5, [sp, #116]	; 0x74
   27f14:	add	r7, sl, #8
   27f18:	ldr	r3, [sl, #4]
   27f1c:	ldm	r7, {r0, r6, r7}
   27f20:	str	r6, [sp, #132]	; 0x84
   27f24:	str	r7, [sp, #100]	; 0x64
   27f28:	str	r3, [sp, #128]	; 0x80
   27f2c:	and	r3, r3, r9
   27f30:	and	r2, r0, r8
   27f34:	str	r0, [sp, #124]	; 0x7c
   27f38:	add	r0, r4, r1
   27f3c:	str	r3, [sp, #84]	; 0x54
   27f40:	ldr	r4, [r4, r1]
   27f44:	ldr	r8, [sp, #148]	; 0x94
   27f48:	ldr	lr, [r0, #-28]	; 0xffffffe4
   27f4c:	str	r0, [sp, #92]	; 0x5c
   27f50:	str	r2, [sp, #96]	; 0x60
   27f54:	and	r0, lr, ip
   27f58:	str	r0, [sp, #88]	; 0x58
   27f5c:	orr	r0, r3, r0
   27f60:	ldr	r3, [sl, #20]
   27f64:	orr	r0, r0, r2
   27f68:	and	r2, r6, r5
   27f6c:	ldr	r6, [sp, #120]	; 0x78
   27f70:	str	r2, [sp, #80]	; 0x50
   27f74:	orr	r0, r0, r2
   27f78:	and	r2, r7, r6
   27f7c:	ldr	r7, [sl, #24]
   27f80:	str	r2, [sp, #76]	; 0x4c
   27f84:	orr	r0, r0, r2
   27f88:	ldr	r2, [sp, #160]	; 0xa0
   27f8c:	and	r2, r3, r2
   27f90:	str	r2, [sp, #72]	; 0x48
   27f94:	orr	r0, r0, r2
   27f98:	ldr	r2, [sp, #164]	; 0xa4
   27f9c:	and	r2, r7, r2
   27fa0:	str	r2, [sp, #68]	; 0x44
   27fa4:	orr	r0, r0, r2
   27fa8:	and	r2, r4, r8
   27fac:	orrs	r0, r0, r2
   27fb0:	beq	27e7c <ftello64@plt+0x165f4>
   27fb4:	bic	r0, ip, lr
   27fb8:	str	r2, [sp, #20]
   27fbc:	ldr	r2, [sp, #156]	; 0x9c
   27fc0:	ldr	r8, [sp, #100]	; 0x64
   27fc4:	str	r1, [sp, #104]	; 0x68
   27fc8:	ldr	r1, [sp, #128]	; 0x80
   27fcc:	bic	ip, lr, ip
   27fd0:	str	r0, [sp, #56]	; 0x38
   27fd4:	ldr	r0, [sp, #128]	; 0x80
   27fd8:	bic	lr, r1, r9
   27fdc:	bic	r0, r9, r0
   27fe0:	orr	r1, lr, ip
   27fe4:	str	r0, [sp, #52]	; 0x34
   27fe8:	ldr	r0, [sp, #124]	; 0x7c
   27fec:	bic	r0, r2, r0
   27ff0:	str	r0, [sp, #48]	; 0x30
   27ff4:	ldr	r0, [sp, #132]	; 0x84
   27ff8:	bic	r0, r5, r0
   27ffc:	str	r0, [sp, #44]	; 0x2c
   28000:	bic	r0, r6, r8
   28004:	bic	r6, r8, r6
   28008:	str	r0, [sp, #40]	; 0x28
   2800c:	ldr	r0, [sp, #160]	; 0xa0
   28010:	bic	r0, r0, r3
   28014:	str	r0, [sp, #36]	; 0x24
   28018:	ldr	r0, [sp, #164]	; 0xa4
   2801c:	bic	r0, r0, r7
   28020:	str	r0, [sp, #32]
   28024:	ldr	r0, [sp, #148]	; 0x94
   28028:	bic	r0, r0, r4
   2802c:	str	r0, [sp, #28]
   28030:	ldr	r0, [sp, #124]	; 0x7c
   28034:	bic	r0, r0, r2
   28038:	mov	r9, r0
   2803c:	orr	r0, r1, r0
   28040:	ldr	r1, [sp, #132]	; 0x84
   28044:	bic	r1, r1, r5
   28048:	orr	r5, r0, r1
   2804c:	ldr	r0, [sp, #160]	; 0xa0
   28050:	orr	r5, r5, r6
   28054:	bic	r3, r3, r0
   28058:	ldr	r0, [sp, #164]	; 0xa4
   2805c:	orr	r5, r5, r3
   28060:	bic	r7, r7, r0
   28064:	ldr	r0, [sp, #148]	; 0x94
   28068:	orr	r2, r5, r7
   2806c:	bic	r4, r4, r0
   28070:	orrs	r2, r2, r4
   28074:	beq	28154 <ftello64@plt+0x168cc>
   28078:	ldr	r2, [sp, #152]	; 0x98
   2807c:	add	r5, sp, #168	; 0xa8
   28080:	add	r0, r5, r2, lsl #5
   28084:	str	ip, [r5, r2, lsl #5]
   28088:	str	lr, [r0, #4]
   2808c:	str	r9, [r0, #8]
   28090:	str	r1, [r0, #12]
   28094:	str	r6, [r0, #16]
   28098:	str	r3, [r0, #20]
   2809c:	str	r7, [r0, #24]
   280a0:	str	r4, [r0, #28]
   280a4:	ldr	r0, [sp, #92]	; 0x5c
   280a8:	ldr	r1, [sp, #88]	; 0x58
   280ac:	sub	lr, fp, #6144	; 0x1800
   280b0:	mov	r6, r2
   280b4:	str	r1, [r0, #-28]	; 0xffffffe4
   280b8:	ldr	r0, [sp, #84]	; 0x54
   280bc:	ldr	r1, [sp, #20]
   280c0:	str	r0, [sl, #4]
   280c4:	ldr	r0, [sp, #96]	; 0x60
   280c8:	str	r0, [sl, #8]
   280cc:	ldr	r0, [sp, #80]	; 0x50
   280d0:	str	r0, [sl, #12]
   280d4:	ldr	r0, [sp, #76]	; 0x4c
   280d8:	str	r0, [sl, #16]
   280dc:	ldr	r0, [sp, #72]	; 0x48
   280e0:	str	r0, [sl, #20]
   280e4:	ldr	r0, [sp, #68]	; 0x44
   280e8:	str	r0, [sl, #24]
   280ec:	ldr	r0, [sp, #104]	; 0x68
   280f0:	str	r1, [r5, r0]
   280f4:	add	r0, r2, r2, lsl #1
   280f8:	sub	r1, lr, #104	; 0x68
   280fc:	add	r4, r1, r0, lsl #2
   28100:	ldr	r1, [sp, #144]	; 0x90
   28104:	mov	r5, r4
   28108:	ldr	r0, [r1, #4]
   2810c:	str	r0, [r5, #4]!
   28110:	ldr	r7, [r1, #4]
   28114:	cmp	r7, #1
   28118:	blt	2816c <ftello64@plt+0x168e4>
   2811c:	str	r0, [r4]
   28120:	lsl	r0, r0, #2
   28124:	bl	2ce24 <ftello64@plt+0x1b59c>
   28128:	ldr	r8, [sp, #36]	; 0x24
   2812c:	ldr	sl, [sp, #28]
   28130:	cmp	r0, #0
   28134:	str	r0, [r4, #8]
   28138:	beq	28858 <ftello64@plt+0x16fd0>
   2813c:	ldr	r1, [sp, #144]	; 0x90
   28140:	lsl	r2, r7, #2
   28144:	ldr	r1, [r1, #8]
   28148:	bl	1157c <memcpy@plt>
   2814c:	ldr	r1, [sp, #24]
   28150:	b	28188 <ftello64@plt+0x16900>
   28154:	ldr	r4, [sp, #12]
   28158:	ldr	r1, [sp, #24]
   2815c:	ldr	r8, [sp, #36]	; 0x24
   28160:	ldr	r5, [sp, #32]
   28164:	ldr	sl, [sp, #28]
   28168:	b	28198 <ftello64@plt+0x16910>
   2816c:	ldr	r1, [sp, #24]
   28170:	ldr	r8, [sp, #36]	; 0x24
   28174:	ldr	sl, [sp, #28]
   28178:	mov	r0, #0
   2817c:	str	r0, [r4]
   28180:	str	r0, [r4, #4]
   28184:	str	r0, [r4, #8]
   28188:	ldr	r4, [sp, #12]
   2818c:	ldr	r5, [sp, #32]
   28190:	add	r6, r6, #1
   28194:	str	r6, [sp, #152]	; 0x98
   28198:	ldr	r0, [r4, #12]
   2819c:	ldr	r7, [sp, #144]	; 0x90
   281a0:	ldr	r1, [r0, r1, lsl #2]
   281a4:	mov	r0, r7
   281a8:	bl	23914 <ftello64@plt+0x1208c>
   281ac:	ldr	r6, [sp, #40]	; 0x28
   281b0:	cmp	r0, #0
   281b4:	beq	28818 <ftello64@plt+0x16f90>
   281b8:	ldr	r2, [sp, #56]	; 0x38
   281bc:	ldr	r4, [sp, #52]	; 0x34
   281c0:	ldr	r3, [sp, #48]	; 0x30
   281c4:	ldr	r1, [sp, #44]	; 0x2c
   281c8:	ldr	r9, [sp, #64]	; 0x40
   281cc:	mov	ip, r5
   281d0:	mov	lr, r8
   281d4:	str	sl, [sp, #148]	; 0x94
   281d8:	str	r6, [sp, #120]	; 0x78
   281dc:	orr	r0, r4, r2
   281e0:	str	r1, [sp, #116]	; 0x74
   281e4:	str	r3, [sp, #156]	; 0x9c
   281e8:	str	r4, [sp, #112]	; 0x70
   281ec:	str	r2, [sp, #108]	; 0x6c
   281f0:	orr	r0, r0, r3
   281f4:	orr	r0, r0, r1
   281f8:	orr	r0, r0, r6
   281fc:	orr	r0, r0, r8
   28200:	orr	r0, r0, r5
   28204:	orrs	r0, r0, sl
   28208:	mov	r0, r1
   2820c:	ldr	r1, [sp, #104]	; 0x68
   28210:	bne	27e8c <ftello64@plt+0x16604>
   28214:	mov	ip, r5
   28218:	str	r4, [sp, #112]	; 0x70
   2821c:	ldr	r4, [sp, #152]	; 0x98
   28220:	ldr	r5, [sp, #136]	; 0x88
   28224:	mov	lr, r8
   28228:	str	sl, [sp, #148]	; 0x94
   2822c:	str	r6, [sp, #120]	; 0x78
   28230:	str	r0, [sp, #116]	; 0x74
   28234:	mov	r8, r3
   28238:	str	r2, [sp, #108]	; 0x6c
   2823c:	ldr	r0, [sp, #148]	; 0x94
   28240:	ldr	r2, [sp, #24]
   28244:	str	r0, [fp, #-1052]	; 0xfffffbe4
   28248:	ldr	r0, [sp, #120]	; 0x78
   2824c:	str	ip, [fp, #-1056]	; 0xfffffbe0
   28250:	str	lr, [fp, #-1060]	; 0xfffffbdc
   28254:	ldr	lr, [sp, #140]	; 0x8c
   28258:	str	r0, [fp, #-1064]	; 0xfffffbd8
   2825c:	ldr	r0, [sp, #116]	; 0x74
   28260:	str	r0, [fp, #-1068]	; 0xfffffbd4
   28264:	ldr	r0, [sp, #112]	; 0x70
   28268:	str	r8, [fp, #-1072]	; 0xfffffbd0
   2826c:	ldr	r8, [sp, #12]
   28270:	str	r0, [fp, #-1076]	; 0xfffffbcc
   28274:	ldr	r0, [sp, #108]	; 0x6c
   28278:	str	r0, [fp, #-1080]	; 0xfffffbc8
   2827c:	cmp	r5, r4
   28280:	bne	2795c <ftello64@plt+0x160d4>
   28284:	sub	lr, fp, #1024	; 0x400
   28288:	mov	r1, r8
   2828c:	sub	r7, lr, #56	; 0x38
   28290:	sub	lr, fp, #6144	; 0x1800
   28294:	mov	sl, r1
   28298:	mov	r0, r7
   2829c:	mov	r8, r7
   282a0:	vld1.32	{d16-d17}, [r0]!
   282a4:	vld1.64	{d18-d19}, [r0]
   282a8:	add	r0, sp, #168	; 0xa8
   282ac:	add	r0, r0, r5, lsl #5
   282b0:	vst1.32	{d16-d17}, [r0]!
   282b4:	vst1.32	{d18-d19}, [r0]
   282b8:	ldr	r0, [r1, #12]
   282bc:	mov	r1, #1
   282c0:	ldr	r4, [r0, r2, lsl #2]
   282c4:	add	r0, r5, r5, lsl #1
   282c8:	sub	r2, lr, #104	; 0x68
   282cc:	add	r7, r2, r0, lsl #2
   282d0:	str	r1, [r2, r0, lsl #2]
   282d4:	mov	r0, #4
   282d8:	mov	r6, r7
   282dc:	str	r1, [r6, #4]!
   282e0:	bl	2ce24 <ftello64@plt+0x1b59c>
   282e4:	cmp	r0, #0
   282e8:	str	r0, [r7, #8]
   282ec:	beq	288c8 <ftello64@plt+0x17040>
   282f0:	ldr	lr, [sp, #140]	; 0x8c
   282f4:	ldr	r2, [sp, #24]
   282f8:	str	r4, [r0]
   282fc:	mov	r0, r8
   28300:	add	r4, r5, #1
   28304:	mov	r8, sl
   28308:	b	27954 <ftello64@plt+0x160cc>
   2830c:	mov	r4, r6
   28310:	b	2795c <ftello64@plt+0x160d4>
   28314:	cmp	r4, #0
   28318:	ble	288e4 <ftello64@plt+0x1705c>
   2831c:	mov	r6, r4
   28320:	mov	r4, #0
   28324:	add	r0, r6, #1
   28328:	str	r4, [fp, #-3136]	; 0xfffff3c0
   2832c:	str	r0, [fp, #-3140]	; 0xfffff3bc
   28330:	lsl	r0, r0, #2
   28334:	bl	2ce24 <ftello64@plt+0x1b59c>
   28338:	ldr	r1, [sp, #140]	; 0x8c
   2833c:	cmp	r0, #0
   28340:	str	r0, [fp, #-3132]	; 0xfffff3c4
   28344:	moveq	r4, #12
   28348:	cmp	r0, #0
   2834c:	str	r4, [fp, #-56]	; 0xffffffc8
   28350:	beq	28914 <ftello64@plt+0x1708c>
   28354:	vmov.i32	q8, #0	; 0x00000000
   28358:	sub	lr, fp, #3072	; 0xc00
   2835c:	mov	r3, #0
   28360:	mov	sl, #0
   28364:	mov	r7, #0
   28368:	mov	r2, #0
   2836c:	mov	r8, #0
   28370:	str	r6, [sp, #152]	; 0x98
   28374:	sub	r0, lr, #104	; 0x68
   28378:	sub	lr, fp, #3072	; 0xc00
   2837c:	sub	r9, lr, #68	; 0x44
   28380:	sub	lr, fp, #3072	; 0xc00
   28384:	vst1.64	{d16-d17}, [r0]!
   28388:	vst1.64	{d16-d17}, [r0]
   2838c:	sub	r0, lr, #56	; 0x38
   28390:	str	r0, [sp, #124]	; 0x7c
   28394:	mov	r0, #0
   28398:	str	r0, [sp, #144]	; 0x90
   2839c:	mov	r0, #0
   283a0:	str	r0, [sp, #148]	; 0x94
   283a4:	mov	r0, #0
   283a8:	str	r0, [sp, #156]	; 0x9c
   283ac:	mov	r0, #0
   283b0:	str	r0, [sp, #160]	; 0xa0
   283b4:	mov	r0, #0
   283b8:	str	r0, [sp, #164]	; 0xa4
   283bc:	mov	r0, #0
   283c0:	str	r0, [sp, #128]	; 0x80
   283c4:	b	28484 <ftello64@plt+0x16bfc>
   283c8:	ldrsb	r0, [r7, #52]	; 0x34
   283cc:	cmn	r0, #1
   283d0:	ble	28540 <ftello64@plt+0x16cb8>
   283d4:	sub	lr, fp, #3072	; 0xc00
   283d8:	sub	r0, lr, #56	; 0x38
   283dc:	sub	lr, fp, #2048	; 0x800
   283e0:	str	r7, [r0, r8, lsl #2]
   283e4:	sub	r0, lr, #56	; 0x38
   283e8:	str	r7, [r0, r8, lsl #2]
   283ec:	add	r0, sp, #168	; 0xa8
   283f0:	ldr	r2, [sp, #164]	; 0xa4
   283f4:	mov	r1, r0
   283f8:	ldr	r0, [r0, r8, lsl #5]
   283fc:	orr	r2, r2, r0
   28400:	add	r0, r1, r8, lsl #5
   28404:	add	r8, r8, #1
   28408:	str	r2, [sp, #164]	; 0xa4
   2840c:	ldr	r2, [r0, #4]
   28410:	ldr	r1, [r0, #8]
   28414:	ldr	r7, [r0, #12]
   28418:	ldr	r5, [r0, #16]
   2841c:	ldr	r4, [r0, #20]
   28420:	ldr	r6, [r0, #24]
   28424:	ldr	r0, [r0, #28]
   28428:	orr	sl, sl, r0
   2842c:	ldr	r0, [sp, #144]	; 0x90
   28430:	orr	r0, r0, r6
   28434:	ldr	r6, [sp, #148]	; 0x94
   28438:	str	r0, [sp, #144]	; 0x90
   2843c:	ldr	r0, [sp, #152]	; 0x98
   28440:	orr	r6, r6, r4
   28444:	str	r6, [sp, #148]	; 0x94
   28448:	ldr	r6, [sp, #156]	; 0x9c
   2844c:	cmp	r8, r0
   28450:	orr	r6, r6, r5
   28454:	str	r6, [sp, #156]	; 0x9c
   28458:	ldr	r6, [sp, #160]	; 0xa0
   2845c:	orr	r6, r6, r7
   28460:	ldr	r7, [sp, #132]	; 0x84
   28464:	str	r6, [sp, #160]	; 0xa0
   28468:	mov	r6, r0
   2846c:	orr	r7, r7, r1
   28470:	ldr	r1, [sp, #136]	; 0x88
   28474:	orr	r1, r1, r2
   28478:	mov	r2, r1
   2847c:	ldr	r1, [sp, #140]	; 0x8c
   28480:	beq	28614 <ftello64@plt+0x16d8c>
   28484:	mov	r0, #0
   28488:	sub	lr, fp, #6144	; 0x1800
   2848c:	str	r2, [sp, #136]	; 0x88
   28490:	str	r7, [sp, #132]	; 0x84
   28494:	str	r0, [fp, #-3136]	; 0xfffff3c0
   28498:	add	r0, r8, r8, lsl #1
   2849c:	sub	r2, lr, #104	; 0x68
   284a0:	add	r0, r2, r0, lsl #2
   284a4:	ldr	r7, [r0, #4]
   284a8:	cmp	r7, #1
   284ac:	blt	28508 <ftello64@plt+0x16c80>
   284b0:	ldr	r4, [r0, #8]
   284b4:	mov	r5, #0
   284b8:	b	284c8 <ftello64@plt+0x16c40>
   284bc:	add	r5, r5, #1
   284c0:	cmp	r5, r7
   284c4:	bge	28504 <ftello64@plt+0x16c7c>
   284c8:	ldr	r0, [r4, r5, lsl #2]
   284cc:	ldr	r2, [r1, #12]
   284d0:	ldr	r0, [r2, r0, lsl #2]
   284d4:	cmn	r0, #1
   284d8:	beq	284bc <ftello64@plt+0x16c34>
   284dc:	ldr	r1, [r1, #24]
   284e0:	add	r0, r0, r0, lsl #1
   284e4:	add	r1, r1, r0, lsl #2
   284e8:	mov	r0, r9
   284ec:	bl	23788 <ftello64@plt+0x11f00>
   284f0:	ldr	r1, [sp, #140]	; 0x8c
   284f4:	mov	r3, #0
   284f8:	cmp	r0, #0
   284fc:	beq	284bc <ftello64@plt+0x16c34>
   28500:	b	287a8 <ftello64@plt+0x16f20>
   28504:	str	r3, [fp, #-56]	; 0xffffffc8
   28508:	sub	r0, fp, #56	; 0x38
   2850c:	mov	r2, r9
   28510:	mov	r3, #0
   28514:	bl	23a88 <ftello64@plt+0x12200>
   28518:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2851c:	mov	r7, r0
   28520:	sub	lr, fp, #1024	; 0x400
   28524:	sub	r0, lr, #56	; 0x38
   28528:	cmp	r7, #0
   2852c:	str	r7, [r0, r8, lsl #2]
   28530:	bne	283c8 <ftello64@plt+0x16b40>
   28534:	cmp	r3, #0
   28538:	beq	283c8 <ftello64@plt+0x16b40>
   2853c:	b	285d4 <ftello64@plt+0x16d4c>
   28540:	ldr	r1, [sp, #140]	; 0x8c
   28544:	sub	r0, fp, #56	; 0x38
   28548:	mov	r2, r9
   2854c:	mov	r3, #1
   28550:	bl	23a88 <ftello64@plt+0x12200>
   28554:	sub	lr, fp, #2048	; 0x800
   28558:	cmp	r0, #0
   2855c:	sub	r1, lr, #56	; 0x38
   28560:	str	r0, [r1, r8, lsl #2]
   28564:	bne	28574 <ftello64@plt+0x16cec>
   28568:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2856c:	cmp	r1, #0
   28570:	bne	285d4 <ftello64@plt+0x16d4c>
   28574:	cmp	r7, r0
   28578:	beq	285a0 <ftello64@plt+0x16d18>
   2857c:	ldr	r1, [sp, #140]	; 0x8c
   28580:	ldr	r2, [sp, #128]	; 0x80
   28584:	ldr	r0, [r1, #92]	; 0x5c
   28588:	cmp	r0, #1
   2858c:	mov	r0, #0
   28590:	movwgt	r0, #1
   28594:	orr	r2, r2, r0
   28598:	str	r2, [sp, #128]	; 0x80
   2859c:	b	285a4 <ftello64@plt+0x16d1c>
   285a0:	ldr	r1, [sp, #140]	; 0x8c
   285a4:	sub	r0, fp, #56	; 0x38
   285a8:	mov	r2, r9
   285ac:	mov	r3, #2
   285b0:	bl	23a88 <ftello64@plt+0x12200>
   285b4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   285b8:	sub	lr, fp, #3072	; 0xc00
   285bc:	cmp	r0, #0
   285c0:	sub	r1, lr, #56	; 0x38
   285c4:	str	r0, [r1, r8, lsl #2]
   285c8:	bne	283ec <ftello64@plt+0x16b64>
   285cc:	cmp	r3, #0
   285d0:	beq	283ec <ftello64@plt+0x16b64>
   285d4:	ldr	r0, [sp, #144]	; 0x90
   285d8:	str	sl, [fp, #-3148]	; 0xfffff3b4
   285dc:	str	r0, [fp, #-3152]	; 0xfffff3b0
   285e0:	ldr	r0, [sp, #148]	; 0x94
   285e4:	str	r0, [fp, #-3156]	; 0xfffff3ac
   285e8:	ldr	r0, [sp, #156]	; 0x9c
   285ec:	str	r0, [fp, #-3160]	; 0xfffff3a8
   285f0:	ldr	r0, [sp, #160]	; 0xa0
   285f4:	str	r0, [fp, #-3164]	; 0xfffff3a4
   285f8:	ldr	r0, [sp, #132]	; 0x84
   285fc:	str	r0, [fp, #-3168]	; 0xfffff3a0
   28600:	ldr	r0, [sp, #136]	; 0x88
   28604:	str	r0, [fp, #-3172]	; 0xfffff39c
   28608:	ldr	r0, [sp, #164]	; 0xa4
   2860c:	str	r0, [fp, #-3176]	; 0xfffff398
   28610:	b	287e8 <ftello64@plt+0x16f60>
   28614:	ldr	r0, [sp, #144]	; 0x90
   28618:	str	sl, [fp, #-3148]	; 0xfffff3b4
   2861c:	ldr	r9, [sp, #128]	; 0x80
   28620:	ldr	sl, [sp, #164]	; 0xa4
   28624:	str	r0, [fp, #-3152]	; 0xfffff3b0
   28628:	ldr	r0, [sp, #148]	; 0x94
   2862c:	tst	r9, #1
   28630:	str	r0, [fp, #-3156]	; 0xfffff3ac
   28634:	ldr	r0, [sp, #156]	; 0x9c
   28638:	str	r0, [fp, #-3160]	; 0xfffff3a8
   2863c:	ldr	r0, [sp, #160]	; 0xa0
   28640:	str	r0, [fp, #-3164]	; 0xfffff3a4
   28644:	mov	r0, #4
   28648:	str	r7, [fp, #-3168]	; 0xfffff3a0
   2864c:	str	r2, [fp, #-3172]	; 0xfffff39c
   28650:	str	sl, [fp, #-3176]	; 0xfffff398
   28654:	bne	28920 <ftello64@plt+0x17098>
   28658:	mov	r1, #256	; 0x100
   2865c:	bl	2cdd0 <ftello64@plt+0x1b548>
   28660:	ldr	r1, [sp, #12]
   28664:	cmp	r0, #0
   28668:	str	r0, [r1, #44]	; 0x2c
   2866c:	beq	287e8 <ftello64@plt+0x16f60>
   28670:	ldr	r4, [sp, #140]	; 0x8c
   28674:	mov	r1, #0
   28678:	mov	r3, sl
   2867c:	mov	r2, #0
   28680:	add	r8, sp, #168	; 0xa8
   28684:	cmp	r3, #0
   28688:	bne	286a8 <ftello64@plt+0x16e20>
   2868c:	b	28720 <ftello64@plt+0x16e98>
   28690:	sub	lr, fp, #3072	; 0xc00
   28694:	add	r8, r8, #4
   28698:	sub	r3, lr, #104	; 0x68
   2869c:	ldr	r3, [r3, r2, lsl #2]
   286a0:	cmp	r3, #0
   286a4:	beq	28720 <ftello64@plt+0x16e98>
   286a8:	add	r7, r4, r2, lsl #2
   286ac:	lsl	r6, r2, #5
   286b0:	mov	r5, #1
   286b4:	add	ip, r7, #96	; 0x60
   286b8:	tst	r3, #1
   286bc:	bne	286dc <ftello64@plt+0x16e54>
   286c0:	lsr	r7, r3, #1
   286c4:	cmp	r1, r3, lsr #1
   286c8:	add	r6, r6, #1
   286cc:	lsl	r5, r5, #1
   286d0:	mov	r3, r7
   286d4:	bne	286b8 <ftello64@plt+0x16e30>
   286d8:	b	28720 <ftello64@plt+0x16e98>
   286dc:	mov	lr, #0
   286e0:	ldr	r7, [r8, lr, lsl #3]
   286e4:	add	lr, lr, #4
   286e8:	tst	r7, r5
   286ec:	beq	286e0 <ftello64@plt+0x16e58>
   286f0:	ldr	r7, [ip]
   286f4:	sub	r4, fp, #2048	; 0x800
   286f8:	tst	r7, r5
   286fc:	sub	r7, r4, #56	; 0x38
   28700:	sub	r4, fp, #1024	; 0x400
   28704:	sub	r4, r4, #56	; 0x38
   28708:	moveq	r7, r4
   2870c:	ldr	r4, [sp, #140]	; 0x8c
   28710:	add	r7, r7, lr
   28714:	ldr	r7, [r7, #-4]
   28718:	str	r7, [r0, r6, lsl #2]
   2871c:	b	286c0 <ftello64@plt+0x16e38>
   28720:	add	r2, r2, #1
   28724:	cmp	r2, #8
   28728:	bne	28690 <ftello64@plt+0x16e08>
   2872c:	ldr	r5, [sp, #152]	; 0x98
   28730:	tst	sl, #1024	; 0x400
   28734:	beq	2877c <ftello64@plt+0x16ef4>
   28738:	add	r1, sp, #168	; 0xa8
   2873c:	mov	r2, r5
   28740:	ldrb	r3, [r1, #1]
   28744:	tst	r3, #4
   28748:	bne	28768 <ftello64@plt+0x16ee0>
   2874c:	ldr	r3, [sp, #124]	; 0x7c
   28750:	add	r1, r1, #32
   28754:	subs	r2, r2, #1
   28758:	add	r3, r3, #4
   2875c:	str	r3, [sp, #124]	; 0x7c
   28760:	bne	28740 <ftello64@plt+0x16eb8>
   28764:	b	2877c <ftello64@plt+0x16ef4>
   28768:	ldr	r1, [sp, #124]	; 0x7c
   2876c:	tst	r9, #1
   28770:	ldr	r1, [r1]
   28774:	str	r1, [r0, #40]	; 0x28
   28778:	strne	r1, [r0, #1064]	; 0x428
   2877c:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   28780:	bl	15df0 <ftello64@plt+0x4568>
   28784:	sub	lr, fp, #6144	; 0x1800
   28788:	sub	r0, lr, #104	; 0x68
   2878c:	add	r4, r0, #8
   28790:	ldr	r0, [r4], #12
   28794:	bl	15df0 <ftello64@plt+0x4568>
   28798:	subs	r5, r5, #1
   2879c:	bne	28790 <ftello64@plt+0x16f08>
   287a0:	mov	r0, #1
   287a4:	b	28904 <ftello64@plt+0x1707c>
   287a8:	ldr	r1, [sp, #144]	; 0x90
   287ac:	str	sl, [fp, #-3148]	; 0xfffff3b4
   287b0:	str	r0, [fp, #-56]	; 0xffffffc8
   287b4:	str	r1, [fp, #-3152]	; 0xfffff3b0
   287b8:	ldr	r1, [sp, #148]	; 0x94
   287bc:	str	r1, [fp, #-3156]	; 0xfffff3ac
   287c0:	ldr	r1, [sp, #156]	; 0x9c
   287c4:	str	r1, [fp, #-3160]	; 0xfffff3a8
   287c8:	ldr	r1, [sp, #160]	; 0xa0
   287cc:	str	r1, [fp, #-3164]	; 0xfffff3a4
   287d0:	ldr	r1, [sp, #132]	; 0x84
   287d4:	str	r1, [fp, #-3168]	; 0xfffff3a0
   287d8:	ldr	r1, [sp, #136]	; 0x88
   287dc:	str	r1, [fp, #-3172]	; 0xfffff39c
   287e0:	ldr	r1, [sp, #164]	; 0xa4
   287e4:	str	r1, [fp, #-3176]	; 0xfffff398
   287e8:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   287ec:	bl	15df0 <ftello64@plt+0x4568>
   287f0:	cmp	r6, #1
   287f4:	blt	288c0 <ftello64@plt+0x17038>
   287f8:	sub	lr, fp, #6144	; 0x1800
   287fc:	sub	r0, lr, #104	; 0x68
   28800:	add	r4, r0, #8
   28804:	ldr	r0, [r4], #12
   28808:	bl	15df0 <ftello64@plt+0x4568>
   2880c:	subs	r6, r6, #1
   28810:	bne	28804 <ftello64@plt+0x16f7c>
   28814:	b	288c0 <ftello64@plt+0x17038>
   28818:	ldr	r0, [sp, #44]	; 0x2c
   2881c:	str	sl, [fp, #-1052]	; 0xfffffbe4
   28820:	str	r5, [fp, #-1056]	; 0xfffffbe0
   28824:	str	r8, [fp, #-1060]	; 0xfffffbdc
   28828:	str	r6, [fp, #-1064]	; 0xfffffbd8
   2882c:	ldr	r6, [sp, #152]	; 0x98
   28830:	str	r0, [fp, #-1068]	; 0xfffffbd4
   28834:	ldr	r0, [sp, #48]	; 0x30
   28838:	str	r0, [fp, #-1072]	; 0xfffffbd0
   2883c:	ldr	r0, [sp, #52]	; 0x34
   28840:	str	r0, [fp, #-1076]	; 0xfffffbcc
   28844:	ldr	r0, [sp, #56]	; 0x38
   28848:	str	r0, [fp, #-1080]	; 0xfffffbc8
   2884c:	cmp	r6, #1
   28850:	bge	288a4 <ftello64@plt+0x1701c>
   28854:	b	288c0 <ftello64@plt+0x17038>
   28858:	ldr	r0, [sp, #32]
   2885c:	str	sl, [fp, #-1052]	; 0xfffffbe4
   28860:	str	r0, [fp, #-1056]	; 0xfffffbe0
   28864:	ldr	r0, [sp, #40]	; 0x28
   28868:	str	r8, [fp, #-1060]	; 0xfffffbdc
   2886c:	str	r0, [fp, #-1064]	; 0xfffffbd8
   28870:	ldr	r0, [sp, #44]	; 0x2c
   28874:	str	r0, [fp, #-1068]	; 0xfffffbd4
   28878:	ldr	r0, [sp, #48]	; 0x30
   2887c:	str	r0, [fp, #-1072]	; 0xfffffbd0
   28880:	ldr	r0, [sp, #52]	; 0x34
   28884:	str	r0, [fp, #-1076]	; 0xfffffbcc
   28888:	ldr	r0, [sp, #56]	; 0x38
   2888c:	str	r0, [fp, #-1080]	; 0xfffffbc8
   28890:	mov	r0, #0
   28894:	str	r0, [r5]
   28898:	str	r0, [r4]
   2889c:	cmp	r6, #1
   288a0:	blt	288c0 <ftello64@plt+0x17038>
   288a4:	sub	lr, fp, #6144	; 0x1800
   288a8:	sub	r0, lr, #104	; 0x68
   288ac:	add	r4, r0, #8
   288b0:	ldr	r0, [r4], #12
   288b4:	bl	15df0 <ftello64@plt+0x4568>
   288b8:	subs	r6, r6, #1
   288bc:	bne	288b0 <ftello64@plt+0x17028>
   288c0:	mov	r0, #0
   288c4:	b	28904 <ftello64@plt+0x1707c>
   288c8:	mov	r0, #0
   288cc:	str	r0, [r6]
   288d0:	str	r0, [r7]
   288d4:	mov	r6, r5
   288d8:	cmp	r6, #1
   288dc:	bge	288a4 <ftello64@plt+0x1701c>
   288e0:	b	288c0 <ftello64@plt+0x17038>
   288e4:	mov	r0, #0
   288e8:	bne	28904 <ftello64@plt+0x1707c>
   288ec:	mov	r0, #4
   288f0:	mov	r1, #256	; 0x100
   288f4:	bl	2cdd0 <ftello64@plt+0x1b548>
   288f8:	cmp	r0, #0
   288fc:	str	r0, [r8, #44]	; 0x2c
   28900:	movwne	r0, #1
   28904:	sub	sp, fp, #48	; 0x30
   28908:	vpop	{d8-d9}
   2890c:	add	sp, sp, #4
   28910:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28914:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   28918:	bl	15df0 <ftello64@plt+0x4568>
   2891c:	b	287f8 <ftello64@plt+0x16f70>
   28920:	mov	r1, #512	; 0x200
   28924:	bl	2cdd0 <ftello64@plt+0x1b548>
   28928:	ldr	r1, [sp, #12]
   2892c:	cmp	r0, #0
   28930:	str	r0, [r1, #48]	; 0x30
   28934:	beq	287e8 <ftello64@plt+0x16f60>
   28938:	sub	lr, fp, #1024	; 0x400
   2893c:	mov	r3, #0
   28940:	add	r8, sp, #168	; 0xa8
   28944:	mov	r5, sl
   28948:	mov	r6, #0
   2894c:	sub	r1, lr, #56	; 0x38
   28950:	sub	lr, fp, #2048	; 0x800
   28954:	sub	ip, r1, #4
   28958:	sub	r1, lr, #56	; 0x38
   2895c:	sub	lr, r1, #4
   28960:	cmp	r5, #0
   28964:	bne	28984 <ftello64@plt+0x170fc>
   28968:	b	289f0 <ftello64@plt+0x17168>
   2896c:	sub	r1, fp, #3072	; 0xc00
   28970:	add	r8, r8, #4
   28974:	sub	r1, r1, #104	; 0x68
   28978:	ldr	r5, [r1, r6, lsl #2]
   2897c:	cmp	r5, #0
   28980:	beq	289f0 <ftello64@plt+0x17168>
   28984:	lsl	r4, r6, #5
   28988:	mov	r1, #1
   2898c:	tst	r5, #1
   28990:	bne	289b0 <ftello64@plt+0x17128>
   28994:	lsr	r2, r5, #1
   28998:	cmp	r3, r5, lsr #1
   2899c:	add	r4, r4, #1
   289a0:	lsl	r1, r1, #1
   289a4:	mov	r5, r2
   289a8:	bne	2898c <ftello64@plt+0x17104>
   289ac:	b	289f0 <ftello64@plt+0x17168>
   289b0:	mov	r2, r8
   289b4:	mov	sl, ip
   289b8:	mov	r9, lr
   289bc:	ldr	r7, [r2], #32
   289c0:	add	sl, sl, #4
   289c4:	add	r9, r9, #4
   289c8:	tst	r7, r1
   289cc:	beq	289bc <ftello64@plt+0x17134>
   289d0:	ldr	r2, [sl]
   289d4:	mov	r7, r0
   289d8:	str	r2, [r7, r4, lsl #2]!
   289dc:	ldr	r2, [r9]
   289e0:	ldr	r9, [sp, #128]	; 0x80
   289e4:	ldr	sl, [sp, #164]	; 0xa4
   289e8:	str	r2, [r7, #1024]	; 0x400
   289ec:	b	28994 <ftello64@plt+0x1710c>
   289f0:	add	r6, r6, #1
   289f4:	cmp	r6, #8
   289f8:	bne	2896c <ftello64@plt+0x170e4>
   289fc:	b	2872c <ftello64@plt+0x16ea4>
   28a00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28a04:	add	fp, sp, #28
   28a08:	sub	sp, sp, #52	; 0x34
   28a0c:	ldr	r7, [r1, #8]
   28a10:	ldr	r4, [r1, #12]
   28a14:	mov	r5, r0
   28a18:	mov	r0, #1
   28a1c:	mov	r9, r1
   28a20:	str	r0, [sp, #44]	; 0x2c
   28a24:	str	r0, [sp, #40]	; 0x28
   28a28:	mov	r0, #4
   28a2c:	bl	2ce24 <ftello64@plt+0x1b59c>
   28a30:	cmp	r0, #0
   28a34:	str	r0, [sp, #48]	; 0x30
   28a38:	beq	28e8c <ftello64@plt+0x17604>
   28a3c:	str	r7, [r0]
   28a40:	add	r3, sp, #40	; 0x28
   28a44:	mov	r0, r5
   28a48:	mov	r1, r9
   28a4c:	mov	r2, r4
   28a50:	str	r5, [sp, #20]
   28a54:	bl	28ea8 <ftello64@plt+0x17620>
   28a58:	cmp	r0, #0
   28a5c:	bne	28e84 <ftello64@plt+0x175fc>
   28a60:	add	r0, r9, #16
   28a64:	mov	r5, r4
   28a68:	mov	r1, #0
   28a6c:	str	r9, [sp, #12]
   28a70:	str	r0, [sp, #16]
   28a74:	cmp	r5, #1
   28a78:	bge	28aa8 <ftello64@plt+0x17220>
   28a7c:	b	28e44 <ftello64@plt+0x175bc>
   28a80:	mov	r0, r7
   28a84:	mov	r1, r9
   28a88:	mov	r2, r5
   28a8c:	add	r3, sp, #40	; 0x28
   28a90:	bl	28ea8 <ftello64@plt+0x17620>
   28a94:	ldr	r1, [sp, #8]
   28a98:	cmp	r0, #0
   28a9c:	bne	28e84 <ftello64@plt+0x175fc>
   28aa0:	cmp	r5, #1
   28aa4:	blt	28e44 <ftello64@plt+0x175bc>
   28aa8:	ldr	r0, [r9]
   28aac:	ldr	r7, [sp, #20]
   28ab0:	ldr	r2, [r0, r5, lsl #2]
   28ab4:	cmp	r2, #0
   28ab8:	mov	r2, #0
   28abc:	addeq	r2, r1, #1
   28ac0:	ldr	r1, [r7, #120]	; 0x78
   28ac4:	cmp	r2, r1
   28ac8:	bgt	28e4c <ftello64@plt+0x175c4>
   28acc:	mov	r0, #0
   28ad0:	str	r5, [sp, #24]
   28ad4:	sub	r5, r5, #1
   28ad8:	str	r2, [sp, #8]
   28adc:	str	r0, [sp, #44]	; 0x2c
   28ae0:	ldr	r0, [r7, #100]	; 0x64
   28ae4:	ldr	r1, [r0, r5, lsl #2]
   28ae8:	cmp	r1, #0
   28aec:	beq	28a80 <ftello64@plt+0x171f8>
   28af0:	ldr	r0, [r1, #20]
   28af4:	cmp	r0, #1
   28af8:	blt	28a80 <ftello64@plt+0x171f8>
   28afc:	ldr	r6, [r7, #84]	; 0x54
   28b00:	mov	r8, #0
   28b04:	str	r5, [sp, #28]
   28b08:	str	r1, [sp, #36]	; 0x24
   28b0c:	str	r6, [sp, #32]
   28b10:	b	28b54 <ftello64@plt+0x172cc>
   28b14:	ldr	r2, [sp, #40]	; 0x28
   28b18:	cmp	r2, #0
   28b1c:	beq	28d14 <ftello64@plt+0x1748c>
   28b20:	ldr	r1, [sp, #44]	; 0x2c
   28b24:	cmp	r1, #0
   28b28:	bne	28d3c <ftello64@plt+0x174b4>
   28b2c:	ldr	r0, [sp, #48]	; 0x30
   28b30:	str	sl, [r0]
   28b34:	ldr	r0, [sp, #44]	; 0x2c
   28b38:	add	r0, r0, #1
   28b3c:	str	r0, [sp, #44]	; 0x2c
   28b40:	ldr	r1, [sp, #36]	; 0x24
   28b44:	add	r8, r8, #1
   28b48:	ldr	r0, [r1, #20]
   28b4c:	cmp	r8, r0
   28b50:	bge	28a80 <ftello64@plt+0x171f8>
   28b54:	ldr	r0, [r1, #24]
   28b58:	ldr	sl, [r0, r8, lsl #2]
   28b5c:	ldr	r0, [r6]
   28b60:	add	r0, r0, sl, lsl #3
   28b64:	ldrb	r0, [r0, #6]
   28b68:	tst	r0, #16
   28b6c:	bne	28c0c <ftello64@plt+0x17384>
   28b70:	ldr	r0, [r6]
   28b74:	mov	r2, r5
   28b78:	add	r1, r0, sl, lsl #3
   28b7c:	mov	r0, r7
   28b80:	bl	276bc <ftello64@plt+0x15e34>
   28b84:	cmp	r0, #0
   28b88:	beq	28b40 <ftello64@plt+0x172b8>
   28b8c:	ldr	r0, [r9]
   28b90:	ldr	r1, [sp, #24]
   28b94:	ldr	r0, [r0, r1, lsl #2]
   28b98:	cmp	r0, #0
   28b9c:	beq	28b40 <ftello64@plt+0x172b8>
   28ba0:	ldr	r2, [r0, #8]
   28ba4:	cmp	r2, #1
   28ba8:	blt	28b40 <ftello64@plt+0x172b8>
   28bac:	ldr	r1, [r6, #12]
   28bb0:	ldr	r0, [r0, #12]
   28bb4:	subs	r3, r2, #1
   28bb8:	mov	r2, #0
   28bbc:	ldr	r1, [r1, sl, lsl #2]
   28bc0:	beq	28be8 <ftello64@plt+0x17360>
   28bc4:	mov	r4, #1
   28bc8:	add	r7, r2, r3
   28bcc:	lsr	r6, r7, #1
   28bd0:	ldr	r5, [r0, r6, lsl #2]
   28bd4:	cmp	r5, r1
   28bd8:	addlt	r2, r4, r7, lsr #1
   28bdc:	movge	r3, r6
   28be0:	cmp	r2, r3
   28be4:	bcc	28bc8 <ftello64@plt+0x17340>
   28be8:	ldr	r2, [r0, r2, lsl #2]
   28bec:	ldr	r9, [sp, #12]
   28bf0:	ldr	r7, [sp, #20]
   28bf4:	ldr	r5, [sp, #28]
   28bf8:	ldr	r6, [sp, #32]
   28bfc:	mov	r0, #1
   28c00:	cmp	r2, r1
   28c04:	bne	28b40 <ftello64@plt+0x172b8>
   28c08:	b	28cdc <ftello64@plt+0x17454>
   28c0c:	ldr	r4, [r7, #84]	; 0x54
   28c10:	ldr	r6, [r9, #12]
   28c14:	mov	r1, sl
   28c18:	mov	r2, r7
   28c1c:	mov	r3, r5
   28c20:	mov	r0, r4
   28c24:	bl	27358 <ftello64@plt+0x15ad0>
   28c28:	cmp	r0, #1
   28c2c:	blt	28c48 <ftello64@plt+0x173c0>
   28c30:	add	r1, r0, r5
   28c34:	cmp	r1, r6
   28c38:	ble	28c58 <ftello64@plt+0x173d0>
   28c3c:	ldr	r5, [sp, #28]
   28c40:	ldr	r6, [sp, #32]
   28c44:	b	28cdc <ftello64@plt+0x17454>
   28c48:	ldr	r6, [sp, #32]
   28c4c:	cmp	r0, #0
   28c50:	bne	28cdc <ftello64@plt+0x17454>
   28c54:	b	28b70 <ftello64@plt+0x172e8>
   28c58:	ldr	r2, [r9]
   28c5c:	ldr	r5, [sp, #28]
   28c60:	ldr	r6, [sp, #32]
   28c64:	ldr	r2, [r2, r1, lsl #2]
   28c68:	cmp	r2, #0
   28c6c:	beq	28b70 <ftello64@plt+0x172e8>
   28c70:	ldr	r3, [r2, #8]
   28c74:	cmp	r3, #1
   28c78:	blt	28b70 <ftello64@plt+0x172e8>
   28c7c:	ldr	r1, [r4, #12]
   28c80:	ldr	r2, [r2, #12]
   28c84:	subs	r4, r3, #1
   28c88:	mov	r3, #0
   28c8c:	ldr	r1, [r1, sl, lsl #2]
   28c90:	beq	28cb8 <ftello64@plt+0x17430>
   28c94:	mov	ip, #1
   28c98:	add	r5, r3, r4
   28c9c:	lsr	r6, r5, #1
   28ca0:	ldr	r7, [r2, r6, lsl #2]
   28ca4:	cmp	r7, r1
   28ca8:	addlt	r3, ip, r5, lsr #1
   28cac:	movge	r4, r6
   28cb0:	cmp	r3, r4
   28cb4:	bcc	28c98 <ftello64@plt+0x17410>
   28cb8:	ldr	r9, [sp, #12]
   28cbc:	ldr	r7, [sp, #20]
   28cc0:	ldr	r5, [sp, #28]
   28cc4:	ldr	r6, [sp, #32]
   28cc8:	cmp	r0, #0
   28ccc:	beq	28b70 <ftello64@plt+0x172e8>
   28cd0:	ldr	r2, [r2, r3, lsl #2]
   28cd4:	cmp	r2, r1
   28cd8:	bne	28b70 <ftello64@plt+0x172e8>
   28cdc:	ldr	r1, [r9, #20]
   28ce0:	cmp	r1, #0
   28ce4:	beq	28b14 <ftello64@plt+0x1728c>
   28ce8:	ldr	r1, [r6, #12]
   28cec:	add	r3, r0, r5
   28cf0:	mov	r0, r7
   28cf4:	ldr	r2, [r1, sl, lsl #2]
   28cf8:	ldr	r1, [sp, #16]
   28cfc:	str	sl, [sp]
   28d00:	str	r5, [sp, #4]
   28d04:	bl	2a04c <ftello64@plt+0x187c4>
   28d08:	cmp	r0, #0
   28d0c:	beq	28b14 <ftello64@plt+0x1728c>
   28d10:	b	28b40 <ftello64@plt+0x172b8>
   28d14:	mov	r0, #1
   28d18:	str	r0, [sp, #44]	; 0x2c
   28d1c:	str	r0, [sp, #40]	; 0x28
   28d20:	mov	r0, #4
   28d24:	bl	2ce24 <ftello64@plt+0x1b59c>
   28d28:	cmp	r0, #0
   28d2c:	str	r0, [sp, #48]	; 0x30
   28d30:	beq	28e70 <ftello64@plt+0x175e8>
   28d34:	str	sl, [r0]
   28d38:	b	28b40 <ftello64@plt+0x172b8>
   28d3c:	cmp	r2, r1
   28d40:	bne	28d6c <ftello64@plt+0x174e4>
   28d44:	lsl	r0, r2, #1
   28d48:	lsl	r1, r2, #3
   28d4c:	str	r0, [sp, #40]	; 0x28
   28d50:	ldr	r0, [sp, #48]	; 0x30
   28d54:	bl	2ce54 <ftello64@plt+0x1b5cc>
   28d58:	cmp	r0, #0
   28d5c:	beq	28ea0 <ftello64@plt+0x17618>
   28d60:	str	r0, [sp, #48]	; 0x30
   28d64:	ldr	r1, [sp, #44]	; 0x2c
   28d68:	b	28d70 <ftello64@plt+0x174e8>
   28d6c:	ldr	r0, [sp, #48]	; 0x30
   28d70:	ldr	r2, [r0]
   28d74:	cmp	r2, sl
   28d78:	ble	28dc4 <ftello64@plt+0x1753c>
   28d7c:	cmp	r1, #1
   28d80:	blt	28e3c <ftello64@plt+0x175b4>
   28d84:	ands	r3, r1, #3
   28d88:	sub	r2, r1, #1
   28d8c:	beq	28db0 <ftello64@plt+0x17528>
   28d90:	add	r4, r0, r1, lsl #2
   28d94:	mov	r5, r4
   28d98:	ldr	r7, [r5, #-4]!
   28d9c:	subs	r3, r3, #1
   28da0:	sub	r1, r1, #1
   28da4:	str	r7, [r4]
   28da8:	mov	r4, r5
   28dac:	bne	28d98 <ftello64@plt+0x17510>
   28db0:	cmp	r2, #3
   28db4:	bcs	28df8 <ftello64@plt+0x17570>
   28db8:	ldr	r7, [sp, #20]
   28dbc:	ldr	r5, [sp, #28]
   28dc0:	b	28e38 <ftello64@plt+0x175b0>
   28dc4:	add	r2, r0, r1, lsl #2
   28dc8:	ldr	r3, [r2, #-4]
   28dcc:	cmp	r3, sl
   28dd0:	ble	28e3c <ftello64@plt+0x175b4>
   28dd4:	sub	r1, r1, #2
   28dd8:	str	r3, [r2]
   28ddc:	sub	r1, r1, #1
   28de0:	ldr	r3, [r2, #-8]
   28de4:	sub	r2, r2, #4
   28de8:	cmp	r3, sl
   28dec:	bgt	28dd8 <ftello64@plt+0x17550>
   28df0:	add	r1, r1, #2
   28df4:	b	28e3c <ftello64@plt+0x175b4>
   28df8:	add	r2, r0, r1, lsl #2
   28dfc:	sub	r2, r2, #8
   28e00:	ldr	r6, [r2]
   28e04:	ldr	r5, [r2, #4]
   28e08:	ldmdb	r2, {r3, r7}
   28e0c:	sub	r1, r1, #4
   28e10:	cmp	r1, #0
   28e14:	stmda	r2, {r3, r7}
   28e18:	str	r6, [r2, #4]
   28e1c:	str	r5, [r2, #8]
   28e20:	sub	r2, r2, #16
   28e24:	bgt	28e00 <ftello64@plt+0x17578>
   28e28:	ldr	r9, [sp, #12]
   28e2c:	ldr	r7, [sp, #20]
   28e30:	ldr	r5, [sp, #28]
   28e34:	ldr	r6, [sp, #32]
   28e38:	mov	r1, #0
   28e3c:	str	sl, [r0, r1, lsl #2]
   28e40:	b	28b34 <ftello64@plt+0x172ac>
   28e44:	mov	r7, #0
   28e48:	b	28e5c <ftello64@plt+0x175d4>
   28e4c:	lsl	r2, r5, #2
   28e50:	mov	r1, #0
   28e54:	mov	r7, #0
   28e58:	bl	11768 <memset@plt>
   28e5c:	ldr	r0, [sp, #48]	; 0x30
   28e60:	bl	15df0 <ftello64@plt+0x4568>
   28e64:	mov	r0, r7
   28e68:	sub	sp, fp, #28
   28e6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28e70:	mov	r0, #0
   28e74:	mov	r7, #12
   28e78:	str	r0, [sp, #40]	; 0x28
   28e7c:	str	r0, [sp, #44]	; 0x2c
   28e80:	b	28e5c <ftello64@plt+0x175d4>
   28e84:	mov	r7, r0
   28e88:	b	28e5c <ftello64@plt+0x175d4>
   28e8c:	mov	r0, #0
   28e90:	mov	r7, #12
   28e94:	str	r0, [sp, #40]	; 0x28
   28e98:	str	r0, [sp, #44]	; 0x2c
   28e9c:	b	28e64 <ftello64@plt+0x175dc>
   28ea0:	mov	r7, #12
   28ea4:	b	28e5c <ftello64@plt+0x175d4>
   28ea8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28eac:	add	fp, sp, #28
   28eb0:	sub	sp, sp, #132	; 0x84
   28eb4:	mov	r6, r0
   28eb8:	ldr	r8, [r0, #84]	; 0x54
   28ebc:	mov	r0, #0
   28ec0:	mov	sl, r1
   28ec4:	mov	r5, r2
   28ec8:	str	r2, [sp, #76]	; 0x4c
   28ecc:	str	r0, [fp, #-76]	; 0xffffffb4
   28ed0:	str	r6, [sp, #52]	; 0x34
   28ed4:	ldr	r1, [r6, #100]	; 0x64
   28ed8:	ldr	r7, [r1, r2, lsl #2]
   28edc:	ldr	r1, [r3, #4]
   28ee0:	cmp	r7, #0
   28ee4:	mov	r9, r7
   28ee8:	addne	r9, r9, #4
   28eec:	cmp	r1, #0
   28ef0:	beq	292b4 <ftello64@plt+0x17a2c>
   28ef4:	mov	lr, r3
   28ef8:	cmp	r7, #0
   28efc:	beq	292dc <ftello64@plt+0x17a54>
   28f00:	mov	r0, #0
   28f04:	mov	r1, r8
   28f08:	mov	r2, lr
   28f0c:	str	r8, [sp, #80]	; 0x50
   28f10:	str	lr, [sp, #60]	; 0x3c
   28f14:	str	r0, [fp, #-72]	; 0xffffffb8
   28f18:	sub	r0, fp, #72	; 0x48
   28f1c:	bl	27040 <ftello64@plt+0x157b8>
   28f20:	ldr	r8, [fp, #-72]	; 0xffffffb8
   28f24:	cmp	r8, #0
   28f28:	bne	29aa4 <ftello64@plt+0x1821c>
   28f2c:	mov	r5, r0
   28f30:	mov	r4, r0
   28f34:	ldr	r2, [sp, #60]	; 0x3c
   28f38:	ldr	r0, [r5, #28]!
   28f3c:	cmp	r0, #0
   28f40:	bne	28fe0 <ftello64@plt+0x17758>
   28f44:	ldr	r0, [r2, #4]
   28f48:	mov	r1, #0
   28f4c:	str	r0, [r4, #28]
   28f50:	lsl	r0, r0, #2
   28f54:	str	r1, [r4, #32]
   28f58:	bl	2ce24 <ftello64@plt+0x1b59c>
   28f5c:	cmp	r0, #0
   28f60:	mov	r1, #12
   28f64:	mov	r8, #12
   28f68:	str	r0, [r4, #36]	; 0x24
   28f6c:	movne	r1, #0
   28f70:	cmp	r0, #0
   28f74:	str	r1, [fp, #-72]	; 0xffffffb8
   28f78:	beq	29aa4 <ftello64@plt+0x1821c>
   28f7c:	ldr	r2, [sp, #60]	; 0x3c
   28f80:	ldr	r0, [r2, #4]
   28f84:	cmp	r0, #1
   28f88:	blt	28fe0 <ftello64@plt+0x17758>
   28f8c:	str	r9, [sp, #72]	; 0x48
   28f90:	mov	r4, #0
   28f94:	ldr	r0, [r2, #8]
   28f98:	ldr	r1, [sp, #80]	; 0x50
   28f9c:	mov	r9, r2
   28fa0:	ldr	r0, [r0, r4, lsl #2]
   28fa4:	ldr	r1, [r1, #28]
   28fa8:	add	r0, r0, r0, lsl #1
   28fac:	add	r1, r1, r0, lsl #2
   28fb0:	mov	r0, r5
   28fb4:	bl	23788 <ftello64@plt+0x11f00>
   28fb8:	cmp	r0, #0
   28fbc:	bne	29aa0 <ftello64@plt+0x18218>
   28fc0:	ldr	r0, [r9, #4]
   28fc4:	add	r4, r4, #1
   28fc8:	mov	r2, r9
   28fcc:	cmp	r4, r0
   28fd0:	blt	28f94 <ftello64@plt+0x1770c>
   28fd4:	ldr	r9, [sp, #72]	; 0x48
   28fd8:	mov	r0, #0
   28fdc:	str	r0, [fp, #-72]	; 0xffffffb8
   28fe0:	mov	r0, r2
   28fe4:	mov	r1, r9
   28fe8:	mov	r2, r5
   28fec:	bl	29ae4 <ftello64@plt+0x1825c>
   28ff0:	cmp	r0, #0
   28ff4:	str	r0, [fp, #-76]	; 0xffffffb4
   28ff8:	bne	29ab4 <ftello64@plt+0x1822c>
   28ffc:	ldr	r0, [sl, #20]
   29000:	ldr	r5, [sp, #76]	; 0x4c
   29004:	ldr	lr, [sp, #60]	; 0x3c
   29008:	ldr	r8, [sp, #80]	; 0x50
   2900c:	cmp	r0, #0
   29010:	beq	292dc <ftello64@plt+0x17a54>
   29014:	cmp	r0, #1
   29018:	str	r7, [sp, #48]	; 0x30
   2901c:	str	r9, [sp, #72]	; 0x48
   29020:	blt	292c8 <ftello64@plt+0x17a40>
   29024:	ldr	r0, [sp, #52]	; 0x34
   29028:	mov	r9, #0
   2902c:	str	sl, [sp, #64]	; 0x40
   29030:	ldr	r0, [r0, #116]	; 0x74
   29034:	str	r0, [sp, #68]	; 0x44
   29038:	b	29050 <ftello64@plt+0x177c8>
   2903c:	ldr	sl, [sp, #64]	; 0x40
   29040:	add	r9, r9, #1
   29044:	ldr	r0, [sl, #20]
   29048:	cmp	r9, r0
   2904c:	bge	292c8 <ftello64@plt+0x17a40>
   29050:	ldr	r0, [sl, #24]
   29054:	ldr	r1, [sp, #68]	; 0x44
   29058:	ldr	r0, [r0, r9, lsl #2]
   2905c:	add	r0, r0, r0, lsl #1
   29060:	add	r1, r1, r0, lsl #3
   29064:	ldr	r2, [r1, #8]
   29068:	cmp	r2, r5
   2906c:	bge	2903c <ftello64@plt+0x177b4>
   29070:	ldr	r1, [r1, #4]
   29074:	cmp	r1, r5
   29078:	blt	2903c <ftello64@plt+0x177b4>
   2907c:	ldr	r1, [sp, #68]	; 0x44
   29080:	ldr	r2, [r8]
   29084:	ldr	r0, [r1, r0, lsl #3]!
   29088:	ldr	r1, [r1, #12]
   2908c:	ldr	r4, [r2, r0, lsl #3]
   29090:	ldr	r0, [lr, #4]
   29094:	cmp	r1, r5
   29098:	bne	290f8 <ftello64@plt+0x17870>
   2909c:	cmp	r0, #1
   290a0:	blt	2903c <ftello64@plt+0x177b4>
   290a4:	ldr	r3, [lr, #8]
   290a8:	mvn	sl, #0
   290ac:	mvn	r1, #0
   290b0:	b	290cc <ftello64@plt+0x17844>
   290b4:	ldr	r6, [r2, r7, lsl #3]
   290b8:	cmp	r4, r6
   290bc:	moveq	sl, r7
   290c0:	add	r3, r3, #4
   290c4:	subs	r0, r0, #1
   290c8:	beq	29168 <ftello64@plt+0x178e0>
   290cc:	ldr	r7, [r3]
   290d0:	add	r6, r2, r7, lsl #3
   290d4:	ldrb	r6, [r6, #4]
   290d8:	cmp	r6, #9
   290dc:	beq	290b4 <ftello64@plt+0x1782c>
   290e0:	cmp	r6, #8
   290e4:	bne	290c0 <ftello64@plt+0x17838>
   290e8:	ldr	r6, [r2, r7, lsl #3]
   290ec:	cmp	r4, r6
   290f0:	moveq	r1, r7
   290f4:	b	290c0 <ftello64@plt+0x17838>
   290f8:	cmp	r0, #1
   290fc:	blt	2903c <ftello64@plt+0x177b4>
   29100:	mov	r7, #0
   29104:	ldr	r1, [lr, #8]
   29108:	ldr	r1, [r1, r7, lsl #2]
   2910c:	add	r3, r2, r1, lsl #3
   29110:	ldrb	r3, [r3, #4]
   29114:	orr	r3, r3, #1
   29118:	cmp	r3, #9
   2911c:	bne	29154 <ftello64@plt+0x178cc>
   29120:	ldr	r2, [r2, r1, lsl #3]
   29124:	cmp	r4, r2
   29128:	bne	29154 <ftello64@plt+0x178cc>
   2912c:	ldr	r3, [sp, #72]	; 0x48
   29130:	mov	r0, r8
   29134:	mov	r2, lr
   29138:	mov	r6, lr
   2913c:	bl	29cc4 <ftello64@plt+0x1843c>
   29140:	cmp	r0, #0
   29144:	bne	29a60 <ftello64@plt+0x181d8>
   29148:	ldr	r0, [r6, #4]
   2914c:	ldr	r8, [sp, #80]	; 0x50
   29150:	mov	lr, r6
   29154:	add	r7, r7, #1
   29158:	cmp	r7, r0
   2915c:	bge	2903c <ftello64@plt+0x177b4>
   29160:	ldr	r2, [r8]
   29164:	b	29104 <ftello64@plt+0x1787c>
   29168:	cmp	r1, #0
   2916c:	bmi	2918c <ftello64@plt+0x17904>
   29170:	ldr	r0, [sp, #80]	; 0x50
   29174:	ldr	r3, [sp, #72]	; 0x48
   29178:	mov	r2, lr
   2917c:	bl	29cc4 <ftello64@plt+0x1843c>
   29180:	ldr	lr, [sp, #60]	; 0x3c
   29184:	cmp	r0, #0
   29188:	bne	29a60 <ftello64@plt+0x181d8>
   2918c:	ldr	r8, [sp, #80]	; 0x50
   29190:	cmp	sl, #0
   29194:	bmi	2903c <ftello64@plt+0x177b4>
   29198:	ldr	ip, [lr, #4]
   2919c:	cmp	ip, #1
   291a0:	blt	2903c <ftello64@plt+0x177b4>
   291a4:	mov	r4, #0
   291a8:	b	291bc <ftello64@plt+0x17934>
   291ac:	ldr	lr, [sp, #60]	; 0x3c
   291b0:	add	r4, r4, #1
   291b4:	cmp	r4, ip
   291b8:	bge	2903c <ftello64@plt+0x177b4>
   291bc:	ldr	r0, [lr, #8]
   291c0:	ldr	r1, [r0, r4, lsl #2]
   291c4:	ldr	r0, [r8, #28]
   291c8:	add	lr, r1, r1, lsl #1
   291cc:	add	r3, r0, lr, lsl #2
   291d0:	ldr	r0, [r3, #4]
   291d4:	cmp	r0, #1
   291d8:	blt	29228 <ftello64@plt+0x179a0>
   291dc:	ldr	r3, [r3, #8]
   291e0:	mov	r7, #0
   291e4:	subs	r0, r0, #1
   291e8:	str	ip, [sp, #56]	; 0x38
   291ec:	beq	29214 <ftello64@plt+0x1798c>
   291f0:	add	r6, r7, r0
   291f4:	mov	ip, #1
   291f8:	lsr	r5, r6, #1
   291fc:	ldr	r2, [r3, r5, lsl #2]
   29200:	cmp	r2, sl
   29204:	addlt	r7, ip, r6, lsr #1
   29208:	movge	r0, r5
   2920c:	cmp	r7, r0
   29210:	bcc	291f0 <ftello64@plt+0x17968>
   29214:	ldr	r0, [r3, r7, lsl #2]
   29218:	ldr	r5, [sp, #76]	; 0x4c
   2921c:	ldr	ip, [sp, #56]	; 0x38
   29220:	cmp	r0, sl
   29224:	beq	291ac <ftello64@plt+0x17924>
   29228:	ldr	r0, [r8, #24]
   2922c:	add	r2, r0, lr, lsl #2
   29230:	ldr	lr, [sp, #60]	; 0x3c
   29234:	ldr	r0, [r2, #4]
   29238:	cmp	r0, #1
   2923c:	blt	29284 <ftello64@plt+0x179fc>
   29240:	ldr	r2, [r2, #8]
   29244:	mov	r3, #0
   29248:	subs	r0, r0, #1
   2924c:	beq	29274 <ftello64@plt+0x179ec>
   29250:	add	r7, r3, r0
   29254:	lsr	r6, r7, #1
   29258:	ldr	r5, [r2, r6, lsl #2]
   2925c:	cmp	r5, sl
   29260:	movge	r0, r6
   29264:	mov	r6, #1
   29268:	addlt	r3, r6, r7, lsr #1
   2926c:	cmp	r3, r0
   29270:	bcc	29250 <ftello64@plt+0x179c8>
   29274:	ldr	r0, [r2, r3, lsl #2]
   29278:	ldr	r5, [sp, #76]	; 0x4c
   2927c:	cmp	r0, sl
   29280:	beq	291b0 <ftello64@plt+0x17928>
   29284:	ldr	r3, [sp, #72]	; 0x48
   29288:	mov	r0, r8
   2928c:	mov	r2, lr
   29290:	mov	r6, lr
   29294:	bl	29cc4 <ftello64@plt+0x1843c>
   29298:	cmp	r0, #0
   2929c:	bne	29a60 <ftello64@plt+0x181d8>
   292a0:	ldr	ip, [r6, #4]
   292a4:	ldr	r8, [sp, #80]	; 0x50
   292a8:	sub	r4, r4, #1
   292ac:	mov	lr, r6
   292b0:	b	291b0 <ftello64@plt+0x17928>
   292b4:	ldr	r1, [sl]
   292b8:	str	r0, [r1, r5, lsl #2]
   292bc:	cmp	r7, #0
   292c0:	bne	29308 <ftello64@plt+0x17a80>
   292c4:	b	29a50 <ftello64@plt+0x181c8>
   292c8:	ldr	r6, [sp, #52]	; 0x34
   292cc:	ldr	r9, [sp, #72]	; 0x48
   292d0:	ldr	r7, [sp, #48]	; 0x30
   292d4:	mov	r0, #0
   292d8:	str	r0, [fp, #-76]	; 0xffffffb4
   292dc:	sub	r0, fp, #76	; 0x4c
   292e0:	mov	r1, r8
   292e4:	mov	r2, lr
   292e8:	bl	27040 <ftello64@plt+0x157b8>
   292ec:	ldr	r1, [sl]
   292f0:	str	r0, [r1, r5, lsl #2]
   292f4:	ldr	r8, [fp, #-76]	; 0xffffffb4
   292f8:	cmp	r8, #0
   292fc:	bne	29a54 <ftello64@plt+0x181cc>
   29300:	cmp	r7, #0
   29304:	beq	29a50 <ftello64@plt+0x181c8>
   29308:	ldr	r0, [r6, #100]	; 0x64
   2930c:	ldr	r0, [r0, r5, lsl #2]
   29310:	ldrb	r0, [r0, #52]	; 0x34
   29314:	tst	r0, #64	; 0x40
   29318:	beq	29a50 <ftello64@plt+0x181c8>
   2931c:	ldr	r0, [r6, #108]	; 0x6c
   29320:	ldr	ip, [r6, #84]	; 0x54
   29324:	cmp	r0, #1
   29328:	blt	29a3c <ftello64@plt+0x181b4>
   2932c:	ldr	r1, [r6, #116]	; 0x74
   29330:	mov	lr, #0
   29334:	mov	r2, #1
   29338:	mov	r3, r0
   2933c:	add	r7, r3, lr
   29340:	add	r7, r7, r7, lsr #31
   29344:	asr	r6, r7, #1
   29348:	add	r4, r6, r6, lsl #1
   2934c:	add	r4, r1, r4, lsl #3
   29350:	ldr	r4, [r4, #4]
   29354:	cmp	r4, r5
   29358:	addlt	lr, r2, r7, asr #1
   2935c:	movge	r3, r6
   29360:	cmp	lr, r3
   29364:	blt	2933c <ftello64@plt+0x17ab4>
   29368:	cmp	lr, r0
   2936c:	bge	29a48 <ftello64@plt+0x181c0>
   29370:	cmn	lr, #1
   29374:	beq	29a48 <ftello64@plt+0x181c0>
   29378:	ldr	r0, [sp, #52]	; 0x34
   2937c:	add	r1, lr, lr, lsl #1
   29380:	str	r1, [sp, #28]
   29384:	ldr	r0, [r0, #116]	; 0x74
   29388:	add	r0, r0, r1, lsl #3
   2938c:	ldr	r0, [r0, #4]
   29390:	cmp	r0, r5
   29394:	bne	29a48 <ftello64@plt+0x181c0>
   29398:	mov	r1, #0
   2939c:	ldr	r4, [sp, #52]	; 0x34
   293a0:	str	r1, [fp, #-72]	; 0xffffffb8
   293a4:	ldr	r0, [r9, #4]
   293a8:	cmp	r0, #0
   293ac:	ble	29a6c <ftello64@plt+0x181e4>
   293b0:	add	r0, r5, #1
   293b4:	mov	r2, #0
   293b8:	mov	r3, ip
   293bc:	str	ip, [sp, #80]	; 0x50
   293c0:	str	sl, [sp, #64]	; 0x40
   293c4:	str	r9, [sp, #72]	; 0x48
   293c8:	str	lr, [sp, #56]	; 0x38
   293cc:	str	r0, [sp, #12]
   293d0:	sub	r0, fp, #72	; 0x48
   293d4:	add	r0, r0, #16
   293d8:	str	r0, [sp, #8]
   293dc:	add	r0, sl, #16
   293e0:	str	r0, [sp, #36]	; 0x24
   293e4:	mov	r0, #0
   293e8:	str	r0, [sp, #40]	; 0x28
   293ec:	b	29408 <ftello64@plt+0x17b80>
   293f0:	ldr	r9, [sp, #72]	; 0x48
   293f4:	ldr	r2, [sp, #48]	; 0x30
   293f8:	ldr	r0, [r9, #4]
   293fc:	add	r2, r2, #1
   29400:	cmp	r2, r0
   29404:	bge	29a74 <ftello64@plt+0x181ec>
   29408:	ldr	r0, [r9, #8]
   2940c:	ldr	r1, [sl, #8]
   29410:	str	r2, [sp, #48]	; 0x30
   29414:	ldr	r7, [r0, r2, lsl #2]
   29418:	ldr	r0, [r3]
   2941c:	add	r0, r0, r7, lsl #3
   29420:	cmp	r7, r1
   29424:	ldrb	r0, [r0, #4]
   29428:	bne	29444 <ftello64@plt+0x17bbc>
   2942c:	cmp	r0, #4
   29430:	bne	293f0 <ftello64@plt+0x17b68>
   29434:	ldr	r0, [sl, #12]
   29438:	cmp	r0, r5
   2943c:	bne	2944c <ftello64@plt+0x17bc4>
   29440:	b	293f0 <ftello64@plt+0x17b68>
   29444:	cmp	r0, #4
   29448:	bne	293f0 <ftello64@plt+0x17b68>
   2944c:	ldr	r0, [r4, #116]	; 0x74
   29450:	ldr	r1, [sp, #28]
   29454:	mov	r9, lr
   29458:	str	r7, [sp, #60]	; 0x3c
   2945c:	add	r6, r0, r1, lsl #3
   29460:	ldr	r0, [r6]
   29464:	cmp	r0, r7
   29468:	bne	29558 <ftello64@plt+0x17cd0>
   2946c:	ldr	r0, [r6, #8]
   29470:	ldr	r1, [r6, #12]
   29474:	subs	r0, r1, r0
   29478:	add	ip, r0, r5
   2947c:	beq	2948c <ftello64@plt+0x17c04>
   29480:	ldr	r1, [r3, #12]
   29484:	add	r1, r1, r7, lsl #2
   29488:	b	2949c <ftello64@plt+0x17c14>
   2948c:	ldr	r1, [r3, #20]
   29490:	add	r2, r7, r7, lsl #1
   29494:	add	r1, r1, r2, lsl #2
   29498:	ldr	r1, [r1, #8]
   2949c:	ldr	r2, [sl, #12]
   294a0:	cmp	ip, r2
   294a4:	bgt	29558 <ftello64@plt+0x17cd0>
   294a8:	ldr	r2, [sl]
   294ac:	ldr	r2, [r2, ip, lsl #2]
   294b0:	cmp	r2, #0
   294b4:	beq	29558 <ftello64@plt+0x17cd0>
   294b8:	ldr	r3, [r2, #8]
   294bc:	cmp	r3, #1
   294c0:	blt	29554 <ftello64@plt+0x17ccc>
   294c4:	ldr	r1, [r1]
   294c8:	ldr	r2, [r2, #12]
   294cc:	subs	r7, r3, #1
   294d0:	mov	r3, #0
   294d4:	str	r8, [sp, #68]	; 0x44
   294d8:	beq	29500 <ftello64@plt+0x17c78>
   294dc:	mov	r8, #1
   294e0:	add	r5, r3, r7
   294e4:	lsr	r4, r5, #1
   294e8:	ldr	r0, [r2, r4, lsl #2]
   294ec:	cmp	r0, r1
   294f0:	addlt	r3, r8, r5, lsr #1
   294f4:	movge	r7, r4
   294f8:	cmp	r3, r7
   294fc:	bcc	294e0 <ftello64@plt+0x17c58>
   29500:	ldr	r0, [r2, r3, lsl #2]
   29504:	cmp	r0, r1
   29508:	bne	29544 <ftello64@plt+0x17cbc>
   2950c:	ldr	r4, [sp, #52]	; 0x34
   29510:	ldr	r7, [sp, #60]	; 0x3c
   29514:	ldr	r5, [sp, #76]	; 0x4c
   29518:	stm	sp, {r1, ip}
   2951c:	ldr	r1, [sp, #36]	; 0x24
   29520:	mov	r0, r4
   29524:	mov	r2, r7
   29528:	mov	r3, r5
   2952c:	bl	2a04c <ftello64@plt+0x187c4>
   29530:	ldr	r8, [sp, #68]	; 0x44
   29534:	cmp	r0, #0
   29538:	beq	29574 <ftello64@plt+0x17cec>
   2953c:	ldr	lr, [sp, #56]	; 0x38
   29540:	b	29554 <ftello64@plt+0x17ccc>
   29544:	ldr	r5, [sp, #76]	; 0x4c
   29548:	ldr	r4, [sp, #52]	; 0x34
   2954c:	ldr	r8, [sp, #68]	; 0x44
   29550:	ldr	r7, [sp, #60]	; 0x3c
   29554:	ldr	r3, [sp, #80]	; 0x50
   29558:	mov	r0, r6
   2955c:	add	r6, r0, #24
   29560:	ldrb	r0, [r0, #20]
   29564:	add	r9, r9, #1
   29568:	cmp	r0, #0
   2956c:	bne	29460 <ftello64@plt+0x17bd8>
   29570:	b	293f0 <ftello64@plt+0x17b68>
   29574:	ldr	r0, [sp, #40]	; 0x28
   29578:	ldr	r6, [sp, #44]	; 0x2c
   2957c:	cmp	r0, #0
   29580:	beq	295b0 <ftello64@plt+0x17d28>
   29584:	ldr	r0, [sp, #20]
   29588:	str	r5, [fp, #-60]	; 0xffffffc4
   2958c:	str	r7, [fp, #-64]	; 0xffffffc0
   29590:	cmp	r0, #0
   29594:	beq	29718 <ftello64@plt+0x17e90>
   29598:	cmp	r6, #0
   2959c:	bne	29a24 <ftello64@plt+0x1819c>
   295a0:	mov	r6, #1
   295a4:	str	r9, [r8]
   295a8:	str	r8, [sp, #24]
   295ac:	b	2979c <ftello64@plt+0x17f14>
   295b0:	add	r0, sl, #12
   295b4:	mov	r3, #20
   295b8:	sub	r2, fp, #72	; 0x48
   295bc:	vld1.32	{d16-d17}, [r0]
   295c0:	mov	r0, sl
   295c4:	add	r1, r2, #12
   295c8:	vld1.32	{d18-d19}, [r0], r3
   295cc:	vst1.32	{d16-d17}, [r1]
   295d0:	mov	r1, r2
   295d4:	vst1.64	{d18-d19}, [r1], r3
   295d8:	ldr	r6, [r0]
   295dc:	mov	r0, #0
   295e0:	cmp	r6, #1
   295e4:	str	r6, [r1]
   295e8:	blt	29700 <ftello64@plt+0x17e78>
   295ec:	lsl	r0, r6, #2
   295f0:	str	r6, [fp, #-56]	; 0xffffffc8
   295f4:	bl	2ce24 <ftello64@plt+0x1b59c>
   295f8:	cmp	r0, #0
   295fc:	str	r0, [fp, #-48]	; 0xffffffd0
   29600:	beq	29abc <ftello64@plt+0x18234>
   29604:	mov	r4, r0
   29608:	ldr	r0, [sl, #20]
   2960c:	ldr	r1, [sl, #24]
   29610:	lsl	r2, r0, #2
   29614:	mov	r0, r4
   29618:	bl	1157c <memcpy@plt>
   2961c:	str	r5, [fp, #-60]	; 0xffffffc4
   29620:	str	r7, [fp, #-64]	; 0xffffffc0
   29624:	mov	r8, r4
   29628:	lsl	r0, r6, #1
   2962c:	lsl	r1, r6, #3
   29630:	str	r0, [sp, #20]
   29634:	str	r0, [fp, #-56]	; 0xffffffc8
   29638:	mov	r0, r4
   2963c:	bl	2ce54 <ftello64@plt+0x1b5cc>
   29640:	cmp	r0, #0
   29644:	beq	29ad8 <ftello64@plt+0x18250>
   29648:	mov	r8, r0
   2964c:	mov	r4, r0
   29650:	str	r0, [fp, #-48]	; 0xffffffd0
   29654:	str	r0, [sp, #16]
   29658:	ldr	r0, [r8]
   2965c:	str	r4, [sp, #24]
   29660:	cmp	r0, r9
   29664:	ble	29758 <ftello64@plt+0x17ed0>
   29668:	ldr	r4, [sp, #52]	; 0x34
   2966c:	cmp	r6, #1
   29670:	mov	r1, r6
   29674:	blt	29790 <ftello64@plt+0x17f08>
   29678:	ands	r1, r6, #3
   2967c:	sub	r2, r6, #1
   29680:	mov	ip, r6
   29684:	mov	r0, r6
   29688:	beq	296b0 <ftello64@plt+0x17e28>
   2968c:	add	r7, r8, ip, lsl #2
   29690:	mov	r0, ip
   29694:	mov	r3, r7
   29698:	ldr	r6, [r3, #-4]!
   2969c:	subs	r1, r1, #1
   296a0:	sub	r0, r0, #1
   296a4:	str	r6, [r7]
   296a8:	mov	r7, r3
   296ac:	bne	29698 <ftello64@plt+0x17e10>
   296b0:	mov	r1, #0
   296b4:	cmp	r2, #3
   296b8:	bcc	296f0 <ftello64@plt+0x17e68>
   296bc:	add	r2, r8, r0, lsl #2
   296c0:	sub	r2, r2, #8
   296c4:	ldr	r6, [r2]
   296c8:	ldr	r5, [r2, #4]
   296cc:	ldmdb	r2, {r3, r7}
   296d0:	sub	r0, r0, #4
   296d4:	cmp	r0, #0
   296d8:	stmda	r2, {r3, r7}
   296dc:	str	r6, [r2, #4]
   296e0:	str	r5, [r2, #8]
   296e4:	sub	r2, r2, #16
   296e8:	bgt	296c4 <ftello64@plt+0x17e3c>
   296ec:	ldr	r5, [sp, #76]	; 0x4c
   296f0:	ldr	r4, [sp, #52]	; 0x34
   296f4:	ldr	r7, [sp, #60]	; 0x3c
   296f8:	mov	r6, ip
   296fc:	b	29790 <ftello64@plt+0x17f08>
   29700:	ldr	r1, [sp, #8]
   29704:	str	r0, [r1]
   29708:	str	r0, [r1, #4]
   2970c:	str	r0, [r1, #8]
   29710:	str	r5, [fp, #-60]	; 0xffffffc4
   29714:	str	r7, [fp, #-64]	; 0xffffffc0
   29718:	mov	r0, #1
   2971c:	str	r0, [fp, #-52]	; 0xffffffcc
   29720:	str	r0, [fp, #-56]	; 0xffffffc8
   29724:	mov	r0, #4
   29728:	bl	2ce24 <ftello64@plt+0x1b59c>
   2972c:	cmp	r0, #0
   29730:	str	r0, [fp, #-48]	; 0xffffffd0
   29734:	beq	29abc <ftello64@plt+0x18234>
   29738:	str	r9, [r0]
   2973c:	str	r0, [sp, #16]
   29740:	str	r0, [sp, #68]	; 0x44
   29744:	str	r0, [sp, #24]
   29748:	mov	r0, #1
   2974c:	mov	r6, #1
   29750:	str	r0, [sp, #20]
   29754:	b	297a0 <ftello64@plt+0x17f18>
   29758:	add	r0, r8, r6, lsl #2
   2975c:	ldr	r4, [sp, #52]	; 0x34
   29760:	mov	r1, r6
   29764:	ldr	r2, [r0, #-4]
   29768:	cmp	r2, r9
   2976c:	ble	29790 <ftello64@plt+0x17f08>
   29770:	sub	r1, r6, #2
   29774:	str	r2, [r0]
   29778:	sub	r1, r1, #1
   2977c:	ldr	r2, [r0, #-8]
   29780:	sub	r0, r0, #4
   29784:	cmp	r2, r9
   29788:	bgt	29774 <ftello64@plt+0x17eec>
   2978c:	add	r1, r1, #2
   29790:	add	r6, r6, #1
   29794:	str	r9, [r8, r1, lsl #2]
   29798:	str	r8, [sp, #68]	; 0x44
   2979c:	str	r6, [fp, #-52]	; 0xffffffcc
   297a0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   297a4:	sub	r1, fp, #72	; 0x48
   297a8:	str	r6, [sp, #44]	; 0x2c
   297ac:	str	r0, [sp, #40]	; 0x28
   297b0:	ldr	r0, [r0, r5, lsl #2]
   297b4:	str	r0, [sp, #32]
   297b8:	mov	r0, r4
   297bc:	bl	28a00 <ftello64@plt+0x17178>
   297c0:	cmp	r0, #0
   297c4:	bne	29aac <ftello64@plt+0x18224>
   297c8:	ldr	r6, [sl, #4]
   297cc:	ldr	lr, [sp, #56]	; 0x38
   297d0:	cmp	r6, #0
   297d4:	beq	29874 <ftello64@plt+0x17fec>
   297d8:	cmp	r5, #0
   297dc:	bmi	29868 <ftello64@plt+0x17fe0>
   297e0:	ldr	sl, [sp, #40]	; 0x28
   297e4:	ldr	r7, [sp, #12]
   297e8:	b	29800 <ftello64@plt+0x17f78>
   297ec:	str	r0, [r6]
   297f0:	add	r6, r6, #4
   297f4:	add	sl, sl, #4
   297f8:	subs	r7, r7, #1
   297fc:	beq	29868 <ftello64@plt+0x17fe0>
   29800:	ldr	r1, [r6]
   29804:	ldr	r0, [sl]
   29808:	cmp	r1, #0
   2980c:	beq	297ec <ftello64@plt+0x17f64>
   29810:	cmp	r0, #0
   29814:	beq	297f0 <ftello64@plt+0x17f68>
   29818:	sub	r4, fp, #44	; 0x2c
   2981c:	add	r2, r0, #4
   29820:	add	r1, r1, #4
   29824:	mov	r0, r4
   29828:	bl	259ac <ftello64@plt+0x14124>
   2982c:	cmp	r0, #0
   29830:	str	r0, [fp, #-32]	; 0xffffffe0
   29834:	bne	29aac <ftello64@plt+0x18224>
   29838:	ldr	r1, [sp, #80]	; 0x50
   2983c:	sub	r0, fp, #32
   29840:	mov	r2, r4
   29844:	bl	27040 <ftello64@plt+0x157b8>
   29848:	str	r0, [r6]
   2984c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   29850:	bl	15df0 <ftello64@plt+0x4568>
   29854:	ldr	r8, [fp, #-32]	; 0xffffffe0
   29858:	ldr	lr, [sp, #56]	; 0x38
   2985c:	cmp	r8, #0
   29860:	beq	297f0 <ftello64@plt+0x17f68>
   29864:	b	29a7c <ftello64@plt+0x181f4>
   29868:	ldr	sl, [sp, #64]	; 0x40
   2986c:	ldr	r4, [sp, #52]	; 0x34
   29870:	ldr	r7, [sp, #60]	; 0x3c
   29874:	ldr	r0, [sp, #40]	; 0x28
   29878:	ldr	r1, [sp, #32]
   2987c:	str	r1, [r0, r5, lsl #2]
   29880:	ldr	r0, [sp, #44]	; 0x2c
   29884:	cmp	r0, #1
   29888:	blt	29964 <ftello64@plt+0x180dc>
   2988c:	ldr	r8, [sp, #68]	; 0x44
   29890:	subs	r0, r0, #1
   29894:	mov	r1, #0
   29898:	beq	298c4 <ftello64@plt+0x1803c>
   2989c:	mov	r2, r0
   298a0:	mov	r4, #1
   298a4:	add	r3, r1, r2
   298a8:	lsr	r7, r3, #1
   298ac:	ldr	r6, [r8, r7, lsl #2]
   298b0:	cmp	r6, r9
   298b4:	addlt	r1, r4, r3, lsr #1
   298b8:	movge	r2, r7
   298bc:	cmp	r1, r2
   298c0:	bcc	298a4 <ftello64@plt+0x1801c>
   298c4:	ldr	r2, [r8, r1, lsl #2]
   298c8:	mov	r7, #1
   298cc:	cmp	r2, r9
   298d0:	mov	r2, r1
   298d4:	mvnne	r2, #0
   298d8:	cmp	r2, #0
   298dc:	bmi	29970 <ftello64@plt+0x180e8>
   298e0:	ldr	r3, [sp, #44]	; 0x2c
   298e4:	ldr	r4, [sp, #52]	; 0x34
   298e8:	cmp	r3, r2
   298ec:	ble	2997c <ftello64@plt+0x180f4>
   298f0:	cmp	r0, r2
   298f4:	str	r0, [fp, #-52]	; 0xffffffcc
   298f8:	ble	2998c <ftello64@plt+0x18104>
   298fc:	mvn	r2, r1
   29900:	add	r2, r3, r2
   29904:	cmp	r2, #4
   29908:	bcc	299e4 <ftello64@plt+0x1815c>
   2990c:	bic	lr, r2, #3
   29910:	subs	r3, lr, #4
   29914:	add	r3, r7, r3, lsr #2
   29918:	and	r7, r3, #1
   2991c:	str	r7, [sp, #32]
   29920:	beq	29994 <ftello64@plt+0x1810c>
   29924:	sub	r7, r7, r3
   29928:	add	r3, r8, r1, lsl #2
   2992c:	mov	r6, #0
   29930:	mov	ip, #20
   29934:	add	r4, r3, #4
   29938:	adds	r7, r7, #2
   2993c:	add	r6, r6, #8
   29940:	vld1.32	{d16-d17}, [r4]
   29944:	mov	r4, r3
   29948:	vst1.32	{d16-d17}, [r4], ip
   2994c:	vld1.32	{d16-d17}, [r4]
   29950:	add	r4, r3, #16
   29954:	add	r3, r3, #32
   29958:	vst1.32	{d16-d17}, [r4]
   2995c:	bne	29934 <ftello64@plt+0x180ac>
   29960:	b	29998 <ftello64@plt+0x18110>
   29964:	ldr	r3, [sp, #80]	; 0x50
   29968:	ldr	r8, [sp, #68]	; 0x44
   2996c:	b	29a14 <ftello64@plt+0x1818c>
   29970:	ldr	r0, [sp, #16]
   29974:	ldr	r4, [sp, #52]	; 0x34
   29978:	b	29980 <ftello64@plt+0x180f8>
   2997c:	ldr	r0, [sp, #16]
   29980:	ldr	r7, [sp, #60]	; 0x3c
   29984:	str	r0, [sp, #24]
   29988:	b	29a10 <ftello64@plt+0x18188>
   2998c:	ldr	r1, [sp, #16]
   29990:	b	299cc <ftello64@plt+0x18144>
   29994:	mov	r6, #0
   29998:	ldr	r3, [sp, #32]
   2999c:	cmp	r3, #0
   299a0:	beq	299b8 <ftello64@plt+0x18130>
   299a4:	add	r3, r1, r6
   299a8:	add	r3, r8, r3, lsl #2
   299ac:	add	r7, r3, #4
   299b0:	vld1.32	{d16-d17}, [r7]
   299b4:	vst1.32	{d16-d17}, [r3]
   299b8:	cmp	r2, lr
   299bc:	bne	299d4 <ftello64@plt+0x1814c>
   299c0:	ldr	r1, [sp, #16]
   299c4:	ldr	r4, [sp, #52]	; 0x34
   299c8:	ldr	lr, [sp, #56]	; 0x38
   299cc:	ldr	r7, [sp, #60]	; 0x3c
   299d0:	b	29a08 <ftello64@plt+0x18180>
   299d4:	add	r1, r1, lr
   299d8:	ldr	r4, [sp, #52]	; 0x34
   299dc:	ldr	lr, [sp, #56]	; 0x38
   299e0:	ldr	r3, [sp, #44]	; 0x2c
   299e4:	ldr	r7, [sp, #60]	; 0x3c
   299e8:	sub	r2, r3, #1
   299ec:	add	r3, r8, r1, lsl #2
   299f0:	ldr	r3, [r3, #4]
   299f4:	str	r3, [r8, r1, lsl #2]
   299f8:	add	r1, r1, #1
   299fc:	cmp	r2, r1
   29a00:	bne	299ec <ftello64@plt+0x18164>
   29a04:	ldr	r1, [sp, #16]
   29a08:	str	r0, [sp, #44]	; 0x2c
   29a0c:	str	r1, [sp, #24]
   29a10:	ldr	r3, [sp, #80]	; 0x50
   29a14:	ldr	r0, [r4, #116]	; 0x74
   29a18:	add	r1, r9, r9, lsl #1
   29a1c:	add	r0, r0, r1, lsl #3
   29a20:	b	2955c <ftello64@plt+0x17cd4>
   29a24:	ldr	r0, [sp, #20]
   29a28:	ldr	r4, [sp, #24]
   29a2c:	cmp	r0, r6
   29a30:	ldr	r0, [sp, #16]
   29a34:	beq	29628 <ftello64@plt+0x17da0>
   29a38:	b	29654 <ftello64@plt+0x17dcc>
   29a3c:	mov	lr, #0
   29a40:	cmp	lr, r0
   29a44:	blt	29370 <ftello64@plt+0x17ae8>
   29a48:	mov	r0, #0
   29a4c:	str	r0, [fp, #-76]	; 0xffffffb4
   29a50:	mov	r8, #0
   29a54:	mov	r0, r8
   29a58:	sub	sp, fp, #28
   29a5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29a60:	mov	r8, r0
   29a64:	str	r0, [fp, #-76]	; 0xffffffb4
   29a68:	b	29a54 <ftello64@plt+0x181cc>
   29a6c:	str	r1, [fp, #-76]	; 0xffffffb4
   29a70:	b	29a50 <ftello64@plt+0x181c8>
   29a74:	str	r8, [sp, #68]	; 0x44
   29a78:	mov	r8, #0
   29a7c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   29a80:	cmp	r0, #0
   29a84:	beq	29a90 <ftello64@plt+0x18208>
   29a88:	ldr	r0, [sp, #68]	; 0x44
   29a8c:	bl	15df0 <ftello64@plt+0x4568>
   29a90:	cmp	r8, #0
   29a94:	str	r8, [fp, #-76]	; 0xffffffb4
   29a98:	moveq	r8, #0
   29a9c:	b	29a54 <ftello64@plt+0x181cc>
   29aa0:	str	r0, [fp, #-72]	; 0xffffffb8
   29aa4:	str	r8, [fp, #-76]	; 0xffffffb4
   29aa8:	b	29a54 <ftello64@plt+0x181cc>
   29aac:	mov	r8, r0
   29ab0:	b	29a7c <ftello64@plt+0x181f4>
   29ab4:	mov	r8, r0
   29ab8:	b	29a54 <ftello64@plt+0x181cc>
   29abc:	mov	r1, #0
   29ac0:	mov	r0, #0
   29ac4:	mov	r8, #12
   29ac8:	str	r1, [fp, #-56]	; 0xffffffc8
   29acc:	str	r0, [sp, #68]	; 0x44
   29ad0:	str	r1, [fp, #-52]	; 0xffffffcc
   29ad4:	b	29a7c <ftello64@plt+0x181f4>
   29ad8:	str	r8, [sp, #68]	; 0x44
   29adc:	mov	r8, #12
   29ae0:	b	29a7c <ftello64@plt+0x181f4>
   29ae4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29ae8:	add	fp, sp, #28
   29aec:	sub	sp, sp, #4
   29af0:	mov	r9, r0
   29af4:	ldr	r0, [r1, #4]
   29af8:	mov	r8, #0
   29afc:	cmp	r0, #0
   29b00:	beq	29cb0 <ftello64@plt+0x18428>
   29b04:	mov	r5, r2
   29b08:	ldr	r2, [r2, #4]
   29b0c:	cmp	r2, #0
   29b10:	beq	29cb0 <ftello64@plt+0x18428>
   29b14:	mov	sl, r1
   29b18:	ldr	r1, [r9, #4]
   29b1c:	ldr	r7, [r9]
   29b20:	add	r3, r2, r0
   29b24:	add	r6, r1, r3
   29b28:	cmp	r6, r7
   29b2c:	ble	29b5c <ftello64@plt+0x182d4>
   29b30:	ldr	r0, [r9, #8]
   29b34:	add	r4, r7, r3
   29b38:	lsl	r1, r4, #2
   29b3c:	bl	2ce54 <ftello64@plt+0x1b5cc>
   29b40:	cmp	r0, #0
   29b44:	beq	29cbc <ftello64@plt+0x18434>
   29b48:	str	r4, [r9]
   29b4c:	str	r0, [r9, #8]
   29b50:	ldr	r1, [r9, #4]
   29b54:	ldr	r2, [r5, #4]
   29b58:	ldr	r0, [sl, #4]
   29b5c:	ldr	lr, [r5, #8]
   29b60:	ldr	r4, [sl, #8]
   29b64:	add	r3, r0, r1
   29b68:	sub	r7, r1, #1
   29b6c:	add	ip, r3, r2
   29b70:	sub	r0, r0, #1
   29b74:	sub	r3, r2, #1
   29b78:	ldr	r1, [lr, r3, lsl #2]
   29b7c:	ldr	r6, [r4, r0, lsl #2]
   29b80:	cmp	r6, r1
   29b84:	beq	29bb0 <ftello64@plt+0x18328>
   29b88:	blt	29ba0 <ftello64@plt+0x18318>
   29b8c:	sub	r6, r0, #1
   29b90:	cmp	r0, #0
   29b94:	mov	r0, r6
   29b98:	bgt	29b7c <ftello64@plt+0x182f4>
   29b9c:	b	29c14 <ftello64@plt+0x1838c>
   29ba0:	cmp	r2, #2
   29ba4:	mov	r2, r3
   29ba8:	bge	29b74 <ftello64@plt+0x182ec>
   29bac:	b	29c14 <ftello64@plt+0x1838c>
   29bb0:	cmp	r7, #0
   29bb4:	bmi	29bf0 <ftello64@plt+0x18368>
   29bb8:	ldr	r8, [r9, #8]
   29bbc:	mov	r1, r7
   29bc0:	ldr	r7, [r8, r1, lsl #2]
   29bc4:	cmp	r7, r6
   29bc8:	ble	29be0 <ftello64@plt+0x18358>
   29bcc:	sub	r7, r1, #1
   29bd0:	cmp	r1, #0
   29bd4:	mov	r1, r7
   29bd8:	bgt	29bc0 <ftello64@plt+0x18338>
   29bdc:	b	29bf0 <ftello64@plt+0x18368>
   29be0:	mov	r7, r1
   29be4:	bne	29bf0 <ftello64@plt+0x18368>
   29be8:	mov	r7, r1
   29bec:	b	29bfc <ftello64@plt+0x18374>
   29bf0:	ldr	r1, [r9, #8]
   29bf4:	sub	ip, ip, #1
   29bf8:	str	r6, [r1, ip, lsl #2]
   29bfc:	cmp	r0, #1
   29c00:	mov	r8, #0
   29c04:	blt	29c14 <ftello64@plt+0x1838c>
   29c08:	cmp	r2, #2
   29c0c:	mov	r2, r3
   29c10:	bge	29b70 <ftello64@plt+0x182e8>
   29c14:	ldr	r2, [r9, #4]
   29c18:	ldr	lr, [sl, #4]
   29c1c:	ldr	r4, [r5, #4]
   29c20:	ldr	r0, [r9, #8]
   29c24:	subs	r1, r2, #1
   29c28:	add	r3, r1, lr
   29c2c:	add	r3, r3, r4
   29c30:	sub	r7, r3, ip
   29c34:	add	r6, r7, #1
   29c38:	add	r5, r6, r2
   29c3c:	str	r5, [r9, #4]
   29c40:	blt	29ca0 <ftello64@plt+0x18418>
   29c44:	cmp	r7, #0
   29c48:	bmi	29ca0 <ftello64@plt+0x18418>
   29c4c:	add	r2, r2, r4
   29c50:	add	r2, r2, lr
   29c54:	sub	r2, r2, ip
   29c58:	add	r7, r0, r2, lsl #2
   29c5c:	ldr	r2, [r0, r1, lsl #2]
   29c60:	ldr	r5, [r0, r3, lsl #2]
   29c64:	cmp	r5, r2
   29c68:	bgt	29c84 <ftello64@plt+0x183fc>
   29c6c:	str	r2, [r7, r1, lsl #2]
   29c70:	sub	r2, r1, #1
   29c74:	cmp	r1, #0
   29c78:	mov	r1, r2
   29c7c:	bgt	29c5c <ftello64@plt+0x183d4>
   29c80:	b	29ca0 <ftello64@plt+0x18418>
   29c84:	str	r5, [r7, r1, lsl #2]
   29c88:	sub	r7, r7, #4
   29c8c:	subs	r6, r6, #1
   29c90:	sub	r3, r3, #1
   29c94:	mov	r2, #0
   29c98:	bne	29c5c <ftello64@plt+0x183d4>
   29c9c:	b	29ca4 <ftello64@plt+0x1841c>
   29ca0:	mov	r2, r6
   29ca4:	add	r1, r0, ip, lsl #2
   29ca8:	lsl	r2, r2, #2
   29cac:	bl	1157c <memcpy@plt>
   29cb0:	mov	r0, r8
   29cb4:	sub	sp, fp, #28
   29cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29cbc:	mov	r8, #12
   29cc0:	b	29cb0 <ftello64@plt+0x18428>
   29cc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29cc8:	add	fp, sp, #28
   29ccc:	sub	sp, sp, #44	; 0x2c
   29cd0:	mov	ip, r0
   29cd4:	ldr	r0, [r0, #28]
   29cd8:	mov	r8, r2
   29cdc:	add	r2, r1, r1, lsl #1
   29ce0:	mov	r4, #0
   29ce4:	str	r3, [sp, #4]
   29ce8:	str	r4, [sp, #36]	; 0x24
   29cec:	str	r4, [sp, #32]
   29cf0:	str	r4, [sp, #40]	; 0x28
   29cf4:	add	r2, r0, r2, lsl #2
   29cf8:	mov	r0, r2
   29cfc:	ldr	r7, [r0, #4]!
   29d00:	str	r0, [sp, #28]
   29d04:	cmp	r7, #1
   29d08:	blt	2a020 <ftello64@plt+0x18798>
   29d0c:	add	r4, r2, #8
   29d10:	mov	r9, #0
   29d14:	mov	sl, #1
   29d18:	str	r2, [sp]
   29d1c:	str	r1, [sp, #12]
   29d20:	str	ip, [sp, #8]
   29d24:	str	r4, [sp, #20]
   29d28:	b	29d38 <ftello64@plt+0x184b0>
   29d2c:	add	r9, r9, #1
   29d30:	cmp	r9, r7
   29d34:	bge	29ef8 <ftello64@plt+0x18670>
   29d38:	ldr	r3, [r4]
   29d3c:	ldr	r0, [r3, r9, lsl #2]
   29d40:	cmp	r0, r1
   29d44:	beq	29d2c <ftello64@plt+0x184a4>
   29d48:	ldr	r2, [ip]
   29d4c:	add	r2, r2, r0, lsl #3
   29d50:	ldrb	r2, [r2, #4]
   29d54:	tst	r2, #8
   29d58:	beq	29d2c <ftello64@plt+0x184a4>
   29d5c:	ldr	r2, [ip, #20]
   29d60:	add	r0, r0, r0, lsl #1
   29d64:	mvn	lr, #0
   29d68:	str	r7, [sp, #24]
   29d6c:	str	r0, [sp, #16]
   29d70:	add	r0, r2, r0, lsl #2
   29d74:	ldr	r6, [r0, #4]
   29d78:	ldr	r0, [r0, #8]
   29d7c:	cmp	r6, #2
   29d80:	ldr	r5, [r0]
   29d84:	ldrge	lr, [r0, #4]
   29d88:	cmp	r7, #1
   29d8c:	blt	29dd0 <ftello64@plt+0x18548>
   29d90:	mov	r2, #0
   29d94:	subs	r6, r7, #1
   29d98:	beq	29dbc <ftello64@plt+0x18534>
   29d9c:	add	r4, r2, r6
   29da0:	lsr	r7, r4, #1
   29da4:	ldr	r0, [r3, r7, lsl #2]
   29da8:	cmp	r0, r5
   29dac:	addlt	r2, sl, r4, lsr #1
   29db0:	movge	r6, r7
   29db4:	cmp	r2, r6
   29db8:	bcc	29d9c <ftello64@plt+0x18514>
   29dbc:	ldr	r0, [r3, r2, lsl #2]
   29dc0:	ldr	r4, [sp, #20]
   29dc4:	ldr	r7, [sp, #24]
   29dc8:	cmp	r0, r5
   29dcc:	beq	29e28 <ftello64@plt+0x185a0>
   29dd0:	ldr	r0, [r8, #4]
   29dd4:	cmp	r0, #1
   29dd8:	blt	29e28 <ftello64@plt+0x185a0>
   29ddc:	ldr	r1, [r8, #8]
   29de0:	subs	r4, r0, #1
   29de4:	mov	r6, #0
   29de8:	beq	29e0c <ftello64@plt+0x18584>
   29dec:	add	r0, r6, r4
   29df0:	lsr	r7, r0, #1
   29df4:	ldr	ip, [r1, r7, lsl #2]
   29df8:	cmp	ip, r5
   29dfc:	addlt	r6, sl, r0, lsr #1
   29e00:	movge	r4, r7
   29e04:	cmp	r6, r4
   29e08:	bcc	29dec <ftello64@plt+0x18564>
   29e0c:	ldr	r0, [r1, r6, lsl #2]
   29e10:	ldr	r1, [sp, #12]
   29e14:	ldr	ip, [sp, #8]
   29e18:	ldr	r4, [sp, #20]
   29e1c:	ldr	r7, [sp, #24]
   29e20:	cmp	r0, r5
   29e24:	beq	29ec4 <ftello64@plt+0x1863c>
   29e28:	cmp	lr, #1
   29e2c:	blt	29d2c <ftello64@plt+0x184a4>
   29e30:	cmp	r7, #1
   29e34:	blt	29e74 <ftello64@plt+0x185ec>
   29e38:	mov	r2, #0
   29e3c:	subs	r6, r7, #1
   29e40:	beq	29e64 <ftello64@plt+0x185dc>
   29e44:	add	r0, r2, r6
   29e48:	lsr	r7, r0, #1
   29e4c:	ldr	r5, [r3, r7, lsl #2]
   29e50:	cmp	r5, lr
   29e54:	addlt	r2, sl, r0, lsr #1
   29e58:	movge	r6, r7
   29e5c:	cmp	r2, r6
   29e60:	bcc	29e44 <ftello64@plt+0x185bc>
   29e64:	ldr	r0, [r3, r2, lsl #2]
   29e68:	ldr	r7, [sp, #24]
   29e6c:	cmp	r0, lr
   29e70:	beq	29d2c <ftello64@plt+0x184a4>
   29e74:	ldr	r0, [r8, #4]
   29e78:	cmp	r0, #1
   29e7c:	blt	29d2c <ftello64@plt+0x184a4>
   29e80:	ldr	r4, [r8, #8]
   29e84:	subs	r6, r0, #1
   29e88:	mov	r3, #0
   29e8c:	beq	29eb0 <ftello64@plt+0x18628>
   29e90:	add	r0, r3, r6
   29e94:	lsr	r7, r0, #1
   29e98:	ldr	r5, [r4, r7, lsl #2]
   29e9c:	cmp	r5, lr
   29ea0:	addlt	r3, sl, r0, lsr #1
   29ea4:	movge	r6, r7
   29ea8:	cmp	r3, r6
   29eac:	bcc	29e90 <ftello64@plt+0x18608>
   29eb0:	ldr	r0, [r4, r3, lsl #2]
   29eb4:	ldr	r4, [sp, #20]
   29eb8:	ldr	r7, [sp, #24]
   29ebc:	cmp	r0, lr
   29ec0:	bne	29d2c <ftello64@plt+0x184a4>
   29ec4:	ldr	r0, [ip, #28]
   29ec8:	ldr	r1, [sp, #16]
   29ecc:	add	r2, r0, r1, lsl #2
   29ed0:	ldr	r1, [sp, #4]
   29ed4:	add	r0, sp, #32
   29ed8:	bl	29ae4 <ftello64@plt+0x1825c>
   29edc:	cmp	r0, #0
   29ee0:	bne	2a03c <ftello64@plt+0x187b4>
   29ee4:	ldr	r0, [sp, #28]
   29ee8:	ldr	r1, [sp, #12]
   29eec:	ldr	ip, [sp, #8]
   29ef0:	ldr	r7, [r0]
   29ef4:	b	29d2c <ftello64@plt+0x184a4>
   29ef8:	ldr	r0, [sp]
   29efc:	cmp	r7, #0
   29f00:	mov	r4, #0
   29f04:	ble	2a020 <ftello64@plt+0x18798>
   29f08:	ldr	r9, [sp, #36]	; 0x24
   29f0c:	ldr	lr, [r0, #8]
   29f10:	ldr	r0, [sp, #40]	; 0x28
   29f14:	mov	ip, #0
   29f18:	mov	r6, #1
   29f1c:	sub	r1, r9, #1
   29f20:	str	lr, [sp, #20]
   29f24:	str	r9, [sp, #16]
   29f28:	str	r1, [sp, #24]
   29f2c:	b	29f44 <ftello64@plt+0x186bc>
   29f30:	ldr	r1, [sp, #28]
   29f34:	add	ip, ip, #1
   29f38:	ldr	r1, [r1]
   29f3c:	cmp	ip, r1
   29f40:	bge	2a028 <ftello64@plt+0x187a0>
   29f44:	ldr	r5, [lr, ip, lsl #2]
   29f48:	cmp	r9, #1
   29f4c:	blt	29f8c <ftello64@plt+0x18704>
   29f50:	ldr	r2, [sp, #24]
   29f54:	mov	r1, #0
   29f58:	cmp	r2, #0
   29f5c:	beq	29f80 <ftello64@plt+0x186f8>
   29f60:	add	r3, r1, r2
   29f64:	lsr	r4, r3, #1
   29f68:	ldr	r7, [r0, r4, lsl #2]
   29f6c:	cmp	r7, r5
   29f70:	addlt	r1, r6, r3, lsr #1
   29f74:	movge	r2, r4
   29f78:	cmp	r1, r2
   29f7c:	bcc	29f60 <ftello64@plt+0x186d8>
   29f80:	ldr	r1, [r0, r1, lsl #2]
   29f84:	cmp	r1, r5
   29f88:	beq	29f30 <ftello64@plt+0x186a8>
   29f8c:	ldr	r3, [r8, #4]
   29f90:	cmp	r3, #1
   29f94:	blt	29f30 <ftello64@plt+0x186a8>
   29f98:	mov	r1, r8
   29f9c:	ldr	r1, [r8, #8]
   29fa0:	subs	sl, r3, #1
   29fa4:	mov	r2, #0
   29fa8:	beq	29fd0 <ftello64@plt+0x18748>
   29fac:	mov	r4, sl
   29fb0:	add	r7, r2, r4
   29fb4:	lsr	lr, r7, #1
   29fb8:	ldr	r9, [r1, lr, lsl #2]
   29fbc:	cmp	r9, r5
   29fc0:	addlt	r2, r6, r7, lsr #1
   29fc4:	movge	r4, lr
   29fc8:	cmp	r2, r4
   29fcc:	bcc	29fb0 <ftello64@plt+0x18728>
   29fd0:	ldr	r7, [r1, r2, lsl #2]
   29fd4:	ldr	lr, [sp, #20]
   29fd8:	ldr	r9, [sp, #16]
   29fdc:	mov	r4, r2
   29fe0:	cmp	r7, r5
   29fe4:	mvnne	r4, #0
   29fe8:	cmp	r4, #0
   29fec:	bmi	29f30 <ftello64@plt+0x186a8>
   29ff0:	cmp	r3, r4
   29ff4:	strgt	sl, [r8, #4]
   29ff8:	cmpgt	sl, r4
   29ffc:	ble	29f30 <ftello64@plt+0x186a8>
   2a000:	add	r3, r1, r2, lsl #2
   2a004:	ldr	r3, [r3, #4]
   2a008:	str	r3, [r1, r2, lsl #2]
   2a00c:	add	r2, r2, #1
   2a010:	ldr	r3, [r8, #4]
   2a014:	cmp	r2, r3
   2a018:	blt	2a000 <ftello64@plt+0x18778>
   2a01c:	b	29f30 <ftello64@plt+0x186a8>
   2a020:	ldr	r0, [sp, #40]	; 0x28
   2a024:	b	2a02c <ftello64@plt+0x187a4>
   2a028:	mov	r4, #0
   2a02c:	bl	15df0 <ftello64@plt+0x4568>
   2a030:	mov	r0, r4
   2a034:	sub	sp, fp, #28
   2a038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a03c:	mov	r1, r0
   2a040:	ldr	r0, [sp, #40]	; 0x28
   2a044:	mov	r4, r1
   2a048:	b	2a02c <ftello64@plt+0x187a4>
   2a04c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a050:	add	fp, sp, #28
   2a054:	sub	sp, sp, #28
   2a058:	ldr	ip, [r0, #108]	; 0x6c
   2a05c:	str	r1, [sp, #24]
   2a060:	ldr	r1, [r0, #84]	; 0x54
   2a064:	mov	r4, r3
   2a068:	str	r2, [sp, #8]
   2a06c:	str	r0, [sp, #16]
   2a070:	cmp	ip, #1
   2a074:	str	r1, [sp, #20]
   2a078:	blt	2a0e0 <ftello64@plt+0x18858>
   2a07c:	ldr	r1, [r0, #116]	; 0x74
   2a080:	mov	r9, #0
   2a084:	mov	r2, #1
   2a088:	mov	r3, ip
   2a08c:	add	r7, r3, r9
   2a090:	add	r7, r7, r7, lsr #31
   2a094:	asr	r6, r7, #1
   2a098:	add	r5, r6, r6, lsl #1
   2a09c:	add	r5, r1, r5, lsl #3
   2a0a0:	ldr	r5, [r5, #4]
   2a0a4:	cmp	r5, r4
   2a0a8:	addlt	r9, r2, r7, asr #1
   2a0ac:	movge	r3, r6
   2a0b0:	cmp	r9, r3
   2a0b4:	blt	2a08c <ftello64@plt+0x18804>
   2a0b8:	cmp	r9, ip
   2a0bc:	bge	2a0ec <ftello64@plt+0x18864>
   2a0c0:	ldr	r0, [sp, #16]
   2a0c4:	add	r2, r9, r9, lsl #1
   2a0c8:	ldr	r1, [r0, #116]	; 0x74
   2a0cc:	add	r1, r1, r2, lsl #3
   2a0d0:	ldr	r1, [r1, #4]
   2a0d4:	cmp	r1, r4
   2a0d8:	mvnne	r9, #0
   2a0dc:	b	2a0f0 <ftello64@plt+0x18868>
   2a0e0:	mov	r9, #0
   2a0e4:	cmp	r9, ip
   2a0e8:	blt	2a0c0 <ftello64@plt+0x18838>
   2a0ec:	mvn	r9, #0
   2a0f0:	ldr	r8, [fp, #12]
   2a0f4:	cmp	ip, #1
   2a0f8:	blt	2a140 <ftello64@plt+0x188b8>
   2a0fc:	ldr	r0, [sp, #16]
   2a100:	mov	r6, #0
   2a104:	mov	r2, #1
   2a108:	mov	r3, ip
   2a10c:	ldr	r1, [r0, #116]	; 0x74
   2a110:	add	r7, r3, r6
   2a114:	add	r7, r7, r7, lsr #31
   2a118:	asr	r5, r7, #1
   2a11c:	add	r0, r5, r5, lsl #1
   2a120:	add	r0, r1, r0, lsl #3
   2a124:	ldr	r0, [r0, #4]
   2a128:	cmp	r0, r8
   2a12c:	addlt	r6, r2, r7, asr #1
   2a130:	movge	r3, r5
   2a134:	cmp	r6, r3
   2a138:	blt	2a110 <ftello64@plt+0x18888>
   2a13c:	b	2a144 <ftello64@plt+0x188bc>
   2a140:	mov	r6, #0
   2a144:	cmp	r6, ip
   2a148:	ldr	ip, [sp, #16]
   2a14c:	bge	2a16c <ftello64@plt+0x188e4>
   2a150:	ldr	r0, [ip, #116]	; 0x74
   2a154:	add	r1, r6, r6, lsl #1
   2a158:	add	r0, r0, r1, lsl #3
   2a15c:	ldr	r0, [r0, #4]
   2a160:	cmp	r0, r8
   2a164:	mvnne	r6, #0
   2a168:	b	2a170 <ftello64@plt+0x188e8>
   2a16c:	mvn	r6, #0
   2a170:	ldr	r0, [sp, #24]
   2a174:	ldr	r0, [r0, #4]
   2a178:	cmp	r0, #1
   2a17c:	blt	2a2fc <ftello64@plt+0x18a74>
   2a180:	mov	sl, #0
   2a184:	str	r4, [sp, #12]
   2a188:	ldr	r0, [sp, #24]
   2a18c:	ldr	r3, [ip, #116]	; 0x74
   2a190:	ldr	r5, [sp, #20]
   2a194:	ldr	r0, [r0, #8]
   2a198:	ldr	r5, [r5]
   2a19c:	ldr	r2, [r0, sl, lsl #2]
   2a1a0:	mov	r0, r3
   2a1a4:	add	r1, r2, r2, lsl #1
   2a1a8:	ldr	r7, [r0, r1, lsl #3]!
   2a1ac:	ldr	r0, [r0, #8]
   2a1b0:	ldr	r5, [r5, r7, lsl #3]
   2a1b4:	mvn	r7, #0
   2a1b8:	cmp	r0, r4
   2a1bc:	ble	2a1c8 <ftello64@plt+0x18940>
   2a1c0:	mvn	r8, #0
   2a1c4:	b	2a254 <ftello64@plt+0x189cc>
   2a1c8:	add	r1, r3, r1, lsl #3
   2a1cc:	mov	r8, #1
   2a1d0:	ldr	r1, [r1, #12]
   2a1d4:	cmp	r1, r4
   2a1d8:	blt	2a254 <ftello64@plt+0x189cc>
   2a1dc:	sub	r1, r1, r4
   2a1e0:	cmp	r0, r4
   2a1e4:	mov	lr, r5
   2a1e8:	mov	r4, #1
   2a1ec:	clz	r1, r1
   2a1f0:	lsr	r5, r1, #5
   2a1f4:	lsl	r1, r5, #1
   2a1f8:	orreq	r1, r4, r5, lsl #1
   2a1fc:	cmp	r1, #0
   2a200:	beq	2a248 <ftello64@plt+0x189c0>
   2a204:	ldr	r3, [sp, #8]
   2a208:	mov	r0, ip
   2a20c:	mov	r2, lr
   2a210:	str	r9, [sp]
   2a214:	mov	r5, lr
   2a218:	bl	2a308 <ftello64@plt+0x18a80>
   2a21c:	mov	r8, r0
   2a220:	ldr	r0, [sp, #24]
   2a224:	ldr	ip, [sp, #16]
   2a228:	ldr	r4, [sp, #12]
   2a22c:	ldr	r0, [r0, #8]
   2a230:	ldr	r3, [ip, #116]	; 0x74
   2a234:	ldr	r2, [r0, sl, lsl #2]
   2a238:	add	r0, r2, r2, lsl #1
   2a23c:	add	r0, r3, r0, lsl #3
   2a240:	ldr	r0, [r0, #8]
   2a244:	b	2a254 <ftello64@plt+0x189cc>
   2a248:	ldr	r4, [sp, #12]
   2a24c:	mov	r8, #0
   2a250:	mov	r5, lr
   2a254:	ldr	r1, [fp, #12]
   2a258:	cmp	r0, r1
   2a25c:	bgt	2a2c4 <ftello64@plt+0x18a3c>
   2a260:	add	r1, r2, r2, lsl #1
   2a264:	ldr	r2, [fp, #12]
   2a268:	mov	r7, #1
   2a26c:	add	r1, r3, r1, lsl #3
   2a270:	ldr	r1, [r1, #12]
   2a274:	cmp	r1, r2
   2a278:	blt	2a2c4 <ftello64@plt+0x18a3c>
   2a27c:	ldr	r2, [fp, #12]
   2a280:	sub	r1, r1, r2
   2a284:	mov	r3, r2
   2a288:	clz	r1, r1
   2a28c:	cmp	r0, r3
   2a290:	mov	r0, #1
   2a294:	lsr	r2, r1, #5
   2a298:	lsl	r1, r2, #1
   2a29c:	orreq	r1, r0, r2, lsl #1
   2a2a0:	cmp	r1, #0
   2a2a4:	beq	2a2e4 <ftello64@plt+0x18a5c>
   2a2a8:	ldr	r3, [fp, #8]
   2a2ac:	mov	r0, ip
   2a2b0:	mov	r2, r5
   2a2b4:	str	r6, [sp]
   2a2b8:	bl	2a308 <ftello64@plt+0x18a80>
   2a2bc:	ldr	ip, [sp, #16]
   2a2c0:	mov	r7, r0
   2a2c4:	cmp	r7, r8
   2a2c8:	bne	2a2f0 <ftello64@plt+0x18a68>
   2a2cc:	ldr	r0, [sp, #24]
   2a2d0:	add	sl, sl, #1
   2a2d4:	ldr	r0, [r0, #4]
   2a2d8:	cmp	sl, r0
   2a2dc:	blt	2a188 <ftello64@plt+0x18900>
   2a2e0:	b	2a2fc <ftello64@plt+0x18a74>
   2a2e4:	mov	r7, #0
   2a2e8:	cmp	r7, r8
   2a2ec:	beq	2a2cc <ftello64@plt+0x18a44>
   2a2f0:	mov	r0, #1
   2a2f4:	sub	sp, fp, #28
   2a2f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a2fc:	mov	r0, #0
   2a300:	sub	sp, fp, #28
   2a304:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a308:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a30c:	add	fp, sp, #28
   2a310:	sub	sp, sp, #36	; 0x24
   2a314:	ldr	r4, [r0, #84]	; 0x54
   2a318:	mov	r7, r0
   2a31c:	mov	r5, r1
   2a320:	add	r1, r3, r3, lsl #1
   2a324:	str	r3, [sp, #32]
   2a328:	ldr	r0, [r4, #24]
   2a32c:	add	r1, r0, r1, lsl #2
   2a330:	mov	lr, r1
   2a334:	ldr	r0, [lr, #4]!
   2a338:	cmp	r0, #1
   2a33c:	blt	2a4e8 <ftello64@plt+0x18c60>
   2a340:	mov	ip, #1
   2a344:	mov	r6, r2
   2a348:	and	r3, r5, #2
   2a34c:	mov	sl, #0
   2a350:	mvn	r2, ip, lsl r2
   2a354:	cmp	r6, #31
   2a358:	str	r3, [sp, #16]
   2a35c:	str	r2, [sp, #24]
   2a360:	lsl	r2, ip, r6
   2a364:	and	ip, r5, #1
   2a368:	str	r2, [sp, #28]
   2a36c:	mov	r2, #0
   2a370:	movwgt	r2, #1
   2a374:	str	ip, [sp, #12]
   2a378:	orr	r2, r2, r3, lsr #1
   2a37c:	add	r3, r1, #8
   2a380:	stmib	sp, {r3, lr}
   2a384:	str	r2, [sp, #20]
   2a388:	b	2a3a8 <ftello64@plt+0x18b20>
   2a38c:	ldr	lr, [sp, #8]
   2a390:	ldr	ip, [sp, #12]
   2a394:	ldr	r3, [sp, #4]
   2a398:	ldr	r0, [lr]
   2a39c:	add	sl, sl, #1
   2a3a0:	cmp	sl, r0
   2a3a4:	bge	2a4e8 <ftello64@plt+0x18c60>
   2a3a8:	ldr	r1, [r3]
   2a3ac:	ldr	r9, [r1, sl, lsl #2]
   2a3b0:	ldr	r1, [r4]
   2a3b4:	add	r2, r1, r9, lsl #3
   2a3b8:	ldrb	r2, [r2, #4]
   2a3bc:	cmp	r2, #9
   2a3c0:	beq	2a4ac <ftello64@plt+0x18c24>
   2a3c4:	cmp	r2, #8
   2a3c8:	beq	2a4c8 <ftello64@plt+0x18c40>
   2a3cc:	cmp	r2, #4
   2a3d0:	bne	2a39c <ftello64@plt+0x18b14>
   2a3d4:	ldr	r1, [fp, #8]
   2a3d8:	cmn	r1, #1
   2a3dc:	beq	2a39c <ftello64@plt+0x18b14>
   2a3e0:	ldr	r1, [fp, #8]
   2a3e4:	ldr	r0, [r7, #116]	; 0x74
   2a3e8:	add	r1, r1, r1, lsl #1
   2a3ec:	add	r0, r0, r1, lsl #3
   2a3f0:	add	r8, r0, #16
   2a3f4:	b	2a418 <ftello64@plt+0x18b90>
   2a3f8:	ldr	r0, [r8]
   2a3fc:	ldr	r1, [sp, #24]
   2a400:	and	r0, r0, r1
   2a404:	str	r0, [r8]
   2a408:	ldrb	r0, [r8, #4]
   2a40c:	add	r8, r8, #24
   2a410:	cmp	r0, #0
   2a414:	beq	2a38c <ftello64@plt+0x18b04>
   2a418:	ldr	r0, [r8, #-16]
   2a41c:	cmp	r0, r9
   2a420:	bne	2a408 <ftello64@plt+0x18b80>
   2a424:	cmp	r6, #31
   2a428:	bgt	2a43c <ftello64@plt+0x18bb4>
   2a42c:	ldr	r0, [r8]
   2a430:	ldr	r1, [sp, #28]
   2a434:	tst	r0, r1
   2a438:	beq	2a408 <ftello64@plt+0x18b80>
   2a43c:	ldr	r0, [r4, #20]
   2a440:	add	r1, r9, r9, lsl #1
   2a444:	add	r0, r0, r1, lsl #2
   2a448:	ldr	r0, [r0, #8]
   2a44c:	ldr	r3, [r0]
   2a450:	ldr	r0, [sp, #32]
   2a454:	cmp	r3, r0
   2a458:	beq	2a4f4 <ftello64@plt+0x18c6c>
   2a45c:	ldr	r0, [fp, #8]
   2a460:	mov	r1, r5
   2a464:	mov	r2, r6
   2a468:	str	r0, [sp]
   2a46c:	mov	r0, r7
   2a470:	bl	2a308 <ftello64@plt+0x18a80>
   2a474:	cmp	r0, #0
   2a478:	beq	2a490 <ftello64@plt+0x18c08>
   2a47c:	cmn	r0, #1
   2a480:	beq	2a508 <ftello64@plt+0x18c80>
   2a484:	cmp	r6, #31
   2a488:	ble	2a3f8 <ftello64@plt+0x18b70>
   2a48c:	b	2a408 <ftello64@plt+0x18b80>
   2a490:	ldr	r0, [sp, #20]
   2a494:	cmp	r0, #0
   2a498:	beq	2a3f8 <ftello64@plt+0x18b70>
   2a49c:	ldr	r0, [sp, #16]
   2a4a0:	cmp	r0, #0
   2a4a4:	beq	2a408 <ftello64@plt+0x18b80>
   2a4a8:	b	2a504 <ftello64@plt+0x18c7c>
   2a4ac:	ldr	r2, [sp, #16]
   2a4b0:	cmp	r2, #0
   2a4b4:	beq	2a39c <ftello64@plt+0x18b14>
   2a4b8:	ldr	r1, [r1, r9, lsl #3]
   2a4bc:	cmp	r1, r6
   2a4c0:	bne	2a39c <ftello64@plt+0x18b14>
   2a4c4:	b	2a504 <ftello64@plt+0x18c7c>
   2a4c8:	cmp	ip, #0
   2a4cc:	beq	2a39c <ftello64@plt+0x18b14>
   2a4d0:	ldr	r1, [r1, r9, lsl #3]
   2a4d4:	cmp	r1, r6
   2a4d8:	bne	2a39c <ftello64@plt+0x18b14>
   2a4dc:	mvn	r0, #0
   2a4e0:	sub	sp, fp, #28
   2a4e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a4e8:	ubfx	r0, r5, #1, #1
   2a4ec:	sub	sp, fp, #28
   2a4f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a4f4:	ldr	r0, [sp, #12]
   2a4f8:	rsb	r0, r0, #0
   2a4fc:	sub	sp, fp, #28
   2a500:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a504:	mov	r0, #0
   2a508:	sub	sp, fp, #28
   2a50c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a510:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2a514:	add	fp, sp, #24
   2a518:	sub	sp, sp, #64	; 0x40
   2a51c:	mov	r5, r1
   2a520:	bl	115c4 <strdup@plt>
   2a524:	cmp	r0, #0
   2a528:	beq	2a7d0 <ftello64@plt+0x18f48>
   2a52c:	mov	r4, r0
   2a530:	bl	11630 <__ctype_get_mb_cur_max@plt>
   2a534:	cmp	r0, #2
   2a538:	bcc	2a710 <ftello64@plt+0x18e88>
   2a53c:	cmp	r5, #0
   2a540:	beq	2a5e4 <ftello64@plt+0x18d5c>
   2a544:	mov	r0, r4
   2a548:	str	r4, [sp, #24]
   2a54c:	bl	11714 <strlen@plt>
   2a550:	mov	r7, #0
   2a554:	add	r1, r4, r0
   2a558:	cmp	r0, #1
   2a55c:	mov	r6, r4
   2a560:	str	r7, [sp, #16]
   2a564:	str	r7, [sp, #12]
   2a568:	strb	r7, [sp, #20]
   2a56c:	strb	r7, [sp, #8]
   2a570:	str	r1, [sp, #4]
   2a574:	blt	2a5c4 <ftello64@plt+0x18d3c>
   2a578:	add	r6, sp, #4
   2a57c:	mov	r0, r6
   2a580:	bl	2d21c <ftello64@plt+0x1b994>
   2a584:	ldrb	r0, [sp, #32]
   2a588:	cmp	r0, #0
   2a58c:	beq	2a5c0 <ftello64@plt+0x18d38>
   2a590:	ldr	r0, [sp, #36]	; 0x24
   2a594:	bl	116fc <iswspace@plt>
   2a598:	cmp	r0, #0
   2a59c:	beq	2a5c0 <ftello64@plt+0x18d38>
   2a5a0:	strb	r7, [sp, #20]
   2a5a4:	ldr	r1, [sp, #24]
   2a5a8:	ldr	r2, [sp, #28]
   2a5ac:	ldr	r0, [sp, #4]
   2a5b0:	add	r1, r1, r2
   2a5b4:	cmp	r1, r0
   2a5b8:	str	r1, [sp, #24]
   2a5bc:	bcc	2a57c <ftello64@plt+0x18cf4>
   2a5c0:	ldr	r6, [sp, #24]
   2a5c4:	mov	r0, r6
   2a5c8:	bl	11714 <strlen@plt>
   2a5cc:	add	r2, r0, #1
   2a5d0:	mov	r0, r4
   2a5d4:	mov	r1, r6
   2a5d8:	bl	11540 <memmove@plt>
   2a5dc:	cmp	r5, #1
   2a5e0:	beq	2a7c4 <ftello64@plt+0x18f3c>
   2a5e4:	mov	r0, r4
   2a5e8:	str	r4, [sp, #24]
   2a5ec:	bl	11714 <strlen@plt>
   2a5f0:	mov	r6, #0
   2a5f4:	cmp	r0, #1
   2a5f8:	add	r1, r4, r0
   2a5fc:	str	r6, [sp, #16]
   2a600:	str	r6, [sp, #12]
   2a604:	strb	r6, [sp, #20]
   2a608:	strb	r6, [sp, #8]
   2a60c:	str	r1, [sp, #4]
   2a610:	blt	2a7c4 <ftello64@plt+0x18f3c>
   2a614:	add	r5, sp, #4
   2a618:	mov	r7, #0
   2a61c:	b	2a644 <ftello64@plt+0x18dbc>
   2a620:	mov	r7, #1
   2a624:	strb	r6, [sp, #20]
   2a628:	ldr	r1, [sp, #24]
   2a62c:	ldr	r2, [sp, #28]
   2a630:	ldr	r0, [sp, #4]
   2a634:	add	r1, r1, r2
   2a638:	cmp	r1, r0
   2a63c:	str	r1, [sp, #24]
   2a640:	bcs	2a7b8 <ftello64@plt+0x18f30>
   2a644:	mov	r0, r5
   2a648:	bl	2d21c <ftello64@plt+0x1b994>
   2a64c:	cmp	r7, #1
   2a650:	beq	2a684 <ftello64@plt+0x18dfc>
   2a654:	cmp	r7, #0
   2a658:	bne	2a6cc <ftello64@plt+0x18e44>
   2a65c:	ldrb	r0, [sp, #32]
   2a660:	mov	r7, #1
   2a664:	cmp	r0, #0
   2a668:	beq	2a624 <ftello64@plt+0x18d9c>
   2a66c:	ldr	r0, [sp, #36]	; 0x24
   2a670:	bl	116fc <iswspace@plt>
   2a674:	cmp	r0, #0
   2a678:	beq	2a6f0 <ftello64@plt+0x18e68>
   2a67c:	mov	r7, #0
   2a680:	b	2a624 <ftello64@plt+0x18d9c>
   2a684:	ldrb	r0, [sp, #32]
   2a688:	mov	r7, #1
   2a68c:	cmp	r0, #0
   2a690:	beq	2a624 <ftello64@plt+0x18d9c>
   2a694:	ldr	r0, [sp, #36]	; 0x24
   2a698:	bl	116fc <iswspace@plt>
   2a69c:	cmp	r0, #0
   2a6a0:	beq	2a624 <ftello64@plt+0x18d9c>
   2a6a4:	ldrb	r0, [sp, #32]
   2a6a8:	cmp	r0, #0
   2a6ac:	beq	2a620 <ftello64@plt+0x18d98>
   2a6b0:	ldr	r0, [sp, #36]	; 0x24
   2a6b4:	bl	116fc <iswspace@plt>
   2a6b8:	cmp	r0, #0
   2a6bc:	beq	2a620 <ftello64@plt+0x18d98>
   2a6c0:	ldr	r8, [sp, #24]
   2a6c4:	mov	r7, #2
   2a6c8:	b	2a624 <ftello64@plt+0x18d9c>
   2a6cc:	ldrb	r0, [sp, #32]
   2a6d0:	cmp	r0, #0
   2a6d4:	beq	2a620 <ftello64@plt+0x18d98>
   2a6d8:	ldr	r0, [sp, #36]	; 0x24
   2a6dc:	bl	116fc <iswspace@plt>
   2a6e0:	mov	r7, #2
   2a6e4:	cmp	r0, #0
   2a6e8:	bne	2a624 <ftello64@plt+0x18d9c>
   2a6ec:	b	2a620 <ftello64@plt+0x18d98>
   2a6f0:	ldrb	r0, [sp, #32]
   2a6f4:	cmp	r0, #0
   2a6f8:	beq	2a624 <ftello64@plt+0x18d9c>
   2a6fc:	ldr	r0, [sp, #36]	; 0x24
   2a700:	bl	116fc <iswspace@plt>
   2a704:	cmp	r0, #0
   2a708:	movne	r7, #1
   2a70c:	b	2a624 <ftello64@plt+0x18d9c>
   2a710:	cmp	r5, #0
   2a714:	beq	2a770 <ftello64@plt+0x18ee8>
   2a718:	ldrb	r7, [r4]
   2a71c:	mov	r6, r4
   2a720:	cmp	r7, #0
   2a724:	beq	2a750 <ftello64@plt+0x18ec8>
   2a728:	bl	116e4 <__ctype_b_loc@plt>
   2a72c:	ldr	r0, [r0]
   2a730:	mov	r6, r4
   2a734:	uxtb	r1, r7
   2a738:	add	r1, r0, r1, lsl #1
   2a73c:	ldrb	r1, [r1, #1]
   2a740:	tst	r1, #32
   2a744:	ldrbne	r7, [r6, #1]!
   2a748:	cmpne	r7, #0
   2a74c:	bne	2a734 <ftello64@plt+0x18eac>
   2a750:	mov	r0, r6
   2a754:	bl	11714 <strlen@plt>
   2a758:	add	r2, r0, #1
   2a75c:	mov	r0, r4
   2a760:	mov	r1, r6
   2a764:	bl	11540 <memmove@plt>
   2a768:	cmp	r5, #1
   2a76c:	beq	2a7c4 <ftello64@plt+0x18f3c>
   2a770:	mov	r0, r4
   2a774:	bl	11714 <strlen@plt>
   2a778:	add	r0, r4, r0
   2a77c:	sub	r5, r0, #1
   2a780:	cmp	r5, r4
   2a784:	bcc	2a7c4 <ftello64@plt+0x18f3c>
   2a788:	bl	116e4 <__ctype_b_loc@plt>
   2a78c:	mov	r1, #0
   2a790:	ldrb	r2, [r5]
   2a794:	ldr	r3, [r0]
   2a798:	add	r2, r3, r2, lsl #1
   2a79c:	ldrb	r2, [r2, #1]
   2a7a0:	tst	r2, #32
   2a7a4:	beq	2a7c4 <ftello64@plt+0x18f3c>
   2a7a8:	strb	r1, [r5], #-1
   2a7ac:	cmp	r5, r4
   2a7b0:	bcs	2a790 <ftello64@plt+0x18f08>
   2a7b4:	b	2a7c4 <ftello64@plt+0x18f3c>
   2a7b8:	cmp	r7, #2
   2a7bc:	moveq	r0, #0
   2a7c0:	strbeq	r0, [r8]
   2a7c4:	mov	r0, r4
   2a7c8:	sub	sp, fp, #24
   2a7cc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a7d0:	bl	2b3c8 <ftello64@plt+0x19b40>
   2a7d4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2a7d8:	add	fp, sp, #24
   2a7dc:	sub	sp, sp, #32
   2a7e0:	ldr	r6, [fp, #12]
   2a7e4:	ldr	r7, [fp, #8]
   2a7e8:	mov	r4, r2
   2a7ec:	mov	r8, r0
   2a7f0:	cmp	r1, #0
   2a7f4:	beq	2a81c <ftello64@plt+0x18f94>
   2a7f8:	movw	r2, #64695	; 0xfcb7
   2a7fc:	mov	r5, r1
   2a800:	str	r3, [sp, #4]
   2a804:	str	r4, [sp]
   2a808:	mov	r0, r8
   2a80c:	mov	r1, #1
   2a810:	movt	r2, #2
   2a814:	mov	r3, r5
   2a818:	b	2a834 <ftello64@plt+0x18fac>
   2a81c:	movw	r2, #64707	; 0xfcc3
   2a820:	str	r3, [sp]
   2a824:	mov	r0, r8
   2a828:	mov	r1, #1
   2a82c:	mov	r3, r4
   2a830:	movt	r2, #2
   2a834:	bl	11798 <__fprintf_chk@plt>
   2a838:	movw	r1, #64714	; 0xfcca
   2a83c:	mov	r0, #0
   2a840:	mov	r2, #5
   2a844:	movt	r1, #2
   2a848:	bl	115b8 <dcgettext@plt>
   2a84c:	movw	r2, #65432	; 0xff98
   2a850:	mov	r3, r0
   2a854:	movw	r0, #2022	; 0x7e6
   2a858:	mov	r1, #1
   2a85c:	movt	r2, #2
   2a860:	str	r0, [sp]
   2a864:	mov	r0, r8
   2a868:	bl	11798 <__fprintf_chk@plt>
   2a86c:	movw	r4, #61239	; 0xef37
   2a870:	mov	r1, r8
   2a874:	movt	r4, #2
   2a878:	mov	r0, r4
   2a87c:	bl	114bc <fputs_unlocked@plt>
   2a880:	movw	r1, #64718	; 0xfcce
   2a884:	mov	r0, #0
   2a888:	mov	r2, #5
   2a88c:	movt	r1, #2
   2a890:	bl	115b8 <dcgettext@plt>
   2a894:	movw	r3, #64889	; 0xfd79
   2a898:	mov	r2, r0
   2a89c:	mov	r0, r8
   2a8a0:	mov	r1, #1
   2a8a4:	movt	r3, #2
   2a8a8:	bl	11798 <__fprintf_chk@plt>
   2a8ac:	mov	r0, r4
   2a8b0:	mov	r1, r8
   2a8b4:	bl	114bc <fputs_unlocked@plt>
   2a8b8:	cmp	r6, #9
   2a8bc:	bhi	2a8f8 <ftello64@plt+0x19070>
   2a8c0:	add	r0, pc, #0
   2a8c4:	ldr	pc, [r0, r6, lsl #2]
   2a8c8:	strdeq	sl, [r2], -r0
   2a8cc:	andeq	sl, r2, r4, lsl #18
   2a8d0:	andeq	sl, r2, r4, lsr r9
   2a8d4:	andeq	sl, r2, ip, asr r9
   2a8d8:	andeq	sl, r2, r4, lsl #19
   2a8dc:	andeq	sl, r2, ip, lsr #19
   2a8e0:	ldrdeq	sl, [r2], -r4
   2a8e4:	andeq	sl, r2, ip, lsl #20
   2a8e8:	andeq	sl, r2, ip, lsr #21
   2a8ec:	andeq	sl, r2, r4, asr sl
   2a8f0:	sub	sp, fp, #24
   2a8f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a8f8:	movw	r1, #65242	; 0xfeda
   2a8fc:	movt	r1, #2
   2a900:	b	2aa5c <ftello64@plt+0x191d4>
   2a904:	movw	r1, #64923	; 0xfd9b
   2a908:	mov	r0, #0
   2a90c:	mov	r2, #5
   2a910:	movt	r1, #2
   2a914:	bl	115b8 <dcgettext@plt>
   2a918:	ldr	r3, [r7]
   2a91c:	mov	r2, r0
   2a920:	mov	r0, r8
   2a924:	mov	r1, #1
   2a928:	sub	sp, fp, #24
   2a92c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   2a930:	b	11798 <__fprintf_chk@plt>
   2a934:	movw	r1, #64939	; 0xfdab
   2a938:	mov	r0, #0
   2a93c:	mov	r2, #5
   2a940:	movt	r1, #2
   2a944:	bl	115b8 <dcgettext@plt>
   2a948:	mov	r2, r0
   2a94c:	ldr	r3, [r7]
   2a950:	ldr	r0, [r7, #4]
   2a954:	str	r0, [sp]
   2a958:	b	2aa48 <ftello64@plt+0x191c0>
   2a95c:	movw	r1, #64962	; 0xfdc2
   2a960:	mov	r0, #0
   2a964:	mov	r2, #5
   2a968:	movt	r1, #2
   2a96c:	bl	115b8 <dcgettext@plt>
   2a970:	mov	r2, r0
   2a974:	ldr	r3, [r7]
   2a978:	ldmib	r7, {r0, r1}
   2a97c:	stm	sp, {r0, r1}
   2a980:	b	2aa48 <ftello64@plt+0x191c0>
   2a984:	movw	r1, #64990	; 0xfdde
   2a988:	mov	r0, #0
   2a98c:	mov	r2, #5
   2a990:	movt	r1, #2
   2a994:	bl	115b8 <dcgettext@plt>
   2a998:	ldr	r3, [r7]
   2a99c:	mov	r2, r0
   2a9a0:	ldmib	r7, {r0, r1, r7}
   2a9a4:	stm	sp, {r0, r1, r7}
   2a9a8:	b	2aa48 <ftello64@plt+0x191c0>
   2a9ac:	movw	r1, #65022	; 0xfdfe
   2a9b0:	mov	r0, #0
   2a9b4:	mov	r2, #5
   2a9b8:	movt	r1, #2
   2a9bc:	bl	115b8 <dcgettext@plt>
   2a9c0:	ldr	r3, [r7]
   2a9c4:	mov	r2, r0
   2a9c8:	ldmib	r7, {r0, r1, r6, r7}
   2a9cc:	stm	sp, {r0, r1, r6, r7}
   2a9d0:	b	2aa48 <ftello64@plt+0x191c0>
   2a9d4:	movw	r1, #65058	; 0xfe22
   2a9d8:	mov	r0, #0
   2a9dc:	mov	r2, #5
   2a9e0:	movt	r1, #2
   2a9e4:	bl	115b8 <dcgettext@plt>
   2a9e8:	mov	r2, r0
   2a9ec:	ldr	r3, [r7]
   2a9f0:	ldmib	r7, {r0, r1, r6}
   2a9f4:	ldr	r5, [r7, #16]
   2a9f8:	ldr	r7, [r7, #20]
   2a9fc:	stm	sp, {r0, r1, r6}
   2aa00:	str	r5, [sp, #12]
   2aa04:	str	r7, [sp, #16]
   2aa08:	b	2aa48 <ftello64@plt+0x191c0>
   2aa0c:	movw	r1, #65098	; 0xfe4a
   2aa10:	mov	r0, #0
   2aa14:	mov	r2, #5
   2aa18:	movt	r1, #2
   2aa1c:	bl	115b8 <dcgettext@plt>
   2aa20:	mov	r2, r0
   2aa24:	ldr	r3, [r7]
   2aa28:	ldmib	r7, {r0, r1, r6}
   2aa2c:	ldr	r5, [r7, #16]
   2aa30:	ldr	r4, [r7, #20]
   2aa34:	ldr	r7, [r7, #24]
   2aa38:	stm	sp, {r0, r1, r6}
   2aa3c:	str	r5, [sp, #12]
   2aa40:	str	r4, [sp, #16]
   2aa44:	str	r7, [sp, #20]
   2aa48:	mov	r0, r8
   2aa4c:	mov	r1, #1
   2aa50:	b	2aafc <ftello64@plt+0x19274>
   2aa54:	movw	r1, #65190	; 0xfea6
   2aa58:	movt	r1, #2
   2aa5c:	mov	r0, #0
   2aa60:	mov	r2, #5
   2aa64:	bl	115b8 <dcgettext@plt>
   2aa68:	mov	ip, r0
   2aa6c:	ldr	r3, [r7]
   2aa70:	ldr	r0, [r7, #4]
   2aa74:	ldr	r1, [r7, #8]
   2aa78:	ldr	r6, [r7, #12]
   2aa7c:	ldr	r5, [r7, #16]
   2aa80:	ldr	r4, [r7, #20]
   2aa84:	ldr	r2, [r7, #24]
   2aa88:	ldr	lr, [r7, #28]
   2aa8c:	ldr	r7, [r7, #32]
   2aa90:	stm	sp, {r0, r1, r6}
   2aa94:	str	r5, [sp, #12]
   2aa98:	str	r4, [sp, #16]
   2aa9c:	str	r2, [sp, #20]
   2aaa0:	str	lr, [sp, #24]
   2aaa4:	str	r7, [sp, #28]
   2aaa8:	b	2aaf0 <ftello64@plt+0x19268>
   2aaac:	movw	r1, #65142	; 0xfe76
   2aab0:	mov	r0, #0
   2aab4:	mov	r2, #5
   2aab8:	movt	r1, #2
   2aabc:	bl	115b8 <dcgettext@plt>
   2aac0:	mov	ip, r0
   2aac4:	ldr	r3, [r7]
   2aac8:	ldmib	r7, {r0, r1, r6}
   2aacc:	ldr	r5, [r7, #16]
   2aad0:	ldr	r4, [r7, #20]
   2aad4:	ldr	r2, [r7, #24]
   2aad8:	ldr	r7, [r7, #28]
   2aadc:	stm	sp, {r0, r1, r6}
   2aae0:	str	r5, [sp, #12]
   2aae4:	str	r4, [sp, #16]
   2aae8:	str	r2, [sp, #20]
   2aaec:	str	r7, [sp, #24]
   2aaf0:	mov	r0, r8
   2aaf4:	mov	r1, #1
   2aaf8:	mov	r2, ip
   2aafc:	bl	11798 <__fprintf_chk@plt>
   2ab00:	sub	sp, fp, #24
   2ab04:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ab08:	push	{r4, sl, fp, lr}
   2ab0c:	add	fp, sp, #8
   2ab10:	sub	sp, sp, #8
   2ab14:	ldr	ip, [fp, #8]
   2ab18:	mov	lr, #0
   2ab1c:	ldr	r4, [ip, lr, lsl #2]
   2ab20:	add	lr, lr, #1
   2ab24:	cmp	r4, #0
   2ab28:	bne	2ab1c <ftello64@plt+0x19294>
   2ab2c:	sub	r4, lr, #1
   2ab30:	str	ip, [sp]
   2ab34:	str	r4, [sp, #4]
   2ab38:	bl	2a7d4 <ftello64@plt+0x18f4c>
   2ab3c:	sub	sp, fp, #8
   2ab40:	pop	{r4, sl, fp, pc}
   2ab44:	push	{fp, lr}
   2ab48:	mov	fp, sp
   2ab4c:	sub	sp, sp, #48	; 0x30
   2ab50:	ldr	ip, [fp, #8]
   2ab54:	ldr	lr, [ip]
   2ab58:	cmp	lr, #0
   2ab5c:	str	lr, [sp, #8]
   2ab60:	beq	2abfc <ftello64@plt+0x19374>
   2ab64:	ldr	lr, [ip, #4]
   2ab68:	cmp	lr, #0
   2ab6c:	str	lr, [sp, #12]
   2ab70:	beq	2ac04 <ftello64@plt+0x1937c>
   2ab74:	ldr	lr, [ip, #8]
   2ab78:	cmp	lr, #0
   2ab7c:	str	lr, [sp, #16]
   2ab80:	beq	2ac0c <ftello64@plt+0x19384>
   2ab84:	ldr	lr, [ip, #12]
   2ab88:	cmp	lr, #0
   2ab8c:	str	lr, [sp, #20]
   2ab90:	beq	2ac14 <ftello64@plt+0x1938c>
   2ab94:	ldr	lr, [ip, #16]
   2ab98:	cmp	lr, #0
   2ab9c:	str	lr, [sp, #24]
   2aba0:	beq	2ac1c <ftello64@plt+0x19394>
   2aba4:	ldr	lr, [ip, #20]
   2aba8:	cmp	lr, #0
   2abac:	str	lr, [sp, #28]
   2abb0:	beq	2ac24 <ftello64@plt+0x1939c>
   2abb4:	ldr	lr, [ip, #24]
   2abb8:	cmp	lr, #0
   2abbc:	str	lr, [sp, #32]
   2abc0:	beq	2ac2c <ftello64@plt+0x193a4>
   2abc4:	ldr	lr, [ip, #28]
   2abc8:	cmp	lr, #0
   2abcc:	str	lr, [sp, #36]	; 0x24
   2abd0:	beq	2ac34 <ftello64@plt+0x193ac>
   2abd4:	ldr	lr, [ip, #32]
   2abd8:	cmp	lr, #0
   2abdc:	str	lr, [sp, #40]	; 0x28
   2abe0:	beq	2ac3c <ftello64@plt+0x193b4>
   2abe4:	ldr	lr, [ip, #36]	; 0x24
   2abe8:	mov	ip, #10
   2abec:	cmp	lr, #0
   2abf0:	str	lr, [sp, #44]	; 0x2c
   2abf4:	movweq	ip, #9
   2abf8:	b	2ac40 <ftello64@plt+0x193b8>
   2abfc:	mov	ip, #0
   2ac00:	b	2ac40 <ftello64@plt+0x193b8>
   2ac04:	mov	ip, #1
   2ac08:	b	2ac40 <ftello64@plt+0x193b8>
   2ac0c:	mov	ip, #2
   2ac10:	b	2ac40 <ftello64@plt+0x193b8>
   2ac14:	mov	ip, #3
   2ac18:	b	2ac40 <ftello64@plt+0x193b8>
   2ac1c:	mov	ip, #4
   2ac20:	b	2ac40 <ftello64@plt+0x193b8>
   2ac24:	mov	ip, #5
   2ac28:	b	2ac40 <ftello64@plt+0x193b8>
   2ac2c:	mov	ip, #6
   2ac30:	b	2ac40 <ftello64@plt+0x193b8>
   2ac34:	mov	ip, #7
   2ac38:	b	2ac40 <ftello64@plt+0x193b8>
   2ac3c:	mov	ip, #8
   2ac40:	add	lr, sp, #8
   2ac44:	str	ip, [sp, #4]
   2ac48:	str	lr, [sp]
   2ac4c:	bl	2a7d4 <ftello64@plt+0x18f4c>
   2ac50:	mov	sp, fp
   2ac54:	pop	{fp, pc}
   2ac58:	push	{fp, lr}
   2ac5c:	mov	fp, sp
   2ac60:	sub	sp, sp, #56	; 0x38
   2ac64:	add	ip, fp, #8
   2ac68:	str	ip, [sp, #12]
   2ac6c:	ldr	lr, [fp, #8]
   2ac70:	cmp	lr, #0
   2ac74:	str	lr, [sp, #16]
   2ac78:	beq	2ad14 <ftello64@plt+0x1948c>
   2ac7c:	ldr	lr, [ip, #4]
   2ac80:	cmp	lr, #0
   2ac84:	str	lr, [sp, #20]
   2ac88:	beq	2ad1c <ftello64@plt+0x19494>
   2ac8c:	ldr	lr, [ip, #8]
   2ac90:	cmp	lr, #0
   2ac94:	str	lr, [sp, #24]
   2ac98:	beq	2ad24 <ftello64@plt+0x1949c>
   2ac9c:	ldr	lr, [ip, #12]
   2aca0:	cmp	lr, #0
   2aca4:	str	lr, [sp, #28]
   2aca8:	beq	2ad2c <ftello64@plt+0x194a4>
   2acac:	ldr	lr, [ip, #16]
   2acb0:	cmp	lr, #0
   2acb4:	str	lr, [sp, #32]
   2acb8:	beq	2ad34 <ftello64@plt+0x194ac>
   2acbc:	ldr	lr, [ip, #20]
   2acc0:	cmp	lr, #0
   2acc4:	str	lr, [sp, #36]	; 0x24
   2acc8:	beq	2ad3c <ftello64@plt+0x194b4>
   2accc:	ldr	lr, [ip, #24]
   2acd0:	cmp	lr, #0
   2acd4:	str	lr, [sp, #40]	; 0x28
   2acd8:	beq	2ad44 <ftello64@plt+0x194bc>
   2acdc:	ldr	lr, [ip, #28]
   2ace0:	cmp	lr, #0
   2ace4:	str	lr, [sp, #44]	; 0x2c
   2ace8:	beq	2ad4c <ftello64@plt+0x194c4>
   2acec:	ldr	lr, [ip, #32]
   2acf0:	cmp	lr, #0
   2acf4:	str	lr, [sp, #48]	; 0x30
   2acf8:	beq	2ad54 <ftello64@plt+0x194cc>
   2acfc:	ldr	lr, [ip, #36]	; 0x24
   2ad00:	mov	ip, #10
   2ad04:	cmp	lr, #0
   2ad08:	str	lr, [sp, #52]	; 0x34
   2ad0c:	movweq	ip, #9
   2ad10:	b	2ad58 <ftello64@plt+0x194d0>
   2ad14:	mov	ip, #0
   2ad18:	b	2ad58 <ftello64@plt+0x194d0>
   2ad1c:	mov	ip, #1
   2ad20:	b	2ad58 <ftello64@plt+0x194d0>
   2ad24:	mov	ip, #2
   2ad28:	b	2ad58 <ftello64@plt+0x194d0>
   2ad2c:	mov	ip, #3
   2ad30:	b	2ad58 <ftello64@plt+0x194d0>
   2ad34:	mov	ip, #4
   2ad38:	b	2ad58 <ftello64@plt+0x194d0>
   2ad3c:	mov	ip, #5
   2ad40:	b	2ad58 <ftello64@plt+0x194d0>
   2ad44:	mov	ip, #6
   2ad48:	b	2ad58 <ftello64@plt+0x194d0>
   2ad4c:	mov	ip, #7
   2ad50:	b	2ad58 <ftello64@plt+0x194d0>
   2ad54:	mov	ip, #8
   2ad58:	add	lr, sp, #16
   2ad5c:	str	ip, [sp, #4]
   2ad60:	str	lr, [sp]
   2ad64:	bl	2a7d4 <ftello64@plt+0x18f4c>
   2ad68:	mov	sp, fp
   2ad6c:	pop	{fp, pc}
   2ad70:	push	{fp, lr}
   2ad74:	mov	fp, sp
   2ad78:	movw	r0, #4580	; 0x11e4
   2ad7c:	movt	r0, #4
   2ad80:	ldr	r1, [r0]
   2ad84:	movw	r0, #61239	; 0xef37
   2ad88:	movt	r0, #2
   2ad8c:	bl	114bc <fputs_unlocked@plt>
   2ad90:	movw	r1, #65302	; 0xff16
   2ad94:	mov	r0, #0
   2ad98:	mov	r2, #5
   2ad9c:	movt	r1, #2
   2ada0:	bl	115b8 <dcgettext@plt>
   2ada4:	movw	r2, #65322	; 0xff2a
   2ada8:	mov	r1, r0
   2adac:	mov	r0, #1
   2adb0:	movt	r2, #2
   2adb4:	bl	11780 <__printf_chk@plt>
   2adb8:	movw	r1, #65344	; 0xff40
   2adbc:	mov	r0, #0
   2adc0:	mov	r2, #5
   2adc4:	movt	r1, #2
   2adc8:	bl	115b8 <dcgettext@plt>
   2adcc:	movw	r2, #62422	; 0xf3d6
   2add0:	movw	r3, #62731	; 0xf50b
   2add4:	mov	r1, r0
   2add8:	mov	r0, #1
   2addc:	movt	r2, #2
   2ade0:	movt	r3, #2
   2ade4:	bl	11780 <__printf_chk@plt>
   2ade8:	movw	r1, #65364	; 0xff54
   2adec:	mov	r0, #0
   2adf0:	mov	r2, #5
   2adf4:	movt	r1, #2
   2adf8:	bl	115b8 <dcgettext@plt>
   2adfc:	movw	r2, #65403	; 0xff7b
   2ae00:	mov	r1, r0
   2ae04:	mov	r0, #1
   2ae08:	movt	r2, #2
   2ae0c:	pop	{fp, lr}
   2ae10:	b	11780 <__printf_chk@plt>
   2ae14:	push	{r4, r5, r6, sl, fp, lr}
   2ae18:	add	fp, sp, #16
   2ae1c:	mov	r4, r2
   2ae20:	mov	r5, r1
   2ae24:	mov	r6, r0
   2ae28:	bl	2e168 <ftello64@plt+0x1c8e0>
   2ae2c:	cmp	r0, #0
   2ae30:	popne	{r4, r5, r6, sl, fp, pc}
   2ae34:	cmp	r6, #0
   2ae38:	beq	2ae4c <ftello64@plt+0x195c4>
   2ae3c:	cmp	r5, #0
   2ae40:	cmpne	r4, #0
   2ae44:	bne	2ae4c <ftello64@plt+0x195c4>
   2ae48:	pop	{r4, r5, r6, sl, fp, pc}
   2ae4c:	bl	2b3c8 <ftello64@plt+0x19b40>
   2ae50:	push	{r4, r5, r6, sl, fp, lr}
   2ae54:	add	fp, sp, #16
   2ae58:	mov	r4, r2
   2ae5c:	mov	r5, r1
   2ae60:	mov	r6, r0
   2ae64:	bl	2e168 <ftello64@plt+0x1c8e0>
   2ae68:	cmp	r0, #0
   2ae6c:	popne	{r4, r5, r6, sl, fp, pc}
   2ae70:	cmp	r6, #0
   2ae74:	beq	2ae88 <ftello64@plt+0x19600>
   2ae78:	cmp	r5, #0
   2ae7c:	cmpne	r4, #0
   2ae80:	bne	2ae88 <ftello64@plt+0x19600>
   2ae84:	pop	{r4, r5, r6, sl, fp, pc}
   2ae88:	bl	2b3c8 <ftello64@plt+0x19b40>
   2ae8c:	push	{fp, lr}
   2ae90:	mov	fp, sp
   2ae94:	bl	2ce24 <ftello64@plt+0x1b59c>
   2ae98:	cmp	r0, #0
   2ae9c:	popne	{fp, pc}
   2aea0:	bl	2b3c8 <ftello64@plt+0x19b40>
   2aea4:	push	{fp, lr}
   2aea8:	mov	fp, sp
   2aeac:	bl	2ce24 <ftello64@plt+0x1b59c>
   2aeb0:	cmp	r0, #0
   2aeb4:	popne	{fp, pc}
   2aeb8:	bl	2b3c8 <ftello64@plt+0x19b40>
   2aebc:	push	{fp, lr}
   2aec0:	mov	fp, sp
   2aec4:	bl	2ce24 <ftello64@plt+0x1b59c>
   2aec8:	cmp	r0, #0
   2aecc:	popne	{fp, pc}
   2aed0:	bl	2b3c8 <ftello64@plt+0x19b40>
   2aed4:	push	{r4, r5, fp, lr}
   2aed8:	add	fp, sp, #8
   2aedc:	mov	r4, r1
   2aee0:	mov	r5, r0
   2aee4:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2aee8:	cmp	r0, #0
   2aeec:	popne	{r4, r5, fp, pc}
   2aef0:	cmp	r5, #0
   2aef4:	beq	2af04 <ftello64@plt+0x1967c>
   2aef8:	cmp	r4, #0
   2aefc:	bne	2af04 <ftello64@plt+0x1967c>
   2af00:	pop	{r4, r5, fp, pc}
   2af04:	bl	2b3c8 <ftello64@plt+0x19b40>
   2af08:	push	{fp, lr}
   2af0c:	mov	fp, sp
   2af10:	cmp	r1, #0
   2af14:	orreq	r1, r1, #1
   2af18:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2af1c:	cmp	r0, #0
   2af20:	popne	{fp, pc}
   2af24:	bl	2b3c8 <ftello64@plt+0x19b40>
   2af28:	push	{fp, lr}
   2af2c:	mov	fp, sp
   2af30:	clz	r3, r2
   2af34:	lsr	ip, r3, #5
   2af38:	clz	r3, r1
   2af3c:	lsr	r3, r3, #5
   2af40:	orrs	r3, r3, ip
   2af44:	movwne	r1, #1
   2af48:	movwne	r2, #1
   2af4c:	bl	2e168 <ftello64@plt+0x1c8e0>
   2af50:	cmp	r0, #0
   2af54:	popne	{fp, pc}
   2af58:	bl	2b3c8 <ftello64@plt+0x19b40>
   2af5c:	push	{fp, lr}
   2af60:	mov	fp, sp
   2af64:	mov	r2, r1
   2af68:	mov	r1, r0
   2af6c:	mov	r0, #0
   2af70:	bl	2e168 <ftello64@plt+0x1c8e0>
   2af74:	cmp	r0, #0
   2af78:	popne	{fp, pc}
   2af7c:	bl	2b3c8 <ftello64@plt+0x19b40>
   2af80:	push	{fp, lr}
   2af84:	mov	fp, sp
   2af88:	mov	r2, r1
   2af8c:	mov	r1, r0
   2af90:	clz	r0, r2
   2af94:	clz	r3, r1
   2af98:	lsr	r0, r0, #5
   2af9c:	lsr	r3, r3, #5
   2afa0:	orrs	r0, r3, r0
   2afa4:	mov	r0, #0
   2afa8:	movwne	r1, #1
   2afac:	movwne	r2, #1
   2afb0:	bl	2e168 <ftello64@plt+0x1c8e0>
   2afb4:	cmp	r0, #0
   2afb8:	popne	{fp, pc}
   2afbc:	bl	2b3c8 <ftello64@plt+0x19b40>
   2afc0:	push	{r4, r5, r6, sl, fp, lr}
   2afc4:	add	fp, sp, #16
   2afc8:	ldr	r5, [r1]
   2afcc:	mov	r4, r1
   2afd0:	mov	r6, r0
   2afd4:	cmp	r0, #0
   2afd8:	beq	2aff0 <ftello64@plt+0x19768>
   2afdc:	mov	r0, #1
   2afe0:	add	r0, r0, r5, lsr #1
   2afe4:	adds	r5, r5, r0
   2afe8:	bcc	2aff8 <ftello64@plt+0x19770>
   2afec:	b	2b034 <ftello64@plt+0x197ac>
   2aff0:	cmp	r5, #0
   2aff4:	movweq	r5, #64	; 0x40
   2aff8:	mov	r0, r6
   2affc:	mov	r1, r5
   2b000:	mov	r2, #1
   2b004:	bl	2e168 <ftello64@plt+0x1c8e0>
   2b008:	cmp	r5, #0
   2b00c:	mov	r1, r5
   2b010:	movwne	r1, #1
   2b014:	cmp	r0, #0
   2b018:	bne	2b02c <ftello64@plt+0x197a4>
   2b01c:	clz	r2, r6
   2b020:	lsr	r2, r2, #5
   2b024:	orrs	r1, r2, r1
   2b028:	bne	2b034 <ftello64@plt+0x197ac>
   2b02c:	str	r5, [r4]
   2b030:	pop	{r4, r5, r6, sl, fp, pc}
   2b034:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b038:	push	{r4, r5, r6, r7, fp, lr}
   2b03c:	add	fp, sp, #16
   2b040:	ldr	r5, [r1]
   2b044:	mov	r6, r2
   2b048:	mov	r4, r1
   2b04c:	mov	r7, r0
   2b050:	cmp	r0, #0
   2b054:	beq	2b06c <ftello64@plt+0x197e4>
   2b058:	mov	r0, #1
   2b05c:	add	r0, r0, r5, lsr #1
   2b060:	adds	r5, r5, r0
   2b064:	bcc	2b084 <ftello64@plt+0x197fc>
   2b068:	b	2b0b8 <ftello64@plt+0x19830>
   2b06c:	cmp	r5, #0
   2b070:	bne	2b084 <ftello64@plt+0x197fc>
   2b074:	mov	r0, #64	; 0x40
   2b078:	cmp	r6, #64	; 0x40
   2b07c:	udiv	r5, r0, r6
   2b080:	addhi	r5, r5, #1
   2b084:	mov	r0, r7
   2b088:	mov	r1, r5
   2b08c:	mov	r2, r6
   2b090:	bl	2e168 <ftello64@plt+0x1c8e0>
   2b094:	cmp	r0, #0
   2b098:	bne	2b0b0 <ftello64@plt+0x19828>
   2b09c:	cmp	r7, #0
   2b0a0:	beq	2b0b8 <ftello64@plt+0x19830>
   2b0a4:	cmp	r6, #0
   2b0a8:	cmpne	r5, #0
   2b0ac:	bne	2b0b8 <ftello64@plt+0x19830>
   2b0b0:	str	r5, [r4]
   2b0b4:	pop	{r4, r5, r6, r7, fp, pc}
   2b0b8:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b0bc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2b0c0:	add	fp, sp, #24
   2b0c4:	mov	r8, r1
   2b0c8:	ldr	r1, [r1]
   2b0cc:	mov	r5, r0
   2b0d0:	add	r0, r1, r1, asr #1
   2b0d4:	cmp	r0, r1
   2b0d8:	mvnvs	r0, #-2147483648	; 0x80000000
   2b0dc:	cmp	r0, r3
   2b0e0:	mov	r7, r0
   2b0e4:	movgt	r7, r3
   2b0e8:	cmn	r3, #1
   2b0ec:	movle	r7, r0
   2b0f0:	ldr	r0, [fp, #8]
   2b0f4:	cmn	r0, #1
   2b0f8:	ble	2b120 <ftello64@plt+0x19898>
   2b0fc:	cmp	r0, #0
   2b100:	beq	2b174 <ftello64@plt+0x198ec>
   2b104:	cmn	r7, #1
   2b108:	ble	2b148 <ftello64@plt+0x198c0>
   2b10c:	mvn	r4, #-2147483648	; 0x80000000
   2b110:	udiv	r6, r4, r0
   2b114:	cmp	r6, r7
   2b118:	bge	2b174 <ftello64@plt+0x198ec>
   2b11c:	b	2b184 <ftello64@plt+0x198fc>
   2b120:	cmn	r7, #1
   2b124:	ble	2b164 <ftello64@plt+0x198dc>
   2b128:	cmn	r0, #1
   2b12c:	beq	2b174 <ftello64@plt+0x198ec>
   2b130:	mov	r6, #-2147483648	; 0x80000000
   2b134:	mvn	r4, #-2147483648	; 0x80000000
   2b138:	sdiv	r6, r6, r0
   2b13c:	cmp	r6, r7
   2b140:	bge	2b174 <ftello64@plt+0x198ec>
   2b144:	b	2b184 <ftello64@plt+0x198fc>
   2b148:	beq	2b174 <ftello64@plt+0x198ec>
   2b14c:	mov	r6, #-2147483648	; 0x80000000
   2b150:	mvn	r4, #-2147483648	; 0x80000000
   2b154:	sdiv	r6, r6, r7
   2b158:	cmp	r6, r0
   2b15c:	bge	2b174 <ftello64@plt+0x198ec>
   2b160:	b	2b184 <ftello64@plt+0x198fc>
   2b164:	mvn	r4, #-2147483648	; 0x80000000
   2b168:	sdiv	r6, r4, r0
   2b16c:	cmp	r7, r6
   2b170:	blt	2b184 <ftello64@plt+0x198fc>
   2b174:	mul	r6, r7, r0
   2b178:	mov	r4, #64	; 0x40
   2b17c:	cmp	r6, #63	; 0x3f
   2b180:	bgt	2b18c <ftello64@plt+0x19904>
   2b184:	sdiv	r7, r4, r0
   2b188:	mul	r6, r7, r0
   2b18c:	cmp	r5, #0
   2b190:	moveq	r4, #0
   2b194:	streq	r4, [r8]
   2b198:	sub	r4, r7, r1
   2b19c:	cmp	r4, r2
   2b1a0:	bge	2b24c <ftello64@plt+0x199c4>
   2b1a4:	add	r7, r1, r2
   2b1a8:	mov	r6, #0
   2b1ac:	mov	r2, #0
   2b1b0:	cmp	r7, r3
   2b1b4:	movwgt	r6, #1
   2b1b8:	cmn	r3, #1
   2b1bc:	movwgt	r2, #1
   2b1c0:	cmp	r7, r1
   2b1c4:	bvs	2b280 <ftello64@plt+0x199f8>
   2b1c8:	ands	r1, r2, r6
   2b1cc:	bne	2b280 <ftello64@plt+0x199f8>
   2b1d0:	cmn	r0, #1
   2b1d4:	ble	2b1fc <ftello64@plt+0x19974>
   2b1d8:	cmp	r0, #0
   2b1dc:	beq	2b248 <ftello64@plt+0x199c0>
   2b1e0:	cmn	r7, #1
   2b1e4:	ble	2b220 <ftello64@plt+0x19998>
   2b1e8:	mvn	r1, #-2147483648	; 0x80000000
   2b1ec:	udiv	r1, r1, r0
   2b1f0:	cmp	r1, r7
   2b1f4:	bge	2b248 <ftello64@plt+0x199c0>
   2b1f8:	b	2b280 <ftello64@plt+0x199f8>
   2b1fc:	cmn	r7, #1
   2b200:	ble	2b238 <ftello64@plt+0x199b0>
   2b204:	cmn	r0, #1
   2b208:	beq	2b248 <ftello64@plt+0x199c0>
   2b20c:	mov	r1, #-2147483648	; 0x80000000
   2b210:	sdiv	r1, r1, r0
   2b214:	cmp	r1, r7
   2b218:	bge	2b248 <ftello64@plt+0x199c0>
   2b21c:	b	2b280 <ftello64@plt+0x199f8>
   2b220:	beq	2b248 <ftello64@plt+0x199c0>
   2b224:	mov	r1, #-2147483648	; 0x80000000
   2b228:	sdiv	r1, r1, r7
   2b22c:	cmp	r1, r0
   2b230:	bge	2b248 <ftello64@plt+0x199c0>
   2b234:	b	2b280 <ftello64@plt+0x199f8>
   2b238:	mvn	r1, #-2147483648	; 0x80000000
   2b23c:	sdiv	r1, r1, r0
   2b240:	cmp	r7, r1
   2b244:	blt	2b280 <ftello64@plt+0x199f8>
   2b248:	mul	r6, r7, r0
   2b24c:	mov	r0, r5
   2b250:	mov	r1, r6
   2b254:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2b258:	cmp	r6, #0
   2b25c:	movwne	r6, #1
   2b260:	cmp	r0, #0
   2b264:	bne	2b278 <ftello64@plt+0x199f0>
   2b268:	clz	r1, r5
   2b26c:	lsr	r1, r1, #5
   2b270:	orrs	r1, r1, r6
   2b274:	bne	2b280 <ftello64@plt+0x199f8>
   2b278:	str	r7, [r8]
   2b27c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2b280:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b284:	push	{fp, lr}
   2b288:	mov	fp, sp
   2b28c:	mov	r1, #1
   2b290:	bl	2cdd0 <ftello64@plt+0x1b548>
   2b294:	cmp	r0, #0
   2b298:	popne	{fp, pc}
   2b29c:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b2a0:	push	{fp, lr}
   2b2a4:	mov	fp, sp
   2b2a8:	bl	2cdd0 <ftello64@plt+0x1b548>
   2b2ac:	cmp	r0, #0
   2b2b0:	popne	{fp, pc}
   2b2b4:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b2b8:	push	{fp, lr}
   2b2bc:	mov	fp, sp
   2b2c0:	mov	r1, #1
   2b2c4:	bl	2cdd0 <ftello64@plt+0x1b548>
   2b2c8:	cmp	r0, #0
   2b2cc:	popne	{fp, pc}
   2b2d0:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b2d4:	push	{fp, lr}
   2b2d8:	mov	fp, sp
   2b2dc:	bl	2cdd0 <ftello64@plt+0x1b548>
   2b2e0:	cmp	r0, #0
   2b2e4:	popne	{fp, pc}
   2b2e8:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b2ec:	push	{r4, r5, fp, lr}
   2b2f0:	add	fp, sp, #8
   2b2f4:	mov	r5, r0
   2b2f8:	mov	r0, r1
   2b2fc:	mov	r4, r1
   2b300:	bl	2ce24 <ftello64@plt+0x1b59c>
   2b304:	cmp	r0, #0
   2b308:	beq	2b31c <ftello64@plt+0x19a94>
   2b30c:	mov	r1, r5
   2b310:	mov	r2, r4
   2b314:	pop	{r4, r5, fp, lr}
   2b318:	b	1157c <memcpy@plt>
   2b31c:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b320:	push	{r4, r5, fp, lr}
   2b324:	add	fp, sp, #8
   2b328:	mov	r5, r0
   2b32c:	mov	r0, r1
   2b330:	mov	r4, r1
   2b334:	bl	2ce24 <ftello64@plt+0x1b59c>
   2b338:	cmp	r0, #0
   2b33c:	beq	2b350 <ftello64@plt+0x19ac8>
   2b340:	mov	r1, r5
   2b344:	mov	r2, r4
   2b348:	pop	{r4, r5, fp, lr}
   2b34c:	b	1157c <memcpy@plt>
   2b350:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b354:	push	{r4, r5, fp, lr}
   2b358:	add	fp, sp, #8
   2b35c:	mov	r5, r0
   2b360:	add	r0, r1, #1
   2b364:	mov	r4, r1
   2b368:	bl	2ce24 <ftello64@plt+0x1b59c>
   2b36c:	cmp	r0, #0
   2b370:	beq	2b38c <ftello64@plt+0x19b04>
   2b374:	mov	r1, #0
   2b378:	mov	r2, r4
   2b37c:	strb	r1, [r0, r4]
   2b380:	mov	r1, r5
   2b384:	pop	{r4, r5, fp, lr}
   2b388:	b	1157c <memcpy@plt>
   2b38c:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b390:	push	{r4, r5, fp, lr}
   2b394:	add	fp, sp, #8
   2b398:	mov	r4, r0
   2b39c:	bl	11714 <strlen@plt>
   2b3a0:	add	r5, r0, #1
   2b3a4:	mov	r0, r5
   2b3a8:	bl	2ce24 <ftello64@plt+0x1b59c>
   2b3ac:	cmp	r0, #0
   2b3b0:	beq	2b3c4 <ftello64@plt+0x19b3c>
   2b3b4:	mov	r1, r4
   2b3b8:	mov	r2, r5
   2b3bc:	pop	{r4, r5, fp, lr}
   2b3c0:	b	1157c <memcpy@plt>
   2b3c4:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b3c8:	push	{fp, lr}
   2b3cc:	mov	fp, sp
   2b3d0:	movw	r0, #4480	; 0x1180
   2b3d4:	movw	r1, #65479	; 0xffc7
   2b3d8:	mov	r2, #5
   2b3dc:	movt	r0, #4
   2b3e0:	movt	r1, #2
   2b3e4:	ldr	r4, [r0]
   2b3e8:	mov	r0, #0
   2b3ec:	bl	115b8 <dcgettext@plt>
   2b3f0:	movw	r2, #63806	; 0xf93e
   2b3f4:	mov	r3, r0
   2b3f8:	mov	r0, r4
   2b3fc:	mov	r1, #0
   2b400:	movt	r2, #2
   2b404:	bl	11660 <error@plt>
   2b408:	bl	11864 <abort@plt>
   2b40c:	push	{r4, sl, fp, lr}
   2b410:	add	fp, sp, #8
   2b414:	sub	sp, sp, #8
   2b418:	ldr	r4, [fp, #8]
   2b41c:	str	r4, [sp]
   2b420:	bl	2e1a4 <ftello64@plt+0x1c91c>
   2b424:	mov	r4, r0
   2b428:	cmn	r0, #1
   2b42c:	bgt	2b440 <ftello64@plt+0x19bb8>
   2b430:	bl	1172c <__errno_location@plt>
   2b434:	ldr	r0, [r0]
   2b438:	cmp	r0, #12
   2b43c:	beq	2b44c <ftello64@plt+0x19bc4>
   2b440:	mov	r0, r4
   2b444:	sub	sp, fp, #8
   2b448:	pop	{r4, sl, fp, pc}
   2b44c:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b450:	push	{r4, sl, fp, lr}
   2b454:	add	fp, sp, #8
   2b458:	bl	2e42c <ftello64@plt+0x1cba4>
   2b45c:	mov	r4, r0
   2b460:	cmp	r0, #0
   2b464:	bne	2b478 <ftello64@plt+0x19bf0>
   2b468:	bl	1172c <__errno_location@plt>
   2b46c:	ldr	r0, [r0]
   2b470:	cmp	r0, #12
   2b474:	beq	2b480 <ftello64@plt+0x19bf8>
   2b478:	mov	r0, r4
   2b47c:	pop	{r4, sl, fp, pc}
   2b480:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b484:	push	{r4, sl, fp, lr}
   2b488:	add	fp, sp, #8
   2b48c:	bl	2e66c <ftello64@plt+0x1cde4>
   2b490:	mov	r4, r0
   2b494:	cmp	r0, #0
   2b498:	bne	2b4ac <ftello64@plt+0x19c24>
   2b49c:	bl	1172c <__errno_location@plt>
   2b4a0:	ldr	r0, [r0]
   2b4a4:	cmp	r0, #12
   2b4a8:	beq	2b4b4 <ftello64@plt+0x19c2c>
   2b4ac:	mov	r0, r4
   2b4b0:	pop	{r4, sl, fp, pc}
   2b4b4:	bl	2b3c8 <ftello64@plt+0x19b40>
   2b4b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b4bc:	add	fp, sp, #28
   2b4c0:	sub	sp, sp, #36	; 0x24
   2b4c4:	cmp	r2, #37	; 0x25
   2b4c8:	bcs	2cdb0 <ftello64@plt+0x1b528>
   2b4cc:	ldr	r8, [fp, #8]
   2b4d0:	mov	r9, r3
   2b4d4:	mov	r6, r2
   2b4d8:	mov	r7, r1
   2b4dc:	mov	r4, r0
   2b4e0:	bl	1172c <__errno_location@plt>
   2b4e4:	cmp	r7, #0
   2b4e8:	add	sl, sp, #32
   2b4ec:	mov	r5, r0
   2b4f0:	mov	r0, #0
   2b4f4:	mov	r2, r6
   2b4f8:	mov	r3, #0
   2b4fc:	movne	sl, r7
   2b500:	str	r0, [r5]
   2b504:	mov	r0, r4
   2b508:	mov	r1, sl
   2b50c:	bl	1181c <__strtoll_internal@plt>
   2b510:	mov	r7, r1
   2b514:	ldr	r1, [sl]
   2b518:	cmp	r1, r4
   2b51c:	beq	2b54c <ftello64@plt+0x19cc4>
   2b520:	mov	r6, r0
   2b524:	ldr	r0, [r5]
   2b528:	cmp	r0, #0
   2b52c:	beq	2b58c <ftello64@plt+0x19d04>
   2b530:	mov	r5, #4
   2b534:	cmp	r0, #34	; 0x22
   2b538:	bne	2c9c0 <ftello64@plt+0x1b138>
   2b53c:	mov	r5, #1
   2b540:	cmp	r8, #0
   2b544:	bne	2b598 <ftello64@plt+0x19d10>
   2b548:	b	2c9bc <ftello64@plt+0x1b134>
   2b54c:	mov	r5, #4
   2b550:	cmp	r8, #0
   2b554:	beq	2c9c0 <ftello64@plt+0x1b138>
   2b558:	mov	r6, r1
   2b55c:	ldrb	r1, [r4]
   2b560:	cmp	r1, #0
   2b564:	beq	2c9c0 <ftello64@plt+0x1b138>
   2b568:	mov	r0, r8
   2b56c:	bl	11720 <strchr@plt>
   2b570:	cmp	r0, #0
   2b574:	beq	2c9c0 <ftello64@plt+0x1b138>
   2b578:	mov	r1, r6
   2b57c:	mov	r5, #0
   2b580:	mov	r6, #1
   2b584:	mov	r7, #0
   2b588:	b	2b598 <ftello64@plt+0x19d10>
   2b58c:	mov	r5, r0
   2b590:	cmp	r8, #0
   2b594:	beq	2c9bc <ftello64@plt+0x1b134>
   2b598:	ldrb	r4, [r1]
   2b59c:	cmp	r4, #0
   2b5a0:	beq	2c9bc <ftello64@plt+0x1b134>
   2b5a4:	str	r1, [sp, #20]
   2b5a8:	mov	r0, r8
   2b5ac:	mov	r1, r4
   2b5b0:	bl	11720 <strchr@plt>
   2b5b4:	cmp	r0, #0
   2b5b8:	beq	2b844 <ftello64@plt+0x19fbc>
   2b5bc:	sub	r0, r4, #69	; 0x45
   2b5c0:	mov	r1, #1
   2b5c4:	mov	r3, #0
   2b5c8:	mov	r2, #1024	; 0x400
   2b5cc:	cmp	r0, #47	; 0x2f
   2b5d0:	str	r1, [sp, #16]
   2b5d4:	bhi	2b710 <ftello64@plt+0x19e88>
   2b5d8:	add	r1, pc, #0
   2b5dc:	ldr	pc, [r1, r0, lsl #2]
   2b5e0:	andeq	fp, r2, r0, lsr #13
   2b5e4:	andeq	fp, r2, r0, lsl r7
   2b5e8:	andeq	fp, r2, r0, lsr #13
   2b5ec:	andeq	fp, r2, r0, lsl r7
   2b5f0:	andeq	fp, r2, r0, lsl r7
   2b5f4:	andeq	fp, r2, r0, lsl r7
   2b5f8:	andeq	fp, r2, r0, lsr #13
   2b5fc:	andeq	fp, r2, r0, lsl r7
   2b600:	andeq	fp, r2, r0, lsr #13
   2b604:	andeq	fp, r2, r0, lsl r7
   2b608:	andeq	fp, r2, r0, lsl r7
   2b60c:	andeq	fp, r2, r0, lsr #13
   2b610:	andeq	fp, r2, r0, lsl r7
   2b614:	andeq	fp, r2, r0, lsl r7
   2b618:	andeq	fp, r2, r0, lsl r7
   2b61c:	andeq	fp, r2, r0, lsr #13
   2b620:	andeq	fp, r2, r0, lsl r7
   2b624:	andeq	fp, r2, r0, lsl r7
   2b628:	andeq	fp, r2, r0, lsl r7
   2b62c:	andeq	fp, r2, r0, lsl r7
   2b630:	andeq	fp, r2, r0, lsr #13
   2b634:	andeq	fp, r2, r0, lsr #13
   2b638:	andeq	fp, r2, r0, lsl r7
   2b63c:	andeq	fp, r2, r0, lsl r7
   2b640:	andeq	fp, r2, r0, lsl r7
   2b644:	andeq	fp, r2, r0, lsl r7
   2b648:	andeq	fp, r2, r0, lsl r7
   2b64c:	andeq	fp, r2, r0, lsl r7
   2b650:	andeq	fp, r2, r0, lsl r7
   2b654:	andeq	fp, r2, r0, lsl r7
   2b658:	andeq	fp, r2, r0, lsl r7
   2b65c:	andeq	fp, r2, r0, lsl r7
   2b660:	andeq	fp, r2, r0, lsl r7
   2b664:	andeq	fp, r2, r0, lsl r7
   2b668:	andeq	fp, r2, r0, lsr #13
   2b66c:	andeq	fp, r2, r0, lsl r7
   2b670:	andeq	fp, r2, r0, lsl r7
   2b674:	andeq	fp, r2, r0, lsl r7
   2b678:	andeq	fp, r2, r0, lsr #13
   2b67c:	andeq	fp, r2, r0, lsl r7
   2b680:	andeq	fp, r2, r0, lsr #13
   2b684:	andeq	fp, r2, r0, lsl r7
   2b688:	andeq	fp, r2, r0, lsl r7
   2b68c:	andeq	fp, r2, r0, lsl r7
   2b690:	andeq	fp, r2, r0, lsl r7
   2b694:	andeq	fp, r2, r0, lsl r7
   2b698:	andeq	fp, r2, r0, lsl r7
   2b69c:	andeq	fp, r2, r0, lsr #13
   2b6a0:	mov	r0, r8
   2b6a4:	mov	r1, #48	; 0x30
   2b6a8:	bl	11720 <strchr@plt>
   2b6ac:	cmp	r0, #0
   2b6b0:	beq	2b6dc <ftello64@plt+0x19e54>
   2b6b4:	ldr	r1, [sp, #20]
   2b6b8:	ldrb	r0, [r1, #1]
   2b6bc:	cmp	r0, #66	; 0x42
   2b6c0:	cmpne	r0, #68	; 0x44
   2b6c4:	bne	2b6e4 <ftello64@plt+0x19e5c>
   2b6c8:	mov	r0, #2
   2b6cc:	mov	r2, #1000	; 0x3e8
   2b6d0:	mov	r3, #0
   2b6d4:	str	r0, [sp, #16]
   2b6d8:	b	2b710 <ftello64@plt+0x19e88>
   2b6dc:	mov	r3, #0
   2b6e0:	b	2b70c <ftello64@plt+0x19e84>
   2b6e4:	cmp	r0, #105	; 0x69
   2b6e8:	mov	r3, #0
   2b6ec:	bne	2b70c <ftello64@plt+0x19e84>
   2b6f0:	ldrb	r0, [r1, #2]
   2b6f4:	mov	r1, #1
   2b6f8:	mov	r2, #1024	; 0x400
   2b6fc:	cmp	r0, #66	; 0x42
   2b700:	movweq	r1, #3
   2b704:	str	r1, [sp, #16]
   2b708:	b	2b710 <ftello64@plt+0x19e88>
   2b70c:	mov	r2, #1024	; 0x400
   2b710:	sub	r0, r4, #66	; 0x42
   2b714:	cmp	r0, #53	; 0x35
   2b718:	bhi	2b844 <ftello64@plt+0x19fbc>
   2b71c:	add	r1, pc, #8
   2b720:	str	r3, [sp, #28]
   2b724:	str	r2, [sp, #24]
   2b728:	ldr	pc, [r1, r0, lsl #2]
   2b72c:	andeq	fp, r2, r4, asr #18
   2b730:	andeq	fp, r2, r4, asr #16
   2b734:	andeq	fp, r2, r4, asr #16
   2b738:	andeq	fp, r2, r8, asr r9
   2b73c:	andeq	fp, r2, r4, asr #16
   2b740:	andeq	fp, r2, r4, lsl #16
   2b744:	andeq	fp, r2, r4, asr #16
   2b748:	andeq	fp, r2, r4, asr #16
   2b74c:	andeq	fp, r2, r4, asr #16
   2b750:	andeq	fp, r2, ip, asr #16
   2b754:	andeq	fp, r2, r4, asr #16
   2b758:	andeq	fp, r2, ip, ror r8
   2b75c:	andeq	fp, r2, r4, asr #16
   2b760:	andeq	fp, r2, r4, asr #16
   2b764:	muleq	r2, ip, r9
   2b768:	andeq	fp, r2, r4, asr #16
   2b76c:	andeq	fp, r2, r4, asr #16
   2b770:	andeq	fp, r2, r4, asr #16
   2b774:			; <UNDEFINED> instruction: 0x0002b8bc
   2b778:	andeq	fp, r2, r4, asr #16
   2b77c:	andeq	fp, r2, r4, asr #16
   2b780:	andeq	fp, r2, r4, asr #16
   2b784:	andeq	fp, r2, r4, asr #16
   2b788:	andeq	fp, r2, r0, ror #19
   2b78c:	andeq	fp, r2, r0, lsl #18
   2b790:	andeq	fp, r2, r4, asr #16
   2b794:	andeq	fp, r2, r4, asr #16
   2b798:	andeq	fp, r2, r4, asr #16
   2b79c:	andeq	fp, r2, r4, asr #16
   2b7a0:	andeq	fp, r2, r4, asr #16
   2b7a4:	andeq	fp, r2, r4, asr #16
   2b7a8:	andeq	fp, r2, r4, asr #16
   2b7ac:	andeq	fp, r2, r4, lsr #20
   2b7b0:	muleq	r2, ip, r9
   2b7b4:	andeq	fp, r2, r4, asr #16
   2b7b8:	andeq	fp, r2, r4, asr #16
   2b7bc:	andeq	fp, r2, r4, asr #16
   2b7c0:	andeq	fp, r2, r4, lsl #16
   2b7c4:	andeq	fp, r2, r4, asr #16
   2b7c8:	andeq	fp, r2, r4, asr #16
   2b7cc:	andeq	fp, r2, r4, asr #16
   2b7d0:	andeq	fp, r2, ip, asr #16
   2b7d4:	andeq	fp, r2, r4, asr #16
   2b7d8:	andeq	fp, r2, ip, ror r8
   2b7dc:	andeq	fp, r2, r4, asr #16
   2b7e0:	andeq	fp, r2, r4, asr #16
   2b7e4:	andeq	fp, r2, r4, asr #16
   2b7e8:	andeq	fp, r2, r4, asr #16
   2b7ec:	andeq	fp, r2, r4, asr #16
   2b7f0:	andeq	fp, r2, r4, asr #16
   2b7f4:			; <UNDEFINED> instruction: 0x0002b8bc
   2b7f8:	andeq	fp, r2, r4, asr #16
   2b7fc:	andeq	fp, r2, r4, asr #16
   2b800:	andeq	fp, r2, r8, lsr sl
   2b804:	cmn	r7, #1
   2b808:	str	r9, [sp, #12]
   2b80c:	ble	2ba4c <ftello64@plt+0x1a1c4>
   2b810:	ldr	r3, [sp, #28]
   2b814:	mvn	r0, #0
   2b818:	mvn	r1, #-2147483648	; 0x80000000
   2b81c:	mvn	r8, #0
   2b820:	mvn	r9, #-2147483648	; 0x80000000
   2b824:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2b828:	ldr	r2, [sp, #24]
   2b82c:	ldr	r3, [sp, #28]
   2b830:	subs	r0, r0, r6
   2b834:	mov	r4, #1
   2b838:	sbcs	r0, r1, r7
   2b83c:	bge	2ba8c <ftello64@plt+0x1a204>
   2b840:	b	2baa4 <ftello64@plt+0x1a21c>
   2b844:	orr	r5, r5, #2
   2b848:	b	2c9bc <ftello64@plt+0x1b134>
   2b84c:	cmn	r7, #1
   2b850:	ble	2bae0 <ftello64@plt+0x1a258>
   2b854:	ldr	r3, [sp, #28]
   2b858:	mvn	r0, #0
   2b85c:	mvn	r1, #-2147483648	; 0x80000000
   2b860:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2b864:	ldr	r2, [sp, #24]
   2b868:	ldr	r3, [sp, #28]
   2b86c:	subs	r0, r0, r6
   2b870:	sbcs	r0, r1, r7
   2b874:	bge	2bb14 <ftello64@plt+0x1a28c>
   2b878:	b	2c224 <ftello64@plt+0x1a99c>
   2b87c:	cmn	r7, #1
   2b880:	str	r9, [sp, #12]
   2b884:	ble	2bb28 <ftello64@plt+0x1a2a0>
   2b888:	ldr	r3, [sp, #28]
   2b88c:	mvn	r0, #0
   2b890:	mvn	r1, #-2147483648	; 0x80000000
   2b894:	mvn	r8, #0
   2b898:	mvn	r9, #-2147483648	; 0x80000000
   2b89c:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2b8a0:	ldr	r2, [sp, #24]
   2b8a4:	ldr	r3, [sp, #28]
   2b8a8:	subs	r0, r0, r6
   2b8ac:	mov	r4, #1
   2b8b0:	sbcs	r0, r1, r7
   2b8b4:	bge	2bb68 <ftello64@plt+0x1a2e0>
   2b8b8:	b	2bb80 <ftello64@plt+0x1a2f8>
   2b8bc:	cmn	r7, #1
   2b8c0:	str	r9, [sp, #12]
   2b8c4:	ble	2bbb8 <ftello64@plt+0x1a330>
   2b8c8:	ldr	r3, [sp, #28]
   2b8cc:	mvn	r0, #0
   2b8d0:	mvn	r1, #-2147483648	; 0x80000000
   2b8d4:	mvn	r9, #-2147483648	; 0x80000000
   2b8d8:	str	r0, [sp, #8]
   2b8dc:	mvn	r0, #0
   2b8e0:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2b8e4:	ldr	r2, [sp, #24]
   2b8e8:	ldr	r3, [sp, #28]
   2b8ec:	subs	r0, r0, r6
   2b8f0:	mov	r4, #1
   2b8f4:	sbcs	r0, r1, r7
   2b8f8:	bge	2bbfc <ftello64@plt+0x1a374>
   2b8fc:	b	2bc18 <ftello64@plt+0x1a390>
   2b900:	cmp	r7, #0
   2b904:	str	r9, [sp, #12]
   2b908:	bmi	2bf00 <ftello64@plt+0x1a678>
   2b90c:	ldr	r3, [sp, #28]
   2b910:	mvn	r0, #0
   2b914:	mvn	r1, #-2147483648	; 0x80000000
   2b918:	mvn	r9, #-2147483648	; 0x80000000
   2b91c:	str	r0, [sp, #8]
   2b920:	mvn	r0, #0
   2b924:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2b928:	ldr	r2, [sp, #24]
   2b92c:	ldr	r3, [sp, #28]
   2b930:	subs	r0, r0, r6
   2b934:	mov	r4, #1
   2b938:	sbcs	r0, r1, r7
   2b93c:	bge	2bf44 <ftello64@plt+0x1a6bc>
   2b940:	b	2bf60 <ftello64@plt+0x1a6d8>
   2b944:	cmn	r7, #1
   2b948:	ble	2bf9c <ftello64@plt+0x1a714>
   2b94c:	cmp	r7, #2097152	; 0x200000
   2b950:	blt	2bfcc <ftello64@plt+0x1a744>
   2b954:	b	2c224 <ftello64@plt+0x1a99c>
   2b958:	cmp	r7, #0
   2b95c:	str	r9, [sp, #12]
   2b960:	bmi	2bfdc <ftello64@plt+0x1a754>
   2b964:	ldr	r3, [sp, #28]
   2b968:	mvn	r0, #0
   2b96c:	mvn	r1, #-2147483648	; 0x80000000
   2b970:	mvn	r9, #-2147483648	; 0x80000000
   2b974:	str	r0, [sp, #8]
   2b978:	mvn	r0, #0
   2b97c:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2b980:	ldr	r2, [sp, #24]
   2b984:	ldr	r3, [sp, #28]
   2b988:	subs	r0, r0, r6
   2b98c:	mov	r4, #1
   2b990:	sbcs	r0, r1, r7
   2b994:	bge	2c020 <ftello64@plt+0x1a798>
   2b998:	b	2c03c <ftello64@plt+0x1a7b4>
   2b99c:	cmp	r7, #0
   2b9a0:	str	r9, [sp, #12]
   2b9a4:	bmi	2c078 <ftello64@plt+0x1a7f0>
   2b9a8:	ldr	r3, [sp, #28]
   2b9ac:	mvn	r0, #0
   2b9b0:	mvn	r1, #-2147483648	; 0x80000000
   2b9b4:	mvn	r8, #-2147483648	; 0x80000000
   2b9b8:	str	r0, [sp, #8]
   2b9bc:	mvn	r0, #0
   2b9c0:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2b9c4:	ldr	r2, [sp, #24]
   2b9c8:	ldr	r3, [sp, #28]
   2b9cc:	subs	r0, r0, r6
   2b9d0:	mov	r4, #1
   2b9d4:	sbcs	r0, r1, r7
   2b9d8:	bge	2c0bc <ftello64@plt+0x1a834>
   2b9dc:	b	2c0d8 <ftello64@plt+0x1a850>
   2b9e0:	cmp	r7, #0
   2b9e4:	str	r9, [sp, #12]
   2b9e8:	bmi	2c114 <ftello64@plt+0x1a88c>
   2b9ec:	ldr	r3, [sp, #28]
   2b9f0:	mvn	r0, #0
   2b9f4:	mvn	r1, #-2147483648	; 0x80000000
   2b9f8:	mvn	r9, #-2147483648	; 0x80000000
   2b9fc:	str	r0, [sp, #8]
   2ba00:	mvn	r0, #0
   2ba04:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2ba08:	ldr	r2, [sp, #24]
   2ba0c:	ldr	r3, [sp, #28]
   2ba10:	subs	r0, r0, r6
   2ba14:	mov	r4, #1
   2ba18:	sbcs	r0, r1, r7
   2ba1c:	bge	2c158 <ftello64@plt+0x1a8d0>
   2ba20:	b	2c174 <ftello64@plt+0x1a8ec>
   2ba24:	cmn	r7, #1
   2ba28:	ble	2c1b4 <ftello64@plt+0x1a92c>
   2ba2c:	cmp	r7, #4194304	; 0x400000
   2ba30:	blt	2c1e4 <ftello64@plt+0x1a95c>
   2ba34:	b	2c224 <ftello64@plt+0x1a99c>
   2ba38:	cmn	r7, #1
   2ba3c:	ble	2c1f4 <ftello64@plt+0x1a96c>
   2ba40:	cmp	r7, #1073741824	; 0x40000000
   2ba44:	bge	2c224 <ftello64@plt+0x1a99c>
   2ba48:	b	2c244 <ftello64@plt+0x1a9bc>
   2ba4c:	and	r0, r6, r7
   2ba50:	cmn	r0, #1
   2ba54:	beq	2ba8c <ftello64@plt+0x1a204>
   2ba58:	mov	r0, #0
   2ba5c:	mov	r1, #-2147483648	; 0x80000000
   2ba60:	mov	r2, r6
   2ba64:	mov	r3, r7
   2ba68:	mov	r8, #0
   2ba6c:	mov	r9, #-2147483648	; 0x80000000
   2ba70:	bl	2ea8c <ftello64@plt+0x1d204>
   2ba74:	ldr	r2, [sp, #24]
   2ba78:	ldr	r3, [sp, #28]
   2ba7c:	mov	r4, #1
   2ba80:	subs	r0, r0, r2
   2ba84:	sbcs	r0, r1, r3
   2ba88:	blt	2bc54 <ftello64@plt+0x1a3cc>
   2ba8c:	umull	r8, r0, r6, r2
   2ba90:	mov	r4, #0
   2ba94:	mla	r0, r6, r3, r0
   2ba98:	mla	r9, r7, r2, r0
   2ba9c:	cmp	r9, #0
   2baa0:	bmi	2bc54 <ftello64@plt+0x1a3cc>
   2baa4:	ldr	r3, [sp, #28]
   2baa8:	mvn	r0, #-2147483648	; 0x80000000
   2baac:	mvn	r1, #-2147483648	; 0x80000000
   2bab0:	mov	r6, r4
   2bab4:	mvn	r4, #0
   2bab8:	str	r0, [sp, #8]
   2babc:	mvn	r0, #0
   2bac0:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2bac4:	ldr	r2, [sp, #24]
   2bac8:	ldr	r3, [sp, #28]
   2bacc:	subs	r0, r0, r8
   2bad0:	mov	r7, #1
   2bad4:	sbcs	r0, r1, r9
   2bad8:	bge	2bc90 <ftello64@plt+0x1a408>
   2badc:	b	2bcac <ftello64@plt+0x1a424>
   2bae0:	and	r0, r6, r7
   2bae4:	cmn	r0, #1
   2bae8:	beq	2bb14 <ftello64@plt+0x1a28c>
   2baec:	mov	r0, #0
   2baf0:	mov	r1, #-2147483648	; 0x80000000
   2baf4:	mov	r2, r6
   2baf8:	mov	r3, r7
   2bafc:	bl	2ea8c <ftello64@plt+0x1d204>
   2bb00:	ldr	r2, [sp, #24]
   2bb04:	ldr	r3, [sp, #28]
   2bb08:	subs	r0, r0, r2
   2bb0c:	sbcs	r0, r1, r3
   2bb10:	blt	2c224 <ftello64@plt+0x1a99c>
   2bb14:	umull	r0, r1, r6, r2
   2bb18:	mla	r1, r6, r3, r1
   2bb1c:	mla	r7, r7, r2, r1
   2bb20:	mov	r6, r0
   2bb24:	b	2c99c <ftello64@plt+0x1b114>
   2bb28:	and	r0, r6, r7
   2bb2c:	cmn	r0, #1
   2bb30:	beq	2bb68 <ftello64@plt+0x1a2e0>
   2bb34:	mov	r0, #0
   2bb38:	mov	r1, #-2147483648	; 0x80000000
   2bb3c:	mov	r2, r6
   2bb40:	mov	r3, r7
   2bb44:	mov	r8, #0
   2bb48:	mov	r9, #-2147483648	; 0x80000000
   2bb4c:	bl	2ea8c <ftello64@plt+0x1d204>
   2bb50:	ldr	r2, [sp, #24]
   2bb54:	ldr	r3, [sp, #28]
   2bb58:	mov	r4, #1
   2bb5c:	subs	r0, r0, r2
   2bb60:	sbcs	r0, r1, r3
   2bb64:	blt	2bd40 <ftello64@plt+0x1a4b8>
   2bb68:	umull	r8, r0, r6, r2
   2bb6c:	mov	r4, #0
   2bb70:	mla	r0, r6, r3, r0
   2bb74:	mla	r9, r7, r2, r0
   2bb78:	cmp	r9, #0
   2bb7c:	bmi	2bd40 <ftello64@plt+0x1a4b8>
   2bb80:	ldr	r3, [sp, #28]
   2bb84:	mvn	r0, #0
   2bb88:	mvn	r1, #-2147483648	; 0x80000000
   2bb8c:	str	r4, [sp, #8]
   2bb90:	mvn	r6, #0
   2bb94:	mvn	r7, #-2147483648	; 0x80000000
   2bb98:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2bb9c:	ldr	r4, [sp, #24]
   2bba0:	ldr	r3, [sp, #28]
   2bba4:	subs	r0, r0, r8
   2bba8:	mov	r2, #1
   2bbac:	sbcs	r0, r1, r9
   2bbb0:	bge	2bd78 <ftello64@plt+0x1a4f0>
   2bbb4:	b	2beb0 <ftello64@plt+0x1a628>
   2bbb8:	and	r0, r6, r7
   2bbbc:	cmn	r0, #1
   2bbc0:	beq	2bbfc <ftello64@plt+0x1a374>
   2bbc4:	mov	r0, #0
   2bbc8:	mov	r1, #-2147483648	; 0x80000000
   2bbcc:	mov	r2, r6
   2bbd0:	mov	r3, r7
   2bbd4:	bl	2ea8c <ftello64@plt+0x1d204>
   2bbd8:	ldr	r2, [sp, #24]
   2bbdc:	ldr	r3, [sp, #28]
   2bbe0:	mov	r4, #1
   2bbe4:	mov	r9, #-2147483648	; 0x80000000
   2bbe8:	subs	r0, r0, r2
   2bbec:	sbcs	r0, r1, r3
   2bbf0:	mov	r0, #0
   2bbf4:	str	r0, [sp, #8]
   2bbf8:	blt	2bd8c <ftello64@plt+0x1a504>
   2bbfc:	umull	r1, r0, r6, r2
   2bc00:	mov	r4, #0
   2bc04:	mla	r0, r6, r3, r0
   2bc08:	mla	r9, r7, r2, r0
   2bc0c:	str	r1, [sp, #8]
   2bc10:	cmp	r9, #0
   2bc14:	bmi	2bd8c <ftello64@plt+0x1a504>
   2bc18:	ldr	r3, [sp, #28]
   2bc1c:	mvn	r0, #0
   2bc20:	mvn	r1, #-2147483648	; 0x80000000
   2bc24:	str	r4, [sp, #4]
   2bc28:	mvn	r6, #0
   2bc2c:	mvn	r8, #-2147483648	; 0x80000000
   2bc30:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2bc34:	ldr	r4, [sp, #8]
   2bc38:	ldr	r2, [sp, #24]
   2bc3c:	ldr	r3, [sp, #28]
   2bc40:	mov	r7, #1
   2bc44:	subs	r0, r0, r4
   2bc48:	sbcs	r0, r1, r9
   2bc4c:	bge	2bdc8 <ftello64@plt+0x1a540>
   2bc50:	b	2bde0 <ftello64@plt+0x1a558>
   2bc54:	mov	r0, #-2147483648	; 0x80000000
   2bc58:	mov	r1, #-2147483648	; 0x80000000
   2bc5c:	mov	r2, r8
   2bc60:	mov	r3, r9
   2bc64:	mov	r6, r4
   2bc68:	mov	r4, #0
   2bc6c:	str	r0, [sp, #8]
   2bc70:	mov	r0, #0
   2bc74:	bl	2ea8c <ftello64@plt+0x1d204>
   2bc78:	ldr	r2, [sp, #24]
   2bc7c:	ldr	r3, [sp, #28]
   2bc80:	mov	r7, #1
   2bc84:	subs	r0, r0, r2
   2bc88:	sbcs	r0, r1, r3
   2bc8c:	blt	2bd00 <ftello64@plt+0x1a478>
   2bc90:	umull	r4, r0, r8, r2
   2bc94:	mov	r7, r6
   2bc98:	mla	r0, r8, r3, r0
   2bc9c:	mla	r0, r9, r2, r0
   2bca0:	cmp	r0, #0
   2bca4:	str	r0, [sp, #8]
   2bca8:	bmi	2bd00 <ftello64@plt+0x1a478>
   2bcac:	ldr	r3, [sp, #28]
   2bcb0:	mvn	r0, #0
   2bcb4:	mvn	r1, #-2147483648	; 0x80000000
   2bcb8:	mov	r9, r7
   2bcbc:	mvn	r6, #0
   2bcc0:	mvn	r7, #-2147483648	; 0x80000000
   2bcc4:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2bcc8:	ldr	r8, [sp, #8]
   2bccc:	ldr	r3, [sp, #24]
   2bcd0:	ldr	ip, [sp, #28]
   2bcd4:	subs	r0, r0, r4
   2bcd8:	mov	r2, #1
   2bcdc:	sbcs	r0, r1, r8
   2bce0:	blt	2bcf4 <ftello64@plt+0x1a46c>
   2bce4:	umull	r6, r0, r4, r3
   2bce8:	mov	r2, #0
   2bcec:	mla	r0, r4, ip, r0
   2bcf0:	mla	r7, r8, r3, r0
   2bcf4:	orr	r3, r2, r9
   2bcf8:	ldr	r9, [sp, #12]
   2bcfc:	b	2c99c <ftello64@plt+0x1b114>
   2bd00:	ldr	r8, [sp, #8]
   2bd04:	mov	r0, #0
   2bd08:	mov	r1, #-2147483648	; 0x80000000
   2bd0c:	mov	r2, r4
   2bd10:	mov	r9, r7
   2bd14:	mov	r6, #0
   2bd18:	mov	r7, #-2147483648	; 0x80000000
   2bd1c:	mov	r3, r8
   2bd20:	bl	2ea8c <ftello64@plt+0x1d204>
   2bd24:	ldr	r3, [sp, #24]
   2bd28:	ldr	ip, [sp, #28]
   2bd2c:	mov	r2, #1
   2bd30:	subs	r0, r0, r3
   2bd34:	sbcs	r0, r1, ip
   2bd38:	bge	2bce4 <ftello64@plt+0x1a45c>
   2bd3c:	b	2bcf4 <ftello64@plt+0x1a46c>
   2bd40:	mov	r0, #0
   2bd44:	mov	r1, #-2147483648	; 0x80000000
   2bd48:	mov	r2, r8
   2bd4c:	mov	r3, r9
   2bd50:	str	r4, [sp, #8]
   2bd54:	mov	r6, #0
   2bd58:	mov	r7, #-2147483648	; 0x80000000
   2bd5c:	bl	2ea8c <ftello64@plt+0x1d204>
   2bd60:	ldr	r4, [sp, #24]
   2bd64:	ldr	r3, [sp, #28]
   2bd68:	mov	r2, #1
   2bd6c:	subs	r0, r0, r4
   2bd70:	sbcs	r0, r1, r3
   2bd74:	blt	2beb0 <ftello64@plt+0x1a628>
   2bd78:	umull	r6, r0, r8, r4
   2bd7c:	mov	r2, #0
   2bd80:	mla	r0, r8, r3, r0
   2bd84:	mla	r7, r9, r4, r0
   2bd88:	b	2beb0 <ftello64@plt+0x1a628>
   2bd8c:	str	r4, [sp, #4]
   2bd90:	ldr	r4, [sp, #8]
   2bd94:	mov	r0, #0
   2bd98:	mov	r1, #-2147483648	; 0x80000000
   2bd9c:	mov	r3, r9
   2bda0:	mov	r2, r4
   2bda4:	bl	2ea8c <ftello64@plt+0x1d204>
   2bda8:	ldr	r2, [sp, #24]
   2bdac:	ldr	r3, [sp, #28]
   2bdb0:	mov	r7, #1
   2bdb4:	mov	r6, #0
   2bdb8:	mov	r8, #-2147483648	; 0x80000000
   2bdbc:	subs	r0, r0, r2
   2bdc0:	sbcs	r0, r1, r3
   2bdc4:	blt	2be18 <ftello64@plt+0x1a590>
   2bdc8:	umull	r6, r0, r4, r2
   2bdcc:	ldr	r7, [sp, #4]
   2bdd0:	mla	r0, r4, r3, r0
   2bdd4:	mla	r8, r9, r2, r0
   2bdd8:	cmp	r8, #0
   2bddc:	bmi	2be18 <ftello64@plt+0x1a590>
   2bde0:	ldr	r3, [sp, #28]
   2bde4:	mvn	r0, #0
   2bde8:	mvn	r1, #-2147483648	; 0x80000000
   2bdec:	str	r7, [sp, #8]
   2bdf0:	mvn	r4, #0
   2bdf4:	mvn	r9, #-2147483648	; 0x80000000
   2bdf8:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2bdfc:	ldr	r2, [sp, #24]
   2be00:	ldr	r3, [sp, #28]
   2be04:	subs	r0, r0, r6
   2be08:	mov	r7, #1
   2be0c:	sbcs	r0, r1, r8
   2be10:	bge	2be50 <ftello64@plt+0x1a5c8>
   2be14:	b	2be68 <ftello64@plt+0x1a5e0>
   2be18:	mov	r0, #0
   2be1c:	mov	r1, #-2147483648	; 0x80000000
   2be20:	mov	r2, r6
   2be24:	mov	r3, r8
   2be28:	str	r7, [sp, #8]
   2be2c:	bl	2ea8c <ftello64@plt+0x1d204>
   2be30:	ldr	r2, [sp, #24]
   2be34:	ldr	r3, [sp, #28]
   2be38:	mov	r7, #1
   2be3c:	mov	r4, #0
   2be40:	mov	r9, #-2147483648	; 0x80000000
   2be44:	subs	r0, r0, r2
   2be48:	sbcs	r0, r1, r3
   2be4c:	blt	2bec0 <ftello64@plt+0x1a638>
   2be50:	umull	r4, r0, r6, r2
   2be54:	ldr	r7, [sp, #8]
   2be58:	mla	r0, r6, r3, r0
   2be5c:	mla	r9, r8, r2, r0
   2be60:	cmp	r9, #0
   2be64:	bmi	2bec0 <ftello64@plt+0x1a638>
   2be68:	ldr	r3, [sp, #28]
   2be6c:	mvn	r0, #0
   2be70:	mvn	r1, #-2147483648	; 0x80000000
   2be74:	str	r7, [sp, #8]
   2be78:	mvn	r6, #0
   2be7c:	mvn	r7, #-2147483648	; 0x80000000
   2be80:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2be84:	ldr	r3, [sp, #24]
   2be88:	ldr	ip, [sp, #28]
   2be8c:	subs	r0, r0, r4
   2be90:	mov	r2, #1
   2be94:	mov	r8, r4
   2be98:	sbcs	r0, r1, r9
   2be9c:	blt	2beb0 <ftello64@plt+0x1a628>
   2bea0:	umull	r6, r0, r8, r3
   2bea4:	mov	r2, #0
   2bea8:	mla	r0, r8, ip, r0
   2beac:	mla	r7, r9, r3, r0
   2beb0:	ldr	r0, [sp, #8]
   2beb4:	ldr	r9, [sp, #12]
   2beb8:	orr	r3, r2, r0
   2bebc:	b	2c99c <ftello64@plt+0x1b114>
   2bec0:	mov	r0, #0
   2bec4:	mov	r1, #-2147483648	; 0x80000000
   2bec8:	mov	r2, r4
   2becc:	mov	r3, r9
   2bed0:	str	r7, [sp, #8]
   2bed4:	mov	r8, r4
   2bed8:	bl	2ea8c <ftello64@plt+0x1d204>
   2bedc:	ldr	r3, [sp, #24]
   2bee0:	ldr	ip, [sp, #28]
   2bee4:	mov	r2, #1
   2bee8:	mov	r6, #0
   2beec:	mov	r7, #-2147483648	; 0x80000000
   2bef0:	subs	r0, r0, r3
   2bef4:	sbcs	r0, r1, ip
   2bef8:	bge	2bea0 <ftello64@plt+0x1a618>
   2befc:	b	2beb0 <ftello64@plt+0x1a628>
   2bf00:	and	r0, r6, r7
   2bf04:	cmn	r0, #1
   2bf08:	beq	2bf44 <ftello64@plt+0x1a6bc>
   2bf0c:	mov	r0, #0
   2bf10:	mov	r1, #-2147483648	; 0x80000000
   2bf14:	mov	r2, r6
   2bf18:	mov	r3, r7
   2bf1c:	bl	2ea8c <ftello64@plt+0x1d204>
   2bf20:	ldr	r2, [sp, #24]
   2bf24:	ldr	r3, [sp, #28]
   2bf28:	mov	r4, #1
   2bf2c:	mov	r9, #-2147483648	; 0x80000000
   2bf30:	subs	r0, r0, r2
   2bf34:	sbcs	r0, r1, r3
   2bf38:	mov	r0, #0
   2bf3c:	str	r0, [sp, #8]
   2bf40:	blt	2c254 <ftello64@plt+0x1a9cc>
   2bf44:	umull	r1, r0, r6, r2
   2bf48:	mov	r4, #0
   2bf4c:	mla	r0, r6, r3, r0
   2bf50:	mla	r9, r7, r2, r0
   2bf54:	str	r1, [sp, #8]
   2bf58:	cmp	r9, #0
   2bf5c:	bmi	2c254 <ftello64@plt+0x1a9cc>
   2bf60:	ldr	r3, [sp, #28]
   2bf64:	mvn	r0, #0
   2bf68:	mvn	r1, #-2147483648	; 0x80000000
   2bf6c:	str	r4, [sp, #4]
   2bf70:	mvn	r8, #0
   2bf74:	mvn	r4, #-2147483648	; 0x80000000
   2bf78:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2bf7c:	ldr	r6, [sp, #8]
   2bf80:	ldr	r2, [sp, #24]
   2bf84:	ldr	r3, [sp, #28]
   2bf88:	mov	r7, #1
   2bf8c:	subs	r0, r0, r6
   2bf90:	sbcs	r0, r1, r9
   2bf94:	bge	2c290 <ftello64@plt+0x1aa08>
   2bf98:	b	2c2a8 <ftello64@plt+0x1aa20>
   2bf9c:	and	r0, r6, r7
   2bfa0:	cmn	r0, #1
   2bfa4:	beq	2bfcc <ftello64@plt+0x1a744>
   2bfa8:	mov	r0, #0
   2bfac:	mov	r1, #-2147483648	; 0x80000000
   2bfb0:	mov	r2, r6
   2bfb4:	mov	r3, r7
   2bfb8:	bl	2ea8c <ftello64@plt+0x1d204>
   2bfbc:	ldr	r3, [sp, #28]
   2bfc0:	subs	r0, r0, #1024	; 0x400
   2bfc4:	sbcs	r0, r1, #0
   2bfc8:	blt	2c224 <ftello64@plt+0x1a99c>
   2bfcc:	lsl	r0, r7, #10
   2bfd0:	orr	r7, r0, r6, lsr #22
   2bfd4:	lsl	r6, r6, #10
   2bfd8:	b	2c99c <ftello64@plt+0x1b114>
   2bfdc:	and	r0, r6, r7
   2bfe0:	cmn	r0, #1
   2bfe4:	beq	2c020 <ftello64@plt+0x1a798>
   2bfe8:	mov	r0, #0
   2bfec:	mov	r1, #-2147483648	; 0x80000000
   2bff0:	mov	r2, r6
   2bff4:	mov	r3, r7
   2bff8:	bl	2ea8c <ftello64@plt+0x1d204>
   2bffc:	ldr	r2, [sp, #24]
   2c000:	ldr	r3, [sp, #28]
   2c004:	mov	r4, #1
   2c008:	mov	r9, #-2147483648	; 0x80000000
   2c00c:	subs	r0, r0, r2
   2c010:	sbcs	r0, r1, r3
   2c014:	mov	r0, #0
   2c018:	str	r0, [sp, #8]
   2c01c:	blt	2c56c <ftello64@plt+0x1ace4>
   2c020:	umull	r1, r0, r6, r2
   2c024:	mov	r4, #0
   2c028:	mla	r0, r6, r3, r0
   2c02c:	mla	r9, r7, r2, r0
   2c030:	str	r1, [sp, #8]
   2c034:	cmp	r9, #0
   2c038:	bmi	2c56c <ftello64@plt+0x1ace4>
   2c03c:	ldr	r3, [sp, #28]
   2c040:	mvn	r0, #0
   2c044:	mvn	r1, #-2147483648	; 0x80000000
   2c048:	str	r4, [sp, #4]
   2c04c:	mvn	r8, #0
   2c050:	mvn	r4, #-2147483648	; 0x80000000
   2c054:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c058:	ldr	r6, [sp, #8]
   2c05c:	ldr	r2, [sp, #24]
   2c060:	ldr	r3, [sp, #28]
   2c064:	mov	r7, #1
   2c068:	subs	r0, r0, r6
   2c06c:	sbcs	r0, r1, r9
   2c070:	bge	2c5a8 <ftello64@plt+0x1ad20>
   2c074:	b	2c5c0 <ftello64@plt+0x1ad38>
   2c078:	and	r0, r6, r7
   2c07c:	cmn	r0, #1
   2c080:	beq	2c0bc <ftello64@plt+0x1a834>
   2c084:	mov	r0, #0
   2c088:	mov	r1, #-2147483648	; 0x80000000
   2c08c:	mov	r2, r6
   2c090:	mov	r3, r7
   2c094:	bl	2ea8c <ftello64@plt+0x1d204>
   2c098:	ldr	r2, [sp, #24]
   2c09c:	ldr	r3, [sp, #28]
   2c0a0:	mov	r4, #1
   2c0a4:	mov	r8, #-2147483648	; 0x80000000
   2c0a8:	subs	r0, r0, r2
   2c0ac:	sbcs	r0, r1, r3
   2c0b0:	mov	r0, #0
   2c0b4:	str	r0, [sp, #8]
   2c0b8:	blt	2c7e8 <ftello64@plt+0x1af60>
   2c0bc:	umull	r1, r0, r6, r2
   2c0c0:	mov	r4, #0
   2c0c4:	mla	r0, r6, r3, r0
   2c0c8:	mla	r8, r7, r2, r0
   2c0cc:	str	r1, [sp, #8]
   2c0d0:	cmp	r8, #0
   2c0d4:	bmi	2c7e8 <ftello64@plt+0x1af60>
   2c0d8:	ldr	r3, [sp, #28]
   2c0dc:	mvn	r0, #0
   2c0e0:	mvn	r1, #-2147483648	; 0x80000000
   2c0e4:	str	r4, [sp, #4]
   2c0e8:	mvn	r9, #0
   2c0ec:	mvn	r4, #-2147483648	; 0x80000000
   2c0f0:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c0f4:	ldr	r6, [sp, #8]
   2c0f8:	ldr	r2, [sp, #24]
   2c0fc:	ldr	r3, [sp, #28]
   2c100:	mov	r7, #1
   2c104:	subs	r0, r0, r6
   2c108:	sbcs	r0, r1, r8
   2c10c:	bge	2c824 <ftello64@plt+0x1af9c>
   2c110:	b	2c83c <ftello64@plt+0x1afb4>
   2c114:	and	r0, r6, r7
   2c118:	cmn	r0, #1
   2c11c:	beq	2c158 <ftello64@plt+0x1a8d0>
   2c120:	mov	r0, #0
   2c124:	mov	r1, #-2147483648	; 0x80000000
   2c128:	mov	r2, r6
   2c12c:	mov	r3, r7
   2c130:	bl	2ea8c <ftello64@plt+0x1d204>
   2c134:	ldr	r2, [sp, #24]
   2c138:	ldr	r3, [sp, #28]
   2c13c:	mov	r4, #1
   2c140:	mov	r9, #-2147483648	; 0x80000000
   2c144:	subs	r0, r0, r2
   2c148:	sbcs	r0, r1, r3
   2c14c:	mov	r0, #0
   2c150:	str	r0, [sp, #8]
   2c154:	blt	2ca04 <ftello64@plt+0x1b17c>
   2c158:	umull	r1, r0, r6, r2
   2c15c:	mov	r4, #0
   2c160:	mla	r0, r6, r3, r0
   2c164:	mla	r9, r7, r2, r0
   2c168:	str	r1, [sp, #8]
   2c16c:	cmp	r9, #0
   2c170:	bmi	2ca04 <ftello64@plt+0x1b17c>
   2c174:	ldr	r3, [sp, #28]
   2c178:	mvn	r0, #0
   2c17c:	mvn	r1, #-2147483648	; 0x80000000
   2c180:	str	r4, [sp]
   2c184:	mvn	r8, #-2147483648	; 0x80000000
   2c188:	str	r0, [sp, #4]
   2c18c:	mvn	r0, #0
   2c190:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c194:	ldr	r6, [sp, #8]
   2c198:	ldr	r2, [sp, #24]
   2c19c:	ldr	r3, [sp, #28]
   2c1a0:	mov	r7, #1
   2c1a4:	subs	r0, r0, r6
   2c1a8:	sbcs	r0, r1, r9
   2c1ac:	bge	2ca44 <ftello64@plt+0x1b1bc>
   2c1b0:	b	2ca60 <ftello64@plt+0x1b1d8>
   2c1b4:	and	r0, r6, r7
   2c1b8:	cmn	r0, #1
   2c1bc:	beq	2c1e4 <ftello64@plt+0x1a95c>
   2c1c0:	mov	r0, #0
   2c1c4:	mov	r1, #-2147483648	; 0x80000000
   2c1c8:	mov	r2, r6
   2c1cc:	mov	r3, r7
   2c1d0:	bl	2ea8c <ftello64@plt+0x1d204>
   2c1d4:	ldr	r3, [sp, #28]
   2c1d8:	subs	r0, r0, #512	; 0x200
   2c1dc:	sbcs	r0, r1, #0
   2c1e0:	blt	2c224 <ftello64@plt+0x1a99c>
   2c1e4:	lsl	r0, r7, #9
   2c1e8:	orr	r7, r0, r6, lsr #23
   2c1ec:	lsl	r6, r6, #9
   2c1f0:	b	2c99c <ftello64@plt+0x1b114>
   2c1f4:	and	r0, r6, r7
   2c1f8:	cmn	r0, #1
   2c1fc:	beq	2c244 <ftello64@plt+0x1a9bc>
   2c200:	mov	r0, #0
   2c204:	mov	r1, #-2147483648	; 0x80000000
   2c208:	mov	r2, r6
   2c20c:	mov	r3, r7
   2c210:	bl	2ea8c <ftello64@plt+0x1d204>
   2c214:	ldr	r3, [sp, #28]
   2c218:	subs	r0, r0, #2
   2c21c:	sbcs	r0, r1, #0
   2c220:	bge	2c244 <ftello64@plt+0x1a9bc>
   2c224:	cmp	r7, #0
   2c228:	mvn	r0, #-2147483648	; 0x80000000
   2c22c:	mvn	r6, #0
   2c230:	mov	r3, #1
   2c234:	movmi	r0, #-2147483648	; 0x80000000
   2c238:	movwmi	r6, #0
   2c23c:	mov	r7, r0
   2c240:	b	2c99c <ftello64@plt+0x1b114>
   2c244:	lsl	r0, r7, #1
   2c248:	orr	r7, r0, r6, lsr #31
   2c24c:	lsl	r6, r6, #1
   2c250:	b	2c99c <ftello64@plt+0x1b114>
   2c254:	ldr	r6, [sp, #8]
   2c258:	mov	r0, #0
   2c25c:	mov	r1, #-2147483648	; 0x80000000
   2c260:	mov	r3, r9
   2c264:	str	r4, [sp, #4]
   2c268:	mov	r2, r6
   2c26c:	bl	2ea8c <ftello64@plt+0x1d204>
   2c270:	ldr	r2, [sp, #24]
   2c274:	ldr	r3, [sp, #28]
   2c278:	mov	r7, #1
   2c27c:	mov	r8, #0
   2c280:	mov	r4, #-2147483648	; 0x80000000
   2c284:	subs	r0, r0, r2
   2c288:	sbcs	r0, r1, r3
   2c28c:	blt	2c2e0 <ftello64@plt+0x1aa58>
   2c290:	umull	r8, r0, r6, r2
   2c294:	ldr	r7, [sp, #4]
   2c298:	mla	r0, r6, r3, r0
   2c29c:	mla	r4, r9, r2, r0
   2c2a0:	cmp	r4, #0
   2c2a4:	bmi	2c2e0 <ftello64@plt+0x1aa58>
   2c2a8:	ldr	r3, [sp, #28]
   2c2ac:	mvn	r0, #0
   2c2b0:	mvn	r1, #-2147483648	; 0x80000000
   2c2b4:	str	r7, [sp, #8]
   2c2b8:	mvn	r7, #0
   2c2bc:	mvn	r9, #-2147483648	; 0x80000000
   2c2c0:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c2c4:	ldr	r2, [sp, #24]
   2c2c8:	ldr	r3, [sp, #28]
   2c2cc:	subs	r0, r0, r8
   2c2d0:	mov	r6, #1
   2c2d4:	sbcs	r0, r1, r4
   2c2d8:	bge	2c318 <ftello64@plt+0x1aa90>
   2c2dc:	b	2c330 <ftello64@plt+0x1aaa8>
   2c2e0:	mov	r0, #0
   2c2e4:	mov	r1, #-2147483648	; 0x80000000
   2c2e8:	mov	r2, r8
   2c2ec:	mov	r3, r4
   2c2f0:	str	r7, [sp, #8]
   2c2f4:	bl	2ea8c <ftello64@plt+0x1d204>
   2c2f8:	ldr	r2, [sp, #24]
   2c2fc:	ldr	r3, [sp, #28]
   2c300:	mov	r6, #1
   2c304:	mov	r7, #0
   2c308:	mov	r9, #-2147483648	; 0x80000000
   2c30c:	subs	r0, r0, r2
   2c310:	sbcs	r0, r1, r3
   2c314:	blt	2c370 <ftello64@plt+0x1aae8>
   2c318:	umull	r7, r0, r8, r2
   2c31c:	ldr	r6, [sp, #8]
   2c320:	mla	r0, r8, r3, r0
   2c324:	mla	r9, r4, r2, r0
   2c328:	cmp	r9, #0
   2c32c:	bmi	2c370 <ftello64@plt+0x1aae8>
   2c330:	ldr	r3, [sp, #28]
   2c334:	mvn	r0, #0
   2c338:	mvn	r1, #-2147483648	; 0x80000000
   2c33c:	str	r6, [sp, #8]
   2c340:	mvn	r8, #0
   2c344:	mvn	r4, #-2147483648	; 0x80000000
   2c348:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c34c:	ldr	r2, [sp, #24]
   2c350:	ldr	r3, [sp, #28]
   2c354:	subs	r0, r0, r7
   2c358:	sbcs	r0, r1, r9
   2c35c:	bge	2c3b4 <ftello64@plt+0x1ab2c>
   2c360:	mov	r0, #1
   2c364:	mov	r6, #0
   2c368:	str	r0, [sp, #8]
   2c36c:	b	2c3cc <ftello64@plt+0x1ab44>
   2c370:	mov	r0, #0
   2c374:	mov	r1, #-2147483648	; 0x80000000
   2c378:	mov	r2, r7
   2c37c:	mov	r3, r9
   2c380:	str	r6, [sp, #8]
   2c384:	bl	2ea8c <ftello64@plt+0x1d204>
   2c388:	ldr	r2, [sp, #24]
   2c38c:	ldr	r3, [sp, #28]
   2c390:	subs	r0, r0, r2
   2c394:	sbcs	r0, r1, r3
   2c398:	bge	2c3b4 <ftello64@plt+0x1ab2c>
   2c39c:	mov	r0, #1
   2c3a0:	mov	r8, #0
   2c3a4:	mov	r4, #-2147483648	; 0x80000000
   2c3a8:	mov	r6, #0
   2c3ac:	str	r0, [sp, #8]
   2c3b0:	b	2c404 <ftello64@plt+0x1ab7c>
   2c3b4:	umull	r8, r0, r7, r2
   2c3b8:	mov	r6, #0
   2c3bc:	mla	r0, r7, r3, r0
   2c3c0:	mla	r4, r9, r2, r0
   2c3c4:	cmp	r4, #0
   2c3c8:	bmi	2c404 <ftello64@plt+0x1ab7c>
   2c3cc:	ldr	r3, [sp, #28]
   2c3d0:	mvn	r0, #0
   2c3d4:	mvn	r1, #-2147483648	; 0x80000000
   2c3d8:	mvn	r9, #0
   2c3dc:	mvn	r7, #-2147483648	; 0x80000000
   2c3e0:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c3e4:	ldr	r2, [sp, #24]
   2c3e8:	ldr	r3, [sp, #28]
   2c3ec:	subs	r0, r0, r8
   2c3f0:	sbcs	r0, r1, r4
   2c3f4:	bge	2c440 <ftello64@plt+0x1abb8>
   2c3f8:	mov	r0, #1
   2c3fc:	str	r0, [sp, #8]
   2c400:	b	2c454 <ftello64@plt+0x1abcc>
   2c404:	mov	r0, #0
   2c408:	mov	r1, #-2147483648	; 0x80000000
   2c40c:	mov	r2, r8
   2c410:	mov	r3, r4
   2c414:	bl	2ea8c <ftello64@plt+0x1d204>
   2c418:	ldr	r2, [sp, #24]
   2c41c:	ldr	r3, [sp, #28]
   2c420:	subs	r0, r0, r2
   2c424:	sbcs	r0, r1, r3
   2c428:	bge	2c440 <ftello64@plt+0x1abb8>
   2c42c:	mov	r0, #1
   2c430:	mov	r9, #0
   2c434:	mov	r7, #-2147483648	; 0x80000000
   2c438:	str	r0, [sp, #8]
   2c43c:	b	2c490 <ftello64@plt+0x1ac08>
   2c440:	umull	r9, r0, r8, r2
   2c444:	mla	r0, r8, r3, r0
   2c448:	mla	r7, r4, r2, r0
   2c44c:	cmp	r7, #0
   2c450:	bmi	2c490 <ftello64@plt+0x1ac08>
   2c454:	ldr	r3, [sp, #28]
   2c458:	mvn	r0, #0
   2c45c:	mvn	r1, #-2147483648	; 0x80000000
   2c460:	mvn	r8, #0
   2c464:	mvn	r4, #-2147483648	; 0x80000000
   2c468:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c46c:	ldr	r2, [sp, #24]
   2c470:	ldr	r3, [sp, #28]
   2c474:	subs	r0, r0, r9
   2c478:	sbcs	r0, r1, r7
   2c47c:	bge	2c4d0 <ftello64@plt+0x1ac48>
   2c480:	ldr	r9, [sp, #12]
   2c484:	mov	r0, #1
   2c488:	str	r0, [sp, #8]
   2c48c:	b	2c4e8 <ftello64@plt+0x1ac60>
   2c490:	mov	r0, #0
   2c494:	mov	r1, #-2147483648	; 0x80000000
   2c498:	mov	r2, r9
   2c49c:	mov	r3, r7
   2c4a0:	bl	2ea8c <ftello64@plt+0x1d204>
   2c4a4:	ldr	r2, [sp, #24]
   2c4a8:	ldr	r3, [sp, #28]
   2c4ac:	subs	r0, r0, r2
   2c4b0:	sbcs	r0, r1, r3
   2c4b4:	bge	2c4d0 <ftello64@plt+0x1ac48>
   2c4b8:	ldr	r9, [sp, #12]
   2c4bc:	mov	r0, #1
   2c4c0:	mov	r8, #0
   2c4c4:	mov	r4, #-2147483648	; 0x80000000
   2c4c8:	str	r0, [sp, #8]
   2c4cc:	b	2c538 <ftello64@plt+0x1acb0>
   2c4d0:	umull	r8, r0, r9, r2
   2c4d4:	mla	r0, r9, r3, r0
   2c4d8:	ldr	r9, [sp, #12]
   2c4dc:	mla	r4, r7, r2, r0
   2c4e0:	cmp	r4, #0
   2c4e4:	bmi	2c538 <ftello64@plt+0x1acb0>
   2c4e8:	ldr	r3, [sp, #28]
   2c4ec:	mvn	r0, #0
   2c4f0:	mvn	r1, #-2147483648	; 0x80000000
   2c4f4:	mvn	r6, #0
   2c4f8:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c4fc:	ldr	r7, [sp, #24]
   2c500:	ldr	r3, [sp, #28]
   2c504:	subs	r0, r0, r8
   2c508:	mov	r2, #1
   2c50c:	sbcs	r0, r1, r4
   2c510:	mvn	r0, #-2147483648	; 0x80000000
   2c514:	blt	2c528 <ftello64@plt+0x1aca0>
   2c518:	umull	r6, r0, r8, r7
   2c51c:	mov	r2, #0
   2c520:	mla	r0, r8, r3, r0
   2c524:	mla	r0, r4, r7, r0
   2c528:	ldr	r1, [sp, #8]
   2c52c:	mov	r7, r0
   2c530:	orr	r3, r2, r1
   2c534:	b	2c99c <ftello64@plt+0x1b114>
   2c538:	mov	r0, #0
   2c53c:	mov	r1, #-2147483648	; 0x80000000
   2c540:	mov	r2, r8
   2c544:	mov	r3, r4
   2c548:	bl	2ea8c <ftello64@plt+0x1d204>
   2c54c:	ldr	r7, [sp, #24]
   2c550:	ldr	r3, [sp, #28]
   2c554:	mov	r2, #1
   2c558:	subs	r0, r0, r7
   2c55c:	sbcs	r0, r1, r3
   2c560:	mov	r0, #-2147483648	; 0x80000000
   2c564:	bge	2c518 <ftello64@plt+0x1ac90>
   2c568:	b	2c528 <ftello64@plt+0x1aca0>
   2c56c:	ldr	r6, [sp, #8]
   2c570:	mov	r0, #0
   2c574:	mov	r1, #-2147483648	; 0x80000000
   2c578:	mov	r3, r9
   2c57c:	str	r4, [sp, #4]
   2c580:	mov	r2, r6
   2c584:	bl	2ea8c <ftello64@plt+0x1d204>
   2c588:	ldr	r2, [sp, #24]
   2c58c:	ldr	r3, [sp, #28]
   2c590:	mov	r7, #1
   2c594:	mov	r8, #0
   2c598:	mov	r4, #-2147483648	; 0x80000000
   2c59c:	subs	r0, r0, r2
   2c5a0:	sbcs	r0, r1, r3
   2c5a4:	blt	2c5fc <ftello64@plt+0x1ad74>
   2c5a8:	umull	r8, r0, r6, r2
   2c5ac:	ldr	r7, [sp, #4]
   2c5b0:	mla	r0, r6, r3, r0
   2c5b4:	mla	r4, r9, r2, r0
   2c5b8:	cmp	r4, #0
   2c5bc:	bmi	2c5fc <ftello64@plt+0x1ad74>
   2c5c0:	ldr	r3, [sp, #28]
   2c5c4:	mvn	r0, #0
   2c5c8:	mvn	r1, #-2147483648	; 0x80000000
   2c5cc:	str	r7, [sp, #4]
   2c5d0:	mvn	r7, #0
   2c5d4:	mvn	r9, #-2147483648	; 0x80000000
   2c5d8:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c5dc:	ldr	r2, [sp, #24]
   2c5e0:	ldr	r3, [sp, #28]
   2c5e4:	subs	r0, r0, r8
   2c5e8:	mov	r6, #1
   2c5ec:	sbcs	r0, r1, r4
   2c5f0:	str	r6, [sp, #8]
   2c5f4:	bge	2c638 <ftello64@plt+0x1adb0>
   2c5f8:	b	2c654 <ftello64@plt+0x1adcc>
   2c5fc:	mov	r0, #0
   2c600:	mov	r1, #-2147483648	; 0x80000000
   2c604:	mov	r2, r8
   2c608:	mov	r3, r4
   2c60c:	str	r7, [sp, #4]
   2c610:	bl	2ea8c <ftello64@plt+0x1d204>
   2c614:	ldr	r2, [sp, #24]
   2c618:	ldr	r3, [sp, #28]
   2c61c:	mov	r7, #1
   2c620:	mov	r9, #-2147483648	; 0x80000000
   2c624:	str	r7, [sp, #8]
   2c628:	mov	r7, #0
   2c62c:	subs	r0, r0, r2
   2c630:	sbcs	r0, r1, r3
   2c634:	blt	2c68c <ftello64@plt+0x1ae04>
   2c638:	umull	r7, r0, r8, r2
   2c63c:	mla	r0, r8, r3, r0
   2c640:	mla	r9, r4, r2, r0
   2c644:	ldr	r0, [sp, #4]
   2c648:	cmp	r9, #0
   2c64c:	str	r0, [sp, #8]
   2c650:	bmi	2c68c <ftello64@plt+0x1ae04>
   2c654:	ldr	r3, [sp, #28]
   2c658:	mvn	r0, #0
   2c65c:	mvn	r1, #-2147483648	; 0x80000000
   2c660:	mvn	r4, #0
   2c664:	mvn	r8, #-2147483648	; 0x80000000
   2c668:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c66c:	ldr	r2, [sp, #24]
   2c670:	ldr	r3, [sp, #28]
   2c674:	subs	r0, r0, r7
   2c678:	sbcs	r0, r1, r9
   2c67c:	bge	2c6c8 <ftello64@plt+0x1ae40>
   2c680:	mov	r0, #1
   2c684:	str	r0, [sp, #8]
   2c688:	b	2c6dc <ftello64@plt+0x1ae54>
   2c68c:	mov	r0, #0
   2c690:	mov	r1, #-2147483648	; 0x80000000
   2c694:	mov	r2, r7
   2c698:	mov	r3, r9
   2c69c:	bl	2ea8c <ftello64@plt+0x1d204>
   2c6a0:	ldr	r2, [sp, #24]
   2c6a4:	ldr	r3, [sp, #28]
   2c6a8:	subs	r0, r0, r2
   2c6ac:	sbcs	r0, r1, r3
   2c6b0:	bge	2c6c8 <ftello64@plt+0x1ae40>
   2c6b4:	mov	r0, #1
   2c6b8:	mov	r4, #0
   2c6bc:	mov	r8, #-2147483648	; 0x80000000
   2c6c0:	str	r0, [sp, #8]
   2c6c4:	b	2c710 <ftello64@plt+0x1ae88>
   2c6c8:	umull	r4, r0, r7, r2
   2c6cc:	mla	r0, r7, r3, r0
   2c6d0:	mla	r8, r9, r2, r0
   2c6d4:	cmp	r8, #0
   2c6d8:	bmi	2c710 <ftello64@plt+0x1ae88>
   2c6dc:	ldr	r3, [sp, #28]
   2c6e0:	mvn	r0, #0
   2c6e4:	mvn	r1, #-2147483648	; 0x80000000
   2c6e8:	mvn	r6, #0
   2c6ec:	mvn	r9, #-2147483648	; 0x80000000
   2c6f0:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c6f4:	ldr	r2, [sp, #24]
   2c6f8:	ldr	r3, [sp, #28]
   2c6fc:	subs	r0, r0, r4
   2c700:	sbcs	r0, r1, r8
   2c704:	bge	2c748 <ftello64@plt+0x1aec0>
   2c708:	mov	r8, #1
   2c70c:	b	2c760 <ftello64@plt+0x1aed8>
   2c710:	mov	r0, #0
   2c714:	mov	r1, #-2147483648	; 0x80000000
   2c718:	mov	r2, r4
   2c71c:	mov	r3, r8
   2c720:	bl	2ea8c <ftello64@plt+0x1d204>
   2c724:	ldr	r2, [sp, #24]
   2c728:	ldr	r3, [sp, #28]
   2c72c:	subs	r0, r0, r2
   2c730:	sbcs	r0, r1, r3
   2c734:	bge	2c748 <ftello64@plt+0x1aec0>
   2c738:	mov	r8, #1
   2c73c:	mov	r6, #0
   2c740:	mov	r9, #-2147483648	; 0x80000000
   2c744:	b	2c7b0 <ftello64@plt+0x1af28>
   2c748:	umull	r6, r0, r4, r2
   2c74c:	mla	r0, r4, r3, r0
   2c750:	mla	r9, r8, r2, r0
   2c754:	ldr	r8, [sp, #8]
   2c758:	cmp	r9, #0
   2c75c:	bmi	2c7b0 <ftello64@plt+0x1af28>
   2c760:	ldr	r3, [sp, #28]
   2c764:	mvn	r0, #0
   2c768:	mvn	r1, #-2147483648	; 0x80000000
   2c76c:	mvn	r4, #0
   2c770:	mvn	r7, #-2147483648	; 0x80000000
   2c774:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c778:	ldr	r3, [sp, #24]
   2c77c:	ldr	ip, [sp, #28]
   2c780:	subs	r0, r0, r6
   2c784:	mov	r2, #1
   2c788:	sbcs	r0, r1, r9
   2c78c:	blt	2c7a0 <ftello64@plt+0x1af18>
   2c790:	umull	r4, r0, r6, r3
   2c794:	mov	r2, #0
   2c798:	mla	r0, r6, ip, r0
   2c79c:	mla	r7, r9, r3, r0
   2c7a0:	ldr	r9, [sp, #12]
   2c7a4:	orr	r3, r2, r8
   2c7a8:	mov	r6, r4
   2c7ac:	b	2c99c <ftello64@plt+0x1b114>
   2c7b0:	mov	r0, #0
   2c7b4:	mov	r1, #-2147483648	; 0x80000000
   2c7b8:	mov	r2, r6
   2c7bc:	mov	r3, r9
   2c7c0:	bl	2ea8c <ftello64@plt+0x1d204>
   2c7c4:	ldr	r3, [sp, #24]
   2c7c8:	ldr	ip, [sp, #28]
   2c7cc:	mov	r2, #1
   2c7d0:	mov	r4, #0
   2c7d4:	mov	r7, #-2147483648	; 0x80000000
   2c7d8:	subs	r0, r0, r3
   2c7dc:	sbcs	r0, r1, ip
   2c7e0:	bge	2c790 <ftello64@plt+0x1af08>
   2c7e4:	b	2c7a0 <ftello64@plt+0x1af18>
   2c7e8:	ldr	r6, [sp, #8]
   2c7ec:	mov	r0, #0
   2c7f0:	mov	r1, #-2147483648	; 0x80000000
   2c7f4:	mov	r3, r8
   2c7f8:	str	r4, [sp, #4]
   2c7fc:	mov	r2, r6
   2c800:	bl	2ea8c <ftello64@plt+0x1d204>
   2c804:	ldr	r2, [sp, #24]
   2c808:	ldr	r3, [sp, #28]
   2c80c:	mov	r7, #1
   2c810:	mov	r9, #0
   2c814:	mov	r4, #-2147483648	; 0x80000000
   2c818:	subs	r0, r0, r2
   2c81c:	sbcs	r0, r1, r3
   2c820:	blt	2c878 <ftello64@plt+0x1aff0>
   2c824:	umull	r9, r0, r6, r2
   2c828:	ldr	r7, [sp, #4]
   2c82c:	mla	r0, r6, r3, r0
   2c830:	mla	r4, r8, r2, r0
   2c834:	cmp	r4, #0
   2c838:	bmi	2c878 <ftello64@plt+0x1aff0>
   2c83c:	ldr	r3, [sp, #28]
   2c840:	mvn	r0, #0
   2c844:	mvn	r1, #-2147483648	; 0x80000000
   2c848:	str	r7, [sp, #4]
   2c84c:	mvn	r8, #0
   2c850:	mvn	r7, #-2147483648	; 0x80000000
   2c854:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c858:	ldr	r2, [sp, #24]
   2c85c:	ldr	r3, [sp, #28]
   2c860:	subs	r0, r0, r9
   2c864:	mov	r6, #1
   2c868:	sbcs	r0, r1, r4
   2c86c:	str	r6, [sp, #8]
   2c870:	bge	2c8b4 <ftello64@plt+0x1b02c>
   2c874:	b	2c8d0 <ftello64@plt+0x1b048>
   2c878:	mov	r0, #0
   2c87c:	mov	r1, #-2147483648	; 0x80000000
   2c880:	mov	r2, r9
   2c884:	mov	r3, r4
   2c888:	str	r7, [sp, #4]
   2c88c:	bl	2ea8c <ftello64@plt+0x1d204>
   2c890:	ldr	r2, [sp, #24]
   2c894:	ldr	r3, [sp, #28]
   2c898:	mov	r7, #1
   2c89c:	mov	r8, #0
   2c8a0:	str	r7, [sp, #8]
   2c8a4:	mov	r7, #-2147483648	; 0x80000000
   2c8a8:	subs	r0, r0, r2
   2c8ac:	sbcs	r0, r1, r3
   2c8b0:	blt	2c904 <ftello64@plt+0x1b07c>
   2c8b4:	umull	r8, r0, r9, r2
   2c8b8:	mla	r0, r9, r3, r0
   2c8bc:	mla	r7, r4, r2, r0
   2c8c0:	ldr	r0, [sp, #4]
   2c8c4:	cmp	r7, #0
   2c8c8:	str	r0, [sp, #8]
   2c8cc:	bmi	2c904 <ftello64@plt+0x1b07c>
   2c8d0:	ldr	r3, [sp, #28]
   2c8d4:	mvn	r0, #0
   2c8d8:	mvn	r1, #-2147483648	; 0x80000000
   2c8dc:	mvn	r4, #0
   2c8e0:	mvn	r9, #-2147483648	; 0x80000000
   2c8e4:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c8e8:	ldr	r2, [sp, #24]
   2c8ec:	ldr	r3, [sp, #28]
   2c8f0:	subs	r0, r0, r8
   2c8f4:	sbcs	r0, r1, r7
   2c8f8:	bge	2c93c <ftello64@plt+0x1b0b4>
   2c8fc:	mov	r8, #1
   2c900:	b	2c954 <ftello64@plt+0x1b0cc>
   2c904:	mov	r0, #0
   2c908:	mov	r1, #-2147483648	; 0x80000000
   2c90c:	mov	r2, r8
   2c910:	mov	r3, r7
   2c914:	bl	2ea8c <ftello64@plt+0x1d204>
   2c918:	ldr	r2, [sp, #24]
   2c91c:	ldr	r3, [sp, #28]
   2c920:	subs	r0, r0, r2
   2c924:	sbcs	r0, r1, r3
   2c928:	bge	2c93c <ftello64@plt+0x1b0b4>
   2c92c:	mov	r8, #1
   2c930:	mov	r4, #0
   2c934:	mov	r9, #-2147483648	; 0x80000000
   2c938:	b	2c9cc <ftello64@plt+0x1b144>
   2c93c:	umull	r4, r0, r8, r2
   2c940:	mla	r0, r8, r3, r0
   2c944:	ldr	r8, [sp, #8]
   2c948:	mla	r9, r7, r2, r0
   2c94c:	cmp	r9, #0
   2c950:	bmi	2c9cc <ftello64@plt+0x1b144>
   2c954:	ldr	r3, [sp, #28]
   2c958:	mvn	r0, #0
   2c95c:	mvn	r1, #-2147483648	; 0x80000000
   2c960:	mvn	r6, #0
   2c964:	mvn	r7, #-2147483648	; 0x80000000
   2c968:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2c96c:	ldr	r3, [sp, #24]
   2c970:	ldr	ip, [sp, #28]
   2c974:	subs	r0, r0, r4
   2c978:	mov	r2, #1
   2c97c:	sbcs	r0, r1, r9
   2c980:	blt	2c994 <ftello64@plt+0x1b10c>
   2c984:	umull	r6, r0, r4, r3
   2c988:	mov	r2, #0
   2c98c:	mla	r0, r4, ip, r0
   2c990:	mla	r7, r9, r3, r0
   2c994:	ldr	r9, [sp, #12]
   2c998:	orr	r3, r2, r8
   2c99c:	ldr	r1, [sp, #20]
   2c9a0:	ldr	r2, [sp, #16]
   2c9a4:	orr	r5, r3, r5
   2c9a8:	add	r0, r1, r2
   2c9ac:	str	r0, [sl]
   2c9b0:	ldrb	r0, [r1, r2]
   2c9b4:	cmp	r0, #0
   2c9b8:	orrne	r5, r5, #2
   2c9bc:	strd	r6, [r9]
   2c9c0:	mov	r0, r5
   2c9c4:	sub	sp, fp, #28
   2c9c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c9cc:	mov	r0, #0
   2c9d0:	mov	r1, #-2147483648	; 0x80000000
   2c9d4:	mov	r2, r4
   2c9d8:	mov	r3, r9
   2c9dc:	bl	2ea8c <ftello64@plt+0x1d204>
   2c9e0:	ldr	r3, [sp, #24]
   2c9e4:	ldr	ip, [sp, #28]
   2c9e8:	mov	r2, #1
   2c9ec:	mov	r6, #0
   2c9f0:	mov	r7, #-2147483648	; 0x80000000
   2c9f4:	subs	r0, r0, r3
   2c9f8:	sbcs	r0, r1, ip
   2c9fc:	bge	2c984 <ftello64@plt+0x1b0fc>
   2ca00:	b	2c994 <ftello64@plt+0x1b10c>
   2ca04:	ldr	r6, [sp, #8]
   2ca08:	mov	r0, #0
   2ca0c:	mov	r1, #-2147483648	; 0x80000000
   2ca10:	mov	r3, r9
   2ca14:	str	r4, [sp]
   2ca18:	mov	r2, r6
   2ca1c:	bl	2ea8c <ftello64@plt+0x1d204>
   2ca20:	ldr	r2, [sp, #24]
   2ca24:	ldr	r3, [sp, #28]
   2ca28:	mov	r7, #1
   2ca2c:	mov	r8, #-2147483648	; 0x80000000
   2ca30:	subs	r0, r0, r2
   2ca34:	sbcs	r0, r1, r3
   2ca38:	mov	r0, #0
   2ca3c:	str	r0, [sp, #4]
   2ca40:	blt	2caa0 <ftello64@plt+0x1b218>
   2ca44:	umull	r1, r0, r6, r2
   2ca48:	ldr	r7, [sp]
   2ca4c:	mla	r0, r6, r3, r0
   2ca50:	mla	r8, r9, r2, r0
   2ca54:	str	r1, [sp, #4]
   2ca58:	cmp	r8, #0
   2ca5c:	bmi	2caa0 <ftello64@plt+0x1b218>
   2ca60:	ldr	r3, [sp, #28]
   2ca64:	mvn	r0, #0
   2ca68:	mvn	r1, #-2147483648	; 0x80000000
   2ca6c:	str	r7, [sp]
   2ca70:	mvn	r7, #0
   2ca74:	mvn	r4, #-2147483648	; 0x80000000
   2ca78:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2ca7c:	mov	r6, #1
   2ca80:	ldr	r2, [sp, #24]
   2ca84:	ldr	r3, [sp, #28]
   2ca88:	str	r6, [sp, #8]
   2ca8c:	ldr	r6, [sp, #4]
   2ca90:	subs	r0, r0, r6
   2ca94:	sbcs	r0, r1, r8
   2ca98:	bge	2cae0 <ftello64@plt+0x1b258>
   2ca9c:	b	2cafc <ftello64@plt+0x1b274>
   2caa0:	ldr	r6, [sp, #4]
   2caa4:	mov	r0, #0
   2caa8:	mov	r1, #-2147483648	; 0x80000000
   2caac:	mov	r3, r8
   2cab0:	str	r7, [sp]
   2cab4:	mov	r2, r6
   2cab8:	bl	2ea8c <ftello64@plt+0x1d204>
   2cabc:	ldr	r2, [sp, #24]
   2cac0:	ldr	r3, [sp, #28]
   2cac4:	mov	r7, #1
   2cac8:	mov	r4, #-2147483648	; 0x80000000
   2cacc:	str	r7, [sp, #8]
   2cad0:	mov	r7, #0
   2cad4:	subs	r0, r0, r2
   2cad8:	sbcs	r0, r1, r3
   2cadc:	blt	2cb34 <ftello64@plt+0x1b2ac>
   2cae0:	umull	r7, r0, r6, r2
   2cae4:	mla	r0, r6, r3, r0
   2cae8:	mla	r4, r8, r2, r0
   2caec:	ldr	r0, [sp]
   2caf0:	cmp	r4, #0
   2caf4:	str	r0, [sp, #8]
   2caf8:	bmi	2cb34 <ftello64@plt+0x1b2ac>
   2cafc:	ldr	r3, [sp, #28]
   2cb00:	mvn	r0, #0
   2cb04:	mvn	r1, #-2147483648	; 0x80000000
   2cb08:	mvn	r9, #0
   2cb0c:	mvn	r8, #-2147483648	; 0x80000000
   2cb10:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2cb14:	ldr	r2, [sp, #24]
   2cb18:	ldr	r3, [sp, #28]
   2cb1c:	subs	r0, r0, r7
   2cb20:	sbcs	r0, r1, r4
   2cb24:	bge	2cb70 <ftello64@plt+0x1b2e8>
   2cb28:	mov	r0, #1
   2cb2c:	str	r0, [sp, #8]
   2cb30:	b	2cb84 <ftello64@plt+0x1b2fc>
   2cb34:	mov	r0, #0
   2cb38:	mov	r1, #-2147483648	; 0x80000000
   2cb3c:	mov	r2, r7
   2cb40:	mov	r3, r4
   2cb44:	bl	2ea8c <ftello64@plt+0x1d204>
   2cb48:	ldr	r2, [sp, #24]
   2cb4c:	ldr	r3, [sp, #28]
   2cb50:	subs	r0, r0, r2
   2cb54:	sbcs	r0, r1, r3
   2cb58:	bge	2cb70 <ftello64@plt+0x1b2e8>
   2cb5c:	mov	r0, #1
   2cb60:	mov	r9, #0
   2cb64:	mov	r8, #-2147483648	; 0x80000000
   2cb68:	str	r0, [sp, #8]
   2cb6c:	b	2cbbc <ftello64@plt+0x1b334>
   2cb70:	umull	r9, r0, r7, r2
   2cb74:	mla	r0, r7, r3, r0
   2cb78:	mla	r8, r4, r2, r0
   2cb7c:	cmp	r8, #0
   2cb80:	bmi	2cbbc <ftello64@plt+0x1b334>
   2cb84:	ldr	r3, [sp, #28]
   2cb88:	mvn	r0, #0
   2cb8c:	mvn	r1, #-2147483648	; 0x80000000
   2cb90:	mvn	r4, #0
   2cb94:	mvn	r7, #-2147483648	; 0x80000000
   2cb98:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2cb9c:	ldr	r2, [sp, #24]
   2cba0:	ldr	r3, [sp, #28]
   2cba4:	subs	r0, r0, r9
   2cba8:	sbcs	r0, r1, r8
   2cbac:	bge	2cbf8 <ftello64@plt+0x1b370>
   2cbb0:	mov	r0, #1
   2cbb4:	str	r0, [sp, #8]
   2cbb8:	b	2cc0c <ftello64@plt+0x1b384>
   2cbbc:	mov	r0, #0
   2cbc0:	mov	r1, #-2147483648	; 0x80000000
   2cbc4:	mov	r2, r9
   2cbc8:	mov	r3, r8
   2cbcc:	bl	2ea8c <ftello64@plt+0x1d204>
   2cbd0:	ldr	r2, [sp, #24]
   2cbd4:	ldr	r3, [sp, #28]
   2cbd8:	subs	r0, r0, r2
   2cbdc:	sbcs	r0, r1, r3
   2cbe0:	bge	2cbf8 <ftello64@plt+0x1b370>
   2cbe4:	mov	r0, #1
   2cbe8:	mov	r4, #0
   2cbec:	mov	r7, #-2147483648	; 0x80000000
   2cbf0:	str	r0, [sp, #8]
   2cbf4:	b	2cc44 <ftello64@plt+0x1b3bc>
   2cbf8:	umull	r4, r0, r9, r2
   2cbfc:	mla	r0, r9, r3, r0
   2cc00:	mla	r7, r8, r2, r0
   2cc04:	cmp	r7, #0
   2cc08:	bmi	2cc44 <ftello64@plt+0x1b3bc>
   2cc0c:	ldr	r3, [sp, #28]
   2cc10:	mvn	r0, #0
   2cc14:	mvn	r1, #-2147483648	; 0x80000000
   2cc18:	mvn	r8, #0
   2cc1c:	mvn	r9, #-2147483648	; 0x80000000
   2cc20:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2cc24:	ldr	r2, [sp, #24]
   2cc28:	ldr	r3, [sp, #28]
   2cc2c:	subs	r0, r0, r4
   2cc30:	sbcs	r0, r1, r7
   2cc34:	bge	2cc80 <ftello64@plt+0x1b3f8>
   2cc38:	mov	r0, #1
   2cc3c:	str	r0, [sp, #8]
   2cc40:	b	2cc94 <ftello64@plt+0x1b40c>
   2cc44:	mov	r0, #0
   2cc48:	mov	r1, #-2147483648	; 0x80000000
   2cc4c:	mov	r2, r4
   2cc50:	mov	r3, r7
   2cc54:	bl	2ea8c <ftello64@plt+0x1d204>
   2cc58:	ldr	r2, [sp, #24]
   2cc5c:	ldr	r3, [sp, #28]
   2cc60:	subs	r0, r0, r2
   2cc64:	sbcs	r0, r1, r3
   2cc68:	bge	2cc80 <ftello64@plt+0x1b3f8>
   2cc6c:	mov	r0, #1
   2cc70:	mov	r8, #0
   2cc74:	mov	r9, #-2147483648	; 0x80000000
   2cc78:	str	r0, [sp, #8]
   2cc7c:	b	2ccd0 <ftello64@plt+0x1b448>
   2cc80:	umull	r8, r0, r4, r2
   2cc84:	mla	r0, r4, r3, r0
   2cc88:	mla	r9, r7, r2, r0
   2cc8c:	cmp	r9, #0
   2cc90:	bmi	2ccd0 <ftello64@plt+0x1b448>
   2cc94:	ldr	r3, [sp, #28]
   2cc98:	mvn	r0, #0
   2cc9c:	mvn	r1, #-2147483648	; 0x80000000
   2cca0:	mvn	r4, #0
   2cca4:	mvn	r6, #-2147483648	; 0x80000000
   2cca8:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2ccac:	ldr	r2, [sp, #24]
   2ccb0:	ldr	r3, [sp, #28]
   2ccb4:	subs	r0, r0, r8
   2ccb8:	sbcs	r0, r1, r9
   2ccbc:	bge	2cd10 <ftello64@plt+0x1b488>
   2ccc0:	ldr	r9, [sp, #12]
   2ccc4:	mov	r0, #1
   2ccc8:	str	r0, [sp, #8]
   2cccc:	b	2cd28 <ftello64@plt+0x1b4a0>
   2ccd0:	mov	r0, #0
   2ccd4:	mov	r1, #-2147483648	; 0x80000000
   2ccd8:	mov	r2, r8
   2ccdc:	mov	r3, r9
   2cce0:	bl	2ea8c <ftello64@plt+0x1d204>
   2cce4:	ldr	r2, [sp, #24]
   2cce8:	ldr	r3, [sp, #28]
   2ccec:	subs	r0, r0, r2
   2ccf0:	sbcs	r0, r1, r3
   2ccf4:	bge	2cd10 <ftello64@plt+0x1b488>
   2ccf8:	ldr	r9, [sp, #12]
   2ccfc:	mov	r0, #1
   2cd00:	mov	r4, #0
   2cd04:	mov	r6, #-2147483648	; 0x80000000
   2cd08:	str	r0, [sp, #8]
   2cd0c:	b	2cd74 <ftello64@plt+0x1b4ec>
   2cd10:	umull	r4, r0, r8, r2
   2cd14:	mla	r0, r8, r3, r0
   2cd18:	mla	r6, r9, r2, r0
   2cd1c:	ldr	r9, [sp, #12]
   2cd20:	cmp	r6, #0
   2cd24:	bmi	2cd74 <ftello64@plt+0x1b4ec>
   2cd28:	ldr	r3, [sp, #28]
   2cd2c:	mvn	r0, #0
   2cd30:	mvn	r1, #-2147483648	; 0x80000000
   2cd34:	mov	r8, r6
   2cd38:	mvn	r6, #0
   2cd3c:	mvn	r7, #-2147483648	; 0x80000000
   2cd40:	bl	2eb60 <ftello64@plt+0x1d2d8>
   2cd44:	ldr	r3, [sp, #24]
   2cd48:	ldr	ip, [sp, #28]
   2cd4c:	subs	r0, r0, r4
   2cd50:	mov	r2, #1
   2cd54:	sbcs	r0, r1, r8
   2cd58:	blt	2cd6c <ftello64@plt+0x1b4e4>
   2cd5c:	umull	r6, r0, r4, r3
   2cd60:	mov	r2, #0
   2cd64:	mla	r0, r4, ip, r0
   2cd68:	mla	r7, r8, r3, r0
   2cd6c:	ldr	r0, [sp, #8]
   2cd70:	b	2beb8 <ftello64@plt+0x1a630>
   2cd74:	mov	r0, #0
   2cd78:	mov	r1, #-2147483648	; 0x80000000
   2cd7c:	mov	r2, r4
   2cd80:	mov	r3, r6
   2cd84:	bl	2ea8c <ftello64@plt+0x1d204>
   2cd88:	ldr	r3, [sp, #24]
   2cd8c:	ldr	ip, [sp, #28]
   2cd90:	mov	r8, r6
   2cd94:	mov	r2, #1
   2cd98:	mov	r6, #0
   2cd9c:	mov	r7, #-2147483648	; 0x80000000
   2cda0:	subs	r0, r0, r3
   2cda4:	sbcs	r0, r1, ip
   2cda8:	bge	2cd5c <ftello64@plt+0x1b4d4>
   2cdac:	b	2cd6c <ftello64@plt+0x1b4e4>
   2cdb0:	movw	r0, #65496	; 0xffd8
   2cdb4:	movw	r1, #65534	; 0xfffe
   2cdb8:	movw	r3, #14
   2cdbc:	mov	r2, #85	; 0x55
   2cdc0:	movt	r0, #2
   2cdc4:	movt	r1, #2
   2cdc8:	movt	r3, #3
   2cdcc:	bl	1187c <__assert_fail@plt>
   2cdd0:	clz	r2, r1
   2cdd4:	clz	r3, r0
   2cdd8:	lsr	r2, r2, #5
   2cddc:	lsr	r3, r3, #5
   2cde0:	orrs	r2, r3, r2
   2cde4:	movwne	r1, #1
   2cde8:	movwne	r0, #1
   2cdec:	cmp	r1, #0
   2cdf0:	beq	2ce20 <ftello64@plt+0x1b598>
   2cdf4:	mvn	r2, #-2147483648	; 0x80000000
   2cdf8:	udiv	r2, r2, r1
   2cdfc:	cmp	r2, r0
   2ce00:	bcs	2ce20 <ftello64@plt+0x1b598>
   2ce04:	push	{fp, lr}
   2ce08:	mov	fp, sp
   2ce0c:	bl	1172c <__errno_location@plt>
   2ce10:	mov	r1, #12
   2ce14:	str	r1, [r0]
   2ce18:	mov	r0, #0
   2ce1c:	pop	{fp, pc}
   2ce20:	b	114b0 <calloc@plt>
   2ce24:	cmp	r0, #0
   2ce28:	movweq	r0, #1
   2ce2c:	cmn	r0, #1
   2ce30:	ble	2ce38 <ftello64@plt+0x1b5b0>
   2ce34:	b	11678 <malloc@plt>
   2ce38:	push	{fp, lr}
   2ce3c:	mov	fp, sp
   2ce40:	bl	1172c <__errno_location@plt>
   2ce44:	mov	r1, #12
   2ce48:	str	r1, [r0]
   2ce4c:	mov	r0, #0
   2ce50:	pop	{fp, pc}
   2ce54:	push	{fp, lr}
   2ce58:	mov	fp, sp
   2ce5c:	cmp	r0, #0
   2ce60:	beq	2ce7c <ftello64@plt+0x1b5f4>
   2ce64:	cmp	r1, #0
   2ce68:	beq	2ce88 <ftello64@plt+0x1b600>
   2ce6c:	cmn	r1, #1
   2ce70:	ble	2ce94 <ftello64@plt+0x1b60c>
   2ce74:	pop	{fp, lr}
   2ce78:	b	115dc <realloc@plt>
   2ce7c:	mov	r0, r1
   2ce80:	pop	{fp, lr}
   2ce84:	b	2ce24 <ftello64@plt+0x1b59c>
   2ce88:	bl	15df0 <ftello64@plt+0x4568>
   2ce8c:	mov	r0, #0
   2ce90:	pop	{fp, pc}
   2ce94:	bl	1172c <__errno_location@plt>
   2ce98:	mov	r1, #12
   2ce9c:	str	r1, [r0]
   2cea0:	mov	r0, #0
   2cea4:	pop	{fp, pc}
   2cea8:	cmp	r0, r1
   2ceac:	moveq	r0, #0
   2ceb0:	bxeq	lr
   2ceb4:	ldrb	r3, [r1]
   2ceb8:	ldrb	ip, [r0]
   2cebc:	sub	r2, r3, #65	; 0x41
   2cec0:	cmp	r2, #26
   2cec4:	sub	r2, ip, #65	; 0x41
   2cec8:	addcc	r3, r3, #32
   2cecc:	cmp	r2, #26
   2ced0:	addcc	ip, ip, #32
   2ced4:	uxtb	r3, r3
   2ced8:	uxtb	r2, ip
   2cedc:	cmp	r2, #0
   2cee0:	beq	2cef4 <ftello64@plt+0x1b66c>
   2cee4:	add	r1, r1, #1
   2cee8:	add	r0, r0, #1
   2ceec:	cmp	r2, r3
   2cef0:	beq	2ceb4 <ftello64@plt+0x1b62c>
   2cef4:	sub	r0, r2, r3
   2cef8:	bx	lr
   2cefc:	push	{r4, r5, r6, sl, fp, lr}
   2cf00:	add	fp, sp, #16
   2cf04:	mov	r4, r0
   2cf08:	bl	11648 <__fpending@plt>
   2cf0c:	ldr	r6, [r4]
   2cf10:	mov	r5, r0
   2cf14:	mov	r0, r4
   2cf18:	bl	2d044 <ftello64@plt+0x1b7bc>
   2cf1c:	tst	r6, #32
   2cf20:	bne	2cf58 <ftello64@plt+0x1b6d0>
   2cf24:	cmp	r0, #0
   2cf28:	mov	r4, r0
   2cf2c:	mvnne	r4, #0
   2cf30:	cmp	r5, #0
   2cf34:	bne	2cf64 <ftello64@plt+0x1b6dc>
   2cf38:	cmp	r0, #0
   2cf3c:	beq	2cf64 <ftello64@plt+0x1b6dc>
   2cf40:	bl	1172c <__errno_location@plt>
   2cf44:	ldr	r0, [r0]
   2cf48:	subs	r4, r0, #9
   2cf4c:	mvnne	r4, #0
   2cf50:	mov	r0, r4
   2cf54:	pop	{r4, r5, r6, sl, fp, pc}
   2cf58:	mvn	r4, #0
   2cf5c:	cmp	r0, #0
   2cf60:	beq	2cf6c <ftello64@plt+0x1b6e4>
   2cf64:	mov	r0, r4
   2cf68:	pop	{r4, r5, r6, sl, fp, pc}
   2cf6c:	bl	1172c <__errno_location@plt>
   2cf70:	mov	r1, #0
   2cf74:	str	r1, [r0]
   2cf78:	mov	r0, r4
   2cf7c:	pop	{r4, r5, r6, sl, fp, pc}
   2cf80:	push	{r4, r5, r6, r7, fp, lr}
   2cf84:	add	fp, sp, #16
   2cf88:	mov	r4, r0
   2cf8c:	ldr	r0, [r0, #4]
   2cf90:	mov	r5, r1
   2cf94:	cmp	r0, r1
   2cf98:	bcs	2cfcc <ftello64@plt+0x1b744>
   2cf9c:	mov	r6, r3
   2cfa0:	cmp	r3, #0
   2cfa4:	beq	2cfd8 <ftello64@plt+0x1b750>
   2cfa8:	mvn	r0, #0
   2cfac:	udiv	r0, r0, r6
   2cfb0:	cmp	r0, r5
   2cfb4:	bcs	2cfd8 <ftello64@plt+0x1b750>
   2cfb8:	bl	1172c <__errno_location@plt>
   2cfbc:	mov	r1, #12
   2cfc0:	str	r1, [r0]
   2cfc4:	mov	r0, #0
   2cfc8:	pop	{r4, r5, r6, r7, fp, pc}
   2cfcc:	mov	r0, #1
   2cfd0:	str	r5, [r4]
   2cfd4:	pop	{r4, r5, r6, r7, fp, pc}
   2cfd8:	ldr	r0, [r4, #8]
   2cfdc:	mul	r1, r6, r5
   2cfe0:	cmp	r0, r2
   2cfe4:	beq	2cffc <ftello64@plt+0x1b774>
   2cfe8:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2cfec:	mov	r7, r0
   2cff0:	cmp	r0, #0
   2cff4:	bne	2d02c <ftello64@plt+0x1b7a4>
   2cff8:	b	2d03c <ftello64@plt+0x1b7b4>
   2cffc:	mov	r0, r1
   2d000:	bl	2ce24 <ftello64@plt+0x1b59c>
   2d004:	cmp	r0, #0
   2d008:	beq	2d03c <ftello64@plt+0x1b7b4>
   2d00c:	ldr	r1, [r4, #8]
   2d010:	mov	r7, r0
   2d014:	cmp	r1, #0
   2d018:	beq	2d02c <ftello64@plt+0x1b7a4>
   2d01c:	ldr	r0, [r4]
   2d020:	mul	r2, r0, r6
   2d024:	mov	r0, r7
   2d028:	bl	1157c <memcpy@plt>
   2d02c:	mov	r0, #1
   2d030:	str	r5, [r4]
   2d034:	stmib	r4, {r5, r7}
   2d038:	pop	{r4, r5, r6, r7, fp, pc}
   2d03c:	mov	r0, #0
   2d040:	pop	{r4, r5, r6, r7, fp, pc}
   2d044:	push	{r4, r5, r6, sl, fp, lr}
   2d048:	add	fp, sp, #16
   2d04c:	sub	sp, sp, #8
   2d050:	mov	r4, r0
   2d054:	bl	1178c <fileno@plt>
   2d058:	cmn	r0, #1
   2d05c:	ble	2d0d0 <ftello64@plt+0x1b848>
   2d060:	mov	r0, r4
   2d064:	bl	1169c <__freading@plt>
   2d068:	cmp	r0, #0
   2d06c:	beq	2d098 <ftello64@plt+0x1b810>
   2d070:	mov	r0, r4
   2d074:	bl	1178c <fileno@plt>
   2d078:	mov	r1, #1
   2d07c:	mov	r2, #0
   2d080:	mov	r3, #0
   2d084:	str	r1, [sp]
   2d088:	bl	11624 <lseek64@plt>
   2d08c:	and	r0, r0, r1
   2d090:	cmn	r0, #1
   2d094:	beq	2d0d0 <ftello64@plt+0x1b848>
   2d098:	mov	r0, r4
   2d09c:	bl	2d0e0 <ftello64@plt+0x1b858>
   2d0a0:	cmp	r0, #0
   2d0a4:	beq	2d0d0 <ftello64@plt+0x1b848>
   2d0a8:	bl	1172c <__errno_location@plt>
   2d0ac:	ldr	r6, [r0]
   2d0b0:	mov	r5, r0
   2d0b4:	mov	r0, r4
   2d0b8:	bl	117b0 <fclose@plt>
   2d0bc:	cmp	r6, #0
   2d0c0:	strne	r6, [r5]
   2d0c4:	mvnne	r0, #0
   2d0c8:	sub	sp, fp, #16
   2d0cc:	pop	{r4, r5, r6, sl, fp, pc}
   2d0d0:	mov	r0, r4
   2d0d4:	sub	sp, fp, #16
   2d0d8:	pop	{r4, r5, r6, sl, fp, lr}
   2d0dc:	b	117b0 <fclose@plt>
   2d0e0:	push	{r4, sl, fp, lr}
   2d0e4:	add	fp, sp, #8
   2d0e8:	sub	sp, sp, #8
   2d0ec:	mov	r4, r0
   2d0f0:	cmp	r0, #0
   2d0f4:	beq	2d12c <ftello64@plt+0x1b8a4>
   2d0f8:	mov	r0, r4
   2d0fc:	bl	1169c <__freading@plt>
   2d100:	cmp	r0, #0
   2d104:	beq	2d12c <ftello64@plt+0x1b8a4>
   2d108:	ldrb	r0, [r4, #1]
   2d10c:	tst	r0, #1
   2d110:	beq	2d12c <ftello64@plt+0x1b8a4>
   2d114:	mov	r0, #1
   2d118:	mov	r2, #0
   2d11c:	mov	r3, #0
   2d120:	str	r0, [sp]
   2d124:	mov	r0, r4
   2d128:	bl	2d13c <ftello64@plt+0x1b8b4>
   2d12c:	mov	r0, r4
   2d130:	sub	sp, fp, #8
   2d134:	pop	{r4, sl, fp, lr}
   2d138:	b	11528 <fflush@plt>
   2d13c:	push	{r4, r5, r6, r7, fp, lr}
   2d140:	add	fp, sp, #16
   2d144:	sub	sp, sp, #8
   2d148:	mov	r4, r0
   2d14c:	ldr	r0, [r0, #4]
   2d150:	mov	r5, r3
   2d154:	mov	r6, r2
   2d158:	ldr	r1, [r4, #8]
   2d15c:	cmp	r1, r0
   2d160:	bne	2d17c <ftello64@plt+0x1b8f4>
   2d164:	ldrd	r0, [r4, #16]
   2d168:	cmp	r1, r0
   2d16c:	bne	2d17c <ftello64@plt+0x1b8f4>
   2d170:	ldr	r0, [r4, #36]	; 0x24
   2d174:	cmp	r0, #0
   2d178:	beq	2d194 <ftello64@plt+0x1b90c>
   2d17c:	mov	r0, r4
   2d180:	mov	r2, r6
   2d184:	mov	r3, r5
   2d188:	sub	sp, fp, #16
   2d18c:	pop	{r4, r5, r6, r7, fp, lr}
   2d190:	b	117c8 <fseeko64@plt>
   2d194:	ldr	r7, [fp, #8]
   2d198:	mov	r0, r4
   2d19c:	bl	1178c <fileno@plt>
   2d1a0:	mov	r2, r6
   2d1a4:	mov	r3, r5
   2d1a8:	str	r7, [sp]
   2d1ac:	bl	11624 <lseek64@plt>
   2d1b0:	and	r2, r0, r1
   2d1b4:	cmn	r2, #1
   2d1b8:	beq	2d1d8 <ftello64@plt+0x1b950>
   2d1bc:	strd	r0, [r4, #80]	; 0x50
   2d1c0:	ldr	r0, [r4]
   2d1c4:	bic	r0, r0, #16
   2d1c8:	str	r0, [r4]
   2d1cc:	mov	r0, #0
   2d1d0:	sub	sp, fp, #16
   2d1d4:	pop	{r4, r5, r6, r7, fp, pc}
   2d1d8:	mvn	r0, #0
   2d1dc:	sub	sp, fp, #16
   2d1e0:	pop	{r4, r5, r6, r7, fp, pc}
   2d1e4:	push	{fp, lr}
   2d1e8:	mov	fp, sp
   2d1ec:	mov	r0, #14
   2d1f0:	bl	11804 <nl_langinfo@plt>
   2d1f4:	movw	r1, #61240	; 0xef38
   2d1f8:	cmp	r0, #0
   2d1fc:	movt	r1, #2
   2d200:	movne	r1, r0
   2d204:	movw	r0, #92	; 0x5c
   2d208:	ldrb	r2, [r1]
   2d20c:	movt	r0, #3
   2d210:	cmp	r2, #0
   2d214:	movne	r0, r1
   2d218:	pop	{fp, pc}
   2d21c:	push	{r4, r5, r6, r7, fp, lr}
   2d220:	add	fp, sp, #16
   2d224:	mov	r4, r0
   2d228:	ldrb	r0, [r0, #16]
   2d22c:	cmp	r0, #0
   2d230:	popne	{r4, r5, r6, r7, fp, pc}
   2d234:	ldrb	r0, [r4, #4]
   2d238:	ldr	r5, [r4, #20]
   2d23c:	cmp	r0, #0
   2d240:	beq	2d290 <ftello64@plt+0x1ba08>
   2d244:	ldr	r0, [r4]
   2d248:	add	r6, r4, #8
   2d24c:	add	r7, r4, #32
   2d250:	mov	r1, r5
   2d254:	mov	r3, r6
   2d258:	sub	r2, r0, r5
   2d25c:	mov	r0, r7
   2d260:	bl	2d454 <ftello64@plt+0x1bbcc>
   2d264:	cmn	r0, #2
   2d268:	str	r0, [r4, #24]
   2d26c:	beq	2d30c <ftello64@plt+0x1ba84>
   2d270:	cmp	r0, #0
   2d274:	beq	2d2c8 <ftello64@plt+0x1ba40>
   2d278:	cmn	r0, #1
   2d27c:	bne	2d2ec <ftello64@plt+0x1ba64>
   2d280:	mov	r0, #0
   2d284:	strb	r0, [r4, #28]
   2d288:	mov	r0, #1
   2d28c:	b	2d320 <ftello64@plt+0x1ba98>
   2d290:	ldrb	r0, [r5]
   2d294:	movw	r2, #296	; 0x128
   2d298:	movt	r2, #3
   2d29c:	ubfx	r1, r0, #5, #3
   2d2a0:	ldr	r1, [r2, r1, lsl #2]
   2d2a4:	and	r2, r0, #31
   2d2a8:	mov	r0, #1
   2d2ac:	tst	r1, r0, lsl r2
   2d2b0:	beq	2d330 <ftello64@plt+0x1baa8>
   2d2b4:	str	r0, [r4, #24]
   2d2b8:	ldrb	r1, [r5]
   2d2bc:	strb	r0, [r4, #28]
   2d2c0:	str	r1, [r4, #32]
   2d2c4:	b	2d324 <ftello64@plt+0x1ba9c>
   2d2c8:	mov	r0, #1
   2d2cc:	str	r0, [r4, #24]
   2d2d0:	ldr	r0, [r4, #20]
   2d2d4:	ldrb	r0, [r0]
   2d2d8:	cmp	r0, #0
   2d2dc:	bne	2d34c <ftello64@plt+0x1bac4>
   2d2e0:	ldr	r0, [r7]
   2d2e4:	cmp	r0, #0
   2d2e8:	bne	2d364 <ftello64@plt+0x1badc>
   2d2ec:	mov	r0, #1
   2d2f0:	strb	r0, [r4, #28]
   2d2f4:	mov	r0, r6
   2d2f8:	bl	115a0 <mbsinit@plt>
   2d2fc:	cmp	r0, #0
   2d300:	movne	r0, #0
   2d304:	strbne	r0, [r4, #4]
   2d308:	b	2d324 <ftello64@plt+0x1ba9c>
   2d30c:	mov	r0, #0
   2d310:	strb	r0, [r4, #28]
   2d314:	ldr	r0, [r4]
   2d318:	ldr	r1, [r4, #20]
   2d31c:	sub	r0, r0, r1
   2d320:	str	r0, [r4, #24]
   2d324:	mov	r0, #1
   2d328:	strb	r0, [r4, #16]
   2d32c:	pop	{r4, r5, r6, r7, fp, pc}
   2d330:	add	r0, r4, #8
   2d334:	bl	115a0 <mbsinit@plt>
   2d338:	cmp	r0, #0
   2d33c:	beq	2d37c <ftello64@plt+0x1baf4>
   2d340:	mov	r0, #1
   2d344:	strb	r0, [r4, #4]
   2d348:	b	2d244 <ftello64@plt+0x1b9bc>
   2d34c:	movw	r0, #182	; 0xb6
   2d350:	movw	r1, #121	; 0x79
   2d354:	movw	r3, #136	; 0x88
   2d358:	mov	r2, #162	; 0xa2
   2d35c:	movt	r0, #3
   2d360:	b	2d390 <ftello64@plt+0x1bb08>
   2d364:	movw	r0, #205	; 0xcd
   2d368:	movw	r1, #121	; 0x79
   2d36c:	movw	r3, #136	; 0x88
   2d370:	mov	r2, #163	; 0xa3
   2d374:	movt	r0, #3
   2d378:	b	2d390 <ftello64@plt+0x1bb08>
   2d37c:	movw	r0, #98	; 0x62
   2d380:	movw	r1, #121	; 0x79
   2d384:	movw	r3, #136	; 0x88
   2d388:	mov	r2, #135	; 0x87
   2d38c:	movt	r0, #3
   2d390:	movt	r1, #3
   2d394:	movt	r3, #3
   2d398:	bl	1187c <__assert_fail@plt>
   2d39c:	ldr	r3, [r0, #20]
   2d3a0:	ldr	r2, [r0]
   2d3a4:	add	r3, r3, r1
   2d3a8:	add	r1, r2, r1
   2d3ac:	str	r3, [r0, #20]
   2d3b0:	str	r1, [r0]
   2d3b4:	bx	lr
   2d3b8:	push	{r4, r5, r6, sl, fp, lr}
   2d3bc:	add	fp, sp, #16
   2d3c0:	mov	r4, r0
   2d3c4:	ldr	r0, [r1]
   2d3c8:	mov	r5, r1
   2d3cc:	str	r0, [r4]
   2d3d0:	add	r0, r4, #8
   2d3d4:	ldrb	r1, [r1, #4]
   2d3d8:	cmp	r1, #0
   2d3dc:	strb	r1, [r4, #4]
   2d3e0:	beq	2d3f4 <ftello64@plt+0x1bb6c>
   2d3e4:	ldr	r1, [r5, #8]
   2d3e8:	ldr	r2, [r5, #12]
   2d3ec:	stm	r0, {r1, r2}
   2d3f0:	b	2d400 <ftello64@plt+0x1bb78>
   2d3f4:	mov	r1, #0
   2d3f8:	str	r1, [r0]
   2d3fc:	str	r1, [r0, #4]
   2d400:	ldrb	r0, [r5, #16]
   2d404:	strb	r0, [r4, #16]
   2d408:	add	r0, r5, #36	; 0x24
   2d40c:	ldr	r1, [r5, #20]
   2d410:	cmp	r1, r0
   2d414:	beq	2d420 <ftello64@plt+0x1bb98>
   2d418:	mov	r6, r1
   2d41c:	b	2d430 <ftello64@plt+0x1bba8>
   2d420:	ldr	r2, [r5, #24]
   2d424:	add	r6, r4, #36	; 0x24
   2d428:	mov	r0, r6
   2d42c:	bl	1157c <memcpy@plt>
   2d430:	str	r6, [r4, #20]
   2d434:	ldr	r0, [r5, #24]
   2d438:	str	r0, [r4, #24]
   2d43c:	ldrb	r0, [r5, #28]
   2d440:	strb	r0, [r4, #28]
   2d444:	cmp	r0, #0
   2d448:	ldrne	r0, [r5, #32]
   2d44c:	strne	r0, [r4, #32]
   2d450:	pop	{r4, r5, r6, sl, fp, pc}
   2d454:	push	{r4, r5, r6, r7, fp, lr}
   2d458:	add	fp, sp, #16
   2d45c:	sub	sp, sp, #8
   2d460:	cmp	r0, #0
   2d464:	add	r5, sp, #4
   2d468:	mov	r7, r2
   2d46c:	mov	r4, r1
   2d470:	movne	r5, r0
   2d474:	mov	r0, r5
   2d478:	bl	11654 <mbrtowc@plt>
   2d47c:	mov	r6, r0
   2d480:	cmp	r7, #0
   2d484:	beq	2d4ac <ftello64@plt+0x1bc24>
   2d488:	cmn	r6, #2
   2d48c:	bcc	2d4ac <ftello64@plt+0x1bc24>
   2d490:	mov	r0, #0
   2d494:	bl	2e780 <ftello64@plt+0x1cef8>
   2d498:	cmp	r0, #0
   2d49c:	bne	2d4ac <ftello64@plt+0x1bc24>
   2d4a0:	ldrb	r0, [r4]
   2d4a4:	mov	r6, #1
   2d4a8:	str	r0, [r5]
   2d4ac:	mov	r0, r6
   2d4b0:	sub	sp, fp, #16
   2d4b4:	pop	{r4, r5, r6, r7, fp, pc}
   2d4b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d4bc:	add	fp, sp, #28
   2d4c0:	sub	sp, sp, #308	; 0x134
   2d4c4:	mov	r6, r1
   2d4c8:	mov	sl, r0
   2d4cc:	bl	11630 <__ctype_get_mb_cur_max@plt>
   2d4d0:	cmp	r0, #2
   2d4d4:	bcc	2d888 <ftello64@plt+0x1c000>
   2d4d8:	mov	r4, #0
   2d4dc:	sub	r0, fp, #88	; 0x58
   2d4e0:	str	r4, [fp, #-80]	; 0xffffffb0
   2d4e4:	str	r4, [fp, #-84]	; 0xffffffac
   2d4e8:	strb	r4, [fp, #-76]	; 0xffffffb4
   2d4ec:	strb	r4, [fp, #-88]	; 0xffffffa8
   2d4f0:	str	r6, [fp, #-72]	; 0xffffffb8
   2d4f4:	bl	2df44 <ftello64@plt+0x1c6bc>
   2d4f8:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2d4fc:	cmp	r0, #0
   2d500:	beq	2d510 <ftello64@plt+0x1bc88>
   2d504:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2d508:	cmp	r0, #0
   2d50c:	beq	2d9a4 <ftello64@plt+0x1c11c>
   2d510:	add	r0, sp, #136	; 0x88
   2d514:	str	r4, [fp, #-136]	; 0xffffff78
   2d518:	str	r4, [fp, #-140]	; 0xffffff74
   2d51c:	str	r6, [fp, #-128]	; 0xffffff80
   2d520:	strb	r4, [fp, #-132]	; 0xffffff7c
   2d524:	str	r6, [sp, #16]
   2d528:	strb	r4, [fp, #-144]	; 0xffffff70
   2d52c:	str	r4, [sp, #144]	; 0x90
   2d530:	str	r4, [sp, #140]	; 0x8c
   2d534:	str	sl, [sp, #152]	; 0x98
   2d538:	strb	r4, [sp, #148]	; 0x94
   2d53c:	strb	r4, [sp, #136]	; 0x88
   2d540:	bl	2df44 <ftello64@plt+0x1c6bc>
   2d544:	ldrb	r0, [sp, #160]	; 0xa0
   2d548:	cmp	r0, #0
   2d54c:	beq	2d55c <ftello64@plt+0x1bcd4>
   2d550:	ldr	r0, [sp, #164]	; 0xa4
   2d554:	cmp	r0, #0
   2d558:	beq	2d9b0 <ftello64@plt+0x1c128>
   2d55c:	add	r0, sp, #24
   2d560:	mov	r8, #1
   2d564:	mov	r6, #0
   2d568:	sub	r5, fp, #144	; 0x90
   2d56c:	mov	r1, #0
   2d570:	mov	r7, #0
   2d574:	mov	r9, #0
   2d578:	add	r0, r0, #4
   2d57c:	str	r0, [sp, #12]
   2d580:	add	r0, sp, #136	; 0x88
   2d584:	add	r0, r0, #16
   2d588:	str	r0, [sp, #8]
   2d58c:	add	r0, r9, r9, lsl #2
   2d590:	mov	r4, r7
   2d594:	cmp	r7, r0
   2d598:	bcc	2d644 <ftello64@plt+0x1bdbc>
   2d59c:	tst	r8, #1
   2d5a0:	beq	2d644 <ftello64@plt+0x1bdbc>
   2d5a4:	cmp	r9, #10
   2d5a8:	bcc	2d644 <ftello64@plt+0x1bdbc>
   2d5ac:	subs	r0, r4, r1
   2d5b0:	beq	2d5f8 <ftello64@plt+0x1bd70>
   2d5b4:	sub	r7, r1, r4
   2d5b8:	b	2d5d8 <ftello64@plt+0x1bd50>
   2d5bc:	strb	r6, [fp, #-132]	; 0xffffff7c
   2d5c0:	adds	r7, r7, #1
   2d5c4:	ldr	r0, [fp, #-128]	; 0xffffff80
   2d5c8:	ldr	r1, [fp, #-124]	; 0xffffff84
   2d5cc:	add	r0, r0, r1
   2d5d0:	str	r0, [fp, #-128]	; 0xffffff80
   2d5d4:	bcs	2d5f8 <ftello64@plt+0x1bd70>
   2d5d8:	mov	r0, r5
   2d5dc:	bl	2df44 <ftello64@plt+0x1c6bc>
   2d5e0:	ldrb	r0, [fp, #-120]	; 0xffffff88
   2d5e4:	cmp	r0, #0
   2d5e8:	beq	2d5bc <ftello64@plt+0x1bd34>
   2d5ec:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2d5f0:	cmp	r0, #0
   2d5f4:	bne	2d5bc <ftello64@plt+0x1bd34>
   2d5f8:	mov	r0, r5
   2d5fc:	bl	2df44 <ftello64@plt+0x1c6bc>
   2d600:	ldrb	r0, [fp, #-120]	; 0xffffff88
   2d604:	cmp	r0, #0
   2d608:	beq	2d640 <ftello64@plt+0x1bdb8>
   2d60c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2d610:	mov	r1, r4
   2d614:	cmp	r0, #0
   2d618:	bne	2d644 <ftello64@plt+0x1bdbc>
   2d61c:	ldr	r1, [sp, #16]
   2d620:	mov	r0, sl
   2d624:	add	r2, sp, #80	; 0x50
   2d628:	bl	2d9d8 <ftello64@plt+0x1c150>
   2d62c:	mov	r8, #0
   2d630:	cmp	r0, #0
   2d634:	mov	r1, r4
   2d638:	beq	2d644 <ftello64@plt+0x1bdbc>
   2d63c:	b	2d9cc <ftello64@plt+0x1c144>
   2d640:	mov	r1, r4
   2d644:	ldrb	r0, [sp, #160]	; 0xa0
   2d648:	add	r7, r4, #1
   2d64c:	str	r1, [sp, #20]
   2d650:	cmp	r0, #0
   2d654:	ldrbne	r0, [fp, #-64]	; 0xffffffc0
   2d658:	cmpne	r0, #0
   2d65c:	bne	2d688 <ftello64@plt+0x1be00>
   2d660:	ldr	r2, [sp, #156]	; 0x9c
   2d664:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2d668:	cmp	r2, r0
   2d66c:	bne	2d844 <ftello64@plt+0x1bfbc>
   2d670:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2d674:	ldr	r0, [sp, #152]	; 0x98
   2d678:	bl	11708 <bcmp@plt>
   2d67c:	cmp	r0, #0
   2d680:	bne	2d844 <ftello64@plt+0x1bfbc>
   2d684:	b	2d698 <ftello64@plt+0x1be10>
   2d688:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2d68c:	ldr	r1, [sp, #164]	; 0xa4
   2d690:	cmp	r1, r0
   2d694:	bne	2d844 <ftello64@plt+0x1bfbc>
   2d698:	add	r2, sp, #136	; 0x88
   2d69c:	mov	r1, #48	; 0x30
   2d6a0:	add	r3, sp, #80	; 0x50
   2d6a4:	str	r9, [sp]
   2d6a8:	str	r8, [sp, #4]
   2d6ac:	mov	r0, r2
   2d6b0:	add	r2, r2, #32
   2d6b4:	vld1.64	{d16-d17}, [r0], r1
   2d6b8:	ldr	r1, [sp, #8]
   2d6bc:	vld1.64	{d20-d21}, [r2]
   2d6c0:	vldr	d22, [r0]
   2d6c4:	add	r0, r3, #32
   2d6c8:	vld1.64	{d18-d19}, [r1]
   2d6cc:	add	r1, r3, #16
   2d6d0:	vst1.64	{d20-d21}, [r0]
   2d6d4:	mov	r0, r3
   2d6d8:	vst1.64	{d18-d19}, [r1]
   2d6dc:	mov	r1, #12
   2d6e0:	vst1.64	{d16-d17}, [r0], r1
   2d6e4:	strb	r6, [r0]
   2d6e8:	ldr	r0, [sp, #16]
   2d6ec:	vstr	d22, [sp, #128]	; 0x80
   2d6f0:	ldr	r1, [sp, #100]	; 0x64
   2d6f4:	str	r0, [sp, #40]	; 0x28
   2d6f8:	ldr	r0, [sp, #96]	; 0x60
   2d6fc:	strb	r6, [sp, #24]
   2d700:	add	r0, r0, r1
   2d704:	str	r0, [sp, #96]	; 0x60
   2d708:	ldr	r0, [sp, #12]
   2d70c:	str	r6, [r0]
   2d710:	str	r6, [r0, #4]
   2d714:	add	r0, sp, #24
   2d718:	strb	r6, [sp, #36]	; 0x24
   2d71c:	bl	2df44 <ftello64@plt+0x1c6bc>
   2d720:	ldrb	r0, [sp, #48]	; 0x30
   2d724:	cmp	r0, #0
   2d728:	beq	2d738 <ftello64@plt+0x1beb0>
   2d72c:	ldr	r0, [sp, #52]	; 0x34
   2d730:	cmp	r0, #0
   2d734:	beq	2d9d4 <ftello64@plt+0x1c14c>
   2d738:	strb	r6, [sp, #36]	; 0x24
   2d73c:	ldr	r0, [sp, #40]	; 0x28
   2d740:	ldr	r1, [sp, #44]	; 0x2c
   2d744:	add	r0, r0, r1
   2d748:	str	r0, [sp, #40]	; 0x28
   2d74c:	add	r0, sp, #24
   2d750:	bl	2df44 <ftello64@plt+0x1c6bc>
   2d754:	ldrb	r0, [sp, #48]	; 0x30
   2d758:	cmp	r0, #0
   2d75c:	beq	2d76c <ftello64@plt+0x1bee4>
   2d760:	ldr	r0, [sp, #52]	; 0x34
   2d764:	cmp	r0, #0
   2d768:	beq	2d9bc <ftello64@plt+0x1c134>
   2d76c:	add	r7, r4, #2
   2d770:	add	r0, sp, #80	; 0x50
   2d774:	bl	2df44 <ftello64@plt+0x1c6bc>
   2d778:	ldr	r0, [sp, #108]	; 0x6c
   2d77c:	ldrb	r1, [sp, #104]	; 0x68
   2d780:	cmp	r0, #0
   2d784:	bne	2d790 <ftello64@plt+0x1bf08>
   2d788:	cmp	r1, #0
   2d78c:	bne	2d9ac <ftello64@plt+0x1c124>
   2d790:	cmp	r1, #0
   2d794:	ldrbne	r1, [sp, #48]	; 0x30
   2d798:	cmpne	r1, #0
   2d79c:	bne	2d7d8 <ftello64@plt+0x1bf50>
   2d7a0:	ldr	r4, [sp, #100]	; 0x64
   2d7a4:	ldr	r0, [sp, #44]	; 0x2c
   2d7a8:	cmp	r4, r0
   2d7ac:	bne	2d838 <ftello64@plt+0x1bfb0>
   2d7b0:	ldr	r8, [sp, #40]	; 0x28
   2d7b4:	ldr	r9, [sp, #96]	; 0x60
   2d7b8:	mov	r2, r4
   2d7bc:	mov	r0, r9
   2d7c0:	mov	r1, r8
   2d7c4:	bl	11708 <bcmp@plt>
   2d7c8:	cmp	r0, #0
   2d7cc:	mov	r0, r4
   2d7d0:	beq	2d7f4 <ftello64@plt+0x1bf6c>
   2d7d4:	b	2d838 <ftello64@plt+0x1bfb0>
   2d7d8:	ldr	r1, [sp, #52]	; 0x34
   2d7dc:	cmp	r0, r1
   2d7e0:	bne	2d838 <ftello64@plt+0x1bfb0>
   2d7e4:	ldr	r8, [sp, #40]	; 0x28
   2d7e8:	ldr	r4, [sp, #44]	; 0x2c
   2d7ec:	ldr	r9, [sp, #96]	; 0x60
   2d7f0:	ldr	r0, [sp, #100]	; 0x64
   2d7f4:	mov	r1, #0
   2d7f8:	add	r0, r9, r0
   2d7fc:	strb	r1, [sp, #92]	; 0x5c
   2d800:	str	r0, [sp, #96]	; 0x60
   2d804:	add	r0, r8, r4
   2d808:	strb	r1, [sp, #36]	; 0x24
   2d80c:	str	r0, [sp, #40]	; 0x28
   2d810:	add	r0, sp, #24
   2d814:	bl	2df44 <ftello64@plt+0x1c6bc>
   2d818:	ldrb	r0, [sp, #48]	; 0x30
   2d81c:	add	r7, r7, #1
   2d820:	cmp	r0, #0
   2d824:	beq	2d770 <ftello64@plt+0x1bee8>
   2d828:	ldr	r0, [sp, #52]	; 0x34
   2d82c:	cmp	r0, #0
   2d830:	bne	2d770 <ftello64@plt+0x1bee8>
   2d834:	b	2d9bc <ftello64@plt+0x1c134>
   2d838:	ldr	r8, [sp, #4]
   2d83c:	ldr	r9, [sp]
   2d840:	mov	r6, #0
   2d844:	mov	r4, #0
   2d848:	add	r9, r9, #1
   2d84c:	strb	r4, [sp, #148]	; 0x94
   2d850:	ldr	r0, [sp, #152]	; 0x98
   2d854:	ldr	r1, [sp, #156]	; 0x9c
   2d858:	add	r0, r0, r1
   2d85c:	str	r0, [sp, #152]	; 0x98
   2d860:	add	r0, sp, #136	; 0x88
   2d864:	bl	2df44 <ftello64@plt+0x1c6bc>
   2d868:	ldrb	r0, [sp, #160]	; 0xa0
   2d86c:	ldr	r1, [sp, #20]
   2d870:	cmp	r0, #0
   2d874:	beq	2d58c <ftello64@plt+0x1bd04>
   2d878:	ldr	r0, [sp, #164]	; 0xa4
   2d87c:	cmp	r0, #0
   2d880:	bne	2d58c <ftello64@plt+0x1bd04>
   2d884:	b	2d9b0 <ftello64@plt+0x1c128>
   2d888:	ldrb	r5, [r6]
   2d88c:	cmp	r5, #0
   2d890:	beq	2d9a4 <ftello64@plt+0x1c11c>
   2d894:	ldrb	r9, [sl]
   2d898:	cmp	r9, #0
   2d89c:	beq	2d9ac <ftello64@plt+0x1c124>
   2d8a0:	mov	lr, #1
   2d8a4:	mov	ip, #0
   2d8a8:	mov	r3, r6
   2d8ac:	mov	r7, #0
   2d8b0:	mov	r8, #0
   2d8b4:	add	r0, r8, r8, lsl #2
   2d8b8:	cmp	r7, r0
   2d8bc:	bcc	2d94c <ftello64@plt+0x1c0c4>
   2d8c0:	tst	lr, #1
   2d8c4:	beq	2d94c <ftello64@plt+0x1c0c4>
   2d8c8:	cmp	r8, #10
   2d8cc:	bcc	2d94c <ftello64@plt+0x1c0c4>
   2d8d0:	cmp	r3, #0
   2d8d4:	beq	2d914 <ftello64@plt+0x1c08c>
   2d8d8:	sub	r1, r7, ip
   2d8dc:	mov	r0, r3
   2d8e0:	str	r7, [sp, #20]
   2d8e4:	mov	r7, r5
   2d8e8:	mov	r4, lr
   2d8ec:	mov	r5, r3
   2d8f0:	bl	117bc <strnlen@plt>
   2d8f4:	mov	r3, r5
   2d8f8:	mov	r5, r7
   2d8fc:	ldr	r7, [sp, #20]
   2d900:	mov	lr, r4
   2d904:	ldrb	r0, [r3, r0]!
   2d908:	mov	ip, r7
   2d90c:	cmp	r0, #0
   2d910:	bne	2d94c <ftello64@plt+0x1c0c4>
   2d914:	mov	r0, r6
   2d918:	mov	r4, ip
   2d91c:	bl	11714 <strlen@plt>
   2d920:	mov	r2, r0
   2d924:	mov	r0, sl
   2d928:	mov	r1, r6
   2d92c:	sub	r3, fp, #88	; 0x58
   2d930:	bl	2dde8 <ftello64@plt+0x1c560>
   2d934:	cmp	r0, #0
   2d938:	bne	2d9c4 <ftello64@plt+0x1c13c>
   2d93c:	ldrb	r9, [sl]
   2d940:	mov	lr, #0
   2d944:	mov	r3, #0
   2d948:	mov	ip, r4
   2d94c:	uxtb	r0, r9
   2d950:	cmp	r0, r5
   2d954:	bne	2d988 <ftello64@plt+0x1c100>
   2d958:	mov	r0, #1
   2d95c:	ldrb	r1, [r6, r0]
   2d960:	cmp	r1, #0
   2d964:	beq	2d9a4 <ftello64@plt+0x1c11c>
   2d968:	ldrb	r2, [sl, r0]
   2d96c:	cmp	r2, #0
   2d970:	beq	2d9ac <ftello64@plt+0x1c124>
   2d974:	add	r0, r0, #1
   2d978:	cmp	r2, r1
   2d97c:	beq	2d95c <ftello64@plt+0x1c0d4>
   2d980:	add	r7, r7, r0
   2d984:	b	2d98c <ftello64@plt+0x1c104>
   2d988:	add	r7, r7, #1
   2d98c:	ldrb	r9, [sl, #1]!
   2d990:	add	r8, r8, #1
   2d994:	mov	r4, #0
   2d998:	cmp	r9, #0
   2d99c:	bne	2d8b4 <ftello64@plt+0x1c02c>
   2d9a0:	b	2d9b0 <ftello64@plt+0x1c128>
   2d9a4:	mov	r4, sl
   2d9a8:	b	2d9b0 <ftello64@plt+0x1c128>
   2d9ac:	mov	r4, #0
   2d9b0:	mov	r0, r4
   2d9b4:	sub	sp, fp, #28
   2d9b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d9bc:	ldr	r4, [sp, #152]	; 0x98
   2d9c0:	b	2d9b0 <ftello64@plt+0x1c128>
   2d9c4:	ldr	r4, [fp, #-88]	; 0xffffffa8
   2d9c8:	b	2d9b0 <ftello64@plt+0x1c128>
   2d9cc:	ldr	r4, [sp, #80]	; 0x50
   2d9d0:	b	2d9b0 <ftello64@plt+0x1c128>
   2d9d4:	bl	11864 <abort@plt>
   2d9d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d9dc:	add	fp, sp, #28
   2d9e0:	sub	sp, sp, #132	; 0x84
   2d9e4:	mov	r4, r0
   2d9e8:	mov	r0, r1
   2d9ec:	mov	r8, r2
   2d9f0:	mov	r7, r1
   2d9f4:	bl	2e938 <ftello64@plt+0x1d0b0>
   2d9f8:	mov	sl, r0
   2d9fc:	movw	r0, #47662	; 0xba2e
   2da00:	mov	r5, #0
   2da04:	movt	r0, #744	; 0x2e8
   2da08:	cmp	sl, r0
   2da0c:	bhi	2ddd8 <ftello64@plt+0x1c550>
   2da10:	mov	r0, #44	; 0x2c
   2da14:	mul	r0, sl, r0
   2da18:	cmp	r0, #4016	; 0xfb0
   2da1c:	bhi	2da44 <ftello64@plt+0x1c1bc>
   2da20:	add	r0, r0, #22
   2da24:	bic	r0, r0, #7
   2da28:	sub	r0, sp, r0
   2da2c:	add	r1, r0, #15
   2da30:	bic	r9, r1, #15
   2da34:	mov	sp, r0
   2da38:	cmp	r9, #0
   2da3c:	bne	2da54 <ftello64@plt+0x1c1cc>
   2da40:	b	2ddd8 <ftello64@plt+0x1c550>
   2da44:	bl	2e7ec <ftello64@plt+0x1cf64>
   2da48:	mov	r9, r0
   2da4c:	cmp	r9, #0
   2da50:	beq	2ddd8 <ftello64@plt+0x1c550>
   2da54:	sub	r6, fp, #88	; 0x58
   2da58:	str	r4, [fp, #-160]	; 0xffffff60
   2da5c:	mov	r4, #0
   2da60:	mov	r0, r6
   2da64:	str	r4, [fp, #-80]	; 0xffffffb0
   2da68:	str	r4, [fp, #-84]	; 0xffffffac
   2da6c:	strb	r4, [fp, #-76]	; 0xffffffb4
   2da70:	strb	r4, [fp, #-88]	; 0xffffffa8
   2da74:	str	r7, [fp, #-72]	; 0xffffffb8
   2da78:	bl	2df44 <ftello64@plt+0x1c6bc>
   2da7c:	add	r0, sl, sl, lsl #2
   2da80:	add	r3, r9, r0, lsl #3
   2da84:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2da88:	str	r3, [fp, #-148]	; 0xffffff6c
   2da8c:	cmp	r0, #0
   2da90:	beq	2daa0 <ftello64@plt+0x1c218>
   2da94:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2da98:	cmp	r0, #0
   2da9c:	beq	2db24 <ftello64@plt+0x1c29c>
   2daa0:	add	r7, r9, #16
   2daa4:	add	r5, r6, #32
   2daa8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2daac:	cmp	r0, r5
   2dab0:	bne	2dac8 <ftello64@plt+0x1c240>
   2dab4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   2dab8:	mov	r0, r7
   2dabc:	mov	r1, r5
   2dac0:	bl	1157c <memcpy@plt>
   2dac4:	mov	r0, r7
   2dac8:	str	r0, [r7, #-16]
   2dacc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2dad0:	str	r0, [r7, #-12]
   2dad4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2dad8:	strb	r0, [r7, #-8]
   2dadc:	cmp	r0, #0
   2dae0:	ldrne	r0, [fp, #-60]	; 0xffffffc4
   2dae4:	strne	r0, [r7, #-4]
   2dae8:	strb	r4, [fp, #-76]	; 0xffffffb4
   2daec:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2daf0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2daf4:	add	r0, r0, r1
   2daf8:	str	r0, [fp, #-72]	; 0xffffffb8
   2dafc:	mov	r0, r6
   2db00:	bl	2df44 <ftello64@plt+0x1c6bc>
   2db04:	ldrb	r1, [fp, #-64]	; 0xffffffc0
   2db08:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2db0c:	ldr	r3, [fp, #-148]	; 0xffffff6c
   2db10:	add	r7, r7, #40	; 0x28
   2db14:	cmp	r1, #0
   2db18:	beq	2daa8 <ftello64@plt+0x1c220>
   2db1c:	cmp	r0, #0
   2db20:	bne	2daa8 <ftello64@plt+0x1c220>
   2db24:	mov	r0, #1
   2db28:	cmp	sl, #3
   2db2c:	str	r8, [fp, #-156]	; 0xffffff64
   2db30:	str	sl, [fp, #-152]	; 0xffffff68
   2db34:	str	r0, [r3, #4]
   2db38:	bcc	2dc04 <ftello64@plt+0x1c37c>
   2db3c:	mov	r4, #2
   2db40:	mov	r5, #0
   2db44:	b	2db64 <ftello64@plt+0x1c2dc>
   2db48:	mov	r5, #0
   2db4c:	mov	r0, r4
   2db50:	str	r0, [r3, r4, lsl #2]
   2db54:	ldr	r0, [fp, #-152]	; 0xffffff68
   2db58:	add	r4, r4, #1
   2db5c:	cmp	r4, r0
   2db60:	beq	2dc04 <ftello64@plt+0x1c37c>
   2db64:	add	r0, r4, r4, lsl #2
   2db68:	add	r0, r9, r0, lsl #3
   2db6c:	ldrb	r8, [r0, #-32]	; 0xffffffe0
   2db70:	sub	sl, r0, #40	; 0x28
   2db74:	sub	r6, r0, #36	; 0x24
   2db78:	sub	r7, r0, #28
   2db7c:	cmp	r8, #0
   2db80:	beq	2dbac <ftello64@plt+0x1c324>
   2db84:	add	r0, r5, r5, lsl #2
   2db88:	add	r0, r9, r0, lsl #3
   2db8c:	ldrb	r1, [r0, #8]
   2db90:	cmp	r1, #0
   2db94:	beq	2dbac <ftello64@plt+0x1c324>
   2db98:	ldr	r0, [r0, #12]
   2db9c:	ldr	r1, [r7]
   2dba0:	cmp	r1, r0
   2dba4:	bne	2dbdc <ftello64@plt+0x1c354>
   2dba8:	b	2dbf8 <ftello64@plt+0x1c370>
   2dbac:	add	r0, r5, r5, lsl #2
   2dbb0:	ldr	r2, [r6]
   2dbb4:	add	r1, r9, r0, lsl #3
   2dbb8:	ldr	r1, [r1, #4]
   2dbbc:	cmp	r2, r1
   2dbc0:	bne	2dbdc <ftello64@plt+0x1c354>
   2dbc4:	ldr	r1, [r9, r0, lsl #3]
   2dbc8:	ldr	r0, [sl]
   2dbcc:	bl	11708 <bcmp@plt>
   2dbd0:	ldr	r3, [fp, #-148]	; 0xffffff6c
   2dbd4:	cmp	r0, #0
   2dbd8:	beq	2dbf8 <ftello64@plt+0x1c370>
   2dbdc:	cmp	r5, #0
   2dbe0:	beq	2db48 <ftello64@plt+0x1c2c0>
   2dbe4:	ldr	r0, [r3, r5, lsl #2]
   2dbe8:	sub	r5, r5, r0
   2dbec:	cmp	r8, #0
   2dbf0:	bne	2db84 <ftello64@plt+0x1c2fc>
   2dbf4:	b	2dbac <ftello64@plt+0x1c324>
   2dbf8:	add	r5, r5, #1
   2dbfc:	sub	r0, r4, r5
   2dc00:	b	2db50 <ftello64@plt+0x1c2c8>
   2dc04:	ldr	r8, [fp, #-156]	; 0xffffff64
   2dc08:	ldr	r0, [fp, #-160]	; 0xffffff60
   2dc0c:	mov	r6, #0
   2dc10:	str	r6, [r8]
   2dc14:	str	r6, [fp, #-80]	; 0xffffffb0
   2dc18:	str	r6, [fp, #-84]	; 0xffffffac
   2dc1c:	strb	r6, [fp, #-76]	; 0xffffffb4
   2dc20:	strb	r6, [fp, #-88]	; 0xffffffa8
   2dc24:	str	r6, [fp, #-136]	; 0xffffff78
   2dc28:	str	r6, [fp, #-140]	; 0xffffff74
   2dc2c:	str	r0, [fp, #-128]	; 0xffffff80
   2dc30:	str	r0, [fp, #-72]	; 0xffffffb8
   2dc34:	sub	r0, fp, #144	; 0x90
   2dc38:	strb	r6, [fp, #-132]	; 0xffffff7c
   2dc3c:	strb	r6, [fp, #-144]	; 0xffffff70
   2dc40:	bl	2df44 <ftello64@plt+0x1c6bc>
   2dc44:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2dc48:	ldrb	r1, [fp, #-120]	; 0xffffff88
   2dc4c:	cmp	r0, #0
   2dc50:	bne	2dc5c <ftello64@plt+0x1c3d4>
   2dc54:	cmp	r1, #0
   2dc58:	bne	2ddcc <ftello64@plt+0x1c544>
   2dc5c:	clz	r1, r1
   2dc60:	sub	r4, fp, #88	; 0x58
   2dc64:	mov	sl, #0
   2dc68:	lsr	r1, r1, #5
   2dc6c:	add	r2, sl, sl, lsl #2
   2dc70:	tst	r1, #1
   2dc74:	add	r3, r9, r2, lsl #3
   2dc78:	bne	2dca0 <ftello64@plt+0x1c418>
   2dc7c:	ldrb	r1, [r3, #8]
   2dc80:	cmp	r1, #0
   2dc84:	beq	2dca0 <ftello64@plt+0x1c418>
   2dc88:	ldr	r1, [r3, #12]
   2dc8c:	cmp	r1, r0
   2dc90:	bne	2dccc <ftello64@plt+0x1c444>
   2dc94:	ldr	r7, [fp, #-128]	; 0xffffff80
   2dc98:	ldr	r5, [fp, #-124]	; 0xffffff84
   2dc9c:	b	2dd2c <ftello64@plt+0x1c4a4>
   2dca0:	ldr	r5, [r3, #4]
   2dca4:	ldr	r0, [fp, #-124]	; 0xffffff84
   2dca8:	cmp	r5, r0
   2dcac:	bne	2dccc <ftello64@plt+0x1c444>
   2dcb0:	ldr	r0, [r9, r2, lsl #3]
   2dcb4:	ldr	r7, [fp, #-128]	; 0xffffff80
   2dcb8:	mov	r2, r5
   2dcbc:	mov	r1, r7
   2dcc0:	bl	11708 <bcmp@plt>
   2dcc4:	cmp	r0, #0
   2dcc8:	beq	2dd2c <ftello64@plt+0x1c4a4>
   2dccc:	cmp	sl, #0
   2dcd0:	beq	2dd4c <ftello64@plt+0x1c4c4>
   2dcd4:	ldr	r0, [fp, #-148]	; 0xffffff6c
   2dcd8:	ldr	r5, [r0, sl, lsl #2]
   2dcdc:	sub	sl, sl, r5
   2dce0:	cmp	r5, #0
   2dce4:	bne	2dd08 <ftello64@plt+0x1c480>
   2dce8:	b	2dd98 <ftello64@plt+0x1c510>
   2dcec:	strb	r6, [fp, #-76]	; 0xffffffb4
   2dcf0:	subs	r5, r5, #1
   2dcf4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2dcf8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2dcfc:	add	r0, r0, r1
   2dd00:	str	r0, [fp, #-72]	; 0xffffffb8
   2dd04:	beq	2dd98 <ftello64@plt+0x1c510>
   2dd08:	mov	r0, r4
   2dd0c:	bl	2df44 <ftello64@plt+0x1c6bc>
   2dd10:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2dd14:	cmp	r0, #0
   2dd18:	beq	2dcec <ftello64@plt+0x1c464>
   2dd1c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2dd20:	cmp	r0, #0
   2dd24:	bne	2dcec <ftello64@plt+0x1c464>
   2dd28:	b	2dde4 <ftello64@plt+0x1c55c>
   2dd2c:	add	r0, r7, r5
   2dd30:	strb	r6, [fp, #-132]	; 0xffffff7c
   2dd34:	add	sl, sl, #1
   2dd38:	str	r0, [fp, #-128]	; 0xffffff80
   2dd3c:	ldr	r0, [fp, #-152]	; 0xffffff68
   2dd40:	cmp	sl, r0
   2dd44:	bne	2dd98 <ftello64@plt+0x1c510>
   2dd48:	b	2ddc4 <ftello64@plt+0x1c53c>
   2dd4c:	mov	r0, r4
   2dd50:	bl	2df44 <ftello64@plt+0x1c6bc>
   2dd54:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2dd58:	cmp	r0, #0
   2dd5c:	beq	2dd6c <ftello64@plt+0x1c4e4>
   2dd60:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2dd64:	cmp	r0, #0
   2dd68:	beq	2dde4 <ftello64@plt+0x1c55c>
   2dd6c:	mov	sl, #0
   2dd70:	strb	sl, [fp, #-76]	; 0xffffffb4
   2dd74:	strb	sl, [fp, #-132]	; 0xffffff7c
   2dd78:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2dd7c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2dd80:	add	r0, r0, r1
   2dd84:	ldr	r1, [fp, #-124]	; 0xffffff84
   2dd88:	str	r0, [fp, #-72]	; 0xffffffb8
   2dd8c:	ldr	r0, [fp, #-128]	; 0xffffff80
   2dd90:	add	r0, r0, r1
   2dd94:	str	r0, [fp, #-128]	; 0xffffff80
   2dd98:	sub	r0, fp, #144	; 0x90
   2dd9c:	bl	2df44 <ftello64@plt+0x1c6bc>
   2dda0:	ldrb	r2, [fp, #-120]	; 0xffffff88
   2dda4:	clz	r0, r2
   2dda8:	lsr	r1, r0, #5
   2ddac:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2ddb0:	cmp	r0, #0
   2ddb4:	bne	2dc6c <ftello64@plt+0x1c3e4>
   2ddb8:	cmp	r2, #0
   2ddbc:	beq	2dc6c <ftello64@plt+0x1c3e4>
   2ddc0:	b	2ddcc <ftello64@plt+0x1c544>
   2ddc4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2ddc8:	str	r0, [r8]
   2ddcc:	mov	r0, r9
   2ddd0:	bl	2e85c <ftello64@plt+0x1cfd4>
   2ddd4:	mov	r5, #1
   2ddd8:	mov	r0, r5
   2dddc:	sub	sp, fp, #28
   2dde0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dde4:	bl	11864 <abort@plt>
   2dde8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2ddec:	add	fp, sp, #24
   2ddf0:	mov	r4, #0
   2ddf4:	cmn	r2, #-536870911	; 0xe0000001
   2ddf8:	bhi	2df38 <ftello64@plt+0x1c6b0>
   2ddfc:	mov	r7, r0
   2de00:	lsl	r0, r2, #2
   2de04:	mov	r8, r3
   2de08:	mov	r5, r2
   2de0c:	mov	r6, r1
   2de10:	cmp	r0, #4016	; 0xfb0
   2de14:	bhi	2de3c <ftello64@plt+0x1c5b4>
   2de18:	add	r0, r0, #22
   2de1c:	bic	r0, r0, #7
   2de20:	sub	r1, sp, r0
   2de24:	add	r0, r1, #15
   2de28:	bic	r0, r0, #15
   2de2c:	mov	sp, r1
   2de30:	cmp	r0, #0
   2de34:	bne	2de48 <ftello64@plt+0x1c5c0>
   2de38:	b	2df38 <ftello64@plt+0x1c6b0>
   2de3c:	bl	2e7ec <ftello64@plt+0x1cf64>
   2de40:	cmp	r0, #0
   2de44:	beq	2df38 <ftello64@plt+0x1c6b0>
   2de48:	mov	r1, #1
   2de4c:	cmp	r5, #3
   2de50:	str	r1, [r0, #4]
   2de54:	bcc	2debc <ftello64@plt+0x1c634>
   2de58:	mov	r1, #2
   2de5c:	mov	r2, #0
   2de60:	b	2de7c <ftello64@plt+0x1c5f4>
   2de64:	add	r2, r2, #1
   2de68:	sub	r3, r1, r2
   2de6c:	str	r3, [r0, r1, lsl #2]
   2de70:	add	r1, r1, #1
   2de74:	cmp	r1, r5
   2de78:	beq	2debc <ftello64@plt+0x1c634>
   2de7c:	add	r3, r1, r6
   2de80:	ldrb	r4, [r6, r2]
   2de84:	ldrb	r3, [r3, #-1]
   2de88:	cmp	r3, r4
   2de8c:	beq	2de64 <ftello64@plt+0x1c5dc>
   2de90:	cmp	r2, #0
   2de94:	beq	2deb0 <ftello64@plt+0x1c628>
   2de98:	ldr	r4, [r0, r2, lsl #2]
   2de9c:	sub	r2, r2, r4
   2dea0:	ldrb	r4, [r6, r2]
   2dea4:	cmp	r3, r4
   2dea8:	bne	2de90 <ftello64@plt+0x1c608>
   2deac:	b	2de64 <ftello64@plt+0x1c5dc>
   2deb0:	mov	r2, #0
   2deb4:	mov	r3, r1
   2deb8:	b	2de6c <ftello64@plt+0x1c5e4>
   2debc:	mov	r1, #0
   2dec0:	str	r1, [r8]
   2dec4:	ldrb	r3, [r7]
   2dec8:	cmp	r3, #0
   2decc:	beq	2df30 <ftello64@plt+0x1c6a8>
   2ded0:	mov	r2, r7
   2ded4:	b	2def0 <ftello64@plt+0x1c668>
   2ded8:	add	r7, r7, #1
   2dedc:	add	r2, r2, #1
   2dee0:	mov	r1, #0
   2dee4:	ldrb	r3, [r7]
   2dee8:	cmp	r3, #0
   2deec:	beq	2df30 <ftello64@plt+0x1c6a8>
   2def0:	ldrb	r4, [r6, r1]
   2def4:	uxtb	r3, r3
   2def8:	cmp	r4, r3
   2defc:	bne	2df14 <ftello64@plt+0x1c68c>
   2df00:	add	r1, r1, #1
   2df04:	cmp	r1, r5
   2df08:	beq	2df2c <ftello64@plt+0x1c6a4>
   2df0c:	add	r7, r7, #1
   2df10:	b	2dee4 <ftello64@plt+0x1c65c>
   2df14:	cmp	r1, #0
   2df18:	beq	2ded8 <ftello64@plt+0x1c650>
   2df1c:	ldr	r3, [r0, r1, lsl #2]
   2df20:	sub	r1, r1, r3
   2df24:	add	r2, r2, r3
   2df28:	b	2dee4 <ftello64@plt+0x1c65c>
   2df2c:	str	r2, [r8]
   2df30:	bl	2e85c <ftello64@plt+0x1cfd4>
   2df34:	mov	r4, #1
   2df38:	mov	r0, r4
   2df3c:	sub	sp, fp, #24
   2df40:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2df44:	push	{r4, r5, r6, r7, fp, lr}
   2df48:	add	fp, sp, #16
   2df4c:	mov	r4, r0
   2df50:	ldrb	r0, [r0, #12]
   2df54:	cmp	r0, #0
   2df58:	popne	{r4, r5, r6, r7, fp, pc}
   2df5c:	ldrb	r0, [r4]
   2df60:	ldr	r5, [r4, #16]
   2df64:	cmp	r0, #0
   2df68:	beq	2dfc4 <ftello64@plt+0x1c73c>
   2df6c:	bl	11630 <__ctype_get_mb_cur_max@plt>
   2df70:	mov	r1, r0
   2df74:	mov	r0, r5
   2df78:	bl	2e750 <ftello64@plt+0x1cec8>
   2df7c:	add	r6, r4, #4
   2df80:	add	r7, r4, #28
   2df84:	mov	r2, r0
   2df88:	mov	r1, r5
   2df8c:	mov	r0, r7
   2df90:	mov	r3, r6
   2df94:	bl	2d454 <ftello64@plt+0x1bbcc>
   2df98:	cmn	r0, #2
   2df9c:	str	r0, [r4, #20]
   2dfa0:	beq	2e040 <ftello64@plt+0x1c7b8>
   2dfa4:	cmp	r0, #0
   2dfa8:	beq	2dffc <ftello64@plt+0x1c774>
   2dfac:	cmn	r0, #1
   2dfb0:	bne	2e020 <ftello64@plt+0x1c798>
   2dfb4:	mov	r0, #0
   2dfb8:	strb	r0, [r4, #24]
   2dfbc:	mov	r0, #1
   2dfc0:	b	2e050 <ftello64@plt+0x1c7c8>
   2dfc4:	ldrb	r0, [r5]
   2dfc8:	movw	r2, #296	; 0x128
   2dfcc:	movt	r2, #3
   2dfd0:	ubfx	r1, r0, #5, #3
   2dfd4:	ldr	r1, [r2, r1, lsl #2]
   2dfd8:	and	r2, r0, #31
   2dfdc:	mov	r0, #1
   2dfe0:	tst	r1, r0, lsl r2
   2dfe4:	beq	2e060 <ftello64@plt+0x1c7d8>
   2dfe8:	str	r0, [r4, #20]
   2dfec:	ldrb	r1, [r5]
   2dff0:	strb	r0, [r4, #24]
   2dff4:	str	r1, [r4, #28]
   2dff8:	b	2e054 <ftello64@plt+0x1c7cc>
   2dffc:	mov	r0, #1
   2e000:	str	r0, [r4, #20]
   2e004:	ldr	r0, [r4, #16]
   2e008:	ldrb	r0, [r0]
   2e00c:	cmp	r0, #0
   2e010:	bne	2e07c <ftello64@plt+0x1c7f4>
   2e014:	ldr	r0, [r7]
   2e018:	cmp	r0, #0
   2e01c:	bne	2e094 <ftello64@plt+0x1c80c>
   2e020:	mov	r0, #1
   2e024:	strb	r0, [r4, #24]
   2e028:	mov	r0, r6
   2e02c:	bl	115a0 <mbsinit@plt>
   2e030:	cmp	r0, #0
   2e034:	movne	r0, #0
   2e038:	strbne	r0, [r4]
   2e03c:	b	2e054 <ftello64@plt+0x1c7cc>
   2e040:	ldr	r0, [r4, #16]
   2e044:	bl	11714 <strlen@plt>
   2e048:	mov	r1, #0
   2e04c:	strb	r1, [r4, #24]
   2e050:	str	r0, [r4, #20]
   2e054:	mov	r0, #1
   2e058:	strb	r0, [r4, #12]
   2e05c:	pop	{r4, r5, r6, r7, fp, pc}
   2e060:	add	r0, r4, #4
   2e064:	bl	115a0 <mbsinit@plt>
   2e068:	cmp	r0, #0
   2e06c:	beq	2e0ac <ftello64@plt+0x1c824>
   2e070:	mov	r0, #1
   2e074:	strb	r0, [r4]
   2e078:	b	2df6c <ftello64@plt+0x1c6e4>
   2e07c:	movw	r0, #182	; 0xb6
   2e080:	movw	r1, #223	; 0xdf
   2e084:	movw	r3, #239	; 0xef
   2e088:	mov	r2, #171	; 0xab
   2e08c:	movt	r0, #3
   2e090:	b	2e0c0 <ftello64@plt+0x1c838>
   2e094:	movw	r0, #205	; 0xcd
   2e098:	movw	r1, #223	; 0xdf
   2e09c:	movw	r3, #239	; 0xef
   2e0a0:	mov	r2, #172	; 0xac
   2e0a4:	movt	r0, #3
   2e0a8:	b	2e0c0 <ftello64@plt+0x1c838>
   2e0ac:	movw	r0, #98	; 0x62
   2e0b0:	movw	r1, #223	; 0xdf
   2e0b4:	movw	r3, #239	; 0xef
   2e0b8:	mov	r2, #143	; 0x8f
   2e0bc:	movt	r0, #3
   2e0c0:	movt	r1, #3
   2e0c4:	movt	r3, #3
   2e0c8:	bl	1187c <__assert_fail@plt>
   2e0cc:	ldr	r2, [r0, #16]
   2e0d0:	add	r1, r2, r1
   2e0d4:	str	r1, [r0, #16]
   2e0d8:	bx	lr
   2e0dc:	push	{r4, r5, r6, sl, fp, lr}
   2e0e0:	add	fp, sp, #16
   2e0e4:	mov	r5, r1
   2e0e8:	ldrb	r1, [r1]
   2e0ec:	mov	r4, r0
   2e0f0:	strb	r1, [r0], #4
   2e0f4:	cmp	r1, #0
   2e0f8:	beq	2e108 <ftello64@plt+0x1c880>
   2e0fc:	ldmib	r5, {r1, r2}
   2e100:	stm	r0, {r1, r2}
   2e104:	b	2e114 <ftello64@plt+0x1c88c>
   2e108:	mov	r1, #0
   2e10c:	str	r1, [r0]
   2e110:	str	r1, [r0, #4]
   2e114:	ldrb	r0, [r5, #12]
   2e118:	strb	r0, [r4, #12]
   2e11c:	add	r0, r5, #32
   2e120:	ldr	r1, [r5, #16]
   2e124:	cmp	r1, r0
   2e128:	beq	2e134 <ftello64@plt+0x1c8ac>
   2e12c:	mov	r6, r1
   2e130:	b	2e144 <ftello64@plt+0x1c8bc>
   2e134:	ldr	r2, [r5, #20]
   2e138:	add	r6, r4, #32
   2e13c:	mov	r0, r6
   2e140:	bl	1157c <memcpy@plt>
   2e144:	str	r6, [r4, #16]
   2e148:	ldr	r0, [r5, #20]
   2e14c:	str	r0, [r4, #20]
   2e150:	ldrb	r0, [r5, #24]
   2e154:	strb	r0, [r4, #24]
   2e158:	cmp	r0, #0
   2e15c:	ldrne	r0, [r5, #28]
   2e160:	strne	r0, [r4, #28]
   2e164:	pop	{r4, r5, r6, sl, fp, pc}
   2e168:	cmp	r2, #0
   2e16c:	beq	2e19c <ftello64@plt+0x1c914>
   2e170:	mvn	r3, #0
   2e174:	udiv	r3, r3, r2
   2e178:	cmp	r3, r1
   2e17c:	bcs	2e19c <ftello64@plt+0x1c914>
   2e180:	push	{fp, lr}
   2e184:	mov	fp, sp
   2e188:	bl	1172c <__errno_location@plt>
   2e18c:	mov	r1, #12
   2e190:	str	r1, [r0]
   2e194:	mov	r0, #0
   2e198:	pop	{fp, pc}
   2e19c:	mul	r1, r2, r1
   2e1a0:	b	2ce54 <ftello64@plt+0x1b5cc>
   2e1a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e1a8:	add	fp, sp, #28
   2e1ac:	sub	sp, sp, #44	; 0x2c
   2e1b0:	sub	sp, sp, #4096	; 0x1000
   2e1b4:	mov	r5, r0
   2e1b8:	mov	r0, #0
   2e1bc:	str	r3, [sp, #16]
   2e1c0:	mov	r4, r1
   2e1c4:	str	r2, [sp, #20]
   2e1c8:	mov	r1, #0
   2e1cc:	mov	r3, #0
   2e1d0:	str	r0, [sp]
   2e1d4:	mov	r0, r2
   2e1d8:	mov	r2, #0
   2e1dc:	bl	11504 <iconv@plt>
   2e1e0:	cmp	r4, #0
   2e1e4:	mov	r6, #0
   2e1e8:	str	r5, [sp, #8]
   2e1ec:	str	r5, [sp, #36]	; 0x24
   2e1f0:	str	r4, [sp, #32]
   2e1f4:	str	r4, [sp, #12]
   2e1f8:	beq	2e274 <ftello64@plt+0x1c9ec>
   2e1fc:	mov	r6, #0
   2e200:	add	r8, sp, #40	; 0x28
   2e204:	mov	sl, #4096	; 0x1000
   2e208:	add	r9, sp, #24
   2e20c:	add	r4, sp, #36	; 0x24
   2e210:	add	r7, sp, #32
   2e214:	add	r5, sp, #28
   2e218:	b	2e234 <ftello64@plt+0x1c9ac>
   2e21c:	ldr	r1, [sp, #28]
   2e220:	sub	r0, r6, r8
   2e224:	add	r6, r0, r1
   2e228:	ldr	r0, [sp, #32]
   2e22c:	cmp	r0, #0
   2e230:	beq	2e274 <ftello64@plt+0x1c9ec>
   2e234:	ldr	r0, [sp, #20]
   2e238:	mov	r1, r4
   2e23c:	mov	r2, r7
   2e240:	mov	r3, r5
   2e244:	str	r8, [sp, #28]
   2e248:	str	sl, [sp, #24]
   2e24c:	str	r9, [sp]
   2e250:	bl	11504 <iconv@plt>
   2e254:	cmn	r0, #1
   2e258:	bne	2e21c <ftello64@plt+0x1c994>
   2e25c:	bl	1172c <__errno_location@plt>
   2e260:	ldr	r0, [r0]
   2e264:	cmp	r0, #7
   2e268:	beq	2e21c <ftello64@plt+0x1c994>
   2e26c:	cmp	r0, #22
   2e270:	bne	2e2c4 <ftello64@plt+0x1ca3c>
   2e274:	mov	r0, #4096	; 0x1000
   2e278:	add	r4, sp, #40	; 0x28
   2e27c:	add	r3, sp, #28
   2e280:	mov	r1, #0
   2e284:	mov	r2, #0
   2e288:	str	r0, [sp, #24]
   2e28c:	add	r0, sp, #24
   2e290:	str	r4, [sp, #28]
   2e294:	str	r0, [sp]
   2e298:	ldr	r0, [sp, #20]
   2e29c:	bl	11504 <iconv@plt>
   2e2a0:	cmn	r0, #1
   2e2a4:	beq	2e2bc <ftello64@plt+0x1ca34>
   2e2a8:	ldr	r1, [sp, #28]
   2e2ac:	sub	r0, r6, r4
   2e2b0:	add	r6, r0, r1
   2e2b4:	mov	r0, #1
   2e2b8:	b	2e2c8 <ftello64@plt+0x1ca40>
   2e2bc:	mov	r0, #0
   2e2c0:	b	2e2c8 <ftello64@plt+0x1ca40>
   2e2c4:	mov	r0, #0
   2e2c8:	mvn	r9, #0
   2e2cc:	cmp	r0, #0
   2e2d0:	beq	2e41c <ftello64@plt+0x1cb94>
   2e2d4:	ldr	r1, [fp, #8]
   2e2d8:	cmp	r6, #0
   2e2dc:	beq	2e390 <ftello64@plt+0x1cb08>
   2e2e0:	ldr	r0, [sp, #16]
   2e2e4:	ldr	r4, [r0]
   2e2e8:	cmp	r4, #0
   2e2ec:	beq	2e2fc <ftello64@plt+0x1ca74>
   2e2f0:	ldr	r0, [r1]
   2e2f4:	cmp	r0, r6
   2e2f8:	bcs	2e310 <ftello64@plt+0x1ca88>
   2e2fc:	mov	r0, r6
   2e300:	bl	2ce24 <ftello64@plt+0x1b59c>
   2e304:	mov	r4, r0
   2e308:	cmp	r0, #0
   2e30c:	beq	2e39c <ftello64@plt+0x1cb14>
   2e310:	mov	r0, #0
   2e314:	mov	r1, #0
   2e318:	mov	r2, #0
   2e31c:	mov	r3, #0
   2e320:	str	r0, [sp]
   2e324:	ldr	r0, [sp, #20]
   2e328:	bl	11504 <iconv@plt>
   2e32c:	ldr	r0, [sp, #8]
   2e330:	mov	sl, r4
   2e334:	str	r4, [sp, #32]
   2e338:	str	r6, [sp, #28]
   2e33c:	str	r0, [sp, #40]	; 0x28
   2e340:	ldr	r0, [sp, #12]
   2e344:	cmp	r0, #0
   2e348:	str	r0, [sp, #36]	; 0x24
   2e34c:	beq	2e3bc <ftello64@plt+0x1cb34>
   2e350:	add	r8, sp, #28
   2e354:	add	r5, sp, #40	; 0x28
   2e358:	add	r7, sp, #36	; 0x24
   2e35c:	add	r4, sp, #32
   2e360:	ldr	r0, [sp, #20]
   2e364:	mov	r1, r5
   2e368:	mov	r2, r7
   2e36c:	mov	r3, r4
   2e370:	str	r8, [sp]
   2e374:	bl	11504 <iconv@plt>
   2e378:	cmn	r0, #1
   2e37c:	beq	2e3ac <ftello64@plt+0x1cb24>
   2e380:	ldr	r0, [sp, #36]	; 0x24
   2e384:	cmp	r0, #0
   2e388:	bne	2e360 <ftello64@plt+0x1cad8>
   2e38c:	b	2e3bc <ftello64@plt+0x1cb34>
   2e390:	mov	r9, #0
   2e394:	str	r9, [r1]
   2e398:	b	2e41c <ftello64@plt+0x1cb94>
   2e39c:	bl	1172c <__errno_location@plt>
   2e3a0:	mov	r1, #12
   2e3a4:	str	r1, [r0]
   2e3a8:	b	2e41c <ftello64@plt+0x1cb94>
   2e3ac:	bl	1172c <__errno_location@plt>
   2e3b0:	ldr	r0, [r0]
   2e3b4:	cmp	r0, #22
   2e3b8:	bne	2e404 <ftello64@plt+0x1cb7c>
   2e3bc:	add	r0, sp, #28
   2e3c0:	add	r3, sp, #32
   2e3c4:	mov	r1, #0
   2e3c8:	mov	r2, #0
   2e3cc:	str	r0, [sp]
   2e3d0:	ldr	r0, [sp, #20]
   2e3d4:	bl	11504 <iconv@plt>
   2e3d8:	cmn	r0, #1
   2e3dc:	beq	2e404 <ftello64@plt+0x1cb7c>
   2e3e0:	ldr	r0, [sp, #28]
   2e3e4:	cmp	r0, #0
   2e3e8:	bne	2e428 <ftello64@plt+0x1cba0>
   2e3ec:	ldr	r0, [sp, #16]
   2e3f0:	mov	r9, #0
   2e3f4:	str	sl, [r0]
   2e3f8:	ldr	r0, [fp, #8]
   2e3fc:	str	r6, [r0]
   2e400:	b	2e41c <ftello64@plt+0x1cb94>
   2e404:	ldr	r0, [sp, #16]
   2e408:	ldr	r1, [r0]
   2e40c:	cmp	sl, r1
   2e410:	beq	2e41c <ftello64@plt+0x1cb94>
   2e414:	mov	r0, sl
   2e418:	bl	15df0 <ftello64@plt+0x4568>
   2e41c:	mov	r0, r9
   2e420:	sub	sp, fp, #28
   2e424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e428:	bl	11864 <abort@plt>
   2e42c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e430:	add	fp, sp, #28
   2e434:	sub	sp, sp, #20
   2e438:	mov	r8, r1
   2e43c:	str	r0, [sp, #16]
   2e440:	bl	11714 <strlen@plt>
   2e444:	cmp	r0, #4096	; 0x1000
   2e448:	mov	r5, r0
   2e44c:	str	r0, [sp, #12]
   2e450:	lslcc	r5, r0, #4
   2e454:	add	r4, r5, #1
   2e458:	mov	r0, r4
   2e45c:	bl	2ce24 <ftello64@plt+0x1b59c>
   2e460:	cmp	r0, #0
   2e464:	beq	2e514 <ftello64@plt+0x1cc8c>
   2e468:	mov	r7, r0
   2e46c:	mov	r0, #0
   2e470:	mov	r1, #0
   2e474:	mov	r2, #0
   2e478:	mov	r3, #0
   2e47c:	str	r0, [sp]
   2e480:	mov	r0, r8
   2e484:	bl	11504 <iconv@plt>
   2e488:	stmib	sp, {r5, r7}
   2e48c:	add	r5, sp, #4
   2e490:	add	r1, sp, #16
   2e494:	add	r2, sp, #12
   2e498:	add	r3, sp, #8
   2e49c:	mov	r0, r8
   2e4a0:	str	r5, [sp]
   2e4a4:	bl	11504 <iconv@plt>
   2e4a8:	cmn	r0, #1
   2e4ac:	beq	2e524 <ftello64@plt+0x1cc9c>
   2e4b0:	mov	r6, r7
   2e4b4:	add	r3, sp, #8
   2e4b8:	mov	r0, r8
   2e4bc:	mov	r1, #0
   2e4c0:	mov	r2, #0
   2e4c4:	str	r5, [sp]
   2e4c8:	bl	11504 <iconv@plt>
   2e4cc:	cmn	r0, #1
   2e4d0:	beq	2e5a4 <ftello64@plt+0x1cd1c>
   2e4d4:	mov	r5, r6
   2e4d8:	ldr	r0, [sp, #8]
   2e4dc:	add	r1, r0, #1
   2e4e0:	str	r1, [sp, #8]
   2e4e4:	mov	r1, #0
   2e4e8:	strb	r1, [r0]
   2e4ec:	ldr	r0, [sp, #8]
   2e4f0:	sub	r1, r0, r5
   2e4f4:	cmp	r1, r4
   2e4f8:	bcs	2e628 <ftello64@plt+0x1cda0>
   2e4fc:	mov	r0, r5
   2e500:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2e504:	cmp	r0, #0
   2e508:	moveq	r0, r5
   2e50c:	sub	sp, fp, #28
   2e510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e514:	bl	1172c <__errno_location@plt>
   2e518:	mov	r1, #12
   2e51c:	str	r1, [r0]
   2e520:	b	2e654 <ftello64@plt+0x1cdcc>
   2e524:	bl	1172c <__errno_location@plt>
   2e528:	mov	r9, r0
   2e52c:	ldr	r0, [r9]
   2e530:	cmp	r0, #7
   2e534:	bne	2e660 <ftello64@plt+0x1cdd8>
   2e538:	cmp	r4, r4, lsl #1
   2e53c:	bcs	2e634 <ftello64@plt+0x1cdac>
   2e540:	ldr	sl, [sp, #8]
   2e544:	lsl	r4, r4, #1
   2e548:	mov	r0, r7
   2e54c:	mov	r1, r4
   2e550:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2e554:	cmp	r0, #0
   2e558:	beq	2e634 <ftello64@plt+0x1cdac>
   2e55c:	mov	r6, r0
   2e560:	sub	r0, sl, r7
   2e564:	add	r5, sp, #4
   2e568:	add	r2, sp, #12
   2e56c:	add	r3, sp, #8
   2e570:	add	r1, r6, r0
   2e574:	mvn	r0, r0
   2e578:	str	r5, [sp]
   2e57c:	add	r0, r4, r0
   2e580:	str	r1, [sp, #8]
   2e584:	add	r1, sp, #16
   2e588:	str	r0, [sp, #4]
   2e58c:	mov	r0, r8
   2e590:	bl	11504 <iconv@plt>
   2e594:	cmn	r0, #1
   2e598:	mov	r7, r6
   2e59c:	beq	2e52c <ftello64@plt+0x1cca4>
   2e5a0:	b	2e4b4 <ftello64@plt+0x1cc2c>
   2e5a4:	bl	1172c <__errno_location@plt>
   2e5a8:	mov	r7, r0
   2e5ac:	add	r9, sp, #8
   2e5b0:	ldr	r0, [r7]
   2e5b4:	cmp	r0, #7
   2e5b8:	bne	2e648 <ftello64@plt+0x1cdc0>
   2e5bc:	cmp	r4, r4, lsl #1
   2e5c0:	bcs	2e640 <ftello64@plt+0x1cdb8>
   2e5c4:	ldr	sl, [sp, #8]
   2e5c8:	lsl	r4, r4, #1
   2e5cc:	mov	r0, r6
   2e5d0:	mov	r1, r4
   2e5d4:	bl	2ce54 <ftello64@plt+0x1b5cc>
   2e5d8:	cmp	r0, #0
   2e5dc:	beq	2e640 <ftello64@plt+0x1cdb8>
   2e5e0:	mov	r5, r0
   2e5e4:	sub	r0, sl, r6
   2e5e8:	mov	r2, #0
   2e5ec:	mov	r3, r9
   2e5f0:	add	r1, r5, r0
   2e5f4:	mvn	r0, r0
   2e5f8:	add	r0, r4, r0
   2e5fc:	str	r1, [sp, #8]
   2e600:	mov	r1, #0
   2e604:	str	r0, [sp, #4]
   2e608:	add	r0, sp, #4
   2e60c:	str	r0, [sp]
   2e610:	mov	r0, r8
   2e614:	bl	11504 <iconv@plt>
   2e618:	cmn	r0, #1
   2e61c:	mov	r6, r5
   2e620:	beq	2e5b0 <ftello64@plt+0x1cd28>
   2e624:	b	2e4d8 <ftello64@plt+0x1cc50>
   2e628:	mov	r0, r5
   2e62c:	sub	sp, fp, #28
   2e630:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e634:	mov	r0, #12
   2e638:	str	r0, [r9]
   2e63c:	b	2e64c <ftello64@plt+0x1cdc4>
   2e640:	mov	r0, #12
   2e644:	str	r0, [r7]
   2e648:	mov	r7, r6
   2e64c:	mov	r0, r7
   2e650:	bl	15df0 <ftello64@plt+0x4568>
   2e654:	mov	r0, #0
   2e658:	sub	sp, fp, #28
   2e65c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e660:	cmp	r0, #22
   2e664:	beq	2e4b0 <ftello64@plt+0x1cc28>
   2e668:	b	2e64c <ftello64@plt+0x1cdc4>
   2e66c:	push	{r4, r5, r6, r7, fp, lr}
   2e670:	add	fp, sp, #16
   2e674:	mov	r5, r0
   2e678:	ldrb	r0, [r0]
   2e67c:	cmp	r0, #0
   2e680:	beq	2e6ec <ftello64@plt+0x1ce64>
   2e684:	mov	r4, r1
   2e688:	mov	r0, r1
   2e68c:	mov	r1, r2
   2e690:	mov	r6, r2
   2e694:	bl	2cea8 <ftello64@plt+0x1b620>
   2e698:	cmp	r0, #0
   2e69c:	beq	2e6ec <ftello64@plt+0x1ce64>
   2e6a0:	mov	r0, r6
   2e6a4:	mov	r1, r4
   2e6a8:	bl	11684 <iconv_open@plt>
   2e6ac:	mov	r4, #0
   2e6b0:	cmn	r0, #1
   2e6b4:	beq	2e700 <ftello64@plt+0x1ce78>
   2e6b8:	mov	r6, r0
   2e6bc:	mov	r0, r5
   2e6c0:	mov	r1, r6
   2e6c4:	bl	2e42c <ftello64@plt+0x1cba4>
   2e6c8:	cmp	r0, #0
   2e6cc:	beq	2e720 <ftello64@plt+0x1ce98>
   2e6d0:	mov	r5, r0
   2e6d4:	mov	r0, r6
   2e6d8:	bl	114ec <iconv_close@plt>
   2e6dc:	cmn	r0, #1
   2e6e0:	ble	2e740 <ftello64@plt+0x1ceb8>
   2e6e4:	mov	r0, r5
   2e6e8:	pop	{r4, r5, r6, r7, fp, pc}
   2e6ec:	mov	r0, r5
   2e6f0:	bl	115c4 <strdup@plt>
   2e6f4:	mov	r4, r0
   2e6f8:	cmp	r0, #0
   2e6fc:	beq	2e708 <ftello64@plt+0x1ce80>
   2e700:	mov	r0, r4
   2e704:	pop	{r4, r5, r6, r7, fp, pc}
   2e708:	bl	1172c <__errno_location@plt>
   2e70c:	mov	r1, #12
   2e710:	mov	r4, #0
   2e714:	str	r1, [r0]
   2e718:	mov	r0, r4
   2e71c:	pop	{r4, r5, r6, r7, fp, pc}
   2e720:	bl	1172c <__errno_location@plt>
   2e724:	ldr	r7, [r0]
   2e728:	mov	r5, r0
   2e72c:	mov	r0, r6
   2e730:	bl	114ec <iconv_close@plt>
   2e734:	mov	r0, r4
   2e738:	str	r7, [r5]
   2e73c:	pop	{r4, r5, r6, r7, fp, pc}
   2e740:	mov	r0, r5
   2e744:	bl	15df0 <ftello64@plt+0x4568>
   2e748:	mov	r0, r4
   2e74c:	pop	{r4, r5, r6, r7, fp, pc}
   2e750:	push	{r4, r5, fp, lr}
   2e754:	add	fp, sp, #8
   2e758:	mov	r4, r1
   2e75c:	mov	r1, #0
   2e760:	mov	r5, r0
   2e764:	mov	r2, r4
   2e768:	bl	117a4 <memchr@plt>
   2e76c:	sub	r1, r0, r5
   2e770:	cmp	r0, #0
   2e774:	addne	r4, r1, #1
   2e778:	mov	r0, r4
   2e77c:	pop	{r4, r5, fp, pc}
   2e780:	push	{r4, sl, fp, lr}
   2e784:	add	fp, sp, #8
   2e788:	sub	sp, sp, #264	; 0x108
   2e78c:	add	r1, sp, #7
   2e790:	movw	r2, #257	; 0x101
   2e794:	bl	2e9ec <ftello64@plt+0x1d164>
   2e798:	mov	r4, #0
   2e79c:	cmp	r0, #0
   2e7a0:	bne	2e7e0 <ftello64@plt+0x1cf58>
   2e7a4:	movw	r1, #287	; 0x11f
   2e7a8:	add	r0, sp, #7
   2e7ac:	mov	r2, #2
   2e7b0:	movt	r1, #3
   2e7b4:	bl	11708 <bcmp@plt>
   2e7b8:	cmp	r0, #0
   2e7bc:	beq	2e7e0 <ftello64@plt+0x1cf58>
   2e7c0:	movw	r1, #289	; 0x121
   2e7c4:	add	r0, sp, #7
   2e7c8:	mov	r2, #6
   2e7cc:	movt	r1, #3
   2e7d0:	bl	11708 <bcmp@plt>
   2e7d4:	cmp	r0, #0
   2e7d8:	mov	r4, r0
   2e7dc:	movwne	r4, #1
   2e7e0:	mov	r0, r4
   2e7e4:	sub	sp, fp, #8
   2e7e8:	pop	{r4, sl, fp, pc}
   2e7ec:	push	{r4, sl, fp, lr}
   2e7f0:	add	fp, sp, #8
   2e7f4:	mov	r4, #0
   2e7f8:	adds	r0, r0, #16
   2e7fc:	adc	r1, r4, #0
   2e800:	rsb	r2, r1, #0
   2e804:	eors	r2, r2, r1
   2e808:	movwne	r2, #1
   2e80c:	cmp	r0, #0
   2e810:	bmi	2e830 <ftello64@plt+0x1cfa8>
   2e814:	cmp	r2, #0
   2e818:	asreq	r2, r0, #31
   2e81c:	eoreq	r3, r0, r0
   2e820:	andeq	r2, r2, #1
   2e824:	eoreq	r1, r1, r2
   2e828:	orrseq	r1, r3, r1
   2e82c:	beq	2e838 <ftello64@plt+0x1cfb0>
   2e830:	mov	r0, r4
   2e834:	pop	{r4, sl, fp, pc}
   2e838:	bl	11678 <malloc@plt>
   2e83c:	cmp	r0, #0
   2e840:	addne	r4, r0, #8
   2e844:	movne	r1, #8
   2e848:	bfine	r4, r1, #0, #4
   2e84c:	subne	r0, r4, r0
   2e850:	strbne	r0, [r4, #-1]
   2e854:	mov	r0, r4
   2e858:	pop	{r4, sl, fp, pc}
   2e85c:	push	{fp, lr}
   2e860:	mov	fp, sp
   2e864:	tst	r0, #7
   2e868:	bne	2e884 <ftello64@plt+0x1cffc>
   2e86c:	tst	r0, #8
   2e870:	popeq	{fp, pc}
   2e874:	ldrb	r1, [r0, #-1]
   2e878:	sub	r0, r0, r1
   2e87c:	pop	{fp, lr}
   2e880:	b	15df0 <ftello64@plt+0x4568>
   2e884:	bl	11864 <abort@plt>
   2e888:	push	{r4, sl, fp, lr}
   2e88c:	add	fp, sp, #8
   2e890:	mov	r4, r0
   2e894:	bl	11534 <wcwidth@plt>
   2e898:	cmn	r0, #1
   2e89c:	popgt	{r4, sl, fp, pc}
   2e8a0:	mov	r0, r4
   2e8a4:	bl	115f4 <iswcntrl@plt>
   2e8a8:	clz	r0, r0
   2e8ac:	lsr	r0, r0, #5
   2e8b0:	pop	{r4, sl, fp, pc}
   2e8b4:	push	{r4, r5, r6, sl, fp, lr}
   2e8b8:	add	fp, sp, #16
   2e8bc:	mov	r4, r0
   2e8c0:	mov	r0, r1
   2e8c4:	mov	r5, r1
   2e8c8:	ldr	r1, [r0], #16
   2e8cc:	cmp	r1, r0
   2e8d0:	beq	2e8dc <ftello64@plt+0x1d054>
   2e8d4:	mov	r6, r1
   2e8d8:	b	2e8ec <ftello64@plt+0x1d064>
   2e8dc:	ldr	r2, [r5, #4]
   2e8e0:	add	r6, r4, #16
   2e8e4:	mov	r0, r6
   2e8e8:	bl	1157c <memcpy@plt>
   2e8ec:	str	r6, [r4]
   2e8f0:	ldr	r0, [r5, #4]
   2e8f4:	str	r0, [r4, #4]
   2e8f8:	ldrb	r0, [r5, #8]
   2e8fc:	strb	r0, [r4, #8]
   2e900:	cmp	r0, #0
   2e904:	ldrne	r0, [r5, #12]
   2e908:	strne	r0, [r4, #12]
   2e90c:	pop	{r4, r5, r6, sl, fp, pc}
   2e910:	movw	r2, #296	; 0x128
   2e914:	ubfx	r1, r0, #5, #3
   2e918:	and	r0, r0, #31
   2e91c:	movt	r2, #3
   2e920:	ldr	r1, [r2, r1, lsl #2]
   2e924:	mov	r2, #1
   2e928:	and	r0, r1, r2, lsl r0
   2e92c:	cmp	r0, #0
   2e930:	movwne	r0, #1
   2e934:	bx	lr
   2e938:	push	{r4, r5, r6, sl, fp, lr}
   2e93c:	add	fp, sp, #16
   2e940:	sub	sp, sp, #56	; 0x38
   2e944:	mov	r5, r0
   2e948:	bl	11630 <__ctype_get_mb_cur_max@plt>
   2e94c:	cmp	r0, #2
   2e950:	bcc	2e9dc <ftello64@plt+0x1d154>
   2e954:	mov	r4, #0
   2e958:	mov	r0, sp
   2e95c:	str	r4, [sp, #8]
   2e960:	str	r4, [sp, #4]
   2e964:	strb	r4, [sp, #12]
   2e968:	strb	r4, [sp]
   2e96c:	str	r5, [sp, #16]
   2e970:	bl	2df44 <ftello64@plt+0x1c6bc>
   2e974:	ldrb	r0, [sp, #24]
   2e978:	cmp	r0, #0
   2e97c:	beq	2e98c <ftello64@plt+0x1d104>
   2e980:	ldr	r0, [sp, #28]
   2e984:	cmp	r0, #0
   2e988:	beq	2e9d0 <ftello64@plt+0x1d148>
   2e98c:	mov	r6, #0
   2e990:	mov	r5, sp
   2e994:	mov	r4, #0
   2e998:	strb	r6, [sp, #12]
   2e99c:	ldr	r0, [sp, #16]
   2e9a0:	ldr	r1, [sp, #20]
   2e9a4:	add	r0, r0, r1
   2e9a8:	str	r0, [sp, #16]
   2e9ac:	mov	r0, r5
   2e9b0:	bl	2df44 <ftello64@plt+0x1c6bc>
   2e9b4:	ldrb	r1, [sp, #24]
   2e9b8:	ldr	r0, [sp, #28]
   2e9bc:	add	r4, r4, #1
   2e9c0:	cmp	r1, #0
   2e9c4:	beq	2e998 <ftello64@plt+0x1d110>
   2e9c8:	cmp	r0, #0
   2e9cc:	bne	2e998 <ftello64@plt+0x1d110>
   2e9d0:	mov	r0, r4
   2e9d4:	sub	sp, fp, #16
   2e9d8:	pop	{r4, r5, r6, sl, fp, pc}
   2e9dc:	mov	r0, r5
   2e9e0:	sub	sp, fp, #16
   2e9e4:	pop	{r4, r5, r6, sl, fp, lr}
   2e9e8:	b	11714 <strlen@plt>
   2e9ec:	push	{r4, r5, r6, r7, fp, lr}
   2e9f0:	add	fp, sp, #16
   2e9f4:	mov	r4, r1
   2e9f8:	mov	r1, #0
   2e9fc:	mov	r6, r2
   2ea00:	bl	117e0 <setlocale@plt>
   2ea04:	cmp	r0, #0
   2ea08:	beq	2ea38 <ftello64@plt+0x1d1b0>
   2ea0c:	mov	r7, r0
   2ea10:	bl	11714 <strlen@plt>
   2ea14:	cmp	r0, r6
   2ea18:	bcs	2ea54 <ftello64@plt+0x1d1cc>
   2ea1c:	add	r2, r0, #1
   2ea20:	mov	r0, r4
   2ea24:	mov	r1, r7
   2ea28:	bl	1157c <memcpy@plt>
   2ea2c:	mov	r5, #0
   2ea30:	mov	r0, r5
   2ea34:	pop	{r4, r5, r6, r7, fp, pc}
   2ea38:	mov	r5, #22
   2ea3c:	cmp	r6, #0
   2ea40:	beq	2ea7c <ftello64@plt+0x1d1f4>
   2ea44:	mov	r0, #0
   2ea48:	strb	r0, [r4]
   2ea4c:	mov	r0, r5
   2ea50:	pop	{r4, r5, r6, r7, fp, pc}
   2ea54:	mov	r5, #34	; 0x22
   2ea58:	cmp	r6, #0
   2ea5c:	beq	2ea7c <ftello64@plt+0x1d1f4>
   2ea60:	sub	r6, r6, #1
   2ea64:	mov	r0, r4
   2ea68:	mov	r1, r7
   2ea6c:	mov	r2, r6
   2ea70:	bl	1157c <memcpy@plt>
   2ea74:	mov	r0, #0
   2ea78:	strb	r0, [r4, r6]
   2ea7c:	mov	r0, r5
   2ea80:	pop	{r4, r5, r6, r7, fp, pc}
   2ea84:	mov	r1, #0
   2ea88:	b	117e0 <setlocale@plt>
   2ea8c:	cmp	r3, #0
   2ea90:	cmpeq	r2, #0
   2ea94:	bne	2eab8 <ftello64@plt+0x1d230>
   2ea98:	cmp	r1, #0
   2ea9c:	movlt	r1, #-2147483648	; 0x80000000
   2eaa0:	movlt	r0, #0
   2eaa4:	blt	2eab4 <ftello64@plt+0x1d22c>
   2eaa8:	cmpeq	r0, #0
   2eaac:	mvnne	r1, #-2147483648	; 0x80000000
   2eab0:	mvnne	r0, #0
   2eab4:	b	2eb9c <ftello64@plt+0x1d314>
   2eab8:	sub	sp, sp, #8
   2eabc:	push	{sp, lr}
   2eac0:	cmp	r1, #0
   2eac4:	blt	2eae4 <ftello64@plt+0x1d25c>
   2eac8:	cmp	r3, #0
   2eacc:	blt	2eb18 <ftello64@plt+0x1d290>
   2ead0:	bl	2ebac <ftello64@plt+0x1d324>
   2ead4:	ldr	lr, [sp, #4]
   2ead8:	add	sp, sp, #8
   2eadc:	pop	{r2, r3}
   2eae0:	bx	lr
   2eae4:	rsbs	r0, r0, #0
   2eae8:	sbc	r1, r1, r1, lsl #1
   2eaec:	cmp	r3, #0
   2eaf0:	blt	2eb3c <ftello64@plt+0x1d2b4>
   2eaf4:	bl	2ebac <ftello64@plt+0x1d324>
   2eaf8:	ldr	lr, [sp, #4]
   2eafc:	add	sp, sp, #8
   2eb00:	pop	{r2, r3}
   2eb04:	rsbs	r0, r0, #0
   2eb08:	sbc	r1, r1, r1, lsl #1
   2eb0c:	rsbs	r2, r2, #0
   2eb10:	sbc	r3, r3, r3, lsl #1
   2eb14:	bx	lr
   2eb18:	rsbs	r2, r2, #0
   2eb1c:	sbc	r3, r3, r3, lsl #1
   2eb20:	bl	2ebac <ftello64@plt+0x1d324>
   2eb24:	ldr	lr, [sp, #4]
   2eb28:	add	sp, sp, #8
   2eb2c:	pop	{r2, r3}
   2eb30:	rsbs	r0, r0, #0
   2eb34:	sbc	r1, r1, r1, lsl #1
   2eb38:	bx	lr
   2eb3c:	rsbs	r2, r2, #0
   2eb40:	sbc	r3, r3, r3, lsl #1
   2eb44:	bl	2ebac <ftello64@plt+0x1d324>
   2eb48:	ldr	lr, [sp, #4]
   2eb4c:	add	sp, sp, #8
   2eb50:	pop	{r2, r3}
   2eb54:	rsbs	r2, r2, #0
   2eb58:	sbc	r3, r3, r3, lsl #1
   2eb5c:	bx	lr
   2eb60:	cmp	r3, #0
   2eb64:	cmpeq	r2, #0
   2eb68:	bne	2eb80 <ftello64@plt+0x1d2f8>
   2eb6c:	cmp	r1, #0
   2eb70:	cmpeq	r0, #0
   2eb74:	mvnne	r1, #0
   2eb78:	mvnne	r0, #0
   2eb7c:	b	2eb9c <ftello64@plt+0x1d314>
   2eb80:	sub	sp, sp, #8
   2eb84:	push	{sp, lr}
   2eb88:	bl	2ebac <ftello64@plt+0x1d324>
   2eb8c:	ldr	lr, [sp, #4]
   2eb90:	add	sp, sp, #8
   2eb94:	pop	{r2, r3}
   2eb98:	bx	lr
   2eb9c:	push	{r1, lr}
   2eba0:	mov	r0, #8
   2eba4:	bl	114d4 <raise@plt>
   2eba8:	pop	{r1, pc}
   2ebac:	cmp	r1, r3
   2ebb0:	cmpeq	r0, r2
   2ebb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ebb8:	mov	r4, r0
   2ebbc:	movcc	r0, #0
   2ebc0:	mov	r5, r1
   2ebc4:	ldr	lr, [sp, #36]	; 0x24
   2ebc8:	movcc	r1, r0
   2ebcc:	bcc	2ecc8 <ftello64@plt+0x1d440>
   2ebd0:	cmp	r3, #0
   2ebd4:	clzeq	ip, r2
   2ebd8:	clzne	ip, r3
   2ebdc:	addeq	ip, ip, #32
   2ebe0:	cmp	r5, #0
   2ebe4:	clzeq	r1, r4
   2ebe8:	addeq	r1, r1, #32
   2ebec:	clzne	r1, r5
   2ebf0:	sub	ip, ip, r1
   2ebf4:	sub	sl, ip, #32
   2ebf8:	lsl	r9, r3, ip
   2ebfc:	rsb	fp, ip, #32
   2ec00:	orr	r9, r9, r2, lsl sl
   2ec04:	orr	r9, r9, r2, lsr fp
   2ec08:	lsl	r8, r2, ip
   2ec0c:	cmp	r5, r9
   2ec10:	cmpeq	r4, r8
   2ec14:	movcc	r0, #0
   2ec18:	movcc	r1, r0
   2ec1c:	bcc	2ec38 <ftello64@plt+0x1d3b0>
   2ec20:	mov	r0, #1
   2ec24:	subs	r4, r4, r8
   2ec28:	lsl	r1, r0, sl
   2ec2c:	orr	r1, r1, r0, lsr fp
   2ec30:	lsl	r0, r0, ip
   2ec34:	sbc	r5, r5, r9
   2ec38:	cmp	ip, #0
   2ec3c:	beq	2ecc8 <ftello64@plt+0x1d440>
   2ec40:	lsr	r6, r8, #1
   2ec44:	orr	r6, r6, r9, lsl #31
   2ec48:	lsr	r7, r9, #1
   2ec4c:	mov	r2, ip
   2ec50:	b	2ec74 <ftello64@plt+0x1d3ec>
   2ec54:	subs	r3, r4, r6
   2ec58:	sbc	r8, r5, r7
   2ec5c:	adds	r3, r3, r3
   2ec60:	adc	r8, r8, r8
   2ec64:	adds	r4, r3, #1
   2ec68:	adc	r5, r8, #0
   2ec6c:	subs	r2, r2, #1
   2ec70:	beq	2ec90 <ftello64@plt+0x1d408>
   2ec74:	cmp	r5, r7
   2ec78:	cmpeq	r4, r6
   2ec7c:	bcs	2ec54 <ftello64@plt+0x1d3cc>
   2ec80:	adds	r4, r4, r4
   2ec84:	adc	r5, r5, r5
   2ec88:	subs	r2, r2, #1
   2ec8c:	bne	2ec74 <ftello64@plt+0x1d3ec>
   2ec90:	lsr	r3, r4, ip
   2ec94:	orr	r3, r3, r5, lsl fp
   2ec98:	lsr	r2, r5, ip
   2ec9c:	orr	r3, r3, r5, lsr sl
   2eca0:	adds	r0, r0, r4
   2eca4:	mov	r4, r3
   2eca8:	lsl	r3, r2, ip
   2ecac:	orr	r3, r3, r4, lsl sl
   2ecb0:	lsl	ip, r4, ip
   2ecb4:	orr	r3, r3, r4, lsr fp
   2ecb8:	adc	r1, r1, r5
   2ecbc:	subs	r0, r0, ip
   2ecc0:	mov	r5, r2
   2ecc4:	sbc	r1, r1, r3
   2ecc8:	cmp	lr, #0
   2eccc:	strdne	r4, [lr]
   2ecd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ecd4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ecd8:	mov	r7, r0
   2ecdc:	ldr	r6, [pc, #72]	; 2ed2c <ftello64@plt+0x1d4a4>
   2ece0:	ldr	r5, [pc, #72]	; 2ed30 <ftello64@plt+0x1d4a8>
   2ece4:	add	r6, pc, r6
   2ece8:	add	r5, pc, r5
   2ecec:	sub	r6, r6, r5
   2ecf0:	mov	r8, r1
   2ecf4:	mov	r9, r2
   2ecf8:	bl	11484 <pthread_mutex_unlock@plt-0x20>
   2ecfc:	asrs	r6, r6, #2
   2ed00:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ed04:	mov	r4, #0
   2ed08:	add	r4, r4, #1
   2ed0c:	ldr	r3, [r5], #4
   2ed10:	mov	r2, r9
   2ed14:	mov	r1, r8
   2ed18:	mov	r0, r7
   2ed1c:	blx	r3
   2ed20:	cmp	r6, r4
   2ed24:	bne	2ed08 <ftello64@plt+0x1d480>
   2ed28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ed2c:	andeq	r2, r1, r0, lsr #4
   2ed30:	andeq	r2, r1, r8, lsl r2
   2ed34:	bx	lr
   2ed38:	ldr	r3, [pc, #12]	; 2ed4c <ftello64@plt+0x1d4c4>
   2ed3c:	mov	r1, #0
   2ed40:	add	r3, pc, r3
   2ed44:	ldr	r2, [r3]
   2ed48:	b	11750 <__cxa_atexit@plt>
   2ed4c:	andeq	r2, r1, ip, lsl r4

Disassembly of section .fini:

0002ed50 <.fini>:
   2ed50:	push	{r3, lr}
   2ed54:	pop	{r3, pc}
