<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Vertical NAP</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part30.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part32.htm">Next &gt;</a></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark57">&zwnj;</a>Vertical NAP<a name="bookmark63">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The <span class="s19">ACX_NAP_VERTICAL </span>macro is used for data streaming along the columns of the 2D NoC. The <span class="s19">ACX_NAP_VERTICAL </span>macro presents a 293-bit datapath to another <span class="s19">ACX_NAP_VERTICAL </span>instance on the same column of the 2D NoC using transactions similar to a FIFO. User logic presents data to the interface along with a destination ID. The data and other fields are captured and sent to the destination NAP as indicated by <span class="s19">tx_dest [3:0]</span>, which then is sent to the FPGA logic using the destination NAP receiver interface. The input clock drives the user logic in the FPGA fabric. The 2D NoC uses this clock for any clock crossing logic. The following is a block diagram of the vertical NAP.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 101pt;text-indent: 0pt;text-align: left;"><span><img width="412" height="293" alt="image" src="Image_044.png"/></span></p><p class="s14" style="padding-top: 11pt;padding-left: 30pt;text-indent: 0pt;text-align: center;">Figure 10: <span class="h4">Vertical NAP Block Diagram</span></p><p class="s16" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-component-library-user-guide-ug086" class="s3" target="_blank">For details on port names and instantiating the component, see the &quot;Speedster7t Network on Chip Primitives&quot; chapter in the </a><a href="https://www.achronix.com/documentation/speedster7t-component-library-user-guide-ug086" class="s21" target="_blank">Speedster7t Component Library User Guide </a>(UG086)<span style=" color: #303030;">.</span></p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part30.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part32.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
