<stg><name>matrixmul</name>


<trans_list>

<trans id="425" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="21" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %A) nounwind, !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %B) nounwind, !map !20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %AB) nounwind, !map !24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln11, %col ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i6 [ 0, %0 ], [ %select_ln17_1, %col ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2  %j_0 = phi i6 [ 0, %0 ], [ %j, %col ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %icmp_ln11 = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln11 = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln11, label %2, label %col

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
col:0  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
col:3  %icmp_ln12 = icmp eq i6 %j_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
col:4  %select_ln17 = select i1 %icmp_ln12, i6 0, i6 %j_0

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
col:5  %select_ln17_1 = select i1 %icmp_ln12, i6 %i, i6 %i_0

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
col:6  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln17_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="11">
<![CDATA[
col:7  %zext_ln17 = zext i11 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:9  %A_addr = getelementptr [1024 x i32]* %A, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:10  %or_ln17 = or i11 %tmp, 1

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:11  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:12  %A_addr_1 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="6">
<![CDATA[
col:106  %zext_ln17_1 = zext i6 %select_ln17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="6">
<![CDATA[
col:112  %zext_ln17_8 = zext i6 %select_ln17 to i7

]]></Node>
<StgValue><ssdm name="zext_ln17_8"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:113  %B_addr = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
col:114  %add_ln17_31 = add i7 %zext_ln17_8, 32

]]></Node>
<StgValue><ssdm name="add_ln17_31"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="7">
<![CDATA[
col:115  %zext_ln17_9 = zext i7 %add_ln17_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_9"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:116  %B_addr_1 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_9

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
col:195  %A_load = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
col:196  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
col:198  %A_load_1 = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
col:199  %B_load_1 = load i32* %B_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:13  %or_ln17_1 = or i11 %tmp, 2

]]></Node>
<StgValue><ssdm name="or_ln17_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:14  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:15  %A_addr_2 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:16  %or_ln17_2 = or i11 %tmp, 3

]]></Node>
<StgValue><ssdm name="or_ln17_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:17  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_2)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:18  %A_addr_3 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="6">
<![CDATA[
col:110  %zext_ln17_6 = zext i6 %select_ln17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln17_6"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:117  %tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:118  %B_addr_2 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
col:119  %add_ln17_32 = add i8 %zext_ln17_6, 96

]]></Node>
<StgValue><ssdm name="add_ln17_32"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="8">
<![CDATA[
col:120  %zext_ln17_10 = zext i8 %add_ln17_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_10"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:121  %B_addr_3 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_10

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="10">
<![CDATA[
col:195  %A_load = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
col:196  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
col:198  %A_load_1 = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
col:199  %B_load_1 = load i32* %B_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
col:201  %A_load_2 = load i32* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="10">
<![CDATA[
col:202  %B_load_2 = load i32* %B_addr_2, align 4

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
col:204  %A_load_3 = load i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="10">
<![CDATA[
col:205  %B_load_3 = load i32* %B_addr_3, align 4

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:19  %or_ln17_3 = or i11 %tmp, 4

]]></Node>
<StgValue><ssdm name="or_ln17_3"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:20  %tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_3)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:21  %A_addr_4 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:22  %or_ln17_4 = or i11 %tmp, 5

]]></Node>
<StgValue><ssdm name="or_ln17_4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:23  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_4)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:24  %A_addr_5 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:122  %tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:123  %B_addr_4 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
col:124  %add_ln17_33 = add i8 %zext_ln17_6, -96

]]></Node>
<StgValue><ssdm name="add_ln17_33"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="8">
<![CDATA[
col:125  %zext_ln17_11 = zext i8 %add_ln17_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_11"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:126  %B_addr_5 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_11

]]></Node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:197  %mul_ln17 = mul nsw i32 %B_load, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln17"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:200  %mul_ln17_1 = mul nsw i32 %B_load_1, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln17_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="10">
<![CDATA[
col:201  %A_load_2 = load i32* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="10">
<![CDATA[
col:202  %B_load_2 = load i32* %B_addr_2, align 4

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
col:204  %A_load_3 = load i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="10">
<![CDATA[
col:205  %B_load_3 = load i32* %B_addr_3, align 4

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="10">
<![CDATA[
col:207  %A_load_4 = load i32* %A_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
col:208  %B_load_4 = load i32* %B_addr_4, align 4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="10">
<![CDATA[
col:210  %A_load_5 = load i32* %A_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="10">
<![CDATA[
col:211  %B_load_5 = load i32* %B_addr_5, align 4

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:25  %or_ln17_5 = or i11 %tmp, 6

]]></Node>
<StgValue><ssdm name="or_ln17_5"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:26  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:27  %A_addr_6 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:28  %or_ln17_6 = or i11 %tmp, 7

]]></Node>
<StgValue><ssdm name="or_ln17_6"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:29  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_6)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:30  %A_addr_7 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="6">
<![CDATA[
col:111  %zext_ln17_7 = zext i6 %select_ln17 to i9

]]></Node>
<StgValue><ssdm name="zext_ln17_7"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:127  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:128  %B_addr_6 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
col:129  %add_ln17_34 = add i9 %zext_ln17_7, 224

]]></Node>
<StgValue><ssdm name="add_ln17_34"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="9">
<![CDATA[
col:130  %zext_ln17_12 = zext i9 %add_ln17_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_12"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:131  %B_addr_7 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_12

]]></Node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:203  %mul_ln17_2 = mul nsw i32 %B_load_2, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln17_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:206  %mul_ln17_3 = mul nsw i32 %B_load_3, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln17_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="10">
<![CDATA[
col:207  %A_load_4 = load i32* %A_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
col:208  %B_load_4 = load i32* %B_addr_4, align 4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="10">
<![CDATA[
col:210  %A_load_5 = load i32* %A_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="10">
<![CDATA[
col:211  %B_load_5 = load i32* %B_addr_5, align 4

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
col:213  %A_load_6 = load i32* %A_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
col:214  %B_load_6 = load i32* %B_addr_6, align 4

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="10">
<![CDATA[
col:216  %A_load_7 = load i32* %A_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="10">
<![CDATA[
col:217  %B_load_7 = load i32* %B_addr_7, align 4

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:291  %add_ln17 = add i32 %mul_ln17_1, %mul_ln17

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:31  %or_ln17_7 = or i11 %tmp, 8

]]></Node>
<StgValue><ssdm name="or_ln17_7"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:32  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_7)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:33  %A_addr_8 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:34  %or_ln17_8 = or i11 %tmp, 9

]]></Node>
<StgValue><ssdm name="or_ln17_8"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:35  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_8)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:36  %A_addr_9 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:132  %tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 4, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:133  %B_addr_8 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
col:134  %add_ln17_35 = add i9 %zext_ln17_7, -224

]]></Node>
<StgValue><ssdm name="add_ln17_35"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="9">
<![CDATA[
col:135  %zext_ln17_13 = zext i9 %add_ln17_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_13"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:136  %B_addr_9 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_13

]]></Node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:209  %mul_ln17_4 = mul nsw i32 %B_load_4, %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln17_4"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:212  %mul_ln17_5 = mul nsw i32 %B_load_5, %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln17_5"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="10">
<![CDATA[
col:213  %A_load_6 = load i32* %A_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
col:214  %B_load_6 = load i32* %B_addr_6, align 4

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="10">
<![CDATA[
col:216  %A_load_7 = load i32* %A_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="10">
<![CDATA[
col:217  %B_load_7 = load i32* %B_addr_7, align 4

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
col:219  %A_load_8 = load i32* %A_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
col:220  %B_load_8 = load i32* %B_addr_8, align 4

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
col:222  %A_load_9 = load i32* %A_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
col:223  %B_load_9 = load i32* %B_addr_9, align 4

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:292  %add_ln17_1 = add i32 %mul_ln17_3, %mul_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:293  %add_ln17_2 = add i32 %add_ln17, %add_ln17_1

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:43  %or_ln17_11 = or i11 %tmp, 12

]]></Node>
<StgValue><ssdm name="or_ln17_11"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:44  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_11)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:45  %A_addr_12 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:46  %or_ln17_12 = or i11 %tmp, 13

]]></Node>
<StgValue><ssdm name="or_ln17_12"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:47  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_12)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:48  %A_addr_13 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:142  %tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 6, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:143  %B_addr_12 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="8">
<![CDATA[
col:144  %sext_ln17 = sext i8 %add_ln17_33 to i9

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="9">
<![CDATA[
col:145  %zext_ln17_15 = zext i9 %sext_ln17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_15"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:146  %B_addr_13 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_15

]]></Node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:215  %mul_ln17_6 = mul nsw i32 %B_load_6, %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln17_6"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:218  %mul_ln17_7 = mul nsw i32 %B_load_7, %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln17_7"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
col:219  %A_load_8 = load i32* %A_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
col:220  %B_load_8 = load i32* %B_addr_8, align 4

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
col:222  %A_load_9 = load i32* %A_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
col:223  %B_load_9 = load i32* %B_addr_9, align 4

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
col:231  %A_load_12 = load i32* %A_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="10">
<![CDATA[
col:232  %B_load_12 = load i32* %B_addr_12, align 4

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
col:234  %A_load_13 = load i32* %A_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="10">
<![CDATA[
col:235  %B_load_13 = load i32* %B_addr_13, align 4

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:294  %add_ln17_3 = add i32 %mul_ln17_5, %mul_ln17_4

]]></Node>
<StgValue><ssdm name="add_ln17_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:55  %or_ln17_15 = or i11 %tmp, 16

]]></Node>
<StgValue><ssdm name="or_ln17_15"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:56  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_15)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:57  %A_addr_16 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:58  %or_ln17_16 = or i11 %tmp, 17

]]></Node>
<StgValue><ssdm name="or_ln17_16"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:59  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_16)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:60  %A_addr_17 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="6">
<![CDATA[
col:109  %zext_ln17_5 = zext i6 %select_ln17 to i10

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:152  %tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 8, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:153  %B_addr_16 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="B_addr_16"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
col:154  %add_ln17_38 = add i10 %zext_ln17_5, -480

]]></Node>
<StgValue><ssdm name="add_ln17_38"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
col:155  %zext_ln17_17 = zext i10 %add_ln17_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_17"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:156  %B_addr_17 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_17

]]></Node>
<StgValue><ssdm name="B_addr_17"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:221  %mul_ln17_8 = mul nsw i32 %B_load_8, %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln17_8"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:224  %mul_ln17_9 = mul nsw i32 %B_load_9, %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln17_9"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
col:231  %A_load_12 = load i32* %A_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="10">
<![CDATA[
col:232  %B_load_12 = load i32* %B_addr_12, align 4

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="10">
<![CDATA[
col:234  %A_load_13 = load i32* %A_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="10">
<![CDATA[
col:235  %B_load_13 = load i32* %B_addr_13, align 4

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="10">
<![CDATA[
col:243  %A_load_16 = load i32* %A_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="10">
<![CDATA[
col:244  %B_load_16 = load i32* %B_addr_16, align 4

]]></Node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
col:246  %A_load_17 = load i32* %A_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="10">
<![CDATA[
col:247  %B_load_17 = load i32* %B_addr_17, align 4

]]></Node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:295  %add_ln17_4 = add i32 %mul_ln17_7, %mul_ln17_6

]]></Node>
<StgValue><ssdm name="add_ln17_4"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:296  %add_ln17_5 = add i32 %add_ln17_3, %add_ln17_4

]]></Node>
<StgValue><ssdm name="add_ln17_5"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:297  %add_ln17_6 = add i32 %add_ln17_2, %add_ln17_5

]]></Node>
<StgValue><ssdm name="add_ln17_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:79  %or_ln17_23 = or i11 %tmp, 24

]]></Node>
<StgValue><ssdm name="or_ln17_23"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:80  %tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_23)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:81  %A_addr_24 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:82  %or_ln17_24 = or i11 %tmp, 25

]]></Node>
<StgValue><ssdm name="or_ln17_24"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:83  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_24)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:84  %A_addr_25 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:172  %tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 12, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:173  %B_addr_24 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="B_addr_24"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="9">
<![CDATA[
col:174  %sext_ln17_1 = sext i9 %add_ln17_35 to i10

]]></Node>
<StgValue><ssdm name="sext_ln17_1"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
col:175  %zext_ln17_21 = zext i10 %sext_ln17_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_21"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:176  %B_addr_25 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_21

]]></Node>
<StgValue><ssdm name="B_addr_25"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:233  %mul_ln17_12 = mul nsw i32 %B_load_12, %A_load_12

]]></Node>
<StgValue><ssdm name="mul_ln17_12"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:236  %mul_ln17_13 = mul nsw i32 %B_load_13, %A_load_13

]]></Node>
<StgValue><ssdm name="mul_ln17_13"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="10">
<![CDATA[
col:243  %A_load_16 = load i32* %A_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="10">
<![CDATA[
col:244  %B_load_16 = load i32* %B_addr_16, align 4

]]></Node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
col:246  %A_load_17 = load i32* %A_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="10">
<![CDATA[
col:247  %B_load_17 = load i32* %B_addr_17, align 4

]]></Node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="10">
<![CDATA[
col:267  %A_load_24 = load i32* %A_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
col:268  %B_load_24 = load i32* %B_addr_24, align 4

]]></Node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="10">
<![CDATA[
col:270  %A_load_25 = load i32* %A_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
col:271  %B_load_25 = load i32* %B_addr_25, align 4

]]></Node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:298  %add_ln17_7 = add i32 %mul_ln17_9, %mul_ln17_8

]]></Node>
<StgValue><ssdm name="add_ln17_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:37  %or_ln17_9 = or i11 %tmp, 10

]]></Node>
<StgValue><ssdm name="or_ln17_9"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:38  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_9)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:39  %A_addr_10 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:40  %or_ln17_10 = or i11 %tmp, 11

]]></Node>
<StgValue><ssdm name="or_ln17_10"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:41  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_10)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:42  %A_addr_11 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:137  %tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 5, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:138  %B_addr_10 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
col:139  %add_ln17_36 = add i9 %zext_ln17_7, -160

]]></Node>
<StgValue><ssdm name="add_ln17_36"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
col:140  %zext_ln17_14 = zext i9 %add_ln17_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_14"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:141  %B_addr_11 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_14

]]></Node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="10">
<![CDATA[
col:225  %A_load_10 = load i32* %A_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="10">
<![CDATA[
col:226  %B_load_10 = load i32* %B_addr_10, align 4

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
col:228  %A_load_11 = load i32* %A_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="10">
<![CDATA[
col:229  %B_load_11 = load i32* %B_addr_11, align 4

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:245  %mul_ln17_16 = mul nsw i32 %B_load_16, %A_load_16

]]></Node>
<StgValue><ssdm name="mul_ln17_16"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:248  %mul_ln17_17 = mul nsw i32 %B_load_17, %A_load_17

]]></Node>
<StgValue><ssdm name="mul_ln17_17"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="10">
<![CDATA[
col:267  %A_load_24 = load i32* %A_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
col:268  %B_load_24 = load i32* %B_addr_24, align 4

]]></Node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="10">
<![CDATA[
col:270  %A_load_25 = load i32* %A_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
col:271  %B_load_25 = load i32* %B_addr_25, align 4

]]></Node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:301  %add_ln17_10 = add i32 %mul_ln17_13, %mul_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln17_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:49  %or_ln17_13 = or i11 %tmp, 14

]]></Node>
<StgValue><ssdm name="or_ln17_13"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:50  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_13)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:51  %A_addr_14 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:52  %or_ln17_14 = or i11 %tmp, 15

]]></Node>
<StgValue><ssdm name="or_ln17_14"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:53  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_14)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:54  %A_addr_15 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:147  %tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 7, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:148  %B_addr_14 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
col:149  %add_ln17_37 = add i10 %zext_ln17_5, 480

]]></Node>
<StgValue><ssdm name="add_ln17_37"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
col:150  %zext_ln17_16 = zext i10 %add_ln17_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_16"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:151  %B_addr_15 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_16

]]></Node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="10">
<![CDATA[
col:225  %A_load_10 = load i32* %A_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="10">
<![CDATA[
col:226  %B_load_10 = load i32* %B_addr_10, align 4

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="10">
<![CDATA[
col:228  %A_load_11 = load i32* %A_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="10">
<![CDATA[
col:229  %B_load_11 = load i32* %B_addr_11, align 4

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="10">
<![CDATA[
col:237  %A_load_14 = load i32* %A_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="10">
<![CDATA[
col:238  %B_load_14 = load i32* %B_addr_14, align 4

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="10">
<![CDATA[
col:240  %A_load_15 = load i32* %A_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="10">
<![CDATA[
col:241  %B_load_15 = load i32* %B_addr_15, align 4

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:269  %mul_ln17_24 = mul nsw i32 %B_load_24, %A_load_24

]]></Node>
<StgValue><ssdm name="mul_ln17_24"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:272  %mul_ln17_25 = mul nsw i32 %B_load_25, %A_load_25

]]></Node>
<StgValue><ssdm name="mul_ln17_25"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:306  %add_ln17_15 = add i32 %mul_ln17_17, %mul_ln17_16

]]></Node>
<StgValue><ssdm name="add_ln17_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:61  %or_ln17_17 = or i11 %tmp, 18

]]></Node>
<StgValue><ssdm name="or_ln17_17"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:62  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_17)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:63  %A_addr_18 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:64  %or_ln17_18 = or i11 %tmp, 19

]]></Node>
<StgValue><ssdm name="or_ln17_18"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:65  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_18)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:66  %A_addr_19 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:157  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 9, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:158  %B_addr_18 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="B_addr_18"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
col:159  %add_ln17_39 = add i10 %zext_ln17_5, -416

]]></Node>
<StgValue><ssdm name="add_ln17_39"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="10">
<![CDATA[
col:160  %zext_ln17_18 = zext i10 %add_ln17_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_18"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:161  %B_addr_19 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_18

]]></Node>
<StgValue><ssdm name="B_addr_19"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:227  %mul_ln17_10 = mul nsw i32 %B_load_10, %A_load_10

]]></Node>
<StgValue><ssdm name="mul_ln17_10"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:230  %mul_ln17_11 = mul nsw i32 %B_load_11, %A_load_11

]]></Node>
<StgValue><ssdm name="mul_ln17_11"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="10">
<![CDATA[
col:237  %A_load_14 = load i32* %A_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="10">
<![CDATA[
col:238  %B_load_14 = load i32* %B_addr_14, align 4

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="10">
<![CDATA[
col:240  %A_load_15 = load i32* %A_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="10">
<![CDATA[
col:241  %B_load_15 = load i32* %B_addr_15, align 4

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
col:249  %A_load_18 = load i32* %A_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
col:250  %B_load_18 = load i32* %B_addr_18, align 4

]]></Node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="10">
<![CDATA[
col:252  %A_load_19 = load i32* %A_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="10">
<![CDATA[
col:253  %B_load_19 = load i32* %B_addr_19, align 4

]]></Node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:313  %add_ln17_22 = add i32 %mul_ln17_25, %mul_ln17_24

]]></Node>
<StgValue><ssdm name="add_ln17_22"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:67  %or_ln17_19 = or i11 %tmp, 20

]]></Node>
<StgValue><ssdm name="or_ln17_19"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:68  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_19)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:69  %A_addr_20 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:70  %or_ln17_20 = or i11 %tmp, 21

]]></Node>
<StgValue><ssdm name="or_ln17_20"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:71  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_20)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:72  %A_addr_21 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:162  %tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 10, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:163  %B_addr_20 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="B_addr_20"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
col:164  %add_ln17_40 = add i10 %zext_ln17_5, -352

]]></Node>
<StgValue><ssdm name="add_ln17_40"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="10">
<![CDATA[
col:165  %zext_ln17_19 = zext i10 %add_ln17_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_19"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:166  %B_addr_21 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_19

]]></Node>
<StgValue><ssdm name="B_addr_21"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:239  %mul_ln17_14 = mul nsw i32 %B_load_14, %A_load_14

]]></Node>
<StgValue><ssdm name="mul_ln17_14"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:242  %mul_ln17_15 = mul nsw i32 %B_load_15, %A_load_15

]]></Node>
<StgValue><ssdm name="mul_ln17_15"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="10">
<![CDATA[
col:249  %A_load_18 = load i32* %A_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
col:250  %B_load_18 = load i32* %B_addr_18, align 4

]]></Node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="10">
<![CDATA[
col:252  %A_load_19 = load i32* %A_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="10">
<![CDATA[
col:253  %B_load_19 = load i32* %B_addr_19, align 4

]]></Node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
col:255  %A_load_20 = load i32* %A_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="10">
<![CDATA[
col:256  %B_load_20 = load i32* %B_addr_20, align 4

]]></Node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
col:258  %A_load_21 = load i32* %A_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="10">
<![CDATA[
col:259  %B_load_21 = load i32* %B_addr_21, align 4

]]></Node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:299  %add_ln17_8 = add i32 %mul_ln17_11, %mul_ln17_10

]]></Node>
<StgValue><ssdm name="add_ln17_8"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:300  %add_ln17_9 = add i32 %add_ln17_7, %add_ln17_8

]]></Node>
<StgValue><ssdm name="add_ln17_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:73  %or_ln17_21 = or i11 %tmp, 22

]]></Node>
<StgValue><ssdm name="or_ln17_21"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:74  %tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_21)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:75  %A_addr_22 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:76  %or_ln17_22 = or i11 %tmp, 23

]]></Node>
<StgValue><ssdm name="or_ln17_22"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:77  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_22)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:78  %A_addr_23 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:167  %tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 11, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:168  %B_addr_22 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="B_addr_22"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
col:169  %add_ln17_41 = add i10 %zext_ln17_5, -288

]]></Node>
<StgValue><ssdm name="add_ln17_41"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="10">
<![CDATA[
col:170  %zext_ln17_20 = zext i10 %add_ln17_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_20"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:171  %B_addr_23 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_20

]]></Node>
<StgValue><ssdm name="B_addr_23"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:251  %mul_ln17_18 = mul nsw i32 %B_load_18, %A_load_18

]]></Node>
<StgValue><ssdm name="mul_ln17_18"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:254  %mul_ln17_19 = mul nsw i32 %B_load_19, %A_load_19

]]></Node>
<StgValue><ssdm name="mul_ln17_19"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
col:255  %A_load_20 = load i32* %A_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="10">
<![CDATA[
col:256  %B_load_20 = load i32* %B_addr_20, align 4

]]></Node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
col:258  %A_load_21 = load i32* %A_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="10">
<![CDATA[
col:259  %B_load_21 = load i32* %B_addr_21, align 4

]]></Node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
col:261  %A_load_22 = load i32* %A_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="10">
<![CDATA[
col:262  %B_load_22 = load i32* %B_addr_22, align 4

]]></Node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
col:264  %A_load_23 = load i32* %A_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="10">
<![CDATA[
col:265  %B_load_23 = load i32* %B_addr_23, align 4

]]></Node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:302  %add_ln17_11 = add i32 %mul_ln17_15, %mul_ln17_14

]]></Node>
<StgValue><ssdm name="add_ln17_11"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:303  %add_ln17_12 = add i32 %add_ln17_10, %add_ln17_11

]]></Node>
<StgValue><ssdm name="add_ln17_12"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:304  %add_ln17_13 = add i32 %add_ln17_9, %add_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln17_13"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:305  %add_ln17_14 = add i32 %add_ln17_6, %add_ln17_13

]]></Node>
<StgValue><ssdm name="add_ln17_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:85  %or_ln17_25 = or i11 %tmp, 26

]]></Node>
<StgValue><ssdm name="or_ln17_25"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:86  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_25)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:87  %A_addr_26 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:88  %or_ln17_26 = or i11 %tmp, 27

]]></Node>
<StgValue><ssdm name="or_ln17_26"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:89  %tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_26)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:90  %A_addr_27 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:177  %tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 13, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:178  %B_addr_26 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="B_addr_26"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="9">
<![CDATA[
col:179  %sext_ln17_2 = sext i9 %add_ln17_36 to i10

]]></Node>
<StgValue><ssdm name="sext_ln17_2"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="10">
<![CDATA[
col:180  %zext_ln17_22 = zext i10 %sext_ln17_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_22"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:181  %B_addr_27 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_22

]]></Node>
<StgValue><ssdm name="B_addr_27"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:257  %mul_ln17_20 = mul nsw i32 %B_load_20, %A_load_20

]]></Node>
<StgValue><ssdm name="mul_ln17_20"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:260  %mul_ln17_21 = mul nsw i32 %B_load_21, %A_load_21

]]></Node>
<StgValue><ssdm name="mul_ln17_21"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
col:261  %A_load_22 = load i32* %A_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="10">
<![CDATA[
col:262  %B_load_22 = load i32* %B_addr_22, align 4

]]></Node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
col:264  %A_load_23 = load i32* %A_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="10">
<![CDATA[
col:265  %B_load_23 = load i32* %B_addr_23, align 4

]]></Node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
col:273  %A_load_26 = load i32* %A_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
col:274  %B_load_26 = load i32* %B_addr_26, align 4

]]></Node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="10">
<![CDATA[
col:276  %A_load_27 = load i32* %A_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="10">
<![CDATA[
col:277  %B_load_27 = load i32* %B_addr_27, align 4

]]></Node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:307  %add_ln17_16 = add i32 %mul_ln17_19, %mul_ln17_18

]]></Node>
<StgValue><ssdm name="add_ln17_16"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:308  %add_ln17_17 = add i32 %add_ln17_15, %add_ln17_16

]]></Node>
<StgValue><ssdm name="add_ln17_17"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:91  %or_ln17_27 = or i11 %tmp, 28

]]></Node>
<StgValue><ssdm name="or_ln17_27"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:92  %tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_27)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:93  %A_addr_28 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:94  %or_ln17_28 = or i11 %tmp, 29

]]></Node>
<StgValue><ssdm name="or_ln17_28"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:95  %tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_28)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:96  %A_addr_29 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:182  %tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 14, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:183  %B_addr_28 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="B_addr_28"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="8">
<![CDATA[
col:184  %sext_ln17_3 = sext i8 %add_ln17_33 to i10

]]></Node>
<StgValue><ssdm name="sext_ln17_3"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="10">
<![CDATA[
col:185  %zext_ln17_23 = zext i10 %sext_ln17_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_23"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:186  %B_addr_29 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_23

]]></Node>
<StgValue><ssdm name="B_addr_29"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:263  %mul_ln17_22 = mul nsw i32 %B_load_22, %A_load_22

]]></Node>
<StgValue><ssdm name="mul_ln17_22"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:266  %mul_ln17_23 = mul nsw i32 %B_load_23, %A_load_23

]]></Node>
<StgValue><ssdm name="mul_ln17_23"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="10">
<![CDATA[
col:273  %A_load_26 = load i32* %A_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
col:274  %B_load_26 = load i32* %B_addr_26, align 4

]]></Node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="10">
<![CDATA[
col:276  %A_load_27 = load i32* %A_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="10">
<![CDATA[
col:277  %B_load_27 = load i32* %B_addr_27, align 4

]]></Node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="10">
<![CDATA[
col:279  %A_load_28 = load i32* %A_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="10">
<![CDATA[
col:280  %B_load_28 = load i32* %B_addr_28, align 4

]]></Node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="10">
<![CDATA[
col:282  %A_load_29 = load i32* %A_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="10">
<![CDATA[
col:283  %B_load_29 = load i32* %B_addr_29, align 4

]]></Node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:309  %add_ln17_18 = add i32 %mul_ln17_21, %mul_ln17_20

]]></Node>
<StgValue><ssdm name="add_ln17_18"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:97  %or_ln17_29 = or i11 %tmp, 30

]]></Node>
<StgValue><ssdm name="or_ln17_29"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:98  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:99  %A_addr_30 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:100  %or_ln17_30 = or i11 %tmp, 31

]]></Node>
<StgValue><ssdm name="or_ln17_30"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
col:101  %tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln17_30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:102  %A_addr_31 = getelementptr [1024 x i32]* %A, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="6">
<![CDATA[
col:108  %zext_ln17_4 = zext i6 %select_ln17 to i11

]]></Node>
<StgValue><ssdm name="zext_ln17_4"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
col:187  %tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 15, i6 %select_ln17)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:188  %B_addr_30 = getelementptr [1024 x i32]* %B, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="B_addr_30"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col:189  %add_ln17_42 = add i11 %zext_ln17_4, 992

]]></Node>
<StgValue><ssdm name="add_ln17_42"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="11">
<![CDATA[
col:190  %zext_ln17_24 = zext i11 %add_ln17_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_24"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:191  %B_addr_31 = getelementptr [1024 x i32]* %B, i64 0, i64 %zext_ln17_24

]]></Node>
<StgValue><ssdm name="B_addr_31"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:275  %mul_ln17_26 = mul nsw i32 %B_load_26, %A_load_26

]]></Node>
<StgValue><ssdm name="mul_ln17_26"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:278  %mul_ln17_27 = mul nsw i32 %B_load_27, %A_load_27

]]></Node>
<StgValue><ssdm name="mul_ln17_27"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="10">
<![CDATA[
col:279  %A_load_28 = load i32* %A_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="10">
<![CDATA[
col:280  %B_load_28 = load i32* %B_addr_28, align 4

]]></Node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="10">
<![CDATA[
col:282  %A_load_29 = load i32* %A_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="10">
<![CDATA[
col:283  %B_load_29 = load i32* %B_addr_29, align 4

]]></Node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10">
<![CDATA[
col:285  %A_load_30 = load i32* %A_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="10">
<![CDATA[
col:286  %B_load_30 = load i32* %B_addr_30, align 4

]]></Node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="10">
<![CDATA[
col:288  %A_load_31 = load i32* %A_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="10">
<![CDATA[
col:289  %B_load_31 = load i32* %B_addr_31, align 4

]]></Node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:310  %add_ln17_19 = add i32 %mul_ln17_23, %mul_ln17_22

]]></Node>
<StgValue><ssdm name="add_ln17_19"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:311  %add_ln17_20 = add i32 %add_ln17_18, %add_ln17_19

]]></Node>
<StgValue><ssdm name="add_ln17_20"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:312  %add_ln17_21 = add i32 %add_ln17_17, %add_ln17_20

]]></Node>
<StgValue><ssdm name="add_ln17_21"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
col:324  %j = add i6 %select_ln17, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="395" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:281  %mul_ln17_28 = mul nsw i32 %B_load_28, %A_load_28

]]></Node>
<StgValue><ssdm name="mul_ln17_28"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:284  %mul_ln17_29 = mul nsw i32 %B_load_29, %A_load_29

]]></Node>
<StgValue><ssdm name="mul_ln17_29"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="10">
<![CDATA[
col:285  %A_load_30 = load i32* %A_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="10">
<![CDATA[
col:286  %B_load_30 = load i32* %B_addr_30, align 4

]]></Node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="10">
<![CDATA[
col:288  %A_load_31 = load i32* %A_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="10">
<![CDATA[
col:289  %B_load_31 = load i32* %B_addr_31, align 4

]]></Node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:314  %add_ln17_23 = add i32 %mul_ln17_27, %mul_ln17_26

]]></Node>
<StgValue><ssdm name="add_ln17_23"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:315  %add_ln17_24 = add i32 %add_ln17_22, %add_ln17_23

]]></Node>
<StgValue><ssdm name="add_ln17_24"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="403" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:287  %mul_ln17_30 = mul nsw i32 %B_load_30, %A_load_30

]]></Node>
<StgValue><ssdm name="mul_ln17_30"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:290  %mul_ln17_31 = mul nsw i32 %B_load_31, %A_load_31

]]></Node>
<StgValue><ssdm name="mul_ln17_31"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:316  %add_ln17_25 = add i32 %mul_ln17_29, %mul_ln17_28

]]></Node>
<StgValue><ssdm name="add_ln17_25"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="406" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:317  %add_ln17_26 = add i32 %mul_ln17_31, %mul_ln17_30

]]></Node>
<StgValue><ssdm name="add_ln17_26"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:318  %add_ln17_27 = add i32 %add_ln17_25, %add_ln17_26

]]></Node>
<StgValue><ssdm name="add_ln17_27"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:319  %add_ln17_28 = add i32 %add_ln17_24, %add_ln17_27

]]></Node>
<StgValue><ssdm name="add_ln17_28"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
col:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @row_col_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
col:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="11">
<![CDATA[
col:8  %zext_ln17_2 = zext i11 %tmp to i12

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
col:103  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
col:104  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
col:105  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="6">
<![CDATA[
col:107  %zext_ln17_3 = zext i6 %select_ln17 to i12

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
col:192  %add_ln19 = add i12 %zext_ln17_2, %zext_ln17_3

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
col:193  %zext_ln19 = zext i12 %add_ln19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
col:194  %AB_addr = getelementptr [1024 x i32]* %AB, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="AB_addr"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:320  %add_ln17_29 = add i32 %add_ln17_21, %add_ln17_28

]]></Node>
<StgValue><ssdm name="add_ln17_29"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
col:321  %add_ln17_30 = add nsw i32 %add_ln17_14, %add_ln17_29

]]></Node>
<StgValue><ssdm name="add_ln17_30"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
col:322  store i32 %add_ln17_30, i32* %AB_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
col:323  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
col:325  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
