This file was auto-generated by YML2HDL tool.
https://gitlab.com/tcpaiva/yml2hdl
2022-03-23 15:04:38

R   HAL_CORE_CLOCKING_MON_t:
E      MMCM_LOCKED: logic

R   HAL_CORE_CLOCKING_CTRL_t:
E      RESET_MMCM: logic

R   HAL_CORE_MGT_MGT_STATUS_MON_t:
E      rxcdr_stable: logic
E      powergood: logic
E      txready: logic
E      rxready: logic
E      rx_pma_reset_done: logic
E      tx_pma_reset_done: logic
E      tx_reset_done: logic
E      rx_reset_done: logic
E      buffbypass_tx_done_out: logic
E      buffbypass_tx_error_out: logic
E      buffbypass_rx_done_out: logic
E      buffbypass_rx_error_out: logic

R   HAL_CORE_MGT_MGT_DRP_MON_t:
E      rd_rdy: logic
E      rd_data: logic['16 - 1', 0]

R   HAL_CORE_MGT_MGT_DRP_CTRL_t:
E      wr_en: logic
E      wr_addr: logic['10 - 1', 0]
E      en: logic
E      wr_data: logic['16 - 1', 0]

R   HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t:
E      reset: logic
E      reset_pll_and_datapath: logic
E      reset_datapath: logic
E      reset_bufbypass: logic

R   HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t:
E      reset: logic
E      reset_pll_and_datapath: logic
E      reset_datapath: logic
E      reset_bufbypass: logic

R   HAL_CORE_MGT_MGT_MON_t:
E      STATUS: HAL_CORE_MGT_MGT_STATUS_MON_t
R         HAL_CORE_MGT_MGT_STATUS_MON_t:
E            rxcdr_stable: logic
E            powergood: logic
E            txready: logic
E            rxready: logic
E            rx_pma_reset_done: logic
E            tx_pma_reset_done: logic
E            tx_reset_done: logic
E            rx_reset_done: logic
E            buffbypass_tx_done_out: logic
E            buffbypass_tx_error_out: logic
E            buffbypass_rx_done_out: logic
E            buffbypass_rx_error_out: logic
E      DRP: HAL_CORE_MGT_MGT_DRP_MON_t
R         HAL_CORE_MGT_MGT_DRP_MON_t:
E            rd_rdy: logic
E            rd_data: logic['16 - 1', 0]

A   HAL_CORE_MGT_MGT_MON_t_ARRAY: array['128 -1', 0] HAL_CORE_MGT_MGT_MON_t
R      HAL_CORE_MGT_MGT_MON_t:
E         STATUS: HAL_CORE_MGT_MGT_STATUS_MON_t
R            HAL_CORE_MGT_MGT_STATUS_MON_t:
E               rxcdr_stable: logic
E               powergood: logic
E               txready: logic
E               rxready: logic
E               rx_pma_reset_done: logic
E               tx_pma_reset_done: logic
E               tx_reset_done: logic
E               rx_reset_done: logic
E               buffbypass_tx_done_out: logic
E               buffbypass_tx_error_out: logic
E               buffbypass_rx_done_out: logic
E               buffbypass_rx_error_out: logic
E         DRP: HAL_CORE_MGT_MGT_DRP_MON_t
R            HAL_CORE_MGT_MGT_DRP_MON_t:
E               rd_rdy: logic
E               rd_data: logic['16 - 1', 0]

R   HAL_CORE_MGT_MGT_CTRL_t:
E      DRP: HAL_CORE_MGT_MGT_DRP_CTRL_t
R         HAL_CORE_MGT_MGT_DRP_CTRL_t:
E            wr_en: logic
E            wr_addr: logic['10 - 1', 0]
E            en: logic
E            wr_data: logic['16 - 1', 0]
E      TX_RESETS: HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t
R         HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t:
E            reset: logic
E            reset_pll_and_datapath: logic
E            reset_datapath: logic
E            reset_bufbypass: logic
E      RX_RESETS: HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t
R         HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t:
E            reset: logic
E            reset_pll_and_datapath: logic
E            reset_datapath: logic
E            reset_bufbypass: logic

A   HAL_CORE_MGT_MGT_CTRL_t_ARRAY: array['128 -1', 0] HAL_CORE_MGT_MGT_CTRL_t
R      HAL_CORE_MGT_MGT_CTRL_t:
E         DRP: HAL_CORE_MGT_MGT_DRP_CTRL_t
R            HAL_CORE_MGT_MGT_DRP_CTRL_t:
E               wr_en: logic
E               wr_addr: logic['10 - 1', 0]
E               en: logic
E               wr_data: logic['16 - 1', 0]
E         TX_RESETS: HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t
R            HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t:
E               reset: logic
E               reset_pll_and_datapath: logic
E               reset_datapath: logic
E               reset_bufbypass: logic
E         RX_RESETS: HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t
R            HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t:
E               reset: logic
E               reset_pll_and_datapath: logic
E               reset_datapath: logic
E               reset_bufbypass: logic

R   HAL_CORE_MGT_MON_t:
E      MGT: HAL_CORE_MGT_MGT_MON_t_ARRAY
A         HAL_CORE_MGT_MGT_MON_t_ARRAY: array['128 -1', 0] HAL_CORE_MGT_MGT_MON_t
R            HAL_CORE_MGT_MGT_MON_t:
E               STATUS: HAL_CORE_MGT_MGT_STATUS_MON_t
R                  HAL_CORE_MGT_MGT_STATUS_MON_t:
E                     rxcdr_stable: logic
E                     powergood: logic
E                     txready: logic
E                     rxready: logic
E                     rx_pma_reset_done: logic
E                     tx_pma_reset_done: logic
E                     tx_reset_done: logic
E                     rx_reset_done: logic
E                     buffbypass_tx_done_out: logic
E                     buffbypass_tx_error_out: logic
E                     buffbypass_rx_done_out: logic
E                     buffbypass_rx_error_out: logic
E               DRP: HAL_CORE_MGT_MGT_DRP_MON_t
R                  HAL_CORE_MGT_MGT_DRP_MON_t:
E                     rd_rdy: logic
E                     rd_data: logic['16 - 1', 0]

R   HAL_CORE_MGT_CTRL_t:
E      MGT: HAL_CORE_MGT_MGT_CTRL_t_ARRAY
A         HAL_CORE_MGT_MGT_CTRL_t_ARRAY: array['128 -1', 0] HAL_CORE_MGT_MGT_CTRL_t
R            HAL_CORE_MGT_MGT_CTRL_t:
E               DRP: HAL_CORE_MGT_MGT_DRP_CTRL_t
R                  HAL_CORE_MGT_MGT_DRP_CTRL_t:
E                     wr_en: logic
E                     wr_addr: logic['10 - 1', 0]
E                     en: logic
E                     wr_data: logic['16 - 1', 0]
E               TX_RESETS: HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t
R                  HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t:
E                     reset: logic
E                     reset_pll_and_datapath: logic
E                     reset_datapath: logic
E                     reset_bufbypass: logic
E               RX_RESETS: HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t
R                  HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t:
E                     reset: logic
E                     reset_pll_and_datapath: logic
E                     reset_datapath: logic
E                     reset_bufbypass: logic

R   HAL_CORE_MON_t:
E      CLOCKING: HAL_CORE_CLOCKING_MON_t
R         HAL_CORE_CLOCKING_MON_t:
E            MMCM_LOCKED: logic
E      MGT: HAL_CORE_MGT_MON_t
R         HAL_CORE_MGT_MON_t:
E            MGT: HAL_CORE_MGT_MGT_MON_t_ARRAY
A               HAL_CORE_MGT_MGT_MON_t_ARRAY: array['128 -1', 0] HAL_CORE_MGT_MGT_MON_t
R                  HAL_CORE_MGT_MGT_MON_t:
E                     STATUS: HAL_CORE_MGT_MGT_STATUS_MON_t
R                        HAL_CORE_MGT_MGT_STATUS_MON_t:
E                           rxcdr_stable: logic
E                           powergood: logic
E                           txready: logic
E                           rxready: logic
E                           rx_pma_reset_done: logic
E                           tx_pma_reset_done: logic
E                           tx_reset_done: logic
E                           rx_reset_done: logic
E                           buffbypass_tx_done_out: logic
E                           buffbypass_tx_error_out: logic
E                           buffbypass_rx_done_out: logic
E                           buffbypass_rx_error_out: logic
E                     DRP: HAL_CORE_MGT_MGT_DRP_MON_t
R                        HAL_CORE_MGT_MGT_DRP_MON_t:
E                           rd_rdy: logic
E                           rd_data: logic['16 - 1', 0]

R   HAL_CORE_CTRL_t:
E      CLOCKING: HAL_CORE_CLOCKING_CTRL_t
R         HAL_CORE_CLOCKING_CTRL_t:
E            RESET_MMCM: logic
E      MGT: HAL_CORE_MGT_CTRL_t
R         HAL_CORE_MGT_CTRL_t:
E            MGT: HAL_CORE_MGT_MGT_CTRL_t_ARRAY
A               HAL_CORE_MGT_MGT_CTRL_t_ARRAY: array['128 -1', 0] HAL_CORE_MGT_MGT_CTRL_t
R                  HAL_CORE_MGT_MGT_CTRL_t:
E                     DRP: HAL_CORE_MGT_MGT_DRP_CTRL_t
R                        HAL_CORE_MGT_MGT_DRP_CTRL_t:
E                           wr_en: logic
E                           wr_addr: logic['10 - 1', 0]
E                           en: logic
E                           wr_data: logic['16 - 1', 0]
E                     TX_RESETS: HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t
R                        HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t:
E                           reset: logic
E                           reset_pll_and_datapath: logic
E                           reset_datapath: logic
E                           reset_bufbypass: logic
E                     RX_RESETS: HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t
R                        HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t:
E                           reset: logic
E                           reset_pll_and_datapath: logic
E                           reset_datapath: logic
E                           reset_bufbypass: logic
