Block Name			X	Y		#Block ID
---------------------------
conv_stencil$ub_conv_stencil_BANK_0_garnet		15	2		#m12
conv_stencil$ub_conv_stencil_BANK_1_garnet		7	10		#m19
conv_stencil$ub_conv_stencil_BANK_2_garnet		15	4		#m26
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		15	6		#m27
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet		15	8		#m28
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet		7	16		#m29
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet		15	12		#m30
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet		7	8		#m31
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet		23	6		#m32
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet		23	14		#m33
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet		15	10		#m34
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet		23	12		#m35
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet		23	4		#m36
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet		15	14		#m37
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet		15	16		#m38
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet		7	6		#m39
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet		7	14		#m40
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet		23	8		#m41
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet		23	10		#m42
io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0		13	0		#I0
io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0$reg0		14	1		#r46
io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0		11	0		#I2
io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0$reg2		8	3		#r48
io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0		9	0		#I4
io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0$reg4		12	1		#r50
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		15	0		#I74
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg27		12	3		#r75
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg28		10	13		#r76
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg29		10	15		#r77
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg30		14	7		#r78
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg31		14	9		#r79
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg32		8	15		#r80
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg33		14	13		#r81
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0		17	0		#I82
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg34		18	7		#r83
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg35		18	9		#r84
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg36		18	11		#r85
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg37		12	11		#r86
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg38		12	7		#r87
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg39		20	9		#r88
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg40		22	7		#r89
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg41		22	13		#r90
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg42		16	11		#r91
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg43		22	11		#r92
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg44		22	5		#r93
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg45		12	13		#r94
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg46		16	13		#r95
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg47		8	5		#r96
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg48		8	13		#r97
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg49		22	9		#r98
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg50		24	11		#r99
io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid$reg1		4	11		#r47
io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid		7	0		#i3
io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid$reg3		6	1		#r49
io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid		5	0		#i5
io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid$reg5		6	3		#r51
io1in_reset		1	0		#i52
io1in_reset$reg10		10	9		#r57
io1in_reset$reg11		14	3		#r58
io1in_reset$reg12		6	9		#r59
io1in_reset$reg13		16	5		#r60
io1in_reset$reg14		16	7		#r61
io1in_reset$reg15		12	9		#r62
io1in_reset$reg16		8	11		#r63
io1in_reset$reg17		14	11		#r64
io1in_reset$reg18		8	9		#r65
io1in_reset$reg19		20	7		#r66
io1in_reset$reg20		20	13		#r67
io1in_reset$reg21		16	9		#r68
io1in_reset$reg22		20	11		#r69
io1in_reset$reg23		18	5		#r70
io1in_reset$reg24		16	15		#r71
io1in_reset$reg25		14	15		#r72
io1in_reset$reg26		10	7		#r73
io1in_reset$reg6		2	1		#r53
io1in_reset$reg7		6	7		#r54
io1in_reset$reg8		10	11		#r55
io1in_reset$reg9		8	7		#r56
op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131		17	2		#p11
op_hcompute_conv_stencil_1$inner_compute$i2137_i2138_i131		5	10		#p13
op_hcompute_conv_stencil_2$inner_compute$i2142_i2143_i131		13	4		#p20
op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$_join_i2165_i2127		9	6		#p10
op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808		9	8		#p9
op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110		11	6		#p6
op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127		13	10		#p8
op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461		13	6		#p7
op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$_join_i2190_i2127		9	10		#p18
op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808		11	10		#p17
op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110		11	8		#p14
op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127		17	10		#p16
op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461		13	12		#p15
op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$_join_i2215_i2127		13	8		#p25
op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808		17	8		#p24
op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110		17	6		#p21
op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127		17	12		#p23
op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461		17	14		#p22
op_hcompute_hw_output_stencil_1_port_controller_garnet		7	2		#m43
op_hcompute_hw_output_stencil_2_port_controller_garnet		7	4		#m44
op_hcompute_hw_output_stencil_port_controller_garnet		7	12		#m45
