$date
	Mon Sep 23 15:24:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_subtractor_tb $end
$var wire 1 ! diff_st $end
$var wire 1 " diff_df $end
$var wire 1 # diff_bh $end
$var wire 1 $ borr_st $end
$var wire 1 % borr_df $end
$var wire 1 & borr_bh $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module halfsub1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 % borr $end
$var wire 1 " diff $end
$upscope $end
$scope module halfsub2 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var reg 1 & borr $end
$var reg 1 # diff $end
$upscope $end
$scope module halfsub3 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) notOut $end
$var wire 1 ! diff $end
$var wire 1 $ borr $end
$scope module andBorr $end
$var wire 1 ( b $end
$var wire 1 $ c $end
$var wire 1 ) a $end
$upscope $end
$scope module not1 $end
$var wire 1 ' a $end
$var wire 1 ) b $end
$upscope $end
$scope module xorDiff $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1%
1&
1#
1$
1!
1(
#10
0%
0&
0$
0(
0)
1'
#15
0"
0#
0!
1(
#20
