
logic_scheme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088bc  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08008a54  08008a54  00018a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c3c  08008c3c  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08008c3c  08008c3c  00018c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c44  08008c44  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c44  08008c44  00018c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c48  08008c48  00018c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08008c4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000858  20000090  08008cdc  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008e8  08008cdc  000208e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b746  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000401c  00000000  00000000  0003b806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  0003f828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe8  00000000  00000000  000409b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019909  00000000  00000000  00041998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019852  00000000  00000000  0005b2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ead5  00000000  00000000  00074af3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001035c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004924  00000000  00000000  0010361c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000090 	.word	0x20000090
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008a3c 	.word	0x08008a3c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000094 	.word	0x20000094
 80001d4:	08008a3c 	.word	0x08008a3c

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b08c      	sub	sp, #48	; 0x30
 80004d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d6:	f107 031c 	add.w	r3, r7, #28
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	605a      	str	r2, [r3, #4]
 80004e0:	609a      	str	r2, [r3, #8]
 80004e2:	60da      	str	r2, [r3, #12]
 80004e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004e6:	2300      	movs	r3, #0
 80004e8:	61bb      	str	r3, [r7, #24]
 80004ea:	4b61      	ldr	r3, [pc, #388]	; (8000670 <MX_GPIO_Init+0x1a0>)
 80004ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ee:	4a60      	ldr	r2, [pc, #384]	; (8000670 <MX_GPIO_Init+0x1a0>)
 80004f0:	f043 0310 	orr.w	r3, r3, #16
 80004f4:	6313      	str	r3, [r2, #48]	; 0x30
 80004f6:	4b5e      	ldr	r3, [pc, #376]	; (8000670 <MX_GPIO_Init+0x1a0>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fa:	f003 0310 	and.w	r3, r3, #16
 80004fe:	61bb      	str	r3, [r7, #24]
 8000500:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000502:	2300      	movs	r3, #0
 8000504:	617b      	str	r3, [r7, #20]
 8000506:	4b5a      	ldr	r3, [pc, #360]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050a:	4a59      	ldr	r2, [pc, #356]	; (8000670 <MX_GPIO_Init+0x1a0>)
 800050c:	f043 0304 	orr.w	r3, r3, #4
 8000510:	6313      	str	r3, [r2, #48]	; 0x30
 8000512:	4b57      	ldr	r3, [pc, #348]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000516:	f003 0304 	and.w	r3, r3, #4
 800051a:	617b      	str	r3, [r7, #20]
 800051c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800051e:	2300      	movs	r3, #0
 8000520:	613b      	str	r3, [r7, #16]
 8000522:	4b53      	ldr	r3, [pc, #332]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000526:	4a52      	ldr	r2, [pc, #328]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800052c:	6313      	str	r3, [r2, #48]	; 0x30
 800052e:	4b50      	ldr	r3, [pc, #320]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000536:	613b      	str	r3, [r7, #16]
 8000538:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800053a:	2300      	movs	r3, #0
 800053c:	60fb      	str	r3, [r7, #12]
 800053e:	4b4c      	ldr	r3, [pc, #304]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000542:	4a4b      	ldr	r2, [pc, #300]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000544:	f043 0301 	orr.w	r3, r3, #1
 8000548:	6313      	str	r3, [r2, #48]	; 0x30
 800054a:	4b49      	ldr	r3, [pc, #292]	; (8000670 <MX_GPIO_Init+0x1a0>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054e:	f003 0301 	and.w	r3, r3, #1
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000556:	2300      	movs	r3, #0
 8000558:	60bb      	str	r3, [r7, #8]
 800055a:	4b45      	ldr	r3, [pc, #276]	; (8000670 <MX_GPIO_Init+0x1a0>)
 800055c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800055e:	4a44      	ldr	r2, [pc, #272]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000560:	f043 0302 	orr.w	r3, r3, #2
 8000564:	6313      	str	r3, [r2, #48]	; 0x30
 8000566:	4b42      	ldr	r3, [pc, #264]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056a:	f003 0302 	and.w	r3, r3, #2
 800056e:	60bb      	str	r3, [r7, #8]
 8000570:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000572:	2300      	movs	r3, #0
 8000574:	607b      	str	r3, [r7, #4]
 8000576:	4b3e      	ldr	r3, [pc, #248]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057a:	4a3d      	ldr	r2, [pc, #244]	; (8000670 <MX_GPIO_Init+0x1a0>)
 800057c:	f043 0308 	orr.w	r3, r3, #8
 8000580:	6313      	str	r3, [r2, #48]	; 0x30
 8000582:	4b3b      	ldr	r3, [pc, #236]	; (8000670 <MX_GPIO_Init+0x1a0>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000586:	f003 0308 	and.w	r3, r3, #8
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2108      	movs	r1, #8
 8000592:	4838      	ldr	r0, [pc, #224]	; (8000674 <MX_GPIO_Init+0x1a4>)
 8000594:	f001 f8f4 	bl	8001780 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000598:	2201      	movs	r2, #1
 800059a:	2101      	movs	r1, #1
 800059c:	4836      	ldr	r0, [pc, #216]	; (8000678 <MX_GPIO_Init+0x1a8>)
 800059e:	f001 f8ef 	bl	8001780 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80005a2:	2200      	movs	r2, #0
 80005a4:	f24f 0117 	movw	r1, #61463	; 0xf017
 80005a8:	4834      	ldr	r0, [pc, #208]	; (800067c <MX_GPIO_Init+0x1ac>)
 80005aa:	f001 f8e9 	bl	8001780 <HAL_GPIO_WritePin>
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 80005ae:	2304      	movs	r3, #4
 80005b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005b2:	2300      	movs	r3, #0
 80005b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b6:	2300      	movs	r3, #0
 80005b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 80005ba:	f107 031c 	add.w	r3, r7, #28
 80005be:	4619      	mov	r1, r3
 80005c0:	482c      	ldr	r0, [pc, #176]	; (8000674 <MX_GPIO_Init+0x1a4>)
 80005c2:	f000 fe41 	bl	8001248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80005c6:	2308      	movs	r3, #8
 80005c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ca:	2301      	movs	r3, #1
 80005cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ce:	2300      	movs	r3, #0
 80005d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d2:	2300      	movs	r3, #0
 80005d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80005d6:	f107 031c 	add.w	r3, r7, #28
 80005da:	4619      	mov	r1, r3
 80005dc:	4825      	ldr	r0, [pc, #148]	; (8000674 <MX_GPIO_Init+0x1a4>)
 80005de:	f000 fe33 	bl	8001248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 80005e2:	2332      	movs	r3, #50	; 0x32
 80005e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80005e6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80005ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ec:	2300      	movs	r3, #0
 80005ee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005f0:	f107 031c 	add.w	r3, r7, #28
 80005f4:	4619      	mov	r1, r3
 80005f6:	481f      	ldr	r0, [pc, #124]	; (8000674 <MX_GPIO_Init+0x1a4>)
 80005f8:	f000 fe26 	bl	8001248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80005fc:	2301      	movs	r3, #1
 80005fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000600:	2301      	movs	r3, #1
 8000602:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000604:	2300      	movs	r3, #0
 8000606:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000608:	2300      	movs	r3, #0
 800060a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800060c:	f107 031c 	add.w	r3, r7, #28
 8000610:	4619      	mov	r1, r3
 8000612:	4819      	ldr	r0, [pc, #100]	; (8000678 <MX_GPIO_Init+0x1a8>)
 8000614:	f000 fe18 	bl	8001248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000618:	2301      	movs	r3, #1
 800061a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800061c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000620:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000622:	2300      	movs	r3, #0
 8000624:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000626:	f107 031c 	add.w	r3, r7, #28
 800062a:	4619      	mov	r1, r3
 800062c:	4814      	ldr	r0, [pc, #80]	; (8000680 <MX_GPIO_Init+0x1b0>)
 800062e:	f000 fe0b 	bl	8001248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PD0 PD1 PD2 PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000632:	f24f 0317 	movw	r3, #61463	; 0xf017
 8000636:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000638:	2301      	movs	r3, #1
 800063a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063c:	2300      	movs	r3, #0
 800063e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000640:	2300      	movs	r3, #0
 8000642:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000644:	f107 031c 	add.w	r3, r7, #28
 8000648:	4619      	mov	r1, r3
 800064a:	480c      	ldr	r0, [pc, #48]	; (800067c <MX_GPIO_Init+0x1ac>)
 800064c:	f000 fdfc 	bl	8001248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000650:	2320      	movs	r3, #32
 8000652:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000654:	2300      	movs	r3, #0
 8000656:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800065c:	f107 031c 	add.w	r3, r7, #28
 8000660:	4619      	mov	r1, r3
 8000662:	4806      	ldr	r0, [pc, #24]	; (800067c <MX_GPIO_Init+0x1ac>)
 8000664:	f000 fdf0 	bl	8001248 <HAL_GPIO_Init>

}
 8000668:	bf00      	nop
 800066a:	3730      	adds	r7, #48	; 0x30
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40023800 	.word	0x40023800
 8000674:	40021000 	.word	0x40021000
 8000678:	40020800 	.word	0x40020800
 800067c:	40020c00 	.word	0x40020c00
 8000680:	40020000 	.word	0x40020000

08000684 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <MX_I2C1_Init+0x50>)
 800068a:	4a13      	ldr	r2, [pc, #76]	; (80006d8 <MX_I2C1_Init+0x54>)
 800068c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800068e:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <MX_I2C1_Init+0x50>)
 8000690:	4a12      	ldr	r2, [pc, #72]	; (80006dc <MX_I2C1_Init+0x58>)
 8000692:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000694:	4b0f      	ldr	r3, [pc, #60]	; (80006d4 <MX_I2C1_Init+0x50>)
 8000696:	2200      	movs	r2, #0
 8000698:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800069a:	4b0e      	ldr	r3, [pc, #56]	; (80006d4 <MX_I2C1_Init+0x50>)
 800069c:	2200      	movs	r2, #0
 800069e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006a0:	4b0c      	ldr	r3, [pc, #48]	; (80006d4 <MX_I2C1_Init+0x50>)
 80006a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006a8:	4b0a      	ldr	r3, [pc, #40]	; (80006d4 <MX_I2C1_Init+0x50>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006ae:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <MX_I2C1_Init+0x50>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006b4:	4b07      	ldr	r3, [pc, #28]	; (80006d4 <MX_I2C1_Init+0x50>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006ba:	4b06      	ldr	r3, [pc, #24]	; (80006d4 <MX_I2C1_Init+0x50>)
 80006bc:	2200      	movs	r2, #0
 80006be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006c0:	4804      	ldr	r0, [pc, #16]	; (80006d4 <MX_I2C1_Init+0x50>)
 80006c2:	f002 fe0b 	bl	80032dc <HAL_I2C_Init>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006cc:	f000 fa8a 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	200000bc 	.word	0x200000bc
 80006d8:	40005400 	.word	0x40005400
 80006dc:	000186a0 	.word	0x000186a0

080006e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08a      	sub	sp, #40	; 0x28
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a19      	ldr	r2, [pc, #100]	; (8000764 <HAL_I2C_MspInit+0x84>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d12c      	bne.n	800075c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]
 8000706:	4b18      	ldr	r3, [pc, #96]	; (8000768 <HAL_I2C_MspInit+0x88>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a17      	ldr	r2, [pc, #92]	; (8000768 <HAL_I2C_MspInit+0x88>)
 800070c:	f043 0302 	orr.w	r3, r3, #2
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b15      	ldr	r3, [pc, #84]	; (8000768 <HAL_I2C_MspInit+0x88>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0302 	and.w	r3, r3, #2
 800071a:	613b      	str	r3, [r7, #16]
 800071c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800071e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000722:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000724:	2312      	movs	r3, #18
 8000726:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000728:	2301      	movs	r3, #1
 800072a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072c:	2300      	movs	r3, #0
 800072e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000730:	2304      	movs	r3, #4
 8000732:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000734:	f107 0314 	add.w	r3, r7, #20
 8000738:	4619      	mov	r1, r3
 800073a:	480c      	ldr	r0, [pc, #48]	; (800076c <HAL_I2C_MspInit+0x8c>)
 800073c:	f000 fd84 	bl	8001248 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000740:	2300      	movs	r3, #0
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	4b08      	ldr	r3, [pc, #32]	; (8000768 <HAL_I2C_MspInit+0x88>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000748:	4a07      	ldr	r2, [pc, #28]	; (8000768 <HAL_I2C_MspInit+0x88>)
 800074a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800074e:	6413      	str	r3, [r2, #64]	; 0x40
 8000750:	4b05      	ldr	r3, [pc, #20]	; (8000768 <HAL_I2C_MspInit+0x88>)
 8000752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000754:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000758:	60fb      	str	r3, [r7, #12]
 800075a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800075c:	bf00      	nop
 800075e:	3728      	adds	r7, #40	; 0x28
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40005400 	.word	0x40005400
 8000768:	40023800 	.word	0x40023800
 800076c:	40020400 	.word	0x40020400

08000770 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
I2S_HandleTypeDef hi2s3;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000774:	4b12      	ldr	r3, [pc, #72]	; (80007c0 <MX_I2S2_Init+0x50>)
 8000776:	4a13      	ldr	r2, [pc, #76]	; (80007c4 <MX_I2S2_Init+0x54>)
 8000778:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800077a:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <MX_I2S2_Init+0x50>)
 800077c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000780:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <MX_I2S2_Init+0x50>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000788:	4b0d      	ldr	r3, [pc, #52]	; (80007c0 <MX_I2S2_Init+0x50>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800078e:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <MX_I2S2_Init+0x50>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000794:	4b0a      	ldr	r3, [pc, #40]	; (80007c0 <MX_I2S2_Init+0x50>)
 8000796:	4a0c      	ldr	r2, [pc, #48]	; (80007c8 <MX_I2S2_Init+0x58>)
 8000798:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800079a:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <MX_I2S2_Init+0x50>)
 800079c:	2200      	movs	r2, #0
 800079e:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80007a0:	4b07      	ldr	r3, [pc, #28]	; (80007c0 <MX_I2S2_Init+0x50>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80007a6:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <MX_I2S2_Init+0x50>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80007ac:	4804      	ldr	r0, [pc, #16]	; (80007c0 <MX_I2S2_Init+0x50>)
 80007ae:	f002 ff61 	bl	8003674 <HAL_I2S_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 80007b8:	f000 fa14 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20000110 	.word	0x20000110
 80007c4:	40003800 	.word	0x40003800
 80007c8:	00017700 	.word	0x00017700

080007cc <MX_I2S3_Init>:
/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80007d0:	4b13      	ldr	r3, [pc, #76]	; (8000820 <MX_I2S3_Init+0x54>)
 80007d2:	4a14      	ldr	r2, [pc, #80]	; (8000824 <MX_I2S3_Init+0x58>)
 80007d4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80007d6:	4b12      	ldr	r3, [pc, #72]	; (8000820 <MX_I2S3_Init+0x54>)
 80007d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007dc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80007de:	4b10      	ldr	r3, [pc, #64]	; (8000820 <MX_I2S3_Init+0x54>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80007e4:	4b0e      	ldr	r3, [pc, #56]	; (8000820 <MX_I2S3_Init+0x54>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80007ea:	4b0d      	ldr	r3, [pc, #52]	; (8000820 <MX_I2S3_Init+0x54>)
 80007ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007f0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80007f2:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <MX_I2S3_Init+0x54>)
 80007f4:	4a0c      	ldr	r2, [pc, #48]	; (8000828 <MX_I2S3_Init+0x5c>)
 80007f6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80007f8:	4b09      	ldr	r3, [pc, #36]	; (8000820 <MX_I2S3_Init+0x54>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80007fe:	4b08      	ldr	r3, [pc, #32]	; (8000820 <MX_I2S3_Init+0x54>)
 8000800:	2200      	movs	r2, #0
 8000802:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000804:	4b06      	ldr	r3, [pc, #24]	; (8000820 <MX_I2S3_Init+0x54>)
 8000806:	2200      	movs	r2, #0
 8000808:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800080a:	4805      	ldr	r0, [pc, #20]	; (8000820 <MX_I2S3_Init+0x54>)
 800080c:	f002 ff32 	bl	8003674 <HAL_I2S_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000816:	f000 f9e5 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000158 	.word	0x20000158
 8000824:	40003c00 	.word	0x40003c00
 8000828:	00017700 	.word	0x00017700

0800082c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08e      	sub	sp, #56	; 0x38
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000834:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI2)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a59      	ldr	r2, [pc, #356]	; (80009b0 <HAL_I2S_MspInit+0x184>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d15b      	bne.n	8000906 <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	623b      	str	r3, [r7, #32]
 8000852:	4b58      	ldr	r3, [pc, #352]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000856:	4a57      	ldr	r2, [pc, #348]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000858:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800085c:	6413      	str	r3, [r2, #64]	; 0x40
 800085e:	4b55      	ldr	r3, [pc, #340]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000862:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000866:	623b      	str	r3, [r7, #32]
 8000868:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	61fb      	str	r3, [r7, #28]
 800086e:	4b51      	ldr	r3, [pc, #324]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	4a50      	ldr	r2, [pc, #320]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000874:	f043 0304 	orr.w	r3, r3, #4
 8000878:	6313      	str	r3, [r2, #48]	; 0x30
 800087a:	4b4e      	ldr	r3, [pc, #312]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	f003 0304 	and.w	r3, r3, #4
 8000882:	61fb      	str	r3, [r7, #28]
 8000884:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	61bb      	str	r3, [r7, #24]
 800088a:	4b4a      	ldr	r3, [pc, #296]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	4a49      	ldr	r2, [pc, #292]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000890:	f043 0302 	orr.w	r3, r3, #2
 8000894:	6313      	str	r3, [r2, #48]	; 0x30
 8000896:	4b47      	ldr	r3, [pc, #284]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	f003 0302 	and.w	r3, r3, #2
 800089e:	61bb      	str	r3, [r7, #24]
 80008a0:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008a2:	2304      	movs	r3, #4
 80008a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a6:	2302      	movs	r3, #2
 80008a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ae:	2300      	movs	r3, #0
 80008b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 80008b2:	2306      	movs	r3, #6
 80008b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008ba:	4619      	mov	r1, r3
 80008bc:	483e      	ldr	r0, [pc, #248]	; (80009b8 <HAL_I2S_MspInit+0x18c>)
 80008be:	f000 fcc3 	bl	8001248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008c2:	2308      	movs	r3, #8
 80008c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	2302      	movs	r3, #2
 80008c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008d2:	2305      	movs	r3, #5
 80008d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008da:	4619      	mov	r1, r3
 80008dc:	4836      	ldr	r0, [pc, #216]	; (80009b8 <HAL_I2S_MspInit+0x18c>)
 80008de:	f000 fcb3 	bl	8001248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80008e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e8:	2302      	movs	r3, #2
 80008ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008f4:	2305      	movs	r3, #5
 80008f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008fc:	4619      	mov	r1, r3
 80008fe:	482f      	ldr	r0, [pc, #188]	; (80009bc <HAL_I2S_MspInit+0x190>)
 8000900:	f000 fca2 	bl	8001248 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000904:	e04f      	b.n	80009a6 <HAL_I2S_MspInit+0x17a>
  else if(i2sHandle->Instance==SPI3)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a2d      	ldr	r2, [pc, #180]	; (80009c0 <HAL_I2S_MspInit+0x194>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d14a      	bne.n	80009a6 <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]
 8000914:	4b27      	ldr	r3, [pc, #156]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000918:	4a26      	ldr	r2, [pc, #152]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 800091a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800091e:	6413      	str	r3, [r2, #64]	; 0x40
 8000920:	4b24      	ldr	r3, [pc, #144]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000924:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000928:	617b      	str	r3, [r7, #20]
 800092a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092c:	2300      	movs	r3, #0
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	4b20      	ldr	r3, [pc, #128]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000934:	4a1f      	ldr	r2, [pc, #124]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000936:	f043 0301 	orr.w	r3, r3, #1
 800093a:	6313      	str	r3, [r2, #48]	; 0x30
 800093c:	4b1d      	ldr	r3, [pc, #116]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 800093e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000940:	f003 0301 	and.w	r3, r3, #1
 8000944:	613b      	str	r3, [r7, #16]
 8000946:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	4b19      	ldr	r3, [pc, #100]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 800094e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000950:	4a18      	ldr	r2, [pc, #96]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 8000952:	f043 0304 	orr.w	r3, r3, #4
 8000956:	6313      	str	r3, [r2, #48]	; 0x30
 8000958:	4b16      	ldr	r3, [pc, #88]	; (80009b4 <HAL_I2S_MspInit+0x188>)
 800095a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095c:	f003 0304 	and.w	r3, r3, #4
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000964:	2310      	movs	r3, #16
 8000966:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000968:	2302      	movs	r3, #2
 800096a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2300      	movs	r3, #0
 8000972:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000974:	2306      	movs	r3, #6
 8000976:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000978:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800097c:	4619      	mov	r1, r3
 800097e:	4811      	ldr	r0, [pc, #68]	; (80009c4 <HAL_I2S_MspInit+0x198>)
 8000980:	f000 fc62 	bl	8001248 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000984:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000988:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098a:	2302      	movs	r3, #2
 800098c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000992:	2300      	movs	r3, #0
 8000994:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000996:	2306      	movs	r3, #6
 8000998:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800099e:	4619      	mov	r1, r3
 80009a0:	4805      	ldr	r0, [pc, #20]	; (80009b8 <HAL_I2S_MspInit+0x18c>)
 80009a2:	f000 fc51 	bl	8001248 <HAL_GPIO_Init>
}
 80009a6:	bf00      	nop
 80009a8:	3738      	adds	r7, #56	; 0x38
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40003800 	.word	0x40003800
 80009b4:	40023800 	.word	0x40023800
 80009b8:	40020800 	.word	0x40020800
 80009bc:	40020400 	.word	0x40020400
 80009c0:	40003c00 	.word	0x40003c00
 80009c4:	40020000 	.word	0x40020000

080009c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ce:	f000 fa65 	bl	8000e9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009d2:	f000 f87f 	bl	8000ad4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80009d6:	f000 f8e5 	bl	8000ba4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009da:	f7ff fd79 	bl	80004d0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80009de:	f7ff fe51 	bl	8000684 <MX_I2C1_Init>
  MX_I2S2_Init();
 80009e2:	f7ff fec5 	bl	8000770 <MX_I2S2_Init>
  MX_I2S3_Init();
 80009e6:	f7ff fef1 	bl	80007cc <MX_I2S3_Init>
  MX_SPI1_Init();
 80009ea:	f000 f90b 	bl	8000c04 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80009ee:	f007 fc13 	bl	8008218 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
 80009f2:	2201      	movs	r2, #1
 80009f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009f8:	4835      	ldr	r0, [pc, #212]	; (8000ad0 <main+0x108>)
 80009fa:	f000 fec1 	bl	8001780 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  for (int i = 0; i < 8; i++) {
 80009fe:	2300      	movs	r3, #0
 8000a00:	607b      	str	r3, [r7, #4]
 8000a02:	e05f      	b.n	8000ac4 <main+0xfc>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, i/4%2);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	da00      	bge.n	8000a0c <main+0x44>
 8000a0a:	3303      	adds	r3, #3
 8000a0c:	109b      	asrs	r3, r3, #2
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	f003 0301 	and.w	r3, r3, #1
 8000a14:	bfb8      	it	lt
 8000a16:	425b      	neglt	r3, r3
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	482c      	ldr	r0, [pc, #176]	; (8000ad0 <main+0x108>)
 8000a20:	f000 feae 	bl	8001780 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, i/2%2);
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	0fda      	lsrs	r2, r3, #31
 8000a28:	4413      	add	r3, r2
 8000a2a:	105b      	asrs	r3, r3, #1
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	f003 0301 	and.w	r3, r3, #1
 8000a32:	bfb8      	it	lt
 8000a34:	425b      	neglt	r3, r3
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	461a      	mov	r2, r3
 8000a3a:	2102      	movs	r1, #2
 8000a3c:	4824      	ldr	r0, [pc, #144]	; (8000ad0 <main+0x108>)
 8000a3e:	f000 fe9f 	bl	8001780 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, i%2);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	f003 0301 	and.w	r3, r3, #1
 8000a4a:	bfb8      	it	lt
 8000a4c:	425b      	neglt	r3, r3
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	461a      	mov	r2, r3
 8000a52:	2104      	movs	r1, #4
 8000a54:	481e      	ldr	r0, [pc, #120]	; (8000ad0 <main+0x108>)
 8000a56:	f000 fe93 	bl	8001780 <HAL_GPIO_WritePin>

		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, i/4%2);		// A blue
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	da00      	bge.n	8000a62 <main+0x9a>
 8000a60:	3303      	adds	r3, #3
 8000a62:	109b      	asrs	r3, r3, #2
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	bfb8      	it	lt
 8000a6c:	425b      	neglt	r3, r3
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	461a      	mov	r2, r3
 8000a72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a76:	4816      	ldr	r0, [pc, #88]	; (8000ad0 <main+0x108>)
 8000a78:	f000 fe82 	bl	8001780 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, i/2%2);		// B red
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	0fda      	lsrs	r2, r3, #31
 8000a80:	4413      	add	r3, r2
 8000a82:	105b      	asrs	r3, r3, #1
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	bfb8      	it	lt
 8000a8c:	425b      	neglt	r3, r3
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	461a      	mov	r2, r3
 8000a92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a96:	480e      	ldr	r0, [pc, #56]	; (8000ad0 <main+0x108>)
 8000a98:	f000 fe72 	bl	8001780 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, i%2);		// C orange
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	f003 0301 	and.w	r3, r3, #1
 8000aa4:	bfb8      	it	lt
 8000aa6:	425b      	neglt	r3, r3
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	461a      	mov	r2, r3
 8000aac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ab0:	4807      	ldr	r0, [pc, #28]	; (8000ad0 <main+0x108>)
 8000ab2:	f000 fe65 	bl	8001780 <HAL_GPIO_WritePin>


		  HAL_Delay(2000);
 8000ab6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000aba:	f000 fa61 	bl	8000f80 <HAL_Delay>
	  for (int i = 0; i < 8; i++) {
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2b07      	cmp	r3, #7
 8000ac8:	dd9c      	ble.n	8000a04 <main+0x3c>
	  }

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000aca:	f007 fbcb 	bl	8008264 <MX_USB_HOST_Process>
	  for (int i = 0; i < 8; i++) {
 8000ace:	e796      	b.n	80009fe <main+0x36>
 8000ad0:	40020c00 	.word	0x40020c00

08000ad4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b094      	sub	sp, #80	; 0x50
 8000ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ada:	f107 0320 	add.w	r3, r7, #32
 8000ade:	2230      	movs	r2, #48	; 0x30
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f007 feda 	bl	800889c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ae8:	f107 030c 	add.w	r3, r7, #12
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af8:	2300      	movs	r3, #0
 8000afa:	60bb      	str	r3, [r7, #8]
 8000afc:	4b27      	ldr	r3, [pc, #156]	; (8000b9c <SystemClock_Config+0xc8>)
 8000afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b00:	4a26      	ldr	r2, [pc, #152]	; (8000b9c <SystemClock_Config+0xc8>)
 8000b02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b06:	6413      	str	r3, [r2, #64]	; 0x40
 8000b08:	4b24      	ldr	r3, [pc, #144]	; (8000b9c <SystemClock_Config+0xc8>)
 8000b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b14:	2300      	movs	r3, #0
 8000b16:	607b      	str	r3, [r7, #4]
 8000b18:	4b21      	ldr	r3, [pc, #132]	; (8000ba0 <SystemClock_Config+0xcc>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a20      	ldr	r2, [pc, #128]	; (8000ba0 <SystemClock_Config+0xcc>)
 8000b1e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000b22:	6013      	str	r3, [r2, #0]
 8000b24:	4b1e      	ldr	r3, [pc, #120]	; (8000ba0 <SystemClock_Config+0xcc>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b30:	2301      	movs	r3, #1
 8000b32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b38:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b3e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b42:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b44:	2304      	movs	r3, #4
 8000b46:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000b48:	23c0      	movs	r3, #192	; 0xc0
 8000b4a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b4c:	2304      	movs	r3, #4
 8000b4e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000b50:	2308      	movs	r3, #8
 8000b52:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b54:	f107 0320 	add.w	r3, r7, #32
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f003 fae9 	bl	8004130 <HAL_RCC_OscConfig>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b64:	f000 f83e 	bl	8000be4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b68:	230f      	movs	r3, #15
 8000b6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b74:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b7e:	f107 030c 	add.w	r3, r7, #12
 8000b82:	2103      	movs	r1, #3
 8000b84:	4618      	mov	r0, r3
 8000b86:	f003 fdfb 	bl	8004780 <HAL_RCC_ClockConfig>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000b90:	f000 f828 	bl	8000be4 <Error_Handler>
  }
}
 8000b94:	bf00      	nop
 8000b96:	3750      	adds	r7, #80	; 0x50
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	40023800 	.word	0x40023800
 8000ba0:	40007000 	.word	0x40007000

08000ba4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000baa:	463b      	mov	r3, r7
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
 8000bb8:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8000bbe:	23c8      	movs	r3, #200	; 0xc8
 8000bc0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8000bc2:	2305      	movs	r3, #5
 8000bc4:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bca:	463b      	mov	r3, r7
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f004 f867 	bl	8004ca0 <HAL_RCCEx_PeriphCLKConfig>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8000bd8:	f000 f804 	bl	8000be4 <Error_Handler>
  }
}
 8000bdc:	bf00      	nop
 8000bde:	3718      	adds	r7, #24
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be8:	b672      	cpsid	i
}
 8000bea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bec:	e7fe      	b.n	8000bec <Error_Handler+0x8>

08000bee <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b083      	sub	sp, #12
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
 8000bf6:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000c08:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c0a:	4a18      	ldr	r2, [pc, #96]	; (8000c6c <MX_SPI1_Init+0x68>)
 8000c0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c0e:	4b16      	ldr	r3, [pc, #88]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c16:	4b14      	ldr	r3, [pc, #80]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c1c:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c22:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c28:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c34:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c36:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c3c:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c48:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000c4e:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c50:	220a      	movs	r2, #10
 8000c52:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c54:	4804      	ldr	r0, [pc, #16]	; (8000c68 <MX_SPI1_Init+0x64>)
 8000c56:	f004 fa97 	bl	8005188 <HAL_SPI_Init>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c60:	f7ff ffc0 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	200001a0 	.word	0x200001a0
 8000c6c:	40013000 	.word	0x40013000

08000c70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08a      	sub	sp, #40	; 0x28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a19      	ldr	r2, [pc, #100]	; (8000cf4 <HAL_SPI_MspInit+0x84>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d12b      	bne.n	8000cea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	613b      	str	r3, [r7, #16]
 8000c96:	4b18      	ldr	r3, [pc, #96]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9a:	4a17      	ldr	r2, [pc, #92]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000c9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ca2:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4a10      	ldr	r2, [pc, #64]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <HAL_SPI_MspInit+0x88>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000cca:	23e0      	movs	r3, #224	; 0xe0
 8000ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cda:	2305      	movs	r3, #5
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4805      	ldr	r0, [pc, #20]	; (8000cfc <HAL_SPI_MspInit+0x8c>)
 8000ce6:	f000 faaf 	bl	8001248 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	; 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40013000 	.word	0x40013000
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020000 	.word	0x40020000

08000d00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	4b10      	ldr	r3, [pc, #64]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d0e:	4a0f      	ldr	r2, [pc, #60]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d14:	6453      	str	r3, [r2, #68]	; 0x44
 8000d16:	4b0d      	ldr	r3, [pc, #52]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d1e:	607b      	str	r3, [r7, #4]
 8000d20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	603b      	str	r3, [r7, #0]
 8000d26:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2a:	4a08      	ldr	r2, [pc, #32]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d30:	6413      	str	r3, [r2, #64]	; 0x40
 8000d32:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d3a:	603b      	str	r3, [r7, #0]
 8000d3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d3e:	2007      	movs	r0, #7
 8000d40:	f000 fa12 	bl	8001168 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d44:	bf00      	nop
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40023800 	.word	0x40023800

08000d50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d54:	e7fe      	b.n	8000d54 <NMI_Handler+0x4>

08000d56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d5a:	e7fe      	b.n	8000d5a <HardFault_Handler+0x4>

08000d5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d60:	e7fe      	b.n	8000d60 <MemManage_Handler+0x4>

08000d62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d66:	e7fe      	b.n	8000d66 <BusFault_Handler+0x4>

08000d68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d6c:	e7fe      	b.n	8000d6c <UsageFault_Handler+0x4>

08000d6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr

08000d7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr

08000d98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d9c:	f000 f8d0 	bl	8000f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da0:	bf00      	nop
 8000da2:	bd80      	pop	{r7, pc}

08000da4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000da8:	4802      	ldr	r0, [pc, #8]	; (8000db4 <OTG_FS_IRQHandler+0x10>)
 8000daa:	f000 ff91 	bl	8001cd0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	200005d4 	.word	0x200005d4

08000db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc0:	4a14      	ldr	r2, [pc, #80]	; (8000e14 <_sbrk+0x5c>)
 8000dc2:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <_sbrk+0x60>)
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dcc:	4b13      	ldr	r3, [pc, #76]	; (8000e1c <_sbrk+0x64>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d102      	bne.n	8000dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	; (8000e1c <_sbrk+0x64>)
 8000dd6:	4a12      	ldr	r2, [pc, #72]	; (8000e20 <_sbrk+0x68>)
 8000dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dda:	4b10      	ldr	r3, [pc, #64]	; (8000e1c <_sbrk+0x64>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4413      	add	r3, r2
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d207      	bcs.n	8000df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000de8:	f007 fd1e 	bl	8008828 <__errno>
 8000dec:	4603      	mov	r3, r0
 8000dee:	220c      	movs	r2, #12
 8000df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000df2:	f04f 33ff 	mov.w	r3, #4294967295
 8000df6:	e009      	b.n	8000e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000df8:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <_sbrk+0x64>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dfe:	4b07      	ldr	r3, [pc, #28]	; (8000e1c <_sbrk+0x64>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	4a05      	ldr	r2, [pc, #20]	; (8000e1c <_sbrk+0x64>)
 8000e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3718      	adds	r7, #24
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20020000 	.word	0x20020000
 8000e18:	00000400 	.word	0x00000400
 8000e1c:	200000ac 	.word	0x200000ac
 8000e20:	200008e8 	.word	0x200008e8

08000e24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e28:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <SystemInit+0x20>)
 8000e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e2e:	4a05      	ldr	r2, [pc, #20]	; (8000e44 <SystemInit+0x20>)
 8000e30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e80 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e4c:	480d      	ldr	r0, [pc, #52]	; (8000e84 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e4e:	490e      	ldr	r1, [pc, #56]	; (8000e88 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e50:	4a0e      	ldr	r2, [pc, #56]	; (8000e8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e54:	e002      	b.n	8000e5c <LoopCopyDataInit>

08000e56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e5a:	3304      	adds	r3, #4

08000e5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e60:	d3f9      	bcc.n	8000e56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e62:	4a0b      	ldr	r2, [pc, #44]	; (8000e90 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e64:	4c0b      	ldr	r4, [pc, #44]	; (8000e94 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e68:	e001      	b.n	8000e6e <LoopFillZerobss>

08000e6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e6c:	3204      	adds	r2, #4

08000e6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e70:	d3fb      	bcc.n	8000e6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e72:	f7ff ffd7 	bl	8000e24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e76:	f007 fcdd 	bl	8008834 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e7a:	f7ff fda5 	bl	80009c8 <main>
  bx  lr    
 8000e7e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e88:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000e8c:	08008c4c 	.word	0x08008c4c
  ldr r2, =_sbss
 8000e90:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000e94:	200008e8 	.word	0x200008e8

08000e98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e98:	e7fe      	b.n	8000e98 <ADC_IRQHandler>
	...

08000e9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ea0:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <HAL_Init+0x40>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a0d      	ldr	r2, [pc, #52]	; (8000edc <HAL_Init+0x40>)
 8000ea6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eaa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000eac:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <HAL_Init+0x40>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a0a      	ldr	r2, [pc, #40]	; (8000edc <HAL_Init+0x40>)
 8000eb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eb8:	4b08      	ldr	r3, [pc, #32]	; (8000edc <HAL_Init+0x40>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a07      	ldr	r2, [pc, #28]	; (8000edc <HAL_Init+0x40>)
 8000ebe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ec2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ec4:	2003      	movs	r0, #3
 8000ec6:	f000 f94f 	bl	8001168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eca:	2000      	movs	r0, #0
 8000ecc:	f000 f808 	bl	8000ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ed0:	f7ff ff16 	bl	8000d00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40023c00 	.word	0x40023c00

08000ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ee8:	4b12      	ldr	r3, [pc, #72]	; (8000f34 <HAL_InitTick+0x54>)
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <HAL_InitTick+0x58>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 f996 	bl	8001230 <HAL_SYSTICK_Config>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e00e      	b.n	8000f2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2b0f      	cmp	r3, #15
 8000f12:	d80a      	bhi.n	8000f2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f14:	2200      	movs	r2, #0
 8000f16:	6879      	ldr	r1, [r7, #4]
 8000f18:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1c:	f000 f944 	bl	80011a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f20:	4a06      	ldr	r2, [pc, #24]	; (8000f3c <HAL_InitTick+0x5c>)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f26:	2300      	movs	r3, #0
 8000f28:	e000      	b.n	8000f2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	20000000 	.word	0x20000000
 8000f38:	20000008 	.word	0x20000008
 8000f3c:	20000004 	.word	0x20000004

08000f40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f44:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <HAL_IncTick+0x20>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <HAL_IncTick+0x24>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	4a04      	ldr	r2, [pc, #16]	; (8000f64 <HAL_IncTick+0x24>)
 8000f52:	6013      	str	r3, [r2, #0]
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000008 	.word	0x20000008
 8000f64:	200001f8 	.word	0x200001f8

08000f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f6c:	4b03      	ldr	r3, [pc, #12]	; (8000f7c <HAL_GetTick+0x14>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	200001f8 	.word	0x200001f8

08000f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f88:	f7ff ffee 	bl	8000f68 <HAL_GetTick>
 8000f8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f98:	d005      	beq.n	8000fa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <HAL_Delay+0x44>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fa6:	bf00      	nop
 8000fa8:	f7ff ffde 	bl	8000f68 <HAL_GetTick>
 8000fac:	4602      	mov	r2, r0
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	68fa      	ldr	r2, [r7, #12]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d8f7      	bhi.n	8000fa8 <HAL_Delay+0x28>
  {
  }
}
 8000fb8:	bf00      	nop
 8000fba:	bf00      	nop
 8000fbc:	3710      	adds	r7, #16
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000008 	.word	0x20000008

08000fc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <__NVIC_SetPriorityGrouping+0x44>)
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fde:	68ba      	ldr	r2, [r7, #8]
 8000fe0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ff0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ffa:	4a04      	ldr	r2, [pc, #16]	; (800100c <__NVIC_SetPriorityGrouping+0x44>)
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	60d3      	str	r3, [r2, #12]
}
 8001000:	bf00      	nop
 8001002:	3714      	adds	r7, #20
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001014:	4b04      	ldr	r3, [pc, #16]	; (8001028 <__NVIC_GetPriorityGrouping+0x18>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	0a1b      	lsrs	r3, r3, #8
 800101a:	f003 0307 	and.w	r3, r3, #7
}
 800101e:	4618      	mov	r0, r3
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	e000ed00 	.word	0xe000ed00

0800102c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103a:	2b00      	cmp	r3, #0
 800103c:	db0b      	blt.n	8001056 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	f003 021f 	and.w	r2, r3, #31
 8001044:	4907      	ldr	r1, [pc, #28]	; (8001064 <__NVIC_EnableIRQ+0x38>)
 8001046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104a:	095b      	lsrs	r3, r3, #5
 800104c:	2001      	movs	r0, #1
 800104e:	fa00 f202 	lsl.w	r2, r0, r2
 8001052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	e000e100 	.word	0xe000e100

08001068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	6039      	str	r1, [r7, #0]
 8001072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001078:	2b00      	cmp	r3, #0
 800107a:	db0a      	blt.n	8001092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	b2da      	uxtb	r2, r3
 8001080:	490c      	ldr	r1, [pc, #48]	; (80010b4 <__NVIC_SetPriority+0x4c>)
 8001082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001086:	0112      	lsls	r2, r2, #4
 8001088:	b2d2      	uxtb	r2, r2
 800108a:	440b      	add	r3, r1
 800108c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001090:	e00a      	b.n	80010a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	b2da      	uxtb	r2, r3
 8001096:	4908      	ldr	r1, [pc, #32]	; (80010b8 <__NVIC_SetPriority+0x50>)
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	f003 030f 	and.w	r3, r3, #15
 800109e:	3b04      	subs	r3, #4
 80010a0:	0112      	lsls	r2, r2, #4
 80010a2:	b2d2      	uxtb	r2, r2
 80010a4:	440b      	add	r3, r1
 80010a6:	761a      	strb	r2, [r3, #24]
}
 80010a8:	bf00      	nop
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr
 80010b4:	e000e100 	.word	0xe000e100
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010bc:	b480      	push	{r7}
 80010be:	b089      	sub	sp, #36	; 0x24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	f1c3 0307 	rsb	r3, r3, #7
 80010d6:	2b04      	cmp	r3, #4
 80010d8:	bf28      	it	cs
 80010da:	2304      	movcs	r3, #4
 80010dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	3304      	adds	r3, #4
 80010e2:	2b06      	cmp	r3, #6
 80010e4:	d902      	bls.n	80010ec <NVIC_EncodePriority+0x30>
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	3b03      	subs	r3, #3
 80010ea:	e000      	b.n	80010ee <NVIC_EncodePriority+0x32>
 80010ec:	2300      	movs	r3, #0
 80010ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f0:	f04f 32ff 	mov.w	r2, #4294967295
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	43da      	mvns	r2, r3
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	401a      	ands	r2, r3
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001104:	f04f 31ff 	mov.w	r1, #4294967295
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	fa01 f303 	lsl.w	r3, r1, r3
 800110e:	43d9      	mvns	r1, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001114:	4313      	orrs	r3, r2
         );
}
 8001116:	4618      	mov	r0, r3
 8001118:	3724      	adds	r7, #36	; 0x24
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
	...

08001124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3b01      	subs	r3, #1
 8001130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001134:	d301      	bcc.n	800113a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001136:	2301      	movs	r3, #1
 8001138:	e00f      	b.n	800115a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800113a:	4a0a      	ldr	r2, [pc, #40]	; (8001164 <SysTick_Config+0x40>)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3b01      	subs	r3, #1
 8001140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001142:	210f      	movs	r1, #15
 8001144:	f04f 30ff 	mov.w	r0, #4294967295
 8001148:	f7ff ff8e 	bl	8001068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800114c:	4b05      	ldr	r3, [pc, #20]	; (8001164 <SysTick_Config+0x40>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001152:	4b04      	ldr	r3, [pc, #16]	; (8001164 <SysTick_Config+0x40>)
 8001154:	2207      	movs	r2, #7
 8001156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	e000e010 	.word	0xe000e010

08001168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b07      	cmp	r3, #7
 8001174:	d00f      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b06      	cmp	r3, #6
 800117a:	d00c      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b05      	cmp	r3, #5
 8001180:	d009      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b04      	cmp	r3, #4
 8001186:	d006      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b03      	cmp	r3, #3
 800118c:	d003      	beq.n	8001196 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800118e:	2192      	movs	r1, #146	; 0x92
 8001190:	4804      	ldr	r0, [pc, #16]	; (80011a4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001192:	f7ff fd2c 	bl	8000bee <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff ff16 	bl	8000fc8 <__NVIC_SetPriorityGrouping>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	08008a54 	.word	0x08008a54

080011a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2b0f      	cmp	r3, #15
 80011be:	d903      	bls.n	80011c8 <HAL_NVIC_SetPriority+0x20>
 80011c0:	21aa      	movs	r1, #170	; 0xaa
 80011c2:	480e      	ldr	r0, [pc, #56]	; (80011fc <HAL_NVIC_SetPriority+0x54>)
 80011c4:	f7ff fd13 	bl	8000bee <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	2b0f      	cmp	r3, #15
 80011cc:	d903      	bls.n	80011d6 <HAL_NVIC_SetPriority+0x2e>
 80011ce:	21ab      	movs	r1, #171	; 0xab
 80011d0:	480a      	ldr	r0, [pc, #40]	; (80011fc <HAL_NVIC_SetPriority+0x54>)
 80011d2:	f7ff fd0c 	bl	8000bee <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011d6:	f7ff ff1b 	bl	8001010 <__NVIC_GetPriorityGrouping>
 80011da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	68b9      	ldr	r1, [r7, #8]
 80011e0:	6978      	ldr	r0, [r7, #20]
 80011e2:	f7ff ff6b 	bl	80010bc <NVIC_EncodePriority>
 80011e6:	4602      	mov	r2, r0
 80011e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ec:	4611      	mov	r1, r2
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff3a 	bl	8001068 <__NVIC_SetPriority>
}
 80011f4:	bf00      	nop
 80011f6:	3718      	adds	r7, #24
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	08008a54 	.word	0x08008a54

08001200 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	da03      	bge.n	800121a <HAL_NVIC_EnableIRQ+0x1a>
 8001212:	21be      	movs	r1, #190	; 0xbe
 8001214:	4805      	ldr	r0, [pc, #20]	; (800122c <HAL_NVIC_EnableIRQ+0x2c>)
 8001216:	f7ff fcea 	bl	8000bee <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff ff04 	bl	800102c <__NVIC_EnableIRQ>
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	08008a54 	.word	0x08008a54

08001230 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff ff73 	bl	8001124 <SysTick_Config>
 800123e:	4603      	mov	r3, r0
}
 8001240:	4618      	mov	r0, r3
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b088      	sub	sp, #32
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800125a:	2300      	movs	r3, #0
 800125c:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a33      	ldr	r2, [pc, #204]	; (8001330 <HAL_GPIO_Init+0xe8>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d017      	beq.n	8001296 <HAL_GPIO_Init+0x4e>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a32      	ldr	r2, [pc, #200]	; (8001334 <HAL_GPIO_Init+0xec>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d013      	beq.n	8001296 <HAL_GPIO_Init+0x4e>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a31      	ldr	r2, [pc, #196]	; (8001338 <HAL_GPIO_Init+0xf0>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d00f      	beq.n	8001296 <HAL_GPIO_Init+0x4e>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a30      	ldr	r2, [pc, #192]	; (800133c <HAL_GPIO_Init+0xf4>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d00b      	beq.n	8001296 <HAL_GPIO_Init+0x4e>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a2f      	ldr	r2, [pc, #188]	; (8001340 <HAL_GPIO_Init+0xf8>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d007      	beq.n	8001296 <HAL_GPIO_Init+0x4e>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a2e      	ldr	r2, [pc, #184]	; (8001344 <HAL_GPIO_Init+0xfc>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d003      	beq.n	8001296 <HAL_GPIO_Init+0x4e>
 800128e:	21ac      	movs	r1, #172	; 0xac
 8001290:	482d      	ldr	r0, [pc, #180]	; (8001348 <HAL_GPIO_Init+0x100>)
 8001292:	f7ff fcac 	bl	8000bee <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	b29b      	uxth	r3, r3
 800129c:	2b00      	cmp	r3, #0
 800129e:	d005      	beq.n	80012ac <HAL_GPIO_Init+0x64>
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	0c1b      	lsrs	r3, r3, #16
 80012a6:	041b      	lsls	r3, r3, #16
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d003      	beq.n	80012b4 <HAL_GPIO_Init+0x6c>
 80012ac:	21ad      	movs	r1, #173	; 0xad
 80012ae:	4826      	ldr	r0, [pc, #152]	; (8001348 <HAL_GPIO_Init+0x100>)
 80012b0:	f7ff fc9d 	bl	8000bee <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d035      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d031      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2b11      	cmp	r3, #17
 80012ca:	d02d      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d029      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b12      	cmp	r3, #18
 80012da:	d025      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 80012e4:	d020      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80012ee:	d01b      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 80012f8:	d016      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8001302:	d011      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 800130c:	d00c      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8001316:	d007      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b03      	cmp	r3, #3
 800131e:	d003      	beq.n	8001328 <HAL_GPIO_Init+0xe0>
 8001320:	21ae      	movs	r1, #174	; 0xae
 8001322:	4809      	ldr	r0, [pc, #36]	; (8001348 <HAL_GPIO_Init+0x100>)
 8001324:	f7ff fc63 	bl	8000bee <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001328:	2300      	movs	r3, #0
 800132a:	61fb      	str	r3, [r7, #28]
 800132c:	e211      	b.n	8001752 <HAL_GPIO_Init+0x50a>
 800132e:	bf00      	nop
 8001330:	40020000 	.word	0x40020000
 8001334:	40020400 	.word	0x40020400
 8001338:	40020800 	.word	0x40020800
 800133c:	40020c00 	.word	0x40020c00
 8001340:	40021000 	.word	0x40021000
 8001344:	40021c00 	.word	0x40021c00
 8001348:	08008a90 	.word	0x08008a90
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800134c:	2201      	movs	r2, #1
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	697a      	ldr	r2, [r7, #20]
 800135c:	4013      	ands	r3, r2
 800135e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	429a      	cmp	r2, r3
 8001366:	f040 81f1 	bne.w	800174c <HAL_GPIO_Init+0x504>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f003 0303 	and.w	r3, r3, #3
 8001372:	2b01      	cmp	r3, #1
 8001374:	d005      	beq.n	8001382 <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800137e:	2b02      	cmp	r3, #2
 8001380:	d144      	bne.n	800140c <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d00f      	beq.n	80013aa <HAL_GPIO_Init+0x162>
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d00b      	beq.n	80013aa <HAL_GPIO_Init+0x162>
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	2b02      	cmp	r3, #2
 8001398:	d007      	beq.n	80013aa <HAL_GPIO_Init+0x162>
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	68db      	ldr	r3, [r3, #12]
 800139e:	2b03      	cmp	r3, #3
 80013a0:	d003      	beq.n	80013aa <HAL_GPIO_Init+0x162>
 80013a2:	21c0      	movs	r1, #192	; 0xc0
 80013a4:	489f      	ldr	r0, [pc, #636]	; (8001624 <HAL_GPIO_Init+0x3dc>)
 80013a6:	f7ff fc22 	bl	8000bee <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	2203      	movs	r2, #3
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	43db      	mvns	r3, r3
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	4013      	ands	r3, r2
 80013c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	68da      	ldr	r2, [r3, #12]
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013e0:	2201      	movs	r2, #1
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	fa02 f303 	lsl.w	r3, r2, r3
 80013e8:	43db      	mvns	r3, r3
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	4013      	ands	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	091b      	lsrs	r3, r3, #4
 80013f6:	f003 0201 	and.w	r2, r3, #1
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4313      	orrs	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f003 0303 	and.w	r3, r3, #3
 8001414:	2b03      	cmp	r3, #3
 8001416:	d027      	beq.n	8001468 <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d00b      	beq.n	8001438 <HAL_GPIO_Init+0x1f0>
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d007      	beq.n	8001438 <HAL_GPIO_Init+0x1f0>
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	2b02      	cmp	r3, #2
 800142e:	d003      	beq.n	8001438 <HAL_GPIO_Init+0x1f0>
 8001430:	21d1      	movs	r1, #209	; 0xd1
 8001432:	487c      	ldr	r0, [pc, #496]	; (8001624 <HAL_GPIO_Init+0x3dc>)
 8001434:	f7ff fbdb 	bl	8000bee <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	2203      	movs	r2, #3
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	43db      	mvns	r3, r3
 800144a:	69ba      	ldr	r2, [r7, #24]
 800144c:	4013      	ands	r3, r2
 800144e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	689a      	ldr	r2, [r3, #8]
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	4313      	orrs	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f003 0303 	and.w	r3, r3, #3
 8001470:	2b02      	cmp	r3, #2
 8001472:	f040 80a0 	bne.w	80015b6 <HAL_GPIO_Init+0x36e>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	691b      	ldr	r3, [r3, #16]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d077      	beq.n	800156e <HAL_GPIO_Init+0x326>
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	2b09      	cmp	r3, #9
 8001484:	d073      	beq.n	800156e <HAL_GPIO_Init+0x326>
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d06f      	beq.n	800156e <HAL_GPIO_Init+0x326>
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	691b      	ldr	r3, [r3, #16]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d06b      	beq.n	800156e <HAL_GPIO_Init+0x326>
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	691b      	ldr	r3, [r3, #16]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d067      	beq.n	800156e <HAL_GPIO_Init+0x326>
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d063      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d05f      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	691b      	ldr	r3, [r3, #16]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d05b      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	691b      	ldr	r3, [r3, #16]
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d057      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d053      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	691b      	ldr	r3, [r3, #16]
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d04f      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	2b04      	cmp	r3, #4
 80014d4:	d04b      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	691b      	ldr	r3, [r3, #16]
 80014da:	2b04      	cmp	r3, #4
 80014dc:	d047      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	691b      	ldr	r3, [r3, #16]
 80014e2:	2b04      	cmp	r3, #4
 80014e4:	d043      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	2b05      	cmp	r3, #5
 80014ec:	d03f      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	691b      	ldr	r3, [r3, #16]
 80014f2:	2b05      	cmp	r3, #5
 80014f4:	d03b      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	691b      	ldr	r3, [r3, #16]
 80014fa:	2b05      	cmp	r3, #5
 80014fc:	d037      	beq.n	800156e <HAL_GPIO_Init+0x326>
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	2b06      	cmp	r3, #6
 8001504:	d033      	beq.n	800156e <HAL_GPIO_Init+0x326>
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	691b      	ldr	r3, [r3, #16]
 800150a:	2b06      	cmp	r3, #6
 800150c:	d02f      	beq.n	800156e <HAL_GPIO_Init+0x326>
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	691b      	ldr	r3, [r3, #16]
 8001512:	2b05      	cmp	r3, #5
 8001514:	d02b      	beq.n	800156e <HAL_GPIO_Init+0x326>
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	691b      	ldr	r3, [r3, #16]
 800151a:	2b06      	cmp	r3, #6
 800151c:	d027      	beq.n	800156e <HAL_GPIO_Init+0x326>
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	2b07      	cmp	r3, #7
 8001524:	d023      	beq.n	800156e <HAL_GPIO_Init+0x326>
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	691b      	ldr	r3, [r3, #16]
 800152a:	2b07      	cmp	r3, #7
 800152c:	d01f      	beq.n	800156e <HAL_GPIO_Init+0x326>
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	691b      	ldr	r3, [r3, #16]
 8001532:	2b07      	cmp	r3, #7
 8001534:	d01b      	beq.n	800156e <HAL_GPIO_Init+0x326>
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	2b08      	cmp	r3, #8
 800153c:	d017      	beq.n	800156e <HAL_GPIO_Init+0x326>
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	691b      	ldr	r3, [r3, #16]
 8001542:	2b0a      	cmp	r3, #10
 8001544:	d013      	beq.n	800156e <HAL_GPIO_Init+0x326>
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	2b09      	cmp	r3, #9
 800154c:	d00f      	beq.n	800156e <HAL_GPIO_Init+0x326>
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	691b      	ldr	r3, [r3, #16]
 8001552:	2b09      	cmp	r3, #9
 8001554:	d00b      	beq.n	800156e <HAL_GPIO_Init+0x326>
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	2b0c      	cmp	r3, #12
 800155c:	d007      	beq.n	800156e <HAL_GPIO_Init+0x326>
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	691b      	ldr	r3, [r3, #16]
 8001562:	2b0f      	cmp	r3, #15
 8001564:	d003      	beq.n	800156e <HAL_GPIO_Init+0x326>
 8001566:	21de      	movs	r1, #222	; 0xde
 8001568:	482e      	ldr	r0, [pc, #184]	; (8001624 <HAL_GPIO_Init+0x3dc>)
 800156a:	f7ff fb40 	bl	8000bee <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	08da      	lsrs	r2, r3, #3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	3208      	adds	r2, #8
 8001576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800157a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	220f      	movs	r2, #15
 8001586:	fa02 f303 	lsl.w	r3, r2, r3
 800158a:	43db      	mvns	r3, r3
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	4013      	ands	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	691a      	ldr	r2, [r3, #16]
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	f003 0307 	and.w	r3, r3, #7
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	fa02 f303 	lsl.w	r3, r2, r3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	4313      	orrs	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	08da      	lsrs	r2, r3, #3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3208      	adds	r2, #8
 80015b0:	69b9      	ldr	r1, [r7, #24]
 80015b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	2203      	movs	r2, #3
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	43db      	mvns	r3, r3
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4013      	ands	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f003 0203 	and.w	r2, r3, #3
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f000 80aa 	beq.w	800174c <HAL_GPIO_Init+0x504>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f8:	2300      	movs	r3, #0
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	4b0a      	ldr	r3, [pc, #40]	; (8001628 <HAL_GPIO_Init+0x3e0>)
 80015fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001600:	4a09      	ldr	r2, [pc, #36]	; (8001628 <HAL_GPIO_Init+0x3e0>)
 8001602:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001606:	6453      	str	r3, [r2, #68]	; 0x44
 8001608:	4b07      	ldr	r3, [pc, #28]	; (8001628 <HAL_GPIO_Init+0x3e0>)
 800160a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001614:	4a05      	ldr	r2, [pc, #20]	; (800162c <HAL_GPIO_Init+0x3e4>)
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	089b      	lsrs	r3, r3, #2
 800161a:	3302      	adds	r3, #2
 800161c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001620:	e006      	b.n	8001630 <HAL_GPIO_Init+0x3e8>
 8001622:	bf00      	nop
 8001624:	08008a90 	.word	0x08008a90
 8001628:	40023800 	.word	0x40023800
 800162c:	40013800 	.word	0x40013800
 8001630:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	f003 0303 	and.w	r3, r3, #3
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	220f      	movs	r2, #15
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	43db      	mvns	r3, r3
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4013      	ands	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4a46      	ldr	r2, [pc, #280]	; (8001764 <HAL_GPIO_Init+0x51c>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d019      	beq.n	8001684 <HAL_GPIO_Init+0x43c>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	4a45      	ldr	r2, [pc, #276]	; (8001768 <HAL_GPIO_Init+0x520>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d013      	beq.n	8001680 <HAL_GPIO_Init+0x438>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4a44      	ldr	r2, [pc, #272]	; (800176c <HAL_GPIO_Init+0x524>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d00d      	beq.n	800167c <HAL_GPIO_Init+0x434>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	4a43      	ldr	r2, [pc, #268]	; (8001770 <HAL_GPIO_Init+0x528>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d007      	beq.n	8001678 <HAL_GPIO_Init+0x430>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4a42      	ldr	r2, [pc, #264]	; (8001774 <HAL_GPIO_Init+0x52c>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d101      	bne.n	8001674 <HAL_GPIO_Init+0x42c>
 8001670:	2304      	movs	r3, #4
 8001672:	e008      	b.n	8001686 <HAL_GPIO_Init+0x43e>
 8001674:	2307      	movs	r3, #7
 8001676:	e006      	b.n	8001686 <HAL_GPIO_Init+0x43e>
 8001678:	2303      	movs	r3, #3
 800167a:	e004      	b.n	8001686 <HAL_GPIO_Init+0x43e>
 800167c:	2302      	movs	r3, #2
 800167e:	e002      	b.n	8001686 <HAL_GPIO_Init+0x43e>
 8001680:	2301      	movs	r3, #1
 8001682:	e000      	b.n	8001686 <HAL_GPIO_Init+0x43e>
 8001684:	2300      	movs	r3, #0
 8001686:	69fa      	ldr	r2, [r7, #28]
 8001688:	f002 0203 	and.w	r2, r2, #3
 800168c:	0092      	lsls	r2, r2, #2
 800168e:	4093      	lsls	r3, r2
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	4313      	orrs	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001696:	4938      	ldr	r1, [pc, #224]	; (8001778 <HAL_GPIO_Init+0x530>)
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	089b      	lsrs	r3, r3, #2
 800169c:	3302      	adds	r3, #2
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016a4:	4b35      	ldr	r3, [pc, #212]	; (800177c <HAL_GPIO_Init+0x534>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	43db      	mvns	r3, r3
 80016ae:	69ba      	ldr	r2, [r7, #24]
 80016b0:	4013      	ands	r3, r2
 80016b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d003      	beq.n	80016c8 <HAL_GPIO_Init+0x480>
        {
          temp |= iocurrent;
 80016c0:	69ba      	ldr	r2, [r7, #24]
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016c8:	4a2c      	ldr	r2, [pc, #176]	; (800177c <HAL_GPIO_Init+0x534>)
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80016ce:	4b2b      	ldr	r3, [pc, #172]	; (800177c <HAL_GPIO_Init+0x534>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	43db      	mvns	r3, r3
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	4013      	ands	r3, r2
 80016dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d003      	beq.n	80016f2 <HAL_GPIO_Init+0x4aa>
        {
          temp |= iocurrent;
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016f2:	4a22      	ldr	r2, [pc, #136]	; (800177c <HAL_GPIO_Init+0x534>)
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016f8:	4b20      	ldr	r3, [pc, #128]	; (800177c <HAL_GPIO_Init+0x534>)
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	43db      	mvns	r3, r3
 8001702:	69ba      	ldr	r2, [r7, #24]
 8001704:	4013      	ands	r3, r2
 8001706:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d003      	beq.n	800171c <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	4313      	orrs	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800171c:	4a17      	ldr	r2, [pc, #92]	; (800177c <HAL_GPIO_Init+0x534>)
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001722:	4b16      	ldr	r3, [pc, #88]	; (800177c <HAL_GPIO_Init+0x534>)
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	43db      	mvns	r3, r3
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	4013      	ands	r3, r2
 8001730:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <HAL_GPIO_Init+0x4fe>
        {
          temp |= iocurrent;
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	4313      	orrs	r3, r2
 8001744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001746:	4a0d      	ldr	r2, [pc, #52]	; (800177c <HAL_GPIO_Init+0x534>)
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	3301      	adds	r3, #1
 8001750:	61fb      	str	r3, [r7, #28]
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	2b0f      	cmp	r3, #15
 8001756:	f67f adf9 	bls.w	800134c <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 800175a:	bf00      	nop
 800175c:	bf00      	nop
 800175e:	3720      	adds	r7, #32
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	40020000 	.word	0x40020000
 8001768:	40020400 	.word	0x40020400
 800176c:	40020800 	.word	0x40020800
 8001770:	40020c00 	.word	0x40020c00
 8001774:	40021000 	.word	0x40021000
 8001778:	40013800 	.word	0x40013800
 800177c:	40013c00 	.word	0x40013c00

08001780 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	460b      	mov	r3, r1
 800178a:	807b      	strh	r3, [r7, #2]
 800178c:	4613      	mov	r3, r2
 800178e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001790:	887b      	ldrh	r3, [r7, #2]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d004      	beq.n	80017a0 <HAL_GPIO_WritePin+0x20>
 8001796:	887b      	ldrh	r3, [r7, #2]
 8001798:	0c1b      	lsrs	r3, r3, #16
 800179a:	041b      	lsls	r3, r3, #16
 800179c:	2b00      	cmp	r3, #0
 800179e:	d004      	beq.n	80017aa <HAL_GPIO_WritePin+0x2a>
 80017a0:	f240 119d 	movw	r1, #413	; 0x19d
 80017a4:	480e      	ldr	r0, [pc, #56]	; (80017e0 <HAL_GPIO_WritePin+0x60>)
 80017a6:	f7ff fa22 	bl	8000bee <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80017aa:	787b      	ldrb	r3, [r7, #1]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d007      	beq.n	80017c0 <HAL_GPIO_WritePin+0x40>
 80017b0:	787b      	ldrb	r3, [r7, #1]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d004      	beq.n	80017c0 <HAL_GPIO_WritePin+0x40>
 80017b6:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 80017ba:	4809      	ldr	r0, [pc, #36]	; (80017e0 <HAL_GPIO_WritePin+0x60>)
 80017bc:	f7ff fa17 	bl	8000bee <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80017c0:	787b      	ldrb	r3, [r7, #1]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d003      	beq.n	80017ce <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017c6:	887a      	ldrh	r2, [r7, #2]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017cc:	e003      	b.n	80017d6 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017ce:	887b      	ldrh	r3, [r7, #2]
 80017d0:	041a      	lsls	r2, r3, #16
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	619a      	str	r2, [r3, #24]
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	08008a90 	.word	0x08008a90

080017e4 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80017e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017e6:	b08f      	sub	sp, #60	; 0x3c
 80017e8:	af0a      	add	r7, sp, #40	; 0x28
 80017ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d101      	bne.n	80017f6 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e05d      	b.n	80018b2 <HAL_HCD_Init+0xce>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017fe:	d003      	beq.n	8001808 <HAL_HCD_Init+0x24>
 8001800:	2179      	movs	r1, #121	; 0x79
 8001802:	482e      	ldr	r0, [pc, #184]	; (80018bc <HAL_HCD_Init+0xd8>)
 8001804:	f7ff f9f3 	bl	8000bee <assert_failed>

  USBx = hhcd->Instance;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001814:	b2db      	uxtb	r3, r3
 8001816:	2b00      	cmp	r3, #0
 8001818:	d106      	bne.n	8001828 <HAL_HCD_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f006 fd56 	bl	80082d4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2203      	movs	r2, #3
 800182c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001838:	2b00      	cmp	r3, #0
 800183a:	d102      	bne.n	8001842 <HAL_HCD_Init+0x5e>
  {
    hhcd->Init.dma_enable = 0U;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f003 feac 	bl	80055a4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	603b      	str	r3, [r7, #0]
 8001852:	687e      	ldr	r6, [r7, #4]
 8001854:	466d      	mov	r5, sp
 8001856:	f106 0410 	add.w	r4, r6, #16
 800185a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800185c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800185e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001860:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001862:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001866:	e885 0003 	stmia.w	r5, {r0, r1}
 800186a:	1d33      	adds	r3, r6, #4
 800186c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800186e:	6838      	ldr	r0, [r7, #0]
 8001870:	f003 fe26 	bl	80054c0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2101      	movs	r1, #1
 800187a:	4618      	mov	r0, r3
 800187c:	f003 fea3 	bl	80055c6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	603b      	str	r3, [r7, #0]
 8001886:	687e      	ldr	r6, [r7, #4]
 8001888:	466d      	mov	r5, sp
 800188a:	f106 0410 	add.w	r4, r6, #16
 800188e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001890:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001892:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001894:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001896:	e894 0003 	ldmia.w	r4, {r0, r1}
 800189a:	e885 0003 	stmia.w	r5, {r0, r1}
 800189e:	1d33      	adds	r3, r6, #4
 80018a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018a2:	6838      	ldr	r0, [r7, #0]
 80018a4:	f004 f80a 	bl	80058bc <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018ba:	bf00      	nop
 80018bc:	08008acc 	.word	0x08008acc

080018c0 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80018c0:	b590      	push	{r4, r7, lr}
 80018c2:	b089      	sub	sp, #36	; 0x24
 80018c4:	af04      	add	r7, sp, #16
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	4608      	mov	r0, r1
 80018ca:	4611      	mov	r1, r2
 80018cc:	461a      	mov	r2, r3
 80018ce:	4603      	mov	r3, r0
 80018d0:	70fb      	strb	r3, [r7, #3]
 80018d2:	460b      	mov	r3, r1
 80018d4:	70bb      	strb	r3, [r7, #2]
 80018d6:	4613      	mov	r3, r2
 80018d8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d101      	bne.n	80018e8 <HAL_HCD_HC_Init+0x28>
 80018e4:	2302      	movs	r3, #2
 80018e6:	e076      	b.n	80019d6 <HAL_HCD_HC_Init+0x116>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80018f0:	78fb      	ldrb	r3, [r7, #3]
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	212c      	movs	r1, #44	; 0x2c
 80018f6:	fb01 f303 	mul.w	r3, r1, r3
 80018fa:	4413      	add	r3, r2
 80018fc:	333d      	adds	r3, #61	; 0x3d
 80018fe:	2200      	movs	r2, #0
 8001900:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001902:	78fb      	ldrb	r3, [r7, #3]
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	212c      	movs	r1, #44	; 0x2c
 8001908:	fb01 f303 	mul.w	r3, r1, r3
 800190c:	4413      	add	r3, r2
 800190e:	3338      	adds	r3, #56	; 0x38
 8001910:	787a      	ldrb	r2, [r7, #1]
 8001912:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001914:	78fb      	ldrb	r3, [r7, #3]
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	212c      	movs	r1, #44	; 0x2c
 800191a:	fb01 f303 	mul.w	r3, r1, r3
 800191e:	4413      	add	r3, r2
 8001920:	3340      	adds	r3, #64	; 0x40
 8001922:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001924:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001926:	78fb      	ldrb	r3, [r7, #3]
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	212c      	movs	r1, #44	; 0x2c
 800192c:	fb01 f303 	mul.w	r3, r1, r3
 8001930:	4413      	add	r3, r2
 8001932:	3339      	adds	r3, #57	; 0x39
 8001934:	78fa      	ldrb	r2, [r7, #3]
 8001936:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	212c      	movs	r1, #44	; 0x2c
 800193e:	fb01 f303 	mul.w	r3, r1, r3
 8001942:	4413      	add	r3, r2
 8001944:	333f      	adds	r3, #63	; 0x3f
 8001946:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800194a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800194c:	78fb      	ldrb	r3, [r7, #3]
 800194e:	78ba      	ldrb	r2, [r7, #2]
 8001950:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001954:	b2d0      	uxtb	r0, r2
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	212c      	movs	r1, #44	; 0x2c
 800195a:	fb01 f303 	mul.w	r3, r1, r3
 800195e:	4413      	add	r3, r2
 8001960:	333a      	adds	r3, #58	; 0x3a
 8001962:	4602      	mov	r2, r0
 8001964:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001966:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800196a:	2b00      	cmp	r3, #0
 800196c:	da09      	bge.n	8001982 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800196e:	78fb      	ldrb	r3, [r7, #3]
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	212c      	movs	r1, #44	; 0x2c
 8001974:	fb01 f303 	mul.w	r3, r1, r3
 8001978:	4413      	add	r3, r2
 800197a:	333b      	adds	r3, #59	; 0x3b
 800197c:	2201      	movs	r2, #1
 800197e:	701a      	strb	r2, [r3, #0]
 8001980:	e008      	b.n	8001994 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001982:	78fb      	ldrb	r3, [r7, #3]
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	212c      	movs	r1, #44	; 0x2c
 8001988:	fb01 f303 	mul.w	r3, r1, r3
 800198c:	4413      	add	r3, r2
 800198e:	333b      	adds	r3, #59	; 0x3b
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001994:	78fb      	ldrb	r3, [r7, #3]
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	212c      	movs	r1, #44	; 0x2c
 800199a:	fb01 f303 	mul.w	r3, r1, r3
 800199e:	4413      	add	r3, r2
 80019a0:	333c      	adds	r3, #60	; 0x3c
 80019a2:	f897 2020 	ldrb.w	r2, [r7, #32]
 80019a6:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6818      	ldr	r0, [r3, #0]
 80019ac:	787c      	ldrb	r4, [r7, #1]
 80019ae:	78ba      	ldrb	r2, [r7, #2]
 80019b0:	78f9      	ldrb	r1, [r7, #3]
 80019b2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80019b4:	9302      	str	r3, [sp, #8]
 80019b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019ba:	9301      	str	r3, [sp, #4]
 80019bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80019c0:	9300      	str	r3, [sp, #0]
 80019c2:	4623      	mov	r3, r4
 80019c4:	f004 f8f4 	bl	8005bb0 <USB_HC_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd90      	pop	{r4, r7, pc}

080019de <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b084      	sub	sp, #16
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
 80019e6:	460b      	mov	r3, r1
 80019e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d101      	bne.n	80019fc <HAL_HCD_HC_Halt+0x1e>
 80019f8:	2302      	movs	r3, #2
 80019fa:	e00f      	b.n	8001a1c <HAL_HCD_HC_Halt+0x3e>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2201      	movs	r2, #1
 8001a00:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	78fa      	ldrb	r2, [r7, #3]
 8001a0a:	4611      	mov	r1, r2
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f004 fb30 	bl	8006072 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	4608      	mov	r0, r1
 8001a2e:	4611      	mov	r1, r2
 8001a30:	461a      	mov	r2, r3
 8001a32:	4603      	mov	r3, r0
 8001a34:	70fb      	strb	r3, [r7, #3]
 8001a36:	460b      	mov	r3, r1
 8001a38:	70bb      	strb	r3, [r7, #2]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001a3e:	78fb      	ldrb	r3, [r7, #3]
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	212c      	movs	r1, #44	; 0x2c
 8001a44:	fb01 f303 	mul.w	r3, r1, r3
 8001a48:	4413      	add	r3, r2
 8001a4a:	333b      	adds	r3, #59	; 0x3b
 8001a4c:	78ba      	ldrb	r2, [r7, #2]
 8001a4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001a50:	78fb      	ldrb	r3, [r7, #3]
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	212c      	movs	r1, #44	; 0x2c
 8001a56:	fb01 f303 	mul.w	r3, r1, r3
 8001a5a:	4413      	add	r3, r2
 8001a5c:	333f      	adds	r3, #63	; 0x3f
 8001a5e:	787a      	ldrb	r2, [r7, #1]
 8001a60:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001a62:	7c3b      	ldrb	r3, [r7, #16]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d112      	bne.n	8001a8e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001a68:	78fb      	ldrb	r3, [r7, #3]
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	212c      	movs	r1, #44	; 0x2c
 8001a6e:	fb01 f303 	mul.w	r3, r1, r3
 8001a72:	4413      	add	r3, r2
 8001a74:	3342      	adds	r3, #66	; 0x42
 8001a76:	2203      	movs	r2, #3
 8001a78:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001a7a:	78fb      	ldrb	r3, [r7, #3]
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	212c      	movs	r1, #44	; 0x2c
 8001a80:	fb01 f303 	mul.w	r3, r1, r3
 8001a84:	4413      	add	r3, r2
 8001a86:	333d      	adds	r3, #61	; 0x3d
 8001a88:	7f3a      	ldrb	r2, [r7, #28]
 8001a8a:	701a      	strb	r2, [r3, #0]
 8001a8c:	e008      	b.n	8001aa0 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a8e:	78fb      	ldrb	r3, [r7, #3]
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	212c      	movs	r1, #44	; 0x2c
 8001a94:	fb01 f303 	mul.w	r3, r1, r3
 8001a98:	4413      	add	r3, r2
 8001a9a:	3342      	adds	r3, #66	; 0x42
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001aa0:	787b      	ldrb	r3, [r7, #1]
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	f200 80c6 	bhi.w	8001c34 <HAL_HCD_HC_SubmitRequest+0x210>
 8001aa8:	a201      	add	r2, pc, #4	; (adr r2, 8001ab0 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aae:	bf00      	nop
 8001ab0:	08001ac1 	.word	0x08001ac1
 8001ab4:	08001c21 	.word	0x08001c21
 8001ab8:	08001b25 	.word	0x08001b25
 8001abc:	08001ba3 	.word	0x08001ba3
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001ac0:	7c3b      	ldrb	r3, [r7, #16]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	f040 80b8 	bne.w	8001c38 <HAL_HCD_HC_SubmitRequest+0x214>
 8001ac8:	78bb      	ldrb	r3, [r7, #2]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f040 80b4 	bne.w	8001c38 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001ad0:	8b3b      	ldrh	r3, [r7, #24]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d108      	bne.n	8001ae8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001ad6:	78fb      	ldrb	r3, [r7, #3]
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	212c      	movs	r1, #44	; 0x2c
 8001adc:	fb01 f303 	mul.w	r3, r1, r3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	3355      	adds	r3, #85	; 0x55
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001ae8:	78fb      	ldrb	r3, [r7, #3]
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	212c      	movs	r1, #44	; 0x2c
 8001aee:	fb01 f303 	mul.w	r3, r1, r3
 8001af2:	4413      	add	r3, r2
 8001af4:	3355      	adds	r3, #85	; 0x55
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d109      	bne.n	8001b10 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001afc:	78fb      	ldrb	r3, [r7, #3]
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	212c      	movs	r1, #44	; 0x2c
 8001b02:	fb01 f303 	mul.w	r3, r1, r3
 8001b06:	4413      	add	r3, r2
 8001b08:	3342      	adds	r3, #66	; 0x42
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001b0e:	e093      	b.n	8001c38 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b10:	78fb      	ldrb	r3, [r7, #3]
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	212c      	movs	r1, #44	; 0x2c
 8001b16:	fb01 f303 	mul.w	r3, r1, r3
 8001b1a:	4413      	add	r3, r2
 8001b1c:	3342      	adds	r3, #66	; 0x42
 8001b1e:	2202      	movs	r2, #2
 8001b20:	701a      	strb	r2, [r3, #0]
      break;
 8001b22:	e089      	b.n	8001c38 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001b24:	78bb      	ldrb	r3, [r7, #2]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d11d      	bne.n	8001b66 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b2a:	78fb      	ldrb	r3, [r7, #3]
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	212c      	movs	r1, #44	; 0x2c
 8001b30:	fb01 f303 	mul.w	r3, r1, r3
 8001b34:	4413      	add	r3, r2
 8001b36:	3355      	adds	r3, #85	; 0x55
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d109      	bne.n	8001b52 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b3e:	78fb      	ldrb	r3, [r7, #3]
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	212c      	movs	r1, #44	; 0x2c
 8001b44:	fb01 f303 	mul.w	r3, r1, r3
 8001b48:	4413      	add	r3, r2
 8001b4a:	3342      	adds	r3, #66	; 0x42
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001b50:	e073      	b.n	8001c3a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b52:	78fb      	ldrb	r3, [r7, #3]
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	212c      	movs	r1, #44	; 0x2c
 8001b58:	fb01 f303 	mul.w	r3, r1, r3
 8001b5c:	4413      	add	r3, r2
 8001b5e:	3342      	adds	r3, #66	; 0x42
 8001b60:	2202      	movs	r2, #2
 8001b62:	701a      	strb	r2, [r3, #0]
      break;
 8001b64:	e069      	b.n	8001c3a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001b66:	78fb      	ldrb	r3, [r7, #3]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	212c      	movs	r1, #44	; 0x2c
 8001b6c:	fb01 f303 	mul.w	r3, r1, r3
 8001b70:	4413      	add	r3, r2
 8001b72:	3354      	adds	r3, #84	; 0x54
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d109      	bne.n	8001b8e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b7a:	78fb      	ldrb	r3, [r7, #3]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	212c      	movs	r1, #44	; 0x2c
 8001b80:	fb01 f303 	mul.w	r3, r1, r3
 8001b84:	4413      	add	r3, r2
 8001b86:	3342      	adds	r3, #66	; 0x42
 8001b88:	2200      	movs	r2, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
      break;
 8001b8c:	e055      	b.n	8001c3a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b8e:	78fb      	ldrb	r3, [r7, #3]
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	212c      	movs	r1, #44	; 0x2c
 8001b94:	fb01 f303 	mul.w	r3, r1, r3
 8001b98:	4413      	add	r3, r2
 8001b9a:	3342      	adds	r3, #66	; 0x42
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	701a      	strb	r2, [r3, #0]
      break;
 8001ba0:	e04b      	b.n	8001c3a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001ba2:	78bb      	ldrb	r3, [r7, #2]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d11d      	bne.n	8001be4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001ba8:	78fb      	ldrb	r3, [r7, #3]
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	212c      	movs	r1, #44	; 0x2c
 8001bae:	fb01 f303 	mul.w	r3, r1, r3
 8001bb2:	4413      	add	r3, r2
 8001bb4:	3355      	adds	r3, #85	; 0x55
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d109      	bne.n	8001bd0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001bbc:	78fb      	ldrb	r3, [r7, #3]
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	212c      	movs	r1, #44	; 0x2c
 8001bc2:	fb01 f303 	mul.w	r3, r1, r3
 8001bc6:	4413      	add	r3, r2
 8001bc8:	3342      	adds	r3, #66	; 0x42
 8001bca:	2200      	movs	r2, #0
 8001bcc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001bce:	e034      	b.n	8001c3a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001bd0:	78fb      	ldrb	r3, [r7, #3]
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	212c      	movs	r1, #44	; 0x2c
 8001bd6:	fb01 f303 	mul.w	r3, r1, r3
 8001bda:	4413      	add	r3, r2
 8001bdc:	3342      	adds	r3, #66	; 0x42
 8001bde:	2202      	movs	r2, #2
 8001be0:	701a      	strb	r2, [r3, #0]
      break;
 8001be2:	e02a      	b.n	8001c3a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001be4:	78fb      	ldrb	r3, [r7, #3]
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	212c      	movs	r1, #44	; 0x2c
 8001bea:	fb01 f303 	mul.w	r3, r1, r3
 8001bee:	4413      	add	r3, r2
 8001bf0:	3354      	adds	r3, #84	; 0x54
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d109      	bne.n	8001c0c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001bf8:	78fb      	ldrb	r3, [r7, #3]
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	212c      	movs	r1, #44	; 0x2c
 8001bfe:	fb01 f303 	mul.w	r3, r1, r3
 8001c02:	4413      	add	r3, r2
 8001c04:	3342      	adds	r3, #66	; 0x42
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
      break;
 8001c0a:	e016      	b.n	8001c3a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c0c:	78fb      	ldrb	r3, [r7, #3]
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	212c      	movs	r1, #44	; 0x2c
 8001c12:	fb01 f303 	mul.w	r3, r1, r3
 8001c16:	4413      	add	r3, r2
 8001c18:	3342      	adds	r3, #66	; 0x42
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	701a      	strb	r2, [r3, #0]
      break;
 8001c1e:	e00c      	b.n	8001c3a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c20:	78fb      	ldrb	r3, [r7, #3]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	212c      	movs	r1, #44	; 0x2c
 8001c26:	fb01 f303 	mul.w	r3, r1, r3
 8001c2a:	4413      	add	r3, r2
 8001c2c:	3342      	adds	r3, #66	; 0x42
 8001c2e:	2200      	movs	r2, #0
 8001c30:	701a      	strb	r2, [r3, #0]
      break;
 8001c32:	e002      	b.n	8001c3a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001c34:	bf00      	nop
 8001c36:	e000      	b.n	8001c3a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001c38:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001c3a:	78fb      	ldrb	r3, [r7, #3]
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	212c      	movs	r1, #44	; 0x2c
 8001c40:	fb01 f303 	mul.w	r3, r1, r3
 8001c44:	4413      	add	r3, r2
 8001c46:	3344      	adds	r3, #68	; 0x44
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001c4c:	78fb      	ldrb	r3, [r7, #3]
 8001c4e:	8b3a      	ldrh	r2, [r7, #24]
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	202c      	movs	r0, #44	; 0x2c
 8001c54:	fb00 f303 	mul.w	r3, r0, r3
 8001c58:	440b      	add	r3, r1
 8001c5a:	334c      	adds	r3, #76	; 0x4c
 8001c5c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001c5e:	78fb      	ldrb	r3, [r7, #3]
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	212c      	movs	r1, #44	; 0x2c
 8001c64:	fb01 f303 	mul.w	r3, r1, r3
 8001c68:	4413      	add	r3, r2
 8001c6a:	3360      	adds	r3, #96	; 0x60
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001c70:	78fb      	ldrb	r3, [r7, #3]
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	212c      	movs	r1, #44	; 0x2c
 8001c76:	fb01 f303 	mul.w	r3, r1, r3
 8001c7a:	4413      	add	r3, r2
 8001c7c:	3350      	adds	r3, #80	; 0x50
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001c82:	78fb      	ldrb	r3, [r7, #3]
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	212c      	movs	r1, #44	; 0x2c
 8001c88:	fb01 f303 	mul.w	r3, r1, r3
 8001c8c:	4413      	add	r3, r2
 8001c8e:	3339      	adds	r3, #57	; 0x39
 8001c90:	78fa      	ldrb	r2, [r7, #3]
 8001c92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001c94:	78fb      	ldrb	r3, [r7, #3]
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	212c      	movs	r1, #44	; 0x2c
 8001c9a:	fb01 f303 	mul.w	r3, r1, r3
 8001c9e:	4413      	add	r3, r2
 8001ca0:	3361      	adds	r3, #97	; 0x61
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6818      	ldr	r0, [r3, #0]
 8001caa:	78fb      	ldrb	r3, [r7, #3]
 8001cac:	222c      	movs	r2, #44	; 0x2c
 8001cae:	fb02 f303 	mul.w	r3, r2, r3
 8001cb2:	3338      	adds	r3, #56	; 0x38
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	18d1      	adds	r1, r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	691b      	ldr	r3, [r3, #16]
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	f004 f884 	bl	8005dcc <USB_HC_StartXfer>
 8001cc4:	4603      	mov	r3, r0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop

08001cd0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f003 fda7 	bl	800583a <USB_GetMode>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	f040 80f6 	bne.w	8001ee0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f003 fd8b 	bl	8005814 <USB_ReadInterrupts>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f000 80ec 	beq.w	8001ede <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f003 fd82 	bl	8005814 <USB_ReadInterrupts>
 8001d10:	4603      	mov	r3, r0
 8001d12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001d1a:	d104      	bne.n	8001d26 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001d24:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f003 fd72 	bl	8005814 <USB_ReadInterrupts>
 8001d30:	4603      	mov	r3, r0
 8001d32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d3a:	d104      	bne.n	8001d46 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d44:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f003 fd62 	bl	8005814 <USB_ReadInterrupts>
 8001d50:	4603      	mov	r3, r0
 8001d52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d56:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001d5a:	d104      	bne.n	8001d66 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001d64:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f003 fd52 	bl	8005814 <USB_ReadInterrupts>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d103      	bne.n	8001d82 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2202      	movs	r2, #2
 8001d80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f003 fd44 	bl	8005814 <USB_ReadInterrupts>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001d92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001d96:	d11c      	bne.n	8001dd2 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001da0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d10f      	bne.n	8001dd2 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001db2:	2110      	movs	r1, #16
 8001db4:	6938      	ldr	r0, [r7, #16]
 8001db6:	f003 fc53 	bl	8005660 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001dba:	6938      	ldr	r0, [r7, #16]
 8001dbc:	f003 fc74 	bl	80056a8 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f003 fe2c 	bl	8005a24 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f006 faff 	bl	80083d0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f003 fd1c 	bl	8005814 <USB_ReadInterrupts>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001de2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001de6:	d102      	bne.n	8001dee <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f001 fa03 	bl	80031f4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f003 fd0e 	bl	8005814 <USB_ReadInterrupts>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	f003 0308 	and.w	r3, r3, #8
 8001dfe:	2b08      	cmp	r3, #8
 8001e00:	d106      	bne.n	8001e10 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f006 fac8 	bl	8008398 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2208      	movs	r2, #8
 8001e0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f003 fcfd 	bl	8005814 <USB_ReadInterrupts>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	f003 0310 	and.w	r3, r3, #16
 8001e20:	2b10      	cmp	r3, #16
 8001e22:	d101      	bne.n	8001e28 <HAL_HCD_IRQHandler+0x158>
 8001e24:	2301      	movs	r3, #1
 8001e26:	e000      	b.n	8001e2a <HAL_HCD_IRQHandler+0x15a>
 8001e28:	2300      	movs	r3, #0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d012      	beq.n	8001e54 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	699a      	ldr	r2, [r3, #24]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f022 0210 	bic.w	r2, r2, #16
 8001e3c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f001 f906 	bl	8003050 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	699a      	ldr	r2, [r3, #24]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f042 0210 	orr.w	r2, r2, #16
 8001e52:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f003 fcdb 	bl	8005814 <USB_ReadInterrupts>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e68:	d13a      	bne.n	8001ee0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f004 f8ee 	bl	8006050 <USB_HC_ReadInterrupt>
 8001e74:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
 8001e7a:	e025      	b.n	8001ec8 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	68ba      	ldr	r2, [r7, #8]
 8001e84:	fa22 f303 	lsr.w	r3, r2, r3
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d018      	beq.n	8001ec2 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	015a      	lsls	r2, r3, #5
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	4413      	add	r3, r2
 8001e98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ea2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ea6:	d106      	bne.n	8001eb6 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	4619      	mov	r1, r3
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 f8ab 	bl	800200a <HCD_HC_IN_IRQHandler>
 8001eb4:	e005      	b.n	8001ec2 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	4619      	mov	r1, r3
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 fcc6 	bl	800284e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	617b      	str	r3, [r7, #20]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d3d4      	bcc.n	8001e7c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001eda:	615a      	str	r2, [r3, #20]
 8001edc:	e000      	b.n	8001ee0 <HAL_HCD_IRQHandler+0x210>
      return;
 8001ede:	bf00      	nop
    }
  }
}
 8001ee0:	3718      	adds	r7, #24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b082      	sub	sp, #8
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d101      	bne.n	8001efc <HAL_HCD_Start+0x16>
 8001ef8:	2302      	movs	r3, #2
 8001efa:	e013      	b.n	8001f24 <HAL_HCD_Start+0x3e>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2101      	movs	r1, #1
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f003 fdee 	bl	8005aec <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f003 fb34 	bl	8005582 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d101      	bne.n	8001f42 <HAL_HCD_Stop+0x16>
 8001f3e:	2302      	movs	r3, #2
 8001f40:	e00d      	b.n	8001f5e <HAL_HCD_Stop+0x32>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2201      	movs	r2, #1
 8001f46:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f004 f9e8 	bl	8006324 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b082      	sub	sp, #8
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f003 fd90 	bl	8005a98 <USB_ResetPort>
 8001f78:	4603      	mov	r3, r0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b083      	sub	sp, #12
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001f8e:	78fb      	ldrb	r3, [r7, #3]
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	212c      	movs	r1, #44	; 0x2c
 8001f94:	fb01 f303 	mul.w	r3, r1, r3
 8001f98:	4413      	add	r3, r2
 8001f9a:	3360      	adds	r3, #96	; 0x60
 8001f9c:	781b      	ldrb	r3, [r3, #0]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr

08001faa <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b083      	sub	sp, #12
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001fb6:	78fb      	ldrb	r3, [r7, #3]
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	212c      	movs	r1, #44	; 0x2c
 8001fbc:	fb01 f303 	mul.w	r3, r1, r3
 8001fc0:	4413      	add	r3, r2
 8001fc2:	3350      	adds	r3, #80	; 0x50
 8001fc4:	681b      	ldr	r3, [r3, #0]
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b082      	sub	sp, #8
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f003 fdd4 	bl	8005b8c <USB_GetCurrentFrame>
 8001fe4:	4603      	mov	r3, r0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b082      	sub	sp, #8
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f003 fdaf 	bl	8005b5e <USB_GetHostSpeed>
 8002000:	4603      	mov	r3, r0
}
 8002002:	4618      	mov	r0, r3
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b086      	sub	sp, #24
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
 8002012:	460b      	mov	r3, r1
 8002014:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002020:	78fb      	ldrb	r3, [r7, #3]
 8002022:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	015a      	lsls	r2, r3, #5
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	4413      	add	r3, r2
 800202c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 0304 	and.w	r3, r3, #4
 8002036:	2b04      	cmp	r3, #4
 8002038:	d119      	bne.n	800206e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	015a      	lsls	r2, r3, #5
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	4413      	add	r3, r2
 8002042:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002046:	461a      	mov	r2, r3
 8002048:	2304      	movs	r3, #4
 800204a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	015a      	lsls	r2, r3, #5
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	4413      	add	r3, r2
 8002054:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	0151      	lsls	r1, r2, #5
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	440a      	add	r2, r1
 8002062:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002066:	f043 0302 	orr.w	r3, r3, #2
 800206a:	60d3      	str	r3, [r2, #12]
 800206c:	e101      	b.n	8002272 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	015a      	lsls	r2, r3, #5
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	4413      	add	r3, r2
 8002076:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002080:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002084:	d12b      	bne.n	80020de <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	015a      	lsls	r2, r3, #5
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	4413      	add	r3, r2
 800208e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002092:	461a      	mov	r2, r3
 8002094:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002098:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800209a:	687a      	ldr	r2, [r7, #4]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	212c      	movs	r1, #44	; 0x2c
 80020a0:	fb01 f303 	mul.w	r3, r1, r3
 80020a4:	4413      	add	r3, r2
 80020a6:	3361      	adds	r3, #97	; 0x61
 80020a8:	2207      	movs	r2, #7
 80020aa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	015a      	lsls	r2, r3, #5
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	4413      	add	r3, r2
 80020b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	0151      	lsls	r1, r2, #5
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	440a      	add	r2, r1
 80020c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80020c6:	f043 0302 	orr.w	r3, r3, #2
 80020ca:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	b2d2      	uxtb	r2, r2
 80020d4:	4611      	mov	r1, r2
 80020d6:	4618      	mov	r0, r3
 80020d8:	f003 ffcb 	bl	8006072 <USB_HC_Halt>
 80020dc:	e0c9      	b.n	8002272 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	015a      	lsls	r2, r3, #5
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	4413      	add	r3, r2
 80020e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 0320 	and.w	r3, r3, #32
 80020f0:	2b20      	cmp	r3, #32
 80020f2:	d109      	bne.n	8002108 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	015a      	lsls	r2, r3, #5
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	4413      	add	r3, r2
 80020fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002100:	461a      	mov	r2, r3
 8002102:	2320      	movs	r3, #32
 8002104:	6093      	str	r3, [r2, #8]
 8002106:	e0b4      	b.n	8002272 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	015a      	lsls	r2, r3, #5
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	4413      	add	r3, r2
 8002110:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	2b08      	cmp	r3, #8
 800211c:	d133      	bne.n	8002186 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	015a      	lsls	r2, r3, #5
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	4413      	add	r3, r2
 8002126:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	0151      	lsls	r1, r2, #5
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	440a      	add	r2, r1
 8002134:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002138:	f043 0302 	orr.w	r3, r3, #2
 800213c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	212c      	movs	r1, #44	; 0x2c
 8002144:	fb01 f303 	mul.w	r3, r1, r3
 8002148:	4413      	add	r3, r2
 800214a:	3361      	adds	r3, #97	; 0x61
 800214c:	2205      	movs	r2, #5
 800214e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	015a      	lsls	r2, r3, #5
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4413      	add	r3, r2
 8002158:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800215c:	461a      	mov	r2, r3
 800215e:	2310      	movs	r3, #16
 8002160:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	015a      	lsls	r2, r3, #5
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	4413      	add	r3, r2
 800216a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800216e:	461a      	mov	r2, r3
 8002170:	2308      	movs	r3, #8
 8002172:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	68fa      	ldr	r2, [r7, #12]
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	4611      	mov	r1, r2
 800217e:	4618      	mov	r0, r3
 8002180:	f003 ff77 	bl	8006072 <USB_HC_Halt>
 8002184:	e075      	b.n	8002272 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	015a      	lsls	r2, r3, #5
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	4413      	add	r3, r2
 800218e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002198:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800219c:	d134      	bne.n	8002208 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	015a      	lsls	r2, r3, #5
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	4413      	add	r3, r2
 80021a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	0151      	lsls	r1, r2, #5
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	440a      	add	r2, r1
 80021b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80021b8:	f043 0302 	orr.w	r3, r3, #2
 80021bc:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	212c      	movs	r1, #44	; 0x2c
 80021c4:	fb01 f303 	mul.w	r3, r1, r3
 80021c8:	4413      	add	r3, r2
 80021ca:	3361      	adds	r3, #97	; 0x61
 80021cc:	2208      	movs	r2, #8
 80021ce:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	015a      	lsls	r2, r3, #5
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	4413      	add	r3, r2
 80021d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021dc:	461a      	mov	r2, r3
 80021de:	2310      	movs	r3, #16
 80021e0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	015a      	lsls	r2, r3, #5
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	4413      	add	r3, r2
 80021ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021ee:	461a      	mov	r2, r3
 80021f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021f4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	4611      	mov	r1, r2
 8002200:	4618      	mov	r0, r3
 8002202:	f003 ff36 	bl	8006072 <USB_HC_Halt>
 8002206:	e034      	b.n	8002272 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	015a      	lsls	r2, r3, #5
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	4413      	add	r3, r2
 8002210:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800221a:	2b80      	cmp	r3, #128	; 0x80
 800221c:	d129      	bne.n	8002272 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	015a      	lsls	r2, r3, #5
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	4413      	add	r3, r2
 8002226:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	0151      	lsls	r1, r2, #5
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	440a      	add	r2, r1
 8002234:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002238:	f043 0302 	orr.w	r3, r3, #2
 800223c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	212c      	movs	r1, #44	; 0x2c
 8002244:	fb01 f303 	mul.w	r3, r1, r3
 8002248:	4413      	add	r3, r2
 800224a:	3361      	adds	r3, #97	; 0x61
 800224c:	2206      	movs	r2, #6
 800224e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68fa      	ldr	r2, [r7, #12]
 8002256:	b2d2      	uxtb	r2, r2
 8002258:	4611      	mov	r1, r2
 800225a:	4618      	mov	r0, r3
 800225c:	f003 ff09 	bl	8006072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	015a      	lsls	r2, r3, #5
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4413      	add	r3, r2
 8002268:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800226c:	461a      	mov	r2, r3
 800226e:	2380      	movs	r3, #128	; 0x80
 8002270:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	015a      	lsls	r2, r3, #5
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	4413      	add	r3, r2
 800227a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002284:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002288:	d122      	bne.n	80022d0 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	015a      	lsls	r2, r3, #5
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	4413      	add	r3, r2
 8002292:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	0151      	lsls	r1, r2, #5
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	440a      	add	r2, r1
 80022a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80022a4:	f043 0302 	orr.w	r3, r3, #2
 80022a8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	b2d2      	uxtb	r2, r2
 80022b2:	4611      	mov	r1, r2
 80022b4:	4618      	mov	r0, r3
 80022b6:	f003 fedc 	bl	8006072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	015a      	lsls	r2, r3, #5
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	4413      	add	r3, r2
 80022c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022c6:	461a      	mov	r2, r3
 80022c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022cc:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80022ce:	e2ba      	b.n	8002846 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	015a      	lsls	r2, r3, #5
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	4413      	add	r3, r2
 80022d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	f040 811b 	bne.w	800251e <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d019      	beq.n	8002324 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	212c      	movs	r1, #44	; 0x2c
 80022f6:	fb01 f303 	mul.w	r3, r1, r3
 80022fa:	4413      	add	r3, r2
 80022fc:	3348      	adds	r3, #72	; 0x48
 80022fe:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	0159      	lsls	r1, r3, #5
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	440b      	add	r3, r1
 8002308:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002312:	1ad2      	subs	r2, r2, r3
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	202c      	movs	r0, #44	; 0x2c
 800231a:	fb00 f303 	mul.w	r3, r0, r3
 800231e:	440b      	add	r3, r1
 8002320:	3350      	adds	r3, #80	; 0x50
 8002322:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	212c      	movs	r1, #44	; 0x2c
 800232a:	fb01 f303 	mul.w	r3, r1, r3
 800232e:	4413      	add	r3, r2
 8002330:	3361      	adds	r3, #97	; 0x61
 8002332:	2201      	movs	r2, #1
 8002334:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	212c      	movs	r1, #44	; 0x2c
 800233c:	fb01 f303 	mul.w	r3, r1, r3
 8002340:	4413      	add	r3, r2
 8002342:	335c      	adds	r3, #92	; 0x5c
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	015a      	lsls	r2, r3, #5
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	4413      	add	r3, r2
 8002350:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002354:	461a      	mov	r2, r3
 8002356:	2301      	movs	r3, #1
 8002358:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	212c      	movs	r1, #44	; 0x2c
 8002360:	fb01 f303 	mul.w	r3, r1, r3
 8002364:	4413      	add	r3, r2
 8002366:	333f      	adds	r3, #63	; 0x3f
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d009      	beq.n	8002382 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	212c      	movs	r1, #44	; 0x2c
 8002374:	fb01 f303 	mul.w	r3, r1, r3
 8002378:	4413      	add	r3, r2
 800237a:	333f      	adds	r3, #63	; 0x3f
 800237c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800237e:	2b02      	cmp	r3, #2
 8002380:	d121      	bne.n	80023c6 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	015a      	lsls	r2, r3, #5
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	4413      	add	r3, r2
 800238a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	68fa      	ldr	r2, [r7, #12]
 8002392:	0151      	lsls	r1, r2, #5
 8002394:	693a      	ldr	r2, [r7, #16]
 8002396:	440a      	add	r2, r1
 8002398:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800239c:	f043 0302 	orr.w	r3, r3, #2
 80023a0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	b2d2      	uxtb	r2, r2
 80023aa:	4611      	mov	r1, r2
 80023ac:	4618      	mov	r0, r3
 80023ae:	f003 fe60 	bl	8006072 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	015a      	lsls	r2, r3, #5
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	4413      	add	r3, r2
 80023ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023be:	461a      	mov	r2, r3
 80023c0:	2310      	movs	r3, #16
 80023c2:	6093      	str	r3, [r2, #8]
 80023c4:	e066      	b.n	8002494 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	212c      	movs	r1, #44	; 0x2c
 80023cc:	fb01 f303 	mul.w	r3, r1, r3
 80023d0:	4413      	add	r3, r2
 80023d2:	333f      	adds	r3, #63	; 0x3f
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	d127      	bne.n	800242a <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	015a      	lsls	r2, r3, #5
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	4413      	add	r3, r2
 80023e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	0151      	lsls	r1, r2, #5
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	440a      	add	r2, r1
 80023f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80023f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80023f8:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	212c      	movs	r1, #44	; 0x2c
 8002400:	fb01 f303 	mul.w	r3, r1, r3
 8002404:	4413      	add	r3, r2
 8002406:	3360      	adds	r3, #96	; 0x60
 8002408:	2201      	movs	r2, #1
 800240a:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	b2d9      	uxtb	r1, r3
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	202c      	movs	r0, #44	; 0x2c
 8002416:	fb00 f303 	mul.w	r3, r0, r3
 800241a:	4413      	add	r3, r2
 800241c:	3360      	adds	r3, #96	; 0x60
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f005 ffe2 	bl	80083ec <HAL_HCD_HC_NotifyURBChange_Callback>
 8002428:	e034      	b.n	8002494 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	212c      	movs	r1, #44	; 0x2c
 8002430:	fb01 f303 	mul.w	r3, r1, r3
 8002434:	4413      	add	r3, r2
 8002436:	333f      	adds	r3, #63	; 0x3f
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d12a      	bne.n	8002494 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	212c      	movs	r1, #44	; 0x2c
 8002444:	fb01 f303 	mul.w	r3, r1, r3
 8002448:	4413      	add	r3, r2
 800244a:	3360      	adds	r3, #96	; 0x60
 800244c:	2201      	movs	r2, #1
 800244e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	212c      	movs	r1, #44	; 0x2c
 8002456:	fb01 f303 	mul.w	r3, r1, r3
 800245a:	4413      	add	r3, r2
 800245c:	3354      	adds	r3, #84	; 0x54
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	f083 0301 	eor.w	r3, r3, #1
 8002464:	b2d8      	uxtb	r0, r3
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	212c      	movs	r1, #44	; 0x2c
 800246c:	fb01 f303 	mul.w	r3, r1, r3
 8002470:	4413      	add	r3, r2
 8002472:	3354      	adds	r3, #84	; 0x54
 8002474:	4602      	mov	r2, r0
 8002476:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	b2d9      	uxtb	r1, r3
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	202c      	movs	r0, #44	; 0x2c
 8002482:	fb00 f303 	mul.w	r3, r0, r3
 8002486:	4413      	add	r3, r2
 8002488:	3360      	adds	r3, #96	; 0x60
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	461a      	mov	r2, r3
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f005 ffac 	bl	80083ec <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d12b      	bne.n	80024f4 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	212c      	movs	r1, #44	; 0x2c
 80024a2:	fb01 f303 	mul.w	r3, r1, r3
 80024a6:	4413      	add	r3, r2
 80024a8:	3348      	adds	r3, #72	; 0x48
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6879      	ldr	r1, [r7, #4]
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	202c      	movs	r0, #44	; 0x2c
 80024b2:	fb00 f202 	mul.w	r2, r0, r2
 80024b6:	440a      	add	r2, r1
 80024b8:	3240      	adds	r2, #64	; 0x40
 80024ba:	8812      	ldrh	r2, [r2, #0]
 80024bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f000 81be 	beq.w	8002846 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	212c      	movs	r1, #44	; 0x2c
 80024d0:	fb01 f303 	mul.w	r3, r1, r3
 80024d4:	4413      	add	r3, r2
 80024d6:	3354      	adds	r3, #84	; 0x54
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	f083 0301 	eor.w	r3, r3, #1
 80024de:	b2d8      	uxtb	r0, r3
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	212c      	movs	r1, #44	; 0x2c
 80024e6:	fb01 f303 	mul.w	r3, r1, r3
 80024ea:	4413      	add	r3, r2
 80024ec:	3354      	adds	r3, #84	; 0x54
 80024ee:	4602      	mov	r2, r0
 80024f0:	701a      	strb	r2, [r3, #0]
}
 80024f2:	e1a8      	b.n	8002846 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	212c      	movs	r1, #44	; 0x2c
 80024fa:	fb01 f303 	mul.w	r3, r1, r3
 80024fe:	4413      	add	r3, r2
 8002500:	3354      	adds	r3, #84	; 0x54
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	f083 0301 	eor.w	r3, r3, #1
 8002508:	b2d8      	uxtb	r0, r3
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	212c      	movs	r1, #44	; 0x2c
 8002510:	fb01 f303 	mul.w	r3, r1, r3
 8002514:	4413      	add	r3, r2
 8002516:	3354      	adds	r3, #84	; 0x54
 8002518:	4602      	mov	r2, r0
 800251a:	701a      	strb	r2, [r3, #0]
}
 800251c:	e193      	b.n	8002846 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	015a      	lsls	r2, r3, #5
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	4413      	add	r3, r2
 8002526:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b02      	cmp	r3, #2
 8002532:	f040 8106 	bne.w	8002742 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	015a      	lsls	r2, r3, #5
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	4413      	add	r3, r2
 800253e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	68fa      	ldr	r2, [r7, #12]
 8002546:	0151      	lsls	r1, r2, #5
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	440a      	add	r2, r1
 800254c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002550:	f023 0302 	bic.w	r3, r3, #2
 8002554:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	212c      	movs	r1, #44	; 0x2c
 800255c:	fb01 f303 	mul.w	r3, r1, r3
 8002560:	4413      	add	r3, r2
 8002562:	3361      	adds	r3, #97	; 0x61
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d109      	bne.n	800257e <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	212c      	movs	r1, #44	; 0x2c
 8002570:	fb01 f303 	mul.w	r3, r1, r3
 8002574:	4413      	add	r3, r2
 8002576:	3360      	adds	r3, #96	; 0x60
 8002578:	2201      	movs	r2, #1
 800257a:	701a      	strb	r2, [r3, #0]
 800257c:	e0c9      	b.n	8002712 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	212c      	movs	r1, #44	; 0x2c
 8002584:	fb01 f303 	mul.w	r3, r1, r3
 8002588:	4413      	add	r3, r2
 800258a:	3361      	adds	r3, #97	; 0x61
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2b05      	cmp	r3, #5
 8002590:	d109      	bne.n	80025a6 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	212c      	movs	r1, #44	; 0x2c
 8002598:	fb01 f303 	mul.w	r3, r1, r3
 800259c:	4413      	add	r3, r2
 800259e:	3360      	adds	r3, #96	; 0x60
 80025a0:	2205      	movs	r2, #5
 80025a2:	701a      	strb	r2, [r3, #0]
 80025a4:	e0b5      	b.n	8002712 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	212c      	movs	r1, #44	; 0x2c
 80025ac:	fb01 f303 	mul.w	r3, r1, r3
 80025b0:	4413      	add	r3, r2
 80025b2:	3361      	adds	r3, #97	; 0x61
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	2b06      	cmp	r3, #6
 80025b8:	d009      	beq.n	80025ce <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	212c      	movs	r1, #44	; 0x2c
 80025c0:	fb01 f303 	mul.w	r3, r1, r3
 80025c4:	4413      	add	r3, r2
 80025c6:	3361      	adds	r3, #97	; 0x61
 80025c8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80025ca:	2b08      	cmp	r3, #8
 80025cc:	d150      	bne.n	8002670 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	212c      	movs	r1, #44	; 0x2c
 80025d4:	fb01 f303 	mul.w	r3, r1, r3
 80025d8:	4413      	add	r3, r2
 80025da:	335c      	adds	r3, #92	; 0x5c
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	1c5a      	adds	r2, r3, #1
 80025e0:	6879      	ldr	r1, [r7, #4]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	202c      	movs	r0, #44	; 0x2c
 80025e6:	fb00 f303 	mul.w	r3, r0, r3
 80025ea:	440b      	add	r3, r1
 80025ec:	335c      	adds	r3, #92	; 0x5c
 80025ee:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	212c      	movs	r1, #44	; 0x2c
 80025f6:	fb01 f303 	mul.w	r3, r1, r3
 80025fa:	4413      	add	r3, r2
 80025fc:	335c      	adds	r3, #92	; 0x5c
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b02      	cmp	r3, #2
 8002602:	d912      	bls.n	800262a <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	212c      	movs	r1, #44	; 0x2c
 800260a:	fb01 f303 	mul.w	r3, r1, r3
 800260e:	4413      	add	r3, r2
 8002610:	335c      	adds	r3, #92	; 0x5c
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	212c      	movs	r1, #44	; 0x2c
 800261c:	fb01 f303 	mul.w	r3, r1, r3
 8002620:	4413      	add	r3, r2
 8002622:	3360      	adds	r3, #96	; 0x60
 8002624:	2204      	movs	r2, #4
 8002626:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002628:	e073      	b.n	8002712 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	212c      	movs	r1, #44	; 0x2c
 8002630:	fb01 f303 	mul.w	r3, r1, r3
 8002634:	4413      	add	r3, r2
 8002636:	3360      	adds	r3, #96	; 0x60
 8002638:	2202      	movs	r2, #2
 800263a:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	015a      	lsls	r2, r3, #5
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	4413      	add	r3, r2
 8002644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002652:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800265a:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	015a      	lsls	r2, r3, #5
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	4413      	add	r3, r2
 8002664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002668:	461a      	mov	r2, r3
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800266e:	e050      	b.n	8002712 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	212c      	movs	r1, #44	; 0x2c
 8002676:	fb01 f303 	mul.w	r3, r1, r3
 800267a:	4413      	add	r3, r2
 800267c:	3361      	adds	r3, #97	; 0x61
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	2b03      	cmp	r3, #3
 8002682:	d122      	bne.n	80026ca <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	212c      	movs	r1, #44	; 0x2c
 800268a:	fb01 f303 	mul.w	r3, r1, r3
 800268e:	4413      	add	r3, r2
 8002690:	3360      	adds	r3, #96	; 0x60
 8002692:	2202      	movs	r2, #2
 8002694:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	015a      	lsls	r2, r3, #5
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	4413      	add	r3, r2
 800269e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80026ac:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80026b4:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	015a      	lsls	r2, r3, #5
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	4413      	add	r3, r2
 80026be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026c2:	461a      	mov	r2, r3
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	6013      	str	r3, [r2, #0]
 80026c8:	e023      	b.n	8002712 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	212c      	movs	r1, #44	; 0x2c
 80026d0:	fb01 f303 	mul.w	r3, r1, r3
 80026d4:	4413      	add	r3, r2
 80026d6:	3361      	adds	r3, #97	; 0x61
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b07      	cmp	r3, #7
 80026dc:	d119      	bne.n	8002712 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	212c      	movs	r1, #44	; 0x2c
 80026e4:	fb01 f303 	mul.w	r3, r1, r3
 80026e8:	4413      	add	r3, r2
 80026ea:	335c      	adds	r3, #92	; 0x5c
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	1c5a      	adds	r2, r3, #1
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	202c      	movs	r0, #44	; 0x2c
 80026f6:	fb00 f303 	mul.w	r3, r0, r3
 80026fa:	440b      	add	r3, r1
 80026fc:	335c      	adds	r3, #92	; 0x5c
 80026fe:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	212c      	movs	r1, #44	; 0x2c
 8002706:	fb01 f303 	mul.w	r3, r1, r3
 800270a:	4413      	add	r3, r2
 800270c:	3360      	adds	r3, #96	; 0x60
 800270e:	2204      	movs	r2, #4
 8002710:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	015a      	lsls	r2, r3, #5
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	4413      	add	r3, r2
 800271a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800271e:	461a      	mov	r2, r3
 8002720:	2302      	movs	r3, #2
 8002722:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	b2d9      	uxtb	r1, r3
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	202c      	movs	r0, #44	; 0x2c
 800272e:	fb00 f303 	mul.w	r3, r0, r3
 8002732:	4413      	add	r3, r2
 8002734:	3360      	adds	r3, #96	; 0x60
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	461a      	mov	r2, r3
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f005 fe56 	bl	80083ec <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002740:	e081      	b.n	8002846 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	015a      	lsls	r2, r3, #5
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	4413      	add	r3, r2
 800274a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 0310 	and.w	r3, r3, #16
 8002754:	2b10      	cmp	r3, #16
 8002756:	d176      	bne.n	8002846 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	212c      	movs	r1, #44	; 0x2c
 800275e:	fb01 f303 	mul.w	r3, r1, r3
 8002762:	4413      	add	r3, r2
 8002764:	333f      	adds	r3, #63	; 0x3f
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	2b03      	cmp	r3, #3
 800276a:	d121      	bne.n	80027b0 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	212c      	movs	r1, #44	; 0x2c
 8002772:	fb01 f303 	mul.w	r3, r1, r3
 8002776:	4413      	add	r3, r2
 8002778:	335c      	adds	r3, #92	; 0x5c
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	015a      	lsls	r2, r3, #5
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	4413      	add	r3, r2
 8002786:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	68fa      	ldr	r2, [r7, #12]
 800278e:	0151      	lsls	r1, r2, #5
 8002790:	693a      	ldr	r2, [r7, #16]
 8002792:	440a      	add	r2, r1
 8002794:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002798:	f043 0302 	orr.w	r3, r3, #2
 800279c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	b2d2      	uxtb	r2, r2
 80027a6:	4611      	mov	r1, r2
 80027a8:	4618      	mov	r0, r3
 80027aa:	f003 fc62 	bl	8006072 <USB_HC_Halt>
 80027ae:	e041      	b.n	8002834 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	212c      	movs	r1, #44	; 0x2c
 80027b6:	fb01 f303 	mul.w	r3, r1, r3
 80027ba:	4413      	add	r3, r2
 80027bc:	333f      	adds	r3, #63	; 0x3f
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d009      	beq.n	80027d8 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	212c      	movs	r1, #44	; 0x2c
 80027ca:	fb01 f303 	mul.w	r3, r1, r3
 80027ce:	4413      	add	r3, r2
 80027d0:	333f      	adds	r3, #63	; 0x3f
 80027d2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d12d      	bne.n	8002834 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	212c      	movs	r1, #44	; 0x2c
 80027de:	fb01 f303 	mul.w	r3, r1, r3
 80027e2:	4413      	add	r3, r2
 80027e4:	335c      	adds	r3, #92	; 0x5c
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d120      	bne.n	8002834 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	212c      	movs	r1, #44	; 0x2c
 80027f8:	fb01 f303 	mul.w	r3, r1, r3
 80027fc:	4413      	add	r3, r2
 80027fe:	3361      	adds	r3, #97	; 0x61
 8002800:	2203      	movs	r2, #3
 8002802:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	015a      	lsls	r2, r3, #5
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	4413      	add	r3, r2
 800280c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	0151      	lsls	r1, r2, #5
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	440a      	add	r2, r1
 800281a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800281e:	f043 0302 	orr.w	r3, r3, #2
 8002822:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	4611      	mov	r1, r2
 800282e:	4618      	mov	r0, r3
 8002830:	f003 fc1f 	bl	8006072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	015a      	lsls	r2, r3, #5
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	4413      	add	r3, r2
 800283c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002840:	461a      	mov	r2, r3
 8002842:	2310      	movs	r3, #16
 8002844:	6093      	str	r3, [r2, #8]
}
 8002846:	bf00      	nop
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b088      	sub	sp, #32
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
 8002856:	460b      	mov	r3, r1
 8002858:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002864:	78fb      	ldrb	r3, [r7, #3]
 8002866:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	015a      	lsls	r2, r3, #5
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	4413      	add	r3, r2
 8002870:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 0304 	and.w	r3, r3, #4
 800287a:	2b04      	cmp	r3, #4
 800287c:	d119      	bne.n	80028b2 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	015a      	lsls	r2, r3, #5
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	4413      	add	r3, r2
 8002886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800288a:	461a      	mov	r2, r3
 800288c:	2304      	movs	r3, #4
 800288e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	015a      	lsls	r2, r3, #5
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	4413      	add	r3, r2
 8002898:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	0151      	lsls	r1, r2, #5
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	440a      	add	r2, r1
 80028a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028aa:	f043 0302 	orr.w	r3, r3, #2
 80028ae:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80028b0:	e3ca      	b.n	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	015a      	lsls	r2, r3, #5
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	4413      	add	r3, r2
 80028ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f003 0320 	and.w	r3, r3, #32
 80028c4:	2b20      	cmp	r3, #32
 80028c6:	d13e      	bne.n	8002946 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	015a      	lsls	r2, r3, #5
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	4413      	add	r3, r2
 80028d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028d4:	461a      	mov	r2, r3
 80028d6:	2320      	movs	r3, #32
 80028d8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	212c      	movs	r1, #44	; 0x2c
 80028e0:	fb01 f303 	mul.w	r3, r1, r3
 80028e4:	4413      	add	r3, r2
 80028e6:	333d      	adds	r3, #61	; 0x3d
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	f040 83ac 	bne.w	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	212c      	movs	r1, #44	; 0x2c
 80028f6:	fb01 f303 	mul.w	r3, r1, r3
 80028fa:	4413      	add	r3, r2
 80028fc:	333d      	adds	r3, #61	; 0x3d
 80028fe:	2200      	movs	r2, #0
 8002900:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	212c      	movs	r1, #44	; 0x2c
 8002908:	fb01 f303 	mul.w	r3, r1, r3
 800290c:	4413      	add	r3, r2
 800290e:	3360      	adds	r3, #96	; 0x60
 8002910:	2202      	movs	r2, #2
 8002912:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	015a      	lsls	r2, r3, #5
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	4413      	add	r3, r2
 800291c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	0151      	lsls	r1, r2, #5
 8002926:	69ba      	ldr	r2, [r7, #24]
 8002928:	440a      	add	r2, r1
 800292a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800292e:	f043 0302 	orr.w	r3, r3, #2
 8002932:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	b2d2      	uxtb	r2, r2
 800293c:	4611      	mov	r1, r2
 800293e:	4618      	mov	r0, r3
 8002940:	f003 fb97 	bl	8006072 <USB_HC_Halt>
}
 8002944:	e380      	b.n	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	015a      	lsls	r2, r3, #5
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	4413      	add	r3, r2
 800294e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002958:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800295c:	d122      	bne.n	80029a4 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	015a      	lsls	r2, r3, #5
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	4413      	add	r3, r2
 8002966:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	697a      	ldr	r2, [r7, #20]
 800296e:	0151      	lsls	r1, r2, #5
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	440a      	add	r2, r1
 8002974:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002978:	f043 0302 	orr.w	r3, r3, #2
 800297c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	b2d2      	uxtb	r2, r2
 8002986:	4611      	mov	r1, r2
 8002988:	4618      	mov	r0, r3
 800298a:	f003 fb72 	bl	8006072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	015a      	lsls	r2, r3, #5
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	4413      	add	r3, r2
 8002996:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800299a:	461a      	mov	r2, r3
 800299c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029a0:	6093      	str	r3, [r2, #8]
}
 80029a2:	e351      	b.n	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	015a      	lsls	r2, r3, #5
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	4413      	add	r3, r2
 80029ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d150      	bne.n	8002a5c <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	212c      	movs	r1, #44	; 0x2c
 80029c0:	fb01 f303 	mul.w	r3, r1, r3
 80029c4:	4413      	add	r3, r2
 80029c6:	335c      	adds	r3, #92	; 0x5c
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	015a      	lsls	r2, r3, #5
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	4413      	add	r3, r2
 80029d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029de:	2b40      	cmp	r3, #64	; 0x40
 80029e0:	d111      	bne.n	8002a06 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	212c      	movs	r1, #44	; 0x2c
 80029e8:	fb01 f303 	mul.w	r3, r1, r3
 80029ec:	4413      	add	r3, r2
 80029ee:	333d      	adds	r3, #61	; 0x3d
 80029f0:	2201      	movs	r2, #1
 80029f2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	015a      	lsls	r2, r3, #5
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	4413      	add	r3, r2
 80029fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a00:	461a      	mov	r2, r3
 8002a02:	2340      	movs	r3, #64	; 0x40
 8002a04:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	015a      	lsls	r2, r3, #5
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	697a      	ldr	r2, [r7, #20]
 8002a16:	0151      	lsls	r1, r2, #5
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	440a      	add	r2, r1
 8002a1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a20:	f043 0302 	orr.w	r3, r3, #2
 8002a24:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	4611      	mov	r1, r2
 8002a30:	4618      	mov	r0, r3
 8002a32:	f003 fb1e 	bl	8006072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	015a      	lsls	r2, r3, #5
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a42:	461a      	mov	r2, r3
 8002a44:	2301      	movs	r3, #1
 8002a46:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	212c      	movs	r1, #44	; 0x2c
 8002a4e:	fb01 f303 	mul.w	r3, r1, r3
 8002a52:	4413      	add	r3, r2
 8002a54:	3361      	adds	r3, #97	; 0x61
 8002a56:	2201      	movs	r2, #1
 8002a58:	701a      	strb	r2, [r3, #0]
}
 8002a5a:	e2f5      	b.n	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	015a      	lsls	r2, r3, #5
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	4413      	add	r3, r2
 8002a64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6e:	2b40      	cmp	r3, #64	; 0x40
 8002a70:	d13c      	bne.n	8002aec <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	212c      	movs	r1, #44	; 0x2c
 8002a78:	fb01 f303 	mul.w	r3, r1, r3
 8002a7c:	4413      	add	r3, r2
 8002a7e:	3361      	adds	r3, #97	; 0x61
 8002a80:	2204      	movs	r2, #4
 8002a82:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	212c      	movs	r1, #44	; 0x2c
 8002a8a:	fb01 f303 	mul.w	r3, r1, r3
 8002a8e:	4413      	add	r3, r2
 8002a90:	333d      	adds	r3, #61	; 0x3d
 8002a92:	2201      	movs	r2, #1
 8002a94:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	212c      	movs	r1, #44	; 0x2c
 8002a9c:	fb01 f303 	mul.w	r3, r1, r3
 8002aa0:	4413      	add	r3, r2
 8002aa2:	335c      	adds	r3, #92	; 0x5c
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	015a      	lsls	r2, r3, #5
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	4413      	add	r3, r2
 8002ab0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	0151      	lsls	r1, r2, #5
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	440a      	add	r2, r1
 8002abe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ac2:	f043 0302 	orr.w	r3, r3, #2
 8002ac6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	4611      	mov	r1, r2
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f003 facd 	bl	8006072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	015a      	lsls	r2, r3, #5
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	4413      	add	r3, r2
 8002ae0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	2340      	movs	r3, #64	; 0x40
 8002ae8:	6093      	str	r3, [r2, #8]
}
 8002aea:	e2ad      	b.n	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	015a      	lsls	r2, r3, #5
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	4413      	add	r3, r2
 8002af4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 0308 	and.w	r3, r3, #8
 8002afe:	2b08      	cmp	r3, #8
 8002b00:	d12a      	bne.n	8002b58 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	015a      	lsls	r2, r3, #5
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	4413      	add	r3, r2
 8002b0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b0e:	461a      	mov	r2, r3
 8002b10:	2308      	movs	r3, #8
 8002b12:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	015a      	lsls	r2, r3, #5
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	0151      	lsls	r1, r2, #5
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	440a      	add	r2, r1
 8002b2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b2e:	f043 0302 	orr.w	r3, r3, #2
 8002b32:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	4611      	mov	r1, r2
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f003 fa97 	bl	8006072 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	212c      	movs	r1, #44	; 0x2c
 8002b4a:	fb01 f303 	mul.w	r3, r1, r3
 8002b4e:	4413      	add	r3, r2
 8002b50:	3361      	adds	r3, #97	; 0x61
 8002b52:	2205      	movs	r2, #5
 8002b54:	701a      	strb	r2, [r3, #0]
}
 8002b56:	e277      	b.n	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	015a      	lsls	r2, r3, #5
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	4413      	add	r3, r2
 8002b60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 0310 	and.w	r3, r3, #16
 8002b6a:	2b10      	cmp	r3, #16
 8002b6c:	d150      	bne.n	8002c10 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	212c      	movs	r1, #44	; 0x2c
 8002b74:	fb01 f303 	mul.w	r3, r1, r3
 8002b78:	4413      	add	r3, r2
 8002b7a:	335c      	adds	r3, #92	; 0x5c
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	212c      	movs	r1, #44	; 0x2c
 8002b86:	fb01 f303 	mul.w	r3, r1, r3
 8002b8a:	4413      	add	r3, r2
 8002b8c:	3361      	adds	r3, #97	; 0x61
 8002b8e:	2203      	movs	r2, #3
 8002b90:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	212c      	movs	r1, #44	; 0x2c
 8002b98:	fb01 f303 	mul.w	r3, r1, r3
 8002b9c:	4413      	add	r3, r2
 8002b9e:	333d      	adds	r3, #61	; 0x3d
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d112      	bne.n	8002bcc <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	212c      	movs	r1, #44	; 0x2c
 8002bac:	fb01 f303 	mul.w	r3, r1, r3
 8002bb0:	4413      	add	r3, r2
 8002bb2:	333c      	adds	r3, #60	; 0x3c
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d108      	bne.n	8002bcc <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	212c      	movs	r1, #44	; 0x2c
 8002bc0:	fb01 f303 	mul.w	r3, r1, r3
 8002bc4:	4413      	add	r3, r2
 8002bc6:	333d      	adds	r3, #61	; 0x3d
 8002bc8:	2201      	movs	r2, #1
 8002bca:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	015a      	lsls	r2, r3, #5
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	697a      	ldr	r2, [r7, #20]
 8002bdc:	0151      	lsls	r1, r2, #5
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	440a      	add	r2, r1
 8002be2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002be6:	f043 0302 	orr.w	r3, r3, #2
 8002bea:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	b2d2      	uxtb	r2, r2
 8002bf4:	4611      	mov	r1, r2
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f003 fa3b 	bl	8006072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	015a      	lsls	r2, r3, #5
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	4413      	add	r3, r2
 8002c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c08:	461a      	mov	r2, r3
 8002c0a:	2310      	movs	r3, #16
 8002c0c:	6093      	str	r3, [r2, #8]
}
 8002c0e:	e21b      	b.n	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	015a      	lsls	r2, r3, #5
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	4413      	add	r3, r2
 8002c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c22:	2b80      	cmp	r3, #128	; 0x80
 8002c24:	d174      	bne.n	8002d10 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d121      	bne.n	8002c72 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	212c      	movs	r1, #44	; 0x2c
 8002c34:	fb01 f303 	mul.w	r3, r1, r3
 8002c38:	4413      	add	r3, r2
 8002c3a:	3361      	adds	r3, #97	; 0x61
 8002c3c:	2206      	movs	r2, #6
 8002c3e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	015a      	lsls	r2, r3, #5
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	4413      	add	r3, r2
 8002c48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	0151      	lsls	r1, r2, #5
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	440a      	add	r2, r1
 8002c56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c5a:	f043 0302 	orr.w	r3, r3, #2
 8002c5e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	697a      	ldr	r2, [r7, #20]
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	4611      	mov	r1, r2
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f003 fa01 	bl	8006072 <USB_HC_Halt>
 8002c70:	e044      	b.n	8002cfc <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	212c      	movs	r1, #44	; 0x2c
 8002c78:	fb01 f303 	mul.w	r3, r1, r3
 8002c7c:	4413      	add	r3, r2
 8002c7e:	335c      	adds	r3, #92	; 0x5c
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	1c5a      	adds	r2, r3, #1
 8002c84:	6879      	ldr	r1, [r7, #4]
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	202c      	movs	r0, #44	; 0x2c
 8002c8a:	fb00 f303 	mul.w	r3, r0, r3
 8002c8e:	440b      	add	r3, r1
 8002c90:	335c      	adds	r3, #92	; 0x5c
 8002c92:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	212c      	movs	r1, #44	; 0x2c
 8002c9a:	fb01 f303 	mul.w	r3, r1, r3
 8002c9e:	4413      	add	r3, r2
 8002ca0:	335c      	adds	r3, #92	; 0x5c
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d920      	bls.n	8002cea <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	212c      	movs	r1, #44	; 0x2c
 8002cae:	fb01 f303 	mul.w	r3, r1, r3
 8002cb2:	4413      	add	r3, r2
 8002cb4:	335c      	adds	r3, #92	; 0x5c
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	212c      	movs	r1, #44	; 0x2c
 8002cc0:	fb01 f303 	mul.w	r3, r1, r3
 8002cc4:	4413      	add	r3, r2
 8002cc6:	3360      	adds	r3, #96	; 0x60
 8002cc8:	2204      	movs	r2, #4
 8002cca:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	b2d9      	uxtb	r1, r3
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	202c      	movs	r0, #44	; 0x2c
 8002cd6:	fb00 f303 	mul.w	r3, r0, r3
 8002cda:	4413      	add	r3, r2
 8002cdc:	3360      	adds	r3, #96	; 0x60
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f005 fb82 	bl	80083ec <HAL_HCD_HC_NotifyURBChange_Callback>
 8002ce8:	e008      	b.n	8002cfc <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	212c      	movs	r1, #44	; 0x2c
 8002cf0:	fb01 f303 	mul.w	r3, r1, r3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	3360      	adds	r3, #96	; 0x60
 8002cf8:	2202      	movs	r2, #2
 8002cfa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	015a      	lsls	r2, r3, #5
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	4413      	add	r3, r2
 8002d04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d08:	461a      	mov	r2, r3
 8002d0a:	2380      	movs	r3, #128	; 0x80
 8002d0c:	6093      	str	r3, [r2, #8]
}
 8002d0e:	e19b      	b.n	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	015a      	lsls	r2, r3, #5
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	4413      	add	r3, r2
 8002d18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d26:	d134      	bne.n	8002d92 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	015a      	lsls	r2, r3, #5
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	4413      	add	r3, r2
 8002d30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	0151      	lsls	r1, r2, #5
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	440a      	add	r2, r1
 8002d3e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d42:	f043 0302 	orr.w	r3, r3, #2
 8002d46:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	b2d2      	uxtb	r2, r2
 8002d50:	4611      	mov	r1, r2
 8002d52:	4618      	mov	r0, r3
 8002d54:	f003 f98d 	bl	8006072 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	015a      	lsls	r2, r3, #5
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	4413      	add	r3, r2
 8002d60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d64:	461a      	mov	r2, r3
 8002d66:	2310      	movs	r3, #16
 8002d68:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	015a      	lsls	r2, r3, #5
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	4413      	add	r3, r2
 8002d72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d76:	461a      	mov	r2, r3
 8002d78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d7c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	212c      	movs	r1, #44	; 0x2c
 8002d84:	fb01 f303 	mul.w	r3, r1, r3
 8002d88:	4413      	add	r3, r2
 8002d8a:	3361      	adds	r3, #97	; 0x61
 8002d8c:	2208      	movs	r2, #8
 8002d8e:	701a      	strb	r2, [r3, #0]
}
 8002d90:	e15a      	b.n	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	015a      	lsls	r2, r3, #5
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	4413      	add	r3, r2
 8002d9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	f040 814f 	bne.w	8003048 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	015a      	lsls	r2, r3, #5
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	4413      	add	r3, r2
 8002db2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	0151      	lsls	r1, r2, #5
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	440a      	add	r2, r1
 8002dc0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002dc4:	f023 0302 	bic.w	r3, r3, #2
 8002dc8:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	212c      	movs	r1, #44	; 0x2c
 8002dd0:	fb01 f303 	mul.w	r3, r1, r3
 8002dd4:	4413      	add	r3, r2
 8002dd6:	3361      	adds	r3, #97	; 0x61
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d17d      	bne.n	8002eda <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	212c      	movs	r1, #44	; 0x2c
 8002de4:	fb01 f303 	mul.w	r3, r1, r3
 8002de8:	4413      	add	r3, r2
 8002dea:	3360      	adds	r3, #96	; 0x60
 8002dec:	2201      	movs	r2, #1
 8002dee:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	212c      	movs	r1, #44	; 0x2c
 8002df6:	fb01 f303 	mul.w	r3, r1, r3
 8002dfa:	4413      	add	r3, r2
 8002dfc:	333f      	adds	r3, #63	; 0x3f
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d00a      	beq.n	8002e1a <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	212c      	movs	r1, #44	; 0x2c
 8002e0a:	fb01 f303 	mul.w	r3, r1, r3
 8002e0e:	4413      	add	r3, r2
 8002e10:	333f      	adds	r3, #63	; 0x3f
 8002e12:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002e14:	2b03      	cmp	r3, #3
 8002e16:	f040 8100 	bne.w	800301a <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d113      	bne.n	8002e4a <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	212c      	movs	r1, #44	; 0x2c
 8002e28:	fb01 f303 	mul.w	r3, r1, r3
 8002e2c:	4413      	add	r3, r2
 8002e2e:	3355      	adds	r3, #85	; 0x55
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	f083 0301 	eor.w	r3, r3, #1
 8002e36:	b2d8      	uxtb	r0, r3
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	212c      	movs	r1, #44	; 0x2c
 8002e3e:	fb01 f303 	mul.w	r3, r1, r3
 8002e42:	4413      	add	r3, r2
 8002e44:	3355      	adds	r3, #85	; 0x55
 8002e46:	4602      	mov	r2, r0
 8002e48:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	f040 80e3 	bne.w	800301a <HCD_HC_OUT_IRQHandler+0x7cc>
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	212c      	movs	r1, #44	; 0x2c
 8002e5a:	fb01 f303 	mul.w	r3, r1, r3
 8002e5e:	4413      	add	r3, r2
 8002e60:	334c      	adds	r3, #76	; 0x4c
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	f000 80d8 	beq.w	800301a <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	212c      	movs	r1, #44	; 0x2c
 8002e70:	fb01 f303 	mul.w	r3, r1, r3
 8002e74:	4413      	add	r3, r2
 8002e76:	334c      	adds	r3, #76	; 0x4c
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	202c      	movs	r0, #44	; 0x2c
 8002e80:	fb00 f202 	mul.w	r2, r0, r2
 8002e84:	440a      	add	r2, r1
 8002e86:	3240      	adds	r2, #64	; 0x40
 8002e88:	8812      	ldrh	r2, [r2, #0]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	6879      	ldr	r1, [r7, #4]
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	202c      	movs	r0, #44	; 0x2c
 8002e94:	fb00 f202 	mul.w	r2, r0, r2
 8002e98:	440a      	add	r2, r1
 8002e9a:	3240      	adds	r2, #64	; 0x40
 8002e9c:	8812      	ldrh	r2, [r2, #0]
 8002e9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ea2:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	f000 80b5 	beq.w	800301a <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	212c      	movs	r1, #44	; 0x2c
 8002eb6:	fb01 f303 	mul.w	r3, r1, r3
 8002eba:	4413      	add	r3, r2
 8002ebc:	3355      	adds	r3, #85	; 0x55
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	f083 0301 	eor.w	r3, r3, #1
 8002ec4:	b2d8      	uxtb	r0, r3
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	212c      	movs	r1, #44	; 0x2c
 8002ecc:	fb01 f303 	mul.w	r3, r1, r3
 8002ed0:	4413      	add	r3, r2
 8002ed2:	3355      	adds	r3, #85	; 0x55
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	701a      	strb	r2, [r3, #0]
 8002ed8:	e09f      	b.n	800301a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	212c      	movs	r1, #44	; 0x2c
 8002ee0:	fb01 f303 	mul.w	r3, r1, r3
 8002ee4:	4413      	add	r3, r2
 8002ee6:	3361      	adds	r3, #97	; 0x61
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	2b03      	cmp	r3, #3
 8002eec:	d109      	bne.n	8002f02 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	212c      	movs	r1, #44	; 0x2c
 8002ef4:	fb01 f303 	mul.w	r3, r1, r3
 8002ef8:	4413      	add	r3, r2
 8002efa:	3360      	adds	r3, #96	; 0x60
 8002efc:	2202      	movs	r2, #2
 8002efe:	701a      	strb	r2, [r3, #0]
 8002f00:	e08b      	b.n	800301a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	212c      	movs	r1, #44	; 0x2c
 8002f08:	fb01 f303 	mul.w	r3, r1, r3
 8002f0c:	4413      	add	r3, r2
 8002f0e:	3361      	adds	r3, #97	; 0x61
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b04      	cmp	r3, #4
 8002f14:	d109      	bne.n	8002f2a <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	212c      	movs	r1, #44	; 0x2c
 8002f1c:	fb01 f303 	mul.w	r3, r1, r3
 8002f20:	4413      	add	r3, r2
 8002f22:	3360      	adds	r3, #96	; 0x60
 8002f24:	2202      	movs	r2, #2
 8002f26:	701a      	strb	r2, [r3, #0]
 8002f28:	e077      	b.n	800301a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	212c      	movs	r1, #44	; 0x2c
 8002f30:	fb01 f303 	mul.w	r3, r1, r3
 8002f34:	4413      	add	r3, r2
 8002f36:	3361      	adds	r3, #97	; 0x61
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	2b05      	cmp	r3, #5
 8002f3c:	d109      	bne.n	8002f52 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	212c      	movs	r1, #44	; 0x2c
 8002f44:	fb01 f303 	mul.w	r3, r1, r3
 8002f48:	4413      	add	r3, r2
 8002f4a:	3360      	adds	r3, #96	; 0x60
 8002f4c:	2205      	movs	r2, #5
 8002f4e:	701a      	strb	r2, [r3, #0]
 8002f50:	e063      	b.n	800301a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	212c      	movs	r1, #44	; 0x2c
 8002f58:	fb01 f303 	mul.w	r3, r1, r3
 8002f5c:	4413      	add	r3, r2
 8002f5e:	3361      	adds	r3, #97	; 0x61
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	2b06      	cmp	r3, #6
 8002f64:	d009      	beq.n	8002f7a <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	212c      	movs	r1, #44	; 0x2c
 8002f6c:	fb01 f303 	mul.w	r3, r1, r3
 8002f70:	4413      	add	r3, r2
 8002f72:	3361      	adds	r3, #97	; 0x61
 8002f74:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002f76:	2b08      	cmp	r3, #8
 8002f78:	d14f      	bne.n	800301a <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	212c      	movs	r1, #44	; 0x2c
 8002f80:	fb01 f303 	mul.w	r3, r1, r3
 8002f84:	4413      	add	r3, r2
 8002f86:	335c      	adds	r3, #92	; 0x5c
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	1c5a      	adds	r2, r3, #1
 8002f8c:	6879      	ldr	r1, [r7, #4]
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	202c      	movs	r0, #44	; 0x2c
 8002f92:	fb00 f303 	mul.w	r3, r0, r3
 8002f96:	440b      	add	r3, r1
 8002f98:	335c      	adds	r3, #92	; 0x5c
 8002f9a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	212c      	movs	r1, #44	; 0x2c
 8002fa2:	fb01 f303 	mul.w	r3, r1, r3
 8002fa6:	4413      	add	r3, r2
 8002fa8:	335c      	adds	r3, #92	; 0x5c
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d912      	bls.n	8002fd6 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	212c      	movs	r1, #44	; 0x2c
 8002fb6:	fb01 f303 	mul.w	r3, r1, r3
 8002fba:	4413      	add	r3, r2
 8002fbc:	335c      	adds	r3, #92	; 0x5c
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	212c      	movs	r1, #44	; 0x2c
 8002fc8:	fb01 f303 	mul.w	r3, r1, r3
 8002fcc:	4413      	add	r3, r2
 8002fce:	3360      	adds	r3, #96	; 0x60
 8002fd0:	2204      	movs	r2, #4
 8002fd2:	701a      	strb	r2, [r3, #0]
 8002fd4:	e021      	b.n	800301a <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	212c      	movs	r1, #44	; 0x2c
 8002fdc:	fb01 f303 	mul.w	r3, r1, r3
 8002fe0:	4413      	add	r3, r2
 8002fe2:	3360      	adds	r3, #96	; 0x60
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	015a      	lsls	r2, r3, #5
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	4413      	add	r3, r2
 8002ff0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002ffe:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003006:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	015a      	lsls	r2, r3, #5
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	4413      	add	r3, r2
 8003010:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003014:	461a      	mov	r2, r3
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	015a      	lsls	r2, r3, #5
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	4413      	add	r3, r2
 8003022:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003026:	461a      	mov	r2, r3
 8003028:	2302      	movs	r3, #2
 800302a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	b2d9      	uxtb	r1, r3
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	202c      	movs	r0, #44	; 0x2c
 8003036:	fb00 f303 	mul.w	r3, r0, r3
 800303a:	4413      	add	r3, r2
 800303c:	3360      	adds	r3, #96	; 0x60
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	461a      	mov	r2, r3
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f005 f9d2 	bl	80083ec <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003048:	bf00      	nop
 800304a:	3720      	adds	r7, #32
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b08a      	sub	sp, #40	; 0x28
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800305e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003060:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6a1b      	ldr	r3, [r3, #32]
 8003068:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	f003 030f 	and.w	r3, r3, #15
 8003070:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	0c5b      	lsrs	r3, r3, #17
 8003076:	f003 030f 	and.w	r3, r3, #15
 800307a:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	091b      	lsrs	r3, r3, #4
 8003080:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003084:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	2b02      	cmp	r3, #2
 800308a:	d004      	beq.n	8003096 <HCD_RXQLVL_IRQHandler+0x46>
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	2b05      	cmp	r3, #5
 8003090:	f000 80a9 	beq.w	80031e6 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003094:	e0aa      	b.n	80031ec <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 80a6 	beq.w	80031ea <HCD_RXQLVL_IRQHandler+0x19a>
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	212c      	movs	r1, #44	; 0x2c
 80030a4:	fb01 f303 	mul.w	r3, r1, r3
 80030a8:	4413      	add	r3, r2
 80030aa:	3344      	adds	r3, #68	; 0x44
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	f000 809b 	beq.w	80031ea <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	212c      	movs	r1, #44	; 0x2c
 80030ba:	fb01 f303 	mul.w	r3, r1, r3
 80030be:	4413      	add	r3, r2
 80030c0:	3350      	adds	r3, #80	; 0x50
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	441a      	add	r2, r3
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	202c      	movs	r0, #44	; 0x2c
 80030ce:	fb00 f303 	mul.w	r3, r0, r3
 80030d2:	440b      	add	r3, r1
 80030d4:	334c      	adds	r3, #76	; 0x4c
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d87a      	bhi.n	80031d2 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6818      	ldr	r0, [r3, #0]
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	212c      	movs	r1, #44	; 0x2c
 80030e6:	fb01 f303 	mul.w	r3, r1, r3
 80030ea:	4413      	add	r3, r2
 80030ec:	3344      	adds	r3, #68	; 0x44
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	b292      	uxth	r2, r2
 80030f4:	4619      	mov	r1, r3
 80030f6:	f002 fb35 	bl	8005764 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	212c      	movs	r1, #44	; 0x2c
 8003100:	fb01 f303 	mul.w	r3, r1, r3
 8003104:	4413      	add	r3, r2
 8003106:	3344      	adds	r3, #68	; 0x44
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	441a      	add	r2, r3
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	202c      	movs	r0, #44	; 0x2c
 8003114:	fb00 f303 	mul.w	r3, r0, r3
 8003118:	440b      	add	r3, r1
 800311a:	3344      	adds	r3, #68	; 0x44
 800311c:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	212c      	movs	r1, #44	; 0x2c
 8003124:	fb01 f303 	mul.w	r3, r1, r3
 8003128:	4413      	add	r3, r2
 800312a:	3350      	adds	r3, #80	; 0x50
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	441a      	add	r2, r3
 8003132:	6879      	ldr	r1, [r7, #4]
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	202c      	movs	r0, #44	; 0x2c
 8003138:	fb00 f303 	mul.w	r3, r0, r3
 800313c:	440b      	add	r3, r1
 800313e:	3350      	adds	r3, #80	; 0x50
 8003140:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	015a      	lsls	r2, r3, #5
 8003146:	6a3b      	ldr	r3, [r7, #32]
 8003148:	4413      	add	r3, r2
 800314a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	0cdb      	lsrs	r3, r3, #19
 8003152:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003156:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	212c      	movs	r1, #44	; 0x2c
 800315e:	fb01 f303 	mul.w	r3, r1, r3
 8003162:	4413      	add	r3, r2
 8003164:	3340      	adds	r3, #64	; 0x40
 8003166:	881b      	ldrh	r3, [r3, #0]
 8003168:	461a      	mov	r2, r3
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	4293      	cmp	r3, r2
 800316e:	d13c      	bne.n	80031ea <HCD_RXQLVL_IRQHandler+0x19a>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d039      	beq.n	80031ea <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	015a      	lsls	r2, r3, #5
 800317a:	6a3b      	ldr	r3, [r7, #32]
 800317c:	4413      	add	r3, r2
 800317e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800318c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003194:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	015a      	lsls	r2, r3, #5
 800319a:	6a3b      	ldr	r3, [r7, #32]
 800319c:	4413      	add	r3, r2
 800319e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031a2:	461a      	mov	r2, r3
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	212c      	movs	r1, #44	; 0x2c
 80031ae:	fb01 f303 	mul.w	r3, r1, r3
 80031b2:	4413      	add	r3, r2
 80031b4:	3354      	adds	r3, #84	; 0x54
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	f083 0301 	eor.w	r3, r3, #1
 80031bc:	b2d8      	uxtb	r0, r3
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	212c      	movs	r1, #44	; 0x2c
 80031c4:	fb01 f303 	mul.w	r3, r1, r3
 80031c8:	4413      	add	r3, r2
 80031ca:	3354      	adds	r3, #84	; 0x54
 80031cc:	4602      	mov	r2, r0
 80031ce:	701a      	strb	r2, [r3, #0]
      break;
 80031d0:	e00b      	b.n	80031ea <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	212c      	movs	r1, #44	; 0x2c
 80031d8:	fb01 f303 	mul.w	r3, r1, r3
 80031dc:	4413      	add	r3, r2
 80031de:	3360      	adds	r3, #96	; 0x60
 80031e0:	2204      	movs	r2, #4
 80031e2:	701a      	strb	r2, [r3, #0]
      break;
 80031e4:	e001      	b.n	80031ea <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80031e6:	bf00      	nop
 80031e8:	e000      	b.n	80031ec <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80031ea:	bf00      	nop
  }
}
 80031ec:	bf00      	nop
 80031ee:	3728      	adds	r7, #40	; 0x28
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003220:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	2b02      	cmp	r3, #2
 800322a:	d10b      	bne.n	8003244 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	2b01      	cmp	r3, #1
 8003234:	d102      	bne.n	800323c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f005 f8bc 	bl	80083b4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	f043 0302 	orr.w	r3, r3, #2
 8003242:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b08      	cmp	r3, #8
 800324c:	d132      	bne.n	80032b4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	f043 0308 	orr.w	r3, r3, #8
 8003254:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	f003 0304 	and.w	r3, r3, #4
 800325c:	2b04      	cmp	r3, #4
 800325e:	d126      	bne.n	80032ae <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	2b02      	cmp	r3, #2
 8003266:	d113      	bne.n	8003290 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800326e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003272:	d106      	bne.n	8003282 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2102      	movs	r1, #2
 800327a:	4618      	mov	r0, r3
 800327c:	f002 fbd2 	bl	8005a24 <USB_InitFSLSPClkSel>
 8003280:	e011      	b.n	80032a6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2101      	movs	r1, #1
 8003288:	4618      	mov	r0, r3
 800328a:	f002 fbcb 	bl	8005a24 <USB_InitFSLSPClkSel>
 800328e:	e00a      	b.n	80032a6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d106      	bne.n	80032a6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800329e:	461a      	mov	r2, r3
 80032a0:	f64e 2360 	movw	r3, #60000	; 0xea60
 80032a4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f005 f8ae 	bl	8008408 <HAL_HCD_PortEnabled_Callback>
 80032ac:	e002      	b.n	80032b4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f005 f8b8 	bl	8008424 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f003 0320 	and.w	r3, r3, #32
 80032ba:	2b20      	cmp	r3, #32
 80032bc:	d103      	bne.n	80032c6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	f043 0320 	orr.w	r3, r3, #32
 80032c4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80032cc:	461a      	mov	r2, r3
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	6013      	str	r3, [r2, #0]
}
 80032d2:	bf00      	nop
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
	...

080032dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e1be      	b.n	800366c <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a9f      	ldr	r2, [pc, #636]	; (8003570 <HAL_I2C_Init+0x294>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d00e      	beq.n	8003316 <HAL_I2C_Init+0x3a>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a9d      	ldr	r2, [pc, #628]	; (8003574 <HAL_I2C_Init+0x298>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d009      	beq.n	8003316 <HAL_I2C_Init+0x3a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a9c      	ldr	r2, [pc, #624]	; (8003578 <HAL_I2C_Init+0x29c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d004      	beq.n	8003316 <HAL_I2C_Init+0x3a>
 800330c:	f240 11bf 	movw	r1, #447	; 0x1bf
 8003310:	489a      	ldr	r0, [pc, #616]	; (800357c <HAL_I2C_Init+0x2a0>)
 8003312:	f7fd fc6c 	bl	8000bee <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d004      	beq.n	8003328 <HAL_I2C_Init+0x4c>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	4a97      	ldr	r2, [pc, #604]	; (8003580 <HAL_I2C_Init+0x2a4>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d904      	bls.n	8003332 <HAL_I2C_Init+0x56>
 8003328:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800332c:	4893      	ldr	r0, [pc, #588]	; (800357c <HAL_I2C_Init+0x2a0>)
 800332e:	f7fd fc5e 	bl	8000bee <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d009      	beq.n	800334e <HAL_I2C_Init+0x72>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003342:	d004      	beq.n	800334e <HAL_I2C_Init+0x72>
 8003344:	f240 11c1 	movw	r1, #449	; 0x1c1
 8003348:	488c      	ldr	r0, [pc, #560]	; (800357c <HAL_I2C_Init+0x2a0>)
 800334a:	f7fd fc50 	bl	8000bee <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003356:	f023 0303 	bic.w	r3, r3, #3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d004      	beq.n	8003368 <HAL_I2C_Init+0x8c>
 800335e:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8003362:	4886      	ldr	r0, [pc, #536]	; (800357c <HAL_I2C_Init+0x2a0>)
 8003364:	f7fd fc43 	bl	8000bee <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003370:	d009      	beq.n	8003386 <HAL_I2C_Init+0xaa>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800337a:	d004      	beq.n	8003386 <HAL_I2C_Init+0xaa>
 800337c:	f240 11c3 	movw	r1, #451	; 0x1c3
 8003380:	487e      	ldr	r0, [pc, #504]	; (800357c <HAL_I2C_Init+0x2a0>)
 8003382:	f7fd fc34 	bl	8000bee <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d008      	beq.n	80033a0 <HAL_I2C_Init+0xc4>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d004      	beq.n	80033a0 <HAL_I2C_Init+0xc4>
 8003396:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 800339a:	4878      	ldr	r0, [pc, #480]	; (800357c <HAL_I2C_Init+0x2a0>)
 800339c:	f7fd fc27 	bl	8000bee <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d004      	beq.n	80033b6 <HAL_I2C_Init+0xda>
 80033ac:	f240 11c5 	movw	r1, #453	; 0x1c5
 80033b0:	4872      	ldr	r0, [pc, #456]	; (800357c <HAL_I2C_Init+0x2a0>)
 80033b2:	f7fd fc1c 	bl	8000bee <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69db      	ldr	r3, [r3, #28]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d008      	beq.n	80033d0 <HAL_I2C_Init+0xf4>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	69db      	ldr	r3, [r3, #28]
 80033c2:	2b40      	cmp	r3, #64	; 0x40
 80033c4:	d004      	beq.n	80033d0 <HAL_I2C_Init+0xf4>
 80033c6:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 80033ca:	486c      	ldr	r0, [pc, #432]	; (800357c <HAL_I2C_Init+0x2a0>)
 80033cc:	f7fd fc0f 	bl	8000bee <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d008      	beq.n	80033ea <HAL_I2C_Init+0x10e>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	2b80      	cmp	r3, #128	; 0x80
 80033de:	d004      	beq.n	80033ea <HAL_I2C_Init+0x10e>
 80033e0:	f240 11c7 	movw	r1, #455	; 0x1c7
 80033e4:	4865      	ldr	r0, [pc, #404]	; (800357c <HAL_I2C_Init+0x2a0>)
 80033e6:	f7fd fc02 	bl	8000bee <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d106      	bne.n	8003404 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f7fd f96e 	bl	80006e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2224      	movs	r2, #36	; 0x24
 8003408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 0201 	bic.w	r2, r2, #1
 800341a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800342a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800343a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800343c:	f001 fc1c 	bl	8004c78 <HAL_RCC_GetPCLK1Freq>
 8003440:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	4a4f      	ldr	r2, [pc, #316]	; (8003584 <HAL_I2C_Init+0x2a8>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d807      	bhi.n	800345c <HAL_I2C_Init+0x180>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	4a4e      	ldr	r2, [pc, #312]	; (8003588 <HAL_I2C_Init+0x2ac>)
 8003450:	4293      	cmp	r3, r2
 8003452:	bf94      	ite	ls
 8003454:	2301      	movls	r3, #1
 8003456:	2300      	movhi	r3, #0
 8003458:	b2db      	uxtb	r3, r3
 800345a:	e006      	b.n	800346a <HAL_I2C_Init+0x18e>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	4a4b      	ldr	r2, [pc, #300]	; (800358c <HAL_I2C_Init+0x2b0>)
 8003460:	4293      	cmp	r3, r2
 8003462:	bf94      	ite	ls
 8003464:	2301      	movls	r3, #1
 8003466:	2300      	movhi	r3, #0
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e0fc      	b.n	800366c <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	4a46      	ldr	r2, [pc, #280]	; (8003590 <HAL_I2C_Init+0x2b4>)
 8003476:	fba2 2303 	umull	r2, r3, r2, r3
 800347a:	0c9b      	lsrs	r3, r3, #18
 800347c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68ba      	ldr	r2, [r7, #8]
 800348e:	430a      	orrs	r2, r1
 8003490:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	6a1b      	ldr	r3, [r3, #32]
 8003498:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	4a38      	ldr	r2, [pc, #224]	; (8003584 <HAL_I2C_Init+0x2a8>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d802      	bhi.n	80034ac <HAL_I2C_Init+0x1d0>
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	3301      	adds	r3, #1
 80034aa:	e009      	b.n	80034c0 <HAL_I2C_Init+0x1e4>
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80034b2:	fb02 f303 	mul.w	r3, r2, r3
 80034b6:	4a37      	ldr	r2, [pc, #220]	; (8003594 <HAL_I2C_Init+0x2b8>)
 80034b8:	fba2 2303 	umull	r2, r3, r2, r3
 80034bc:	099b      	lsrs	r3, r3, #6
 80034be:	3301      	adds	r3, #1
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6812      	ldr	r2, [r2, #0]
 80034c4:	430b      	orrs	r3, r1
 80034c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	69db      	ldr	r3, [r3, #28]
 80034ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80034d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	492a      	ldr	r1, [pc, #168]	; (8003584 <HAL_I2C_Init+0x2a8>)
 80034dc:	428b      	cmp	r3, r1
 80034de:	d819      	bhi.n	8003514 <HAL_I2C_Init+0x238>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	1e59      	subs	r1, r3, #1
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80034ee:	1c59      	adds	r1, r3, #1
 80034f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80034f4:	400b      	ands	r3, r1
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00a      	beq.n	8003510 <HAL_I2C_Init+0x234>
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	1e59      	subs	r1, r3, #1
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	fbb1 f3f3 	udiv	r3, r1, r3
 8003508:	3301      	adds	r3, #1
 800350a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800350e:	e066      	b.n	80035de <HAL_I2C_Init+0x302>
 8003510:	2304      	movs	r3, #4
 8003512:	e064      	b.n	80035de <HAL_I2C_Init+0x302>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d111      	bne.n	8003540 <HAL_I2C_Init+0x264>
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	1e58      	subs	r0, r3, #1
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6859      	ldr	r1, [r3, #4]
 8003524:	460b      	mov	r3, r1
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	440b      	add	r3, r1
 800352a:	fbb0 f3f3 	udiv	r3, r0, r3
 800352e:	3301      	adds	r3, #1
 8003530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003534:	2b00      	cmp	r3, #0
 8003536:	bf0c      	ite	eq
 8003538:	2301      	moveq	r3, #1
 800353a:	2300      	movne	r3, #0
 800353c:	b2db      	uxtb	r3, r3
 800353e:	e012      	b.n	8003566 <HAL_I2C_Init+0x28a>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	1e58      	subs	r0, r3, #1
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6859      	ldr	r1, [r3, #4]
 8003548:	460b      	mov	r3, r1
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	440b      	add	r3, r1
 800354e:	0099      	lsls	r1, r3, #2
 8003550:	440b      	add	r3, r1
 8003552:	fbb0 f3f3 	udiv	r3, r0, r3
 8003556:	3301      	adds	r3, #1
 8003558:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800355c:	2b00      	cmp	r3, #0
 800355e:	bf0c      	ite	eq
 8003560:	2301      	moveq	r3, #1
 8003562:	2300      	movne	r3, #0
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d016      	beq.n	8003598 <HAL_I2C_Init+0x2bc>
 800356a:	2301      	movs	r3, #1
 800356c:	e037      	b.n	80035de <HAL_I2C_Init+0x302>
 800356e:	bf00      	nop
 8003570:	40005400 	.word	0x40005400
 8003574:	40005800 	.word	0x40005800
 8003578:	40005c00 	.word	0x40005c00
 800357c:	08008b04 	.word	0x08008b04
 8003580:	00061a80 	.word	0x00061a80
 8003584:	000186a0 	.word	0x000186a0
 8003588:	001e847f 	.word	0x001e847f
 800358c:	003d08ff 	.word	0x003d08ff
 8003590:	431bde83 	.word	0x431bde83
 8003594:	10624dd3 	.word	0x10624dd3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d10e      	bne.n	80035be <HAL_I2C_Init+0x2e2>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	1e58      	subs	r0, r3, #1
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6859      	ldr	r1, [r3, #4]
 80035a8:	460b      	mov	r3, r1
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	440b      	add	r3, r1
 80035ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80035b2:	3301      	adds	r3, #1
 80035b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035bc:	e00f      	b.n	80035de <HAL_I2C_Init+0x302>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	1e58      	subs	r0, r3, #1
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6859      	ldr	r1, [r3, #4]
 80035c6:	460b      	mov	r3, r1
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	440b      	add	r3, r1
 80035cc:	0099      	lsls	r1, r3, #2
 80035ce:	440b      	add	r3, r1
 80035d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80035d4:	3301      	adds	r3, #1
 80035d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035de:	6879      	ldr	r1, [r7, #4]
 80035e0:	6809      	ldr	r1, [r1, #0]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	69da      	ldr	r2, [r3, #28]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a1b      	ldr	r3, [r3, #32]
 80035f8:	431a      	orrs	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800360c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	6911      	ldr	r1, [r2, #16]
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	68d2      	ldr	r2, [r2, #12]
 8003618:	4311      	orrs	r1, r2
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6812      	ldr	r2, [r2, #0]
 800361e:	430b      	orrs	r3, r1
 8003620:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	695a      	ldr	r2, [r3, #20]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	431a      	orrs	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	430a      	orrs	r2, r1
 800363c:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f042 0201 	orr.w	r2, r2, #1
 800364c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2220      	movs	r2, #32
 8003658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2200      	movs	r2, #0
 8003666:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3710      	adds	r7, #16
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d101      	bne.n	8003686 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e1e7      	b.n	8003a56 <HAL_I2S_Init+0x3e2>
  }

  /* Check the I2S parameters */
  assert_param(IS_I2S_ALL_INSTANCE(hi2s->Instance));
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a9b      	ldr	r2, [pc, #620]	; (80038f8 <HAL_I2S_Init+0x284>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d018      	beq.n	80036c2 <HAL_I2S_Init+0x4e>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a99      	ldr	r2, [pc, #612]	; (80038fc <HAL_I2S_Init+0x288>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d013      	beq.n	80036c2 <HAL_I2S_Init+0x4e>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a98      	ldr	r2, [pc, #608]	; (8003900 <HAL_I2S_Init+0x28c>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d00e      	beq.n	80036c2 <HAL_I2S_Init+0x4e>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a96      	ldr	r2, [pc, #600]	; (8003904 <HAL_I2S_Init+0x290>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d009      	beq.n	80036c2 <HAL_I2S_Init+0x4e>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a95      	ldr	r2, [pc, #596]	; (8003908 <HAL_I2S_Init+0x294>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d004      	beq.n	80036c2 <HAL_I2S_Init+0x4e>
 80036b8:	f240 111b 	movw	r1, #283	; 0x11b
 80036bc:	4893      	ldr	r0, [pc, #588]	; (800390c <HAL_I2S_Init+0x298>)
 80036be:	f7fd fa96 	bl	8000bee <assert_failed>
  assert_param(IS_I2S_MODE(hi2s->Init.Mode));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d013      	beq.n	80036f2 <HAL_I2S_Init+0x7e>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036d2:	d00e      	beq.n	80036f2 <HAL_I2S_Init+0x7e>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036dc:	d009      	beq.n	80036f2 <HAL_I2S_Init+0x7e>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036e6:	d004      	beq.n	80036f2 <HAL_I2S_Init+0x7e>
 80036e8:	f44f 718e 	mov.w	r1, #284	; 0x11c
 80036ec:	4887      	ldr	r0, [pc, #540]	; (800390c <HAL_I2S_Init+0x298>)
 80036ee:	f7fd fa7e 	bl	8000bee <assert_failed>
  assert_param(IS_I2S_STANDARD(hi2s->Init.Standard));
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d014      	beq.n	8003724 <HAL_I2S_Init+0xb0>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	2b10      	cmp	r3, #16
 8003700:	d010      	beq.n	8003724 <HAL_I2S_Init+0xb0>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	2b20      	cmp	r3, #32
 8003708:	d00c      	beq.n	8003724 <HAL_I2S_Init+0xb0>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	2b30      	cmp	r3, #48	; 0x30
 8003710:	d008      	beq.n	8003724 <HAL_I2S_Init+0xb0>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	2bb0      	cmp	r3, #176	; 0xb0
 8003718:	d004      	beq.n	8003724 <HAL_I2S_Init+0xb0>
 800371a:	f240 111d 	movw	r1, #285	; 0x11d
 800371e:	487b      	ldr	r0, [pc, #492]	; (800390c <HAL_I2S_Init+0x298>)
 8003720:	f7fd fa65 	bl	8000bee <assert_failed>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d010      	beq.n	800374e <HAL_I2S_Init+0xda>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d00c      	beq.n	800374e <HAL_I2S_Init+0xda>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	2b03      	cmp	r3, #3
 800373a:	d008      	beq.n	800374e <HAL_I2S_Init+0xda>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	2b05      	cmp	r3, #5
 8003742:	d004      	beq.n	800374e <HAL_I2S_Init+0xda>
 8003744:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8003748:	4870      	ldr	r0, [pc, #448]	; (800390c <HAL_I2S_Init+0x298>)
 800374a:	f7fd fa50 	bl	8000bee <assert_failed>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003756:	d008      	beq.n	800376a <HAL_I2S_Init+0xf6>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d004      	beq.n	800376a <HAL_I2S_Init+0xf6>
 8003760:	f240 111f 	movw	r1, #287	; 0x11f
 8003764:	4869      	ldr	r0, [pc, #420]	; (800390c <HAL_I2S_Init+0x298>)
 8003766:	f7fd fa42 	bl	8000bee <assert_failed>
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8003772:	d304      	bcc.n	800377e <HAL_I2S_Init+0x10a>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	4a65      	ldr	r2, [pc, #404]	; (8003910 <HAL_I2S_Init+0x29c>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d908      	bls.n	8003790 <HAL_I2S_Init+0x11c>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	2b02      	cmp	r3, #2
 8003784:	d004      	beq.n	8003790 <HAL_I2S_Init+0x11c>
 8003786:	f44f 7190 	mov.w	r1, #288	; 0x120
 800378a:	4860      	ldr	r0, [pc, #384]	; (800390c <HAL_I2S_Init+0x298>)
 800378c:	f7fd fa2f 	bl	8000bee <assert_failed>
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d008      	beq.n	80037aa <HAL_I2S_Init+0x136>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	2b08      	cmp	r3, #8
 800379e:	d004      	beq.n	80037aa <HAL_I2S_Init+0x136>
 80037a0:	f240 1121 	movw	r1, #289	; 0x121
 80037a4:	4859      	ldr	r0, [pc, #356]	; (800390c <HAL_I2S_Init+0x298>)
 80037a6:	f7fd fa22 	bl	8000bee <assert_failed>
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d008      	beq.n	80037c4 <HAL_I2S_Init+0x150>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d004      	beq.n	80037c4 <HAL_I2S_Init+0x150>
 80037ba:	f44f 7191 	mov.w	r1, #290	; 0x122
 80037be:	4853      	ldr	r0, [pc, #332]	; (800390c <HAL_I2S_Init+0x298>)
 80037c0:	f7fd fa15 	bl	8000bee <assert_failed>

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d109      	bne.n	80037e4 <HAL_I2S_Init+0x170>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a4e      	ldr	r2, [pc, #312]	; (8003914 <HAL_I2S_Init+0x2a0>)
 80037dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7fd f824 	bl	800082c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2202      	movs	r2, #2
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	69db      	ldr	r3, [r3, #28]
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	6812      	ldr	r2, [r2, #0]
 80037f6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80037fa:	f023 030f 	bic.w	r3, r3, #15
 80037fe:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2202      	movs	r2, #2
 8003806:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	2b02      	cmp	r3, #2
 800380e:	d060      	beq.n	80038d2 <HAL_I2S_Init+0x25e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d102      	bne.n	800381e <HAL_I2S_Init+0x1aa>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003818:	2310      	movs	r3, #16
 800381a:	617b      	str	r3, [r7, #20]
 800381c:	e001      	b.n	8003822 <HAL_I2S_Init+0x1ae>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800381e:	2320      	movs	r3, #32
 8003820:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	2b20      	cmp	r3, #32
 8003828:	d802      	bhi.n	8003830 <HAL_I2S_Init+0x1bc>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003830:	2001      	movs	r0, #1
 8003832:	f001 fc49 	bl	80050c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003836:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003840:	d125      	bne.n	800388e <HAL_I2S_Init+0x21a>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d010      	beq.n	800386c <HAL_I2S_Init+0x1f8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	fbb2 f2f3 	udiv	r2, r2, r3
 8003854:	4613      	mov	r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	4413      	add	r3, r2
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	461a      	mov	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	fbb2 f3f3 	udiv	r3, r2, r3
 8003866:	3305      	adds	r3, #5
 8003868:	613b      	str	r3, [r7, #16]
 800386a:	e01f      	b.n	80038ac <HAL_I2S_Init+0x238>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	fbb2 f2f3 	udiv	r2, r2, r3
 8003876:	4613      	mov	r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	4413      	add	r3, r2
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	461a      	mov	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	fbb2 f3f3 	udiv	r3, r2, r3
 8003888:	3305      	adds	r3, #5
 800388a:	613b      	str	r3, [r7, #16]
 800388c:	e00e      	b.n	80038ac <HAL_I2S_Init+0x238>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	fbb2 f2f3 	udiv	r2, r2, r3
 8003896:	4613      	mov	r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	4413      	add	r3, r2
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	461a      	mov	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a8:	3305      	adds	r3, #5
 80038aa:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	4a1a      	ldr	r2, [pc, #104]	; (8003918 <HAL_I2S_Init+0x2a4>)
 80038b0:	fba2 2303 	umull	r2, r3, r2, r3
 80038b4:	08db      	lsrs	r3, r3, #3
 80038b6:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	085b      	lsrs	r3, r3, #1
 80038c8:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	021b      	lsls	r3, r3, #8
 80038ce:	61bb      	str	r3, [r7, #24]
 80038d0:	e003      	b.n	80038da <HAL_I2S_Init+0x266>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80038d2:	2302      	movs	r3, #2
 80038d4:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80038d6:	2300      	movs	r3, #0
 80038d8:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d902      	bls.n	80038e6 <HAL_I2S_Init+0x272>
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	2bff      	cmp	r3, #255	; 0xff
 80038e4:	d91a      	bls.n	800391c <HAL_I2S_Init+0x2a8>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ea:	f043 0210 	orr.w	r2, r3, #16
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e0af      	b.n	8003a56 <HAL_I2S_Init+0x3e2>
 80038f6:	bf00      	nop
 80038f8:	40013000 	.word	0x40013000
 80038fc:	40003800 	.word	0x40003800
 8003900:	40003c00 	.word	0x40003c00
 8003904:	40013400 	.word	0x40013400
 8003908:	40015000 	.word	0x40015000
 800390c:	08008b3c 	.word	0x08008b3c
 8003910:	0002ee00 	.word	0x0002ee00
 8003914:	08003b67 	.word	0x08003b67
 8003918:	cccccccd 	.word	0xcccccccd
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	691a      	ldr	r2, [r3, #16]
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	ea42 0103 	orr.w	r1, r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	69fa      	ldr	r2, [r7, #28]
 800392c:	430a      	orrs	r2, r1
 800392e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800393a:	f023 030f 	bic.w	r3, r3, #15
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6851      	ldr	r1, [r2, #4]
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	6892      	ldr	r2, [r2, #8]
 8003946:	4311      	orrs	r1, r2
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	68d2      	ldr	r2, [r2, #12]
 800394c:	4311      	orrs	r1, r2
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6992      	ldr	r2, [r2, #24]
 8003952:	430a      	orrs	r2, r1
 8003954:	431a      	orrs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800395e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_ASTRTEN */

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d008      	beq.n	800397a <HAL_I2S_Init+0x306>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d004      	beq.n	800397a <HAL_I2S_Init+0x306>
 8003970:	f240 11bd 	movw	r1, #445	; 0x1bd
 8003974:	483a      	ldr	r0, [pc, #232]	; (8003a60 <HAL_I2S_Init+0x3ec>)
 8003976:	f7fd f93a 	bl	8000bee <assert_failed>

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d161      	bne.n	8003a46 <HAL_I2S_Init+0x3d2>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a37      	ldr	r2, [pc, #220]	; (8003a64 <HAL_I2S_Init+0x3f0>)
 8003986:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a36      	ldr	r2, [pc, #216]	; (8003a68 <HAL_I2S_Init+0x3f4>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d101      	bne.n	8003996 <HAL_I2S_Init+0x322>
 8003992:	4b36      	ldr	r3, [pc, #216]	; (8003a6c <HAL_I2S_Init+0x3f8>)
 8003994:	e001      	b.n	800399a <HAL_I2S_Init+0x326>
 8003996:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800399a:	69db      	ldr	r3, [r3, #28]
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6812      	ldr	r2, [r2, #0]
 80039a0:	4931      	ldr	r1, [pc, #196]	; (8003a68 <HAL_I2S_Init+0x3f4>)
 80039a2:	428a      	cmp	r2, r1
 80039a4:	d101      	bne.n	80039aa <HAL_I2S_Init+0x336>
 80039a6:	4a31      	ldr	r2, [pc, #196]	; (8003a6c <HAL_I2S_Init+0x3f8>)
 80039a8:	e001      	b.n	80039ae <HAL_I2S_Init+0x33a>
 80039aa:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80039ae:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80039b2:	f023 030f 	bic.w	r3, r3, #15
 80039b6:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a2a      	ldr	r2, [pc, #168]	; (8003a68 <HAL_I2S_Init+0x3f4>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d101      	bne.n	80039c6 <HAL_I2S_Init+0x352>
 80039c2:	4b2a      	ldr	r3, [pc, #168]	; (8003a6c <HAL_I2S_Init+0x3f8>)
 80039c4:	e001      	b.n	80039ca <HAL_I2S_Init+0x356>
 80039c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039ca:	2202      	movs	r2, #2
 80039cc:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a25      	ldr	r2, [pc, #148]	; (8003a68 <HAL_I2S_Init+0x3f4>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d101      	bne.n	80039dc <HAL_I2S_Init+0x368>
 80039d8:	4b24      	ldr	r3, [pc, #144]	; (8003a6c <HAL_I2S_Init+0x3f8>)
 80039da:	e001      	b.n	80039e0 <HAL_I2S_Init+0x36c>
 80039dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039ec:	d003      	beq.n	80039f6 <HAL_I2S_Init+0x382>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d103      	bne.n	80039fe <HAL_I2S_Init+0x38a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80039f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039fa:	613b      	str	r3, [r7, #16]
 80039fc:	e001      	b.n	8003a02 <HAL_I2S_Init+0x38e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80039fe:	2300      	movs	r3, #0
 8003a00:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a16:	4313      	orrs	r3, r2
 8003a18:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a20:	4313      	orrs	r3, r2
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	897b      	ldrh	r3, [r7, #10]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a2e:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a0c      	ldr	r2, [pc, #48]	; (8003a68 <HAL_I2S_Init+0x3f4>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d101      	bne.n	8003a3e <HAL_I2S_Init+0x3ca>
 8003a3a:	4b0c      	ldr	r3, [pc, #48]	; (8003a6c <HAL_I2S_Init+0x3f8>)
 8003a3c:	e001      	b.n	8003a42 <HAL_I2S_Init+0x3ce>
 8003a3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a42:	897a      	ldrh	r2, [r7, #10]
 8003a44:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3720      	adds	r7, #32
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	08008b3c 	.word	0x08008b3c
 8003a64:	08003c7d 	.word	0x08003c7d
 8003a68:	40003800 	.word	0x40003800
 8003a6c:	40003400 	.word	0x40003400

08003a70 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003a78:	bf00      	nop
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003a8c:	bf00      	nop
 8003a8e:	370c      	adds	r7, #12
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003aa0:	bf00      	nop
 8003aa2:	370c      	adds	r7, #12
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab8:	881a      	ldrh	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac4:	1c9a      	adds	r2, r3, #2
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10e      	bne.n	8003b00 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003af0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2201      	movs	r2, #1
 8003af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f7ff ffb8 	bl	8003a70 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003b00:	bf00      	nop
 8003b02:	3708      	adds	r7, #8
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1a:	b292      	uxth	r2, r2
 8003b1c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b22:	1c9a      	adds	r2, r3, #2
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10e      	bne.n	8003b5e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	685a      	ldr	r2, [r3, #4]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003b4e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f7ff ff93 	bl	8003a84 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003b5e:	bf00      	nop
 8003b60:	3708      	adds	r7, #8
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003b66:	b580      	push	{r7, lr}
 8003b68:	b086      	sub	sp, #24
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	d13a      	bne.n	8003bf8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d109      	bne.n	8003ba0 <I2S_IRQHandler+0x3a>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b96:	2b40      	cmp	r3, #64	; 0x40
 8003b98:	d102      	bne.n	8003ba0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7ff ffb4 	bl	8003b08 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba6:	2b40      	cmp	r3, #64	; 0x40
 8003ba8:	d126      	bne.n	8003bf8 <I2S_IRQHandler+0x92>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f003 0320 	and.w	r3, r3, #32
 8003bb4:	2b20      	cmp	r3, #32
 8003bb6:	d11f      	bne.n	8003bf8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003bc6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003bc8:	2300      	movs	r3, #0
 8003bca:	613b      	str	r3, [r7, #16]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	613b      	str	r3, [r7, #16]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	613b      	str	r3, [r7, #16]
 8003bdc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bea:	f043 0202 	orr.w	r2, r3, #2
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f7ff ff50 	bl	8003a98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d136      	bne.n	8003c72 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d109      	bne.n	8003c22 <I2S_IRQHandler+0xbc>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c18:	2b80      	cmp	r3, #128	; 0x80
 8003c1a:	d102      	bne.n	8003c22 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f7ff ff45 	bl	8003aac <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f003 0308 	and.w	r3, r3, #8
 8003c28:	2b08      	cmp	r3, #8
 8003c2a:	d122      	bne.n	8003c72 <I2S_IRQHandler+0x10c>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f003 0320 	and.w	r3, r3, #32
 8003c36:	2b20      	cmp	r3, #32
 8003c38:	d11b      	bne.n	8003c72 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003c48:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	60fb      	str	r3, [r7, #12]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c64:	f043 0204 	orr.w	r2, r3, #4
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f7ff ff13 	bl	8003a98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c72:	bf00      	nop
 8003c74:	3718      	adds	r7, #24
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
	...

08003c7c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b088      	sub	sp, #32
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4aa2      	ldr	r2, [pc, #648]	; (8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d101      	bne.n	8003c9a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003c96:	4ba2      	ldr	r3, [pc, #648]	; (8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003c98:	e001      	b.n	8003c9e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003c9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a9b      	ldr	r2, [pc, #620]	; (8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d101      	bne.n	8003cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003cb4:	4b9a      	ldr	r3, [pc, #616]	; (8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003cb6:	e001      	b.n	8003cbc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003cb8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cc8:	d004      	beq.n	8003cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	f040 8099 	bne.w	8003e06 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d107      	bne.n	8003cee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d002      	beq.n	8003cee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 f925 	bl	8003f38 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	f003 0301 	and.w	r3, r3, #1
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d107      	bne.n	8003d08 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d002      	beq.n	8003d08 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f9c8 	bl	8004098 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d0e:	2b40      	cmp	r3, #64	; 0x40
 8003d10:	d13a      	bne.n	8003d88 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	f003 0320 	and.w	r3, r3, #32
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d035      	beq.n	8003d88 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a7e      	ldr	r2, [pc, #504]	; (8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d101      	bne.n	8003d2a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003d26:	4b7e      	ldr	r3, [pc, #504]	; (8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003d28:	e001      	b.n	8003d2e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003d2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4979      	ldr	r1, [pc, #484]	; (8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003d36:	428b      	cmp	r3, r1
 8003d38:	d101      	bne.n	8003d3e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003d3a:	4b79      	ldr	r3, [pc, #484]	; (8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003d3c:	e001      	b.n	8003d42 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003d3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d42:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003d46:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	685a      	ldr	r2, [r3, #4]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003d56:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	60fb      	str	r3, [r7, #12]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7a:	f043 0202 	orr.w	r2, r3, #2
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7ff fe88 	bl	8003a98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	2b08      	cmp	r3, #8
 8003d90:	f040 80be 	bne.w	8003f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	f003 0320 	and.w	r3, r3, #32
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f000 80b8 	beq.w	8003f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003dae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a59      	ldr	r2, [pc, #356]	; (8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d101      	bne.n	8003dbe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003dba:	4b59      	ldr	r3, [pc, #356]	; (8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003dbc:	e001      	b.n	8003dc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003dbe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003dc2:	685a      	ldr	r2, [r3, #4]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4954      	ldr	r1, [pc, #336]	; (8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003dca:	428b      	cmp	r3, r1
 8003dcc:	d101      	bne.n	8003dd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003dce:	4b54      	ldr	r3, [pc, #336]	; (8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003dd0:	e001      	b.n	8003dd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003dd2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003dd6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003dda:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003ddc:	2300      	movs	r3, #0
 8003dde:	60bb      	str	r3, [r7, #8]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	60bb      	str	r3, [r7, #8]
 8003de8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df6:	f043 0204 	orr.w	r2, r3, #4
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7ff fe4a 	bl	8003a98 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e04:	e084      	b.n	8003f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	f003 0302 	and.w	r3, r3, #2
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d107      	bne.n	8003e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d002      	beq.n	8003e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f8be 	bl	8003f9c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d107      	bne.n	8003e3a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d002      	beq.n	8003e3a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f000 f8fd 	bl	8004034 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e40:	2b40      	cmp	r3, #64	; 0x40
 8003e42:	d12f      	bne.n	8003ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	f003 0320 	and.w	r3, r3, #32
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d02a      	beq.n	8003ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003e5c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a2e      	ldr	r2, [pc, #184]	; (8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d101      	bne.n	8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003e68:	4b2d      	ldr	r3, [pc, #180]	; (8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003e6a:	e001      	b.n	8003e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003e6c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4929      	ldr	r1, [pc, #164]	; (8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003e78:	428b      	cmp	r3, r1
 8003e7a:	d101      	bne.n	8003e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003e7c:	4b28      	ldr	r3, [pc, #160]	; (8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003e7e:	e001      	b.n	8003e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003e80:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e84:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e88:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e96:	f043 0202 	orr.w	r2, r3, #2
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f7ff fdfa 	bl	8003a98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	f003 0308 	and.w	r3, r3, #8
 8003eaa:	2b08      	cmp	r3, #8
 8003eac:	d131      	bne.n	8003f12 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	f003 0320 	and.w	r3, r3, #32
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d02c      	beq.n	8003f12 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a17      	ldr	r2, [pc, #92]	; (8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d101      	bne.n	8003ec6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003ec2:	4b17      	ldr	r3, [pc, #92]	; (8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003ec4:	e001      	b.n	8003eca <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003ec6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003eca:	685a      	ldr	r2, [r3, #4]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4912      	ldr	r1, [pc, #72]	; (8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003ed2:	428b      	cmp	r3, r1
 8003ed4:	d101      	bne.n	8003eda <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8003ed6:	4b12      	ldr	r3, [pc, #72]	; (8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003ed8:	e001      	b.n	8003ede <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8003eda:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ede:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ee2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ef2:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f00:	f043 0204 	orr.w	r2, r3, #4
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f7ff fdc5 	bl	8003a98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f0e:	e000      	b.n	8003f12 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f10:	bf00      	nop
}
 8003f12:	bf00      	nop
 8003f14:	3720      	adds	r7, #32
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40003800 	.word	0x40003800
 8003f20:	40003400 	.word	0x40003400

08003f24 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f44:	1c99      	adds	r1, r3, #2
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	6251      	str	r1, [r2, #36]	; 0x24
 8003f4a:	881a      	ldrh	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d113      	bne.n	8003f92 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f78:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d106      	bne.n	8003f92 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f7ff ffc9 	bl	8003f24 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f92:	bf00      	nop
 8003f94:	3708      	adds	r7, #8
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
	...

08003f9c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa8:	1c99      	adds	r1, r3, #2
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	6251      	str	r1, [r2, #36]	; 0x24
 8003fae:	8819      	ldrh	r1, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a1d      	ldr	r2, [pc, #116]	; (800402c <I2SEx_TxISR_I2SExt+0x90>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d101      	bne.n	8003fbe <I2SEx_TxISR_I2SExt+0x22>
 8003fba:	4b1d      	ldr	r3, [pc, #116]	; (8004030 <I2SEx_TxISR_I2SExt+0x94>)
 8003fbc:	e001      	b.n	8003fc2 <I2SEx_TxISR_I2SExt+0x26>
 8003fbe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fc2:	460a      	mov	r2, r1
 8003fc4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	b29a      	uxth	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d121      	bne.n	8004022 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a12      	ldr	r2, [pc, #72]	; (800402c <I2SEx_TxISR_I2SExt+0x90>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d101      	bne.n	8003fec <I2SEx_TxISR_I2SExt+0x50>
 8003fe8:	4b11      	ldr	r3, [pc, #68]	; (8004030 <I2SEx_TxISR_I2SExt+0x94>)
 8003fea:	e001      	b.n	8003ff0 <I2SEx_TxISR_I2SExt+0x54>
 8003fec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ff0:	685a      	ldr	r2, [r3, #4]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	490d      	ldr	r1, [pc, #52]	; (800402c <I2SEx_TxISR_I2SExt+0x90>)
 8003ff8:	428b      	cmp	r3, r1
 8003ffa:	d101      	bne.n	8004000 <I2SEx_TxISR_I2SExt+0x64>
 8003ffc:	4b0c      	ldr	r3, [pc, #48]	; (8004030 <I2SEx_TxISR_I2SExt+0x94>)
 8003ffe:	e001      	b.n	8004004 <I2SEx_TxISR_I2SExt+0x68>
 8004000:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004004:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004008:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800400e:	b29b      	uxth	r3, r3
 8004010:	2b00      	cmp	r3, #0
 8004012:	d106      	bne.n	8004022 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f7ff ff81 	bl	8003f24 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004022:	bf00      	nop
 8004024:	3708      	adds	r7, #8
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	40003800 	.word	0x40003800
 8004030:	40003400 	.word	0x40003400

08004034 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68d8      	ldr	r0, [r3, #12]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004046:	1c99      	adds	r1, r3, #2
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800404c:	b282      	uxth	r2, r0
 800404e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004054:	b29b      	uxth	r3, r3
 8004056:	3b01      	subs	r3, #1
 8004058:	b29a      	uxth	r2, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004062:	b29b      	uxth	r3, r3
 8004064:	2b00      	cmp	r3, #0
 8004066:	d113      	bne.n	8004090 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004076:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800407c:	b29b      	uxth	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7ff ff4a 	bl	8003f24 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004090:	bf00      	nop
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}

08004098 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a20      	ldr	r2, [pc, #128]	; (8004128 <I2SEx_RxISR_I2SExt+0x90>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d101      	bne.n	80040ae <I2SEx_RxISR_I2SExt+0x16>
 80040aa:	4b20      	ldr	r3, [pc, #128]	; (800412c <I2SEx_RxISR_I2SExt+0x94>)
 80040ac:	e001      	b.n	80040b2 <I2SEx_RxISR_I2SExt+0x1a>
 80040ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040b2:	68d8      	ldr	r0, [r3, #12]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b8:	1c99      	adds	r1, r3, #2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80040be:	b282      	uxth	r2, r0
 80040c0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	3b01      	subs	r3, #1
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d121      	bne.n	800411e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a12      	ldr	r2, [pc, #72]	; (8004128 <I2SEx_RxISR_I2SExt+0x90>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d101      	bne.n	80040e8 <I2SEx_RxISR_I2SExt+0x50>
 80040e4:	4b11      	ldr	r3, [pc, #68]	; (800412c <I2SEx_RxISR_I2SExt+0x94>)
 80040e6:	e001      	b.n	80040ec <I2SEx_RxISR_I2SExt+0x54>
 80040e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	490d      	ldr	r1, [pc, #52]	; (8004128 <I2SEx_RxISR_I2SExt+0x90>)
 80040f4:	428b      	cmp	r3, r1
 80040f6:	d101      	bne.n	80040fc <I2SEx_RxISR_I2SExt+0x64>
 80040f8:	4b0c      	ldr	r3, [pc, #48]	; (800412c <I2SEx_RxISR_I2SExt+0x94>)
 80040fa:	e001      	b.n	8004100 <I2SEx_RxISR_I2SExt+0x68>
 80040fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004100:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004104:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800410a:	b29b      	uxth	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	d106      	bne.n	800411e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff ff03 	bl	8003f24 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800411e:	bf00      	nop
 8004120:	3708      	adds	r7, #8
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	40003800 	.word	0x40003800
 800412c:	40003400 	.word	0x40003400

08004130 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b086      	sub	sp, #24
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d101      	bne.n	8004142 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e316      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b0f      	cmp	r3, #15
 8004148:	d903      	bls.n	8004152 <HAL_RCC_OscConfig+0x22>
 800414a:	21e8      	movs	r1, #232	; 0xe8
 800414c:	48a3      	ldr	r0, [pc, #652]	; (80043dc <HAL_RCC_OscConfig+0x2ac>)
 800414e:	f7fc fd4e 	bl	8000bee <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b00      	cmp	r3, #0
 800415c:	f000 8088 	beq.w	8004270 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00d      	beq.n	8004184 <HAL_RCC_OscConfig+0x54>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004170:	d008      	beq.n	8004184 <HAL_RCC_OscConfig+0x54>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800417a:	d003      	beq.n	8004184 <HAL_RCC_OscConfig+0x54>
 800417c:	21ed      	movs	r1, #237	; 0xed
 800417e:	4897      	ldr	r0, [pc, #604]	; (80043dc <HAL_RCC_OscConfig+0x2ac>)
 8004180:	f7fc fd35 	bl	8000bee <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004184:	4b96      	ldr	r3, [pc, #600]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f003 030c 	and.w	r3, r3, #12
 800418c:	2b04      	cmp	r3, #4
 800418e:	d00c      	beq.n	80041aa <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004190:	4b93      	ldr	r3, [pc, #588]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004198:	2b08      	cmp	r3, #8
 800419a:	d112      	bne.n	80041c2 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800419c:	4b90      	ldr	r3, [pc, #576]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041a8:	d10b      	bne.n	80041c2 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041aa:	4b8d      	ldr	r3, [pc, #564]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d05b      	beq.n	800426e <HAL_RCC_OscConfig+0x13e>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d157      	bne.n	800426e <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e2d6      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041ca:	d106      	bne.n	80041da <HAL_RCC_OscConfig+0xaa>
 80041cc:	4b84      	ldr	r3, [pc, #528]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a83      	ldr	r2, [pc, #524]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80041d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041d6:	6013      	str	r3, [r2, #0]
 80041d8:	e01d      	b.n	8004216 <HAL_RCC_OscConfig+0xe6>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041e2:	d10c      	bne.n	80041fe <HAL_RCC_OscConfig+0xce>
 80041e4:	4b7e      	ldr	r3, [pc, #504]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a7d      	ldr	r2, [pc, #500]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80041ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041ee:	6013      	str	r3, [r2, #0]
 80041f0:	4b7b      	ldr	r3, [pc, #492]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a7a      	ldr	r2, [pc, #488]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80041f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041fa:	6013      	str	r3, [r2, #0]
 80041fc:	e00b      	b.n	8004216 <HAL_RCC_OscConfig+0xe6>
 80041fe:	4b78      	ldr	r3, [pc, #480]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a77      	ldr	r2, [pc, #476]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 8004204:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004208:	6013      	str	r3, [r2, #0]
 800420a:	4b75      	ldr	r3, [pc, #468]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a74      	ldr	r2, [pc, #464]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 8004210:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004214:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d013      	beq.n	8004246 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800421e:	f7fc fea3 	bl	8000f68 <HAL_GetTick>
 8004222:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004224:	e008      	b.n	8004238 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004226:	f7fc fe9f 	bl	8000f68 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	2b64      	cmp	r3, #100	; 0x64
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e29b      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004238:	4b69      	ldr	r3, [pc, #420]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d0f0      	beq.n	8004226 <HAL_RCC_OscConfig+0xf6>
 8004244:	e014      	b.n	8004270 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004246:	f7fc fe8f 	bl	8000f68 <HAL_GetTick>
 800424a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800424c:	e008      	b.n	8004260 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800424e:	f7fc fe8b 	bl	8000f68 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b64      	cmp	r3, #100	; 0x64
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e287      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004260:	4b5f      	ldr	r3, [pc, #380]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1f0      	bne.n	800424e <HAL_RCC_OscConfig+0x11e>
 800426c:	e000      	b.n	8004270 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800426e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d079      	beq.n	8004370 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d008      	beq.n	8004296 <HAL_RCC_OscConfig+0x166>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d004      	beq.n	8004296 <HAL_RCC_OscConfig+0x166>
 800428c:	f240 111f 	movw	r1, #287	; 0x11f
 8004290:	4852      	ldr	r0, [pc, #328]	; (80043dc <HAL_RCC_OscConfig+0x2ac>)
 8004292:	f7fc fcac 	bl	8000bee <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	2b1f      	cmp	r3, #31
 800429c:	d904      	bls.n	80042a8 <HAL_RCC_OscConfig+0x178>
 800429e:	f44f 7190 	mov.w	r1, #288	; 0x120
 80042a2:	484e      	ldr	r0, [pc, #312]	; (80043dc <HAL_RCC_OscConfig+0x2ac>)
 80042a4:	f7fc fca3 	bl	8000bee <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042a8:	4b4d      	ldr	r3, [pc, #308]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f003 030c 	and.w	r3, r3, #12
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00b      	beq.n	80042cc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042b4:	4b4a      	ldr	r3, [pc, #296]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042bc:	2b08      	cmp	r3, #8
 80042be:	d11c      	bne.n	80042fa <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042c0:	4b47      	ldr	r3, [pc, #284]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d116      	bne.n	80042fa <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042cc:	4b44      	ldr	r3, [pc, #272]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0302 	and.w	r3, r3, #2
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d005      	beq.n	80042e4 <HAL_RCC_OscConfig+0x1b4>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d001      	beq.n	80042e4 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e245      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042e4:	4b3e      	ldr	r3, [pc, #248]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	00db      	lsls	r3, r3, #3
 80042f2:	493b      	ldr	r1, [pc, #236]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042f8:	e03a      	b.n	8004370 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d020      	beq.n	8004344 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004302:	4b38      	ldr	r3, [pc, #224]	; (80043e4 <HAL_RCC_OscConfig+0x2b4>)
 8004304:	2201      	movs	r2, #1
 8004306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004308:	f7fc fe2e 	bl	8000f68 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004310:	f7fc fe2a 	bl	8000f68 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e226      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004322:	4b2f      	ldr	r3, [pc, #188]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0f0      	beq.n	8004310 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800432e:	4b2c      	ldr	r3, [pc, #176]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	4928      	ldr	r1, [pc, #160]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 800433e:	4313      	orrs	r3, r2
 8004340:	600b      	str	r3, [r1, #0]
 8004342:	e015      	b.n	8004370 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004344:	4b27      	ldr	r3, [pc, #156]	; (80043e4 <HAL_RCC_OscConfig+0x2b4>)
 8004346:	2200      	movs	r2, #0
 8004348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434a:	f7fc fe0d 	bl	8000f68 <HAL_GetTick>
 800434e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004350:	e008      	b.n	8004364 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004352:	f7fc fe09 	bl	8000f68 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b02      	cmp	r3, #2
 800435e:	d901      	bls.n	8004364 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e205      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004364:	4b1e      	ldr	r3, [pc, #120]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1f0      	bne.n	8004352 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0308 	and.w	r3, r3, #8
 8004378:	2b00      	cmp	r3, #0
 800437a:	d046      	beq.n	800440a <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	695b      	ldr	r3, [r3, #20]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d008      	beq.n	8004396 <HAL_RCC_OscConfig+0x266>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d004      	beq.n	8004396 <HAL_RCC_OscConfig+0x266>
 800438c:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8004390:	4812      	ldr	r0, [pc, #72]	; (80043dc <HAL_RCC_OscConfig+0x2ac>)
 8004392:	f7fc fc2c 	bl	8000bee <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d016      	beq.n	80043cc <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800439e:	4b12      	ldr	r3, [pc, #72]	; (80043e8 <HAL_RCC_OscConfig+0x2b8>)
 80043a0:	2201      	movs	r2, #1
 80043a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a4:	f7fc fde0 	bl	8000f68 <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043ac:	f7fc fddc 	bl	8000f68 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e1d8      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043be:	4b08      	ldr	r3, [pc, #32]	; (80043e0 <HAL_RCC_OscConfig+0x2b0>)
 80043c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0f0      	beq.n	80043ac <HAL_RCC_OscConfig+0x27c>
 80043ca:	e01e      	b.n	800440a <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043cc:	4b06      	ldr	r3, [pc, #24]	; (80043e8 <HAL_RCC_OscConfig+0x2b8>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043d2:	f7fc fdc9 	bl	8000f68 <HAL_GetTick>
 80043d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043d8:	e011      	b.n	80043fe <HAL_RCC_OscConfig+0x2ce>
 80043da:	bf00      	nop
 80043dc:	08008b74 	.word	0x08008b74
 80043e0:	40023800 	.word	0x40023800
 80043e4:	42470000 	.word	0x42470000
 80043e8:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043ec:	f7fc fdbc 	bl	8000f68 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e1b8      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043fe:	4b97      	ldr	r3, [pc, #604]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 8004400:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1f0      	bne.n	80043ec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0304 	and.w	r3, r3, #4
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 80a8 	beq.w	8004568 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004418:	2300      	movs	r3, #0
 800441a:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00c      	beq.n	800443e <HAL_RCC_OscConfig+0x30e>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d008      	beq.n	800443e <HAL_RCC_OscConfig+0x30e>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	2b05      	cmp	r3, #5
 8004432:	d004      	beq.n	800443e <HAL_RCC_OscConfig+0x30e>
 8004434:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8004438:	4889      	ldr	r0, [pc, #548]	; (8004660 <HAL_RCC_OscConfig+0x530>)
 800443a:	f7fc fbd8 	bl	8000bee <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800443e:	4b87      	ldr	r3, [pc, #540]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 8004440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10f      	bne.n	800446a <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800444a:	2300      	movs	r3, #0
 800444c:	60bb      	str	r3, [r7, #8]
 800444e:	4b83      	ldr	r3, [pc, #524]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	4a82      	ldr	r2, [pc, #520]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 8004454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004458:	6413      	str	r3, [r2, #64]	; 0x40
 800445a:	4b80      	ldr	r3, [pc, #512]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004462:	60bb      	str	r3, [r7, #8]
 8004464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004466:	2301      	movs	r3, #1
 8004468:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800446a:	4b7e      	ldr	r3, [pc, #504]	; (8004664 <HAL_RCC_OscConfig+0x534>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004472:	2b00      	cmp	r3, #0
 8004474:	d118      	bne.n	80044a8 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004476:	4b7b      	ldr	r3, [pc, #492]	; (8004664 <HAL_RCC_OscConfig+0x534>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a7a      	ldr	r2, [pc, #488]	; (8004664 <HAL_RCC_OscConfig+0x534>)
 800447c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004482:	f7fc fd71 	bl	8000f68 <HAL_GetTick>
 8004486:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004488:	e008      	b.n	800449c <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800448a:	f7fc fd6d 	bl	8000f68 <HAL_GetTick>
 800448e:	4602      	mov	r2, r0
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	2b02      	cmp	r3, #2
 8004496:	d901      	bls.n	800449c <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e169      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800449c:	4b71      	ldr	r3, [pc, #452]	; (8004664 <HAL_RCC_OscConfig+0x534>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d0f0      	beq.n	800448a <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d106      	bne.n	80044be <HAL_RCC_OscConfig+0x38e>
 80044b0:	4b6a      	ldr	r3, [pc, #424]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 80044b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b4:	4a69      	ldr	r2, [pc, #420]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 80044b6:	f043 0301 	orr.w	r3, r3, #1
 80044ba:	6713      	str	r3, [r2, #112]	; 0x70
 80044bc:	e01c      	b.n	80044f8 <HAL_RCC_OscConfig+0x3c8>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	2b05      	cmp	r3, #5
 80044c4:	d10c      	bne.n	80044e0 <HAL_RCC_OscConfig+0x3b0>
 80044c6:	4b65      	ldr	r3, [pc, #404]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 80044c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ca:	4a64      	ldr	r2, [pc, #400]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 80044cc:	f043 0304 	orr.w	r3, r3, #4
 80044d0:	6713      	str	r3, [r2, #112]	; 0x70
 80044d2:	4b62      	ldr	r3, [pc, #392]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 80044d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044d6:	4a61      	ldr	r2, [pc, #388]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 80044d8:	f043 0301 	orr.w	r3, r3, #1
 80044dc:	6713      	str	r3, [r2, #112]	; 0x70
 80044de:	e00b      	b.n	80044f8 <HAL_RCC_OscConfig+0x3c8>
 80044e0:	4b5e      	ldr	r3, [pc, #376]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 80044e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044e4:	4a5d      	ldr	r2, [pc, #372]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 80044e6:	f023 0301 	bic.w	r3, r3, #1
 80044ea:	6713      	str	r3, [r2, #112]	; 0x70
 80044ec:	4b5b      	ldr	r3, [pc, #364]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 80044ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044f0:	4a5a      	ldr	r2, [pc, #360]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 80044f2:	f023 0304 	bic.w	r3, r3, #4
 80044f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d015      	beq.n	800452c <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004500:	f7fc fd32 	bl	8000f68 <HAL_GetTick>
 8004504:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004506:	e00a      	b.n	800451e <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004508:	f7fc fd2e 	bl	8000f68 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	f241 3288 	movw	r2, #5000	; 0x1388
 8004516:	4293      	cmp	r3, r2
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e128      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800451e:	4b4f      	ldr	r3, [pc, #316]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 8004520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d0ee      	beq.n	8004508 <HAL_RCC_OscConfig+0x3d8>
 800452a:	e014      	b.n	8004556 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800452c:	f7fc fd1c 	bl	8000f68 <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004532:	e00a      	b.n	800454a <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004534:	f7fc fd18 	bl	8000f68 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004542:	4293      	cmp	r3, r2
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e112      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800454a:	4b44      	ldr	r3, [pc, #272]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 800454c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1ee      	bne.n	8004534 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004556:	7dfb      	ldrb	r3, [r7, #23]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d105      	bne.n	8004568 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800455c:	4b3f      	ldr	r3, [pc, #252]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 800455e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004560:	4a3e      	ldr	r2, [pc, #248]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 8004562:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004566:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00c      	beq.n	800458a <HAL_RCC_OscConfig+0x45a>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	699b      	ldr	r3, [r3, #24]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d008      	beq.n	800458a <HAL_RCC_OscConfig+0x45a>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	2b02      	cmp	r3, #2
 800457e:	d004      	beq.n	800458a <HAL_RCC_OscConfig+0x45a>
 8004580:	f240 11cf 	movw	r1, #463	; 0x1cf
 8004584:	4836      	ldr	r0, [pc, #216]	; (8004660 <HAL_RCC_OscConfig+0x530>)
 8004586:	f7fc fb32 	bl	8000bee <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 80ed 	beq.w	800476e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004594:	4b31      	ldr	r3, [pc, #196]	; (800465c <HAL_RCC_OscConfig+0x52c>)
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f003 030c 	and.w	r3, r3, #12
 800459c:	2b08      	cmp	r3, #8
 800459e:	f000 80ae 	beq.w	80046fe <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	f040 8092 	bne.w	80046d0 <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	69db      	ldr	r3, [r3, #28]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d009      	beq.n	80045c8 <HAL_RCC_OscConfig+0x498>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	69db      	ldr	r3, [r3, #28]
 80045b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045bc:	d004      	beq.n	80045c8 <HAL_RCC_OscConfig+0x498>
 80045be:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 80045c2:	4827      	ldr	r0, [pc, #156]	; (8004660 <HAL_RCC_OscConfig+0x530>)
 80045c4:	f7fc fb13 	bl	8000bee <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a1b      	ldr	r3, [r3, #32]
 80045cc:	2b3f      	cmp	r3, #63	; 0x3f
 80045ce:	d904      	bls.n	80045da <HAL_RCC_OscConfig+0x4aa>
 80045d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80045d4:	4822      	ldr	r0, [pc, #136]	; (8004660 <HAL_RCC_OscConfig+0x530>)
 80045d6:	f7fc fb0a 	bl	8000bee <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045de:	2b31      	cmp	r3, #49	; 0x31
 80045e0:	d904      	bls.n	80045ec <HAL_RCC_OscConfig+0x4bc>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e6:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80045ea:	d904      	bls.n	80045f6 <HAL_RCC_OscConfig+0x4c6>
 80045ec:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80045f0:	481b      	ldr	r0, [pc, #108]	; (8004660 <HAL_RCC_OscConfig+0x530>)
 80045f2:	f7fc fafc 	bl	8000bee <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d010      	beq.n	8004620 <HAL_RCC_OscConfig+0x4f0>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004602:	2b04      	cmp	r3, #4
 8004604:	d00c      	beq.n	8004620 <HAL_RCC_OscConfig+0x4f0>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460a:	2b06      	cmp	r3, #6
 800460c:	d008      	beq.n	8004620 <HAL_RCC_OscConfig+0x4f0>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004612:	2b08      	cmp	r3, #8
 8004614:	d004      	beq.n	8004620 <HAL_RCC_OscConfig+0x4f0>
 8004616:	f240 11db 	movw	r1, #475	; 0x1db
 800461a:	4811      	ldr	r0, [pc, #68]	; (8004660 <HAL_RCC_OscConfig+0x530>)
 800461c:	f7fc fae7 	bl	8000bee <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004624:	2b01      	cmp	r3, #1
 8004626:	d903      	bls.n	8004630 <HAL_RCC_OscConfig+0x500>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800462c:	2b0f      	cmp	r3, #15
 800462e:	d904      	bls.n	800463a <HAL_RCC_OscConfig+0x50a>
 8004630:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8004634:	480a      	ldr	r0, [pc, #40]	; (8004660 <HAL_RCC_OscConfig+0x530>)
 8004636:	f7fc fada 	bl	8000bee <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800463a:	4b0b      	ldr	r3, [pc, #44]	; (8004668 <HAL_RCC_OscConfig+0x538>)
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004640:	f7fc fc92 	bl	8000f68 <HAL_GetTick>
 8004644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004646:	e011      	b.n	800466c <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004648:	f7fc fc8e 	bl	8000f68 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	2b02      	cmp	r3, #2
 8004654:	d90a      	bls.n	800466c <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e08a      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
 800465a:	bf00      	nop
 800465c:	40023800 	.word	0x40023800
 8004660:	08008b74 	.word	0x08008b74
 8004664:	40007000 	.word	0x40007000
 8004668:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800466c:	4b42      	ldr	r3, [pc, #264]	; (8004778 <HAL_RCC_OscConfig+0x648>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1e7      	bne.n	8004648 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	69da      	ldr	r2, [r3, #28]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a1b      	ldr	r3, [r3, #32]
 8004680:	431a      	orrs	r2, r3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004686:	019b      	lsls	r3, r3, #6
 8004688:	431a      	orrs	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800468e:	085b      	lsrs	r3, r3, #1
 8004690:	3b01      	subs	r3, #1
 8004692:	041b      	lsls	r3, r3, #16
 8004694:	431a      	orrs	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469a:	061b      	lsls	r3, r3, #24
 800469c:	4936      	ldr	r1, [pc, #216]	; (8004778 <HAL_RCC_OscConfig+0x648>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046a2:	4b36      	ldr	r3, [pc, #216]	; (800477c <HAL_RCC_OscConfig+0x64c>)
 80046a4:	2201      	movs	r2, #1
 80046a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a8:	f7fc fc5e 	bl	8000f68 <HAL_GetTick>
 80046ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ae:	e008      	b.n	80046c2 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046b0:	f7fc fc5a 	bl	8000f68 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e056      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046c2:	4b2d      	ldr	r3, [pc, #180]	; (8004778 <HAL_RCC_OscConfig+0x648>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d0f0      	beq.n	80046b0 <HAL_RCC_OscConfig+0x580>
 80046ce:	e04e      	b.n	800476e <HAL_RCC_OscConfig+0x63e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046d0:	4b2a      	ldr	r3, [pc, #168]	; (800477c <HAL_RCC_OscConfig+0x64c>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d6:	f7fc fc47 	bl	8000f68 <HAL_GetTick>
 80046da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046dc:	e008      	b.n	80046f0 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046de:	f7fc fc43 	bl	8000f68 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d901      	bls.n	80046f0 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e03f      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046f0:	4b21      	ldr	r3, [pc, #132]	; (8004778 <HAL_RCC_OscConfig+0x648>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d1f0      	bne.n	80046de <HAL_RCC_OscConfig+0x5ae>
 80046fc:	e037      	b.n	800476e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d101      	bne.n	800470a <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e032      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800470a:	4b1b      	ldr	r3, [pc, #108]	; (8004778 <HAL_RCC_OscConfig+0x648>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d028      	beq.n	800476a <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004722:	429a      	cmp	r2, r3
 8004724:	d121      	bne.n	800476a <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004730:	429a      	cmp	r2, r3
 8004732:	d11a      	bne.n	800476a <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004734:	68fa      	ldr	r2, [r7, #12]
 8004736:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800473a:	4013      	ands	r3, r2
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004740:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004742:	4293      	cmp	r3, r2
 8004744:	d111      	bne.n	800476a <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004750:	085b      	lsrs	r3, r3, #1
 8004752:	3b01      	subs	r3, #1
 8004754:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004756:	429a      	cmp	r2, r3
 8004758:	d107      	bne.n	800476a <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004764:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004766:	429a      	cmp	r2, r3
 8004768:	d001      	beq.n	800476e <HAL_RCC_OscConfig+0x63e>
#endif
        {
          return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e000      	b.n	8004770 <HAL_RCC_OscConfig+0x640>
        }
      }
    }
  }
  return HAL_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	4618      	mov	r0, r3
 8004772:	3718      	adds	r7, #24
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}
 8004778:	40023800 	.word	0x40023800
 800477c:	42470060 	.word	0x42470060

08004780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d101      	bne.n	8004794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e174      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d003      	beq.n	80047a4 <HAL_RCC_ClockConfig+0x24>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2b0f      	cmp	r3, #15
 80047a2:	d904      	bls.n	80047ae <HAL_RCC_ClockConfig+0x2e>
 80047a4:	f44f 7117 	mov.w	r1, #604	; 0x25c
 80047a8:	487b      	ldr	r0, [pc, #492]	; (8004998 <HAL_RCC_ClockConfig+0x218>)
 80047aa:	f7fc fa20 	bl	8000bee <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d019      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x68>
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d016      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x68>
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d013      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x68>
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	2b03      	cmp	r3, #3
 80047c4:	d010      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x68>
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	2b04      	cmp	r3, #4
 80047ca:	d00d      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x68>
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	2b05      	cmp	r3, #5
 80047d0:	d00a      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x68>
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	2b06      	cmp	r3, #6
 80047d6:	d007      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x68>
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	2b07      	cmp	r3, #7
 80047dc:	d004      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x68>
 80047de:	f240 215d 	movw	r1, #605	; 0x25d
 80047e2:	486d      	ldr	r0, [pc, #436]	; (8004998 <HAL_RCC_ClockConfig+0x218>)
 80047e4:	f7fc fa03 	bl	8000bee <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047e8:	4b6c      	ldr	r3, [pc, #432]	; (800499c <HAL_RCC_ClockConfig+0x21c>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0307 	and.w	r3, r3, #7
 80047f0:	683a      	ldr	r2, [r7, #0]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d90c      	bls.n	8004810 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047f6:	4b69      	ldr	r3, [pc, #420]	; (800499c <HAL_RCC_ClockConfig+0x21c>)
 80047f8:	683a      	ldr	r2, [r7, #0]
 80047fa:	b2d2      	uxtb	r2, r2
 80047fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047fe:	4b67      	ldr	r3, [pc, #412]	; (800499c <HAL_RCC_ClockConfig+0x21c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	429a      	cmp	r2, r3
 800480a:	d001      	beq.n	8004810 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e136      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0302 	and.w	r3, r3, #2
 8004818:	2b00      	cmp	r3, #0
 800481a:	d049      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0304 	and.w	r3, r3, #4
 8004824:	2b00      	cmp	r3, #0
 8004826:	d005      	beq.n	8004834 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004828:	4b5d      	ldr	r3, [pc, #372]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	4a5c      	ldr	r2, [pc, #368]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 800482e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004832:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0308 	and.w	r3, r3, #8
 800483c:	2b00      	cmp	r3, #0
 800483e:	d005      	beq.n	800484c <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004840:	4b57      	ldr	r3, [pc, #348]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	4a56      	ldr	r2, [pc, #344]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 8004846:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800484a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d024      	beq.n	800489e <HAL_RCC_ClockConfig+0x11e>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	2b80      	cmp	r3, #128	; 0x80
 800485a:	d020      	beq.n	800489e <HAL_RCC_ClockConfig+0x11e>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	2b90      	cmp	r3, #144	; 0x90
 8004862:	d01c      	beq.n	800489e <HAL_RCC_ClockConfig+0x11e>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	2ba0      	cmp	r3, #160	; 0xa0
 800486a:	d018      	beq.n	800489e <HAL_RCC_ClockConfig+0x11e>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	2bb0      	cmp	r3, #176	; 0xb0
 8004872:	d014      	beq.n	800489e <HAL_RCC_ClockConfig+0x11e>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	2bc0      	cmp	r3, #192	; 0xc0
 800487a:	d010      	beq.n	800489e <HAL_RCC_ClockConfig+0x11e>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	2bd0      	cmp	r3, #208	; 0xd0
 8004882:	d00c      	beq.n	800489e <HAL_RCC_ClockConfig+0x11e>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	2be0      	cmp	r3, #224	; 0xe0
 800488a:	d008      	beq.n	800489e <HAL_RCC_ClockConfig+0x11e>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	2bf0      	cmp	r3, #240	; 0xf0
 8004892:	d004      	beq.n	800489e <HAL_RCC_ClockConfig+0x11e>
 8004894:	f44f 7120 	mov.w	r1, #640	; 0x280
 8004898:	483f      	ldr	r0, [pc, #252]	; (8004998 <HAL_RCC_ClockConfig+0x218>)
 800489a:	f7fc f9a8 	bl	8000bee <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800489e:	4b40      	ldr	r3, [pc, #256]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	493d      	ldr	r1, [pc, #244]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0301 	and.w	r3, r3, #1
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d059      	beq.n	8004970 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d010      	beq.n	80048e6 <HAL_RCC_ClockConfig+0x166>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d00c      	beq.n	80048e6 <HAL_RCC_ClockConfig+0x166>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d008      	beq.n	80048e6 <HAL_RCC_ClockConfig+0x166>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	2b03      	cmp	r3, #3
 80048da:	d004      	beq.n	80048e6 <HAL_RCC_ClockConfig+0x166>
 80048dc:	f240 2187 	movw	r1, #647	; 0x287
 80048e0:	482d      	ldr	r0, [pc, #180]	; (8004998 <HAL_RCC_ClockConfig+0x218>)
 80048e2:	f7fc f984 	bl	8000bee <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d107      	bne.n	80048fe <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ee:	4b2c      	ldr	r3, [pc, #176]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d119      	bne.n	800492e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e0bf      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	2b02      	cmp	r3, #2
 8004904:	d003      	beq.n	800490e <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800490a:	2b03      	cmp	r3, #3
 800490c:	d107      	bne.n	800491e <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800490e:	4b24      	ldr	r3, [pc, #144]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d109      	bne.n	800492e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e0af      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800491e:	4b20      	ldr	r3, [pc, #128]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d101      	bne.n	800492e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e0a7      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800492e:	4b1c      	ldr	r3, [pc, #112]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f023 0203 	bic.w	r2, r3, #3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	4919      	ldr	r1, [pc, #100]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 800493c:	4313      	orrs	r3, r2
 800493e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004940:	f7fc fb12 	bl	8000f68 <HAL_GetTick>
 8004944:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004946:	e00a      	b.n	800495e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004948:	f7fc fb0e 	bl	8000f68 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	f241 3288 	movw	r2, #5000	; 0x1388
 8004956:	4293      	cmp	r3, r2
 8004958:	d901      	bls.n	800495e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e08f      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800495e:	4b10      	ldr	r3, [pc, #64]	; (80049a0 <HAL_RCC_ClockConfig+0x220>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 020c 	and.w	r2, r3, #12
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	429a      	cmp	r2, r3
 800496e:	d1eb      	bne.n	8004948 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004970:	4b0a      	ldr	r3, [pc, #40]	; (800499c <HAL_RCC_ClockConfig+0x21c>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	683a      	ldr	r2, [r7, #0]
 800497a:	429a      	cmp	r2, r3
 800497c:	d212      	bcs.n	80049a4 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800497e:	4b07      	ldr	r3, [pc, #28]	; (800499c <HAL_RCC_ClockConfig+0x21c>)
 8004980:	683a      	ldr	r2, [r7, #0]
 8004982:	b2d2      	uxtb	r2, r2
 8004984:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004986:	4b05      	ldr	r3, [pc, #20]	; (800499c <HAL_RCC_ClockConfig+0x21c>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0307 	and.w	r3, r3, #7
 800498e:	683a      	ldr	r2, [r7, #0]
 8004990:	429a      	cmp	r2, r3
 8004992:	d007      	beq.n	80049a4 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e072      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
 8004998:	08008b74 	.word	0x08008b74
 800499c:	40023c00 	.word	0x40023c00
 80049a0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0304 	and.w	r3, r3, #4
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d025      	beq.n	80049fc <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d018      	beq.n	80049ea <HAL_RCC_ClockConfig+0x26a>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049c0:	d013      	beq.n	80049ea <HAL_RCC_ClockConfig+0x26a>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80049ca:	d00e      	beq.n	80049ea <HAL_RCC_ClockConfig+0x26a>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80049d4:	d009      	beq.n	80049ea <HAL_RCC_ClockConfig+0x26a>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80049de:	d004      	beq.n	80049ea <HAL_RCC_ClockConfig+0x26a>
 80049e0:	f240 21c5 	movw	r1, #709	; 0x2c5
 80049e4:	4828      	ldr	r0, [pc, #160]	; (8004a88 <HAL_RCC_ClockConfig+0x308>)
 80049e6:	f7fc f902 	bl	8000bee <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049ea:	4b28      	ldr	r3, [pc, #160]	; (8004a8c <HAL_RCC_ClockConfig+0x30c>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	4925      	ldr	r1, [pc, #148]	; (8004a8c <HAL_RCC_ClockConfig+0x30c>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0308 	and.w	r3, r3, #8
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d026      	beq.n	8004a56 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d018      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x2c2>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a18:	d013      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x2c2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004a22:	d00e      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x2c2>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004a2c:	d009      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x2c2>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8004a36:	d004      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x2c2>
 8004a38:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8004a3c:	4812      	ldr	r0, [pc, #72]	; (8004a88 <HAL_RCC_ClockConfig+0x308>)
 8004a3e:	f7fc f8d6 	bl	8000bee <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a42:	4b12      	ldr	r3, [pc, #72]	; (8004a8c <HAL_RCC_ClockConfig+0x30c>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	00db      	lsls	r3, r3, #3
 8004a50:	490e      	ldr	r1, [pc, #56]	; (8004a8c <HAL_RCC_ClockConfig+0x30c>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a56:	f000 f821 	bl	8004a9c <HAL_RCC_GetSysClockFreq>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	4b0b      	ldr	r3, [pc, #44]	; (8004a8c <HAL_RCC_ClockConfig+0x30c>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	091b      	lsrs	r3, r3, #4
 8004a62:	f003 030f 	and.w	r3, r3, #15
 8004a66:	490a      	ldr	r1, [pc, #40]	; (8004a90 <HAL_RCC_ClockConfig+0x310>)
 8004a68:	5ccb      	ldrb	r3, [r1, r3]
 8004a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a6e:	4a09      	ldr	r2, [pc, #36]	; (8004a94 <HAL_RCC_ClockConfig+0x314>)
 8004a70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004a72:	4b09      	ldr	r3, [pc, #36]	; (8004a98 <HAL_RCC_ClockConfig+0x318>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7fc fa32 	bl	8000ee0 <HAL_InitTick>

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	08008b74 	.word	0x08008b74
 8004a8c:	40023800 	.word	0x40023800
 8004a90:	08008c24 	.word	0x08008c24
 8004a94:	20000000 	.word	0x20000000
 8004a98:	20000004 	.word	0x20000004

08004a9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a9c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004aa0:	b084      	sub	sp, #16
 8004aa2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	607b      	str	r3, [r7, #4]
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	60fb      	str	r3, [r7, #12]
 8004aac:	2300      	movs	r3, #0
 8004aae:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ab4:	4b67      	ldr	r3, [pc, #412]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f003 030c 	and.w	r3, r3, #12
 8004abc:	2b08      	cmp	r3, #8
 8004abe:	d00d      	beq.n	8004adc <HAL_RCC_GetSysClockFreq+0x40>
 8004ac0:	2b08      	cmp	r3, #8
 8004ac2:	f200 80bd 	bhi.w	8004c40 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d002      	beq.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x34>
 8004aca:	2b04      	cmp	r3, #4
 8004acc:	d003      	beq.n	8004ad6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004ace:	e0b7      	b.n	8004c40 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ad0:	4b61      	ldr	r3, [pc, #388]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004ad2:	60bb      	str	r3, [r7, #8]
       break;
 8004ad4:	e0b7      	b.n	8004c46 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ad6:	4b61      	ldr	r3, [pc, #388]	; (8004c5c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004ad8:	60bb      	str	r3, [r7, #8]
      break;
 8004ada:	e0b4      	b.n	8004c46 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004adc:	4b5d      	ldr	r3, [pc, #372]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ae4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ae6:	4b5b      	ldr	r3, [pc, #364]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d04d      	beq.n	8004b8e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004af2:	4b58      	ldr	r3, [pc, #352]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	099b      	lsrs	r3, r3, #6
 8004af8:	461a      	mov	r2, r3
 8004afa:	f04f 0300 	mov.w	r3, #0
 8004afe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004b02:	f04f 0100 	mov.w	r1, #0
 8004b06:	ea02 0800 	and.w	r8, r2, r0
 8004b0a:	ea03 0901 	and.w	r9, r3, r1
 8004b0e:	4640      	mov	r0, r8
 8004b10:	4649      	mov	r1, r9
 8004b12:	f04f 0200 	mov.w	r2, #0
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	014b      	lsls	r3, r1, #5
 8004b1c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004b20:	0142      	lsls	r2, r0, #5
 8004b22:	4610      	mov	r0, r2
 8004b24:	4619      	mov	r1, r3
 8004b26:	ebb0 0008 	subs.w	r0, r0, r8
 8004b2a:	eb61 0109 	sbc.w	r1, r1, r9
 8004b2e:	f04f 0200 	mov.w	r2, #0
 8004b32:	f04f 0300 	mov.w	r3, #0
 8004b36:	018b      	lsls	r3, r1, #6
 8004b38:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004b3c:	0182      	lsls	r2, r0, #6
 8004b3e:	1a12      	subs	r2, r2, r0
 8004b40:	eb63 0301 	sbc.w	r3, r3, r1
 8004b44:	f04f 0000 	mov.w	r0, #0
 8004b48:	f04f 0100 	mov.w	r1, #0
 8004b4c:	00d9      	lsls	r1, r3, #3
 8004b4e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b52:	00d0      	lsls	r0, r2, #3
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	eb12 0208 	adds.w	r2, r2, r8
 8004b5c:	eb43 0309 	adc.w	r3, r3, r9
 8004b60:	f04f 0000 	mov.w	r0, #0
 8004b64:	f04f 0100 	mov.w	r1, #0
 8004b68:	0259      	lsls	r1, r3, #9
 8004b6a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004b6e:	0250      	lsls	r0, r2, #9
 8004b70:	4602      	mov	r2, r0
 8004b72:	460b      	mov	r3, r1
 8004b74:	4610      	mov	r0, r2
 8004b76:	4619      	mov	r1, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	f04f 0300 	mov.w	r3, #0
 8004b80:	f7fb fb2a 	bl	80001d8 <__aeabi_uldivmod>
 8004b84:	4602      	mov	r2, r0
 8004b86:	460b      	mov	r3, r1
 8004b88:	4613      	mov	r3, r2
 8004b8a:	60fb      	str	r3, [r7, #12]
 8004b8c:	e04a      	b.n	8004c24 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b8e:	4b31      	ldr	r3, [pc, #196]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	099b      	lsrs	r3, r3, #6
 8004b94:	461a      	mov	r2, r3
 8004b96:	f04f 0300 	mov.w	r3, #0
 8004b9a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004b9e:	f04f 0100 	mov.w	r1, #0
 8004ba2:	ea02 0400 	and.w	r4, r2, r0
 8004ba6:	ea03 0501 	and.w	r5, r3, r1
 8004baa:	4620      	mov	r0, r4
 8004bac:	4629      	mov	r1, r5
 8004bae:	f04f 0200 	mov.w	r2, #0
 8004bb2:	f04f 0300 	mov.w	r3, #0
 8004bb6:	014b      	lsls	r3, r1, #5
 8004bb8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004bbc:	0142      	lsls	r2, r0, #5
 8004bbe:	4610      	mov	r0, r2
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	1b00      	subs	r0, r0, r4
 8004bc4:	eb61 0105 	sbc.w	r1, r1, r5
 8004bc8:	f04f 0200 	mov.w	r2, #0
 8004bcc:	f04f 0300 	mov.w	r3, #0
 8004bd0:	018b      	lsls	r3, r1, #6
 8004bd2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004bd6:	0182      	lsls	r2, r0, #6
 8004bd8:	1a12      	subs	r2, r2, r0
 8004bda:	eb63 0301 	sbc.w	r3, r3, r1
 8004bde:	f04f 0000 	mov.w	r0, #0
 8004be2:	f04f 0100 	mov.w	r1, #0
 8004be6:	00d9      	lsls	r1, r3, #3
 8004be8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004bec:	00d0      	lsls	r0, r2, #3
 8004bee:	4602      	mov	r2, r0
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	1912      	adds	r2, r2, r4
 8004bf4:	eb45 0303 	adc.w	r3, r5, r3
 8004bf8:	f04f 0000 	mov.w	r0, #0
 8004bfc:	f04f 0100 	mov.w	r1, #0
 8004c00:	0299      	lsls	r1, r3, #10
 8004c02:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004c06:	0290      	lsls	r0, r2, #10
 8004c08:	4602      	mov	r2, r0
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	4619      	mov	r1, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	461a      	mov	r2, r3
 8004c14:	f04f 0300 	mov.w	r3, #0
 8004c18:	f7fb fade 	bl	80001d8 <__aeabi_uldivmod>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	4613      	mov	r3, r2
 8004c22:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c24:	4b0b      	ldr	r3, [pc, #44]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	0c1b      	lsrs	r3, r3, #16
 8004c2a:	f003 0303 	and.w	r3, r3, #3
 8004c2e:	3301      	adds	r3, #1
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c3c:	60bb      	str	r3, [r7, #8]
      break;
 8004c3e:	e002      	b.n	8004c46 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c40:	4b05      	ldr	r3, [pc, #20]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004c42:	60bb      	str	r3, [r7, #8]
      break;
 8004c44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c46:	68bb      	ldr	r3, [r7, #8]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3710      	adds	r7, #16
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004c52:	bf00      	nop
 8004c54:	40023800 	.word	0x40023800
 8004c58:	00f42400 	.word	0x00f42400
 8004c5c:	007a1200 	.word	0x007a1200

08004c60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c64:	4b03      	ldr	r3, [pc, #12]	; (8004c74 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c66:	681b      	ldr	r3, [r3, #0]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	20000000 	.word	0x20000000

08004c78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c7c:	f7ff fff0 	bl	8004c60 <HAL_RCC_GetHCLKFreq>
 8004c80:	4602      	mov	r2, r0
 8004c82:	4b05      	ldr	r3, [pc, #20]	; (8004c98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	0a9b      	lsrs	r3, r3, #10
 8004c88:	f003 0307 	and.w	r3, r3, #7
 8004c8c:	4903      	ldr	r1, [pc, #12]	; (8004c9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c8e:	5ccb      	ldrb	r3, [r1, r3]
 8004c90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	08008c34 	.word	0x08008c34

08004ca0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b086      	sub	sp, #24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d003      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2b0f      	cmp	r3, #15
 8004cbe:	d904      	bls.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8004cc0:	f640 11d9 	movw	r1, #2521	; 0x9d9
 8004cc4:	489d      	ldr	r0, [pc, #628]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004cc6:	f7fb ff92 	bl	8000bee <assert_failed>

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d105      	bne.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x42>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d060      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d903      	bls.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	2b07      	cmp	r3, #7
 8004cf0:	d904      	bls.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004cf2:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 8004cf6:	4891      	ldr	r0, [pc, #580]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004cf8:	f7fb ff79 	bl	8000bee <assert_failed>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	2b31      	cmp	r3, #49	; 0x31
 8004d02:	d904      	bls.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004d0c:	d904      	bls.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004d0e:	f640 11e1 	movw	r1, #2529	; 0x9e1
 8004d12:	488a      	ldr	r0, [pc, #552]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004d14:	f7fb ff6b 	bl	8000bee <assert_failed>
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d903      	bls.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	2b3f      	cmp	r3, #63	; 0x3f
 8004d26:	d904      	bls.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x92>
 8004d28:	f640 11e3 	movw	r1, #2531	; 0x9e3
 8004d2c:	4883      	ldr	r0, [pc, #524]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004d2e:	f7fb ff5e 	bl	8000bee <assert_failed>
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d32:	4b83      	ldr	r3, [pc, #524]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d38:	f7fc f916 	bl	8000f68 <HAL_GetTick>
 8004d3c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d3e:	e008      	b.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004d40:	f7fc f912 	bl	8000f68 <HAL_GetTick>
 8004d44:	4602      	mov	r2, r0
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d901      	bls.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e1ae      	b.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d52:	4b7c      	ldr	r3, [pc, #496]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1f0      	bne.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0xa0>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	019b      	lsls	r3, r3, #6
 8004d68:	431a      	orrs	r2, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	071b      	lsls	r3, r3, #28
 8004d70:	4974      	ldr	r1, [pc, #464]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d78:	4b71      	ldr	r3, [pc, #452]	; (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d7e:	f7fc f8f3 	bl	8000f68 <HAL_GetTick>
 8004d82:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d84:	e008      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004d86:	f7fc f8ef 	bl	8000f68 <HAL_GetTick>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d901      	bls.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e18b      	b.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d98:	4b6a      	ldr	r3, [pc, #424]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d0f0      	beq.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f000 8174 	beq.w	800509a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dba:	f000 80a6 	beq.w	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dc6:	f000 80a0 	beq.w	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	4a5e      	ldr	r2, [pc, #376]	; (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	f000 809a 	beq.w	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	4a5c      	ldr	r2, [pc, #368]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	f000 8094 	beq.w	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	4a5a      	ldr	r2, [pc, #360]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	f000 808e 	beq.w	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	4a58      	ldr	r2, [pc, #352]	; (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	f000 8088 	beq.w	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	4a56      	ldr	r2, [pc, #344]	; (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	f000 8082 	beq.w	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	4a54      	ldr	r2, [pc, #336]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d07c      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	4a52      	ldr	r2, [pc, #328]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d077      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	4a51      	ldr	r2, [pc, #324]	; (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d072      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	4a4f      	ldr	r2, [pc, #316]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d06d      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	4a4e      	ldr	r2, [pc, #312]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d068      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	4a4c      	ldr	r2, [pc, #304]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d063      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	4a4b      	ldr	r2, [pc, #300]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d05e      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	691b      	ldr	r3, [r3, #16]
 8004e50:	4a49      	ldr	r2, [pc, #292]	; (8004f78 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d059      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	4a48      	ldr	r2, [pc, #288]	; (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d054      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	4a46      	ldr	r2, [pc, #280]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d04f      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	4a45      	ldr	r2, [pc, #276]	; (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d04a      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	691b      	ldr	r3, [r3, #16]
 8004e78:	4a43      	ldr	r2, [pc, #268]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d045      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	4a42      	ldr	r2, [pc, #264]	; (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d040      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	691b      	ldr	r3, [r3, #16]
 8004e8c:	4a40      	ldr	r2, [pc, #256]	; (8004f90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d03b      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	4a3f      	ldr	r2, [pc, #252]	; (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d036      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	691b      	ldr	r3, [r3, #16]
 8004ea0:	4a3d      	ldr	r2, [pc, #244]	; (8004f98 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d031      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	4a3c      	ldr	r2, [pc, #240]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d02c      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	4a3a      	ldr	r2, [pc, #232]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d027      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	4a39      	ldr	r2, [pc, #228]	; (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d022      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	4a37      	ldr	r2, [pc, #220]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d01d      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	4a36      	ldr	r2, [pc, #216]	; (8004fac <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d018      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	4a34      	ldr	r2, [pc, #208]	; (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d013      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	4a33      	ldr	r2, [pc, #204]	; (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d00e      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	4a31      	ldr	r2, [pc, #196]	; (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d009      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	4a30      	ldr	r2, [pc, #192]	; (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d004      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8004f00:	f640 2112 	movw	r1, #2578	; 0xa12
 8004f04:	480d      	ldr	r0, [pc, #52]	; (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004f06:	f7fb fe72 	bl	8000bee <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	60fb      	str	r3, [r7, #12]
 8004f0e:	4b0d      	ldr	r3, [pc, #52]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f12:	4a0c      	ldr	r2, [pc, #48]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004f14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f18:	6413      	str	r3, [r2, #64]	; 0x40
 8004f1a:	4b0a      	ldr	r3, [pc, #40]	; (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004f26:	4b26      	ldr	r3, [pc, #152]	; (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a25      	ldr	r2, [pc, #148]	; (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f30:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f32:	f7fc f819 	bl	8000f68 <HAL_GetTick>
 8004f36:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f38:	e04d      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8004f3a:	bf00      	nop
 8004f3c:	08008bac 	.word	0x08008bac
 8004f40:	42470068 	.word	0x42470068
 8004f44:	40023800 	.word	0x40023800
 8004f48:	00020300 	.word	0x00020300
 8004f4c:	00030300 	.word	0x00030300
 8004f50:	00040300 	.word	0x00040300
 8004f54:	00050300 	.word	0x00050300
 8004f58:	00060300 	.word	0x00060300
 8004f5c:	00070300 	.word	0x00070300
 8004f60:	00080300 	.word	0x00080300
 8004f64:	00090300 	.word	0x00090300
 8004f68:	000a0300 	.word	0x000a0300
 8004f6c:	000b0300 	.word	0x000b0300
 8004f70:	000c0300 	.word	0x000c0300
 8004f74:	000d0300 	.word	0x000d0300
 8004f78:	000e0300 	.word	0x000e0300
 8004f7c:	000f0300 	.word	0x000f0300
 8004f80:	00100300 	.word	0x00100300
 8004f84:	00110300 	.word	0x00110300
 8004f88:	00120300 	.word	0x00120300
 8004f8c:	00130300 	.word	0x00130300
 8004f90:	00140300 	.word	0x00140300
 8004f94:	00150300 	.word	0x00150300
 8004f98:	00160300 	.word	0x00160300
 8004f9c:	00170300 	.word	0x00170300
 8004fa0:	00180300 	.word	0x00180300
 8004fa4:	00190300 	.word	0x00190300
 8004fa8:	001a0300 	.word	0x001a0300
 8004fac:	001b0300 	.word	0x001b0300
 8004fb0:	001c0300 	.word	0x001c0300
 8004fb4:	001d0300 	.word	0x001d0300
 8004fb8:	001e0300 	.word	0x001e0300
 8004fbc:	001f0300 	.word	0x001f0300
 8004fc0:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004fc4:	f7fb ffd0 	bl	8000f68 <HAL_GetTick>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x336>
      {
        return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e06c      	b.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x410>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004fd6:	4b38      	ldr	r3, [pc, #224]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x418>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d0f0      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x324>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004fe2:	4b36      	ldr	r3, [pc, #216]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8004fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fea:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d02f      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ffa:	693a      	ldr	r2, [r7, #16]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d028      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005000:	4b2e      	ldr	r3, [pc, #184]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8005002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005004:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005008:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800500a:	4b2d      	ldr	r3, [pc, #180]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 800500c:	2201      	movs	r2, #1
 800500e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005010:	4b2b      	ldr	r3, [pc, #172]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8005012:	2200      	movs	r2, #0
 8005014:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005016:	4a29      	ldr	r2, [pc, #164]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800501c:	4b27      	ldr	r3, [pc, #156]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800501e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005020:	f003 0301 	and.w	r3, r3, #1
 8005024:	2b01      	cmp	r3, #1
 8005026:	d114      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005028:	f7fb ff9e 	bl	8000f68 <HAL_GetTick>
 800502c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800502e:	e00a      	b.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005030:	f7fb ff9a 	bl	8000f68 <HAL_GetTick>
 8005034:	4602      	mov	r2, r0
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	f241 3288 	movw	r2, #5000	; 0x1388
 800503e:	4293      	cmp	r3, r2
 8005040:	d901      	bls.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e034      	b.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x410>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005046:	4b1d      	ldr	r3, [pc, #116]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8005048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d0ee      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x390>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800505a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800505e:	d10d      	bne.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 8005060:	4b16      	ldr	r3, [pc, #88]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	691b      	ldr	r3, [r3, #16]
 800506c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005074:	4911      	ldr	r1, [pc, #68]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8005076:	4313      	orrs	r3, r2
 8005078:	608b      	str	r3, [r1, #8]
 800507a:	e005      	b.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800507c:	4b0f      	ldr	r3, [pc, #60]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	4a0e      	ldr	r2, [pc, #56]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8005082:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005086:	6093      	str	r3, [r2, #8]
 8005088:	4b0c      	ldr	r3, [pc, #48]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800508a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005094:	4909      	ldr	r1, [pc, #36]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8005096:	4313      	orrs	r3, r2
 8005098:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0308 	and.w	r3, r3, #8
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	7d1a      	ldrb	r2, [r3, #20]
 80050aa:	4b06      	ldr	r3, [pc, #24]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80050ac:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80050ae:	2300      	movs	r3, #0
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3718      	adds	r7, #24
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	40007000 	.word	0x40007000
 80050bc:	40023800 	.word	0x40023800
 80050c0:	42470e40 	.word	0x42470e40
 80050c4:	424711e0 	.word	0x424711e0

080050c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b087      	sub	sp, #28
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80050d0:	2300      	movs	r3, #0
 80050d2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80050d8:	2300      	movs	r3, #0
 80050da:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80050dc:	2300      	movs	r3, #0
 80050de:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d140      	bne.n	8005168 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80050e6:	4b24      	ldr	r3, [pc, #144]	; (8005178 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050ee:	60fb      	str	r3, [r7, #12]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d005      	beq.n	8005102 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d131      	bne.n	8005160 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80050fc:	4b1f      	ldr	r3, [pc, #124]	; (800517c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80050fe:	617b      	str	r3, [r7, #20]
          break;
 8005100:	e031      	b.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005102:	4b1d      	ldr	r3, [pc, #116]	; (8005178 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800510a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800510e:	d109      	bne.n	8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005110:	4b19      	ldr	r3, [pc, #100]	; (8005178 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005112:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005116:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800511a:	4a19      	ldr	r2, [pc, #100]	; (8005180 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800511c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005120:	613b      	str	r3, [r7, #16]
 8005122:	e008      	b.n	8005136 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005124:	4b14      	ldr	r3, [pc, #80]	; (8005178 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005126:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800512a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800512e:	4a15      	ldr	r2, [pc, #84]	; (8005184 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005130:	fbb2 f3f3 	udiv	r3, r2, r3
 8005134:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005136:	4b10      	ldr	r3, [pc, #64]	; (8005178 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005138:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800513c:	099b      	lsrs	r3, r3, #6
 800513e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	fb02 f303 	mul.w	r3, r2, r3
 8005148:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800514a:	4b0b      	ldr	r3, [pc, #44]	; (8005178 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800514c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005150:	0f1b      	lsrs	r3, r3, #28
 8005152:	f003 0307 	and.w	r3, r3, #7
 8005156:	68ba      	ldr	r2, [r7, #8]
 8005158:	fbb2 f3f3 	udiv	r3, r2, r3
 800515c:	617b      	str	r3, [r7, #20]
          break;
 800515e:	e002      	b.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005160:	2300      	movs	r3, #0
 8005162:	617b      	str	r3, [r7, #20]
          break;
 8005164:	bf00      	nop
        }
      }
      break;
 8005166:	bf00      	nop
    }
  }
  return frequency;
 8005168:	697b      	ldr	r3, [r7, #20]
}
 800516a:	4618      	mov	r0, r3
 800516c:	371c      	adds	r7, #28
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop
 8005178:	40023800 	.word	0x40023800
 800517c:	00bb8000 	.word	0x00bb8000
 8005180:	007a1200 	.word	0x007a1200
 8005184:	00f42400 	.word	0x00f42400

08005188 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e18c      	b.n	80054b4 <HAL_SPI_Init+0x32c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a75      	ldr	r2, [pc, #468]	; (8005374 <HAL_SPI_Init+0x1ec>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d018      	beq.n	80051d6 <HAL_SPI_Init+0x4e>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a73      	ldr	r2, [pc, #460]	; (8005378 <HAL_SPI_Init+0x1f0>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d013      	beq.n	80051d6 <HAL_SPI_Init+0x4e>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a72      	ldr	r2, [pc, #456]	; (800537c <HAL_SPI_Init+0x1f4>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d00e      	beq.n	80051d6 <HAL_SPI_Init+0x4e>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a70      	ldr	r2, [pc, #448]	; (8005380 <HAL_SPI_Init+0x1f8>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d009      	beq.n	80051d6 <HAL_SPI_Init+0x4e>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a6f      	ldr	r2, [pc, #444]	; (8005384 <HAL_SPI_Init+0x1fc>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d004      	beq.n	80051d6 <HAL_SPI_Init+0x4e>
 80051cc:	f44f 71a1 	mov.w	r1, #322	; 0x142
 80051d0:	486d      	ldr	r0, [pc, #436]	; (8005388 <HAL_SPI_Init+0x200>)
 80051d2:	f7fb fd0c 	bl	8000bee <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d009      	beq.n	80051f2 <HAL_SPI_Init+0x6a>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051e6:	d004      	beq.n	80051f2 <HAL_SPI_Init+0x6a>
 80051e8:	f240 1143 	movw	r1, #323	; 0x143
 80051ec:	4866      	ldr	r0, [pc, #408]	; (8005388 <HAL_SPI_Init+0x200>)
 80051ee:	f7fb fcfe 	bl	8000bee <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00e      	beq.n	8005218 <HAL_SPI_Init+0x90>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005202:	d009      	beq.n	8005218 <HAL_SPI_Init+0x90>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800520c:	d004      	beq.n	8005218 <HAL_SPI_Init+0x90>
 800520e:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8005212:	485d      	ldr	r0, [pc, #372]	; (8005388 <HAL_SPI_Init+0x200>)
 8005214:	f7fb fceb 	bl	8000bee <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005220:	d008      	beq.n	8005234 <HAL_SPI_Init+0xac>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d004      	beq.n	8005234 <HAL_SPI_Init+0xac>
 800522a:	f240 1145 	movw	r1, #325	; 0x145
 800522e:	4856      	ldr	r0, [pc, #344]	; (8005388 <HAL_SPI_Init+0x200>)
 8005230:	f7fb fcdd 	bl	8000bee <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800523c:	d00d      	beq.n	800525a <HAL_SPI_Init+0xd2>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d009      	beq.n	800525a <HAL_SPI_Init+0xd2>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800524e:	d004      	beq.n	800525a <HAL_SPI_Init+0xd2>
 8005250:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8005254:	484c      	ldr	r0, [pc, #304]	; (8005388 <HAL_SPI_Init+0x200>)
 8005256:	f7fb fcca 	bl	8000bee <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	69db      	ldr	r3, [r3, #28]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d020      	beq.n	80052a4 <HAL_SPI_Init+0x11c>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	69db      	ldr	r3, [r3, #28]
 8005266:	2b08      	cmp	r3, #8
 8005268:	d01c      	beq.n	80052a4 <HAL_SPI_Init+0x11c>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	69db      	ldr	r3, [r3, #28]
 800526e:	2b10      	cmp	r3, #16
 8005270:	d018      	beq.n	80052a4 <HAL_SPI_Init+0x11c>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	69db      	ldr	r3, [r3, #28]
 8005276:	2b18      	cmp	r3, #24
 8005278:	d014      	beq.n	80052a4 <HAL_SPI_Init+0x11c>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	69db      	ldr	r3, [r3, #28]
 800527e:	2b20      	cmp	r3, #32
 8005280:	d010      	beq.n	80052a4 <HAL_SPI_Init+0x11c>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	69db      	ldr	r3, [r3, #28]
 8005286:	2b28      	cmp	r3, #40	; 0x28
 8005288:	d00c      	beq.n	80052a4 <HAL_SPI_Init+0x11c>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	2b30      	cmp	r3, #48	; 0x30
 8005290:	d008      	beq.n	80052a4 <HAL_SPI_Init+0x11c>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	2b38      	cmp	r3, #56	; 0x38
 8005298:	d004      	beq.n	80052a4 <HAL_SPI_Init+0x11c>
 800529a:	f240 1147 	movw	r1, #327	; 0x147
 800529e:	483a      	ldr	r0, [pc, #232]	; (8005388 <HAL_SPI_Init+0x200>)
 80052a0:	f7fb fca5 	bl	8000bee <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6a1b      	ldr	r3, [r3, #32]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d008      	beq.n	80052be <HAL_SPI_Init+0x136>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	2b80      	cmp	r3, #128	; 0x80
 80052b2:	d004      	beq.n	80052be <HAL_SPI_Init+0x136>
 80052b4:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80052b8:	4833      	ldr	r0, [pc, #204]	; (8005388 <HAL_SPI_Init+0x200>)
 80052ba:	f7fb fc98 	bl	8000bee <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d008      	beq.n	80052d8 <HAL_SPI_Init+0x150>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	2b10      	cmp	r3, #16
 80052cc:	d004      	beq.n	80052d8 <HAL_SPI_Init+0x150>
 80052ce:	f240 1149 	movw	r1, #329	; 0x149
 80052d2:	482d      	ldr	r0, [pc, #180]	; (8005388 <HAL_SPI_Init+0x200>)
 80052d4:	f7fb fc8b 	bl	8000bee <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d155      	bne.n	800538c <HAL_SPI_Init+0x204>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d008      	beq.n	80052fa <HAL_SPI_Init+0x172>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d004      	beq.n	80052fa <HAL_SPI_Init+0x172>
 80052f0:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 80052f4:	4824      	ldr	r0, [pc, #144]	; (8005388 <HAL_SPI_Init+0x200>)
 80052f6:	f7fb fc7a 	bl	8000bee <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d008      	beq.n	8005314 <HAL_SPI_Init+0x18c>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	695b      	ldr	r3, [r3, #20]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d004      	beq.n	8005314 <HAL_SPI_Init+0x18c>
 800530a:	f240 114d 	movw	r1, #333	; 0x14d
 800530e:	481e      	ldr	r0, [pc, #120]	; (8005388 <HAL_SPI_Init+0x200>)
 8005310:	f7fb fc6d 	bl	8000bee <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800531c:	d125      	bne.n	800536a <HAL_SPI_Init+0x1e2>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	69db      	ldr	r3, [r3, #28]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d05d      	beq.n	80053e2 <HAL_SPI_Init+0x25a>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	2b08      	cmp	r3, #8
 800532c:	d059      	beq.n	80053e2 <HAL_SPI_Init+0x25a>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	2b10      	cmp	r3, #16
 8005334:	d055      	beq.n	80053e2 <HAL_SPI_Init+0x25a>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	69db      	ldr	r3, [r3, #28]
 800533a:	2b18      	cmp	r3, #24
 800533c:	d051      	beq.n	80053e2 <HAL_SPI_Init+0x25a>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	69db      	ldr	r3, [r3, #28]
 8005342:	2b20      	cmp	r3, #32
 8005344:	d04d      	beq.n	80053e2 <HAL_SPI_Init+0x25a>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	2b28      	cmp	r3, #40	; 0x28
 800534c:	d049      	beq.n	80053e2 <HAL_SPI_Init+0x25a>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	69db      	ldr	r3, [r3, #28]
 8005352:	2b30      	cmp	r3, #48	; 0x30
 8005354:	d045      	beq.n	80053e2 <HAL_SPI_Init+0x25a>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	2b38      	cmp	r3, #56	; 0x38
 800535c:	d041      	beq.n	80053e2 <HAL_SPI_Init+0x25a>
 800535e:	f240 1151 	movw	r1, #337	; 0x151
 8005362:	4809      	ldr	r0, [pc, #36]	; (8005388 <HAL_SPI_Init+0x200>)
 8005364:	f7fb fc43 	bl	8000bee <assert_failed>
 8005368:	e03b      	b.n	80053e2 <HAL_SPI_Init+0x25a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	61da      	str	r2, [r3, #28]
 8005370:	e037      	b.n	80053e2 <HAL_SPI_Init+0x25a>
 8005372:	bf00      	nop
 8005374:	40013000 	.word	0x40013000
 8005378:	40003800 	.word	0x40003800
 800537c:	40003c00 	.word	0x40003c00
 8005380:	40013400 	.word	0x40013400
 8005384:	40015000 	.word	0x40015000
 8005388:	08008be8 	.word	0x08008be8
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	69db      	ldr	r3, [r3, #28]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d020      	beq.n	80053d6 <HAL_SPI_Init+0x24e>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	69db      	ldr	r3, [r3, #28]
 8005398:	2b08      	cmp	r3, #8
 800539a:	d01c      	beq.n	80053d6 <HAL_SPI_Init+0x24e>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	69db      	ldr	r3, [r3, #28]
 80053a0:	2b10      	cmp	r3, #16
 80053a2:	d018      	beq.n	80053d6 <HAL_SPI_Init+0x24e>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	69db      	ldr	r3, [r3, #28]
 80053a8:	2b18      	cmp	r3, #24
 80053aa:	d014      	beq.n	80053d6 <HAL_SPI_Init+0x24e>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	69db      	ldr	r3, [r3, #28]
 80053b0:	2b20      	cmp	r3, #32
 80053b2:	d010      	beq.n	80053d6 <HAL_SPI_Init+0x24e>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	2b28      	cmp	r3, #40	; 0x28
 80053ba:	d00c      	beq.n	80053d6 <HAL_SPI_Init+0x24e>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	69db      	ldr	r3, [r3, #28]
 80053c0:	2b30      	cmp	r3, #48	; 0x30
 80053c2:	d008      	beq.n	80053d6 <HAL_SPI_Init+0x24e>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	69db      	ldr	r3, [r3, #28]
 80053c8:	2b38      	cmp	r3, #56	; 0x38
 80053ca:	d004      	beq.n	80053d6 <HAL_SPI_Init+0x24e>
 80053cc:	f240 115b 	movw	r1, #347	; 0x15b
 80053d0:	483a      	ldr	r0, [pc, #232]	; (80054bc <HAL_SPI_Init+0x334>)
 80053d2:	f7fb fc0c 	bl	8000bee <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d106      	bne.n	8005402 <HAL_SPI_Init+0x27a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f7fb fc37 	bl	8000c70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2202      	movs	r2, #2
 8005406:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005418:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005434:	431a      	orrs	r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	691b      	ldr	r3, [r3, #16]
 800543a:	f003 0302 	and.w	r3, r3, #2
 800543e:	431a      	orrs	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	431a      	orrs	r2, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005452:	431a      	orrs	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	69db      	ldr	r3, [r3, #28]
 8005458:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800545c:	431a      	orrs	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005466:	ea42 0103 	orr.w	r1, r2, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800546e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	430a      	orrs	r2, r1
 8005478:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	0c1b      	lsrs	r3, r3, #16
 8005480:	f003 0104 	and.w	r1, r3, #4
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005488:	f003 0210 	and.w	r2, r3, #16
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	69da      	ldr	r2, [r3, #28]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3708      	adds	r7, #8
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	08008be8 	.word	0x08008be8

080054c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80054c0:	b084      	sub	sp, #16
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b084      	sub	sp, #16
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
 80054ca:	f107 001c 	add.w	r0, r7, #28
 80054ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80054d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d122      	bne.n	800551e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80054ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005500:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005502:	2b01      	cmp	r3, #1
 8005504:	d105      	bne.n	8005512 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f9a0 	bl	8005858 <USB_CoreReset>
 8005518:	4603      	mov	r3, r0
 800551a:	73fb      	strb	r3, [r7, #15]
 800551c:	e01a      	b.n	8005554 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 f994 	bl	8005858 <USB_CoreReset>
 8005530:	4603      	mov	r3, r0
 8005532:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005534:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005536:	2b00      	cmp	r3, #0
 8005538:	d106      	bne.n	8005548 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	639a      	str	r2, [r3, #56]	; 0x38
 8005546:	e005      	b.n	8005554 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800554c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005556:	2b01      	cmp	r3, #1
 8005558:	d10b      	bne.n	8005572 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	f043 0206 	orr.w	r2, r3, #6
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	f043 0220 	orr.w	r2, r3, #32
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005572:	7bfb      	ldrb	r3, [r7, #15]
}
 8005574:	4618      	mov	r0, r3
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800557e:	b004      	add	sp, #16
 8005580:	4770      	bx	lr

08005582 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005582:	b480      	push	{r7}
 8005584:	b083      	sub	sp, #12
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	f043 0201 	orr.w	r2, r3, #1
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f023 0201 	bic.w	r2, r3, #1
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80055c6:	b580      	push	{r7, lr}
 80055c8:	b084      	sub	sp, #16
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
 80055ce:	460b      	mov	r3, r1
 80055d0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80055e2:	78fb      	ldrb	r3, [r7, #3]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d115      	bne.n	8005614 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80055f4:	2001      	movs	r0, #1
 80055f6:	f7fb fcc3 	bl	8000f80 <HAL_Delay>
      ms++;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	3301      	adds	r3, #1
 80055fe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 f91a 	bl	800583a <USB_GetMode>
 8005606:	4603      	mov	r3, r0
 8005608:	2b01      	cmp	r3, #1
 800560a:	d01e      	beq.n	800564a <USB_SetCurrentMode+0x84>
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2b31      	cmp	r3, #49	; 0x31
 8005610:	d9f0      	bls.n	80055f4 <USB_SetCurrentMode+0x2e>
 8005612:	e01a      	b.n	800564a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005614:	78fb      	ldrb	r3, [r7, #3]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d115      	bne.n	8005646 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005626:	2001      	movs	r0, #1
 8005628:	f7fb fcaa 	bl	8000f80 <HAL_Delay>
      ms++;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	3301      	adds	r3, #1
 8005630:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f901 	bl	800583a <USB_GetMode>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d005      	beq.n	800564a <USB_SetCurrentMode+0x84>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2b31      	cmp	r3, #49	; 0x31
 8005642:	d9f0      	bls.n	8005626 <USB_SetCurrentMode+0x60>
 8005644:	e001      	b.n	800564a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e005      	b.n	8005656 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2b32      	cmp	r3, #50	; 0x32
 800564e:	d101      	bne.n	8005654 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e000      	b.n	8005656 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
	...

08005660 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800566a:	2300      	movs	r3, #0
 800566c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	019b      	lsls	r3, r3, #6
 8005672:	f043 0220 	orr.w	r2, r3, #32
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	3301      	adds	r3, #1
 800567e:	60fb      	str	r3, [r7, #12]
 8005680:	4a08      	ldr	r2, [pc, #32]	; (80056a4 <USB_FlushTxFifo+0x44>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d901      	bls.n	800568a <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e006      	b.n	8005698 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	f003 0320 	and.w	r3, r3, #32
 8005692:	2b20      	cmp	r3, #32
 8005694:	d0f1      	beq.n	800567a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	3714      	adds	r7, #20
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr
 80056a4:	00030d40 	.word	0x00030d40

080056a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056b0:	2300      	movs	r3, #0
 80056b2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2210      	movs	r2, #16
 80056b8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	3301      	adds	r3, #1
 80056be:	60fb      	str	r3, [r7, #12]
 80056c0:	4a08      	ldr	r2, [pc, #32]	; (80056e4 <USB_FlushRxFifo+0x3c>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d901      	bls.n	80056ca <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e006      	b.n	80056d8 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	f003 0310 	and.w	r3, r3, #16
 80056d2:	2b10      	cmp	r3, #16
 80056d4:	d0f1      	beq.n	80056ba <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80056d6:	2300      	movs	r3, #0
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr
 80056e4:	00030d40 	.word	0x00030d40

080056e8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b089      	sub	sp, #36	; 0x24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	4611      	mov	r1, r2
 80056f4:	461a      	mov	r2, r3
 80056f6:	460b      	mov	r3, r1
 80056f8:	71fb      	strb	r3, [r7, #7]
 80056fa:	4613      	mov	r3, r2
 80056fc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005706:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800570a:	2b00      	cmp	r3, #0
 800570c:	d123      	bne.n	8005756 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800570e:	88bb      	ldrh	r3, [r7, #4]
 8005710:	3303      	adds	r3, #3
 8005712:	089b      	lsrs	r3, r3, #2
 8005714:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005716:	2300      	movs	r3, #0
 8005718:	61bb      	str	r3, [r7, #24]
 800571a:	e018      	b.n	800574e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800571c:	79fb      	ldrb	r3, [r7, #7]
 800571e:	031a      	lsls	r2, r3, #12
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	4413      	add	r3, r2
 8005724:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005728:	461a      	mov	r2, r3
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	3301      	adds	r3, #1
 8005734:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	3301      	adds	r3, #1
 800573a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	3301      	adds	r3, #1
 8005740:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	3301      	adds	r3, #1
 8005746:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	3301      	adds	r3, #1
 800574c:	61bb      	str	r3, [r7, #24]
 800574e:	69ba      	ldr	r2, [r7, #24]
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	429a      	cmp	r2, r3
 8005754:	d3e2      	bcc.n	800571c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005756:	2300      	movs	r3, #0
}
 8005758:	4618      	mov	r0, r3
 800575a:	3724      	adds	r7, #36	; 0x24
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005764:	b480      	push	{r7}
 8005766:	b08b      	sub	sp, #44	; 0x2c
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	4613      	mov	r3, r2
 8005770:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800577a:	88fb      	ldrh	r3, [r7, #6]
 800577c:	089b      	lsrs	r3, r3, #2
 800577e:	b29b      	uxth	r3, r3
 8005780:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005782:	88fb      	ldrh	r3, [r7, #6]
 8005784:	f003 0303 	and.w	r3, r3, #3
 8005788:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800578a:	2300      	movs	r3, #0
 800578c:	623b      	str	r3, [r7, #32]
 800578e:	e014      	b.n	80057ba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579a:	601a      	str	r2, [r3, #0]
    pDest++;
 800579c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579e:	3301      	adds	r3, #1
 80057a0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80057a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a4:	3301      	adds	r3, #1
 80057a6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80057a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057aa:	3301      	adds	r3, #1
 80057ac:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80057ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b0:	3301      	adds	r3, #1
 80057b2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80057b4:	6a3b      	ldr	r3, [r7, #32]
 80057b6:	3301      	adds	r3, #1
 80057b8:	623b      	str	r3, [r7, #32]
 80057ba:	6a3a      	ldr	r2, [r7, #32]
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d3e6      	bcc.n	8005790 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80057c2:	8bfb      	ldrh	r3, [r7, #30]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d01e      	beq.n	8005806 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80057c8:	2300      	movs	r3, #0
 80057ca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057d2:	461a      	mov	r2, r3
 80057d4:	f107 0310 	add.w	r3, r7, #16
 80057d8:	6812      	ldr	r2, [r2, #0]
 80057da:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	6a3b      	ldr	r3, [r7, #32]
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	00db      	lsls	r3, r3, #3
 80057e4:	fa22 f303 	lsr.w	r3, r2, r3
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ec:	701a      	strb	r2, [r3, #0]
      i++;
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	3301      	adds	r3, #1
 80057f2:	623b      	str	r3, [r7, #32]
      pDest++;
 80057f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f6:	3301      	adds	r3, #1
 80057f8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80057fa:	8bfb      	ldrh	r3, [r7, #30]
 80057fc:	3b01      	subs	r3, #1
 80057fe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005800:	8bfb      	ldrh	r3, [r7, #30]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1ea      	bne.n	80057dc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005808:	4618      	mov	r0, r3
 800580a:	372c      	adds	r7, #44	; 0x2c
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005814:	b480      	push	{r7}
 8005816:	b085      	sub	sp, #20
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	695b      	ldr	r3, [r3, #20]
 8005820:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	4013      	ands	r3, r2
 800582a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800582c:	68fb      	ldr	r3, [r7, #12]
}
 800582e:	4618      	mov	r0, r3
 8005830:	3714      	adds	r7, #20
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr

0800583a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800583a:	b480      	push	{r7}
 800583c:	b083      	sub	sp, #12
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	f003 0301 	and.w	r3, r3, #1
}
 800584a:	4618      	mov	r0, r3
 800584c:	370c      	adds	r7, #12
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
	...

08005858 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005858:	b480      	push	{r7}
 800585a:	b085      	sub	sp, #20
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005860:	2300      	movs	r3, #0
 8005862:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	3301      	adds	r3, #1
 8005868:	60fb      	str	r3, [r7, #12]
 800586a:	4a13      	ldr	r2, [pc, #76]	; (80058b8 <USB_CoreReset+0x60>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d901      	bls.n	8005874 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e01a      	b.n	80058aa <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	2b00      	cmp	r3, #0
 800587a:	daf3      	bge.n	8005864 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800587c:	2300      	movs	r3, #0
 800587e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	f043 0201 	orr.w	r2, r3, #1
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	3301      	adds	r3, #1
 8005890:	60fb      	str	r3, [r7, #12]
 8005892:	4a09      	ldr	r2, [pc, #36]	; (80058b8 <USB_CoreReset+0x60>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d901      	bls.n	800589c <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8005898:	2303      	movs	r3, #3
 800589a:	e006      	b.n	80058aa <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	691b      	ldr	r3, [r3, #16]
 80058a0:	f003 0301 	and.w	r3, r3, #1
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d0f1      	beq.n	800588c <USB_CoreReset+0x34>

  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3714      	adds	r7, #20
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	00030d40 	.word	0x00030d40

080058bc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058bc:	b084      	sub	sp, #16
 80058be:	b580      	push	{r7, lr}
 80058c0:	b084      	sub	sp, #16
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
 80058c6:	f107 001c 	add.w	r0, r7, #28
 80058ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80058d8:	461a      	mov	r2, r3
 80058da:	2300      	movs	r3, #0
 80058dc:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ee:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fa:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005906:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800590a:	2b00      	cmp	r3, #0
 800590c:	d018      	beq.n	8005940 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	2b01      	cmp	r3, #1
 8005912:	d10a      	bne.n	800592a <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68ba      	ldr	r2, [r7, #8]
 800591e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005922:	f043 0304 	orr.w	r3, r3, #4
 8005926:	6013      	str	r3, [r2, #0]
 8005928:	e014      	b.n	8005954 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68ba      	ldr	r2, [r7, #8]
 8005934:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005938:	f023 0304 	bic.w	r3, r3, #4
 800593c:	6013      	str	r3, [r2, #0]
 800593e:	e009      	b.n	8005954 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68ba      	ldr	r2, [r7, #8]
 800594a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800594e:	f023 0304 	bic.w	r3, r3, #4
 8005952:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8005954:	2110      	movs	r1, #16
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f7ff fe82 	bl	8005660 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f7ff fea3 	bl	80056a8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005962:	2300      	movs	r3, #0
 8005964:	60fb      	str	r3, [r7, #12]
 8005966:	e015      	b.n	8005994 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	015a      	lsls	r2, r3, #5
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	4413      	add	r3, r2
 8005970:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005974:	461a      	mov	r2, r3
 8005976:	f04f 33ff 	mov.w	r3, #4294967295
 800597a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	015a      	lsls	r2, r3, #5
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	4413      	add	r3, r2
 8005984:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005988:	461a      	mov	r2, r3
 800598a:	2300      	movs	r3, #0
 800598c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	3301      	adds	r3, #1
 8005992:	60fb      	str	r3, [r7, #12]
 8005994:	6a3b      	ldr	r3, [r7, #32]
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	429a      	cmp	r2, r3
 800599a:	d3e5      	bcc.n	8005968 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f04f 32ff 	mov.w	r2, #4294967295
 80059a8:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00b      	beq.n	80059ce <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059bc:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a13      	ldr	r2, [pc, #76]	; (8005a10 <USB_HostInit+0x154>)
 80059c2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a13      	ldr	r2, [pc, #76]	; (8005a14 <USB_HostInit+0x158>)
 80059c8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80059cc:	e009      	b.n	80059e2 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2280      	movs	r2, #128	; 0x80
 80059d2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a10      	ldr	r2, [pc, #64]	; (8005a18 <USB_HostInit+0x15c>)
 80059d8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a0f      	ldr	r2, [pc, #60]	; (8005a1c <USB_HostInit+0x160>)
 80059de:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80059e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d105      	bne.n	80059f4 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	699b      	ldr	r3, [r3, #24]
 80059ec:	f043 0210 	orr.w	r2, r3, #16
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	699a      	ldr	r2, [r3, #24]
 80059f8:	4b09      	ldr	r3, [pc, #36]	; (8005a20 <USB_HostInit+0x164>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3710      	adds	r7, #16
 8005a06:	46bd      	mov	sp, r7
 8005a08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a0c:	b004      	add	sp, #16
 8005a0e:	4770      	bx	lr
 8005a10:	01000200 	.word	0x01000200
 8005a14:	00e00300 	.word	0x00e00300
 8005a18:	00600080 	.word	0x00600080
 8005a1c:	004000e0 	.word	0x004000e0
 8005a20:	a3200008 	.word	0xa3200008

08005a24 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b085      	sub	sp, #20
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a42:	f023 0303 	bic.w	r3, r3, #3
 8005a46:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	78fb      	ldrb	r3, [r7, #3]
 8005a52:	f003 0303 	and.w	r3, r3, #3
 8005a56:	68f9      	ldr	r1, [r7, #12]
 8005a58:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005a60:	78fb      	ldrb	r3, [r7, #3]
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d107      	bne.n	8005a76 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005a72:	6053      	str	r3, [r2, #4]
 8005a74:	e009      	b.n	8005a8a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005a76:	78fb      	ldrb	r3, [r7, #3]
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d106      	bne.n	8005a8a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a82:	461a      	mov	r2, r3
 8005a84:	f241 7370 	movw	r3, #6000	; 0x1770
 8005a88:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3714      	adds	r7, #20
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005ab8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005ac2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ac6:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005ac8:	2064      	movs	r0, #100	; 0x64
 8005aca:	f7fb fa59 	bl	8000f80 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005ad6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ada:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005adc:	200a      	movs	r0, #10
 8005ade:	f7fb fa4f 	bl	8000f80 <HAL_Delay>

  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b085      	sub	sp, #20
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	460b      	mov	r3, r1
 8005af6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005afc:	2300      	movs	r3, #0
 8005afe:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005b10:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d109      	bne.n	8005b30 <USB_DriveVbus+0x44>
 8005b1c:	78fb      	ldrb	r3, [r7, #3]
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d106      	bne.n	8005b30 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005b2a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005b2e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b3a:	d109      	bne.n	8005b50 <USB_DriveVbus+0x64>
 8005b3c:	78fb      	ldrb	r3, [r7, #3]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d106      	bne.n	8005b50 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005b4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b4e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005b50:	2300      	movs	r3, #0
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3714      	adds	r7, #20
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr

08005b5e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005b5e:	b480      	push	{r7}
 8005b60:	b085      	sub	sp, #20
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	0c5b      	lsrs	r3, r3, #17
 8005b7c:	f003 0303 	and.w	r3, r3, #3
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	b29b      	uxth	r3, r3
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3714      	adds	r7, #20
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr
	...

08005bb0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b088      	sub	sp, #32
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	4608      	mov	r0, r1
 8005bba:	4611      	mov	r1, r2
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	70fb      	strb	r3, [r7, #3]
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	70bb      	strb	r3, [r7, #2]
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005bd2:	78fb      	ldrb	r3, [r7, #3]
 8005bd4:	015a      	lsls	r2, r3, #5
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	4413      	add	r3, r2
 8005bda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bde:	461a      	mov	r2, r3
 8005be0:	f04f 33ff 	mov.w	r3, #4294967295
 8005be4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005be6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005bea:	2b03      	cmp	r3, #3
 8005bec:	d87e      	bhi.n	8005cec <USB_HC_Init+0x13c>
 8005bee:	a201      	add	r2, pc, #4	; (adr r2, 8005bf4 <USB_HC_Init+0x44>)
 8005bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf4:	08005c05 	.word	0x08005c05
 8005bf8:	08005caf 	.word	0x08005caf
 8005bfc:	08005c05 	.word	0x08005c05
 8005c00:	08005c71 	.word	0x08005c71
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005c04:	78fb      	ldrb	r3, [r7, #3]
 8005c06:	015a      	lsls	r2, r3, #5
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c10:	461a      	mov	r2, r3
 8005c12:	f240 439d 	movw	r3, #1181	; 0x49d
 8005c16:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005c18:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	da10      	bge.n	8005c42 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005c20:	78fb      	ldrb	r3, [r7, #3]
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	78fa      	ldrb	r2, [r7, #3]
 8005c30:	0151      	lsls	r1, r2, #5
 8005c32:	693a      	ldr	r2, [r7, #16]
 8005c34:	440a      	add	r2, r1
 8005c36:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c3e:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8005c40:	e057      	b.n	8005cf2 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d051      	beq.n	8005cf2 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005c4e:	78fb      	ldrb	r3, [r7, #3]
 8005c50:	015a      	lsls	r2, r3, #5
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	4413      	add	r3, r2
 8005c56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	78fa      	ldrb	r2, [r7, #3]
 8005c5e:	0151      	lsls	r1, r2, #5
 8005c60:	693a      	ldr	r2, [r7, #16]
 8005c62:	440a      	add	r2, r1
 8005c64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c68:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005c6c:	60d3      	str	r3, [r2, #12]
      break;
 8005c6e:	e040      	b.n	8005cf2 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005c70:	78fb      	ldrb	r3, [r7, #3]
 8005c72:	015a      	lsls	r2, r3, #5
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	4413      	add	r3, r2
 8005c78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	f240 639d 	movw	r3, #1693	; 0x69d
 8005c82:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005c84:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	da34      	bge.n	8005cf6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005c8c:	78fb      	ldrb	r3, [r7, #3]
 8005c8e:	015a      	lsls	r2, r3, #5
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	4413      	add	r3, r2
 8005c94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	78fa      	ldrb	r2, [r7, #3]
 8005c9c:	0151      	lsls	r1, r2, #5
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	440a      	add	r2, r1
 8005ca2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ca6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005caa:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005cac:	e023      	b.n	8005cf6 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005cae:	78fb      	ldrb	r3, [r7, #3]
 8005cb0:	015a      	lsls	r2, r3, #5
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cba:	461a      	mov	r2, r3
 8005cbc:	f240 2325 	movw	r3, #549	; 0x225
 8005cc0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005cc2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	da17      	bge.n	8005cfa <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005cca:	78fb      	ldrb	r3, [r7, #3]
 8005ccc:	015a      	lsls	r2, r3, #5
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	78fa      	ldrb	r2, [r7, #3]
 8005cda:	0151      	lsls	r1, r2, #5
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	440a      	add	r2, r1
 8005ce0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ce4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005ce8:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005cea:	e006      	b.n	8005cfa <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	77fb      	strb	r3, [r7, #31]
      break;
 8005cf0:	e004      	b.n	8005cfc <USB_HC_Init+0x14c>
      break;
 8005cf2:	bf00      	nop
 8005cf4:	e002      	b.n	8005cfc <USB_HC_Init+0x14c>
      break;
 8005cf6:	bf00      	nop
 8005cf8:	e000      	b.n	8005cfc <USB_HC_Init+0x14c>
      break;
 8005cfa:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d02:	699a      	ldr	r2, [r3, #24]
 8005d04:	78fb      	ldrb	r3, [r7, #3]
 8005d06:	f003 030f 	and.w	r3, r3, #15
 8005d0a:	2101      	movs	r1, #1
 8005d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d10:	6939      	ldr	r1, [r7, #16]
 8005d12:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005d16:	4313      	orrs	r3, r2
 8005d18:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005d26:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	da03      	bge.n	8005d36 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005d2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d32:	61bb      	str	r3, [r7, #24]
 8005d34:	e001      	b.n	8005d3a <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8005d36:	2300      	movs	r3, #0
 8005d38:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7ff ff0f 	bl	8005b5e <USB_GetHostSpeed>
 8005d40:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005d42:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d106      	bne.n	8005d58 <USB_HC_Init+0x1a8>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2b02      	cmp	r3, #2
 8005d4e:	d003      	beq.n	8005d58 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005d50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d54:	617b      	str	r3, [r7, #20]
 8005d56:	e001      	b.n	8005d5c <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d5c:	787b      	ldrb	r3, [r7, #1]
 8005d5e:	059b      	lsls	r3, r3, #22
 8005d60:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005d64:	78bb      	ldrb	r3, [r7, #2]
 8005d66:	02db      	lsls	r3, r3, #11
 8005d68:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d6c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005d6e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005d72:	049b      	lsls	r3, r3, #18
 8005d74:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005d78:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005d7a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005d7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005d80:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d86:	78fb      	ldrb	r3, [r7, #3]
 8005d88:	0159      	lsls	r1, r3, #5
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	440b      	add	r3, r1
 8005d8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d92:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d98:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8005d9a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005d9e:	2b03      	cmp	r3, #3
 8005da0:	d10f      	bne.n	8005dc2 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8005da2:	78fb      	ldrb	r3, [r7, #3]
 8005da4:	015a      	lsls	r2, r3, #5
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	4413      	add	r3, r2
 8005daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	78fa      	ldrb	r2, [r7, #3]
 8005db2:	0151      	lsls	r1, r2, #5
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	440a      	add	r2, r1
 8005db8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005dbc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005dc0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005dc2:	7ffb      	ldrb	r3, [r7, #31]
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3720      	adds	r7, #32
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b08c      	sub	sp, #48	; 0x30
 8005dd0:	af02      	add	r7, sp, #8
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	785b      	ldrb	r3, [r3, #1]
 8005de2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005de4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005de8:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d02d      	beq.n	8005e52 <USB_HC_StartXfer+0x86>
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	791b      	ldrb	r3, [r3, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d129      	bne.n	8005e52 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8005dfe:	79fb      	ldrb	r3, [r7, #7]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d117      	bne.n	8005e34 <USB_HC_StartXfer+0x68>
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	79db      	ldrb	r3, [r3, #7]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d003      	beq.n	8005e14 <USB_HC_StartXfer+0x48>
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	79db      	ldrb	r3, [r3, #7]
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d10f      	bne.n	8005e34 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	015a      	lsls	r2, r3, #5
 8005e18:	6a3b      	ldr	r3, [r7, #32]
 8005e1a:	4413      	add	r3, r2
 8005e1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	69fa      	ldr	r2, [r7, #28]
 8005e24:	0151      	lsls	r1, r2, #5
 8005e26:	6a3a      	ldr	r2, [r7, #32]
 8005e28:	440a      	add	r2, r1
 8005e2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e32:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8005e34:	79fb      	ldrb	r3, [r7, #7]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10b      	bne.n	8005e52 <USB_HC_StartXfer+0x86>
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	795b      	ldrb	r3, [r3, #5]
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d107      	bne.n	8005e52 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	785b      	ldrb	r3, [r3, #1]
 8005e46:	4619      	mov	r1, r3
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f000 fa2f 	bl	80062ac <USB_DoPing>
      return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	e0f8      	b.n	8006044 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d018      	beq.n	8005e8c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	68ba      	ldr	r2, [r7, #8]
 8005e60:	8912      	ldrh	r2, [r2, #8]
 8005e62:	4413      	add	r3, r2
 8005e64:	3b01      	subs	r3, #1
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	8912      	ldrh	r2, [r2, #8]
 8005e6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e6e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005e70:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005e72:	8b7b      	ldrh	r3, [r7, #26]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d90b      	bls.n	8005e90 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005e78:	8b7b      	ldrh	r3, [r7, #26]
 8005e7a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005e7c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	8912      	ldrh	r2, [r2, #8]
 8005e82:	fb02 f203 	mul.w	r2, r2, r3
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	611a      	str	r2, [r3, #16]
 8005e8a:	e001      	b.n	8005e90 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	78db      	ldrb	r3, [r3, #3]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d007      	beq.n	8005ea8 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005e98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005e9a:	68ba      	ldr	r2, [r7, #8]
 8005e9c:	8912      	ldrh	r2, [r2, #8]
 8005e9e:	fb02 f203 	mul.w	r2, r2, r3
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	611a      	str	r2, [r3, #16]
 8005ea6:	e003      	b.n	8005eb0 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	695a      	ldr	r2, [r3, #20]
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005eb8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005eba:	04d9      	lsls	r1, r3, #19
 8005ebc:	4b63      	ldr	r3, [pc, #396]	; (800604c <USB_HC_StartXfer+0x280>)
 8005ebe:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005ec0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	7a9b      	ldrb	r3, [r3, #10]
 8005ec6:	075b      	lsls	r3, r3, #29
 8005ec8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005ecc:	69f9      	ldr	r1, [r7, #28]
 8005ece:	0148      	lsls	r0, r1, #5
 8005ed0:	6a39      	ldr	r1, [r7, #32]
 8005ed2:	4401      	add	r1, r0
 8005ed4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005ed8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005eda:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005edc:	79fb      	ldrb	r3, [r7, #7]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d009      	beq.n	8005ef6 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	68d9      	ldr	r1, [r3, #12]
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	015a      	lsls	r2, r3, #5
 8005eea:	6a3b      	ldr	r3, [r7, #32]
 8005eec:	4413      	add	r3, r2
 8005eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ef2:	460a      	mov	r2, r1
 8005ef4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f003 0301 	and.w	r3, r3, #1
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	bf0c      	ite	eq
 8005f06:	2301      	moveq	r3, #1
 8005f08:	2300      	movne	r3, #0
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	015a      	lsls	r2, r3, #5
 8005f12:	6a3b      	ldr	r3, [r7, #32]
 8005f14:	4413      	add	r3, r2
 8005f16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	69fa      	ldr	r2, [r7, #28]
 8005f1e:	0151      	lsls	r1, r2, #5
 8005f20:	6a3a      	ldr	r2, [r7, #32]
 8005f22:	440a      	add	r2, r1
 8005f24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f28:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005f2c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005f2e:	69fb      	ldr	r3, [r7, #28]
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	6a3b      	ldr	r3, [r7, #32]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	7e7b      	ldrb	r3, [r7, #25]
 8005f3e:	075b      	lsls	r3, r3, #29
 8005f40:	69f9      	ldr	r1, [r7, #28]
 8005f42:	0148      	lsls	r0, r1, #5
 8005f44:	6a39      	ldr	r1, [r7, #32]
 8005f46:	4401      	add	r1, r0
 8005f48:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	015a      	lsls	r2, r3, #5
 8005f54:	6a3b      	ldr	r3, [r7, #32]
 8005f56:	4413      	add	r3, r2
 8005f58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f66:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	78db      	ldrb	r3, [r3, #3]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d004      	beq.n	8005f7a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f76:	613b      	str	r3, [r7, #16]
 8005f78:	e003      	b.n	8005f82 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005f80:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f88:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	015a      	lsls	r2, r3, #5
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	4413      	add	r3, r2
 8005f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f96:	461a      	mov	r2, r3
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005f9c:	79fb      	ldrb	r3, [r7, #7]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d001      	beq.n	8005fa6 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	e04e      	b.n	8006044 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	78db      	ldrb	r3, [r3, #3]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d149      	bne.n	8006042 <USB_HC_StartXfer+0x276>
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d045      	beq.n	8006042 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	79db      	ldrb	r3, [r3, #7]
 8005fba:	2b03      	cmp	r3, #3
 8005fbc:	d830      	bhi.n	8006020 <USB_HC_StartXfer+0x254>
 8005fbe:	a201      	add	r2, pc, #4	; (adr r2, 8005fc4 <USB_HC_StartXfer+0x1f8>)
 8005fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc4:	08005fd5 	.word	0x08005fd5
 8005fc8:	08005ff9 	.word	0x08005ff9
 8005fcc:	08005fd5 	.word	0x08005fd5
 8005fd0:	08005ff9 	.word	0x08005ff9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	695b      	ldr	r3, [r3, #20]
 8005fd8:	3303      	adds	r3, #3
 8005fda:	089b      	lsrs	r3, r3, #2
 8005fdc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005fde:	8afa      	ldrh	r2, [r7, #22]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d91c      	bls.n	8006024 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	f043 0220 	orr.w	r2, r3, #32
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	619a      	str	r2, [r3, #24]
        }
        break;
 8005ff6:	e015      	b.n	8006024 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	695b      	ldr	r3, [r3, #20]
 8005ffc:	3303      	adds	r3, #3
 8005ffe:	089b      	lsrs	r3, r3, #2
 8006000:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006002:	8afa      	ldrh	r2, [r7, #22]
 8006004:	6a3b      	ldr	r3, [r7, #32]
 8006006:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	b29b      	uxth	r3, r3
 800600e:	429a      	cmp	r2, r3
 8006010:	d90a      	bls.n	8006028 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	699b      	ldr	r3, [r3, #24]
 8006016:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	619a      	str	r2, [r3, #24]
        }
        break;
 800601e:	e003      	b.n	8006028 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8006020:	bf00      	nop
 8006022:	e002      	b.n	800602a <USB_HC_StartXfer+0x25e>
        break;
 8006024:	bf00      	nop
 8006026:	e000      	b.n	800602a <USB_HC_StartXfer+0x25e>
        break;
 8006028:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800602a:	68bb      	ldr	r3, [r7, #8]
 800602c:	68d9      	ldr	r1, [r3, #12]
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	785a      	ldrb	r2, [r3, #1]
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	695b      	ldr	r3, [r3, #20]
 8006036:	b29b      	uxth	r3, r3
 8006038:	2000      	movs	r0, #0
 800603a:	9000      	str	r0, [sp, #0]
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f7ff fb53 	bl	80056e8 <USB_WritePacket>
  }

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3728      	adds	r7, #40	; 0x28
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	1ff80000 	.word	0x1ff80000

08006050 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	b29b      	uxth	r3, r3
}
 8006066:	4618      	mov	r0, r3
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr

08006072 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006072:	b480      	push	{r7}
 8006074:	b089      	sub	sp, #36	; 0x24
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	460b      	mov	r3, r1
 800607c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8006082:	78fb      	ldrb	r3, [r7, #3]
 8006084:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8006086:	2300      	movs	r3, #0
 8006088:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	015a      	lsls	r2, r3, #5
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	4413      	add	r3, r2
 8006092:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	0c9b      	lsrs	r3, r3, #18
 800609a:	f003 0303 	and.w	r3, r3, #3
 800609e:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	015a      	lsls	r2, r3, #5
 80060a4:	69bb      	ldr	r3, [r7, #24]
 80060a6:	4413      	add	r3, r2
 80060a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	0fdb      	lsrs	r3, r3, #31
 80060b0:	f003 0301 	and.w	r3, r3, #1
 80060b4:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f003 0320 	and.w	r3, r3, #32
 80060be:	2b20      	cmp	r3, #32
 80060c0:	d104      	bne.n	80060cc <USB_HC_Halt+0x5a>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d101      	bne.n	80060cc <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80060c8:	2300      	movs	r3, #0
 80060ca:	e0e8      	b.n	800629e <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d002      	beq.n	80060d8 <USB_HC_Halt+0x66>
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	2b02      	cmp	r3, #2
 80060d6:	d173      	bne.n	80061c0 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	015a      	lsls	r2, r3, #5
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	0151      	lsls	r1, r2, #5
 80060ea:	69ba      	ldr	r2, [r7, #24]
 80060ec:	440a      	add	r2, r1
 80060ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060f2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80060f6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	f003 0320 	and.w	r3, r3, #32
 8006100:	2b00      	cmp	r3, #0
 8006102:	f040 80cb 	bne.w	800629c <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800610a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d143      	bne.n	800619a <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	015a      	lsls	r2, r3, #5
 8006116:	69bb      	ldr	r3, [r7, #24]
 8006118:	4413      	add	r3, r2
 800611a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	697a      	ldr	r2, [r7, #20]
 8006122:	0151      	lsls	r1, r2, #5
 8006124:	69ba      	ldr	r2, [r7, #24]
 8006126:	440a      	add	r2, r1
 8006128:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800612c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006130:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	015a      	lsls	r2, r3, #5
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	4413      	add	r3, r2
 800613a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	0151      	lsls	r1, r2, #5
 8006144:	69ba      	ldr	r2, [r7, #24]
 8006146:	440a      	add	r2, r1
 8006148:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800614c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006150:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	015a      	lsls	r2, r3, #5
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	4413      	add	r3, r2
 800615a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	697a      	ldr	r2, [r7, #20]
 8006162:	0151      	lsls	r1, r2, #5
 8006164:	69ba      	ldr	r2, [r7, #24]
 8006166:	440a      	add	r2, r1
 8006168:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800616c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006170:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	3301      	adds	r3, #1
 8006176:	61fb      	str	r3, [r7, #28]
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800617e:	d81d      	bhi.n	80061bc <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	015a      	lsls	r2, r3, #5
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	4413      	add	r3, r2
 8006188:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006192:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006196:	d0ec      	beq.n	8006172 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006198:	e080      	b.n	800629c <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	015a      	lsls	r2, r3, #5
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	4413      	add	r3, r2
 80061a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	697a      	ldr	r2, [r7, #20]
 80061aa:	0151      	lsls	r1, r2, #5
 80061ac:	69ba      	ldr	r2, [r7, #24]
 80061ae:	440a      	add	r2, r1
 80061b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061b8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80061ba:	e06f      	b.n	800629c <USB_HC_Halt+0x22a>
            break;
 80061bc:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80061be:	e06d      	b.n	800629c <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	015a      	lsls	r2, r3, #5
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	4413      	add	r3, r2
 80061c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	697a      	ldr	r2, [r7, #20]
 80061d0:	0151      	lsls	r1, r2, #5
 80061d2:	69ba      	ldr	r2, [r7, #24]
 80061d4:	440a      	add	r2, r1
 80061d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80061de:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d143      	bne.n	8006278 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	015a      	lsls	r2, r3, #5
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	4413      	add	r3, r2
 80061f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	0151      	lsls	r1, r2, #5
 8006202:	69ba      	ldr	r2, [r7, #24]
 8006204:	440a      	add	r2, r1
 8006206:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800620a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800620e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	015a      	lsls	r2, r3, #5
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	4413      	add	r3, r2
 8006218:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	0151      	lsls	r1, r2, #5
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	440a      	add	r2, r1
 8006226:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800622a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800622e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	015a      	lsls	r2, r3, #5
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	4413      	add	r3, r2
 8006238:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	0151      	lsls	r1, r2, #5
 8006242:	69ba      	ldr	r2, [r7, #24]
 8006244:	440a      	add	r2, r1
 8006246:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800624a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800624e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	3301      	adds	r3, #1
 8006254:	61fb      	str	r3, [r7, #28]
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800625c:	d81d      	bhi.n	800629a <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	015a      	lsls	r2, r3, #5
 8006262:	69bb      	ldr	r3, [r7, #24]
 8006264:	4413      	add	r3, r2
 8006266:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006270:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006274:	d0ec      	beq.n	8006250 <USB_HC_Halt+0x1de>
 8006276:	e011      	b.n	800629c <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	015a      	lsls	r2, r3, #5
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	4413      	add	r3, r2
 8006280:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	697a      	ldr	r2, [r7, #20]
 8006288:	0151      	lsls	r1, r2, #5
 800628a:	69ba      	ldr	r2, [r7, #24]
 800628c:	440a      	add	r2, r1
 800628e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006292:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	e000      	b.n	800629c <USB_HC_Halt+0x22a>
          break;
 800629a:	bf00      	nop
    }
  }

  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3724      	adds	r7, #36	; 0x24
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
	...

080062ac <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b087      	sub	sp, #28
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	460b      	mov	r3, r1
 80062b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80062bc:	78fb      	ldrb	r3, [r7, #3]
 80062be:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80062c0:	2301      	movs	r3, #1
 80062c2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	04da      	lsls	r2, r3, #19
 80062c8:	4b15      	ldr	r3, [pc, #84]	; (8006320 <USB_DoPing+0x74>)
 80062ca:	4013      	ands	r3, r2
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	0151      	lsls	r1, r2, #5
 80062d0:	697a      	ldr	r2, [r7, #20]
 80062d2:	440a      	add	r2, r1
 80062d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062dc:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	015a      	lsls	r2, r3, #5
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	4413      	add	r3, r2
 80062e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80062f4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062fc:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	015a      	lsls	r2, r3, #5
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	4413      	add	r3, r2
 8006306:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800630a:	461a      	mov	r2, r3
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	371c      	adds	r7, #28
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	1ff80000 	.word	0x1ff80000

08006324 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b086      	sub	sp, #24
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006330:	2300      	movs	r3, #0
 8006332:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f7ff f935 	bl	80055a4 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800633a:	2110      	movs	r1, #16
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7ff f98f 	bl	8005660 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7ff f9b0 	bl	80056a8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006348:	2300      	movs	r3, #0
 800634a:	613b      	str	r3, [r7, #16]
 800634c:	e01f      	b.n	800638e <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	015a      	lsls	r2, r3, #5
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	4413      	add	r3, r2
 8006356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006364:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800636c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006374:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	015a      	lsls	r2, r3, #5
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	4413      	add	r3, r2
 800637e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006382:	461a      	mov	r2, r3
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	3301      	adds	r3, #1
 800638c:	613b      	str	r3, [r7, #16]
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	2b0f      	cmp	r3, #15
 8006392:	d9dc      	bls.n	800634e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006394:	2300      	movs	r3, #0
 8006396:	613b      	str	r3, [r7, #16]
 8006398:	e034      	b.n	8006404 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	015a      	lsls	r2, r3, #5
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4413      	add	r3, r2
 80063a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80063b0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80063b8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80063c0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	015a      	lsls	r2, r3, #5
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	4413      	add	r3, r2
 80063ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063ce:	461a      	mov	r2, r3
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	3301      	adds	r3, #1
 80063d8:	617b      	str	r3, [r7, #20]
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063e0:	d80c      	bhi.n	80063fc <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	015a      	lsls	r2, r3, #5
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	4413      	add	r3, r2
 80063ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063f8:	d0ec      	beq.n	80063d4 <USB_StopHost+0xb0>
 80063fa:	e000      	b.n	80063fe <USB_StopHost+0xda>
        break;
 80063fc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	3301      	adds	r3, #1
 8006402:	613b      	str	r3, [r7, #16]
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	2b0f      	cmp	r3, #15
 8006408:	d9c7      	bls.n	800639a <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006410:	461a      	mov	r2, r3
 8006412:	f04f 33ff 	mov.w	r3, #4294967295
 8006416:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f04f 32ff 	mov.w	r2, #4294967295
 800641e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f7ff f8ae 	bl	8005582 <USB_EnableGlobalInt>

  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3718      	adds	r7, #24
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006430:	b590      	push	{r4, r7, lr}
 8006432:	b089      	sub	sp, #36	; 0x24
 8006434:	af04      	add	r7, sp, #16
 8006436:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006438:	2301      	movs	r3, #1
 800643a:	2202      	movs	r2, #2
 800643c:	2102      	movs	r1, #2
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 fc66 	bl	8006d10 <USBH_FindInterface>
 8006444:	4603      	mov	r3, r0
 8006446:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006448:	7bfb      	ldrb	r3, [r7, #15]
 800644a:	2bff      	cmp	r3, #255	; 0xff
 800644c:	d002      	beq.n	8006454 <USBH_CDC_InterfaceInit+0x24>
 800644e:	7bfb      	ldrb	r3, [r7, #15]
 8006450:	2b01      	cmp	r3, #1
 8006452:	d901      	bls.n	8006458 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006454:	2302      	movs	r3, #2
 8006456:	e13d      	b.n	80066d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006458:	7bfb      	ldrb	r3, [r7, #15]
 800645a:	4619      	mov	r1, r3
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 fc3b 	bl	8006cd8 <USBH_SelectInterface>
 8006462:	4603      	mov	r3, r0
 8006464:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006466:	7bbb      	ldrb	r3, [r7, #14]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d001      	beq.n	8006470 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800646c:	2302      	movs	r3, #2
 800646e:	e131      	b.n	80066d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8006476:	2050      	movs	r0, #80	; 0x50
 8006478:	f002 fa00 	bl	800887c <malloc>
 800647c:	4603      	mov	r3, r0
 800647e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006486:	69db      	ldr	r3, [r3, #28]
 8006488:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d101      	bne.n	8006494 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006490:	2302      	movs	r3, #2
 8006492:	e11f      	b.n	80066d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006494:	2250      	movs	r2, #80	; 0x50
 8006496:	2100      	movs	r1, #0
 8006498:	68b8      	ldr	r0, [r7, #8]
 800649a:	f002 f9ff 	bl	800889c <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800649e:	7bfb      	ldrb	r3, [r7, #15]
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	211a      	movs	r1, #26
 80064a4:	fb01 f303 	mul.w	r3, r1, r3
 80064a8:	4413      	add	r3, r2
 80064aa:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	b25b      	sxtb	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	da15      	bge.n	80064e2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80064b6:	7bfb      	ldrb	r3, [r7, #15]
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	211a      	movs	r1, #26
 80064bc:	fb01 f303 	mul.w	r3, r1, r3
 80064c0:	4413      	add	r3, r2
 80064c2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80064c6:	781a      	ldrb	r2, [r3, #0]
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80064cc:	7bfb      	ldrb	r3, [r7, #15]
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	211a      	movs	r1, #26
 80064d2:	fb01 f303 	mul.w	r3, r1, r3
 80064d6:	4413      	add	r3, r2
 80064d8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80064dc:	881a      	ldrh	r2, [r3, #0]
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	785b      	ldrb	r3, [r3, #1]
 80064e6:	4619      	mov	r1, r3
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f001 fe32 	bl	8008152 <USBH_AllocPipe>
 80064ee:	4603      	mov	r3, r0
 80064f0:	461a      	mov	r2, r3
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	7819      	ldrb	r1, [r3, #0]
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	7858      	ldrb	r0, [r3, #1]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800650a:	68ba      	ldr	r2, [r7, #8]
 800650c:	8952      	ldrh	r2, [r2, #10]
 800650e:	9202      	str	r2, [sp, #8]
 8006510:	2203      	movs	r2, #3
 8006512:	9201      	str	r2, [sp, #4]
 8006514:	9300      	str	r3, [sp, #0]
 8006516:	4623      	mov	r3, r4
 8006518:	4602      	mov	r2, r0
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f001 fdea 	bl	80080f4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	2200      	movs	r2, #0
 8006526:	4619      	mov	r1, r3
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f002 f8f9 	bl	8008720 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800652e:	2300      	movs	r3, #0
 8006530:	2200      	movs	r2, #0
 8006532:	210a      	movs	r1, #10
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 fbeb 	bl	8006d10 <USBH_FindInterface>
 800653a:	4603      	mov	r3, r0
 800653c:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800653e:	7bfb      	ldrb	r3, [r7, #15]
 8006540:	2bff      	cmp	r3, #255	; 0xff
 8006542:	d002      	beq.n	800654a <USBH_CDC_InterfaceInit+0x11a>
 8006544:	7bfb      	ldrb	r3, [r7, #15]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d901      	bls.n	800654e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800654a:	2302      	movs	r3, #2
 800654c:	e0c2      	b.n	80066d4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800654e:	7bfb      	ldrb	r3, [r7, #15]
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	211a      	movs	r1, #26
 8006554:	fb01 f303 	mul.w	r3, r1, r3
 8006558:	4413      	add	r3, r2
 800655a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	b25b      	sxtb	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	da16      	bge.n	8006594 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006566:	7bfb      	ldrb	r3, [r7, #15]
 8006568:	687a      	ldr	r2, [r7, #4]
 800656a:	211a      	movs	r1, #26
 800656c:	fb01 f303 	mul.w	r3, r1, r3
 8006570:	4413      	add	r3, r2
 8006572:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006576:	781a      	ldrb	r2, [r3, #0]
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800657c:	7bfb      	ldrb	r3, [r7, #15]
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	211a      	movs	r1, #26
 8006582:	fb01 f303 	mul.w	r3, r1, r3
 8006586:	4413      	add	r3, r2
 8006588:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800658c:	881a      	ldrh	r2, [r3, #0]
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	835a      	strh	r2, [r3, #26]
 8006592:	e015      	b.n	80065c0 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006594:	7bfb      	ldrb	r3, [r7, #15]
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	211a      	movs	r1, #26
 800659a:	fb01 f303 	mul.w	r3, r1, r3
 800659e:	4413      	add	r3, r2
 80065a0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80065a4:	781a      	ldrb	r2, [r3, #0]
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80065aa:	7bfb      	ldrb	r3, [r7, #15]
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	211a      	movs	r1, #26
 80065b0:	fb01 f303 	mul.w	r3, r1, r3
 80065b4:	4413      	add	r3, r2
 80065b6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80065ba:	881a      	ldrh	r2, [r3, #0]
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80065c0:	7bfb      	ldrb	r3, [r7, #15]
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	211a      	movs	r1, #26
 80065c6:	fb01 f303 	mul.w	r3, r1, r3
 80065ca:	4413      	add	r3, r2
 80065cc:	f203 3356 	addw	r3, r3, #854	; 0x356
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	b25b      	sxtb	r3, r3
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	da16      	bge.n	8006606 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80065d8:	7bfb      	ldrb	r3, [r7, #15]
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	211a      	movs	r1, #26
 80065de:	fb01 f303 	mul.w	r3, r1, r3
 80065e2:	4413      	add	r3, r2
 80065e4:	f203 3356 	addw	r3, r3, #854	; 0x356
 80065e8:	781a      	ldrb	r2, [r3, #0]
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80065ee:	7bfb      	ldrb	r3, [r7, #15]
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	211a      	movs	r1, #26
 80065f4:	fb01 f303 	mul.w	r3, r1, r3
 80065f8:	4413      	add	r3, r2
 80065fa:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80065fe:	881a      	ldrh	r2, [r3, #0]
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	835a      	strh	r2, [r3, #26]
 8006604:	e015      	b.n	8006632 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006606:	7bfb      	ldrb	r3, [r7, #15]
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	211a      	movs	r1, #26
 800660c:	fb01 f303 	mul.w	r3, r1, r3
 8006610:	4413      	add	r3, r2
 8006612:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006616:	781a      	ldrb	r2, [r3, #0]
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800661c:	7bfb      	ldrb	r3, [r7, #15]
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	211a      	movs	r1, #26
 8006622:	fb01 f303 	mul.w	r3, r1, r3
 8006626:	4413      	add	r3, r2
 8006628:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800662c:	881a      	ldrh	r2, [r3, #0]
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	7b9b      	ldrb	r3, [r3, #14]
 8006636:	4619      	mov	r1, r3
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f001 fd8a 	bl	8008152 <USBH_AllocPipe>
 800663e:	4603      	mov	r3, r0
 8006640:	461a      	mov	r2, r3
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	7bdb      	ldrb	r3, [r3, #15]
 800664a:	4619      	mov	r1, r3
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f001 fd80 	bl	8008152 <USBH_AllocPipe>
 8006652:	4603      	mov	r3, r0
 8006654:	461a      	mov	r2, r3
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	7b59      	ldrb	r1, [r3, #13]
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	7b98      	ldrb	r0, [r3, #14]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	8b12      	ldrh	r2, [r2, #24]
 8006672:	9202      	str	r2, [sp, #8]
 8006674:	2202      	movs	r2, #2
 8006676:	9201      	str	r2, [sp, #4]
 8006678:	9300      	str	r3, [sp, #0]
 800667a:	4623      	mov	r3, r4
 800667c:	4602      	mov	r2, r0
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f001 fd38 	bl	80080f4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	7b19      	ldrb	r1, [r3, #12]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	7bd8      	ldrb	r0, [r3, #15]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006698:	68ba      	ldr	r2, [r7, #8]
 800669a:	8b52      	ldrh	r2, [r2, #26]
 800669c:	9202      	str	r2, [sp, #8]
 800669e:	2202      	movs	r2, #2
 80066a0:	9201      	str	r2, [sp, #4]
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	4623      	mov	r3, r4
 80066a6:	4602      	mov	r2, r0
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f001 fd23 	bl	80080f4 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	7b5b      	ldrb	r3, [r3, #13]
 80066ba:	2200      	movs	r2, #0
 80066bc:	4619      	mov	r1, r3
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f002 f82e 	bl	8008720 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	7b1b      	ldrb	r3, [r3, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	4619      	mov	r1, r3
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f002 f827 	bl	8008720 <USBH_LL_SetToggle>

  return USBH_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd90      	pop	{r4, r7, pc}

080066dc <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80066ea:	69db      	ldr	r3, [r3, #28]
 80066ec:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00e      	beq.n	8006714 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	4619      	mov	r1, r3
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f001 fd18 	bl	8008132 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	4619      	mov	r1, r3
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f001 fd43 	bl	8008194 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	7b1b      	ldrb	r3, [r3, #12]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00e      	beq.n	800673a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	7b1b      	ldrb	r3, [r3, #12]
 8006720:	4619      	mov	r1, r3
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f001 fd05 	bl	8008132 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	7b1b      	ldrb	r3, [r3, #12]
 800672c:	4619      	mov	r1, r3
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f001 fd30 	bl	8008194 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	7b5b      	ldrb	r3, [r3, #13]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00e      	beq.n	8006760 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	7b5b      	ldrb	r3, [r3, #13]
 8006746:	4619      	mov	r1, r3
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f001 fcf2 	bl	8008132 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	7b5b      	ldrb	r3, [r3, #13]
 8006752:	4619      	mov	r1, r3
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f001 fd1d 	bl	8008194 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2200      	movs	r2, #0
 800675e:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006766:	69db      	ldr	r3, [r3, #28]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00b      	beq.n	8006784 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006772:	69db      	ldr	r3, [r3, #28]
 8006774:	4618      	mov	r0, r3
 8006776:	f002 f889 	bl	800888c <free>
    phost->pActiveClass->pData = 0U;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006780:	2200      	movs	r2, #0
 8006782:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3710      	adds	r7, #16
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}

0800678e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800678e:	b580      	push	{r7, lr}
 8006790:	b084      	sub	sp, #16
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800679c:	69db      	ldr	r3, [r3, #28]
 800679e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	3340      	adds	r3, #64	; 0x40
 80067a4:	4619      	mov	r1, r3
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f8b1 	bl	800690e <GetLineCoding>
 80067ac:	4603      	mov	r3, r0
 80067ae:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80067b0:	7afb      	ldrb	r3, [r7, #11]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d105      	bne.n	80067c2 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80067bc:	2102      	movs	r1, #2
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80067c2:	7afb      	ldrb	r3, [r7, #11]
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80067d4:	2301      	movs	r3, #1
 80067d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80067d8:	2300      	movs	r3, #0
 80067da:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80067e2:	69db      	ldr	r3, [r3, #28]
 80067e4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80067ec:	2b04      	cmp	r3, #4
 80067ee:	d877      	bhi.n	80068e0 <USBH_CDC_Process+0x114>
 80067f0:	a201      	add	r2, pc, #4	; (adr r2, 80067f8 <USBH_CDC_Process+0x2c>)
 80067f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067f6:	bf00      	nop
 80067f8:	0800680d 	.word	0x0800680d
 80067fc:	08006813 	.word	0x08006813
 8006800:	08006843 	.word	0x08006843
 8006804:	080068b7 	.word	0x080068b7
 8006808:	080068c5 	.word	0x080068c5
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800680c:	2300      	movs	r3, #0
 800680e:	73fb      	strb	r3, [r7, #15]
      break;
 8006810:	e06d      	b.n	80068ee <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006816:	4619      	mov	r1, r3
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 f897 	bl	800694c <SetLineCoding>
 800681e:	4603      	mov	r3, r0
 8006820:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006822:	7bbb      	ldrb	r3, [r7, #14]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d104      	bne.n	8006832 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	2202      	movs	r2, #2
 800682c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006830:	e058      	b.n	80068e4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006832:	7bbb      	ldrb	r3, [r7, #14]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d055      	beq.n	80068e4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	2204      	movs	r2, #4
 800683c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006840:	e050      	b.n	80068e4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	3340      	adds	r3, #64	; 0x40
 8006846:	4619      	mov	r1, r3
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 f860 	bl	800690e <GetLineCoding>
 800684e:	4603      	mov	r3, r0
 8006850:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006852:	7bbb      	ldrb	r3, [r7, #14]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d126      	bne.n	80068a6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800686a:	791b      	ldrb	r3, [r3, #4]
 800686c:	429a      	cmp	r2, r3
 800686e:	d13b      	bne.n	80068e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800687a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800687c:	429a      	cmp	r2, r3
 800687e:	d133      	bne.n	80068e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800688a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800688c:	429a      	cmp	r2, r3
 800688e:	d12b      	bne.n	80068e8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006898:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800689a:	429a      	cmp	r2, r3
 800689c:	d124      	bne.n	80068e8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 f958 	bl	8006b54 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80068a4:	e020      	b.n	80068e8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80068a6:	7bbb      	ldrb	r3, [r7, #14]
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d01d      	beq.n	80068e8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	2204      	movs	r2, #4
 80068b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80068b4:	e018      	b.n	80068e8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f867 	bl	800698a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 f8da 	bl	8006a76 <CDC_ProcessReception>
      break;
 80068c2:	e014      	b.n	80068ee <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80068c4:	2100      	movs	r1, #0
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 ffe3 	bl	8007892 <USBH_ClrFeature>
 80068cc:	4603      	mov	r3, r0
 80068ce:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80068d0:	7bbb      	ldrb	r3, [r7, #14]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d10a      	bne.n	80068ec <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80068de:	e005      	b.n	80068ec <USBH_CDC_Process+0x120>

    default:
      break;
 80068e0:	bf00      	nop
 80068e2:	e004      	b.n	80068ee <USBH_CDC_Process+0x122>
      break;
 80068e4:	bf00      	nop
 80068e6:	e002      	b.n	80068ee <USBH_CDC_Process+0x122>
      break;
 80068e8:	bf00      	nop
 80068ea:	e000      	b.n	80068ee <USBH_CDC_Process+0x122>
      break;
 80068ec:	bf00      	nop

  }

  return status;
 80068ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3710      	adds	r7, #16
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b083      	sub	sp, #12
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006900:	2300      	movs	r3, #0
}
 8006902:	4618      	mov	r0, r3
 8006904:	370c      	adds	r7, #12
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr

0800690e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800690e:	b580      	push	{r7, lr}
 8006910:	b082      	sub	sp, #8
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]
 8006916:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	22a1      	movs	r2, #161	; 0xa1
 800691c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2221      	movs	r2, #33	; 0x21
 8006922:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2207      	movs	r2, #7
 8006934:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	2207      	movs	r2, #7
 800693a:	4619      	mov	r1, r3
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f001 f988 	bl	8007c52 <USBH_CtlReq>
 8006942:	4603      	mov	r3, r0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3708      	adds	r7, #8
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2221      	movs	r2, #33	; 0x21
 800695a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2220      	movs	r2, #32
 8006960:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2207      	movs	r2, #7
 8006972:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	2207      	movs	r2, #7
 8006978:	4619      	mov	r1, r3
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f001 f969 	bl	8007c52 <USBH_CtlReq>
 8006980:	4603      	mov	r3, r0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3708      	adds	r7, #8
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800698a:	b580      	push	{r7, lr}
 800698c:	b086      	sub	sp, #24
 800698e:	af02      	add	r7, sp, #8
 8006990:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006998:	69db      	ldr	r3, [r3, #28]
 800699a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800699c:	2300      	movs	r3, #0
 800699e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d002      	beq.n	80069b0 <CDC_ProcessTransmission+0x26>
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d023      	beq.n	80069f6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80069ae:	e05e      	b.n	8006a6e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b4:	68fa      	ldr	r2, [r7, #12]
 80069b6:	8b12      	ldrh	r2, [r2, #24]
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d90b      	bls.n	80069d4 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	69d9      	ldr	r1, [r3, #28]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	8b1a      	ldrh	r2, [r3, #24]
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	7b5b      	ldrb	r3, [r3, #13]
 80069c8:	2001      	movs	r0, #1
 80069ca:	9000      	str	r0, [sp, #0]
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f001 fb4e 	bl	800806e <USBH_BulkSendData>
 80069d2:	e00b      	b.n	80069ec <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 80069dc:	b29a      	uxth	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	7b5b      	ldrb	r3, [r3, #13]
 80069e2:	2001      	movs	r0, #1
 80069e4:	9000      	str	r0, [sp, #0]
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f001 fb41 	bl	800806e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2202      	movs	r2, #2
 80069f0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80069f4:	e03b      	b.n	8006a6e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	7b5b      	ldrb	r3, [r3, #13]
 80069fa:	4619      	mov	r1, r3
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f001 fe65 	bl	80086cc <USBH_LL_GetURBState>
 8006a02:	4603      	mov	r3, r0
 8006a04:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006a06:	7afb      	ldrb	r3, [r7, #11]
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d128      	bne.n	8006a5e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a10:	68fa      	ldr	r2, [r7, #12]
 8006a12:	8b12      	ldrh	r2, [r2, #24]
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d90e      	bls.n	8006a36 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a1c:	68fa      	ldr	r2, [r7, #12]
 8006a1e:	8b12      	ldrh	r2, [r2, #24]
 8006a20:	1a9a      	subs	r2, r3, r2
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	69db      	ldr	r3, [r3, #28]
 8006a2a:	68fa      	ldr	r2, [r7, #12]
 8006a2c:	8b12      	ldrh	r2, [r2, #24]
 8006a2e:	441a      	add	r2, r3
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	61da      	str	r2, [r3, #28]
 8006a34:	e002      	b.n	8006a3c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d004      	beq.n	8006a4e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006a4c:	e00e      	b.n	8006a6c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 f868 	bl	8006b2c <USBH_CDC_TransmitCallback>
      break;
 8006a5c:	e006      	b.n	8006a6c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8006a5e:	7afb      	ldrb	r3, [r7, #11]
 8006a60:	2b02      	cmp	r3, #2
 8006a62:	d103      	bne.n	8006a6c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006a6c:	bf00      	nop
  }
}
 8006a6e:	bf00      	nop
 8006a70:	3710      	adds	r7, #16
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}

08006a76 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006a76:	b580      	push	{r7, lr}
 8006a78:	b086      	sub	sp, #24
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a84:	69db      	ldr	r3, [r3, #28]
 8006a86:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006a92:	2b03      	cmp	r3, #3
 8006a94:	d002      	beq.n	8006a9c <CDC_ProcessReception+0x26>
 8006a96:	2b04      	cmp	r3, #4
 8006a98:	d00e      	beq.n	8006ab8 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006a9a:	e043      	b.n	8006b24 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	6a19      	ldr	r1, [r3, #32]
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	8b5a      	ldrh	r2, [r3, #26]
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	7b1b      	ldrb	r3, [r3, #12]
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f001 fb05 	bl	80080b8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	2204      	movs	r2, #4
 8006ab2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006ab6:	e035      	b.n	8006b24 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	7b1b      	ldrb	r3, [r3, #12]
 8006abc:	4619      	mov	r1, r3
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f001 fe04 	bl	80086cc <USBH_LL_GetURBState>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006ac8:	7cfb      	ldrb	r3, [r7, #19]
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d129      	bne.n	8006b22 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	7b1b      	ldrb	r3, [r3, #12]
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f001 fd67 	bl	80085a8 <USBH_LL_GetLastXferSize>
 8006ada:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d016      	beq.n	8006b14 <CDC_ProcessReception+0x9e>
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	8b5b      	ldrh	r3, [r3, #26]
 8006aea:	461a      	mov	r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d910      	bls.n	8006b14 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	1ad2      	subs	r2, r2, r3
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	6a1a      	ldr	r2, [r3, #32]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	441a      	add	r2, r3
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	2203      	movs	r2, #3
 8006b0e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006b12:	e006      	b.n	8006b22 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 f80f 	bl	8006b40 <USBH_CDC_ReceiveCallback>
      break;
 8006b22:	bf00      	nop
  }
}
 8006b24:	bf00      	nop
 8006b26:	3718      	adds	r7, #24
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006b48:	bf00      	nop
 8006b4a:	370c      	adds	r7, #12
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	4613      	mov	r3, r2
 8006b74:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d101      	bne.n	8006b80 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006b7c:	2302      	movs	r3, #2
 8006b7e:	e029      	b.n	8006bd4 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	79fa      	ldrb	r2, [r7, #7]
 8006b84:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2200      	movs	r2, #0
 8006b94:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8006b98:	68f8      	ldr	r0, [r7, #12]
 8006b9a:	f000 f81f 	bl	8006bdc <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d003      	beq.n	8006bcc <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	68ba      	ldr	r2, [r7, #8]
 8006bc8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f001 fc37 	bl	8008440 <USBH_LL_Init>

  return USBH_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3710      	adds	r7, #16
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b085      	sub	sp, #20
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006be4:	2300      	movs	r3, #0
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006be8:	2300      	movs	r3, #0
 8006bea:	60fb      	str	r3, [r7, #12]
 8006bec:	e009      	b.n	8006c02 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	33e0      	adds	r3, #224	; 0xe0
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	4413      	add	r3, r2
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	3301      	adds	r3, #1
 8006c00:	60fb      	str	r3, [r7, #12]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2b0e      	cmp	r3, #14
 8006c06:	d9f2      	bls.n	8006bee <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006c08:	2300      	movs	r3, #0
 8006c0a:	60fb      	str	r3, [r7, #12]
 8006c0c:	e009      	b.n	8006c22 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	4413      	add	r3, r2
 8006c14:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006c18:	2200      	movs	r2, #0
 8006c1a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	60fb      	str	r3, [r7, #12]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c28:	d3f1      	bcc.n	8006c0e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2201      	movs	r2, #1
 8006c48:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2240      	movs	r2, #64	; 0x40
 8006c4e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2201      	movs	r2, #1
 8006c62:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3714      	adds	r7, #20
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d016      	beq.n	8006cc6 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d10e      	bne.n	8006cc0 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006ca8:	1c59      	adds	r1, r3, #1
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	33de      	adds	r3, #222	; 0xde
 8006cb4:	6839      	ldr	r1, [r7, #0]
 8006cb6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	73fb      	strb	r3, [r7, #15]
 8006cbe:	e004      	b.n	8006cca <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006cc0:	2302      	movs	r3, #2
 8006cc2:	73fb      	strb	r3, [r7, #15]
 8006cc4:	e001      	b.n	8006cca <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006cc6:	2302      	movs	r3, #2
 8006cc8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3714      	adds	r7, #20
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8006cee:	78fa      	ldrb	r2, [r7, #3]
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d204      	bcs.n	8006cfe <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	78fa      	ldrb	r2, [r7, #3]
 8006cf8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006cfc:	e001      	b.n	8006d02 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006cfe:	2302      	movs	r3, #2
 8006d00:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3714      	adds	r7, #20
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b087      	sub	sp, #28
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	4608      	mov	r0, r1
 8006d1a:	4611      	mov	r1, r2
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	4603      	mov	r3, r0
 8006d20:	70fb      	strb	r3, [r7, #3]
 8006d22:	460b      	mov	r3, r1
 8006d24:	70bb      	strb	r3, [r7, #2]
 8006d26:	4613      	mov	r3, r2
 8006d28:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006d38:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006d3a:	e025      	b.n	8006d88 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006d3c:	7dfb      	ldrb	r3, [r7, #23]
 8006d3e:	221a      	movs	r2, #26
 8006d40:	fb02 f303 	mul.w	r3, r2, r3
 8006d44:	3308      	adds	r3, #8
 8006d46:	68fa      	ldr	r2, [r7, #12]
 8006d48:	4413      	add	r3, r2
 8006d4a:	3302      	adds	r3, #2
 8006d4c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	795b      	ldrb	r3, [r3, #5]
 8006d52:	78fa      	ldrb	r2, [r7, #3]
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d002      	beq.n	8006d5e <USBH_FindInterface+0x4e>
 8006d58:	78fb      	ldrb	r3, [r7, #3]
 8006d5a:	2bff      	cmp	r3, #255	; 0xff
 8006d5c:	d111      	bne.n	8006d82 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006d62:	78ba      	ldrb	r2, [r7, #2]
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d002      	beq.n	8006d6e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006d68:	78bb      	ldrb	r3, [r7, #2]
 8006d6a:	2bff      	cmp	r3, #255	; 0xff
 8006d6c:	d109      	bne.n	8006d82 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006d72:	787a      	ldrb	r2, [r7, #1]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d002      	beq.n	8006d7e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006d78:	787b      	ldrb	r3, [r7, #1]
 8006d7a:	2bff      	cmp	r3, #255	; 0xff
 8006d7c:	d101      	bne.n	8006d82 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006d7e:	7dfb      	ldrb	r3, [r7, #23]
 8006d80:	e006      	b.n	8006d90 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006d82:	7dfb      	ldrb	r3, [r7, #23]
 8006d84:	3301      	adds	r3, #1
 8006d86:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006d88:	7dfb      	ldrb	r3, [r7, #23]
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d9d6      	bls.n	8006d3c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006d8e:	23ff      	movs	r3, #255	; 0xff
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	371c      	adds	r7, #28
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b082      	sub	sp, #8
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f001 fb87 	bl	80084b8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8006daa:	2101      	movs	r1, #1
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f001 fca0 	bl	80086f2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006db2:	2300      	movs	r3, #0
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3708      	adds	r7, #8
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}

08006dbc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b088      	sub	sp, #32
 8006dc0:	af04      	add	r7, sp, #16
 8006dc2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d102      	bne.n	8006dde <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2203      	movs	r2, #3
 8006ddc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	781b      	ldrb	r3, [r3, #0]
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	2b0b      	cmp	r3, #11
 8006de6:	f200 81b3 	bhi.w	8007150 <USBH_Process+0x394>
 8006dea:	a201      	add	r2, pc, #4	; (adr r2, 8006df0 <USBH_Process+0x34>)
 8006dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df0:	08006e21 	.word	0x08006e21
 8006df4:	08006e53 	.word	0x08006e53
 8006df8:	08006ebb 	.word	0x08006ebb
 8006dfc:	080070eb 	.word	0x080070eb
 8006e00:	08007151 	.word	0x08007151
 8006e04:	08006f5f 	.word	0x08006f5f
 8006e08:	08007091 	.word	0x08007091
 8006e0c:	08006f95 	.word	0x08006f95
 8006e10:	08006fb5 	.word	0x08006fb5
 8006e14:	08006fd5 	.word	0x08006fd5
 8006e18:	08007003 	.word	0x08007003
 8006e1c:	080070d3 	.word	0x080070d3
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f000 8193 	beq.w	8007154 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2201      	movs	r2, #1
 8006e32:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006e34:	20c8      	movs	r0, #200	; 0xc8
 8006e36:	f001 fca3 	bl	8008780 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f001 fb99 	bl	8008572 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006e50:	e180      	b.n	8007154 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d107      	bne.n	8006e6c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2202      	movs	r2, #2
 8006e68:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006e6a:	e182      	b.n	8007172 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006e72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e76:	d914      	bls.n	8006ea2 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006e7e:	3301      	adds	r3, #1
 8006e80:	b2da      	uxtb	r2, r3
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006e8e:	2b03      	cmp	r3, #3
 8006e90:	d903      	bls.n	8006e9a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	220d      	movs	r2, #13
 8006e96:	701a      	strb	r2, [r3, #0]
      break;
 8006e98:	e16b      	b.n	8007172 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	701a      	strb	r2, [r3, #0]
      break;
 8006ea0:	e167      	b.n	8007172 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006ea8:	f103 020a 	add.w	r2, r3, #10
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8006eb2:	200a      	movs	r0, #10
 8006eb4:	f001 fc64 	bl	8008780 <USBH_Delay>
      break;
 8006eb8:	e15b      	b.n	8007172 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d005      	beq.n	8006ed0 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006eca:	2104      	movs	r1, #4
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006ed0:	2064      	movs	r0, #100	; 0x64
 8006ed2:	f001 fc55 	bl	8008780 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f001 fb24 	bl	8008524 <USBH_LL_GetSpeed>
 8006edc:	4603      	mov	r3, r0
 8006ede:	461a      	mov	r2, r3
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2205      	movs	r2, #5
 8006eea:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006eec:	2100      	movs	r1, #0
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f001 f92f 	bl	8008152 <USBH_AllocPipe>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006efc:	2180      	movs	r1, #128	; 0x80
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f001 f927 	bl	8008152 <USBH_AllocPipe>
 8006f04:	4603      	mov	r3, r0
 8006f06:	461a      	mov	r2, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	7919      	ldrb	r1, [r3, #4]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006f1c:	687a      	ldr	r2, [r7, #4]
 8006f1e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006f20:	b292      	uxth	r2, r2
 8006f22:	9202      	str	r2, [sp, #8]
 8006f24:	2200      	movs	r2, #0
 8006f26:	9201      	str	r2, [sp, #4]
 8006f28:	9300      	str	r3, [sp, #0]
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2280      	movs	r2, #128	; 0x80
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f001 f8e0 	bl	80080f4 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	7959      	ldrb	r1, [r3, #5]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006f48:	b292      	uxth	r2, r2
 8006f4a:	9202      	str	r2, [sp, #8]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	9201      	str	r2, [sp, #4]
 8006f50:	9300      	str	r3, [sp, #0]
 8006f52:	4603      	mov	r3, r0
 8006f54:	2200      	movs	r2, #0
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f001 f8cc 	bl	80080f4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006f5c:	e109      	b.n	8007172 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f000 f90c 	bl	800717c <USBH_HandleEnum>
 8006f64:	4603      	mov	r3, r0
 8006f66:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006f68:	7bbb      	ldrb	r3, [r7, #14]
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f040 80f3 	bne.w	8007158 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d103      	bne.n	8006f8c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2208      	movs	r2, #8
 8006f88:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006f8a:	e0e5      	b.n	8007158 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2207      	movs	r2, #7
 8006f90:	701a      	strb	r2, [r3, #0]
      break;
 8006f92:	e0e1      	b.n	8007158 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	f000 80de 	beq.w	800715c <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006fa6:	2101      	movs	r1, #1
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2208      	movs	r2, #8
 8006fb0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006fb2:	e0d3      	b.n	800715c <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 fc20 	bl	8007804 <USBH_SetCfg>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	f040 80ca 	bne.w	8007160 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2209      	movs	r2, #9
 8006fd0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006fd2:	e0c5      	b.n	8007160 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006fda:	f003 0320 	and.w	r3, r3, #32
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d00b      	beq.n	8006ffa <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f000 fc30 	bl	800784a <USBH_SetFeature>
 8006fea:	4603      	mov	r3, r0
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f040 80b9 	bne.w	8007164 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	220a      	movs	r2, #10
 8006ff6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006ff8:	e0b4      	b.n	8007164 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	220a      	movs	r2, #10
 8006ffe:	701a      	strb	r2, [r3, #0]
      break;
 8007000:	e0b0      	b.n	8007164 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007008:	2b00      	cmp	r3, #0
 800700a:	f000 80ad 	beq.w	8007168 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007016:	2300      	movs	r3, #0
 8007018:	73fb      	strb	r3, [r7, #15]
 800701a:	e016      	b.n	800704a <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800701c:	7bfa      	ldrb	r2, [r7, #15]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	32de      	adds	r2, #222	; 0xde
 8007022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007026:	791a      	ldrb	r2, [r3, #4]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800702e:	429a      	cmp	r2, r3
 8007030:	d108      	bne.n	8007044 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007032:	7bfa      	ldrb	r2, [r7, #15]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	32de      	adds	r2, #222	; 0xde
 8007038:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8007042:	e005      	b.n	8007050 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007044:	7bfb      	ldrb	r3, [r7, #15]
 8007046:	3301      	adds	r3, #1
 8007048:	73fb      	strb	r3, [r7, #15]
 800704a:	7bfb      	ldrb	r3, [r7, #15]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d0e5      	beq.n	800701c <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007056:	2b00      	cmp	r3, #0
 8007058:	d016      	beq.n	8007088 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	4798      	blx	r3
 8007066:	4603      	mov	r3, r0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d109      	bne.n	8007080 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2206      	movs	r2, #6
 8007070:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007078:	2103      	movs	r1, #3
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800707e:	e073      	b.n	8007168 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	220d      	movs	r2, #13
 8007084:	701a      	strb	r2, [r3, #0]
      break;
 8007086:	e06f      	b.n	8007168 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	220d      	movs	r2, #13
 800708c:	701a      	strb	r2, [r3, #0]
      break;
 800708e:	e06b      	b.n	8007168 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007096:	2b00      	cmp	r3, #0
 8007098:	d017      	beq.n	80070ca <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	4798      	blx	r3
 80070a6:	4603      	mov	r3, r0
 80070a8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80070aa:	7bbb      	ldrb	r3, [r7, #14]
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d103      	bne.n	80070ba <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	220b      	movs	r2, #11
 80070b6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80070b8:	e058      	b.n	800716c <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80070ba:	7bbb      	ldrb	r3, [r7, #14]
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d154      	bne.n	800716c <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	220d      	movs	r2, #13
 80070c6:	701a      	strb	r2, [r3, #0]
      break;
 80070c8:	e050      	b.n	800716c <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	220d      	movs	r2, #13
 80070ce:	701a      	strb	r2, [r3, #0]
      break;
 80070d0:	e04c      	b.n	800716c <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d049      	beq.n	8007170 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80070e2:	695b      	ldr	r3, [r3, #20]
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	4798      	blx	r3
      }
      break;
 80070e8:	e042      	b.n	8007170 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f7ff fd72 	bl	8006bdc <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d009      	beq.n	8007116 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2200      	movs	r2, #0
 8007112:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800711c:	2b00      	cmp	r3, #0
 800711e:	d005      	beq.n	800712c <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007126:	2105      	movs	r1, #5
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b01      	cmp	r3, #1
 8007136:	d107      	bne.n	8007148 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f7ff fe2b 	bl	8006d9c <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8007146:	e014      	b.n	8007172 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f001 f9b5 	bl	80084b8 <USBH_LL_Start>
      break;
 800714e:	e010      	b.n	8007172 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8007150:	bf00      	nop
 8007152:	e00e      	b.n	8007172 <USBH_Process+0x3b6>
      break;
 8007154:	bf00      	nop
 8007156:	e00c      	b.n	8007172 <USBH_Process+0x3b6>
      break;
 8007158:	bf00      	nop
 800715a:	e00a      	b.n	8007172 <USBH_Process+0x3b6>
    break;
 800715c:	bf00      	nop
 800715e:	e008      	b.n	8007172 <USBH_Process+0x3b6>
      break;
 8007160:	bf00      	nop
 8007162:	e006      	b.n	8007172 <USBH_Process+0x3b6>
      break;
 8007164:	bf00      	nop
 8007166:	e004      	b.n	8007172 <USBH_Process+0x3b6>
      break;
 8007168:	bf00      	nop
 800716a:	e002      	b.n	8007172 <USBH_Process+0x3b6>
      break;
 800716c:	bf00      	nop
 800716e:	e000      	b.n	8007172 <USBH_Process+0x3b6>
      break;
 8007170:	bf00      	nop
  }
  return USBH_OK;
 8007172:	2300      	movs	r3, #0
}
 8007174:	4618      	mov	r0, r3
 8007176:	3710      	adds	r7, #16
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}

0800717c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b088      	sub	sp, #32
 8007180:	af04      	add	r7, sp, #16
 8007182:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007184:	2301      	movs	r3, #1
 8007186:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007188:	2301      	movs	r3, #1
 800718a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	785b      	ldrb	r3, [r3, #1]
 8007190:	2b07      	cmp	r3, #7
 8007192:	f200 81c1 	bhi.w	8007518 <USBH_HandleEnum+0x39c>
 8007196:	a201      	add	r2, pc, #4	; (adr r2, 800719c <USBH_HandleEnum+0x20>)
 8007198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800719c:	080071bd 	.word	0x080071bd
 80071a0:	0800727b 	.word	0x0800727b
 80071a4:	080072e5 	.word	0x080072e5
 80071a8:	08007373 	.word	0x08007373
 80071ac:	080073dd 	.word	0x080073dd
 80071b0:	0800744d 	.word	0x0800744d
 80071b4:	08007493 	.word	0x08007493
 80071b8:	080074d9 	.word	0x080074d9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80071bc:	2108      	movs	r1, #8
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 fa50 	bl	8007664 <USBH_Get_DevDesc>
 80071c4:	4603      	mov	r3, r0
 80071c6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80071c8:	7bbb      	ldrb	r3, [r7, #14]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d130      	bne.n	8007230 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2201      	movs	r2, #1
 80071dc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	7919      	ldrb	r1, [r3, #4]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80071f2:	b292      	uxth	r2, r2
 80071f4:	9202      	str	r2, [sp, #8]
 80071f6:	2200      	movs	r2, #0
 80071f8:	9201      	str	r2, [sp, #4]
 80071fa:	9300      	str	r3, [sp, #0]
 80071fc:	4603      	mov	r3, r0
 80071fe:	2280      	movs	r2, #128	; 0x80
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 ff77 	bl	80080f4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	7959      	ldrb	r1, [r3, #5]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800721a:	b292      	uxth	r2, r2
 800721c:	9202      	str	r2, [sp, #8]
 800721e:	2200      	movs	r2, #0
 8007220:	9201      	str	r2, [sp, #4]
 8007222:	9300      	str	r3, [sp, #0]
 8007224:	4603      	mov	r3, r0
 8007226:	2200      	movs	r2, #0
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 ff63 	bl	80080f4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800722e:	e175      	b.n	800751c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007230:	7bbb      	ldrb	r3, [r7, #14]
 8007232:	2b03      	cmp	r3, #3
 8007234:	f040 8172 	bne.w	800751c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800723e:	3301      	adds	r3, #1
 8007240:	b2da      	uxtb	r2, r3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800724e:	2b03      	cmp	r3, #3
 8007250:	d903      	bls.n	800725a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	220d      	movs	r2, #13
 8007256:	701a      	strb	r2, [r3, #0]
      break;
 8007258:	e160      	b.n	800751c <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	795b      	ldrb	r3, [r3, #5]
 800725e:	4619      	mov	r1, r3
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 ff97 	bl	8008194 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	791b      	ldrb	r3, [r3, #4]
 800726a:	4619      	mov	r1, r3
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 ff91 	bl	8008194 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	701a      	strb	r2, [r3, #0]
      break;
 8007278:	e150      	b.n	800751c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800727a:	2112      	movs	r1, #18
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f9f1 	bl	8007664 <USBH_Get_DevDesc>
 8007282:	4603      	mov	r3, r0
 8007284:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007286:	7bbb      	ldrb	r3, [r7, #14]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d103      	bne.n	8007294 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2202      	movs	r2, #2
 8007290:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007292:	e145      	b.n	8007520 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007294:	7bbb      	ldrb	r3, [r7, #14]
 8007296:	2b03      	cmp	r3, #3
 8007298:	f040 8142 	bne.w	8007520 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80072a2:	3301      	adds	r3, #1
 80072a4:	b2da      	uxtb	r2, r3
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80072b2:	2b03      	cmp	r3, #3
 80072b4:	d903      	bls.n	80072be <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	220d      	movs	r2, #13
 80072ba:	701a      	strb	r2, [r3, #0]
      break;
 80072bc:	e130      	b.n	8007520 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	795b      	ldrb	r3, [r3, #5]
 80072c2:	4619      	mov	r1, r3
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f000 ff65 	bl	8008194 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	791b      	ldrb	r3, [r3, #4]
 80072ce:	4619      	mov	r1, r3
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 ff5f 	bl	8008194 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2200      	movs	r2, #0
 80072e0:	701a      	strb	r2, [r3, #0]
      break;
 80072e2:	e11d      	b.n	8007520 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80072e4:	2101      	movs	r1, #1
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 fa68 	bl	80077bc <USBH_SetAddress>
 80072ec:	4603      	mov	r3, r0
 80072ee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80072f0:	7bbb      	ldrb	r3, [r7, #14]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d132      	bne.n	800735c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80072f6:	2002      	movs	r0, #2
 80072f8:	f001 fa42 	bl	8008780 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2203      	movs	r2, #3
 8007308:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	7919      	ldrb	r1, [r3, #4]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800731e:	b292      	uxth	r2, r2
 8007320:	9202      	str	r2, [sp, #8]
 8007322:	2200      	movs	r2, #0
 8007324:	9201      	str	r2, [sp, #4]
 8007326:	9300      	str	r3, [sp, #0]
 8007328:	4603      	mov	r3, r0
 800732a:	2280      	movs	r2, #128	; 0x80
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f000 fee1 	bl	80080f4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	7959      	ldrb	r1, [r3, #5]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007346:	b292      	uxth	r2, r2
 8007348:	9202      	str	r2, [sp, #8]
 800734a:	2200      	movs	r2, #0
 800734c:	9201      	str	r2, [sp, #4]
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	4603      	mov	r3, r0
 8007352:	2200      	movs	r2, #0
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f000 fecd 	bl	80080f4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800735a:	e0e3      	b.n	8007524 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800735c:	7bbb      	ldrb	r3, [r7, #14]
 800735e:	2b03      	cmp	r3, #3
 8007360:	f040 80e0 	bne.w	8007524 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	220d      	movs	r2, #13
 8007368:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	705a      	strb	r2, [r3, #1]
      break;
 8007370:	e0d8      	b.n	8007524 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007372:	2109      	movs	r1, #9
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 f99d 	bl	80076b4 <USBH_Get_CfgDesc>
 800737a:	4603      	mov	r3, r0
 800737c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800737e:	7bbb      	ldrb	r3, [r7, #14]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d103      	bne.n	800738c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2204      	movs	r2, #4
 8007388:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800738a:	e0cd      	b.n	8007528 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800738c:	7bbb      	ldrb	r3, [r7, #14]
 800738e:	2b03      	cmp	r3, #3
 8007390:	f040 80ca 	bne.w	8007528 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800739a:	3301      	adds	r3, #1
 800739c:	b2da      	uxtb	r2, r3
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80073aa:	2b03      	cmp	r3, #3
 80073ac:	d903      	bls.n	80073b6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	220d      	movs	r2, #13
 80073b2:	701a      	strb	r2, [r3, #0]
      break;
 80073b4:	e0b8      	b.n	8007528 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	795b      	ldrb	r3, [r3, #5]
 80073ba:	4619      	mov	r1, r3
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 fee9 	bl	8008194 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	791b      	ldrb	r3, [r3, #4]
 80073c6:	4619      	mov	r1, r3
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 fee3 	bl	8008194 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	701a      	strb	r2, [r3, #0]
      break;
 80073da:	e0a5      	b.n	8007528 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80073e2:	4619      	mov	r1, r3
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f000 f965 	bl	80076b4 <USBH_Get_CfgDesc>
 80073ea:	4603      	mov	r3, r0
 80073ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80073ee:	7bbb      	ldrb	r3, [r7, #14]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d103      	bne.n	80073fc <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2205      	movs	r2, #5
 80073f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80073fa:	e097      	b.n	800752c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80073fc:	7bbb      	ldrb	r3, [r7, #14]
 80073fe:	2b03      	cmp	r3, #3
 8007400:	f040 8094 	bne.w	800752c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800740a:	3301      	adds	r3, #1
 800740c:	b2da      	uxtb	r2, r3
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800741a:	2b03      	cmp	r3, #3
 800741c:	d903      	bls.n	8007426 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	220d      	movs	r2, #13
 8007422:	701a      	strb	r2, [r3, #0]
      break;
 8007424:	e082      	b.n	800752c <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	795b      	ldrb	r3, [r3, #5]
 800742a:	4619      	mov	r1, r3
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 feb1 	bl	8008194 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	791b      	ldrb	r3, [r3, #4]
 8007436:	4619      	mov	r1, r3
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f000 feab 	bl	8008194 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2200      	movs	r2, #0
 8007442:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	701a      	strb	r2, [r3, #0]
      break;
 800744a:	e06f      	b.n	800752c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8007452:	2b00      	cmp	r3, #0
 8007454:	d019      	beq.n	800748a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007462:	23ff      	movs	r3, #255	; 0xff
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 f949 	bl	80076fc <USBH_Get_StringDesc>
 800746a:	4603      	mov	r3, r0
 800746c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800746e:	7bbb      	ldrb	r3, [r7, #14]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d103      	bne.n	800747c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2206      	movs	r2, #6
 8007478:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800747a:	e059      	b.n	8007530 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800747c:	7bbb      	ldrb	r3, [r7, #14]
 800747e:	2b03      	cmp	r3, #3
 8007480:	d156      	bne.n	8007530 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2206      	movs	r2, #6
 8007486:	705a      	strb	r2, [r3, #1]
      break;
 8007488:	e052      	b.n	8007530 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2206      	movs	r2, #6
 800748e:	705a      	strb	r2, [r3, #1]
      break;
 8007490:	e04e      	b.n	8007530 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007498:	2b00      	cmp	r3, #0
 800749a:	d019      	beq.n	80074d0 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80074a8:	23ff      	movs	r3, #255	; 0xff
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 f926 	bl	80076fc <USBH_Get_StringDesc>
 80074b0:	4603      	mov	r3, r0
 80074b2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80074b4:	7bbb      	ldrb	r3, [r7, #14]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d103      	bne.n	80074c2 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2207      	movs	r2, #7
 80074be:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80074c0:	e038      	b.n	8007534 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80074c2:	7bbb      	ldrb	r3, [r7, #14]
 80074c4:	2b03      	cmp	r3, #3
 80074c6:	d135      	bne.n	8007534 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2207      	movs	r2, #7
 80074cc:	705a      	strb	r2, [r3, #1]
      break;
 80074ce:	e031      	b.n	8007534 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2207      	movs	r2, #7
 80074d4:	705a      	strb	r2, [r3, #1]
      break;
 80074d6:	e02d      	b.n	8007534 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d017      	beq.n	8007512 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80074ee:	23ff      	movs	r3, #255	; 0xff
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 f903 	bl	80076fc <USBH_Get_StringDesc>
 80074f6:	4603      	mov	r3, r0
 80074f8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80074fa:	7bbb      	ldrb	r3, [r7, #14]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d102      	bne.n	8007506 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007500:	2300      	movs	r3, #0
 8007502:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007504:	e018      	b.n	8007538 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007506:	7bbb      	ldrb	r3, [r7, #14]
 8007508:	2b03      	cmp	r3, #3
 800750a:	d115      	bne.n	8007538 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800750c:	2300      	movs	r3, #0
 800750e:	73fb      	strb	r3, [r7, #15]
      break;
 8007510:	e012      	b.n	8007538 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8007512:	2300      	movs	r3, #0
 8007514:	73fb      	strb	r3, [r7, #15]
      break;
 8007516:	e00f      	b.n	8007538 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8007518:	bf00      	nop
 800751a:	e00e      	b.n	800753a <USBH_HandleEnum+0x3be>
      break;
 800751c:	bf00      	nop
 800751e:	e00c      	b.n	800753a <USBH_HandleEnum+0x3be>
      break;
 8007520:	bf00      	nop
 8007522:	e00a      	b.n	800753a <USBH_HandleEnum+0x3be>
      break;
 8007524:	bf00      	nop
 8007526:	e008      	b.n	800753a <USBH_HandleEnum+0x3be>
      break;
 8007528:	bf00      	nop
 800752a:	e006      	b.n	800753a <USBH_HandleEnum+0x3be>
      break;
 800752c:	bf00      	nop
 800752e:	e004      	b.n	800753a <USBH_HandleEnum+0x3be>
      break;
 8007530:	bf00      	nop
 8007532:	e002      	b.n	800753a <USBH_HandleEnum+0x3be>
      break;
 8007534:	bf00      	nop
 8007536:	e000      	b.n	800753a <USBH_HandleEnum+0x3be>
      break;
 8007538:	bf00      	nop
  }
  return Status;
 800753a:	7bfb      	ldrb	r3, [r7, #15]
}
 800753c:	4618      	mov	r0, r3
 800753e:	3710      	adds	r7, #16
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	683a      	ldr	r2, [r7, #0]
 8007552:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8007556:	bf00      	nop
 8007558:	370c      	adds	r7, #12
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b082      	sub	sp, #8
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007570:	1c5a      	adds	r2, r3, #1
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f000 f804 	bl	8007586 <USBH_HandleSof>
}
 800757e:	bf00      	nop
 8007580:	3708      	adds	r7, #8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}

08007586 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007586:	b580      	push	{r7, lr}
 8007588:	b082      	sub	sp, #8
 800758a:	af00      	add	r7, sp, #0
 800758c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	b2db      	uxtb	r3, r3
 8007594:	2b0b      	cmp	r3, #11
 8007596:	d10a      	bne.n	80075ae <USBH_HandleSof+0x28>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d005      	beq.n	80075ae <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	4798      	blx	r3
  }
}
 80075ae:	bf00      	nop
 80075b0:	3708      	adds	r7, #8
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}

080075b6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80075b6:	b480      	push	{r7}
 80075b8:	b083      	sub	sp, #12
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2201      	movs	r2, #1
 80075c2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 80075c6:	bf00      	nop
}
 80075c8:	370c      	adds	r7, #12
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr

080075d2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80075d2:	b480      	push	{r7}
 80075d4:	b083      	sub	sp, #12
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80075e2:	bf00      	nop
}
 80075e4:	370c      	adds	r7, #12
 80075e6:	46bd      	mov	sp, r7
 80075e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ec:	4770      	bx	lr

080075ee <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80075ee:	b480      	push	{r7}
 80075f0:	b083      	sub	sp, #12
 80075f2:	af00      	add	r7, sp, #0
 80075f4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2201      	movs	r2, #1
 80075fa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2200      	movs	r2, #0
 8007602:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800760e:	2300      	movs	r3, #0
}
 8007610:	4618      	mov	r0, r3
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 ff56 	bl	80084ee <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	791b      	ldrb	r3, [r3, #4]
 8007646:	4619      	mov	r1, r3
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 fda3 	bl	8008194 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	795b      	ldrb	r3, [r3, #5]
 8007652:	4619      	mov	r1, r3
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f000 fd9d 	bl	8008194 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800765a:	2300      	movs	r3, #0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3708      	adds	r7, #8
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}

08007664 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b086      	sub	sp, #24
 8007668:	af02      	add	r7, sp, #8
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	460b      	mov	r3, r1
 800766e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007676:	78fb      	ldrb	r3, [r7, #3]
 8007678:	b29b      	uxth	r3, r3
 800767a:	9300      	str	r3, [sp, #0]
 800767c:	4613      	mov	r3, r2
 800767e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007682:	2100      	movs	r1, #0
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 f864 	bl	8007752 <USBH_GetDescriptor>
 800768a:	4603      	mov	r3, r0
 800768c:	73fb      	strb	r3, [r7, #15]
 800768e:	7bfb      	ldrb	r3, [r7, #15]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d10a      	bne.n	80076aa <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f203 3026 	addw	r0, r3, #806	; 0x326
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80076a0:	78fa      	ldrb	r2, [r7, #3]
 80076a2:	b292      	uxth	r2, r2
 80076a4:	4619      	mov	r1, r3
 80076a6:	f000 f918 	bl	80078da <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80076aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3710      	adds	r7, #16
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}

080076b4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b086      	sub	sp, #24
 80076b8:	af02      	add	r7, sp, #8
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	460b      	mov	r3, r1
 80076be:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	331c      	adds	r3, #28
 80076c4:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80076c6:	887b      	ldrh	r3, [r7, #2]
 80076c8:	9300      	str	r3, [sp, #0]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80076d0:	2100      	movs	r1, #0
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 f83d 	bl	8007752 <USBH_GetDescriptor>
 80076d8:	4603      	mov	r3, r0
 80076da:	72fb      	strb	r3, [r7, #11]
 80076dc:	7afb      	ldrb	r3, [r7, #11]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d107      	bne.n	80076f2 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80076e8:	887a      	ldrh	r2, [r7, #2]
 80076ea:	68f9      	ldr	r1, [r7, #12]
 80076ec:	4618      	mov	r0, r3
 80076ee:	f000 f964 	bl	80079ba <USBH_ParseCfgDesc>
  }

  return status;
 80076f2:	7afb      	ldrb	r3, [r7, #11]
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3710      	adds	r7, #16
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}

080076fc <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b088      	sub	sp, #32
 8007700:	af02      	add	r7, sp, #8
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	607a      	str	r2, [r7, #4]
 8007706:	461a      	mov	r2, r3
 8007708:	460b      	mov	r3, r1
 800770a:	72fb      	strb	r3, [r7, #11]
 800770c:	4613      	mov	r3, r2
 800770e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8007710:	7afb      	ldrb	r3, [r7, #11]
 8007712:	b29b      	uxth	r3, r3
 8007714:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007718:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007720:	893b      	ldrh	r3, [r7, #8]
 8007722:	9300      	str	r3, [sp, #0]
 8007724:	460b      	mov	r3, r1
 8007726:	2100      	movs	r1, #0
 8007728:	68f8      	ldr	r0, [r7, #12]
 800772a:	f000 f812 	bl	8007752 <USBH_GetDescriptor>
 800772e:	4603      	mov	r3, r0
 8007730:	75fb      	strb	r3, [r7, #23]
 8007732:	7dfb      	ldrb	r3, [r7, #23]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d107      	bne.n	8007748 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800773e:	893a      	ldrh	r2, [r7, #8]
 8007740:	6879      	ldr	r1, [r7, #4]
 8007742:	4618      	mov	r0, r3
 8007744:	f000 fa37 	bl	8007bb6 <USBH_ParseStringDesc>
  }

  return status;
 8007748:	7dfb      	ldrb	r3, [r7, #23]
}
 800774a:	4618      	mov	r0, r3
 800774c:	3718      	adds	r7, #24
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}

08007752 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8007752:	b580      	push	{r7, lr}
 8007754:	b084      	sub	sp, #16
 8007756:	af00      	add	r7, sp, #0
 8007758:	60f8      	str	r0, [r7, #12]
 800775a:	607b      	str	r3, [r7, #4]
 800775c:	460b      	mov	r3, r1
 800775e:	72fb      	strb	r3, [r7, #11]
 8007760:	4613      	mov	r3, r2
 8007762:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	789b      	ldrb	r3, [r3, #2]
 8007768:	2b01      	cmp	r3, #1
 800776a:	d11c      	bne.n	80077a6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800776c:	7afb      	ldrb	r3, [r7, #11]
 800776e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007772:	b2da      	uxtb	r2, r3
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2206      	movs	r2, #6
 800777c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	893a      	ldrh	r2, [r7, #8]
 8007782:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007784:	893b      	ldrh	r3, [r7, #8]
 8007786:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800778a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800778e:	d104      	bne.n	800779a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f240 4209 	movw	r2, #1033	; 0x409
 8007796:	829a      	strh	r2, [r3, #20]
 8007798:	e002      	b.n	80077a0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2200      	movs	r2, #0
 800779e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	8b3a      	ldrh	r2, [r7, #24]
 80077a4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80077a6:	8b3b      	ldrh	r3, [r7, #24]
 80077a8:	461a      	mov	r2, r3
 80077aa:	6879      	ldr	r1, [r7, #4]
 80077ac:	68f8      	ldr	r0, [r7, #12]
 80077ae:	f000 fa50 	bl	8007c52 <USBH_CtlReq>
 80077b2:	4603      	mov	r3, r0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b082      	sub	sp, #8
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	460b      	mov	r3, r1
 80077c6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	789b      	ldrb	r3, [r3, #2]
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d10f      	bne.n	80077f0 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2205      	movs	r2, #5
 80077da:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80077dc:	78fb      	ldrb	r3, [r7, #3]
 80077de:	b29a      	uxth	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80077f0:	2200      	movs	r2, #0
 80077f2:	2100      	movs	r1, #0
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 fa2c 	bl	8007c52 <USBH_CtlReq>
 80077fa:	4603      	mov	r3, r0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3708      	adds	r7, #8
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b082      	sub	sp, #8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	460b      	mov	r3, r1
 800780e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	789b      	ldrb	r3, [r3, #2]
 8007814:	2b01      	cmp	r3, #1
 8007816:	d10e      	bne.n	8007836 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2209      	movs	r2, #9
 8007822:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	887a      	ldrh	r2, [r7, #2]
 8007828:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2200      	movs	r2, #0
 800782e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2200      	movs	r2, #0
 8007834:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007836:	2200      	movs	r2, #0
 8007838:	2100      	movs	r1, #0
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f000 fa09 	bl	8007c52 <USBH_CtlReq>
 8007840:	4603      	mov	r3, r0
}
 8007842:	4618      	mov	r0, r3
 8007844:	3708      	adds	r7, #8
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}

0800784a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800784a:	b580      	push	{r7, lr}
 800784c:	b082      	sub	sp, #8
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
 8007852:	460b      	mov	r3, r1
 8007854:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	789b      	ldrb	r3, [r3, #2]
 800785a:	2b01      	cmp	r3, #1
 800785c:	d10f      	bne.n	800787e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2203      	movs	r2, #3
 8007868:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800786a:	78fb      	ldrb	r3, [r7, #3]
 800786c:	b29a      	uxth	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2200      	movs	r2, #0
 800787c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800787e:	2200      	movs	r2, #0
 8007880:	2100      	movs	r1, #0
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 f9e5 	bl	8007c52 <USBH_CtlReq>
 8007888:	4603      	mov	r3, r0
}
 800788a:	4618      	mov	r0, r3
 800788c:	3708      	adds	r7, #8
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}

08007892 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007892:	b580      	push	{r7, lr}
 8007894:	b082      	sub	sp, #8
 8007896:	af00      	add	r7, sp, #0
 8007898:	6078      	str	r0, [r7, #4]
 800789a:	460b      	mov	r3, r1
 800789c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	789b      	ldrb	r3, [r3, #2]
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d10f      	bne.n	80078c6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2202      	movs	r2, #2
 80078aa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2201      	movs	r2, #1
 80078b0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80078b8:	78fb      	ldrb	r3, [r7, #3]
 80078ba:	b29a      	uxth	r2, r3
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80078c6:	2200      	movs	r2, #0
 80078c8:	2100      	movs	r1, #0
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f9c1 	bl	8007c52 <USBH_CtlReq>
 80078d0:	4603      	mov	r3, r0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3708      	adds	r7, #8
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80078da:	b480      	push	{r7}
 80078dc:	b085      	sub	sp, #20
 80078de:	af00      	add	r7, sp, #0
 80078e0:	60f8      	str	r0, [r7, #12]
 80078e2:	60b9      	str	r1, [r7, #8]
 80078e4:	4613      	mov	r3, r2
 80078e6:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	781a      	ldrb	r2, [r3, #0]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	785a      	ldrb	r2, [r3, #1]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	3302      	adds	r3, #2
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	b29a      	uxth	r2, r3
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	3303      	adds	r3, #3
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	b29b      	uxth	r3, r3
 8007908:	021b      	lsls	r3, r3, #8
 800790a:	b29b      	uxth	r3, r3
 800790c:	4313      	orrs	r3, r2
 800790e:	b29a      	uxth	r2, r3
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	791a      	ldrb	r2, [r3, #4]
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	795a      	ldrb	r2, [r3, #5]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	799a      	ldrb	r2, [r3, #6]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	79da      	ldrb	r2, [r3, #7]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8007934:	88fb      	ldrh	r3, [r7, #6]
 8007936:	2b08      	cmp	r3, #8
 8007938:	d939      	bls.n	80079ae <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	3308      	adds	r3, #8
 800793e:	781b      	ldrb	r3, [r3, #0]
 8007940:	b29a      	uxth	r2, r3
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	3309      	adds	r3, #9
 8007946:	781b      	ldrb	r3, [r3, #0]
 8007948:	b29b      	uxth	r3, r3
 800794a:	021b      	lsls	r3, r3, #8
 800794c:	b29b      	uxth	r3, r3
 800794e:	4313      	orrs	r3, r2
 8007950:	b29a      	uxth	r2, r3
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	330a      	adds	r3, #10
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	b29a      	uxth	r2, r3
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	330b      	adds	r3, #11
 8007962:	781b      	ldrb	r3, [r3, #0]
 8007964:	b29b      	uxth	r3, r3
 8007966:	021b      	lsls	r3, r3, #8
 8007968:	b29b      	uxth	r3, r3
 800796a:	4313      	orrs	r3, r2
 800796c:	b29a      	uxth	r2, r3
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	330c      	adds	r3, #12
 8007976:	781b      	ldrb	r3, [r3, #0]
 8007978:	b29a      	uxth	r2, r3
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	330d      	adds	r3, #13
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	b29b      	uxth	r3, r3
 8007982:	021b      	lsls	r3, r3, #8
 8007984:	b29b      	uxth	r3, r3
 8007986:	4313      	orrs	r3, r2
 8007988:	b29a      	uxth	r2, r3
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	7b9a      	ldrb	r2, [r3, #14]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	7bda      	ldrb	r2, [r3, #15]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	7c1a      	ldrb	r2, [r3, #16]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	7c5a      	ldrb	r2, [r3, #17]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	745a      	strb	r2, [r3, #17]
  }
}
 80079ae:	bf00      	nop
 80079b0:	3714      	adds	r7, #20
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr

080079ba <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 80079ba:	b580      	push	{r7, lr}
 80079bc:	b08a      	sub	sp, #40	; 0x28
 80079be:	af00      	add	r7, sp, #0
 80079c0:	60f8      	str	r0, [r7, #12]
 80079c2:	60b9      	str	r1, [r7, #8]
 80079c4:	4613      	mov	r3, r2
 80079c6:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80079cc:	2300      	movs	r3, #0
 80079ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80079d2:	2300      	movs	r3, #0
 80079d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	781a      	ldrb	r2, [r3, #0]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	785a      	ldrb	r2, [r3, #1]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	3302      	adds	r3, #2
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	b29a      	uxth	r2, r3
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	3303      	adds	r3, #3
 80079f8:	781b      	ldrb	r3, [r3, #0]
 80079fa:	b29b      	uxth	r3, r3
 80079fc:	021b      	lsls	r3, r3, #8
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	4313      	orrs	r3, r2
 8007a02:	b29a      	uxth	r2, r3
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	791a      	ldrb	r2, [r3, #4]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	795a      	ldrb	r2, [r3, #5]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	799a      	ldrb	r2, [r3, #6]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	79da      	ldrb	r2, [r3, #7]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	7a1a      	ldrb	r2, [r3, #8]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007a30:	88fb      	ldrh	r3, [r7, #6]
 8007a32:	2b09      	cmp	r3, #9
 8007a34:	d95f      	bls.n	8007af6 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8007a36:	2309      	movs	r3, #9
 8007a38:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007a3e:	e051      	b.n	8007ae4 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007a40:	f107 0316 	add.w	r3, r7, #22
 8007a44:	4619      	mov	r1, r3
 8007a46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007a48:	f000 f8e8 	bl	8007c1c <USBH_GetNextDesc>
 8007a4c:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8007a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a50:	785b      	ldrb	r3, [r3, #1]
 8007a52:	2b04      	cmp	r3, #4
 8007a54:	d146      	bne.n	8007ae4 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8007a56:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a5a:	221a      	movs	r2, #26
 8007a5c:	fb02 f303 	mul.w	r3, r2, r3
 8007a60:	3308      	adds	r3, #8
 8007a62:	68fa      	ldr	r2, [r7, #12]
 8007a64:	4413      	add	r3, r2
 8007a66:	3302      	adds	r3, #2
 8007a68:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007a6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007a6c:	69f8      	ldr	r0, [r7, #28]
 8007a6e:	f000 f846 	bl	8007afe <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007a72:	2300      	movs	r3, #0
 8007a74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007a7c:	e022      	b.n	8007ac4 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007a7e:	f107 0316 	add.w	r3, r7, #22
 8007a82:	4619      	mov	r1, r3
 8007a84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007a86:	f000 f8c9 	bl	8007c1c <USBH_GetNextDesc>
 8007a8a:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8007a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a8e:	785b      	ldrb	r3, [r3, #1]
 8007a90:	2b05      	cmp	r3, #5
 8007a92:	d117      	bne.n	8007ac4 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007a94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a98:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007a9c:	3201      	adds	r2, #1
 8007a9e:	00d2      	lsls	r2, r2, #3
 8007aa0:	211a      	movs	r1, #26
 8007aa2:	fb01 f303 	mul.w	r3, r1, r3
 8007aa6:	4413      	add	r3, r2
 8007aa8:	3308      	adds	r3, #8
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	4413      	add	r3, r2
 8007aae:	3304      	adds	r3, #4
 8007ab0:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8007ab2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007ab4:	69b8      	ldr	r0, [r7, #24]
 8007ab6:	f000 f851 	bl	8007b5c <USBH_ParseEPDesc>
            ep_ix++;
 8007aba:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007abe:	3301      	adds	r3, #1
 8007ac0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007ac4:	69fb      	ldr	r3, [r7, #28]
 8007ac6:	791b      	ldrb	r3, [r3, #4]
 8007ac8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d204      	bcs.n	8007ada <USBH_ParseCfgDesc+0x120>
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	885a      	ldrh	r2, [r3, #2]
 8007ad4:	8afb      	ldrh	r3, [r7, #22]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d8d1      	bhi.n	8007a7e <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8007ada:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007ade:	3301      	adds	r3, #1
 8007ae0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007ae4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d804      	bhi.n	8007af6 <USBH_ParseCfgDesc+0x13c>
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	885a      	ldrh	r2, [r3, #2]
 8007af0:	8afb      	ldrh	r3, [r7, #22]
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d8a4      	bhi.n	8007a40 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8007af6:	bf00      	nop
 8007af8:	3728      	adds	r7, #40	; 0x28
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}

08007afe <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007afe:	b480      	push	{r7}
 8007b00:	b083      	sub	sp, #12
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
 8007b06:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	781a      	ldrb	r2, [r3, #0]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	785a      	ldrb	r2, [r3, #1]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	789a      	ldrb	r2, [r3, #2]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	78da      	ldrb	r2, [r3, #3]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	791a      	ldrb	r2, [r3, #4]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	795a      	ldrb	r2, [r3, #5]
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	799a      	ldrb	r2, [r3, #6]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	79da      	ldrb	r2, [r3, #7]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	7a1a      	ldrb	r2, [r3, #8]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	721a      	strb	r2, [r3, #8]
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	781a      	ldrb	r2, [r3, #0]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	785a      	ldrb	r2, [r3, #1]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	789a      	ldrb	r2, [r3, #2]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	78da      	ldrb	r2, [r3, #3]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	3304      	adds	r3, #4
 8007b8a:	781b      	ldrb	r3, [r3, #0]
 8007b8c:	b29a      	uxth	r2, r3
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	3305      	adds	r3, #5
 8007b92:	781b      	ldrb	r3, [r3, #0]
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	021b      	lsls	r3, r3, #8
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	b29a      	uxth	r2, r3
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	799a      	ldrb	r2, [r3, #6]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	719a      	strb	r2, [r3, #6]
}
 8007baa:	bf00      	nop
 8007bac:	370c      	adds	r7, #12
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb4:	4770      	bx	lr

08007bb6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007bb6:	b480      	push	{r7}
 8007bb8:	b087      	sub	sp, #28
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	60f8      	str	r0, [r7, #12]
 8007bbe:	60b9      	str	r1, [r7, #8]
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	781b      	ldrb	r3, [r3, #0]
 8007bca:	2b03      	cmp	r3, #3
 8007bcc:	d120      	bne.n	8007c10 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	1e9a      	subs	r2, r3, #2
 8007bd4:	88fb      	ldrh	r3, [r7, #6]
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	bf28      	it	cs
 8007bda:	4613      	movcs	r3, r2
 8007bdc:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	3302      	adds	r3, #2
 8007be2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007be4:	2300      	movs	r3, #0
 8007be6:	82fb      	strh	r3, [r7, #22]
 8007be8:	e00b      	b.n	8007c02 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007bea:	8afb      	ldrh	r3, [r7, #22]
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	4413      	add	r3, r2
 8007bf0:	781a      	ldrb	r2, [r3, #0]
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007bfc:	8afb      	ldrh	r3, [r7, #22]
 8007bfe:	3302      	adds	r3, #2
 8007c00:	82fb      	strh	r3, [r7, #22]
 8007c02:	8afa      	ldrh	r2, [r7, #22]
 8007c04:	8abb      	ldrh	r3, [r7, #20]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d3ef      	bcc.n	8007bea <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	701a      	strb	r2, [r3, #0]
  }
}
 8007c10:	bf00      	nop
 8007c12:	371c      	adds	r7, #28
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b085      	sub	sp, #20
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	881a      	ldrh	r2, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	4413      	add	r3, r2
 8007c32:	b29a      	uxth	r2, r3
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	781b      	ldrb	r3, [r3, #0]
 8007c3c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4413      	add	r3, r2
 8007c42:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007c44:	68fb      	ldr	r3, [r7, #12]
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3714      	adds	r7, #20
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr

08007c52 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007c52:	b580      	push	{r7, lr}
 8007c54:	b086      	sub	sp, #24
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	60f8      	str	r0, [r7, #12]
 8007c5a:	60b9      	str	r1, [r7, #8]
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007c60:	2301      	movs	r3, #1
 8007c62:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	789b      	ldrb	r3, [r3, #2]
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	d002      	beq.n	8007c72 <USBH_CtlReq+0x20>
 8007c6c:	2b02      	cmp	r3, #2
 8007c6e:	d00f      	beq.n	8007c90 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007c70:	e027      	b.n	8007cc2 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	68ba      	ldr	r2, [r7, #8]
 8007c76:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	88fa      	ldrh	r2, [r7, #6]
 8007c7c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2201      	movs	r2, #1
 8007c82:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2202      	movs	r2, #2
 8007c88:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	75fb      	strb	r3, [r7, #23]
      break;
 8007c8e:	e018      	b.n	8007cc2 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007c90:	68f8      	ldr	r0, [r7, #12]
 8007c92:	f000 f81b 	bl	8007ccc <USBH_HandleControl>
 8007c96:	4603      	mov	r3, r0
 8007c98:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007c9a:	7dfb      	ldrb	r3, [r7, #23]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <USBH_CtlReq+0x54>
 8007ca0:	7dfb      	ldrb	r3, [r7, #23]
 8007ca2:	2b03      	cmp	r3, #3
 8007ca4:	d106      	bne.n	8007cb4 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	761a      	strb	r2, [r3, #24]
      break;
 8007cb2:	e005      	b.n	8007cc0 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007cb4:	7dfb      	ldrb	r3, [r7, #23]
 8007cb6:	2b02      	cmp	r3, #2
 8007cb8:	d102      	bne.n	8007cc0 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	709a      	strb	r2, [r3, #2]
      break;
 8007cc0:	bf00      	nop
  }
  return status;
 8007cc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3718      	adds	r7, #24
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af02      	add	r7, sp, #8
 8007cd2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	7e1b      	ldrb	r3, [r3, #24]
 8007ce0:	3b01      	subs	r3, #1
 8007ce2:	2b0a      	cmp	r3, #10
 8007ce4:	f200 8156 	bhi.w	8007f94 <USBH_HandleControl+0x2c8>
 8007ce8:	a201      	add	r2, pc, #4	; (adr r2, 8007cf0 <USBH_HandleControl+0x24>)
 8007cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cee:	bf00      	nop
 8007cf0:	08007d1d 	.word	0x08007d1d
 8007cf4:	08007d37 	.word	0x08007d37
 8007cf8:	08007da1 	.word	0x08007da1
 8007cfc:	08007dc7 	.word	0x08007dc7
 8007d00:	08007dff 	.word	0x08007dff
 8007d04:	08007e29 	.word	0x08007e29
 8007d08:	08007e7b 	.word	0x08007e7b
 8007d0c:	08007e9d 	.word	0x08007e9d
 8007d10:	08007ed9 	.word	0x08007ed9
 8007d14:	08007eff 	.word	0x08007eff
 8007d18:	08007f3d 	.word	0x08007f3d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f103 0110 	add.w	r1, r3, #16
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	795b      	ldrb	r3, [r3, #5]
 8007d26:	461a      	mov	r2, r3
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f000 f943 	bl	8007fb4 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2202      	movs	r2, #2
 8007d32:	761a      	strb	r2, [r3, #24]
      break;
 8007d34:	e139      	b.n	8007faa <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	795b      	ldrb	r3, [r3, #5]
 8007d3a:	4619      	mov	r1, r3
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 fcc5 	bl	80086cc <USBH_LL_GetURBState>
 8007d42:	4603      	mov	r3, r0
 8007d44:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007d46:	7bbb      	ldrb	r3, [r7, #14]
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d11e      	bne.n	8007d8a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	7c1b      	ldrb	r3, [r3, #16]
 8007d50:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007d54:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	8adb      	ldrh	r3, [r3, #22]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d00a      	beq.n	8007d74 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007d5e:	7b7b      	ldrb	r3, [r7, #13]
 8007d60:	2b80      	cmp	r3, #128	; 0x80
 8007d62:	d103      	bne.n	8007d6c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2203      	movs	r2, #3
 8007d68:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007d6a:	e115      	b.n	8007f98 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2205      	movs	r2, #5
 8007d70:	761a      	strb	r2, [r3, #24]
      break;
 8007d72:	e111      	b.n	8007f98 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007d74:	7b7b      	ldrb	r3, [r7, #13]
 8007d76:	2b80      	cmp	r3, #128	; 0x80
 8007d78:	d103      	bne.n	8007d82 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2209      	movs	r2, #9
 8007d7e:	761a      	strb	r2, [r3, #24]
      break;
 8007d80:	e10a      	b.n	8007f98 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2207      	movs	r2, #7
 8007d86:	761a      	strb	r2, [r3, #24]
      break;
 8007d88:	e106      	b.n	8007f98 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007d8a:	7bbb      	ldrb	r3, [r7, #14]
 8007d8c:	2b04      	cmp	r3, #4
 8007d8e:	d003      	beq.n	8007d98 <USBH_HandleControl+0xcc>
 8007d90:	7bbb      	ldrb	r3, [r7, #14]
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	f040 8100 	bne.w	8007f98 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	220b      	movs	r2, #11
 8007d9c:	761a      	strb	r2, [r3, #24]
      break;
 8007d9e:	e0fb      	b.n	8007f98 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6899      	ldr	r1, [r3, #8]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	899a      	ldrh	r2, [r3, #12]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	791b      	ldrb	r3, [r3, #4]
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 f93a 	bl	8008032 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2204      	movs	r2, #4
 8007dc2:	761a      	strb	r2, [r3, #24]
      break;
 8007dc4:	e0f1      	b.n	8007faa <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	791b      	ldrb	r3, [r3, #4]
 8007dca:	4619      	mov	r1, r3
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 fc7d 	bl	80086cc <USBH_LL_GetURBState>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007dd6:	7bbb      	ldrb	r3, [r7, #14]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d102      	bne.n	8007de2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2209      	movs	r2, #9
 8007de0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007de2:	7bbb      	ldrb	r3, [r7, #14]
 8007de4:	2b05      	cmp	r3, #5
 8007de6:	d102      	bne.n	8007dee <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007de8:	2303      	movs	r3, #3
 8007dea:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007dec:	e0d6      	b.n	8007f9c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007dee:	7bbb      	ldrb	r3, [r7, #14]
 8007df0:	2b04      	cmp	r3, #4
 8007df2:	f040 80d3 	bne.w	8007f9c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	220b      	movs	r2, #11
 8007dfa:	761a      	strb	r2, [r3, #24]
      break;
 8007dfc:	e0ce      	b.n	8007f9c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6899      	ldr	r1, [r3, #8]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	899a      	ldrh	r2, [r3, #12]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	795b      	ldrb	r3, [r3, #5]
 8007e0a:	2001      	movs	r0, #1
 8007e0c:	9000      	str	r0, [sp, #0]
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 f8ea 	bl	8007fe8 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007e1a:	b29a      	uxth	r2, r3
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2206      	movs	r2, #6
 8007e24:	761a      	strb	r2, [r3, #24]
      break;
 8007e26:	e0c0      	b.n	8007faa <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	795b      	ldrb	r3, [r3, #5]
 8007e2c:	4619      	mov	r1, r3
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 fc4c 	bl	80086cc <USBH_LL_GetURBState>
 8007e34:	4603      	mov	r3, r0
 8007e36:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007e38:	7bbb      	ldrb	r3, [r7, #14]
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d103      	bne.n	8007e46 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2207      	movs	r2, #7
 8007e42:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007e44:	e0ac      	b.n	8007fa0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007e46:	7bbb      	ldrb	r3, [r7, #14]
 8007e48:	2b05      	cmp	r3, #5
 8007e4a:	d105      	bne.n	8007e58 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	220c      	movs	r2, #12
 8007e50:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007e52:	2303      	movs	r3, #3
 8007e54:	73fb      	strb	r3, [r7, #15]
      break;
 8007e56:	e0a3      	b.n	8007fa0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007e58:	7bbb      	ldrb	r3, [r7, #14]
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d103      	bne.n	8007e66 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2205      	movs	r2, #5
 8007e62:	761a      	strb	r2, [r3, #24]
      break;
 8007e64:	e09c      	b.n	8007fa0 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007e66:	7bbb      	ldrb	r3, [r7, #14]
 8007e68:	2b04      	cmp	r3, #4
 8007e6a:	f040 8099 	bne.w	8007fa0 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	220b      	movs	r2, #11
 8007e72:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007e74:	2302      	movs	r3, #2
 8007e76:	73fb      	strb	r3, [r7, #15]
      break;
 8007e78:	e092      	b.n	8007fa0 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	791b      	ldrb	r3, [r3, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	2100      	movs	r1, #0
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f8d5 	bl	8008032 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007e8e:	b29a      	uxth	r2, r3
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2208      	movs	r2, #8
 8007e98:	761a      	strb	r2, [r3, #24]

      break;
 8007e9a:	e086      	b.n	8007faa <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	791b      	ldrb	r3, [r3, #4]
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 fc12 	bl	80086cc <USBH_LL_GetURBState>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007eac:	7bbb      	ldrb	r3, [r7, #14]
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d105      	bne.n	8007ebe <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	220d      	movs	r2, #13
 8007eb6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007ebc:	e072      	b.n	8007fa4 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007ebe:	7bbb      	ldrb	r3, [r7, #14]
 8007ec0:	2b04      	cmp	r3, #4
 8007ec2:	d103      	bne.n	8007ecc <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	220b      	movs	r2, #11
 8007ec8:	761a      	strb	r2, [r3, #24]
      break;
 8007eca:	e06b      	b.n	8007fa4 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007ecc:	7bbb      	ldrb	r3, [r7, #14]
 8007ece:	2b05      	cmp	r3, #5
 8007ed0:	d168      	bne.n	8007fa4 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007ed2:	2303      	movs	r3, #3
 8007ed4:	73fb      	strb	r3, [r7, #15]
      break;
 8007ed6:	e065      	b.n	8007fa4 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	795b      	ldrb	r3, [r3, #5]
 8007edc:	2201      	movs	r2, #1
 8007ede:	9200      	str	r2, [sp, #0]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	2100      	movs	r1, #0
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f000 f87f 	bl	8007fe8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007ef0:	b29a      	uxth	r2, r3
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	220a      	movs	r2, #10
 8007efa:	761a      	strb	r2, [r3, #24]
      break;
 8007efc:	e055      	b.n	8007faa <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	795b      	ldrb	r3, [r3, #5]
 8007f02:	4619      	mov	r1, r3
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 fbe1 	bl	80086cc <USBH_LL_GetURBState>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007f0e:	7bbb      	ldrb	r3, [r7, #14]
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d105      	bne.n	8007f20 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007f14:	2300      	movs	r3, #0
 8007f16:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	220d      	movs	r2, #13
 8007f1c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007f1e:	e043      	b.n	8007fa8 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007f20:	7bbb      	ldrb	r3, [r7, #14]
 8007f22:	2b02      	cmp	r3, #2
 8007f24:	d103      	bne.n	8007f2e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2209      	movs	r2, #9
 8007f2a:	761a      	strb	r2, [r3, #24]
      break;
 8007f2c:	e03c      	b.n	8007fa8 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007f2e:	7bbb      	ldrb	r3, [r7, #14]
 8007f30:	2b04      	cmp	r3, #4
 8007f32:	d139      	bne.n	8007fa8 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	220b      	movs	r2, #11
 8007f38:	761a      	strb	r2, [r3, #24]
      break;
 8007f3a:	e035      	b.n	8007fa8 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	7e5b      	ldrb	r3, [r3, #25]
 8007f40:	3301      	adds	r3, #1
 8007f42:	b2da      	uxtb	r2, r3
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	765a      	strb	r2, [r3, #25]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	7e5b      	ldrb	r3, [r3, #25]
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d806      	bhi.n	8007f5e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2201      	movs	r2, #1
 8007f54:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2201      	movs	r2, #1
 8007f5a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007f5c:	e025      	b.n	8007faa <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007f64:	2106      	movs	r1, #6
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	795b      	ldrb	r3, [r3, #5]
 8007f74:	4619      	mov	r1, r3
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f000 f90c 	bl	8008194 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	791b      	ldrb	r3, [r3, #4]
 8007f80:	4619      	mov	r1, r3
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 f906 	bl	8008194 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007f8e:	2302      	movs	r3, #2
 8007f90:	73fb      	strb	r3, [r7, #15]
      break;
 8007f92:	e00a      	b.n	8007faa <USBH_HandleControl+0x2de>

    default:
      break;
 8007f94:	bf00      	nop
 8007f96:	e008      	b.n	8007faa <USBH_HandleControl+0x2de>
      break;
 8007f98:	bf00      	nop
 8007f9a:	e006      	b.n	8007faa <USBH_HandleControl+0x2de>
      break;
 8007f9c:	bf00      	nop
 8007f9e:	e004      	b.n	8007faa <USBH_HandleControl+0x2de>
      break;
 8007fa0:	bf00      	nop
 8007fa2:	e002      	b.n	8007faa <USBH_HandleControl+0x2de>
      break;
 8007fa4:	bf00      	nop
 8007fa6:	e000      	b.n	8007faa <USBH_HandleControl+0x2de>
      break;
 8007fa8:	bf00      	nop
  }

  return status;
 8007faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3710      	adds	r7, #16
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b088      	sub	sp, #32
 8007fb8:	af04      	add	r7, sp, #16
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	60b9      	str	r1, [r7, #8]
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007fc2:	79f9      	ldrb	r1, [r7, #7]
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	9303      	str	r3, [sp, #12]
 8007fc8:	2308      	movs	r3, #8
 8007fca:	9302      	str	r3, [sp, #8]
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	9301      	str	r3, [sp, #4]
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	9300      	str	r3, [sp, #0]
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	68f8      	ldr	r0, [r7, #12]
 8007fda:	f000 fb46 	bl	800866a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8007fde:	2300      	movs	r3, #0
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3710      	adds	r7, #16
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b088      	sub	sp, #32
 8007fec:	af04      	add	r7, sp, #16
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	4611      	mov	r1, r2
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	80fb      	strh	r3, [r7, #6]
 8007ffa:	4613      	mov	r3, r2
 8007ffc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008004:	2b00      	cmp	r3, #0
 8008006:	d001      	beq.n	800800c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008008:	2300      	movs	r3, #0
 800800a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800800c:	7979      	ldrb	r1, [r7, #5]
 800800e:	7e3b      	ldrb	r3, [r7, #24]
 8008010:	9303      	str	r3, [sp, #12]
 8008012:	88fb      	ldrh	r3, [r7, #6]
 8008014:	9302      	str	r3, [sp, #8]
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	9301      	str	r3, [sp, #4]
 800801a:	2301      	movs	r3, #1
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	2300      	movs	r3, #0
 8008020:	2200      	movs	r2, #0
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f000 fb21 	bl	800866a <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008028:	2300      	movs	r3, #0
}
 800802a:	4618      	mov	r0, r3
 800802c:	3710      	adds	r7, #16
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}

08008032 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008032:	b580      	push	{r7, lr}
 8008034:	b088      	sub	sp, #32
 8008036:	af04      	add	r7, sp, #16
 8008038:	60f8      	str	r0, [r7, #12]
 800803a:	60b9      	str	r1, [r7, #8]
 800803c:	4611      	mov	r1, r2
 800803e:	461a      	mov	r2, r3
 8008040:	460b      	mov	r3, r1
 8008042:	80fb      	strh	r3, [r7, #6]
 8008044:	4613      	mov	r3, r2
 8008046:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008048:	7979      	ldrb	r1, [r7, #5]
 800804a:	2300      	movs	r3, #0
 800804c:	9303      	str	r3, [sp, #12]
 800804e:	88fb      	ldrh	r3, [r7, #6]
 8008050:	9302      	str	r3, [sp, #8]
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	9301      	str	r3, [sp, #4]
 8008056:	2301      	movs	r3, #1
 8008058:	9300      	str	r3, [sp, #0]
 800805a:	2300      	movs	r3, #0
 800805c:	2201      	movs	r2, #1
 800805e:	68f8      	ldr	r0, [r7, #12]
 8008060:	f000 fb03 	bl	800866a <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8008064:	2300      	movs	r3, #0

}
 8008066:	4618      	mov	r0, r3
 8008068:	3710      	adds	r7, #16
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}

0800806e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800806e:	b580      	push	{r7, lr}
 8008070:	b088      	sub	sp, #32
 8008072:	af04      	add	r7, sp, #16
 8008074:	60f8      	str	r0, [r7, #12]
 8008076:	60b9      	str	r1, [r7, #8]
 8008078:	4611      	mov	r1, r2
 800807a:	461a      	mov	r2, r3
 800807c:	460b      	mov	r3, r1
 800807e:	80fb      	strh	r3, [r7, #6]
 8008080:	4613      	mov	r3, r2
 8008082:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800808a:	2b00      	cmp	r3, #0
 800808c:	d001      	beq.n	8008092 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800808e:	2300      	movs	r3, #0
 8008090:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8008092:	7979      	ldrb	r1, [r7, #5]
 8008094:	7e3b      	ldrb	r3, [r7, #24]
 8008096:	9303      	str	r3, [sp, #12]
 8008098:	88fb      	ldrh	r3, [r7, #6]
 800809a:	9302      	str	r3, [sp, #8]
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	9301      	str	r3, [sp, #4]
 80080a0:	2301      	movs	r3, #1
 80080a2:	9300      	str	r3, [sp, #0]
 80080a4:	2302      	movs	r3, #2
 80080a6:	2200      	movs	r2, #0
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	f000 fade 	bl	800866a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b088      	sub	sp, #32
 80080bc:	af04      	add	r7, sp, #16
 80080be:	60f8      	str	r0, [r7, #12]
 80080c0:	60b9      	str	r1, [r7, #8]
 80080c2:	4611      	mov	r1, r2
 80080c4:	461a      	mov	r2, r3
 80080c6:	460b      	mov	r3, r1
 80080c8:	80fb      	strh	r3, [r7, #6]
 80080ca:	4613      	mov	r3, r2
 80080cc:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80080ce:	7979      	ldrb	r1, [r7, #5]
 80080d0:	2300      	movs	r3, #0
 80080d2:	9303      	str	r3, [sp, #12]
 80080d4:	88fb      	ldrh	r3, [r7, #6]
 80080d6:	9302      	str	r3, [sp, #8]
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	9301      	str	r3, [sp, #4]
 80080dc:	2301      	movs	r3, #1
 80080de:	9300      	str	r3, [sp, #0]
 80080e0:	2302      	movs	r3, #2
 80080e2:	2201      	movs	r2, #1
 80080e4:	68f8      	ldr	r0, [r7, #12]
 80080e6:	f000 fac0 	bl	800866a <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80080ea:	2300      	movs	r3, #0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b086      	sub	sp, #24
 80080f8:	af04      	add	r7, sp, #16
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	4608      	mov	r0, r1
 80080fe:	4611      	mov	r1, r2
 8008100:	461a      	mov	r2, r3
 8008102:	4603      	mov	r3, r0
 8008104:	70fb      	strb	r3, [r7, #3]
 8008106:	460b      	mov	r3, r1
 8008108:	70bb      	strb	r3, [r7, #2]
 800810a:	4613      	mov	r3, r2
 800810c:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800810e:	7878      	ldrb	r0, [r7, #1]
 8008110:	78ba      	ldrb	r2, [r7, #2]
 8008112:	78f9      	ldrb	r1, [r7, #3]
 8008114:	8b3b      	ldrh	r3, [r7, #24]
 8008116:	9302      	str	r3, [sp, #8]
 8008118:	7d3b      	ldrb	r3, [r7, #20]
 800811a:	9301      	str	r3, [sp, #4]
 800811c:	7c3b      	ldrb	r3, [r7, #16]
 800811e:	9300      	str	r3, [sp, #0]
 8008120:	4603      	mov	r3, r0
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f000 fa53 	bl	80085ce <USBH_LL_OpenPipe>

  return USBH_OK;
 8008128:	2300      	movs	r3, #0
}
 800812a:	4618      	mov	r0, r3
 800812c:	3708      	adds	r7, #8
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}

08008132 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008132:	b580      	push	{r7, lr}
 8008134:	b082      	sub	sp, #8
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
 800813a:	460b      	mov	r3, r1
 800813c:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800813e:	78fb      	ldrb	r3, [r7, #3]
 8008140:	4619      	mov	r1, r3
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 fa72 	bl	800862c <USBH_LL_ClosePipe>

  return USBH_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3708      	adds	r7, #8
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
 800815a:	460b      	mov	r3, r1
 800815c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f836 	bl	80081d0 <USBH_GetFreePipe>
 8008164:	4603      	mov	r3, r0
 8008166:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008168:	89fb      	ldrh	r3, [r7, #14]
 800816a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800816e:	4293      	cmp	r3, r2
 8008170:	d00a      	beq.n	8008188 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8008172:	78fa      	ldrb	r2, [r7, #3]
 8008174:	89fb      	ldrh	r3, [r7, #14]
 8008176:	f003 030f 	and.w	r3, r3, #15
 800817a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800817e:	6879      	ldr	r1, [r7, #4]
 8008180:	33e0      	adds	r3, #224	; 0xe0
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	440b      	add	r3, r1
 8008186:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008188:	89fb      	ldrh	r3, [r7, #14]
 800818a:	b2db      	uxtb	r3, r3
}
 800818c:	4618      	mov	r0, r3
 800818e:	3710      	adds	r7, #16
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	460b      	mov	r3, r1
 800819e:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80081a0:	78fb      	ldrb	r3, [r7, #3]
 80081a2:	2b0a      	cmp	r3, #10
 80081a4:	d80d      	bhi.n	80081c2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80081a6:	78fb      	ldrb	r3, [r7, #3]
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	33e0      	adds	r3, #224	; 0xe0
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	4413      	add	r3, r2
 80081b0:	685a      	ldr	r2, [r3, #4]
 80081b2:	78fb      	ldrb	r3, [r7, #3]
 80081b4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80081b8:	6879      	ldr	r1, [r7, #4]
 80081ba:	33e0      	adds	r3, #224	; 0xe0
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	440b      	add	r3, r1
 80081c0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	370c      	adds	r7, #12
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr

080081d0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b085      	sub	sp, #20
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80081d8:	2300      	movs	r3, #0
 80081da:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80081dc:	2300      	movs	r3, #0
 80081de:	73fb      	strb	r3, [r7, #15]
 80081e0:	e00f      	b.n	8008202 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80081e2:	7bfb      	ldrb	r3, [r7, #15]
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	33e0      	adds	r3, #224	; 0xe0
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4413      	add	r3, r2
 80081ec:	685b      	ldr	r3, [r3, #4]
 80081ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d102      	bne.n	80081fc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80081f6:	7bfb      	ldrb	r3, [r7, #15]
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	e007      	b.n	800820c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 80081fc:	7bfb      	ldrb	r3, [r7, #15]
 80081fe:	3301      	adds	r3, #1
 8008200:	73fb      	strb	r3, [r7, #15]
 8008202:	7bfb      	ldrb	r3, [r7, #15]
 8008204:	2b0a      	cmp	r3, #10
 8008206:	d9ec      	bls.n	80081e2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008208:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800820c:	4618      	mov	r0, r3
 800820e:	3714      	adds	r7, #20
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800821c:	2201      	movs	r2, #1
 800821e:	490e      	ldr	r1, [pc, #56]	; (8008258 <MX_USB_HOST_Init+0x40>)
 8008220:	480e      	ldr	r0, [pc, #56]	; (800825c <MX_USB_HOST_Init+0x44>)
 8008222:	f7fe fca1 	bl	8006b68 <USBH_Init>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d001      	beq.n	8008230 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800822c:	f7f8 fcda 	bl	8000be4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008230:	490b      	ldr	r1, [pc, #44]	; (8008260 <MX_USB_HOST_Init+0x48>)
 8008232:	480a      	ldr	r0, [pc, #40]	; (800825c <MX_USB_HOST_Init+0x44>)
 8008234:	f7fe fd26 	bl	8006c84 <USBH_RegisterClass>
 8008238:	4603      	mov	r3, r0
 800823a:	2b00      	cmp	r3, #0
 800823c:	d001      	beq.n	8008242 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800823e:	f7f8 fcd1 	bl	8000be4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008242:	4806      	ldr	r0, [pc, #24]	; (800825c <MX_USB_HOST_Init+0x44>)
 8008244:	f7fe fdaa 	bl	8006d9c <USBH_Start>
 8008248:	4603      	mov	r3, r0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d001      	beq.n	8008252 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800824e:	f7f8 fcc9 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008252:	bf00      	nop
 8008254:	bd80      	pop	{r7, pc}
 8008256:	bf00      	nop
 8008258:	08008279 	.word	0x08008279
 800825c:	200001fc 	.word	0x200001fc
 8008260:	2000000c 	.word	0x2000000c

08008264 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008268:	4802      	ldr	r0, [pc, #8]	; (8008274 <MX_USB_HOST_Process+0x10>)
 800826a:	f7fe fda7 	bl	8006dbc <USBH_Process>
}
 800826e:	bf00      	nop
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	200001fc 	.word	0x200001fc

08008278 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	460b      	mov	r3, r1
 8008282:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008284:	78fb      	ldrb	r3, [r7, #3]
 8008286:	3b01      	subs	r3, #1
 8008288:	2b04      	cmp	r3, #4
 800828a:	d819      	bhi.n	80082c0 <USBH_UserProcess+0x48>
 800828c:	a201      	add	r2, pc, #4	; (adr r2, 8008294 <USBH_UserProcess+0x1c>)
 800828e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008292:	bf00      	nop
 8008294:	080082c1 	.word	0x080082c1
 8008298:	080082b1 	.word	0x080082b1
 800829c:	080082c1 	.word	0x080082c1
 80082a0:	080082b9 	.word	0x080082b9
 80082a4:	080082a9 	.word	0x080082a9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80082a8:	4b09      	ldr	r3, [pc, #36]	; (80082d0 <USBH_UserProcess+0x58>)
 80082aa:	2203      	movs	r2, #3
 80082ac:	701a      	strb	r2, [r3, #0]
  break;
 80082ae:	e008      	b.n	80082c2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80082b0:	4b07      	ldr	r3, [pc, #28]	; (80082d0 <USBH_UserProcess+0x58>)
 80082b2:	2202      	movs	r2, #2
 80082b4:	701a      	strb	r2, [r3, #0]
  break;
 80082b6:	e004      	b.n	80082c2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80082b8:	4b05      	ldr	r3, [pc, #20]	; (80082d0 <USBH_UserProcess+0x58>)
 80082ba:	2201      	movs	r2, #1
 80082bc:	701a      	strb	r2, [r3, #0]
  break;
 80082be:	e000      	b.n	80082c2 <USBH_UserProcess+0x4a>

  default:
  break;
 80082c0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80082c2:	bf00      	nop
 80082c4:	370c      	adds	r7, #12
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	200000b0 	.word	0x200000b0

080082d4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b08a      	sub	sp, #40	; 0x28
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082dc:	f107 0314 	add.w	r3, r7, #20
 80082e0:	2200      	movs	r2, #0
 80082e2:	601a      	str	r2, [r3, #0]
 80082e4:	605a      	str	r2, [r3, #4]
 80082e6:	609a      	str	r2, [r3, #8]
 80082e8:	60da      	str	r2, [r3, #12]
 80082ea:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80082f4:	d147      	bne.n	8008386 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80082f6:	2300      	movs	r3, #0
 80082f8:	613b      	str	r3, [r7, #16]
 80082fa:	4b25      	ldr	r3, [pc, #148]	; (8008390 <HAL_HCD_MspInit+0xbc>)
 80082fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082fe:	4a24      	ldr	r2, [pc, #144]	; (8008390 <HAL_HCD_MspInit+0xbc>)
 8008300:	f043 0301 	orr.w	r3, r3, #1
 8008304:	6313      	str	r3, [r2, #48]	; 0x30
 8008306:	4b22      	ldr	r3, [pc, #136]	; (8008390 <HAL_HCD_MspInit+0xbc>)
 8008308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800830a:	f003 0301 	and.w	r3, r3, #1
 800830e:	613b      	str	r3, [r7, #16]
 8008310:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008312:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008316:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008318:	2300      	movs	r3, #0
 800831a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800831c:	2300      	movs	r3, #0
 800831e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008320:	f107 0314 	add.w	r3, r7, #20
 8008324:	4619      	mov	r1, r3
 8008326:	481b      	ldr	r0, [pc, #108]	; (8008394 <HAL_HCD_MspInit+0xc0>)
 8008328:	f7f8 ff8e 	bl	8001248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800832c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008332:	2302      	movs	r3, #2
 8008334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008336:	2300      	movs	r3, #0
 8008338:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800833a:	2303      	movs	r3, #3
 800833c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800833e:	230a      	movs	r3, #10
 8008340:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008342:	f107 0314 	add.w	r3, r7, #20
 8008346:	4619      	mov	r1, r3
 8008348:	4812      	ldr	r0, [pc, #72]	; (8008394 <HAL_HCD_MspInit+0xc0>)
 800834a:	f7f8 ff7d 	bl	8001248 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800834e:	4b10      	ldr	r3, [pc, #64]	; (8008390 <HAL_HCD_MspInit+0xbc>)
 8008350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008352:	4a0f      	ldr	r2, [pc, #60]	; (8008390 <HAL_HCD_MspInit+0xbc>)
 8008354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008358:	6353      	str	r3, [r2, #52]	; 0x34
 800835a:	2300      	movs	r3, #0
 800835c:	60fb      	str	r3, [r7, #12]
 800835e:	4b0c      	ldr	r3, [pc, #48]	; (8008390 <HAL_HCD_MspInit+0xbc>)
 8008360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008362:	4a0b      	ldr	r2, [pc, #44]	; (8008390 <HAL_HCD_MspInit+0xbc>)
 8008364:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008368:	6453      	str	r3, [r2, #68]	; 0x44
 800836a:	4b09      	ldr	r3, [pc, #36]	; (8008390 <HAL_HCD_MspInit+0xbc>)
 800836c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800836e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008372:	60fb      	str	r3, [r7, #12]
 8008374:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008376:	2200      	movs	r2, #0
 8008378:	2100      	movs	r1, #0
 800837a:	2043      	movs	r0, #67	; 0x43
 800837c:	f7f8 ff14 	bl	80011a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008380:	2043      	movs	r0, #67	; 0x43
 8008382:	f7f8 ff3d 	bl	8001200 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008386:	bf00      	nop
 8008388:	3728      	adds	r7, #40	; 0x28
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
 800838e:	bf00      	nop
 8008390:	40023800 	.word	0x40023800
 8008394:	40020000 	.word	0x40020000

08008398 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7ff f8db 	bl	8007562 <USBH_LL_IncTimer>
}
 80083ac:	bf00      	nop
 80083ae:	3708      	adds	r7, #8
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}

080083b4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b082      	sub	sp, #8
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7ff f913 	bl	80075ee <USBH_LL_Connect>
}
 80083c8:	bf00      	nop
 80083ca:	3708      	adds	r7, #8
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b082      	sub	sp, #8
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80083de:	4618      	mov	r0, r3
 80083e0:	f7ff f91c 	bl	800761c <USBH_LL_Disconnect>
}
 80083e4:	bf00      	nop
 80083e6:	3708      	adds	r7, #8
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}

080083ec <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	460b      	mov	r3, r1
 80083f6:	70fb      	strb	r3, [r7, #3]
 80083f8:	4613      	mov	r3, r2
 80083fa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80083fc:	bf00      	nop
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr

08008408 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008416:	4618      	mov	r0, r3
 8008418:	f7ff f8cd 	bl	80075b6 <USBH_LL_PortEnabled>
}
 800841c:	bf00      	nop
 800841e:	3708      	adds	r7, #8
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008432:	4618      	mov	r0, r3
 8008434:	f7ff f8cd 	bl	80075d2 <USBH_LL_PortDisabled>
}
 8008438:	bf00      	nop
 800843a:	3708      	adds	r7, #8
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}

08008440 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800844e:	2b01      	cmp	r3, #1
 8008450:	d12a      	bne.n	80084a8 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008452:	4a18      	ldr	r2, [pc, #96]	; (80084b4 <USBH_LL_Init+0x74>)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a15      	ldr	r2, [pc, #84]	; (80084b4 <USBH_LL_Init+0x74>)
 800845e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008462:	4b14      	ldr	r3, [pc, #80]	; (80084b4 <USBH_LL_Init+0x74>)
 8008464:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008468:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800846a:	4b12      	ldr	r3, [pc, #72]	; (80084b4 <USBH_LL_Init+0x74>)
 800846c:	2208      	movs	r2, #8
 800846e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008470:	4b10      	ldr	r3, [pc, #64]	; (80084b4 <USBH_LL_Init+0x74>)
 8008472:	2201      	movs	r2, #1
 8008474:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008476:	4b0f      	ldr	r3, [pc, #60]	; (80084b4 <USBH_LL_Init+0x74>)
 8008478:	2200      	movs	r2, #0
 800847a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800847c:	4b0d      	ldr	r3, [pc, #52]	; (80084b4 <USBH_LL_Init+0x74>)
 800847e:	2202      	movs	r2, #2
 8008480:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008482:	4b0c      	ldr	r3, [pc, #48]	; (80084b4 <USBH_LL_Init+0x74>)
 8008484:	2200      	movs	r2, #0
 8008486:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008488:	480a      	ldr	r0, [pc, #40]	; (80084b4 <USBH_LL_Init+0x74>)
 800848a:	f7f9 f9ab 	bl	80017e4 <HAL_HCD_Init>
 800848e:	4603      	mov	r3, r0
 8008490:	2b00      	cmp	r3, #0
 8008492:	d001      	beq.n	8008498 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008494:	f7f8 fba6 	bl	8000be4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008498:	4806      	ldr	r0, [pc, #24]	; (80084b4 <USBH_LL_Init+0x74>)
 800849a:	f7f9 fd9a 	bl	8001fd2 <HAL_HCD_GetCurrentFrame>
 800849e:	4603      	mov	r3, r0
 80084a0:	4619      	mov	r1, r3
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f7ff f84e 	bl	8007544 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3708      	adds	r7, #8
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	200005d4 	.word	0x200005d4

080084b8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b084      	sub	sp, #16
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084c0:	2300      	movs	r3, #0
 80084c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084c4:	2300      	movs	r3, #0
 80084c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7f9 fd09 	bl	8001ee6 <HAL_HCD_Start>
 80084d4:	4603      	mov	r3, r0
 80084d6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80084d8:	7bfb      	ldrb	r3, [r7, #15]
 80084da:	4618      	mov	r0, r3
 80084dc:	f000 f95c 	bl	8008798 <USBH_Get_USB_Status>
 80084e0:	4603      	mov	r3, r0
 80084e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3710      	adds	r7, #16
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}

080084ee <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80084ee:	b580      	push	{r7, lr}
 80084f0:	b084      	sub	sp, #16
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084f6:	2300      	movs	r3, #0
 80084f8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084fa:	2300      	movs	r3, #0
 80084fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008504:	4618      	mov	r0, r3
 8008506:	f7f9 fd11 	bl	8001f2c <HAL_HCD_Stop>
 800850a:	4603      	mov	r3, r0
 800850c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800850e:	7bfb      	ldrb	r3, [r7, #15]
 8008510:	4618      	mov	r0, r3
 8008512:	f000 f941 	bl	8008798 <USBH_Get_USB_Status>
 8008516:	4603      	mov	r3, r0
 8008518:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800851a:	7bbb      	ldrb	r3, [r7, #14]
}
 800851c:	4618      	mov	r0, r3
 800851e:	3710      	adds	r7, #16
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b084      	sub	sp, #16
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800852c:	2301      	movs	r3, #1
 800852e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008536:	4618      	mov	r0, r3
 8008538:	f7f9 fd59 	bl	8001fee <HAL_HCD_GetCurrentSpeed>
 800853c:	4603      	mov	r3, r0
 800853e:	2b02      	cmp	r3, #2
 8008540:	d00c      	beq.n	800855c <USBH_LL_GetSpeed+0x38>
 8008542:	2b02      	cmp	r3, #2
 8008544:	d80d      	bhi.n	8008562 <USBH_LL_GetSpeed+0x3e>
 8008546:	2b00      	cmp	r3, #0
 8008548:	d002      	beq.n	8008550 <USBH_LL_GetSpeed+0x2c>
 800854a:	2b01      	cmp	r3, #1
 800854c:	d003      	beq.n	8008556 <USBH_LL_GetSpeed+0x32>
 800854e:	e008      	b.n	8008562 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008550:	2300      	movs	r3, #0
 8008552:	73fb      	strb	r3, [r7, #15]
    break;
 8008554:	e008      	b.n	8008568 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008556:	2301      	movs	r3, #1
 8008558:	73fb      	strb	r3, [r7, #15]
    break;
 800855a:	e005      	b.n	8008568 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800855c:	2302      	movs	r3, #2
 800855e:	73fb      	strb	r3, [r7, #15]
    break;
 8008560:	e002      	b.n	8008568 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008562:	2301      	movs	r3, #1
 8008564:	73fb      	strb	r3, [r7, #15]
    break;
 8008566:	bf00      	nop
  }
  return  speed;
 8008568:	7bfb      	ldrb	r3, [r7, #15]
}
 800856a:	4618      	mov	r0, r3
 800856c:	3710      	adds	r7, #16
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b084      	sub	sp, #16
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800857a:	2300      	movs	r3, #0
 800857c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800857e:	2300      	movs	r3, #0
 8008580:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008588:	4618      	mov	r0, r3
 800858a:	f7f9 fcec 	bl	8001f66 <HAL_HCD_ResetPort>
 800858e:	4603      	mov	r3, r0
 8008590:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008592:	7bfb      	ldrb	r3, [r7, #15]
 8008594:	4618      	mov	r0, r3
 8008596:	f000 f8ff 	bl	8008798 <USBH_Get_USB_Status>
 800859a:	4603      	mov	r3, r0
 800859c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800859e:	7bbb      	ldrb	r3, [r7, #14]
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	460b      	mov	r3, r1
 80085b2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80085ba:	78fa      	ldrb	r2, [r7, #3]
 80085bc:	4611      	mov	r1, r2
 80085be:	4618      	mov	r0, r3
 80085c0:	f7f9 fcf3 	bl	8001faa <HAL_HCD_HC_GetXferCount>
 80085c4:	4603      	mov	r3, r0
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3708      	adds	r7, #8
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}

080085ce <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80085ce:	b590      	push	{r4, r7, lr}
 80085d0:	b089      	sub	sp, #36	; 0x24
 80085d2:	af04      	add	r7, sp, #16
 80085d4:	6078      	str	r0, [r7, #4]
 80085d6:	4608      	mov	r0, r1
 80085d8:	4611      	mov	r1, r2
 80085da:	461a      	mov	r2, r3
 80085dc:	4603      	mov	r3, r0
 80085de:	70fb      	strb	r3, [r7, #3]
 80085e0:	460b      	mov	r3, r1
 80085e2:	70bb      	strb	r3, [r7, #2]
 80085e4:	4613      	mov	r3, r2
 80085e6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085e8:	2300      	movs	r3, #0
 80085ea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80085ec:	2300      	movs	r3, #0
 80085ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80085f6:	787c      	ldrb	r4, [r7, #1]
 80085f8:	78ba      	ldrb	r2, [r7, #2]
 80085fa:	78f9      	ldrb	r1, [r7, #3]
 80085fc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80085fe:	9302      	str	r3, [sp, #8]
 8008600:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008604:	9301      	str	r3, [sp, #4]
 8008606:	f897 3020 	ldrb.w	r3, [r7, #32]
 800860a:	9300      	str	r3, [sp, #0]
 800860c:	4623      	mov	r3, r4
 800860e:	f7f9 f957 	bl	80018c0 <HAL_HCD_HC_Init>
 8008612:	4603      	mov	r3, r0
 8008614:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008616:	7bfb      	ldrb	r3, [r7, #15]
 8008618:	4618      	mov	r0, r3
 800861a:	f000 f8bd 	bl	8008798 <USBH_Get_USB_Status>
 800861e:	4603      	mov	r3, r0
 8008620:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008622:	7bbb      	ldrb	r3, [r7, #14]
}
 8008624:	4618      	mov	r0, r3
 8008626:	3714      	adds	r7, #20
 8008628:	46bd      	mov	sp, r7
 800862a:	bd90      	pop	{r4, r7, pc}

0800862c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
 8008634:	460b      	mov	r3, r1
 8008636:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008638:	2300      	movs	r3, #0
 800863a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800863c:	2300      	movs	r3, #0
 800863e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008646:	78fa      	ldrb	r2, [r7, #3]
 8008648:	4611      	mov	r1, r2
 800864a:	4618      	mov	r0, r3
 800864c:	f7f9 f9c7 	bl	80019de <HAL_HCD_HC_Halt>
 8008650:	4603      	mov	r3, r0
 8008652:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008654:	7bfb      	ldrb	r3, [r7, #15]
 8008656:	4618      	mov	r0, r3
 8008658:	f000 f89e 	bl	8008798 <USBH_Get_USB_Status>
 800865c:	4603      	mov	r3, r0
 800865e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008660:	7bbb      	ldrb	r3, [r7, #14]
}
 8008662:	4618      	mov	r0, r3
 8008664:	3710      	adds	r7, #16
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}

0800866a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800866a:	b590      	push	{r4, r7, lr}
 800866c:	b089      	sub	sp, #36	; 0x24
 800866e:	af04      	add	r7, sp, #16
 8008670:	6078      	str	r0, [r7, #4]
 8008672:	4608      	mov	r0, r1
 8008674:	4611      	mov	r1, r2
 8008676:	461a      	mov	r2, r3
 8008678:	4603      	mov	r3, r0
 800867a:	70fb      	strb	r3, [r7, #3]
 800867c:	460b      	mov	r3, r1
 800867e:	70bb      	strb	r3, [r7, #2]
 8008680:	4613      	mov	r3, r2
 8008682:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008684:	2300      	movs	r3, #0
 8008686:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008688:	2300      	movs	r3, #0
 800868a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008692:	787c      	ldrb	r4, [r7, #1]
 8008694:	78ba      	ldrb	r2, [r7, #2]
 8008696:	78f9      	ldrb	r1, [r7, #3]
 8008698:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800869c:	9303      	str	r3, [sp, #12]
 800869e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80086a0:	9302      	str	r3, [sp, #8]
 80086a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a4:	9301      	str	r3, [sp, #4]
 80086a6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80086aa:	9300      	str	r3, [sp, #0]
 80086ac:	4623      	mov	r3, r4
 80086ae:	f7f9 f9b9 	bl	8001a24 <HAL_HCD_HC_SubmitRequest>
 80086b2:	4603      	mov	r3, r0
 80086b4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80086b6:	7bfb      	ldrb	r3, [r7, #15]
 80086b8:	4618      	mov	r0, r3
 80086ba:	f000 f86d 	bl	8008798 <USBH_Get_USB_Status>
 80086be:	4603      	mov	r3, r0
 80086c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80086c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3714      	adds	r7, #20
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd90      	pop	{r4, r7, pc}

080086cc <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b082      	sub	sp, #8
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
 80086d4:	460b      	mov	r3, r1
 80086d6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80086de:	78fa      	ldrb	r2, [r7, #3]
 80086e0:	4611      	mov	r1, r2
 80086e2:	4618      	mov	r0, r3
 80086e4:	f7f9 fc4d 	bl	8001f82 <HAL_HCD_HC_GetURBState>
 80086e8:	4603      	mov	r3, r0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3708      	adds	r7, #8
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b082      	sub	sp, #8
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
 80086fa:	460b      	mov	r3, r1
 80086fc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008704:	2b01      	cmp	r3, #1
 8008706:	d103      	bne.n	8008710 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008708:	78fb      	ldrb	r3, [r7, #3]
 800870a:	4618      	mov	r0, r3
 800870c:	f000 f870 	bl	80087f0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008710:	20c8      	movs	r0, #200	; 0xc8
 8008712:	f7f8 fc35 	bl	8000f80 <HAL_Delay>
  return USBH_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	3708      	adds	r7, #8
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008720:	b480      	push	{r7}
 8008722:	b085      	sub	sp, #20
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	460b      	mov	r3, r1
 800872a:	70fb      	strb	r3, [r7, #3]
 800872c:	4613      	mov	r3, r2
 800872e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008736:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008738:	78fb      	ldrb	r3, [r7, #3]
 800873a:	68fa      	ldr	r2, [r7, #12]
 800873c:	212c      	movs	r1, #44	; 0x2c
 800873e:	fb01 f303 	mul.w	r3, r1, r3
 8008742:	4413      	add	r3, r2
 8008744:	333b      	adds	r3, #59	; 0x3b
 8008746:	781b      	ldrb	r3, [r3, #0]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d009      	beq.n	8008760 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800874c:	78fb      	ldrb	r3, [r7, #3]
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	212c      	movs	r1, #44	; 0x2c
 8008752:	fb01 f303 	mul.w	r3, r1, r3
 8008756:	4413      	add	r3, r2
 8008758:	3354      	adds	r3, #84	; 0x54
 800875a:	78ba      	ldrb	r2, [r7, #2]
 800875c:	701a      	strb	r2, [r3, #0]
 800875e:	e008      	b.n	8008772 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008760:	78fb      	ldrb	r3, [r7, #3]
 8008762:	68fa      	ldr	r2, [r7, #12]
 8008764:	212c      	movs	r1, #44	; 0x2c
 8008766:	fb01 f303 	mul.w	r3, r1, r3
 800876a:	4413      	add	r3, r2
 800876c:	3355      	adds	r3, #85	; 0x55
 800876e:	78ba      	ldrb	r2, [r7, #2]
 8008770:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008772:	2300      	movs	r3, #0
}
 8008774:	4618      	mov	r0, r3
 8008776:	3714      	adds	r7, #20
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr

08008780 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b082      	sub	sp, #8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f7f8 fbf9 	bl	8000f80 <HAL_Delay>
}
 800878e:	bf00      	nop
 8008790:	3708      	adds	r7, #8
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
	...

08008798 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008798:	b480      	push	{r7}
 800879a:	b085      	sub	sp, #20
 800879c:	af00      	add	r7, sp, #0
 800879e:	4603      	mov	r3, r0
 80087a0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80087a2:	2300      	movs	r3, #0
 80087a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80087a6:	79fb      	ldrb	r3, [r7, #7]
 80087a8:	2b03      	cmp	r3, #3
 80087aa:	d817      	bhi.n	80087dc <USBH_Get_USB_Status+0x44>
 80087ac:	a201      	add	r2, pc, #4	; (adr r2, 80087b4 <USBH_Get_USB_Status+0x1c>)
 80087ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087b2:	bf00      	nop
 80087b4:	080087c5 	.word	0x080087c5
 80087b8:	080087cb 	.word	0x080087cb
 80087bc:	080087d1 	.word	0x080087d1
 80087c0:	080087d7 	.word	0x080087d7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80087c4:	2300      	movs	r3, #0
 80087c6:	73fb      	strb	r3, [r7, #15]
    break;
 80087c8:	e00b      	b.n	80087e2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80087ca:	2302      	movs	r3, #2
 80087cc:	73fb      	strb	r3, [r7, #15]
    break;
 80087ce:	e008      	b.n	80087e2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80087d0:	2301      	movs	r3, #1
 80087d2:	73fb      	strb	r3, [r7, #15]
    break;
 80087d4:	e005      	b.n	80087e2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80087d6:	2302      	movs	r3, #2
 80087d8:	73fb      	strb	r3, [r7, #15]
    break;
 80087da:	e002      	b.n	80087e2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80087dc:	2302      	movs	r3, #2
 80087de:	73fb      	strb	r3, [r7, #15]
    break;
 80087e0:	bf00      	nop
  }
  return usb_status;
 80087e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3714      	adds	r7, #20
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr

080087f0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b084      	sub	sp, #16
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	4603      	mov	r3, r0
 80087f8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80087fa:	79fb      	ldrb	r3, [r7, #7]
 80087fc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80087fe:	79fb      	ldrb	r3, [r7, #7]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d102      	bne.n	800880a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8008804:	2301      	movs	r3, #1
 8008806:	73fb      	strb	r3, [r7, #15]
 8008808:	e001      	b.n	800880e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800880a:	2300      	movs	r3, #0
 800880c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800880e:	7bfb      	ldrb	r3, [r7, #15]
 8008810:	461a      	mov	r2, r3
 8008812:	2101      	movs	r1, #1
 8008814:	4803      	ldr	r0, [pc, #12]	; (8008824 <MX_DriverVbusFS+0x34>)
 8008816:	f7f8 ffb3 	bl	8001780 <HAL_GPIO_WritePin>
}
 800881a:	bf00      	nop
 800881c:	3710      	adds	r7, #16
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}
 8008822:	bf00      	nop
 8008824:	40020800 	.word	0x40020800

08008828 <__errno>:
 8008828:	4b01      	ldr	r3, [pc, #4]	; (8008830 <__errno+0x8>)
 800882a:	6818      	ldr	r0, [r3, #0]
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	2000002c 	.word	0x2000002c

08008834 <__libc_init_array>:
 8008834:	b570      	push	{r4, r5, r6, lr}
 8008836:	4d0d      	ldr	r5, [pc, #52]	; (800886c <__libc_init_array+0x38>)
 8008838:	4c0d      	ldr	r4, [pc, #52]	; (8008870 <__libc_init_array+0x3c>)
 800883a:	1b64      	subs	r4, r4, r5
 800883c:	10a4      	asrs	r4, r4, #2
 800883e:	2600      	movs	r6, #0
 8008840:	42a6      	cmp	r6, r4
 8008842:	d109      	bne.n	8008858 <__libc_init_array+0x24>
 8008844:	4d0b      	ldr	r5, [pc, #44]	; (8008874 <__libc_init_array+0x40>)
 8008846:	4c0c      	ldr	r4, [pc, #48]	; (8008878 <__libc_init_array+0x44>)
 8008848:	f000 f8f8 	bl	8008a3c <_init>
 800884c:	1b64      	subs	r4, r4, r5
 800884e:	10a4      	asrs	r4, r4, #2
 8008850:	2600      	movs	r6, #0
 8008852:	42a6      	cmp	r6, r4
 8008854:	d105      	bne.n	8008862 <__libc_init_array+0x2e>
 8008856:	bd70      	pop	{r4, r5, r6, pc}
 8008858:	f855 3b04 	ldr.w	r3, [r5], #4
 800885c:	4798      	blx	r3
 800885e:	3601      	adds	r6, #1
 8008860:	e7ee      	b.n	8008840 <__libc_init_array+0xc>
 8008862:	f855 3b04 	ldr.w	r3, [r5], #4
 8008866:	4798      	blx	r3
 8008868:	3601      	adds	r6, #1
 800886a:	e7f2      	b.n	8008852 <__libc_init_array+0x1e>
 800886c:	08008c44 	.word	0x08008c44
 8008870:	08008c44 	.word	0x08008c44
 8008874:	08008c44 	.word	0x08008c44
 8008878:	08008c48 	.word	0x08008c48

0800887c <malloc>:
 800887c:	4b02      	ldr	r3, [pc, #8]	; (8008888 <malloc+0xc>)
 800887e:	4601      	mov	r1, r0
 8008880:	6818      	ldr	r0, [r3, #0]
 8008882:	f000 b863 	b.w	800894c <_malloc_r>
 8008886:	bf00      	nop
 8008888:	2000002c 	.word	0x2000002c

0800888c <free>:
 800888c:	4b02      	ldr	r3, [pc, #8]	; (8008898 <free+0xc>)
 800888e:	4601      	mov	r1, r0
 8008890:	6818      	ldr	r0, [r3, #0]
 8008892:	f000 b80b 	b.w	80088ac <_free_r>
 8008896:	bf00      	nop
 8008898:	2000002c 	.word	0x2000002c

0800889c <memset>:
 800889c:	4402      	add	r2, r0
 800889e:	4603      	mov	r3, r0
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d100      	bne.n	80088a6 <memset+0xa>
 80088a4:	4770      	bx	lr
 80088a6:	f803 1b01 	strb.w	r1, [r3], #1
 80088aa:	e7f9      	b.n	80088a0 <memset+0x4>

080088ac <_free_r>:
 80088ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088ae:	2900      	cmp	r1, #0
 80088b0:	d048      	beq.n	8008944 <_free_r+0x98>
 80088b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088b6:	9001      	str	r0, [sp, #4]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	f1a1 0404 	sub.w	r4, r1, #4
 80088be:	bfb8      	it	lt
 80088c0:	18e4      	addlt	r4, r4, r3
 80088c2:	f000 f8ad 	bl	8008a20 <__malloc_lock>
 80088c6:	4a20      	ldr	r2, [pc, #128]	; (8008948 <_free_r+0x9c>)
 80088c8:	9801      	ldr	r0, [sp, #4]
 80088ca:	6813      	ldr	r3, [r2, #0]
 80088cc:	4615      	mov	r5, r2
 80088ce:	b933      	cbnz	r3, 80088de <_free_r+0x32>
 80088d0:	6063      	str	r3, [r4, #4]
 80088d2:	6014      	str	r4, [r2, #0]
 80088d4:	b003      	add	sp, #12
 80088d6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80088da:	f000 b8a7 	b.w	8008a2c <__malloc_unlock>
 80088de:	42a3      	cmp	r3, r4
 80088e0:	d90b      	bls.n	80088fa <_free_r+0x4e>
 80088e2:	6821      	ldr	r1, [r4, #0]
 80088e4:	1862      	adds	r2, r4, r1
 80088e6:	4293      	cmp	r3, r2
 80088e8:	bf04      	itt	eq
 80088ea:	681a      	ldreq	r2, [r3, #0]
 80088ec:	685b      	ldreq	r3, [r3, #4]
 80088ee:	6063      	str	r3, [r4, #4]
 80088f0:	bf04      	itt	eq
 80088f2:	1852      	addeq	r2, r2, r1
 80088f4:	6022      	streq	r2, [r4, #0]
 80088f6:	602c      	str	r4, [r5, #0]
 80088f8:	e7ec      	b.n	80088d4 <_free_r+0x28>
 80088fa:	461a      	mov	r2, r3
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	b10b      	cbz	r3, 8008904 <_free_r+0x58>
 8008900:	42a3      	cmp	r3, r4
 8008902:	d9fa      	bls.n	80088fa <_free_r+0x4e>
 8008904:	6811      	ldr	r1, [r2, #0]
 8008906:	1855      	adds	r5, r2, r1
 8008908:	42a5      	cmp	r5, r4
 800890a:	d10b      	bne.n	8008924 <_free_r+0x78>
 800890c:	6824      	ldr	r4, [r4, #0]
 800890e:	4421      	add	r1, r4
 8008910:	1854      	adds	r4, r2, r1
 8008912:	42a3      	cmp	r3, r4
 8008914:	6011      	str	r1, [r2, #0]
 8008916:	d1dd      	bne.n	80088d4 <_free_r+0x28>
 8008918:	681c      	ldr	r4, [r3, #0]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	6053      	str	r3, [r2, #4]
 800891e:	4421      	add	r1, r4
 8008920:	6011      	str	r1, [r2, #0]
 8008922:	e7d7      	b.n	80088d4 <_free_r+0x28>
 8008924:	d902      	bls.n	800892c <_free_r+0x80>
 8008926:	230c      	movs	r3, #12
 8008928:	6003      	str	r3, [r0, #0]
 800892a:	e7d3      	b.n	80088d4 <_free_r+0x28>
 800892c:	6825      	ldr	r5, [r4, #0]
 800892e:	1961      	adds	r1, r4, r5
 8008930:	428b      	cmp	r3, r1
 8008932:	bf04      	itt	eq
 8008934:	6819      	ldreq	r1, [r3, #0]
 8008936:	685b      	ldreq	r3, [r3, #4]
 8008938:	6063      	str	r3, [r4, #4]
 800893a:	bf04      	itt	eq
 800893c:	1949      	addeq	r1, r1, r5
 800893e:	6021      	streq	r1, [r4, #0]
 8008940:	6054      	str	r4, [r2, #4]
 8008942:	e7c7      	b.n	80088d4 <_free_r+0x28>
 8008944:	b003      	add	sp, #12
 8008946:	bd30      	pop	{r4, r5, pc}
 8008948:	200000b4 	.word	0x200000b4

0800894c <_malloc_r>:
 800894c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800894e:	1ccd      	adds	r5, r1, #3
 8008950:	f025 0503 	bic.w	r5, r5, #3
 8008954:	3508      	adds	r5, #8
 8008956:	2d0c      	cmp	r5, #12
 8008958:	bf38      	it	cc
 800895a:	250c      	movcc	r5, #12
 800895c:	2d00      	cmp	r5, #0
 800895e:	4606      	mov	r6, r0
 8008960:	db01      	blt.n	8008966 <_malloc_r+0x1a>
 8008962:	42a9      	cmp	r1, r5
 8008964:	d903      	bls.n	800896e <_malloc_r+0x22>
 8008966:	230c      	movs	r3, #12
 8008968:	6033      	str	r3, [r6, #0]
 800896a:	2000      	movs	r0, #0
 800896c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800896e:	f000 f857 	bl	8008a20 <__malloc_lock>
 8008972:	4921      	ldr	r1, [pc, #132]	; (80089f8 <_malloc_r+0xac>)
 8008974:	680a      	ldr	r2, [r1, #0]
 8008976:	4614      	mov	r4, r2
 8008978:	b99c      	cbnz	r4, 80089a2 <_malloc_r+0x56>
 800897a:	4f20      	ldr	r7, [pc, #128]	; (80089fc <_malloc_r+0xb0>)
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	b923      	cbnz	r3, 800898a <_malloc_r+0x3e>
 8008980:	4621      	mov	r1, r4
 8008982:	4630      	mov	r0, r6
 8008984:	f000 f83c 	bl	8008a00 <_sbrk_r>
 8008988:	6038      	str	r0, [r7, #0]
 800898a:	4629      	mov	r1, r5
 800898c:	4630      	mov	r0, r6
 800898e:	f000 f837 	bl	8008a00 <_sbrk_r>
 8008992:	1c43      	adds	r3, r0, #1
 8008994:	d123      	bne.n	80089de <_malloc_r+0x92>
 8008996:	230c      	movs	r3, #12
 8008998:	6033      	str	r3, [r6, #0]
 800899a:	4630      	mov	r0, r6
 800899c:	f000 f846 	bl	8008a2c <__malloc_unlock>
 80089a0:	e7e3      	b.n	800896a <_malloc_r+0x1e>
 80089a2:	6823      	ldr	r3, [r4, #0]
 80089a4:	1b5b      	subs	r3, r3, r5
 80089a6:	d417      	bmi.n	80089d8 <_malloc_r+0x8c>
 80089a8:	2b0b      	cmp	r3, #11
 80089aa:	d903      	bls.n	80089b4 <_malloc_r+0x68>
 80089ac:	6023      	str	r3, [r4, #0]
 80089ae:	441c      	add	r4, r3
 80089b0:	6025      	str	r5, [r4, #0]
 80089b2:	e004      	b.n	80089be <_malloc_r+0x72>
 80089b4:	6863      	ldr	r3, [r4, #4]
 80089b6:	42a2      	cmp	r2, r4
 80089b8:	bf0c      	ite	eq
 80089ba:	600b      	streq	r3, [r1, #0]
 80089bc:	6053      	strne	r3, [r2, #4]
 80089be:	4630      	mov	r0, r6
 80089c0:	f000 f834 	bl	8008a2c <__malloc_unlock>
 80089c4:	f104 000b 	add.w	r0, r4, #11
 80089c8:	1d23      	adds	r3, r4, #4
 80089ca:	f020 0007 	bic.w	r0, r0, #7
 80089ce:	1ac2      	subs	r2, r0, r3
 80089d0:	d0cc      	beq.n	800896c <_malloc_r+0x20>
 80089d2:	1a1b      	subs	r3, r3, r0
 80089d4:	50a3      	str	r3, [r4, r2]
 80089d6:	e7c9      	b.n	800896c <_malloc_r+0x20>
 80089d8:	4622      	mov	r2, r4
 80089da:	6864      	ldr	r4, [r4, #4]
 80089dc:	e7cc      	b.n	8008978 <_malloc_r+0x2c>
 80089de:	1cc4      	adds	r4, r0, #3
 80089e0:	f024 0403 	bic.w	r4, r4, #3
 80089e4:	42a0      	cmp	r0, r4
 80089e6:	d0e3      	beq.n	80089b0 <_malloc_r+0x64>
 80089e8:	1a21      	subs	r1, r4, r0
 80089ea:	4630      	mov	r0, r6
 80089ec:	f000 f808 	bl	8008a00 <_sbrk_r>
 80089f0:	3001      	adds	r0, #1
 80089f2:	d1dd      	bne.n	80089b0 <_malloc_r+0x64>
 80089f4:	e7cf      	b.n	8008996 <_malloc_r+0x4a>
 80089f6:	bf00      	nop
 80089f8:	200000b4 	.word	0x200000b4
 80089fc:	200000b8 	.word	0x200000b8

08008a00 <_sbrk_r>:
 8008a00:	b538      	push	{r3, r4, r5, lr}
 8008a02:	4d06      	ldr	r5, [pc, #24]	; (8008a1c <_sbrk_r+0x1c>)
 8008a04:	2300      	movs	r3, #0
 8008a06:	4604      	mov	r4, r0
 8008a08:	4608      	mov	r0, r1
 8008a0a:	602b      	str	r3, [r5, #0]
 8008a0c:	f7f8 f9d4 	bl	8000db8 <_sbrk>
 8008a10:	1c43      	adds	r3, r0, #1
 8008a12:	d102      	bne.n	8008a1a <_sbrk_r+0x1a>
 8008a14:	682b      	ldr	r3, [r5, #0]
 8008a16:	b103      	cbz	r3, 8008a1a <_sbrk_r+0x1a>
 8008a18:	6023      	str	r3, [r4, #0]
 8008a1a:	bd38      	pop	{r3, r4, r5, pc}
 8008a1c:	200008d8 	.word	0x200008d8

08008a20 <__malloc_lock>:
 8008a20:	4801      	ldr	r0, [pc, #4]	; (8008a28 <__malloc_lock+0x8>)
 8008a22:	f000 b809 	b.w	8008a38 <__retarget_lock_acquire_recursive>
 8008a26:	bf00      	nop
 8008a28:	200008e0 	.word	0x200008e0

08008a2c <__malloc_unlock>:
 8008a2c:	4801      	ldr	r0, [pc, #4]	; (8008a34 <__malloc_unlock+0x8>)
 8008a2e:	f000 b804 	b.w	8008a3a <__retarget_lock_release_recursive>
 8008a32:	bf00      	nop
 8008a34:	200008e0 	.word	0x200008e0

08008a38 <__retarget_lock_acquire_recursive>:
 8008a38:	4770      	bx	lr

08008a3a <__retarget_lock_release_recursive>:
 8008a3a:	4770      	bx	lr

08008a3c <_init>:
 8008a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a3e:	bf00      	nop
 8008a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a42:	bc08      	pop	{r3}
 8008a44:	469e      	mov	lr, r3
 8008a46:	4770      	bx	lr

08008a48 <_fini>:
 8008a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a4a:	bf00      	nop
 8008a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a4e:	bc08      	pop	{r3}
 8008a50:	469e      	mov	lr, r3
 8008a52:	4770      	bx	lr
