<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="TaskTopic" />
<meta name="DC.Title" content="Step 2 — Compile the Design" />
<meta name="abstract" content="Use the language-specific compiler command to compile your design files into your working directory." />
<meta name="description" content="Use the language-specific compiler command to compile your design files into your working directory." />
<meta name="DC.subject" content="compiling, overview" />
<meta name="keywords" content="compiling, overview" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idcc2a099d-e0e5-4491-aedc-f3df93493099" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Step 2 — Compile the Design</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Step 2 — Compile the Design" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idcc2a099d-e0e5-4491-aedc-f3df93493099">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Step 2 — Compile the Design</h1>
<div class="body taskbody TaskBody"><div class="abstract TaskAbstract"><p class="shortdesc">Use the language-specific
compiler command to compile your design files into your working directory.</p>
<ul class="ul"><li class="li" id="idcfee1d20-8a46-4309-b3bc-9b2e92364c79"><p class="p">Verilog and SystemVerilog
— Compile with the vlog command.</p>
</li>
<li class="li" id="id3eff0306-6f65-4f97-a115-ff04793a64b2"><p class="p">VHDL — Compile with
the vcom command.</p>
</li>
<li class="li" id="id8d969036-7911-4674-af1c-62f48f13b14c"><p class="p">SystemC — Compile
with the sccom command.</p>
</li>
</ul>
</div>
<div class="section prereq Prerequisites p"><div class="tasklabel"><h2 class="sectiontitle tasklabel">Prerequisites</h2></div><ul class="ul"><li class="li" id="idcc2a099d-e0e5-4491-aedc-f3df93493099__id2fbbc32b-cf0b-476d-ba2d-f852f86f2a0c"><p class="p">Create
the <span class="ph filepath">work</span> library and map required resource
libraries to the <span class="ph filepath">work</span> library. Refer to “<a class="xref fm:HeadingOnly" href="TaskTop_Step1CreateWorkResourceLibraries_id9f4a37af.html#id9f4a37af-633b-4f4f-87f2-ff846a843f51__TaskTop_Step1CreateWorkResourceLibraries_id9f4a37af.xml#id9f4a37af-633b-4f4f-87f2-ff846a843f51" title="Before you can compile your source files, you must create a working library in which to store the compilation results.">Step 1 — Create Work and Resource Libraries</a>” for more information.</p>
</li>
<li class="li" id="idcc2a099d-e0e5-4491-aedc-f3df93493099__id9c73bfc5-a6a5-4538-a419-26110bf48020"><p class="p">SystemC
designs require installation of the gcc compiler. Refer to “<a class="xref fm:HeadingOnly" href="Contain_CompilingSystemcFiles_ide54ebea7.html#ide54ebea7-a5ed-4380-98dd-44c0f74dda0e__Contain_CompilingSystemcFiles_ide54ebea7.xml#ide54ebea7-a5ed-4380-98dd-44c0f74dda0e" title="The process of compiling the SystemC files contained in your design consists of several steps.">Compiling SystemC Files</a>” for more information. </p>
</li>
</ul>
</div>
<div class="tasklabel"><h2 class="sectiontitle tasklabel">Procedure</h2></div><div class="li step p" id="idcc2a099d-e0e5-4491-aedc-f3df93493099__idf5bd9cca-6ac7-4784-95a6-e38a2b8a3576"><span class="ph cmd">Depending on the language
used to create your design, use one of the following <span class="ph fmvar:ProductName">Questa SIM</span> commands to compile the design:</span><div class="itemgroup info StepInfo">
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="idcc2a099d-e0e5-4491-aedc-f3df93493099__idd04143cc-6adf-4ba5-b231-fcad14af1720" class="table" frame="border" border="1" rules="cols"><colgroup><col style="width:1.512in" /><col style="width:4.012in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d35453e217"><p class="p">If your source files are
written in …</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d35453e220"><p class="p">Enter the following
in the Transcript window …</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d35453e217 "><p class="p">Verilog and/or SystemVerilog</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d35453e220 "><p class="p">You can compile Verilog
files in any order. For example:</p>
<p class="lines ApplCommand leveled">vlog gates.v and2.v cache.v memory.v</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d35453e217 "><p class="p">VHDL</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d35453e220 "><p class="p">The vcom command compiles
VHDL units in the order they appear on the command line. For VHDL,
the order of compilation is important — you must compile any entities or
configurations before an architecture that references them. For
example:</p>
<p class="lines ApplCommand leveled">vcom v_and2.vhd util.vhd set.vhd</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d35453e217 "><p class="p">SystemC</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d35453e220 "><p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> uses
an external C/C++ compiler to compile SystemC source code into the
work library, while sccom ‑link takes compiled source code and links
the design. For example:</p>
<p class="lines ApplCommand leveled">sccom -g basic.cpp</p>
<p class="lines ApplCommand leveled">sccom -link</p>
<p class="p">Where the -g argument compiles the design
for debug.</p>
</td>
</tr>
</tbody>
</table>
</div>
</div></div>
<div class="section result"><div class="tasklabel"><h2 class="sectiontitle tasklabel">Results</h2></div><p class="p">By default, compilation results are
stored in the <span class="ph filepath">work</span> library. (<a class="xref fm:Figure" href="#idcc2a099d-e0e5-4491-aedc-f3df93493099__idd05fd98e-847d-442e-ba32-6e225c3869fc">Figure 1</a>)</p>
<div class="fig fignone" id="idcc2a099d-e0e5-4491-aedc-f3df93493099__idd05fd98e-847d-442e-ba32-6e225c3869fc"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Compiled Design</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/lib_contents.gif" /></div><br /></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_BasicStepsSimulation_id4403f976.html" title="You must have the proper files and library setup in order to use the commands necessary to simulate your design using Questa SIM.">Basic Steps for Simulation</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_VerilogCompilation_idf8387217.html#idf8387217-5df7-4f0b-8b19-a12cc4d70270__" title="Compiling your Verilog design for the first time is a two-step process.">Verilog Compilation</a></div>
<div><a class="link" href="../topics/Contain_CompilationSimulationVhdl_id57e479b0.html#id57e479b0-3a4b-4521-8057-2fbc76ff66c4__" title="The basic operations for using VHDL with Questa SIM are establishing a library for compilation results, compilation, and simulation.">Compilation and Simulation of VHDL</a></div>
<div><a class="link" href="../topics/Concept_AutoGenerateCompileOrder_id2218e122.html#id2218e122-29b8-41c2-9f03-1f85bf8a672c__" title="If you have an HDL-only design, you can automatically generate the compile order of its files.">Auto-Generate the Compile Order</a></div>
<div><a class="link" href="../topics/Contain_CompilingSystemcFiles_ide54ebea7.html#ide54ebea7-a5ed-4380-98dd-44c0f74dda0e__" title="The process of compiling the SystemC files contained in your design consists of several steps.">Compiling SystemC Files</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Step 2 — Compile the Design"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/TaskTop_Step2CompileDesign_idcc2a099d.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>