// Seed: 1473442111
module module_0;
  assign module_2.id_11 = 0;
  supply1 id_1;
  assign module_1.type_1 = 0;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wand id_3,
    output uwire id_4,
    output tri0 id_5
);
  wire id_7;
  wire id_8;
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output wand id_4,
    output tri1 id_5,
    output wand id_6,
    output wor id_7,
    output tri1 id_8,
    input tri id_9
    , id_15, id_16,
    input wor id_10,
    output tri1 id_11,
    output wand id_12,
    input wire id_13
);
  wire id_17, id_18 = id_18;
  module_0 modCall_1 ();
endmodule
