// Seed: 356799672
module module_0 (
    output wor id_0,
    input wire id_1,
    output wand id_2
    , id_27,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply0 id_6,
    output supply1 id_7
    , id_28,
    input tri id_8,
    input uwire id_9,
    output uwire id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    output uwire id_15,
    input supply0 id_16,
    output tri id_17,
    input supply1 id_18,
    output tri id_19,
    input wor id_20,
    input tri1 id_21,
    input tri id_22,
    input wand id_23,
    input supply1 id_24,
    input wand id_25
);
  assign id_5 = id_24;
  wire id_29;
endmodule
module module_1 (
    input  wire id_0,
    input  wand id_1
    , id_11,
    output tri  id_2,
    inout  tri1 id_3,
    output tri0 id_4,
    output wire id_5,
    input  tri  id_6,
    input  tri0 id_7,
    output tri  id_8,
    output wire id_9
);
  assign id_5 = id_1;
  xor primCall (id_2, id_11, id_0, id_3);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_2,
      id_7,
      id_7,
      id_2,
      id_8,
      id_8,
      id_3,
      id_6,
      id_3,
      id_8,
      id_6,
      id_3,
      id_1,
      id_9,
      id_3,
      id_3,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_6,
      id_6
  );
  assign modCall_1.id_22 = 0;
endmodule
