LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY RAM128_32 IS
    PORT (
        address : IN  STD_LOGIC_VECTOR(6 DOWNTO 0);
        clock   : IN  STD_LOGIC := '1';
        data    : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
        wren    : IN  STD_LOGIC;
        q       : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
    );
END RAM128_32;

ARCHITECTURE behavior OF RAM128_32 IS
    TYPE memory_array IS ARRAY (0 TO 127) OF STD_LOGIC_VECTOR(31 DOWNTO 0);
    SIGNAL memory : memory_array := (OTHERS => (OTHERS => '0'));
BEGIN
    PROCESS(clock)
    BEGIN
        IF rising_edge(clock) THEN
            IF wren = '1' THEN
                memory(to_integer(unsigned(address))) <= data;
				q <= STD_LOGIC_VECTOR(memory);
            END IF;
        END IF;
    END PROCESS;

    -- Output read data directly (not registered)
END behavior;
