// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="gen4_gen4,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku15p-ffva1760-2-e,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.772000,HLS_SYN_LAT=11,HLS_SYN_TPT=1,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=11276,HLS_SYN_LUT=2623,HLS_VERSION=2021_2}" *)

module gen4 (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        valid,
        set,
        p_idxs_0,
        p_idxs_1,
        p_idxs_2,
        p_idxs_3,
        data_out_0,
        data_out_0_ap_vld,
        data_out_1,
        data_out_1_ap_vld,
        data_out_2,
        data_out_2_ap_vld,
        data_out_3,
        data_out_3_ap_vld,
        orbit_out_0,
        orbit_out_0_ap_vld,
        orbit_out_1,
        orbit_out_1_ap_vld,
        orbit_out_2,
        orbit_out_2_ap_vld,
        orbit_out_3,
        orbit_out_3_ap_vld,
        start_out_0,
        start_out_0_ap_vld,
        start_out_1,
        start_out_1_ap_vld,
        start_out_2,
        start_out_2_ap_vld,
        start_out_3,
        start_out_3_ap_vld,
        end_out_0,
        end_out_0_ap_vld,
        end_out_1,
        end_out_1_ap_vld,
        end_out_2,
        end_out_2_ap_vld,
        end_out_3,
        end_out_3_ap_vld,
        valid_out_0,
        valid_out_0_ap_vld,
        valid_out_1,
        valid_out_1_ap_vld,
        valid_out_2,
        valid_out_2_ap_vld,
        valid_out_3,
        valid_out_3_ap_vld,
        CLOCK_RATIO_MINUS_ONE
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   valid;
input   set;
input  [63:0] p_idxs_0;
input  [63:0] p_idxs_1;
input  [63:0] p_idxs_2;
input  [63:0] p_idxs_3;
output  [63:0] data_out_0;
output   data_out_0_ap_vld;
output  [63:0] data_out_1;
output   data_out_1_ap_vld;
output  [63:0] data_out_2;
output   data_out_2_ap_vld;
output  [63:0] data_out_3;
output   data_out_3_ap_vld;
output   orbit_out_0;
output   orbit_out_0_ap_vld;
output   orbit_out_1;
output   orbit_out_1_ap_vld;
output   orbit_out_2;
output   orbit_out_2_ap_vld;
output   orbit_out_3;
output   orbit_out_3_ap_vld;
output   start_out_0;
output   start_out_0_ap_vld;
output   start_out_1;
output   start_out_1_ap_vld;
output   start_out_2;
output   start_out_2_ap_vld;
output   start_out_3;
output   start_out_3_ap_vld;
output   end_out_0;
output   end_out_0_ap_vld;
output   end_out_1;
output   end_out_1_ap_vld;
output   end_out_2;
output   end_out_2_ap_vld;
output   end_out_3;
output   end_out_3_ap_vld;
output   valid_out_0;
output   valid_out_0_ap_vld;
output   valid_out_1;
output   valid_out_1_ap_vld;
output   valid_out_2;
output   valid_out_2_ap_vld;
output   valid_out_3;
output   valid_out_3_ap_vld;
input  [3:0] CLOCK_RATIO_MINUS_ONE;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_out_0_ap_vld;
reg data_out_1_ap_vld;
reg data_out_2_ap_vld;
reg data_out_3_ap_vld;
reg orbit_out_0_ap_vld;
reg orbit_out_1_ap_vld;
reg orbit_out_2_ap_vld;
reg orbit_out_3_ap_vld;
reg start_out_0_ap_vld;
reg start_out_1_ap_vld;
reg start_out_2_ap_vld;
reg start_out_3_ap_vld;
reg end_out_0_ap_vld;
reg end_out_1_ap_vld;
reg end_out_2_ap_vld;
reg end_out_3_ap_vld;
reg valid_out_0_ap_vld;
reg valid_out_1_ap_vld;
reg valid_out_2_ap_vld;
reg valid_out_3_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
reg   [6:0] npuppi_V;
reg   [7:0] irow_V;
reg   [0:0] running;
reg   [0:0] orbit;
reg   [10:0] NLUT_V_address0;
reg    NLUT_V_ce0;
wire   [10:0] NLUT_V_q0;
reg   [7:0] nremaining_V;
reg   [9:0] wptr;
reg   [9:0] rptr;
wire   [63:0] grp_gen_puppi_fu_785_ap_return;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] and_ln128_reg_1292;
reg   [0:0] and_ln128_reg_1292_pp0_iter9_reg;
reg   [0:0] running_load_reg_1301;
reg   [0:0] running_load_reg_1301_pp0_iter9_reg;
reg   [0:0] icmp_ln1064_reg_1305;
reg   [0:0] icmp_ln1064_reg_1305_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_reg_1362;
reg   [0:0] icmp_ln1072_reg_1362_pp0_iter9_reg;
wire   [63:0] grp_gen_puppi_fu_792_ap_return;
reg   [0:0] icmp_ln1072_1_reg_1373;
reg   [0:0] icmp_ln1072_1_reg_1373_pp0_iter9_reg;
wire   [63:0] grp_gen_puppi_fu_799_ap_return;
reg   [0:0] icmp_ln1072_2_reg_1384;
reg   [0:0] icmp_ln1072_2_reg_1384_pp0_iter9_reg;
wire   [63:0] grp_gen_puppi_fu_806_ap_return;
reg   [0:0] icmp_ln1072_3_reg_1395;
reg   [0:0] icmp_ln1072_3_reg_1395_pp0_iter9_reg;
wire   [0:0] and_ln128_fu_837_p2;
reg   [0:0] and_ln128_reg_1292_pp0_iter1_reg;
reg   [0:0] and_ln128_reg_1292_pp0_iter2_reg;
reg   [0:0] and_ln128_reg_1292_pp0_iter3_reg;
reg   [0:0] and_ln128_reg_1292_pp0_iter4_reg;
reg   [0:0] and_ln128_reg_1292_pp0_iter5_reg;
reg   [0:0] and_ln128_reg_1292_pp0_iter6_reg;
reg   [0:0] and_ln128_reg_1292_pp0_iter7_reg;
reg   [0:0] and_ln128_reg_1292_pp0_iter8_reg;
reg   [0:0] and_ln128_reg_1292_pp0_iter10_reg;
wire   [33:0] trunc_ln128_fu_843_p1;
reg   [33:0] trunc_ln128_reg_1296;
reg   [33:0] trunc_ln128_reg_1296_pp0_iter1_reg;
reg   [33:0] trunc_ln128_reg_1296_pp0_iter2_reg;
reg   [33:0] trunc_ln128_reg_1296_pp0_iter3_reg;
reg   [33:0] trunc_ln128_reg_1296_pp0_iter4_reg;
reg   [33:0] trunc_ln128_reg_1296_pp0_iter5_reg;
wire   [0:0] running_load_load_fu_851_p1;
reg   [0:0] running_load_reg_1301_pp0_iter1_reg;
reg   [0:0] running_load_reg_1301_pp0_iter2_reg;
reg   [0:0] running_load_reg_1301_pp0_iter3_reg;
reg   [0:0] running_load_reg_1301_pp0_iter4_reg;
reg   [0:0] running_load_reg_1301_pp0_iter5_reg;
reg   [0:0] running_load_reg_1301_pp0_iter6_reg;
reg   [0:0] running_load_reg_1301_pp0_iter7_reg;
reg   [0:0] running_load_reg_1301_pp0_iter8_reg;
reg   [0:0] running_load_reg_1301_pp0_iter10_reg;
wire   [0:0] icmp_ln1064_fu_855_p2;
reg   [0:0] icmp_ln1064_reg_1305_pp0_iter1_reg;
reg   [0:0] icmp_ln1064_reg_1305_pp0_iter2_reg;
reg   [0:0] icmp_ln1064_reg_1305_pp0_iter3_reg;
reg   [0:0] icmp_ln1064_reg_1305_pp0_iter4_reg;
reg   [0:0] icmp_ln1064_reg_1305_pp0_iter5_reg;
reg   [0:0] icmp_ln1064_reg_1305_pp0_iter6_reg;
reg   [0:0] icmp_ln1064_reg_1305_pp0_iter7_reg;
reg   [0:0] icmp_ln1064_reg_1305_pp0_iter8_reg;
reg   [0:0] icmp_ln1064_reg_1305_pp0_iter10_reg;
wire   [33:0] trunc_ln140_fu_861_p1;
reg   [33:0] trunc_ln140_reg_1309;
reg   [33:0] trunc_ln140_reg_1309_pp0_iter1_reg;
reg   [33:0] trunc_ln140_reg_1309_pp0_iter2_reg;
reg   [33:0] trunc_ln140_reg_1309_pp0_iter3_reg;
reg   [33:0] trunc_ln140_reg_1309_pp0_iter4_reg;
reg   [33:0] trunc_ln140_reg_1309_pp0_iter5_reg;
wire   [33:0] trunc_ln140_1_fu_865_p1;
reg   [33:0] trunc_ln140_1_reg_1314;
reg   [33:0] trunc_ln140_1_reg_1314_pp0_iter1_reg;
reg   [33:0] trunc_ln140_1_reg_1314_pp0_iter2_reg;
reg   [33:0] trunc_ln140_1_reg_1314_pp0_iter3_reg;
reg   [33:0] trunc_ln140_1_reg_1314_pp0_iter4_reg;
reg   [33:0] trunc_ln140_1_reg_1314_pp0_iter5_reg;
wire   [33:0] trunc_ln136_fu_869_p1;
reg   [33:0] trunc_ln136_reg_1319;
reg   [33:0] trunc_ln136_reg_1319_pp0_iter1_reg;
reg   [33:0] trunc_ln136_reg_1319_pp0_iter2_reg;
reg   [33:0] trunc_ln136_reg_1319_pp0_iter3_reg;
reg   [33:0] trunc_ln136_reg_1319_pp0_iter4_reg;
reg   [33:0] trunc_ln136_reg_1319_pp0_iter5_reg;
wire   [0:0] icmp_ln1064_1_fu_877_p2;
reg   [0:0] icmp_ln1064_1_reg_1324;
reg   [0:0] icmp_ln1064_1_reg_1324_pp0_iter1_reg;
reg   [0:0] icmp_ln1064_1_reg_1324_pp0_iter2_reg;
reg   [0:0] icmp_ln1064_1_reg_1324_pp0_iter3_reg;
reg   [0:0] icmp_ln1064_1_reg_1324_pp0_iter4_reg;
reg   [0:0] icmp_ln1064_1_reg_1324_pp0_iter5_reg;
reg   [0:0] icmp_ln1064_1_reg_1324_pp0_iter6_reg;
reg   [0:0] icmp_ln1064_1_reg_1324_pp0_iter7_reg;
reg   [0:0] icmp_ln1064_1_reg_1324_pp0_iter8_reg;
wire   [0:0] icmp_ln1068_fu_905_p2;
reg   [0:0] icmp_ln1068_reg_1328;
reg   [0:0] icmp_ln1068_reg_1328_pp0_iter1_reg;
reg   [0:0] icmp_ln1068_reg_1328_pp0_iter2_reg;
reg   [0:0] icmp_ln1068_reg_1328_pp0_iter3_reg;
reg   [0:0] icmp_ln1068_reg_1328_pp0_iter4_reg;
wire   [6:0] N_5_fu_1005_p2;
reg   [6:0] N_5_reg_1352;
wire   [6:0] N_4_fu_1031_p2;
reg   [6:0] N_4_reg_1357;
wire   [0:0] icmp_ln1072_fu_1059_p2;
reg   [0:0] icmp_ln1072_reg_1362_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_1362_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_reg_1362_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_reg_1362_pp0_iter10_reg;
wire   [0:0] icmp_ln1076_fu_1065_p2;
reg   [0:0] icmp_ln1076_reg_1368;
reg   [0:0] icmp_ln1076_reg_1368_pp0_iter6_reg;
reg   [0:0] icmp_ln1076_reg_1368_pp0_iter7_reg;
reg   [0:0] icmp_ln1076_reg_1368_pp0_iter8_reg;
reg   [0:0] icmp_ln1076_reg_1368_pp0_iter9_reg;
reg   [0:0] icmp_ln1076_reg_1368_pp0_iter10_reg;
wire   [0:0] icmp_ln1072_1_fu_1081_p2;
reg   [0:0] icmp_ln1072_1_reg_1373_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_1_reg_1373_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_1_reg_1373_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_1_reg_1373_pp0_iter10_reg;
wire   [0:0] icmp_ln1076_1_fu_1097_p2;
reg   [0:0] icmp_ln1076_1_reg_1379;
reg   [0:0] icmp_ln1076_1_reg_1379_pp0_iter6_reg;
reg   [0:0] icmp_ln1076_1_reg_1379_pp0_iter7_reg;
reg   [0:0] icmp_ln1076_1_reg_1379_pp0_iter8_reg;
reg   [0:0] icmp_ln1076_1_reg_1379_pp0_iter9_reg;
reg   [0:0] icmp_ln1076_1_reg_1379_pp0_iter10_reg;
wire   [0:0] icmp_ln1072_2_fu_1103_p2;
reg   [0:0] icmp_ln1072_2_reg_1384_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_2_reg_1384_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_2_reg_1384_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_2_reg_1384_pp0_iter10_reg;
wire   [0:0] icmp_ln1076_2_fu_1109_p2;
reg   [0:0] icmp_ln1076_2_reg_1390;
reg   [0:0] icmp_ln1076_2_reg_1390_pp0_iter6_reg;
reg   [0:0] icmp_ln1076_2_reg_1390_pp0_iter7_reg;
reg   [0:0] icmp_ln1076_2_reg_1390_pp0_iter8_reg;
reg   [0:0] icmp_ln1076_2_reg_1390_pp0_iter9_reg;
reg   [0:0] icmp_ln1076_2_reg_1390_pp0_iter10_reg;
wire   [0:0] icmp_ln1072_3_fu_1125_p2;
reg   [0:0] icmp_ln1072_3_reg_1395_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_3_reg_1395_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_3_reg_1395_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_3_reg_1395_pp0_iter10_reg;
wire   [0:0] icmp_ln1076_3_fu_1141_p2;
reg   [0:0] icmp_ln1076_3_reg_1401;
reg   [0:0] icmp_ln1076_3_reg_1401_pp0_iter6_reg;
reg   [0:0] icmp_ln1076_3_reg_1401_pp0_iter7_reg;
reg   [0:0] icmp_ln1076_3_reg_1401_pp0_iter8_reg;
reg   [0:0] icmp_ln1076_3_reg_1401_pp0_iter9_reg;
reg   [0:0] icmp_ln1076_3_reg_1401_pp0_iter10_reg;
wire   [0:0] icmp_ln1084_fu_1178_p2;
reg   [0:0] icmp_ln1084_reg_1406;
reg   [0:0] icmp_ln1084_reg_1406_pp0_iter6_reg;
reg   [0:0] icmp_ln1084_reg_1406_pp0_iter7_reg;
reg   [0:0] icmp_ln1084_reg_1406_pp0_iter8_reg;
reg   [0:0] icmp_ln1084_reg_1406_pp0_iter9_reg;
wire   [0:0] icmp_ln1084_3_fu_1184_p2;
reg   [0:0] icmp_ln1084_3_reg_1411;
reg   [0:0] icmp_ln1084_3_reg_1411_pp0_iter6_reg;
reg   [0:0] icmp_ln1084_3_reg_1411_pp0_iter7_reg;
reg   [0:0] icmp_ln1084_3_reg_1411_pp0_iter8_reg;
reg   [0:0] icmp_ln1084_3_reg_1411_pp0_iter9_reg;
wire   [0:0] icmp_ln1084_4_fu_1190_p2;
reg   [0:0] icmp_ln1084_4_reg_1416;
reg   [0:0] icmp_ln1084_4_reg_1416_pp0_iter6_reg;
reg   [0:0] icmp_ln1084_4_reg_1416_pp0_iter7_reg;
reg   [0:0] icmp_ln1084_4_reg_1416_pp0_iter8_reg;
reg   [0:0] icmp_ln1084_4_reg_1416_pp0_iter9_reg;
wire   [0:0] icmp_ln1084_5_fu_1206_p2;
reg   [0:0] icmp_ln1084_5_reg_1421;
reg   [0:0] icmp_ln1084_5_reg_1421_pp0_iter6_reg;
reg   [0:0] icmp_ln1084_5_reg_1421_pp0_iter7_reg;
reg   [0:0] icmp_ln1084_5_reg_1421_pp0_iter8_reg;
reg   [0:0] icmp_ln1084_5_reg_1421_pp0_iter9_reg;
wire    grp_gen_puppi_fu_785_ap_start;
wire    grp_gen_puppi_fu_785_ap_done;
wire    grp_gen_puppi_fu_785_ap_idle;
wire    grp_gen_puppi_fu_785_ap_ready;
wire    grp_gen_puppi_fu_792_ap_start;
wire    grp_gen_puppi_fu_792_ap_done;
wire    grp_gen_puppi_fu_792_ap_idle;
wire    grp_gen_puppi_fu_792_ap_ready;
wire    grp_gen_puppi_fu_799_ap_start;
wire    grp_gen_puppi_fu_799_ap_done;
wire    grp_gen_puppi_fu_799_ap_idle;
wire    grp_gen_puppi_fu_799_ap_ready;
wire    grp_gen_puppi_fu_806_ap_start;
wire    grp_gen_puppi_fu_806_ap_done;
wire    grp_gen_puppi_fu_806_ap_idle;
wire    grp_gen_puppi_fu_806_ap_ready;
wire   [63:0] ap_phi_reg_pp0_iter0_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter1_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter2_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter3_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter4_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter5_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter6_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter7_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter8_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter9_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter10_ref_tmp46_0_reg_369;
reg   [63:0] ap_phi_reg_pp0_iter11_ref_tmp46_0_reg_369;
wire   [63:0] ap_phi_reg_pp0_iter0_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter1_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter2_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter3_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter4_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter5_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter6_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter7_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter8_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter9_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter10_ref_tmp46_1_reg_380;
reg   [63:0] ap_phi_reg_pp0_iter11_ref_tmp46_1_reg_380;
wire   [63:0] ap_phi_reg_pp0_iter0_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter1_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter2_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter3_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter4_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter5_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter6_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter7_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter8_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter9_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter10_ref_tmp46_2_reg_391;
reg   [63:0] ap_phi_reg_pp0_iter11_ref_tmp46_2_reg_391;
wire   [63:0] ap_phi_reg_pp0_iter0_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter1_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter2_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter3_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter4_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter5_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter6_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter7_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter8_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter9_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter10_ref_tmp46_3_reg_402;
reg   [63:0] ap_phi_reg_pp0_iter11_ref_tmp46_3_reg_402;
reg   [0:0] ap_phi_mux_valid_out_0_new_0_phi_fu_417_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_413;
reg   [0:0] ap_phi_mux_orbit_out_0_new_0_phi_fu_427_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter1_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter2_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter3_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter4_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter5_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter6_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter7_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter8_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter9_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter10_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_424;
reg   [0:0] ap_phi_mux_start_out_0_new_0_phi_fu_438_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter1_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter2_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter3_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter4_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter5_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter6_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter7_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter8_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter9_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter10_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_434;
reg   [0:0] ap_phi_mux_end_out_0_new_0_phi_fu_449_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_0_new_0_reg_446;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_446;
wire   [0:0] and_ln159_fu_1253_p2;
reg   [63:0] ap_phi_mux_data_out_1_new_0_phi_fu_458_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_1_new_0_reg_455;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_455;
reg   [0:0] ap_phi_mux_valid_out_1_new_0_phi_fu_469_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_465;
reg   [0:0] ap_phi_mux_end_out_1_new_0_phi_fu_479_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_1_new_0_reg_476;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_476;
wire   [0:0] and_ln159_1_fu_1258_p2;
reg   [63:0] ap_phi_mux_data_out_2_new_0_phi_fu_488_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_2_new_0_reg_485;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_485;
reg   [0:0] ap_phi_mux_valid_out_2_new_0_phi_fu_499_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_495;
reg   [0:0] ap_phi_mux_end_out_2_new_0_phi_fu_509_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_2_new_0_reg_506;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_506;
wire   [0:0] and_ln159_2_fu_1263_p2;
reg   [63:0] ap_phi_mux_data_out_3_new_0_phi_fu_518_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_3_new_0_reg_515;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_515;
reg   [0:0] ap_phi_mux_valid_out_3_new_0_phi_fu_529_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_525;
reg   [0:0] ap_phi_mux_end_out_3_new_0_phi_fu_539_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_3_new_0_reg_536;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_536;
wire   [0:0] and_ln159_3_fu_1268_p2;
reg   [63:0] ap_phi_mux_data_out_0_new_0_phi_fu_548_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_0_new_0_reg_545;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_545;
reg   [0:0] ap_phi_mux_valid_out_0_new_2_phi_fu_559_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_0_new_2_reg_555;
reg   [0:0] ap_phi_mux_orbit_out_0_new_2_phi_fu_575_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter2_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter3_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter4_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter5_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter6_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter7_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter8_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter9_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter10_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_reg_pp0_iter11_orbit_out_0_new_2_reg_571;
reg   [0:0] ap_phi_mux_start_out_0_new_2_phi_fu_594_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter2_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter3_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter4_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter5_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter6_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter7_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter8_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter9_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter10_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_reg_pp0_iter11_start_out_0_new_2_reg_590;
reg   [0:0] ap_phi_mux_end_out_0_new_2_phi_fu_613_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_0_new_2_reg_609;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_0_new_2_reg_609;
reg   [63:0] ap_phi_mux_data_out_1_new_2_phi_fu_629_p6;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_1_new_2_reg_625;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_1_new_2_reg_625;
reg   [0:0] ap_phi_mux_valid_out_1_new_2_phi_fu_645_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_1_new_2_reg_641;
reg   [0:0] ap_phi_mux_end_out_1_new_2_phi_fu_661_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_1_new_2_reg_657;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_1_new_2_reg_657;
reg   [63:0] ap_phi_mux_data_out_2_new_2_phi_fu_677_p6;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_2_new_2_reg_673;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_2_new_2_reg_673;
reg   [0:0] ap_phi_mux_valid_out_2_new_2_phi_fu_693_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_2_new_2_reg_689;
reg   [0:0] ap_phi_mux_end_out_2_new_2_phi_fu_709_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_2_new_2_reg_705;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_2_new_2_reg_705;
reg   [63:0] ap_phi_mux_data_out_3_new_2_phi_fu_725_p6;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_3_new_2_reg_721;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_3_new_2_reg_721;
reg   [0:0] ap_phi_mux_valid_out_3_new_2_phi_fu_741_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_3_new_2_reg_737;
reg   [0:0] ap_phi_mux_end_out_3_new_2_phi_fu_757_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_3_new_2_reg_753;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_3_new_2_reg_753;
reg   [63:0] ap_phi_mux_data_out_0_new_2_phi_fu_773_p6;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_0_new_2_reg_769;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_0_new_2_reg_769;
reg    grp_gen_puppi_fu_785_ap_start_reg;
reg    ap_predicate_op173_call_state7_state6;
reg    ap_predicate_op177_call_state7_state6;
wire    ap_block_pp0_stage0;
reg    grp_gen_puppi_fu_792_ap_start_reg;
reg    ap_predicate_op174_call_state7_state6;
reg    ap_predicate_op178_call_state7_state6;
reg    grp_gen_puppi_fu_799_ap_start_reg;
reg    ap_predicate_op175_call_state7_state6;
reg    ap_predicate_op179_call_state7_state6;
reg    grp_gen_puppi_fu_806_ap_start_reg;
reg    ap_predicate_op176_call_state7_state6;
reg    ap_predicate_op180_call_state7_state6;
wire   [63:0] zext_ln587_1_fu_927_p1;
wire   [63:0] zext_ln587_fu_972_p1;
wire   [7:0] add_ln885_fu_883_p2;
wire   [7:0] select_ln161_fu_1159_p3;
wire   [7:0] select_ln148_fu_1218_p3;
wire   [9:0] add_ln885_2_fu_944_p2;
wire   [0:0] valid_read_read_fu_178_p2;
wire   [9:0] add_ln885_1_fu_911_p2;
wire    ap_block_pp0_stage0_01001;
wire   [0:0] and_ln128_fu_837_p0;
wire   [0:0] and_ln128_fu_837_p1;
wire   [10:0] trunc_ln674_1_fu_923_p1;
wire   [10:0] trunc_ln674_fu_968_p1;
wire   [17:0] N_2_fu_985_p1;
wire  signed [17:0] grp_fu_1273_p2;
wire   [17:0] tmp_6_fu_994_p1;
wire   [0:0] tmp_6_fu_994_p3;
wire   [6:0] zext_ln415_1_fu_1001_p1;
wire   [6:0] N_2_fu_985_p4;
wire   [17:0] N_fu_1011_p1;
wire  signed [17:0] grp_fu_1281_p2;
wire   [17:0] tmp_fu_1020_p1;
wire   [0:0] tmp_fu_1020_p3;
wire   [6:0] zext_ln415_fu_1027_p1;
wire   [6:0] N_fu_1011_p4;
wire   [8:0] nremaining_V_load_cast_fu_1049_p1;
wire   [8:0] ret_fu_1053_p2;
wire   [6:0] tmp_2_fu_1071_p4;
wire   [7:0] tmp_3_fu_1087_p4;
wire   [5:0] tmp_4_fu_1115_p4;
wire   [6:0] tmp_5_fu_1131_p4;
wire   [0:0] icmp_ln1084_6_fu_1147_p2;
wire   [7:0] add_ln229_1_fu_1153_p2;
wire   [3:0] tmp_1_fu_1196_p4;
wire   [7:0] zext_ln1064_fu_1041_p1;
wire   [7:0] add_ln229_fu_1212_p2;
wire   [10:0] grp_fu_1273_p0;
wire   [6:0] grp_fu_1273_p1;
wire   [10:0] grp_fu_1281_p0;
wire   [6:0] grp_fu_1281_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to10;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [17:0] grp_fu_1273_p00;
wire   [17:0] grp_fu_1281_p00;
reg    ap_condition_358;
reg    ap_condition_1116;
reg    ap_condition_234;
reg    ap_condition_231;
reg    ap_condition_242;
reg    ap_condition_250;
reg    ap_condition_258;
reg    ap_condition_559;
reg    ap_condition_575;
reg    ap_condition_591;
reg    ap_condition_607;
reg    ap_condition_1133;
reg    ap_condition_348;
reg    ap_condition_1138;
reg    ap_condition_525;
reg    ap_condition_1123;
reg    ap_condition_1508;
reg    ap_condition_1153;
reg    ap_condition_1144;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 npuppi_V = 7'd0;
#0 irow_V = 8'd0;
#0 running = 1'd0;
#0 orbit = 1'd0;
#0 nremaining_V = 8'd0;
#0 wptr = 10'd0;
#0 rptr = 10'd0;
#0 grp_gen_puppi_fu_785_ap_start_reg = 1'b0;
#0 grp_gen_puppi_fu_792_ap_start_reg = 1'b0;
#0 grp_gen_puppi_fu_799_ap_start_reg = 1'b0;
#0 grp_gen_puppi_fu_806_ap_start_reg = 1'b0;
end

gen4_NLUT_V_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 2047 ),
    .AddressWidth( 11 ))
NLUT_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(NLUT_V_address0),
    .ce0(NLUT_V_ce0),
    .q0(NLUT_V_q0)
);

gen4_gen_puppi grp_gen_puppi_fu_785(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gen_puppi_fu_785_ap_start),
    .ap_done(grp_gen_puppi_fu_785_ap_done),
    .ap_idle(grp_gen_puppi_fu_785_ap_idle),
    .ap_ready(grp_gen_puppi_fu_785_ap_ready),
    .ap_ce(1'b1),
    .rnd(trunc_ln128_reg_1296_pp0_iter5_reg),
    .ap_return(grp_gen_puppi_fu_785_ap_return)
);

gen4_gen_puppi grp_gen_puppi_fu_792(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gen_puppi_fu_792_ap_start),
    .ap_done(grp_gen_puppi_fu_792_ap_done),
    .ap_idle(grp_gen_puppi_fu_792_ap_idle),
    .ap_ready(grp_gen_puppi_fu_792_ap_ready),
    .ap_ce(1'b1),
    .rnd(trunc_ln140_reg_1309_pp0_iter5_reg),
    .ap_return(grp_gen_puppi_fu_792_ap_return)
);

gen4_gen_puppi grp_gen_puppi_fu_799(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gen_puppi_fu_799_ap_start),
    .ap_done(grp_gen_puppi_fu_799_ap_done),
    .ap_idle(grp_gen_puppi_fu_799_ap_idle),
    .ap_ready(grp_gen_puppi_fu_799_ap_ready),
    .ap_ce(1'b1),
    .rnd(trunc_ln140_1_reg_1314_pp0_iter5_reg),
    .ap_return(grp_gen_puppi_fu_799_ap_return)
);

gen4_gen_puppi grp_gen_puppi_fu_806(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gen_puppi_fu_806_ap_start),
    .ap_done(grp_gen_puppi_fu_806_ap_done),
    .ap_idle(grp_gen_puppi_fu_806_ap_idle),
    .ap_ready(grp_gen_puppi_fu_806_ap_ready),
    .ap_ce(1'b1),
    .rnd(trunc_ln136_reg_1319_pp0_iter5_reg),
    .ap_return(grp_gen_puppi_fu_806_ap_return)
);

gen4_mul_mul_11ns_7ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
mul_mul_11ns_7ns_18_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1273_p0),
    .din1(grp_fu_1273_p1),
    .ce(1'b1),
    .dout(grp_fu_1273_p2)
);

gen4_mul_mul_11ns_7ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
mul_mul_11ns_7ns_18_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1281_p0),
    .din1(grp_fu_1281_p1),
    .ce(1'b1),
    .dout(grp_fu_1281_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gen_puppi_fu_785_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op177_call_state7_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op173_call_state7_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
            grp_gen_puppi_fu_785_ap_start_reg <= 1'b1;
        end else if ((grp_gen_puppi_fu_785_ap_ready == 1'b1)) begin
            grp_gen_puppi_fu_785_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gen_puppi_fu_792_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op178_call_state7_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op174_call_state7_state6 == 1'b1)))) begin
            grp_gen_puppi_fu_792_ap_start_reg <= 1'b1;
        end else if ((grp_gen_puppi_fu_792_ap_ready == 1'b1)) begin
            grp_gen_puppi_fu_792_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gen_puppi_fu_799_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op179_call_state7_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op175_call_state7_state6 == 1'b1)))) begin
            grp_gen_puppi_fu_799_ap_start_reg <= 1'b1;
        end else if ((grp_gen_puppi_fu_799_ap_ready == 1'b1)) begin
            grp_gen_puppi_fu_799_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gen_puppi_fu_806_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op180_call_state7_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op176_call_state7_state6 == 1'b1)))) begin
            grp_gen_puppi_fu_806_ap_start_reg <= 1'b1;
        end else if ((grp_gen_puppi_fu_806_ap_ready == 1'b1)) begin
            grp_gen_puppi_fu_806_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_545 <= grp_gen_puppi_fu_785_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter10_data_out_0_new_0_reg_545;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_455 <= grp_gen_puppi_fu_792_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter10_data_out_1_new_0_reg_455;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_485 <= grp_gen_puppi_fu_799_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter10_data_out_2_new_0_reg_485;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_515 <= grp_gen_puppi_fu_806_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter10_data_out_3_new_0_reg_515;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_446 <= icmp_ln1084_reg_1406_pp0_iter9_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter10_end_out_0_new_0_reg_446;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_476 <= icmp_ln1084_3_reg_1411_pp0_iter9_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter10_end_out_1_new_0_reg_476;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_506 <= icmp_ln1084_4_reg_1416_pp0_iter9_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter10_end_out_2_new_0_reg_506;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_536 <= icmp_ln1084_5_reg_1421_pp0_iter9_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter10_end_out_3_new_0_reg_536;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_424 <= orbit;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter10_orbit_out_0_new_0_reg_424;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_231)) begin
            ap_phi_reg_pp0_iter11_ref_tmp46_0_reg_369 <= grp_gen_puppi_fu_785_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter10_ref_tmp46_0_reg_369;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_242)) begin
            ap_phi_reg_pp0_iter11_ref_tmp46_1_reg_380 <= grp_gen_puppi_fu_792_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter10_ref_tmp46_1_reg_380;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_250)) begin
            ap_phi_reg_pp0_iter11_ref_tmp46_2_reg_391 <= grp_gen_puppi_fu_799_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter10_ref_tmp46_2_reg_391;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_258)) begin
            ap_phi_reg_pp0_iter11_ref_tmp46_3_reg_402 <= grp_gen_puppi_fu_806_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter10_ref_tmp46_3_reg_402;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_434 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter10_start_out_0_new_0_reg_434;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_413 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter10_valid_out_0_new_0_reg_413;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_465 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter10_valid_out_1_new_0_reg_465;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_495 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter10_valid_out_2_new_0_reg_495;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_234)) begin
            ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_525 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter10_valid_out_3_new_0_reg_525;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_769 <= 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter0_data_out_0_new_2_reg_769;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_625 <= 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter0_data_out_1_new_2_reg_625;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_673 <= 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter0_data_out_2_new_2_reg_673;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_721 <= 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter0_data_out_3_new_2_reg_721;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_609 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter0_end_out_0_new_2_reg_609;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_657 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter0_end_out_1_new_2_reg_657;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_705 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter0_end_out_2_new_2_reg_705;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_753 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter0_end_out_3_new_2_reg_753;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_571 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter0_orbit_out_0_new_2_reg_571;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_590 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter0_start_out_0_new_2_reg_590;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_555 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter0_valid_out_0_new_2_reg_555;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_641 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter0_valid_out_1_new_2_reg_641;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_689 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter0_valid_out_2_new_2_reg_689;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)))) begin
        ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_737 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter0_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'b1 == ap_condition_559)) begin
            ap_phi_reg_pp0_iter6_ref_tmp46_0_reg_369 <= 64'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter5_ref_tmp46_0_reg_369;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'b1 == ap_condition_575)) begin
            ap_phi_reg_pp0_iter6_ref_tmp46_1_reg_380 <= 64'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter5_ref_tmp46_1_reg_380;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'b1 == ap_condition_591)) begin
            ap_phi_reg_pp0_iter6_ref_tmp46_2_reg_391 <= 64'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter5_ref_tmp46_2_reg_391;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'b1 == ap_condition_607)) begin
            ap_phi_reg_pp0_iter6_ref_tmp46_3_reg_402 <= 64'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter5_ref_tmp46_3_reg_402;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_525)) begin
        if ((1'd1 == and_ln128_fu_837_p2)) begin
            irow_V <= 8'd0;
        end else if ((1'b1 == ap_condition_1138)) begin
            irow_V <= 8'd1;
        end else if ((1'b1 == ap_condition_348)) begin
            irow_V <= 8'd0;
        end else if ((1'b1 == ap_condition_1133)) begin
            irow_V <= add_ln885_fu_883_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'd1 == and_ln128_reg_1292_pp0_iter4_reg)) begin
            npuppi_V <= N_4_reg_1357;
        end else if ((1'b1 == ap_condition_1123)) begin
            npuppi_V <= N_5_reg_1352;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1508)) begin
        if ((icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd1)) begin
            nremaining_V <= select_ln148_fu_1218_p3;
        end else if ((icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0)) begin
            nremaining_V <= select_ln161_fu_1159_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if ((1'd1 == and_ln128_reg_1292_pp0_iter8_reg)) begin
            orbit <= 1'd1;
        end else if ((1'b1 == ap_condition_1153)) begin
            orbit <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_525)) begin
        if ((1'd1 == and_ln128_fu_837_p2)) begin
            running <= 1'd1;
        end else if ((1'b1 == ap_condition_1144)) begin
            running <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln128_reg_1292_pp0_iter3_reg))) begin
        N_4_reg_1357 <= N_4_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1068_reg_1328_pp0_iter3_reg == 1'd0) & (icmp_ln1064_1_reg_1324_pp0_iter3_reg == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter3_reg == 1'd0) & (running_load_reg_1301_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter3_reg))) begin
        N_5_reg_1352 <= N_5_fu_1005_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln128_reg_1292 <= and_ln128_fu_837_p2;
        and_ln128_reg_1292_pp0_iter1_reg <= and_ln128_reg_1292;
        icmp_ln1064_1_reg_1324_pp0_iter1_reg <= icmp_ln1064_1_reg_1324;
        icmp_ln1064_reg_1305_pp0_iter1_reg <= icmp_ln1064_reg_1305;
        icmp_ln1068_reg_1328_pp0_iter1_reg <= icmp_ln1068_reg_1328;
        running_load_reg_1301 <= running;
        running_load_reg_1301_pp0_iter1_reg <= running_load_reg_1301;
        trunc_ln128_reg_1296 <= trunc_ln128_fu_843_p1;
        trunc_ln128_reg_1296_pp0_iter1_reg <= trunc_ln128_reg_1296;
        trunc_ln136_reg_1319_pp0_iter1_reg <= trunc_ln136_reg_1319;
        trunc_ln140_1_reg_1314_pp0_iter1_reg <= trunc_ln140_1_reg_1314;
        trunc_ln140_reg_1309_pp0_iter1_reg <= trunc_ln140_reg_1309;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln128_reg_1292_pp0_iter10_reg <= and_ln128_reg_1292_pp0_iter9_reg;
        and_ln128_reg_1292_pp0_iter2_reg <= and_ln128_reg_1292_pp0_iter1_reg;
        and_ln128_reg_1292_pp0_iter3_reg <= and_ln128_reg_1292_pp0_iter2_reg;
        and_ln128_reg_1292_pp0_iter4_reg <= and_ln128_reg_1292_pp0_iter3_reg;
        and_ln128_reg_1292_pp0_iter5_reg <= and_ln128_reg_1292_pp0_iter4_reg;
        and_ln128_reg_1292_pp0_iter6_reg <= and_ln128_reg_1292_pp0_iter5_reg;
        and_ln128_reg_1292_pp0_iter7_reg <= and_ln128_reg_1292_pp0_iter6_reg;
        and_ln128_reg_1292_pp0_iter8_reg <= and_ln128_reg_1292_pp0_iter7_reg;
        and_ln128_reg_1292_pp0_iter9_reg <= and_ln128_reg_1292_pp0_iter8_reg;
        icmp_ln1064_1_reg_1324_pp0_iter2_reg <= icmp_ln1064_1_reg_1324_pp0_iter1_reg;
        icmp_ln1064_1_reg_1324_pp0_iter3_reg <= icmp_ln1064_1_reg_1324_pp0_iter2_reg;
        icmp_ln1064_1_reg_1324_pp0_iter4_reg <= icmp_ln1064_1_reg_1324_pp0_iter3_reg;
        icmp_ln1064_1_reg_1324_pp0_iter5_reg <= icmp_ln1064_1_reg_1324_pp0_iter4_reg;
        icmp_ln1064_1_reg_1324_pp0_iter6_reg <= icmp_ln1064_1_reg_1324_pp0_iter5_reg;
        icmp_ln1064_1_reg_1324_pp0_iter7_reg <= icmp_ln1064_1_reg_1324_pp0_iter6_reg;
        icmp_ln1064_1_reg_1324_pp0_iter8_reg <= icmp_ln1064_1_reg_1324_pp0_iter7_reg;
        icmp_ln1064_reg_1305_pp0_iter10_reg <= icmp_ln1064_reg_1305_pp0_iter9_reg;
        icmp_ln1064_reg_1305_pp0_iter2_reg <= icmp_ln1064_reg_1305_pp0_iter1_reg;
        icmp_ln1064_reg_1305_pp0_iter3_reg <= icmp_ln1064_reg_1305_pp0_iter2_reg;
        icmp_ln1064_reg_1305_pp0_iter4_reg <= icmp_ln1064_reg_1305_pp0_iter3_reg;
        icmp_ln1064_reg_1305_pp0_iter5_reg <= icmp_ln1064_reg_1305_pp0_iter4_reg;
        icmp_ln1064_reg_1305_pp0_iter6_reg <= icmp_ln1064_reg_1305_pp0_iter5_reg;
        icmp_ln1064_reg_1305_pp0_iter7_reg <= icmp_ln1064_reg_1305_pp0_iter6_reg;
        icmp_ln1064_reg_1305_pp0_iter8_reg <= icmp_ln1064_reg_1305_pp0_iter7_reg;
        icmp_ln1064_reg_1305_pp0_iter9_reg <= icmp_ln1064_reg_1305_pp0_iter8_reg;
        icmp_ln1068_reg_1328_pp0_iter2_reg <= icmp_ln1068_reg_1328_pp0_iter1_reg;
        icmp_ln1068_reg_1328_pp0_iter3_reg <= icmp_ln1068_reg_1328_pp0_iter2_reg;
        icmp_ln1068_reg_1328_pp0_iter4_reg <= icmp_ln1068_reg_1328_pp0_iter3_reg;
        icmp_ln1072_1_reg_1373_pp0_iter10_reg <= icmp_ln1072_1_reg_1373_pp0_iter9_reg;
        icmp_ln1072_1_reg_1373_pp0_iter6_reg <= icmp_ln1072_1_reg_1373;
        icmp_ln1072_1_reg_1373_pp0_iter7_reg <= icmp_ln1072_1_reg_1373_pp0_iter6_reg;
        icmp_ln1072_1_reg_1373_pp0_iter8_reg <= icmp_ln1072_1_reg_1373_pp0_iter7_reg;
        icmp_ln1072_1_reg_1373_pp0_iter9_reg <= icmp_ln1072_1_reg_1373_pp0_iter8_reg;
        icmp_ln1072_2_reg_1384_pp0_iter10_reg <= icmp_ln1072_2_reg_1384_pp0_iter9_reg;
        icmp_ln1072_2_reg_1384_pp0_iter6_reg <= icmp_ln1072_2_reg_1384;
        icmp_ln1072_2_reg_1384_pp0_iter7_reg <= icmp_ln1072_2_reg_1384_pp0_iter6_reg;
        icmp_ln1072_2_reg_1384_pp0_iter8_reg <= icmp_ln1072_2_reg_1384_pp0_iter7_reg;
        icmp_ln1072_2_reg_1384_pp0_iter9_reg <= icmp_ln1072_2_reg_1384_pp0_iter8_reg;
        icmp_ln1072_3_reg_1395_pp0_iter10_reg <= icmp_ln1072_3_reg_1395_pp0_iter9_reg;
        icmp_ln1072_3_reg_1395_pp0_iter6_reg <= icmp_ln1072_3_reg_1395;
        icmp_ln1072_3_reg_1395_pp0_iter7_reg <= icmp_ln1072_3_reg_1395_pp0_iter6_reg;
        icmp_ln1072_3_reg_1395_pp0_iter8_reg <= icmp_ln1072_3_reg_1395_pp0_iter7_reg;
        icmp_ln1072_3_reg_1395_pp0_iter9_reg <= icmp_ln1072_3_reg_1395_pp0_iter8_reg;
        icmp_ln1072_reg_1362_pp0_iter10_reg <= icmp_ln1072_reg_1362_pp0_iter9_reg;
        icmp_ln1072_reg_1362_pp0_iter6_reg <= icmp_ln1072_reg_1362;
        icmp_ln1072_reg_1362_pp0_iter7_reg <= icmp_ln1072_reg_1362_pp0_iter6_reg;
        icmp_ln1072_reg_1362_pp0_iter8_reg <= icmp_ln1072_reg_1362_pp0_iter7_reg;
        icmp_ln1072_reg_1362_pp0_iter9_reg <= icmp_ln1072_reg_1362_pp0_iter8_reg;
        icmp_ln1076_1_reg_1379_pp0_iter10_reg <= icmp_ln1076_1_reg_1379_pp0_iter9_reg;
        icmp_ln1076_1_reg_1379_pp0_iter6_reg <= icmp_ln1076_1_reg_1379;
        icmp_ln1076_1_reg_1379_pp0_iter7_reg <= icmp_ln1076_1_reg_1379_pp0_iter6_reg;
        icmp_ln1076_1_reg_1379_pp0_iter8_reg <= icmp_ln1076_1_reg_1379_pp0_iter7_reg;
        icmp_ln1076_1_reg_1379_pp0_iter9_reg <= icmp_ln1076_1_reg_1379_pp0_iter8_reg;
        icmp_ln1076_2_reg_1390_pp0_iter10_reg <= icmp_ln1076_2_reg_1390_pp0_iter9_reg;
        icmp_ln1076_2_reg_1390_pp0_iter6_reg <= icmp_ln1076_2_reg_1390;
        icmp_ln1076_2_reg_1390_pp0_iter7_reg <= icmp_ln1076_2_reg_1390_pp0_iter6_reg;
        icmp_ln1076_2_reg_1390_pp0_iter8_reg <= icmp_ln1076_2_reg_1390_pp0_iter7_reg;
        icmp_ln1076_2_reg_1390_pp0_iter9_reg <= icmp_ln1076_2_reg_1390_pp0_iter8_reg;
        icmp_ln1076_3_reg_1401_pp0_iter10_reg <= icmp_ln1076_3_reg_1401_pp0_iter9_reg;
        icmp_ln1076_3_reg_1401_pp0_iter6_reg <= icmp_ln1076_3_reg_1401;
        icmp_ln1076_3_reg_1401_pp0_iter7_reg <= icmp_ln1076_3_reg_1401_pp0_iter6_reg;
        icmp_ln1076_3_reg_1401_pp0_iter8_reg <= icmp_ln1076_3_reg_1401_pp0_iter7_reg;
        icmp_ln1076_3_reg_1401_pp0_iter9_reg <= icmp_ln1076_3_reg_1401_pp0_iter8_reg;
        icmp_ln1076_reg_1368_pp0_iter10_reg <= icmp_ln1076_reg_1368_pp0_iter9_reg;
        icmp_ln1076_reg_1368_pp0_iter6_reg <= icmp_ln1076_reg_1368;
        icmp_ln1076_reg_1368_pp0_iter7_reg <= icmp_ln1076_reg_1368_pp0_iter6_reg;
        icmp_ln1076_reg_1368_pp0_iter8_reg <= icmp_ln1076_reg_1368_pp0_iter7_reg;
        icmp_ln1076_reg_1368_pp0_iter9_reg <= icmp_ln1076_reg_1368_pp0_iter8_reg;
        icmp_ln1084_3_reg_1411_pp0_iter6_reg <= icmp_ln1084_3_reg_1411;
        icmp_ln1084_3_reg_1411_pp0_iter7_reg <= icmp_ln1084_3_reg_1411_pp0_iter6_reg;
        icmp_ln1084_3_reg_1411_pp0_iter8_reg <= icmp_ln1084_3_reg_1411_pp0_iter7_reg;
        icmp_ln1084_3_reg_1411_pp0_iter9_reg <= icmp_ln1084_3_reg_1411_pp0_iter8_reg;
        icmp_ln1084_4_reg_1416_pp0_iter6_reg <= icmp_ln1084_4_reg_1416;
        icmp_ln1084_4_reg_1416_pp0_iter7_reg <= icmp_ln1084_4_reg_1416_pp0_iter6_reg;
        icmp_ln1084_4_reg_1416_pp0_iter8_reg <= icmp_ln1084_4_reg_1416_pp0_iter7_reg;
        icmp_ln1084_4_reg_1416_pp0_iter9_reg <= icmp_ln1084_4_reg_1416_pp0_iter8_reg;
        icmp_ln1084_5_reg_1421_pp0_iter6_reg <= icmp_ln1084_5_reg_1421;
        icmp_ln1084_5_reg_1421_pp0_iter7_reg <= icmp_ln1084_5_reg_1421_pp0_iter6_reg;
        icmp_ln1084_5_reg_1421_pp0_iter8_reg <= icmp_ln1084_5_reg_1421_pp0_iter7_reg;
        icmp_ln1084_5_reg_1421_pp0_iter9_reg <= icmp_ln1084_5_reg_1421_pp0_iter8_reg;
        icmp_ln1084_reg_1406_pp0_iter6_reg <= icmp_ln1084_reg_1406;
        icmp_ln1084_reg_1406_pp0_iter7_reg <= icmp_ln1084_reg_1406_pp0_iter6_reg;
        icmp_ln1084_reg_1406_pp0_iter8_reg <= icmp_ln1084_reg_1406_pp0_iter7_reg;
        icmp_ln1084_reg_1406_pp0_iter9_reg <= icmp_ln1084_reg_1406_pp0_iter8_reg;
        running_load_reg_1301_pp0_iter10_reg <= running_load_reg_1301_pp0_iter9_reg;
        running_load_reg_1301_pp0_iter2_reg <= running_load_reg_1301_pp0_iter1_reg;
        running_load_reg_1301_pp0_iter3_reg <= running_load_reg_1301_pp0_iter2_reg;
        running_load_reg_1301_pp0_iter4_reg <= running_load_reg_1301_pp0_iter3_reg;
        running_load_reg_1301_pp0_iter5_reg <= running_load_reg_1301_pp0_iter4_reg;
        running_load_reg_1301_pp0_iter6_reg <= running_load_reg_1301_pp0_iter5_reg;
        running_load_reg_1301_pp0_iter7_reg <= running_load_reg_1301_pp0_iter6_reg;
        running_load_reg_1301_pp0_iter8_reg <= running_load_reg_1301_pp0_iter7_reg;
        running_load_reg_1301_pp0_iter9_reg <= running_load_reg_1301_pp0_iter8_reg;
        trunc_ln128_reg_1296_pp0_iter2_reg <= trunc_ln128_reg_1296_pp0_iter1_reg;
        trunc_ln128_reg_1296_pp0_iter3_reg <= trunc_ln128_reg_1296_pp0_iter2_reg;
        trunc_ln128_reg_1296_pp0_iter4_reg <= trunc_ln128_reg_1296_pp0_iter3_reg;
        trunc_ln128_reg_1296_pp0_iter5_reg <= trunc_ln128_reg_1296_pp0_iter4_reg;
        trunc_ln136_reg_1319_pp0_iter2_reg <= trunc_ln136_reg_1319_pp0_iter1_reg;
        trunc_ln136_reg_1319_pp0_iter3_reg <= trunc_ln136_reg_1319_pp0_iter2_reg;
        trunc_ln136_reg_1319_pp0_iter4_reg <= trunc_ln136_reg_1319_pp0_iter3_reg;
        trunc_ln136_reg_1319_pp0_iter5_reg <= trunc_ln136_reg_1319_pp0_iter4_reg;
        trunc_ln140_1_reg_1314_pp0_iter2_reg <= trunc_ln140_1_reg_1314_pp0_iter1_reg;
        trunc_ln140_1_reg_1314_pp0_iter3_reg <= trunc_ln140_1_reg_1314_pp0_iter2_reg;
        trunc_ln140_1_reg_1314_pp0_iter4_reg <= trunc_ln140_1_reg_1314_pp0_iter3_reg;
        trunc_ln140_1_reg_1314_pp0_iter5_reg <= trunc_ln140_1_reg_1314_pp0_iter4_reg;
        trunc_ln140_reg_1309_pp0_iter2_reg <= trunc_ln140_reg_1309_pp0_iter1_reg;
        trunc_ln140_reg_1309_pp0_iter3_reg <= trunc_ln140_reg_1309_pp0_iter2_reg;
        trunc_ln140_reg_1309_pp0_iter4_reg <= trunc_ln140_reg_1309_pp0_iter3_reg;
        trunc_ln140_reg_1309_pp0_iter5_reg <= trunc_ln140_reg_1309_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter9_data_out_0_new_0_reg_545;
        ap_phi_reg_pp0_iter10_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter9_data_out_0_new_2_reg_769;
        ap_phi_reg_pp0_iter10_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter9_data_out_1_new_0_reg_455;
        ap_phi_reg_pp0_iter10_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter9_data_out_1_new_2_reg_625;
        ap_phi_reg_pp0_iter10_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter9_data_out_2_new_0_reg_485;
        ap_phi_reg_pp0_iter10_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter9_data_out_2_new_2_reg_673;
        ap_phi_reg_pp0_iter10_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter9_data_out_3_new_0_reg_515;
        ap_phi_reg_pp0_iter10_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter9_data_out_3_new_2_reg_721;
        ap_phi_reg_pp0_iter10_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter9_end_out_0_new_0_reg_446;
        ap_phi_reg_pp0_iter10_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter9_end_out_0_new_2_reg_609;
        ap_phi_reg_pp0_iter10_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter9_end_out_1_new_0_reg_476;
        ap_phi_reg_pp0_iter10_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter9_end_out_1_new_2_reg_657;
        ap_phi_reg_pp0_iter10_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter9_end_out_2_new_0_reg_506;
        ap_phi_reg_pp0_iter10_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter9_end_out_2_new_2_reg_705;
        ap_phi_reg_pp0_iter10_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter9_end_out_3_new_0_reg_536;
        ap_phi_reg_pp0_iter10_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter9_end_out_3_new_2_reg_753;
        ap_phi_reg_pp0_iter10_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter9_orbit_out_0_new_0_reg_424;
        ap_phi_reg_pp0_iter10_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter9_orbit_out_0_new_2_reg_571;
        ap_phi_reg_pp0_iter10_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter9_ref_tmp46_0_reg_369;
        ap_phi_reg_pp0_iter10_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter9_ref_tmp46_1_reg_380;
        ap_phi_reg_pp0_iter10_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter9_ref_tmp46_2_reg_391;
        ap_phi_reg_pp0_iter10_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter9_ref_tmp46_3_reg_402;
        ap_phi_reg_pp0_iter10_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter9_start_out_0_new_0_reg_434;
        ap_phi_reg_pp0_iter10_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter9_start_out_0_new_2_reg_590;
        ap_phi_reg_pp0_iter10_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter9_valid_out_0_new_0_reg_413;
        ap_phi_reg_pp0_iter10_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter9_valid_out_0_new_2_reg_555;
        ap_phi_reg_pp0_iter10_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter9_valid_out_1_new_0_reg_465;
        ap_phi_reg_pp0_iter10_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter9_valid_out_1_new_2_reg_641;
        ap_phi_reg_pp0_iter10_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter9_valid_out_2_new_0_reg_495;
        ap_phi_reg_pp0_iter10_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter9_valid_out_2_new_2_reg_689;
        ap_phi_reg_pp0_iter10_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter9_valid_out_3_new_0_reg_525;
        ap_phi_reg_pp0_iter10_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter9_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter10_data_out_0_new_2_reg_769;
        ap_phi_reg_pp0_iter11_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter10_data_out_1_new_2_reg_625;
        ap_phi_reg_pp0_iter11_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter10_data_out_2_new_2_reg_673;
        ap_phi_reg_pp0_iter11_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter10_data_out_3_new_2_reg_721;
        ap_phi_reg_pp0_iter11_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter10_end_out_0_new_2_reg_609;
        ap_phi_reg_pp0_iter11_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter10_end_out_1_new_2_reg_657;
        ap_phi_reg_pp0_iter11_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter10_end_out_2_new_2_reg_705;
        ap_phi_reg_pp0_iter11_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter10_end_out_3_new_2_reg_753;
        ap_phi_reg_pp0_iter11_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter10_orbit_out_0_new_2_reg_571;
        ap_phi_reg_pp0_iter11_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter10_start_out_0_new_2_reg_590;
        ap_phi_reg_pp0_iter11_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter10_valid_out_0_new_2_reg_555;
        ap_phi_reg_pp0_iter11_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter10_valid_out_1_new_2_reg_641;
        ap_phi_reg_pp0_iter11_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter10_valid_out_2_new_2_reg_689;
        ap_phi_reg_pp0_iter11_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter10_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter0_data_out_0_new_0_reg_545;
        ap_phi_reg_pp0_iter1_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter0_data_out_1_new_0_reg_455;
        ap_phi_reg_pp0_iter1_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter0_data_out_2_new_0_reg_485;
        ap_phi_reg_pp0_iter1_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter0_data_out_3_new_0_reg_515;
        ap_phi_reg_pp0_iter1_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter0_end_out_0_new_0_reg_446;
        ap_phi_reg_pp0_iter1_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter0_end_out_1_new_0_reg_476;
        ap_phi_reg_pp0_iter1_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter0_end_out_2_new_0_reg_506;
        ap_phi_reg_pp0_iter1_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter0_end_out_3_new_0_reg_536;
        ap_phi_reg_pp0_iter1_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter0_orbit_out_0_new_0_reg_424;
        ap_phi_reg_pp0_iter1_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter0_ref_tmp46_0_reg_369;
        ap_phi_reg_pp0_iter1_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter0_ref_tmp46_1_reg_380;
        ap_phi_reg_pp0_iter1_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter0_ref_tmp46_2_reg_391;
        ap_phi_reg_pp0_iter1_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter0_ref_tmp46_3_reg_402;
        ap_phi_reg_pp0_iter1_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter0_start_out_0_new_0_reg_434;
        ap_phi_reg_pp0_iter1_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter0_valid_out_0_new_0_reg_413;
        ap_phi_reg_pp0_iter1_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter0_valid_out_1_new_0_reg_465;
        ap_phi_reg_pp0_iter1_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter0_valid_out_2_new_0_reg_495;
        ap_phi_reg_pp0_iter1_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter0_valid_out_3_new_0_reg_525;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter1_data_out_0_new_0_reg_545;
        ap_phi_reg_pp0_iter2_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_769;
        ap_phi_reg_pp0_iter2_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter1_data_out_1_new_0_reg_455;
        ap_phi_reg_pp0_iter2_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_625;
        ap_phi_reg_pp0_iter2_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter1_data_out_2_new_0_reg_485;
        ap_phi_reg_pp0_iter2_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_673;
        ap_phi_reg_pp0_iter2_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter1_data_out_3_new_0_reg_515;
        ap_phi_reg_pp0_iter2_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_721;
        ap_phi_reg_pp0_iter2_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter1_end_out_0_new_0_reg_446;
        ap_phi_reg_pp0_iter2_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_609;
        ap_phi_reg_pp0_iter2_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter1_end_out_1_new_0_reg_476;
        ap_phi_reg_pp0_iter2_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_657;
        ap_phi_reg_pp0_iter2_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter1_end_out_2_new_0_reg_506;
        ap_phi_reg_pp0_iter2_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_705;
        ap_phi_reg_pp0_iter2_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter1_end_out_3_new_0_reg_536;
        ap_phi_reg_pp0_iter2_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_753;
        ap_phi_reg_pp0_iter2_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter1_orbit_out_0_new_0_reg_424;
        ap_phi_reg_pp0_iter2_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_571;
        ap_phi_reg_pp0_iter2_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter1_ref_tmp46_0_reg_369;
        ap_phi_reg_pp0_iter2_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter1_ref_tmp46_1_reg_380;
        ap_phi_reg_pp0_iter2_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter1_ref_tmp46_2_reg_391;
        ap_phi_reg_pp0_iter2_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter1_ref_tmp46_3_reg_402;
        ap_phi_reg_pp0_iter2_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter1_start_out_0_new_0_reg_434;
        ap_phi_reg_pp0_iter2_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_590;
        ap_phi_reg_pp0_iter2_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter1_valid_out_0_new_0_reg_413;
        ap_phi_reg_pp0_iter2_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_555;
        ap_phi_reg_pp0_iter2_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter1_valid_out_1_new_0_reg_465;
        ap_phi_reg_pp0_iter2_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_641;
        ap_phi_reg_pp0_iter2_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter1_valid_out_2_new_0_reg_495;
        ap_phi_reg_pp0_iter2_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_689;
        ap_phi_reg_pp0_iter2_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter1_valid_out_3_new_0_reg_525;
        ap_phi_reg_pp0_iter2_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter2_data_out_0_new_0_reg_545;
        ap_phi_reg_pp0_iter3_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter2_data_out_0_new_2_reg_769;
        ap_phi_reg_pp0_iter3_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter2_data_out_1_new_0_reg_455;
        ap_phi_reg_pp0_iter3_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter2_data_out_1_new_2_reg_625;
        ap_phi_reg_pp0_iter3_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter2_data_out_2_new_0_reg_485;
        ap_phi_reg_pp0_iter3_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter2_data_out_2_new_2_reg_673;
        ap_phi_reg_pp0_iter3_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter2_data_out_3_new_0_reg_515;
        ap_phi_reg_pp0_iter3_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter2_data_out_3_new_2_reg_721;
        ap_phi_reg_pp0_iter3_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter2_end_out_0_new_0_reg_446;
        ap_phi_reg_pp0_iter3_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter2_end_out_0_new_2_reg_609;
        ap_phi_reg_pp0_iter3_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter2_end_out_1_new_0_reg_476;
        ap_phi_reg_pp0_iter3_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter2_end_out_1_new_2_reg_657;
        ap_phi_reg_pp0_iter3_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter2_end_out_2_new_0_reg_506;
        ap_phi_reg_pp0_iter3_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter2_end_out_2_new_2_reg_705;
        ap_phi_reg_pp0_iter3_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter2_end_out_3_new_0_reg_536;
        ap_phi_reg_pp0_iter3_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter2_end_out_3_new_2_reg_753;
        ap_phi_reg_pp0_iter3_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter2_orbit_out_0_new_0_reg_424;
        ap_phi_reg_pp0_iter3_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter2_orbit_out_0_new_2_reg_571;
        ap_phi_reg_pp0_iter3_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter2_ref_tmp46_0_reg_369;
        ap_phi_reg_pp0_iter3_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter2_ref_tmp46_1_reg_380;
        ap_phi_reg_pp0_iter3_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter2_ref_tmp46_2_reg_391;
        ap_phi_reg_pp0_iter3_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter2_ref_tmp46_3_reg_402;
        ap_phi_reg_pp0_iter3_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter2_start_out_0_new_0_reg_434;
        ap_phi_reg_pp0_iter3_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter2_start_out_0_new_2_reg_590;
        ap_phi_reg_pp0_iter3_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter2_valid_out_0_new_0_reg_413;
        ap_phi_reg_pp0_iter3_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter2_valid_out_0_new_2_reg_555;
        ap_phi_reg_pp0_iter3_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter2_valid_out_1_new_0_reg_465;
        ap_phi_reg_pp0_iter3_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter2_valid_out_1_new_2_reg_641;
        ap_phi_reg_pp0_iter3_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter2_valid_out_2_new_0_reg_495;
        ap_phi_reg_pp0_iter3_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter2_valid_out_2_new_2_reg_689;
        ap_phi_reg_pp0_iter3_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter2_valid_out_3_new_0_reg_525;
        ap_phi_reg_pp0_iter3_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter2_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter3_data_out_0_new_0_reg_545;
        ap_phi_reg_pp0_iter4_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter3_data_out_0_new_2_reg_769;
        ap_phi_reg_pp0_iter4_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter3_data_out_1_new_0_reg_455;
        ap_phi_reg_pp0_iter4_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter3_data_out_1_new_2_reg_625;
        ap_phi_reg_pp0_iter4_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter3_data_out_2_new_0_reg_485;
        ap_phi_reg_pp0_iter4_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter3_data_out_2_new_2_reg_673;
        ap_phi_reg_pp0_iter4_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter3_data_out_3_new_0_reg_515;
        ap_phi_reg_pp0_iter4_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter3_data_out_3_new_2_reg_721;
        ap_phi_reg_pp0_iter4_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter3_end_out_0_new_0_reg_446;
        ap_phi_reg_pp0_iter4_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter3_end_out_0_new_2_reg_609;
        ap_phi_reg_pp0_iter4_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter3_end_out_1_new_0_reg_476;
        ap_phi_reg_pp0_iter4_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter3_end_out_1_new_2_reg_657;
        ap_phi_reg_pp0_iter4_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter3_end_out_2_new_0_reg_506;
        ap_phi_reg_pp0_iter4_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter3_end_out_2_new_2_reg_705;
        ap_phi_reg_pp0_iter4_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter3_end_out_3_new_0_reg_536;
        ap_phi_reg_pp0_iter4_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter3_end_out_3_new_2_reg_753;
        ap_phi_reg_pp0_iter4_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter3_orbit_out_0_new_0_reg_424;
        ap_phi_reg_pp0_iter4_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter3_orbit_out_0_new_2_reg_571;
        ap_phi_reg_pp0_iter4_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter3_ref_tmp46_0_reg_369;
        ap_phi_reg_pp0_iter4_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter3_ref_tmp46_1_reg_380;
        ap_phi_reg_pp0_iter4_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter3_ref_tmp46_2_reg_391;
        ap_phi_reg_pp0_iter4_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter3_ref_tmp46_3_reg_402;
        ap_phi_reg_pp0_iter4_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter3_start_out_0_new_0_reg_434;
        ap_phi_reg_pp0_iter4_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter3_start_out_0_new_2_reg_590;
        ap_phi_reg_pp0_iter4_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter3_valid_out_0_new_0_reg_413;
        ap_phi_reg_pp0_iter4_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter3_valid_out_0_new_2_reg_555;
        ap_phi_reg_pp0_iter4_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter3_valid_out_1_new_0_reg_465;
        ap_phi_reg_pp0_iter4_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter3_valid_out_1_new_2_reg_641;
        ap_phi_reg_pp0_iter4_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter3_valid_out_2_new_0_reg_495;
        ap_phi_reg_pp0_iter4_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter3_valid_out_2_new_2_reg_689;
        ap_phi_reg_pp0_iter4_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter3_valid_out_3_new_0_reg_525;
        ap_phi_reg_pp0_iter4_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter3_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter4_data_out_0_new_0_reg_545;
        ap_phi_reg_pp0_iter5_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter4_data_out_0_new_2_reg_769;
        ap_phi_reg_pp0_iter5_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter4_data_out_1_new_0_reg_455;
        ap_phi_reg_pp0_iter5_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter4_data_out_1_new_2_reg_625;
        ap_phi_reg_pp0_iter5_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter4_data_out_2_new_0_reg_485;
        ap_phi_reg_pp0_iter5_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter4_data_out_2_new_2_reg_673;
        ap_phi_reg_pp0_iter5_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter4_data_out_3_new_0_reg_515;
        ap_phi_reg_pp0_iter5_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter4_data_out_3_new_2_reg_721;
        ap_phi_reg_pp0_iter5_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter4_end_out_0_new_0_reg_446;
        ap_phi_reg_pp0_iter5_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter4_end_out_0_new_2_reg_609;
        ap_phi_reg_pp0_iter5_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter4_end_out_1_new_0_reg_476;
        ap_phi_reg_pp0_iter5_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter4_end_out_1_new_2_reg_657;
        ap_phi_reg_pp0_iter5_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter4_end_out_2_new_0_reg_506;
        ap_phi_reg_pp0_iter5_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter4_end_out_2_new_2_reg_705;
        ap_phi_reg_pp0_iter5_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter4_end_out_3_new_0_reg_536;
        ap_phi_reg_pp0_iter5_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter4_end_out_3_new_2_reg_753;
        ap_phi_reg_pp0_iter5_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter4_orbit_out_0_new_0_reg_424;
        ap_phi_reg_pp0_iter5_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter4_orbit_out_0_new_2_reg_571;
        ap_phi_reg_pp0_iter5_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter4_ref_tmp46_0_reg_369;
        ap_phi_reg_pp0_iter5_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter4_ref_tmp46_1_reg_380;
        ap_phi_reg_pp0_iter5_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter4_ref_tmp46_2_reg_391;
        ap_phi_reg_pp0_iter5_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter4_ref_tmp46_3_reg_402;
        ap_phi_reg_pp0_iter5_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter4_start_out_0_new_0_reg_434;
        ap_phi_reg_pp0_iter5_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter4_start_out_0_new_2_reg_590;
        ap_phi_reg_pp0_iter5_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter4_valid_out_0_new_0_reg_413;
        ap_phi_reg_pp0_iter5_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter4_valid_out_0_new_2_reg_555;
        ap_phi_reg_pp0_iter5_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter4_valid_out_1_new_0_reg_465;
        ap_phi_reg_pp0_iter5_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter4_valid_out_1_new_2_reg_641;
        ap_phi_reg_pp0_iter5_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter4_valid_out_2_new_0_reg_495;
        ap_phi_reg_pp0_iter5_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter4_valid_out_2_new_2_reg_689;
        ap_phi_reg_pp0_iter5_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter4_valid_out_3_new_0_reg_525;
        ap_phi_reg_pp0_iter5_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter4_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter5_data_out_0_new_0_reg_545;
        ap_phi_reg_pp0_iter6_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter5_data_out_0_new_2_reg_769;
        ap_phi_reg_pp0_iter6_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter5_data_out_1_new_0_reg_455;
        ap_phi_reg_pp0_iter6_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter5_data_out_1_new_2_reg_625;
        ap_phi_reg_pp0_iter6_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter5_data_out_2_new_0_reg_485;
        ap_phi_reg_pp0_iter6_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter5_data_out_2_new_2_reg_673;
        ap_phi_reg_pp0_iter6_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter5_data_out_3_new_0_reg_515;
        ap_phi_reg_pp0_iter6_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter5_data_out_3_new_2_reg_721;
        ap_phi_reg_pp0_iter6_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter5_end_out_0_new_0_reg_446;
        ap_phi_reg_pp0_iter6_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter5_end_out_0_new_2_reg_609;
        ap_phi_reg_pp0_iter6_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter5_end_out_1_new_0_reg_476;
        ap_phi_reg_pp0_iter6_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter5_end_out_1_new_2_reg_657;
        ap_phi_reg_pp0_iter6_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter5_end_out_2_new_0_reg_506;
        ap_phi_reg_pp0_iter6_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter5_end_out_2_new_2_reg_705;
        ap_phi_reg_pp0_iter6_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter5_end_out_3_new_0_reg_536;
        ap_phi_reg_pp0_iter6_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter5_end_out_3_new_2_reg_753;
        ap_phi_reg_pp0_iter6_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter5_orbit_out_0_new_0_reg_424;
        ap_phi_reg_pp0_iter6_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter5_orbit_out_0_new_2_reg_571;
        ap_phi_reg_pp0_iter6_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter5_start_out_0_new_0_reg_434;
        ap_phi_reg_pp0_iter6_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter5_start_out_0_new_2_reg_590;
        ap_phi_reg_pp0_iter6_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter5_valid_out_0_new_0_reg_413;
        ap_phi_reg_pp0_iter6_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter5_valid_out_0_new_2_reg_555;
        ap_phi_reg_pp0_iter6_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter5_valid_out_1_new_0_reg_465;
        ap_phi_reg_pp0_iter6_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter5_valid_out_1_new_2_reg_641;
        ap_phi_reg_pp0_iter6_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter5_valid_out_2_new_0_reg_495;
        ap_phi_reg_pp0_iter6_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter5_valid_out_2_new_2_reg_689;
        ap_phi_reg_pp0_iter6_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter5_valid_out_3_new_0_reg_525;
        ap_phi_reg_pp0_iter6_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter5_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter6_data_out_0_new_0_reg_545;
        ap_phi_reg_pp0_iter7_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter6_data_out_0_new_2_reg_769;
        ap_phi_reg_pp0_iter7_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter6_data_out_1_new_0_reg_455;
        ap_phi_reg_pp0_iter7_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter6_data_out_1_new_2_reg_625;
        ap_phi_reg_pp0_iter7_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter6_data_out_2_new_0_reg_485;
        ap_phi_reg_pp0_iter7_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter6_data_out_2_new_2_reg_673;
        ap_phi_reg_pp0_iter7_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter6_data_out_3_new_0_reg_515;
        ap_phi_reg_pp0_iter7_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter6_data_out_3_new_2_reg_721;
        ap_phi_reg_pp0_iter7_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter6_end_out_0_new_0_reg_446;
        ap_phi_reg_pp0_iter7_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter6_end_out_0_new_2_reg_609;
        ap_phi_reg_pp0_iter7_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter6_end_out_1_new_0_reg_476;
        ap_phi_reg_pp0_iter7_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter6_end_out_1_new_2_reg_657;
        ap_phi_reg_pp0_iter7_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter6_end_out_2_new_0_reg_506;
        ap_phi_reg_pp0_iter7_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter6_end_out_2_new_2_reg_705;
        ap_phi_reg_pp0_iter7_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter6_end_out_3_new_0_reg_536;
        ap_phi_reg_pp0_iter7_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter6_end_out_3_new_2_reg_753;
        ap_phi_reg_pp0_iter7_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter6_orbit_out_0_new_0_reg_424;
        ap_phi_reg_pp0_iter7_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter6_orbit_out_0_new_2_reg_571;
        ap_phi_reg_pp0_iter7_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter6_ref_tmp46_0_reg_369;
        ap_phi_reg_pp0_iter7_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter6_ref_tmp46_1_reg_380;
        ap_phi_reg_pp0_iter7_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter6_ref_tmp46_2_reg_391;
        ap_phi_reg_pp0_iter7_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter6_ref_tmp46_3_reg_402;
        ap_phi_reg_pp0_iter7_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter6_start_out_0_new_0_reg_434;
        ap_phi_reg_pp0_iter7_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter6_start_out_0_new_2_reg_590;
        ap_phi_reg_pp0_iter7_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter6_valid_out_0_new_0_reg_413;
        ap_phi_reg_pp0_iter7_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter6_valid_out_0_new_2_reg_555;
        ap_phi_reg_pp0_iter7_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter6_valid_out_1_new_0_reg_465;
        ap_phi_reg_pp0_iter7_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter6_valid_out_1_new_2_reg_641;
        ap_phi_reg_pp0_iter7_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter6_valid_out_2_new_0_reg_495;
        ap_phi_reg_pp0_iter7_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter6_valid_out_2_new_2_reg_689;
        ap_phi_reg_pp0_iter7_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter6_valid_out_3_new_0_reg_525;
        ap_phi_reg_pp0_iter7_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter6_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter7_data_out_0_new_0_reg_545;
        ap_phi_reg_pp0_iter8_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter7_data_out_0_new_2_reg_769;
        ap_phi_reg_pp0_iter8_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter7_data_out_1_new_0_reg_455;
        ap_phi_reg_pp0_iter8_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter7_data_out_1_new_2_reg_625;
        ap_phi_reg_pp0_iter8_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter7_data_out_2_new_0_reg_485;
        ap_phi_reg_pp0_iter8_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter7_data_out_2_new_2_reg_673;
        ap_phi_reg_pp0_iter8_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter7_data_out_3_new_0_reg_515;
        ap_phi_reg_pp0_iter8_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter7_data_out_3_new_2_reg_721;
        ap_phi_reg_pp0_iter8_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter7_end_out_0_new_0_reg_446;
        ap_phi_reg_pp0_iter8_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter7_end_out_0_new_2_reg_609;
        ap_phi_reg_pp0_iter8_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter7_end_out_1_new_0_reg_476;
        ap_phi_reg_pp0_iter8_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter7_end_out_1_new_2_reg_657;
        ap_phi_reg_pp0_iter8_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter7_end_out_2_new_0_reg_506;
        ap_phi_reg_pp0_iter8_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter7_end_out_2_new_2_reg_705;
        ap_phi_reg_pp0_iter8_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter7_end_out_3_new_0_reg_536;
        ap_phi_reg_pp0_iter8_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter7_end_out_3_new_2_reg_753;
        ap_phi_reg_pp0_iter8_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter7_orbit_out_0_new_0_reg_424;
        ap_phi_reg_pp0_iter8_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter7_orbit_out_0_new_2_reg_571;
        ap_phi_reg_pp0_iter8_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter7_ref_tmp46_0_reg_369;
        ap_phi_reg_pp0_iter8_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter7_ref_tmp46_1_reg_380;
        ap_phi_reg_pp0_iter8_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter7_ref_tmp46_2_reg_391;
        ap_phi_reg_pp0_iter8_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter7_ref_tmp46_3_reg_402;
        ap_phi_reg_pp0_iter8_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter7_start_out_0_new_0_reg_434;
        ap_phi_reg_pp0_iter8_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter7_start_out_0_new_2_reg_590;
        ap_phi_reg_pp0_iter8_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter7_valid_out_0_new_0_reg_413;
        ap_phi_reg_pp0_iter8_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter7_valid_out_0_new_2_reg_555;
        ap_phi_reg_pp0_iter8_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter7_valid_out_1_new_0_reg_465;
        ap_phi_reg_pp0_iter8_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter7_valid_out_1_new_2_reg_641;
        ap_phi_reg_pp0_iter8_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter7_valid_out_2_new_0_reg_495;
        ap_phi_reg_pp0_iter8_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter7_valid_out_2_new_2_reg_689;
        ap_phi_reg_pp0_iter8_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter7_valid_out_3_new_0_reg_525;
        ap_phi_reg_pp0_iter8_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter7_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_data_out_0_new_0_reg_545 <= ap_phi_reg_pp0_iter8_data_out_0_new_0_reg_545;
        ap_phi_reg_pp0_iter9_data_out_0_new_2_reg_769 <= ap_phi_reg_pp0_iter8_data_out_0_new_2_reg_769;
        ap_phi_reg_pp0_iter9_data_out_1_new_0_reg_455 <= ap_phi_reg_pp0_iter8_data_out_1_new_0_reg_455;
        ap_phi_reg_pp0_iter9_data_out_1_new_2_reg_625 <= ap_phi_reg_pp0_iter8_data_out_1_new_2_reg_625;
        ap_phi_reg_pp0_iter9_data_out_2_new_0_reg_485 <= ap_phi_reg_pp0_iter8_data_out_2_new_0_reg_485;
        ap_phi_reg_pp0_iter9_data_out_2_new_2_reg_673 <= ap_phi_reg_pp0_iter8_data_out_2_new_2_reg_673;
        ap_phi_reg_pp0_iter9_data_out_3_new_0_reg_515 <= ap_phi_reg_pp0_iter8_data_out_3_new_0_reg_515;
        ap_phi_reg_pp0_iter9_data_out_3_new_2_reg_721 <= ap_phi_reg_pp0_iter8_data_out_3_new_2_reg_721;
        ap_phi_reg_pp0_iter9_end_out_0_new_0_reg_446 <= ap_phi_reg_pp0_iter8_end_out_0_new_0_reg_446;
        ap_phi_reg_pp0_iter9_end_out_0_new_2_reg_609 <= ap_phi_reg_pp0_iter8_end_out_0_new_2_reg_609;
        ap_phi_reg_pp0_iter9_end_out_1_new_0_reg_476 <= ap_phi_reg_pp0_iter8_end_out_1_new_0_reg_476;
        ap_phi_reg_pp0_iter9_end_out_1_new_2_reg_657 <= ap_phi_reg_pp0_iter8_end_out_1_new_2_reg_657;
        ap_phi_reg_pp0_iter9_end_out_2_new_0_reg_506 <= ap_phi_reg_pp0_iter8_end_out_2_new_0_reg_506;
        ap_phi_reg_pp0_iter9_end_out_2_new_2_reg_705 <= ap_phi_reg_pp0_iter8_end_out_2_new_2_reg_705;
        ap_phi_reg_pp0_iter9_end_out_3_new_0_reg_536 <= ap_phi_reg_pp0_iter8_end_out_3_new_0_reg_536;
        ap_phi_reg_pp0_iter9_end_out_3_new_2_reg_753 <= ap_phi_reg_pp0_iter8_end_out_3_new_2_reg_753;
        ap_phi_reg_pp0_iter9_orbit_out_0_new_0_reg_424 <= ap_phi_reg_pp0_iter8_orbit_out_0_new_0_reg_424;
        ap_phi_reg_pp0_iter9_orbit_out_0_new_2_reg_571 <= ap_phi_reg_pp0_iter8_orbit_out_0_new_2_reg_571;
        ap_phi_reg_pp0_iter9_ref_tmp46_0_reg_369 <= ap_phi_reg_pp0_iter8_ref_tmp46_0_reg_369;
        ap_phi_reg_pp0_iter9_ref_tmp46_1_reg_380 <= ap_phi_reg_pp0_iter8_ref_tmp46_1_reg_380;
        ap_phi_reg_pp0_iter9_ref_tmp46_2_reg_391 <= ap_phi_reg_pp0_iter8_ref_tmp46_2_reg_391;
        ap_phi_reg_pp0_iter9_ref_tmp46_3_reg_402 <= ap_phi_reg_pp0_iter8_ref_tmp46_3_reg_402;
        ap_phi_reg_pp0_iter9_start_out_0_new_0_reg_434 <= ap_phi_reg_pp0_iter8_start_out_0_new_0_reg_434;
        ap_phi_reg_pp0_iter9_start_out_0_new_2_reg_590 <= ap_phi_reg_pp0_iter8_start_out_0_new_2_reg_590;
        ap_phi_reg_pp0_iter9_valid_out_0_new_0_reg_413 <= ap_phi_reg_pp0_iter8_valid_out_0_new_0_reg_413;
        ap_phi_reg_pp0_iter9_valid_out_0_new_2_reg_555 <= ap_phi_reg_pp0_iter8_valid_out_0_new_2_reg_555;
        ap_phi_reg_pp0_iter9_valid_out_1_new_0_reg_465 <= ap_phi_reg_pp0_iter8_valid_out_1_new_0_reg_465;
        ap_phi_reg_pp0_iter9_valid_out_1_new_2_reg_641 <= ap_phi_reg_pp0_iter8_valid_out_1_new_2_reg_641;
        ap_phi_reg_pp0_iter9_valid_out_2_new_0_reg_495 <= ap_phi_reg_pp0_iter8_valid_out_2_new_0_reg_495;
        ap_phi_reg_pp0_iter9_valid_out_2_new_2_reg_689 <= ap_phi_reg_pp0_iter8_valid_out_2_new_2_reg_689;
        ap_phi_reg_pp0_iter9_valid_out_3_new_0_reg_525 <= ap_phi_reg_pp0_iter8_valid_out_3_new_0_reg_525;
        ap_phi_reg_pp0_iter9_valid_out_3_new_2_reg_737 <= ap_phi_reg_pp0_iter8_valid_out_3_new_2_reg_737;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1064_fu_855_p2 == 1'd0) & (running_load_load_fu_851_p1 == 1'd1) & (1'd0 == and_ln128_fu_837_p2))) begin
        icmp_ln1064_1_reg_1324 <= icmp_ln1064_1_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd1) & (1'd0 == and_ln128_fu_837_p2))) begin
        icmp_ln1064_reg_1305 <= icmp_ln1064_fu_855_p2;
        trunc_ln136_reg_1319 <= trunc_ln136_fu_869_p1;
        trunc_ln140_1_reg_1314 <= trunc_ln140_1_fu_865_p1;
        trunc_ln140_reg_1309 <= trunc_ln140_fu_861_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1064_1_fu_877_p2 == 1'd1) & (icmp_ln1064_fu_855_p2 == 1'd0) & (running_load_load_fu_851_p1 == 1'd1) & (1'd0 == and_ln128_fu_837_p2))) begin
        icmp_ln1068_reg_1328 <= icmp_ln1068_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg))) begin
        icmp_ln1072_1_reg_1373 <= icmp_ln1072_1_fu_1081_p2;
        icmp_ln1072_2_reg_1384 <= icmp_ln1072_2_fu_1103_p2;
        icmp_ln1072_3_reg_1395 <= icmp_ln1072_3_fu_1125_p2;
        icmp_ln1072_reg_1362 <= icmp_ln1072_fu_1059_p2;
        icmp_ln1076_1_reg_1379 <= icmp_ln1076_1_fu_1097_p2;
        icmp_ln1076_2_reg_1390 <= icmp_ln1076_2_fu_1109_p2;
        icmp_ln1076_3_reg_1401 <= icmp_ln1076_3_fu_1141_p2;
        icmp_ln1076_reg_1368 <= icmp_ln1076_fu_1065_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd1) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg))) begin
        icmp_ln1084_3_reg_1411 <= icmp_ln1084_3_fu_1184_p2;
        icmp_ln1084_4_reg_1416 <= icmp_ln1084_4_fu_1190_p2;
        icmp_ln1084_5_reg_1421 <= icmp_ln1084_5_fu_1206_p2;
        icmp_ln1084_reg_1406 <= icmp_ln1084_fu_1178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1068_fu_905_p2 == 1'd0) & (icmp_ln1064_1_fu_877_p2 == 1'd1) & (icmp_ln1064_fu_855_p2 == 1'd0) & (running_load_load_fu_851_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2))) begin
        rptr <= add_ln885_1_fu_911_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_851_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2) & (valid_read_read_fu_178_p2 == 1'd1))) begin
        wptr <= add_ln885_2_fu_944_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1116)) begin
        if ((1'd1 == and_ln128_fu_837_p2)) begin
            NLUT_V_address0 = zext_ln587_fu_972_p1;
        end else if ((1'b1 == ap_condition_358)) begin
            NLUT_V_address0 = zext_ln587_1_fu_927_p1;
        end else begin
            NLUT_V_address0 = 'bx;
        end
    end else begin
        NLUT_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln128_fu_837_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1068_fu_905_p2 == 1'd0) & (icmp_ln1064_1_fu_877_p2 == 1'd1) & (icmp_ln1064_fu_855_p2 == 1'd0) & (running_load_load_fu_851_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln128_fu_837_p2)))) begin
        NLUT_V_ce0 = 1'b1;
    end else begin
        NLUT_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_0_new_0_phi_fu_548_p4 = ap_phi_reg_pp0_iter11_ref_tmp46_0_reg_369;
    end else begin
        ap_phi_mux_data_out_0_new_0_phi_fu_548_p4 = ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_545;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_0_new_2_phi_fu_773_p6 = ap_phi_mux_data_out_0_new_0_phi_fu_548_p4;
    end else begin
        ap_phi_mux_data_out_0_new_2_phi_fu_773_p6 = ap_phi_reg_pp0_iter11_data_out_0_new_2_reg_769;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_1_new_0_phi_fu_458_p4 = ap_phi_reg_pp0_iter11_ref_tmp46_1_reg_380;
    end else begin
        ap_phi_mux_data_out_1_new_0_phi_fu_458_p4 = ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_455;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_1_new_2_phi_fu_629_p6 = ap_phi_mux_data_out_1_new_0_phi_fu_458_p4;
    end else begin
        ap_phi_mux_data_out_1_new_2_phi_fu_629_p6 = ap_phi_reg_pp0_iter11_data_out_1_new_2_reg_625;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_2_new_0_phi_fu_488_p4 = ap_phi_reg_pp0_iter11_ref_tmp46_2_reg_391;
    end else begin
        ap_phi_mux_data_out_2_new_0_phi_fu_488_p4 = ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_485;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_2_new_2_phi_fu_677_p6 = ap_phi_mux_data_out_2_new_0_phi_fu_488_p4;
    end else begin
        ap_phi_mux_data_out_2_new_2_phi_fu_677_p6 = ap_phi_reg_pp0_iter11_data_out_2_new_2_reg_673;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_3_new_0_phi_fu_518_p4 = ap_phi_reg_pp0_iter11_ref_tmp46_3_reg_402;
    end else begin
        ap_phi_mux_data_out_3_new_0_phi_fu_518_p4 = ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_515;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_3_new_2_phi_fu_725_p6 = ap_phi_mux_data_out_3_new_0_phi_fu_518_p4;
    end else begin
        ap_phi_mux_data_out_3_new_2_phi_fu_725_p6 = ap_phi_reg_pp0_iter11_data_out_3_new_2_reg_721;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_0_new_0_phi_fu_449_p4 = and_ln159_fu_1253_p2;
    end else begin
        ap_phi_mux_end_out_0_new_0_phi_fu_449_p4 = ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_446;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_0_new_2_phi_fu_613_p6 = ap_phi_mux_end_out_0_new_0_phi_fu_449_p4;
    end else begin
        ap_phi_mux_end_out_0_new_2_phi_fu_613_p6 = ap_phi_reg_pp0_iter11_end_out_0_new_2_reg_609;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_1_new_0_phi_fu_479_p4 = and_ln159_1_fu_1258_p2;
    end else begin
        ap_phi_mux_end_out_1_new_0_phi_fu_479_p4 = ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_476;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_1_new_2_phi_fu_661_p6 = ap_phi_mux_end_out_1_new_0_phi_fu_479_p4;
    end else begin
        ap_phi_mux_end_out_1_new_2_phi_fu_661_p6 = ap_phi_reg_pp0_iter11_end_out_1_new_2_reg_657;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_2_new_0_phi_fu_509_p4 = and_ln159_2_fu_1263_p2;
    end else begin
        ap_phi_mux_end_out_2_new_0_phi_fu_509_p4 = ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_506;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_2_new_2_phi_fu_709_p6 = ap_phi_mux_end_out_2_new_0_phi_fu_509_p4;
    end else begin
        ap_phi_mux_end_out_2_new_2_phi_fu_709_p6 = ap_phi_reg_pp0_iter11_end_out_2_new_2_reg_705;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_3_new_0_phi_fu_539_p4 = and_ln159_3_fu_1268_p2;
    end else begin
        ap_phi_mux_end_out_3_new_0_phi_fu_539_p4 = ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_536;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_3_new_2_phi_fu_757_p6 = ap_phi_mux_end_out_3_new_0_phi_fu_539_p4;
    end else begin
        ap_phi_mux_end_out_3_new_2_phi_fu_757_p6 = ap_phi_reg_pp0_iter11_end_out_3_new_2_reg_753;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_orbit_out_0_new_0_phi_fu_427_p4 = 1'd0;
    end else begin
        ap_phi_mux_orbit_out_0_new_0_phi_fu_427_p4 = ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_424;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_orbit_out_0_new_2_phi_fu_575_p6 = ap_phi_mux_orbit_out_0_new_0_phi_fu_427_p4;
    end else begin
        ap_phi_mux_orbit_out_0_new_2_phi_fu_575_p6 = ap_phi_reg_pp0_iter11_orbit_out_0_new_2_reg_571;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_start_out_0_new_0_phi_fu_438_p4 = 1'd0;
    end else begin
        ap_phi_mux_start_out_0_new_0_phi_fu_438_p4 = ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_434;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_start_out_0_new_2_phi_fu_594_p6 = ap_phi_mux_start_out_0_new_0_phi_fu_438_p4;
    end else begin
        ap_phi_mux_start_out_0_new_2_phi_fu_594_p6 = ap_phi_reg_pp0_iter11_start_out_0_new_2_reg_590;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_0_new_0_phi_fu_417_p4 = icmp_ln1072_reg_1362_pp0_iter10_reg;
    end else begin
        ap_phi_mux_valid_out_0_new_0_phi_fu_417_p4 = ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_413;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_0_new_2_phi_fu_559_p6 = ap_phi_mux_valid_out_0_new_0_phi_fu_417_p4;
    end else begin
        ap_phi_mux_valid_out_0_new_2_phi_fu_559_p6 = ap_phi_reg_pp0_iter11_valid_out_0_new_2_reg_555;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_1_new_0_phi_fu_469_p4 = icmp_ln1072_1_reg_1373_pp0_iter10_reg;
    end else begin
        ap_phi_mux_valid_out_1_new_0_phi_fu_469_p4 = ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_465;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_1_new_2_phi_fu_645_p6 = ap_phi_mux_valid_out_1_new_0_phi_fu_469_p4;
    end else begin
        ap_phi_mux_valid_out_1_new_2_phi_fu_645_p6 = ap_phi_reg_pp0_iter11_valid_out_1_new_2_reg_641;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_2_new_0_phi_fu_499_p4 = icmp_ln1072_2_reg_1384_pp0_iter10_reg;
    end else begin
        ap_phi_mux_valid_out_2_new_0_phi_fu_499_p4 = ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_495;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_2_new_2_phi_fu_693_p6 = ap_phi_mux_valid_out_2_new_0_phi_fu_499_p4;
    end else begin
        ap_phi_mux_valid_out_2_new_2_phi_fu_693_p6 = ap_phi_reg_pp0_iter11_valid_out_2_new_2_reg_689;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1305_pp0_iter10_reg == 1'd0) & (running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_3_new_0_phi_fu_529_p4 = icmp_ln1072_3_reg_1395_pp0_iter10_reg;
    end else begin
        ap_phi_mux_valid_out_3_new_0_phi_fu_529_p4 = ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_525;
    end
end

always @ (*) begin
    if (((running_load_reg_1301_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_3_new_2_phi_fu_741_p6 = ap_phi_mux_valid_out_3_new_0_phi_fu_529_p4;
    end else begin
        ap_phi_mux_valid_out_3_new_2_phi_fu_741_p6 = ap_phi_reg_pp0_iter11_valid_out_3_new_2_reg_737;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to10 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        data_out_0_ap_vld = 1'b1;
    end else begin
        data_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        data_out_1_ap_vld = 1'b1;
    end else begin
        data_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        data_out_2_ap_vld = 1'b1;
    end else begin
        data_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        data_out_3_ap_vld = 1'b1;
    end else begin
        data_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        end_out_0_ap_vld = 1'b1;
    end else begin
        end_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        end_out_1_ap_vld = 1'b1;
    end else begin
        end_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        end_out_2_ap_vld = 1'b1;
    end else begin
        end_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        end_out_3_ap_vld = 1'b1;
    end else begin
        end_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        orbit_out_0_ap_vld = 1'b1;
    end else begin
        orbit_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        orbit_out_1_ap_vld = 1'b1;
    end else begin
        orbit_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        orbit_out_2_ap_vld = 1'b1;
    end else begin
        orbit_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        orbit_out_3_ap_vld = 1'b1;
    end else begin
        orbit_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        start_out_0_ap_vld = 1'b1;
    end else begin
        start_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        start_out_1_ap_vld = 1'b1;
    end else begin
        start_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        start_out_2_ap_vld = 1'b1;
    end else begin
        start_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        start_out_3_ap_vld = 1'b1;
    end else begin
        start_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        valid_out_0_ap_vld = 1'b1;
    end else begin
        valid_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        valid_out_1_ap_vld = 1'b1;
    end else begin
        valid_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        valid_out_2_ap_vld = 1'b1;
    end else begin
        valid_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        valid_out_3_ap_vld = 1'b1;
    end else begin
        valid_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign N_2_fu_985_p1 = grp_fu_1273_p2;

assign N_2_fu_985_p4 = {{N_2_fu_985_p1[17:11]}};

assign N_4_fu_1031_p2 = (zext_ln415_fu_1027_p1 + N_fu_1011_p4);

assign N_5_fu_1005_p2 = (zext_ln415_1_fu_1001_p1 + N_2_fu_985_p4);

assign N_fu_1011_p1 = grp_fu_1281_p2;

assign N_fu_1011_p4 = {{N_fu_1011_p1[17:11]}};

assign add_ln229_1_fu_1153_p2 = ($signed(nremaining_V) + $signed(8'd252));

assign add_ln229_fu_1212_p2 = ($signed(zext_ln1064_fu_1041_p1) + $signed(8'd252));

assign add_ln885_1_fu_911_p2 = (rptr + 10'd1);

assign add_ln885_2_fu_944_p2 = (wptr + 10'd1);

assign add_ln885_fu_883_p2 = (irow_V + 8'd1);

assign and_ln128_fu_837_p0 = valid;

assign and_ln128_fu_837_p1 = set;

assign and_ln128_fu_837_p2 = (and_ln128_fu_837_p1 & and_ln128_fu_837_p0);

assign and_ln159_1_fu_1258_p2 = (icmp_ln1076_1_reg_1379_pp0_iter10_reg & icmp_ln1072_1_reg_1373_pp0_iter10_reg);

assign and_ln159_2_fu_1263_p2 = (icmp_ln1076_2_reg_1390_pp0_iter10_reg & icmp_ln1072_2_reg_1384_pp0_iter10_reg);

assign and_ln159_3_fu_1268_p2 = (icmp_ln1076_3_reg_1401_pp0_iter10_reg & icmp_ln1072_3_reg_1395_pp0_iter10_reg);

assign and_ln159_fu_1253_p2 = (icmp_ln1076_reg_1368_pp0_iter10_reg & icmp_ln1072_reg_1362_pp0_iter10_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1116 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1123 = ((icmp_ln1068_reg_1328_pp0_iter4_reg == 1'd0) & (icmp_ln1064_1_reg_1324_pp0_iter4_reg == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_1133 = ((icmp_ln1064_1_fu_877_p2 == 1'd0) & (icmp_ln1064_fu_855_p2 == 1'd0) & (running_load_load_fu_851_p1 == 1'd1) & (1'd0 == and_ln128_fu_837_p2));
end

always @ (*) begin
    ap_condition_1138 = ((icmp_ln1064_fu_855_p2 == 1'd1) & (running_load_load_fu_851_p1 == 1'd1) & (1'd0 == and_ln128_fu_837_p2));
end

always @ (*) begin
    ap_condition_1144 = ((icmp_ln1068_fu_905_p2 == 1'd1) & (icmp_ln1064_1_fu_877_p2 == 1'd1) & (icmp_ln1064_fu_855_p2 == 1'd0) & (running_load_load_fu_851_p1 == 1'd1) & (1'd0 == and_ln128_fu_837_p2));
end

always @ (*) begin
    ap_condition_1153 = ((icmp_ln1064_1_reg_1324_pp0_iter8_reg == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter8_reg == 1'd0) & (running_load_reg_1301_pp0_iter8_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter8_reg));
end

always @ (*) begin
    ap_condition_1508 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_231 = ((icmp_ln1072_reg_1362_pp0_iter9_reg == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter9_reg == 1'd0) & (running_load_reg_1301_pp0_iter9_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter9_reg));
end

always @ (*) begin
    ap_condition_234 = ((icmp_ln1064_reg_1305_pp0_iter9_reg == 1'd1) & (running_load_reg_1301_pp0_iter9_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter9_reg));
end

always @ (*) begin
    ap_condition_242 = ((icmp_ln1072_1_reg_1373_pp0_iter9_reg == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter9_reg == 1'd0) & (running_load_reg_1301_pp0_iter9_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter9_reg));
end

always @ (*) begin
    ap_condition_250 = ((icmp_ln1072_2_reg_1384_pp0_iter9_reg == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter9_reg == 1'd0) & (running_load_reg_1301_pp0_iter9_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter9_reg));
end

always @ (*) begin
    ap_condition_258 = ((icmp_ln1072_3_reg_1395_pp0_iter9_reg == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter9_reg == 1'd0) & (running_load_reg_1301_pp0_iter9_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter9_reg));
end

always @ (*) begin
    ap_condition_348 = ((icmp_ln1064_1_fu_877_p2 == 1'd1) & (icmp_ln1064_fu_855_p2 == 1'd0) & (running_load_load_fu_851_p1 == 1'd1) & (1'd0 == and_ln128_fu_837_p2));
end

always @ (*) begin
    ap_condition_358 = ((icmp_ln1068_fu_905_p2 == 1'd0) & (icmp_ln1064_1_fu_877_p2 == 1'd1) & (icmp_ln1064_fu_855_p2 == 1'd0) & (running_load_load_fu_851_p1 == 1'd1) & (1'd0 == and_ln128_fu_837_p2));
end

always @ (*) begin
    ap_condition_525 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_559 = ((icmp_ln1072_fu_1059_p2 == 1'd0) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_575 = ((icmp_ln1072_1_fu_1081_p2 == 1'd0) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_591 = ((icmp_ln1072_2_fu_1103_p2 == 1'd0) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_607 = ((icmp_ln1072_3_fu_1125_p2 == 1'd0) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign ap_phi_reg_pp0_iter0_data_out_0_new_0_reg_545 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_0_new_2_reg_769 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_1_new_0_reg_455 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_1_new_2_reg_625 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_2_new_0_reg_485 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_2_new_2_reg_673 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_3_new_0_reg_515 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_3_new_2_reg_721 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_0_new_0_reg_446 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_0_new_2_reg_609 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_1_new_0_reg_476 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_1_new_2_reg_657 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_2_new_0_reg_506 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_2_new_2_reg_705 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_3_new_0_reg_536 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_3_new_2_reg_753 = 'bx;

assign ap_phi_reg_pp0_iter0_orbit_out_0_new_0_reg_424 = 'bx;

assign ap_phi_reg_pp0_iter0_orbit_out_0_new_2_reg_571 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp46_0_reg_369 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp46_1_reg_380 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp46_2_reg_391 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp46_3_reg_402 = 'bx;

assign ap_phi_reg_pp0_iter0_start_out_0_new_0_reg_434 = 'bx;

assign ap_phi_reg_pp0_iter0_start_out_0_new_2_reg_590 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_0_new_0_reg_413 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_0_new_2_reg_555 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_1_new_0_reg_465 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_1_new_2_reg_641 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_2_new_0_reg_495 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_2_new_2_reg_689 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_3_new_0_reg_525 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_3_new_2_reg_737 = 'bx;

always @ (*) begin
    ap_predicate_op173_call_state7_state6 = ((icmp_ln1072_fu_1059_p2 == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op174_call_state7_state6 = ((icmp_ln1072_1_fu_1081_p2 == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op175_call_state7_state6 = ((icmp_ln1072_2_fu_1103_p2 == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op176_call_state7_state6 = ((icmp_ln1072_3_fu_1125_p2 == 1'd1) & (icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd0) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op177_call_state7_state6 = ((icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd1) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op178_call_state7_state6 = ((icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd1) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op179_call_state7_state6 = ((icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd1) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op180_call_state7_state6 = ((icmp_ln1064_reg_1305_pp0_iter4_reg == 1'd1) & (running_load_reg_1301_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln128_reg_1292_pp0_iter4_reg));
end

assign data_out_0 = ap_phi_mux_data_out_0_new_2_phi_fu_773_p6;

assign data_out_1 = ap_phi_mux_data_out_1_new_2_phi_fu_629_p6;

assign data_out_2 = ap_phi_mux_data_out_2_new_2_phi_fu_677_p6;

assign data_out_3 = ap_phi_mux_data_out_3_new_2_phi_fu_725_p6;

assign end_out_0 = ap_phi_mux_end_out_0_new_2_phi_fu_613_p6;

assign end_out_1 = ap_phi_mux_end_out_1_new_2_phi_fu_661_p6;

assign end_out_2 = ap_phi_mux_end_out_2_new_2_phi_fu_709_p6;

assign end_out_3 = ap_phi_mux_end_out_3_new_2_phi_fu_757_p6;

assign grp_fu_1273_p0 = grp_fu_1273_p00;

assign grp_fu_1273_p00 = NLUT_V_q0;

assign grp_fu_1273_p1 = 18'd114;

assign grp_fu_1281_p0 = grp_fu_1281_p00;

assign grp_fu_1281_p00 = NLUT_V_q0;

assign grp_fu_1281_p1 = 18'd114;

assign grp_gen_puppi_fu_785_ap_start = grp_gen_puppi_fu_785_ap_start_reg;

assign grp_gen_puppi_fu_792_ap_start = grp_gen_puppi_fu_792_ap_start_reg;

assign grp_gen_puppi_fu_799_ap_start = grp_gen_puppi_fu_799_ap_start_reg;

assign grp_gen_puppi_fu_806_ap_start = grp_gen_puppi_fu_806_ap_start_reg;

assign icmp_ln1064_1_fu_877_p2 = ((irow_V == 8'd53) ? 1'b1 : 1'b0);

assign icmp_ln1064_fu_855_p2 = ((irow_V == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1068_fu_905_p2 = ((rptr == wptr) ? 1'b1 : 1'b0);

assign icmp_ln1072_1_fu_1081_p2 = ((tmp_2_fu_1071_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1072_2_fu_1103_p2 = ((nremaining_V > 8'd2) ? 1'b1 : 1'b0);

assign icmp_ln1072_3_fu_1125_p2 = ((tmp_4_fu_1115_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln1072_fu_1059_p2 = ((nremaining_V != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1076_1_fu_1097_p2 = (($signed(tmp_3_fu_1087_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1076_2_fu_1109_p2 = (($signed(ret_fu_1053_p2) < $signed(9'd3)) ? 1'b1 : 1'b0);

assign icmp_ln1076_3_fu_1141_p2 = (($signed(tmp_5_fu_1131_p4) < $signed(7'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1076_fu_1065_p2 = (($signed(ret_fu_1053_p2) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1084_3_fu_1184_p2 = ((npuppi_V < 7'd6) ? 1'b1 : 1'b0);

assign icmp_ln1084_4_fu_1190_p2 = ((npuppi_V < 7'd7) ? 1'b1 : 1'b0);

assign icmp_ln1084_5_fu_1206_p2 = ((tmp_1_fu_1196_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln1084_6_fu_1147_p2 = ((nremaining_V < 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln1084_fu_1178_p2 = ((npuppi_V < 7'd5) ? 1'b1 : 1'b0);

assign nremaining_V_load_cast_fu_1049_p1 = nremaining_V;

assign orbit_out_0 = ap_phi_mux_orbit_out_0_new_2_phi_fu_575_p6;

assign orbit_out_1 = ap_phi_mux_orbit_out_0_new_2_phi_fu_575_p6;

assign orbit_out_2 = ap_phi_mux_orbit_out_0_new_2_phi_fu_575_p6;

assign orbit_out_3 = ap_phi_mux_orbit_out_0_new_2_phi_fu_575_p6;

assign ret_fu_1053_p2 = ($signed(nremaining_V_load_cast_fu_1049_p1) + $signed(9'd508));

assign running_load_load_fu_851_p1 = running;

assign select_ln148_fu_1218_p3 = ((icmp_ln1084_fu_1178_p2[0:0] == 1'b1) ? 8'd0 : add_ln229_fu_1212_p2);

assign select_ln161_fu_1159_p3 = ((icmp_ln1084_6_fu_1147_p2[0:0] == 1'b1) ? 8'd0 : add_ln229_1_fu_1153_p2);

assign start_out_0 = ap_phi_mux_start_out_0_new_2_phi_fu_594_p6;

assign start_out_1 = ap_phi_mux_start_out_0_new_2_phi_fu_594_p6;

assign start_out_2 = ap_phi_mux_start_out_0_new_2_phi_fu_594_p6;

assign start_out_3 = ap_phi_mux_start_out_0_new_2_phi_fu_594_p6;

assign tmp_1_fu_1196_p4 = {{npuppi_V[6:3]}};

assign tmp_2_fu_1071_p4 = {{nremaining_V[7:1]}};

assign tmp_3_fu_1087_p4 = {{ret_fu_1053_p2[8:1]}};

assign tmp_4_fu_1115_p4 = {{nremaining_V[7:2]}};

assign tmp_5_fu_1131_p4 = {{ret_fu_1053_p2[8:2]}};

assign tmp_6_fu_994_p1 = grp_fu_1273_p2;

assign tmp_6_fu_994_p3 = tmp_6_fu_994_p1[32'd10];

assign tmp_fu_1020_p1 = grp_fu_1281_p2;

assign tmp_fu_1020_p3 = tmp_fu_1020_p1[32'd10];

assign trunc_ln128_fu_843_p1 = p_idxs_0[33:0];

assign trunc_ln136_fu_869_p1 = p_idxs_3[33:0];

assign trunc_ln140_1_fu_865_p1 = p_idxs_2[33:0];

assign trunc_ln140_fu_861_p1 = p_idxs_1[33:0];

assign trunc_ln674_1_fu_923_p1 = p_idxs_0[10:0];

assign trunc_ln674_fu_968_p1 = p_idxs_0[10:0];

assign valid_out_0 = ap_phi_mux_valid_out_0_new_2_phi_fu_559_p6;

assign valid_out_1 = ap_phi_mux_valid_out_1_new_2_phi_fu_645_p6;

assign valid_out_2 = ap_phi_mux_valid_out_2_new_2_phi_fu_693_p6;

assign valid_out_3 = ap_phi_mux_valid_out_3_new_2_phi_fu_741_p6;

assign valid_read_read_fu_178_p2 = valid;

assign zext_ln1064_fu_1041_p1 = npuppi_V;

assign zext_ln415_1_fu_1001_p1 = tmp_6_fu_994_p3;

assign zext_ln415_fu_1027_p1 = tmp_fu_1020_p3;

assign zext_ln587_1_fu_927_p1 = trunc_ln674_1_fu_923_p1;

assign zext_ln587_fu_972_p1 = trunc_ln674_fu_968_p1;

endmodule //gen4
