Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 11 09:29:44 2025
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.186        0.000                      0                  478        0.059        0.000                      0                  478        4.020        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.186        0.000                      0                  478        0.059        0.000                      0                  478        4.020        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.055ns (31.268%)  route 4.517ns (68.732%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.541     5.125    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  strobe_reg/Q
                         net (fo=39, routed)          1.487     7.068    da/strobe
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.150     7.218 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.476     7.693    da/delay_counter0_out[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.497 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.497    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.719 r  da/FSM_onehot_state_reg[4]_i_8/O[0]
                         net (fo=1, routed)           0.808     9.528    da/p_0_in[5]
    SLICE_X3Y71          LUT5 (Prop_lut5_I3_O)        0.299     9.827 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           1.043    10.870    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I2_O)        0.124    10.994 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.703    11.697    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X10Y73         FDRE                                         r  da/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.426    14.830    da/clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  da/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X10Y73         FDRE (Setup_fdre_C_CE)      -0.169    14.884    da/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/bit_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 2.399ns (36.742%)  route 4.130ns (63.258%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.541     5.125    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  strobe_reg/Q
                         net (fo=39, routed)          1.487     7.068    da/strobe
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.150     7.218 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.476     7.693    da/delay_counter0_out[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.497 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.497    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.611    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.725    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.059 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.968    10.027    da/p_0_in[14]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.303    10.330 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.635    10.965    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.089 r  da/bit_index[3]_i_1/O
                         net (fo=4, routed)           0.566    11.654    da/bit_index[3]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  da/bit_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.425    14.829    da/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  da/bit_index_reg[0]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X9Y73          FDRE (Setup_fdre_C_CE)      -0.205    14.847    da/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/bit_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 2.399ns (36.742%)  route 4.130ns (63.258%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.541     5.125    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  strobe_reg/Q
                         net (fo=39, routed)          1.487     7.068    da/strobe
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.150     7.218 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.476     7.693    da/delay_counter0_out[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.497 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.497    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.611    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.725    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.059 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.968    10.027    da/p_0_in[14]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.303    10.330 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.635    10.965    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.089 r  da/bit_index[3]_i_1/O
                         net (fo=4, routed)           0.566    11.654    da/bit_index[3]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  da/bit_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.425    14.829    da/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  da/bit_index_reg[1]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X9Y73          FDRE (Setup_fdre_C_CE)      -0.205    14.847    da/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/bit_index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 2.399ns (36.742%)  route 4.130ns (63.258%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.541     5.125    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  strobe_reg/Q
                         net (fo=39, routed)          1.487     7.068    da/strobe
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.150     7.218 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.476     7.693    da/delay_counter0_out[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.497 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.497    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.611    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.725    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.059 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.968    10.027    da/p_0_in[14]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.303    10.330 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.635    10.965    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.089 r  da/bit_index[3]_i_1/O
                         net (fo=4, routed)           0.566    11.654    da/bit_index[3]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  da/bit_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.425    14.829    da/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  da/bit_index_reg[2]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X9Y73          FDRE (Setup_fdre_C_CE)      -0.205    14.847    da/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/bit_index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 2.399ns (36.742%)  route 4.130ns (63.258%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.541     5.125    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  strobe_reg/Q
                         net (fo=39, routed)          1.487     7.068    da/strobe
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.150     7.218 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.476     7.693    da/delay_counter0_out[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.497 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.497    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.611    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.725    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.059 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.968    10.027    da/p_0_in[14]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.303    10.330 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.635    10.965    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.124    11.089 r  da/bit_index[3]_i_1/O
                         net (fo=4, routed)           0.566    11.654    da/bit_index[3]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  da/bit_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.425    14.829    da/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  da/bit_index_reg[3]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X9Y73          FDRE (Setup_fdre_C_CE)      -0.205    14.847    da/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/sdin_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 2.399ns (36.760%)  route 4.127ns (63.240%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.541     5.125    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  strobe_reg/Q
                         net (fo=39, routed)          1.487     7.068    da/strobe
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.150     7.218 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.476     7.693    da/delay_counter0_out[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.497 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.497    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.611    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.725    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.059 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.968    10.027    da/p_0_in[14]
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.303    10.330 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.633    10.963    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X7Y72          LUT5 (Prop_lut5_I1_O)        0.124    11.087 r  da/sdin_i_1/O
                         net (fo=1, routed)           0.564    11.651    da/sdin1_out
    SLICE_X10Y72         FDRE                                         r  da/sdin_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.427    14.831    da/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  da/sdin_reg/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X10Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.885    da/sdin_reg
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.055ns (32.470%)  route 4.274ns (67.530%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.541     5.125    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  strobe_reg/Q
                         net (fo=39, routed)          1.487     7.068    da/strobe
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.150     7.218 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.476     7.693    da/delay_counter0_out[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.497 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.497    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.719 r  da/FSM_onehot_state_reg[4]_i_8/O[0]
                         net (fo=1, routed)           0.808     9.528    da/p_0_in[5]
    SLICE_X3Y71          LUT5 (Prop_lut5_I3_O)        0.299     9.827 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.856    10.683    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.807 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.647    11.454    da/delay_counter0
    SLICE_X5Y73          FDRE                                         r  da/delay_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.492    14.896    da/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  da/delay_counter_reg[12]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.690    da/delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.055ns (32.470%)  route 4.274ns (67.530%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.541     5.125    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  strobe_reg/Q
                         net (fo=39, routed)          1.487     7.068    da/strobe
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.150     7.218 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.476     7.693    da/delay_counter0_out[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.497 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.497    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.719 r  da/FSM_onehot_state_reg[4]_i_8/O[0]
                         net (fo=1, routed)           0.808     9.528    da/p_0_in[5]
    SLICE_X3Y71          LUT5 (Prop_lut5_I3_O)        0.299     9.827 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.856    10.683    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.807 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.647    11.454    da/delay_counter0
    SLICE_X5Y73          FDRE                                         r  da/delay_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.492    14.896    da/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  da/delay_counter_reg[13]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.690    da/delay_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.055ns (32.470%)  route 4.274ns (67.530%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.541     5.125    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  strobe_reg/Q
                         net (fo=39, routed)          1.487     7.068    da/strobe
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.150     7.218 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.476     7.693    da/delay_counter0_out[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.497 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.497    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.719 r  da/FSM_onehot_state_reg[4]_i_8/O[0]
                         net (fo=1, routed)           0.808     9.528    da/p_0_in[5]
    SLICE_X3Y71          LUT5 (Prop_lut5_I3_O)        0.299     9.827 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.856    10.683    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.807 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.647    11.454    da/delay_counter0
    SLICE_X5Y73          FDRE                                         r  da/delay_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.492    14.896    da/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  da/delay_counter_reg[14]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.690    da/delay_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.055ns (32.470%)  route 4.274ns (67.530%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.541     5.125    clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  strobe_reg/Q
                         net (fo=39, routed)          1.487     7.068    da/strobe
    SLICE_X6Y70          LUT3 (Prop_lut3_I2_O)        0.150     7.218 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.476     7.693    da/delay_counter0_out[0]
    SLICE_X4Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     8.497 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.497    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.719 r  da/FSM_onehot_state_reg[4]_i_8/O[0]
                         net (fo=1, routed)           0.808     9.528    da/p_0_in[5]
    SLICE_X3Y71          LUT5 (Prop_lut5_I3_O)        0.299     9.827 r  da/FSM_onehot_state[4]_i_4/O
                         net (fo=8, routed)           0.856    10.683    da/FSM_onehot_state[4]_i_4_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124    10.807 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.647    11.454    da/delay_counter0
    SLICE_X5Y73          FDRE                                         r  da/delay_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.492    14.896    da/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  da/delay_counter_reg[15]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.429    14.690    da/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  3.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.009%)  route 0.267ns (61.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X12Y71         FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.267     1.929    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[9]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.574    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.870    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.466%)  route 0.169ns (54.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X9Y71          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/Q
                         net (fo=3, routed)           0.169     1.808    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRA[8]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.737    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.991%)  route 0.279ns (63.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X12Y71         FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[8]/Q
                         net (fo=1, routed)           0.279     1.941    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[8]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.574    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.870    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.775%)  route 0.172ns (51.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X8Y72          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[5]/Q
                         net (fo=3, routed)           0.172     1.834    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRB[5]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.861     2.051    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.551    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.734    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.561%)  route 0.174ns (51.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X8Y72          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[7]/Q
                         net (fo=4, routed)           0.174     1.836    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRB[7]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.861     2.051    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.551    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.734    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.779%)  route 0.179ns (52.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X8Y72          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[6]/Q
                         net (fo=4, routed)           0.179     1.841    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRB[6]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.861     2.051    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.551    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.734    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/dac_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.555     1.499    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y70         FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[21]/Q
                         net (fo=2, routed)           0.065     1.705    da/m_axis_data_tdata[5]
    SLICE_X12Y70         FDRE                                         r  da/dac_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.822     2.012    da/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  da/dac_register_reg[5]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.076     1.588    da/dac_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.613%)  route 0.215ns (60.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.556     1.500    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X9Y69          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[3]/Q
                         net (fo=2, routed)           0.215     1.856    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRA[3]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.737    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.071%)  route 0.220ns (60.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.555     1.499    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X9Y70          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[5]/Q
                         net (fo=2, routed)           0.220     1.860    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRA[5]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.737    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.237%)  route 0.238ns (62.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.555     1.499    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X9Y70          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/Q
                         net (fo=4, routed)           0.238     1.877    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRA[6]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.737    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      x1/xadc_wiz_0/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_bram.gen_rom.gen_double_reg.do_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y28    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y68   sample_delay_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y70   sample_delay_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y70   sample_delay_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y71   sample_delay_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y71   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y71   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y71   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y71   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y71   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y71   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y71   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y71   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y72   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 da/ldac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 3.970ns (49.849%)  route 3.994ns (50.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.609     5.193    da/clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  da/ldac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  da/ldac_reg/Q
                         net (fo=1, routed)           3.994     9.643    UCD_io_OBUF[3]
    M4                   OBUF (Prop_obuf_I_O)         3.514    13.157 r  UCD_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.157    UCD_io[3]
    M4                                                                r  UCD_io[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/sdin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 4.028ns (51.784%)  route 3.750ns (48.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.540     5.124    da/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  da/sdin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  da/sdin_reg/Q
                         net (fo=1, routed)           3.750     9.392    UCD_io_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         3.510    12.902 r  UCD_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.902    UCD_io[2]
    L4                                                                r  UCD_io[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.370ns  (logic 4.089ns (55.481%)  route 3.281ns (44.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.610     5.194    da/clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  da/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.712 r  da/cs_reg/Q
                         net (fo=1, routed)           3.281     8.993    UCD_io_OBUF[0]
    N13                  OBUF (Prop_obuf_I_O)         3.571    12.564 r  UCD_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.564    UCD_io[0]
    N13                                                               r  UCD_io[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 4.094ns (59.747%)  route 2.758ns (40.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.606     5.190    da/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  da/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     5.708 r  da/sclk_reg/Q
                         net (fo=1, routed)           2.758     8.466    UCD_io_OBUF[1]
    P13                  OBUF (Prop_obuf_I_O)         3.576    12.042 r  UCD_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.042    UCD_io[1]
    P13                                                               r  UCD_io[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 da/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.440ns (65.844%)  route 0.747ns (34.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.581     1.525    da/clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  da/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.689 r  da/sclk_reg/Q
                         net (fo=1, routed)           0.747     2.436    UCD_io_OBUF[1]
    P13                  OBUF (Prop_obuf_I_O)         1.276     3.712 r  UCD_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.712    UCD_io[1]
    P13                                                               r  UCD_io[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.436ns (58.864%)  route 1.003ns (41.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.582     1.526    da/clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  da/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     1.690 r  da/cs_reg/Q
                         net (fo=1, routed)           1.003     2.693    UCD_io_OBUF[0]
    N13                  OBUF (Prop_obuf_I_O)         1.272     3.965 r  UCD_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.965    UCD_io[0]
    N13                                                               r  UCD_io[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/sdin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.375ns (51.014%)  route 1.320ns (48.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    da/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  da/sdin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  da/sdin_reg/Q
                         net (fo=1, routed)           1.320     2.982    UCD_io_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         1.211     4.193 r  UCD_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.193    UCD_io[2]
    L4                                                                r  UCD_io[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/ldac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.356ns (48.221%)  route 1.456ns (51.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.581     1.525    da/clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  da/ldac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  da/ldac_reg/Q
                         net (fo=1, routed)           1.456     3.122    UCD_io_OBUF[3]
    M4                   OBUF (Prop_obuf_I_O)         1.215     4.337 r  UCD_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.337    UCD_io[3]
    M4                                                                r  UCD_io[3] (OUT)
  -------------------------------------------------------------------    -------------------





