# Reading D:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do logic8bit_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {logic8bit_7_1200mv_85c_slow.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:57 on Feb 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+." logic8bit_7_1200mv_85c_slow.svo 
# -- Compiling module Processor
# -- Compiling module hard_block
# 
# Top level modules:
# 	Processor
# End time: 18:32:57 on Feb 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ECE385/Lab4/logic_processor_4bit {D:/ECE385/Lab4/logic_processor_4bit/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:57 on Feb 12,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab4/logic_processor_4bit" D:/ECE385/Lab4/logic_processor_4bit/testbench_8.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:32:58 on Feb 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:32:58 on Feb 12,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.Processor
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from logic8bit_7_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from logic8bit_7_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/ECE385/Lab4/logic_processor_4bit/testbench_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Success!
# Break key hit
# Simulation stop requested.
# End time: 18:33:05 on Feb 12,2019, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
