Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c08a78e84ce74615a1c5bf6fb6258bc2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LSFR_tb_behav xil_defaultlib.LSFR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Enable [C:/Users/FranticUser/Desktop/fpga stuff/Linear Feedback Shift Register/Linear Feedback Shift Register.srcs/sim_1/new/LSFR_tb.v:7]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/FranticUser/Desktop/fpga stuff/Linear Feedback Shift Register/Linear Feedback Shift Register.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FranticUser/Desktop/fpga stuff/Linear Feedback Shift Register/Linear Feedback Shift Register.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.LSFR_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot LSFR_tb_behav
