package spinal.core

import java.io.File

import org.apache.commons.io.FileUtils
import spinal.core.internals.GraphUtils
import spinal.lib.com.i2c._
import spinal.lib.com.uart.{UartCtrl, UartCtrlGenerics}
import spinal.lib.soc.pinsec.{Pinsec, PinsecConfig}
import spinal.lib.{Delay, StreamFifo}
import spinal.tester.SpinalAnyFunSuite

import scala.collection.mutable.ArrayBuffer
import scala.sys.process._

object CheckTester{
  def checkFailure(func : => Unit) : Boolean = {
    try{func} catch {
      case e: Throwable => {
        print(e)
        return true
      }
    }
    return false
  }

  def generationShouldFaild(gen : => Component): Unit ={
    println("[Warning] generationShouldFaild is deprecated! Use generationShouldFail")
    generationShouldFail(gen)
  }

  def generationShouldFail(gen : => Component): Unit ={
    assert(checkFailure{SpinalVhdl(gen)})
    assert(checkFailure{SpinalVerilog(gen)})
  }

  def generationShouldPass(gen : => Component): Unit ={
    assert(!checkFailure{SpinalVhdl(gen)})
    assert(!checkFailure{SpinalVerilog(gen)})
  }
}

class ChecksTester extends SpinalAnyFunSuite  {
  import CheckTester._


  test("BlackBoxInputUnconnected"){
    generationShouldFail(new Component{
      class Sub extends BlackBox{
        val input = in Bool()
      }
      val sub = new Sub
    })
  }

  test("literalWidth"){
    val t = SpinalVhdl(new Component{
      val a = out(B"32'h0")
    }).toplevel

    assert(widthOf(t.a) == 32)
  }


  test("componentNamedByIo") {
    val t = SpinalVerilog(new Component{
      val miaou = new Component{
        val io = new Bundle {
          val x = out Bool()
        }
        assert(io.x.getName() == "io_x")
      }.io
    }.setDefinitionName("TopLevel")).toplevel

    assert(t.miaou.component.getName() == "miaou")
    assert(t.miaou.getName() == "io")
  }



  test("checkWidthAssignment") {
    generationShouldFail(new Component{
      val output = out Bits(8 bits)
      output := "00"
    })
  }


  test("checkCombinatorialLoop") {
    generationShouldFail(new Component{
      val input = in Bits(8 bits)
      val cond = in Bool()

      val tempA = Bits(4 bits)
      val output = out Bits(8 bits)

      tempA := input(7 downto 4)
      val tempB = Bits(4 bits)
      tempB := tempA

      when(cond){
        tempA(1) := tempB(0)
      }

      output(3 downto 0) := input (3 downto 0)
      output(7 downto 4) := tempB
    })
  }

  test("checkNoPartialAssignment") {
    generationShouldPass(new Component{
      val cond = in Bool()
      val input = in Bits(8 bits)
      val output = out Bits(8 bits)
      when(cond){
        output(7 downto 1) := input.resized
        when(cond){
          output(0) := cond
        } otherwise{
          output(0) := cond
        }
      }otherwise{
        output := input
      }
    })

    generationShouldFail(new Component{
      val cond = in Bool()
      val input = in Bits(8 bits)
      val output = out Bits(8 bits)
      when(cond){
        output(7 downto 1) := input.resized
        when(cond){

        } otherwise{
          output(0) := cond
        }
      }otherwise{
        output := input
      }
    })
  }

  test("checkNoMissingDefault") {
    generationShouldPass(new Component{
      val cond = in Bool()
      val input = in Bits(8 bits)
      val output = out Bits(8 bits)
      when(cond){
        output := input
      }otherwise{
        when(cond) {
          output := input
          when(cond){
            output := input
          }
        } otherwise {
          output := input
        }
      }
    })

    generationShouldFail(new Component{
      val cond = in Bool()
      val input = in Bits(8 bits)
      val output = out Bits(8 bits)
      when(cond){
        output := input
      }otherwise{
        when(cond) {
          when(cond){
            output := input
          }
        } otherwise {
          output := input
        }
      }
    })
  }

  test("checkClockCrossing") {
    generationShouldFail(new Component{
      val clockA = in Bool()
      val clockB = in Bool()

      val areaA = new ClockingArea(ClockDomain(clockA)){
        val reg = Reg(Bool())
        reg := in(Bool)
      }

      val areaB = new ClockingArea(ClockDomain(clockB)){
        val reg = Reg(Bool())
        reg := areaA.reg
        val output = out Bool()
        output := reg
      }
    })
  }

  test("checkClockCrossingCheckingCheckSourcesPaths") {
    generationShouldPass(new Component{
      val clock = in Bool()
      val clockA =  Bool
      val clockB =  Bool

      clockA := clock
      val sub = new Component{
        val cIn = in Bool()
        val cOut = out Bool()

        val tmp = Bool()
        tmp := cIn
        cOut := tmp
      }

      sub.cIn := clock
      clockB := sub.cOut
      val areaA = new ClockingArea(ClockDomain(clockA)){
        val reg = Reg(Bool())
        reg := in(Bool)
      }

      val areaB = new ClockingArea(ClockDomain(clockB)){
        val reg = Reg(Bool())
        reg := areaA.reg
        val output = out Bool()
        output := reg
      }
    })
  }

  test("checkClockCrossingCheckingCheckSourcesPathsFalure") {
    generationShouldFail(new Component{
      val clock1 = in Bool()
      val clock2 = in Bool()
      val clockA =  Bool
      val clockB =  Bool

      clockA := clock1
      val sub = new Component{
        val cIn = in Bool()
        val cOut = out Bool()

        val tmp = Bool()
        tmp := cIn
        cOut := tmp
      }

      sub.cIn := clock2
      clockB := sub.cOut
      val areaA = new ClockingArea(ClockDomain(clockA)){
        val reg = Reg(Bool())
        reg := in(Bool)
      }

      val areaB = new ClockingArea(ClockDomain(clockB)){
        val reg = Reg(Bool())
        reg := areaA.reg
        val output = out Bool()
        output := reg
      }
    })
  }

  test("checkNoInputAssignment") {
    generationShouldFail(new Component{
      val input = in Bool()
      val output = out Bool()
      output := input
      input := False
    })
  }

  test("checkNoSubOutputAssignment") {
    generationShouldFail(new Component{
      val sub = new Component{
        val output = out(True)
      }
      sub.output := False
    })
  }



  test("checkNoSubSignalAssignment") {
    generationShouldFail(new Component{
      val sub = new Component{
        val tmp = True
      }
      sub.tmp := False
    })
  }

  test("checkNoOverrides") {
    generationShouldPass(new Component{
      val a = out Bool()
      a := True
      when(True === True) {
        a := False
      }
    })

    generationShouldPass(new Component{
      val a = out Bool()
      when(True === True) {
        a := False
      } otherwise {
        a := True
      }
    })

    generationShouldFail(new Component{
      val a = out Bool()
      a := True
      a := False
    })
    generationShouldFail(new Component{
      val a = out Bool()
      a := True
      when(True === True) {
        a := False
        a := True
      }
    })

    generationShouldFail(new Component{
      val a = out Bool()
      when(True === True) {
        a := False
      }
      a := True
    })

    generationShouldFail(new Component{
      val sub = new Component{
        val a = in Bool()
        val result = out Bool()
        result := a
      }

      val result = out Bool()
      result := sub.result
    })

    generationShouldFail(new Component{
      val sub = new Component{
        val result = out Bool()
      }

      val result = out Bool()
      result := sub.result
    })

    generationShouldFail(new Component{
      val sub = new Component{
        val a = in Bool()
        val result = out Bool()
        result := a
      }

      val result = out Bool()
      result := sub.result
      when(True){
        sub.a := True
      }
    })



  }

  test("checkNoResetFail") {
    generationShouldFail(new Component{
      ClockDomain(in Bool()) {
        val output = out(RegInit(False)).setName("aaa")
      }
    })
  }

  test("checkOnlyIoInIoBundle") {
    class CheckOnlyIoInBundle extends Component{
      val io = new Bundle{
        val x = Bool()
      }
    }
    generationShouldFail(new CheckOnlyIoInBundle)
  }


  test("catchNegativeRangedAccess1") {
    generationShouldFail(new Component {
      Bits(32 bits)(4 downto 7)
    })
  }

  test("catchNegativeRangedAccess2") {
    generationShouldFail(new Component {
      Bits(32 bits)(-1 downto -2)
    })
  }
  test("catchNegativeRangedAccess3") {
    generationShouldFail(new Component {
      Bits(32 bits)(4 downto 7) := 0
    })
  }

  test("catchNegativeRangedAccess4") {
    generationShouldFail(new Component {
      val input = in Bits(8 bits)
      val currState = Vec(Bits(64 bits), 25)
      currState.assignFromBits(input, 0, 8)
    })
  }


  test("catchMultiToplevel") {
    generationShouldFail{
      new Component{}
      new Component{}
    }
  }

  test("catchShiftBig"){
    generationShouldFail(new Component {
      val a = B(1)
      val b = a << U(2, 30 bits)
    })
  }

  test("litRange"){
    def failBody(body :  => Unit): Unit ={
      generationShouldFail(new Component {body})
    }
    def passBody(body :  => Unit): Unit ={
      generationShouldPass(new Component {body})
    }

    failBody(out(in(Bits(8 bits)) === B(256)))
    failBody(out(in(Bits(8 bits)) =/= B(256)))

    failBody(out(in(SInt(8 bits)) === S(256)))
    failBody(out(in(SInt(8 bits)) =/= S(256)))
    failBody(out(in(SInt(8 bits)) < S(256)))
    failBody(out(in(SInt(8 bits)) <= S(256)))

    failBody(out(in(SInt(9 bits)) === S(256)))
    failBody(out(in(SInt(9 bits)) =/= S(256)))
    failBody(out(in(SInt(9 bits)) < S(256)))
    failBody(out(in(SInt(9 bits)) <= S(256)))
    failBody(out(in(SInt(9 bits)) === S(-257)))
    failBody(out(in(SInt(9 bits)) =/= S(-257)))
    failBody(out(in(SInt(9 bits)) < S(-257)))
    failBody(out(in(SInt(9 bits)) <= S(-257)))

    passBody(out(in(SInt(9 bits)) === S(255)))
    passBody(out(in(SInt(9 bits)) =/= S(255)))
    passBody(out(in(SInt(9 bits)) < S(255)))
    passBody(out(in(SInt(9 bits)) <= S(255)))
    passBody(out(in(SInt(9 bits)) === S(-256)))
    passBody(out(in(SInt(9 bits)) =/= S(-256)))
    passBody(out(in(SInt(9 bits)) < S(-256)))
    passBody(out(in(SInt(9 bits)) <= S(-256)))
  }


  test("scopeProperty"){
    object FixedPointProperty extends ScopeProperty[Int]{
      override def default = 42
    }

    def check(ref : Int): Unit ={
      println(s"ref:$ref dut:${FixedPointProperty.get}")
      assert(ref == FixedPointProperty.get)
    }
    class Sub extends Component{
      check(666)
    }
    class Toplevel extends Component{
      check(55)
      val logic = FixedPointProperty(666) on new Area{
        check(666)
        val x = new Sub
        check(666)
        FixedPointProperty(1234){
          check(1234)
          x.rework{
            check(666)
          }
          check(1234)
        }
        check(666)
//        throw new Exception("asd")
      }
      check(55)
    }


    check(42)
    FixedPointProperty(55){
      check(55)
      val config = SpinalConfig()
//      try {
      config.generateVerilog(new Toplevel)
//      } catch {
//        case e : Exception =>
//      }
      check(55)
    }
    check(42)
//    assert(ScopeProperty.get.isEmpty)
  }

}

class RepeatabilityTester extends SpinalAnyFunSuite{
  var checkOutputHashCounter = 0
  def checkOutputHash(gen : => Component): Unit ={
    checkOutputHashCounter = checkOutputHashCounter + 1
    var ref = ""
    for(i <- 0 until 8) {
      val report = SpinalConfig(defaultClockDomainFrequency = FixedFrequency(50 MHz)).generateVerilog(gen.setDefinitionName(s"checkOutputHash_${checkOutputHashCounter}"))
      FileUtils.copyFile(new File(report.generatedSourcesPaths.head),new File(report.generatedSourcesPaths.head + "_" + i + ".v"))

      import sys.process._
      val hash = s"md5sum ${report.generatedSourcesPaths.head}".!!
      if(i == 0) ref = hash
      else assert(ref == hash)
    }
  }
  def configI2C = I2cSlaveMemoryMappedGenerics(
    ctrlGenerics       = I2cSlaveGenerics(),
    addressFilterCount = 0,
    masterGenerics     = I2cMasterMemoryMappedGenerics(timerWidth = 32)
  )

  test("Apb3I2cCtrlGraph"){
    val dut = SpinalConfig(defaultClockDomainFrequency = FixedFrequency(50 MHz)).generateVerilog(new Apb3I2cCtrl(configI2C)).toplevel
    assert(GraphUtils.countNames(dut) == 275)
  }

  test("UartGraph"){
    val dut = SpinalVerilog(new UartCtrl(UartCtrlGenerics())).toplevel
    assert(GraphUtils.countNames(dut) == 94)
  }



  test("Apb3I2cCtrlVerilog"){
    checkOutputHash(new Apb3I2cCtrl(configI2C))
  }


  test("UartVerilog"){
    checkOutputHash(new UartCtrl(UartCtrlGenerics()))
  }

  test("PinsecVerilog"){
    checkOutputHash(new Pinsec(PinsecConfig.default))
  }

  test("BmbInterconnectVerilog"){
    checkOutputHash(new Component{
      import spinal.lib._
      import spinal.lib.bus.bmb._
      import spinal.lib.bus.misc._
      import spinal.lib.generator._
      import spinal.core.fiber._

      val interconnect = BmbInterconnectGenerator()

      def addMaster(requirements: BmbParameter) = new Generator {
        val busHandle = Handle[Bmb]
        interconnect.addMaster(requirements.access, bus = busHandle)

        val logic = add task new Area {
          val bus = slave(Bmb(requirements))
          busHandle.load(bus)
        }
      }

      def addSlave(address: BigInt, capabilities: BmbAccessCapabilities) = new Generator {
        val requirements = Handle[BmbAccessParameter]
        val busHandle = Handle[Bmb]
        interconnect.addSlave(
          accessCapabilities = capabilities,
          accessRequirements = requirements,
          bus = busHandle,
          mapping = SizeMapping(address, 1 << capabilities.addressWidth)
        )
        dependencies += requirements
        val logic = add task new Area {
          val bus = master(Bmb(BmbParameter(requirements.get, BmbInvalidationParameter())))
          busHandle.load(bus)
        }
      }


      val mA = addMaster(BmbParameter(
        addressWidth = 20,
        dataWidth = 32,
        lengthWidth = 8,
        sourceWidth = 4,
        contextWidth = 4,
        canRead = true,
        canWrite = true,
        alignment = BmbParameter.BurstAlignement.BYTE
      ))

      val mB = addMaster(BmbParameter(
        addressWidth = 20,
        dataWidth = 32,
        lengthWidth = 8,
        sourceWidth = 4,
        contextWidth = 4,
        canRead = true,
        canWrite = true,
        alignment = BmbParameter.BurstAlignement.WORD
      ))

      val mC = addMaster(BmbParameter(
        addressWidth = 20,
        dataWidth = 32,
        lengthWidth = 6,
        sourceWidth = 0,
        contextWidth = 5,
        canRead = true,
        canWrite = true,
        alignment = BmbParameter.BurstAlignement.LENGTH
      ))


      val mD = addMaster(BmbParameter(
        addressWidth = 20,
        dataWidth = 32,
        lengthWidth = 2,
        sourceWidth = 4,
        contextWidth = 3,
        canRead = true,
        canWrite = true,
        alignment = BmbParameter.BurstAlignement.LENGTH
      ))

      val sA = addSlave(0x00000, BmbAccessCapabilities(
        addressWidth = 18,
        dataWidth = 32,
        lengthWidthMax = 10,
        canRead = true,
        canWrite = true,
        alignment = BmbParameter.BurstAlignement.BYTE
      ))

      val sB = addSlave(0x40000, BmbAccessCapabilities(
        addressWidth = 17,
        dataWidth = 32,
        sourceWidthMax = 8,
        canRead = true,
        canWrite = true,
        alignment = BmbParameter.BurstAlignement.BYTE
      ))

      val sB2 = addSlave(0x60000, BmbAccessCapabilities(
        addressWidth = 17,
        dataWidth = 32,
        lengthWidthMax = 2,
        canRead = true,
        canWrite = true,
        alignment = BmbParameter.BurstAlignement.LENGTH
      ))

      // write only
      val sC = addSlave(0x80000, BmbAccessCapabilities(
        addressWidth = 16,
        dataWidth = 32,
        contextWidthMax = 9,
        canRead = false,
        canWrite = true,
        alignment = BmbParameter.BurstAlignement.BYTE
      ))

      //read only
      val sD = addSlave(0x90000, BmbAccessCapabilities(
        addressWidth = 16,
        dataWidth = 32,
        canRead = true,
        canWrite = false,
        alignment = BmbParameter.BurstAlignement.BYTE
      ))

      //Read only and write only mapped at the same address
      val sE = addSlave(0xA0000, BmbAccessCapabilities(
        addressWidth = 17,
        dataWidth = 32,
        canRead = false,
        canWrite = true,
        alignment = BmbParameter.BurstAlignement.BYTE
      ))

      val sE2 = addSlave(0xA0000, BmbAccessCapabilities(
        addressWidth = 17,
        dataWidth = 32,
        canRead = true,
        canWrite = false,
        alignment = BmbParameter.BurstAlignement.BYTE
      ))

      // down sizer
      val sF = addSlave(0xC0000, BmbAccessCapabilities(
        addressWidth = 17,
        dataWidth = 16,
        canRead = true,
        canWrite = true,
        alignment = BmbParameter.BurstAlignement.LENGTH
      ))

      def fullAccess(bus: Handle[Bmb]) = {
        println("fullAccess")
        interconnect.slaves.keys.foreach(s => interconnect.addConnection(bus, s))
        println("fullAccess done")
      }

      fullAccess(mA.busHandle)
      fullAccess(mB.busHandle)
      fullAccess(mC.busHandle)
      fullAccess(mD.busHandle)
      println("DONE")
    })
  }
}

class NameingTester extends SpinalAnyFunSuite {
  import CheckTester._


  test("reflectionNaming") {
    val t = SpinalVhdl(new Component{
      val a = new Area{
        val aa = Bool()
        val bb = new Area{
          val aaa = Bool()
          val bbb = Vec(Bool(),4)
          val ccc = Vec(new Bundle{
            val aaaa = Bool()
            val bbbb = Vec(Bool(),8)
            val cccc = Vec( Vec( Vec(Bool(),8),8),8)
            val dddd = List.fill(4)(Bool)
            val eeee = List.fill(4)(List.fill(4)(Bool))
          },4)
        }
      }
      val b = Bool()
    }).toplevel

    assert(t.b.getName() == "b")
    assert(t.a.aa.getName() == "a_aa")
    assert(t.a.bb.aaa.getName() == "a_bb_aaa")
    assert(t.a.bb.bbb(2).getName() == "a_bb_bbb_2")
    assert(t.a.bb.ccc(3).aaaa.getName() == "a_bb_ccc_3_aaaa")
    assert(t.a.bb.ccc(3).bbbb(6).getName() == "a_bb_ccc_3_bbbb_6")
    assert(t.a.bb.ccc(3).cccc(6)(5)(4).getName() == "a_bb_ccc_3_cccc_6_5_4")
    assert(t.a.bb.ccc(3).dddd(3).getName() == "a_bb_ccc_3_dddd_3")
    assert(t.a.bb.ccc(3).eeee(3)(2).getName() == "a_bb_ccc_3_eeee_3_2")
  }
}



