library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all; 

entity divisor is 
	port (
		A : in std_logic_vector(5 downto 0); -- A(4,2) => son 6 bits
		B : in std_logic_vector(5 downto 0); -- B(3,3) => son 6 bits
		C: out std_logic_vector(9 downto 0) -- C(7,3) => son 10 bits y cubro peor caso
	);
end divisor; 