// -----------------------------------------------------------------------------
// $Id: mecccap_lr0_pen_fcc2_regif.h,v 1.3 2019/03/05 04:30:08 synguyen Exp $
//
// Copyright(c) 2017 Renesas Electronics Corporation
// Copyright(c) 2017 Renesas Design Vietnam Co., Ltd.
// RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// This program must be used solely for the purpose for which
// it was furnished by Renesas Electronics Corporation. No part of this
// program may be reproduced or disclosed to others, in any
// form, without the prior written permission of Renesas Electronics
// Corporation.
// -----------------------------------------------------------------------------
// This file is generated by Register I/F generator
//    gen_regif.py 1.9 2013/12/04 09:51:36 sontran
//    gen_regif_class.py 1.60 2014/10/24 09:42:15 ducduong
//    regif_h.skl 1.30 2014/10/13 03:14:25 sontran
//
// Input file : mecccap_lr0_pen_fcc2_regif.txt
////////////////////////////////////////////////////////////////////////////////
// %MODULE mecccap_lr0_pen_fcc2
//     #              name     offset_size
//     %%REG_INSTANCE reg_def  8 
// 
// %REG_CHANNEL reg_def                                                       
//     %%TITLE    name                           reg_name                     wsize   rsize      length offset  factor_start    factor_end  factor_index    factor_step access   init   support  callback
//     %%REG      LR0_ERRINT                     LR0_ERRINT                   8|16|32 8|16|32      32     0x00    -               -           -               -           R/W      0x0     TRUE     -
//     %%REG      LR0_SSTCLR                     LR0_SSTCLR                   8|16|32 8|16|32      32     0x10    -               -           -               -           W        0x0     TRUE     W
//     %%REG      LR0_DSTCLR                     LR0_DSTCLR                   8|16|32 8|16|32      32     0x14    -               -           -               -           W        0x0     TRUE     -
//     %%REG      LR0_OVFCLR                     LR0_OVFCLR                   8|16|32 8|16|32      32     0x18    -               -           -               -           W        0x0     TRUE     -
//     %%REG      LR0_SERSTR                     LR0_SERSTR                   -       8|16|32      32     0x20    -               -           -               -           R        0x0     TRUE     -
//     %%REG      LR0_DERSTR                     LR0_DERSTR                   8|16|32 8|16|32      32     0x24    -               -           -               -           R        0x0     TRUE     -
//     %%REG      LR0_OVFSTR                     LR0_OVFSTR                   8|16|32 8|16|32      32     0x28    -               -           -               -           R        0x0     TRUE     -
//     %%REG      LR0_SERINF                     LR0_SERINF                   8|16|32 8|16|32      32     0x30    -               -           -               -           R        0x0     TRUE     -
//     %%REG      LR0_ERMSA0                     LR0_ERMSA0                        32 8|16|32      32     0x60    -               -           -               -           R/W      0x0     TRUE     -
//     %%REG      LR0_ERMEA0                     LR0_ERMEA0                        32 8|16|32      32     0x64    -               -           -               -           R/W      0x0     TRUE     -
//     %%REG      LR0_ERMSA1                     LR0_ERMSA1                        32 8|16|32      32     0x68    -               -           -               -           R/W      0x0     TRUE     -
//     %%REG      LR0_ERMEA1                     LR0_ERMEA1                        32 8|16|32      32     0x6C    -               -           -               -           R/W      0x0     TRUE     -
//     %%REG      LR0_nSEADR                     LR0_nSEADR                   -       8|16|32      32     0x70    0               31          -               4           R        0x0     TRUE     -
//     %%REG      LR0_00DEADR                    LR0_00DEADR                  -       8|16|32      32     0xF0    -               -           -               -           R        0x0     TRUE     -
//     
// %REG_NAME LR0_ERRINT                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    SEOVFIE            7        7      1       R|W     TRUE        -
//     %%BIT    AFEIE              3        3      1       R|W     TRUE        -
//     %%BIT    DEDIE              1        1      1       R|W     TRUE        -
//     %%BIT    SEDIE              0        0      1       R|W     TRUE        -
// 
// %REG_NAME LR0_DSTCLR                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    DSTCLR00           0        0      0       W       TRUE        W
// 
// %REG_NAME LR0_OVFCLR                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    SERROVFCLR1        1        1      0       W       TRUE        -
//     %%BIT    SERROVFCLR0        0        0      0       W       TRUE        W
// 
// %REG_NAME LR0_DERSTR                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    AFEF00             3        3      0       R       TRUE        -
//     %%BIT    DEDF00             1        1      0       R       TRUE        -
// 
// %REG_NAME LR0_OVFSTR                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    SERROVF1           1        1      0       R       TRUE        -
//     %%BIT    SERROVF0           0        0      0       R       TRUE        -
// 
// %REG_NAME LR0_SERINF                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    SEDLINF            4        0      0       R       TRUE        -
// 
// %REG_NAME LR0_ERMSA0                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    ERMSA              26       12     0       R|W     TRUE        W
//     %%BIT    EN                 0        0      0       R|W     TRUE        -
// 
// %REG_NAME LR0_ERMEA0                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    ERMEA              26       12     0       R|W     TRUE        W
// 
// %REG_NAME LR0_ERMSA1                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    ERMSA              26       12     0       R|W     TRUE        W
//     %%BIT    EN                 0        0      0       R|W     TRUE        -
// 
// %REG_NAME LR0_ERMEA1                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    ERMEA              26       12     0       R|W     TRUE        W
// 
// %REG_NAME LR0_nSEADR                                                           
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    SEDL               31       27     0       R       TRUE        -
//     %%BIT    SEADR0             26       2      0       R       TRUE        -
// 
// %REG_NAME LR0_00DEADR                                                          
//     %%TITLE  name               upper   lower   init    access  support     callback
//     %%BIT    DEDL               31       27     0       R       TRUE        -
//     %%BIT    DEADR0             26       2      0       R       TRUE        -
////////////////////////////////////////////////////////////////////////////////
/// @file mecccap_lr0_pen_fcc2_regif.h
/// @brief Register IF class of model MECCCAP_LR0_PEN
/// $Id: mecccap_lr0_pen_fcc2_regif.h,v 1.3 2019/03/05 04:30:08 synguyen Exp $
/// $Date: 2019/03/05 04:30:08 $
/// $Revison$
/// $Author: synguyen $
////////////////////////////////////////////////////////////////////////////////
#ifndef __MECCCAP_LR0_PEN_REGIF_H__
#define __MECCCAP_LR0_PEN_REGIF_H__
#include <string>
#include <map>
#include <list>
#include <cstdarg>
#include <cerrno>
#include <iomanip>
#include <sstream>
#ifdef REGIF_NOT_USE_SYSTEMC
#include <cassert>
#else
#include "systemc.h"
#endif
#include "re_register.h"
#ifdef CWR_SYSTEMC
#include "scml.h"
#endif

/// Register IF class of MECCCAP_LR0_PEN model
class Cmecccap_lr0_pen_fcc2_regif
: public vpcl::reg_super
{
protected:
    typedef const unsigned int cuint;
    typedef unsigned int uint;

    enum eRegGroup {
        emNum_of_gr
    }; ///< Enumeration for register group index
    enum eRegIndex {
        emNUM_LR0_nSEADR  = 32
    }; ///< Enumeration for register factor index

    struct RegCBstr {
        uint channel;
        bool is_wr;
        uint size;
        uint pre_data;
        uint data;
        RegCBstr (uint channel, bool is_wr, uint size, uint pre_data, uint data)
        {
            this-> channel = channel;
            this-> is_wr   = is_wr;
            this-> size    = size;
            this-> pre_data= pre_data;
            this-> data    = data;
        }
    };
    struct SRegList {
        vpcl::re_register *my_p;
        SRegList *prev;
        uint channel;
        uint length;
        std::string wacc_size;
        std::string racc_size;
        bool block;
        SRegList( vpcl::re_register *_my_p, SRegList *_prev, uint _channel, uint _length, std::string _wacc_size, std::string _racc_size, bool _block = false) {
            this->my_p = NULL;
            if (_my_p != NULL) {
                this->my_p = _my_p;
            }
            this->prev = NULL;
            if (_prev != NULL) {
                this->prev = _prev;
            }
            this->channel = _channel;
            this->length  = _length;
            this->wacc_size = _wacc_size;
            this->racc_size = _racc_size;
            this->block = _block;
        }
    } *mRegList, *mCurReg, **mRegArray;

    uint *mRegMap;
    uint mTotalRegNum;

public:
    Cmecccap_lr0_pen_fcc2_regif(std::string name, uint buswidth);
    ~Cmecccap_lr0_pen_fcc2_regif();

protected:
    vpcl::re_register *LR0_ERRINT ;
    vpcl::re_register *LR0_SSTCLR ;
    vpcl::re_register *LR0_DSTCLR ;
    vpcl::re_register *LR0_OVFCLR ;
    vpcl::re_register *LR0_SERSTR ;
    vpcl::re_register *LR0_DERSTR ;
    vpcl::re_register *LR0_OVFSTR ;
    vpcl::re_register *LR0_SERINF ;
    vpcl::re_register *LR0_ERMSA0 ;
    vpcl::re_register *LR0_ERMEA0 ;
    vpcl::re_register *LR0_ERMSA1 ;
    vpcl::re_register *LR0_ERMEA1 ;
    vpcl::re_register *LR0_nSEADR [32];
    vpcl::re_register *LR0_00DEADR;

    #ifdef CWR_SYSTEMC
    scml2::memory<uint> cwmem;
    scml2::reg<uint> *CW_LR0_ERRINT ;
    scml2::reg<uint> *CW_LR0_SSTCLR ;
    scml2::reg<uint> *CW_LR0_DSTCLR ;
    scml2::reg<uint> *CW_LR0_OVFCLR ;
    scml2::reg<uint> *CW_LR0_SERSTR ;
    scml2::reg<uint> *CW_LR0_DERSTR ;
    scml2::reg<uint> *CW_LR0_OVFSTR ;
    scml2::reg<uint> *CW_LR0_SERINF ;
    scml2::reg<uint> *CW_LR0_ERMSA0 ;
    scml2::reg<uint> *CW_LR0_ERMEA0 ;
    scml2::reg<uint> *CW_LR0_ERMSA1 ;
    scml2::reg<uint> *CW_LR0_ERMEA1 ;
    scml2::reg<uint> *CW_LR0_nSEADR [32];
    scml2::reg<uint> *CW_LR0_00DEADR;
    #endif

    uint LR0_ERRINT_SEOVFIE;
    uint LR0_ERRINT_AFEIE;
    uint LR0_ERRINT_DEDIE;
    uint LR0_ERRINT_SEDIE;
    uint LR0_SSTCLR_LR0_SSTCLR;
    uint LR0_DSTCLR_DSTCLR00;
    uint LR0_OVFCLR_SERROVFCLR1;
    uint LR0_OVFCLR_SERROVFCLR0;
    uint LR0_SERSTR_LR0_SERSTR;
    uint LR0_DERSTR_AFEF00;
    uint LR0_DERSTR_DEDF00;
    uint LR0_OVFSTR_SERROVF1;
    uint LR0_OVFSTR_SERROVF0;
    uint LR0_SERINF_SEDLINF;
    uint LR0_ERMSA0_ERMSA;
    uint LR0_ERMSA0_EN ;
    uint LR0_ERMEA0_ERMEA;
    uint LR0_ERMSA1_ERMSA;
    uint LR0_ERMSA1_EN ;
    uint LR0_ERMEA1_ERMEA;
    uint LR0_nSEADR_SEDL[32];
    uint LR0_nSEADR_SEADR0[32];
    uint LR0_00DEADR_DEDL;
    uint LR0_00DEADR_DEADR0;

    void EnableReset(const bool is_active);
    uint bit_select(cuint val, cuint start, cuint end);
    bool reg_wr(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd(cuint addr, unsigned char *p_data, cuint size);
    bool reg_wr_dbg(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd_dbg(cuint addr, unsigned char *p_data, cuint size);
    std::string reg_handle_command(const std::vector<std::string>& args);
    int get_reg_index(cuint addr);
    vpcl::re_register *first_reg_object();
    vpcl::re_register *next_reg_object();

    void wr_cb(cuint addr, uint data);
    uint rd_cb(cuint addr);

    virtual void cb_LR0_SSTCLR_LR0_SSTCLR(RegCBstr str) = 0;
    virtual void cb_LR0_DSTCLR_DSTCLR00(RegCBstr str) = 0;
    virtual void cb_LR0_OVFCLR_SERROVFCLR0(RegCBstr str) = 0;
    virtual void cb_LR0_ERMSA0_ERMSA(RegCBstr str) = 0;
    virtual void cb_LR0_ERMEA0_ERMEA(RegCBstr str) = 0;
    virtual void cb_LR0_ERMSA1_ERMSA(RegCBstr str) = 0;
    virtual void cb_LR0_ERMEA1_ERMEA(RegCBstr str) = 0;

    void set_instance_name(std::string InstName);

    uint mBusByteWidth;
    uint mBusWidth;
    bool mIsReset;
    bool mDumpRegisterRW;
    std::map<std::string, bool> mMessageLevel;
    std::map<std::string, std::map<std::string, void (Cmecccap_lr0_pen_fcc2_regif::*) (RegCBstr)> > mWrCbAPI;
    std::map<std::string, std::map<std::string, void (Cmecccap_lr0_pen_fcc2_regif::*) (RegCBstr)> > mRdCbAPI;
    std::string mFileName;
    std::string mInstName;
    int mLineNum;

    bool reg_wr_process(cuint addr, const unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_rd_process(cuint addr, unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_wr_func(cuint addr, const unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    bool reg_rd_func(cuint addr, unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    void _re_printf(const std::string msg_level, const char *format, ...);
    void get_fileline(std::string filename, int line_number);
    void CommandInit();
    bool ChkSize(std::string expect_size, cuint detect_size, cuint addr);
    std::vector<std::string> Str2Vec(std::string str, const char sep);
    std::string Num2HexStr(cuint num, cuint num_length, bool space_strip);
    void DumpRegMsg(const std::string operation, const std::string RegName, const std::string BitName, cuint size, cuint addr, cuint wr_data, cuint pre_data, cuint data, cuint reg_length);
    std::string AccessRegCommand(const std::vector<std::string>& args, vpcl::re_register *Register, bool &BlockReg);
    void InitLocalVal();
    void UpdateLocalVal(cuint addr);
    void UpdateRegVal(cuint addr);

    #ifdef CWR_SYSTEMC
    uint cw_rd_cb(tlm::tlm_generic_payload& trans, int tag);
    uint cw_wr_cb(tlm::tlm_generic_payload& trans, int tag);
    void cw_instantiate_reg(scml2::reg<uint> * reg, std::string reg_name, int offset);
    #endif
};
#endif //__MECCCAP_LR0_PEN_REG_DEF_H__
