
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mbwhiteh/Downloads/vga_tutorial_students/vga_controller_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mbwhiteh/ENSC452-Daniel/CustomIP_test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mbwhiteh/Desktop/dma_ex_fft/lib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mbwhiteh/Desktop/sources/zedboard/adventures_with_ip_integrator/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:zed_audio_ctrl:1.0'. The one found in IP location 'c:/Users/mbwhiteh/Desktop/sources/zedboard/adventures_with_ip_integrator/ip' will take precedence over the same IP in location c:/Users/mbwhiteh/Desktop/sources/zedboard/adventures_with_ip_integrator/ip/zed_audio_ctrl
ERROR: [Project 1-682] Sub-design 'design_1.bd' is not generated for Synthesis target. Please open this sub-design and generate with synth_checkpoint_mode as 'Singular' in original project before adding it to current project.
CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/mbwhiteh/ENSC452-Daniel/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd' cannot be added to the fileset 'sources_1'.
ERROR: [Common 17-39] 'add_files' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 14:36:30 2023...
