<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="MXO2_test" device="LCMXO2-4000HC-4MG132C" default_implementation="MXO2_test">
    <Options/>
    <Implementation title="MXO2_test" dir="MXO2_test" description="MXO2_test" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top"/>
        <Source name="top.v" type="Verilog" type_short="Verilog">
            <Options top_module="top"/>
        </Source>
        <Source name="my_pll.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="clk_div.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="I2C_SLAVE.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="MXO2_test.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="MXO2_test/MXO2_test.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="MXO2_test1.sty"/>
</BaliProject>
