

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Fri Jan 14 19:05:40 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      169|      249| 1.690 us | 2.490 us |  169|  249|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_S  |      168|      248| 59 ~ 121 |          -|          -|     3|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_5 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3"   --->   Operation 4 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 5 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r"   --->   Operation 6 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%co_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %co_2"   --->   Operation 7 'read' 'co_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ko_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %ko_1"   --->   Operation 8 'read' 'ko_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read15 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 9 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_7 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read"   --->   Operation 10 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_data_V_5"   --->   Operation 11 'read' 'tmp_data_V_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = trunc i32 %r_read"   --->   Operation 12 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%s = phi i32, void %newFuncRoot, i32 %s_1, void %.split"   --->   Operation 14 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln301 = icmp_eq  i32 %s, i32 %tmp_data_V_5_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 15 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln301 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i32 %s, i32 %tmp_data_V_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 16 'specdataflowpipeline' 'specdataflowpipeline_ln301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%s_1 = add i32 %s, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 17 'add' 's_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %icmp_ln301, void %.split, void %.exitStub" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 18 'br' 'br_ln301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln321 = call void @dataflow_in_loop_LOOP_S, i11 %p_read_7, i11 %p_read15, i9 %ko_1_read, i10 %co_2_read, i11 %empty, i32 %s, i32 %p_read_6, i10 %p_read_5, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l1_3, i32 %output_l1_2, i32 %output_l1_1, i32 %output_l1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321]   --->   Operation 19 'call' 'call_ln321' <Predicate = (!icmp_ln301)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln301)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln301 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln301' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 22 'specloopname' 'specloopname_ln301' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln321 = call void @dataflow_in_loop_LOOP_S, i11 %p_read_7, i11 %p_read15, i9 %ko_1_read, i10 %co_2_read, i11 %empty, i32 %s, i32 %p_read_6, i10 %p_read_5, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l1_3, i32 %output_l1_2, i32 %output_l1_1, i32 %output_l1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321]   --->   Operation 23 'call' 'call_ln321' <Predicate = (!icmp_ln301)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln301 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 24 'br' 'br_ln301' <Predicate = (!icmp_ln301)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('s') with incoming values : ('s', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [35]  (0.603 ns)

 <State 2>: 0.981ns
The critical path consists of the following:
	'phi' operation ('s') with incoming values : ('s', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [35]  (0 ns)
	'add' operation ('s', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [38]  (0.88 ns)
	blocking operation 0.101 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
