Analysis & Synthesis report for ProjectMid
Tue Apr 08 02:14:35 2014
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Apr 08 02:14:35 2014       ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; ProjectMid                              ;
; Top-level Entity Name              ; ProjectMid                              ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; N/A until Partition Merge               ;
;     Total combinational functions  ; N/A until Partition Merge               ;
;     Dedicated logic registers      ; N/A until Partition Merge               ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C20F484C7       ;                    ;
; Top-level entity name                                          ; ProjectMid         ; ProjectMid         ;
; Family name                                                    ; Cyclone II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; On                 ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; On                 ; On                 ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Apr 08 02:14:32 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectMid -c ProjectMid
Info: Found 1 design units, including 1 entities, in source file 2to1_16mux.tdf
    Info: Found entity 1: 2to1_16mux
Info: Found 1 design units, including 1 entities, in source file 3to1_16mux.tdf
    Info: Found entity 1: 3to1_16mux
Info: Found 1 design units, including 1 entities, in source file 4bitfulladder.bdf
    Info: Found entity 1: 4bitfulladder
Info: Found 1 design units, including 1 entities, in source file 16bitfulladder.bdf
    Info: Found entity 1: 16bitfulladder
Info: Found 1 design units, including 1 entities, in source file 16bitmux4to1.tdf
    Info: Found entity 1: 16bitMux4to1
Info: Found 2 design units, including 1 entities, in source file Adder.vhd
    Info: Found design unit 1: adder-SYN
    Info: Found entity 1: Adder
Info: Found 1 design units, including 1 entities, in source file alu.bdf
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file and16.vhd
    Info: Found design unit 1: and16-behavior
    Info: Found entity 1: and16
Info: Found 2 design units, including 1 entities, in source file anotherconstant1.vhd
    Info: Found design unit 1: anotherconstant1-SYN
    Info: Found entity 1: anotherconstant1
Info: Found 1 design units, including 1 entities, in source file block1.bdf
    Info: Found entity 1: block1
Info: Found 2 design units, including 1 entities, in source file Const.vhd
    Info: Found design unit 1: const-SYN
    Info: Found entity 1: Const
Info: Found 1 design units, including 1 entities, in source file const1.tdf
    Info: Found entity 1: const1
Info: Found 1 design units, including 1 entities, in source file constantzero.tdf
    Info: Found entity 1: ConstantZero
Info: Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info: Found design unit 1: controlUnit-behavior
    Info: Found entity 1: controlUnit
Info: Found 2 design units, including 1 entities, in source file decoder16.vhd
    Info: Found design unit 1: decoder16-behavior
    Info: Found entity 1: decoder16
Info: Found 2 design units, including 1 entities, in source file immediate.vhd
    Info: Found design unit 1: immediate-arch
    Info: Found entity 1: immediate
Info: Found 1 design units, including 1 entities, in source file InstructionAddressGenerator.bdf
    Info: Found entity 1: InstructionAddressGenerator
Info: Found 2 design units, including 1 entities, in source file MainMemory.vhd
    Info: Found design unit 1: mainmemory-SYN
    Info: Found entity 1: MainMemory
Info: Found 1 design units, including 1 entities, in source file MemoryInterface.bdf
    Info: Found entity 1: MemoryInterface
Info: Found 2 design units, including 1 entities, in source file mux16.vhd
    Info: Found design unit 1: mux16-behavior
    Info: Found entity 1: mux16
Info: Found 2 design units, including 1 entities, in source file MuxINC.vhd
    Info: Found design unit 1: muxinc-SYN
    Info: Found entity 1: MuxINC
Info: Found 2 design units, including 1 entities, in source file MuxPC.vhd
    Info: Found design unit 1: muxpc-SYN
    Info: Found entity 1: MuxPC
Info: Found 1 design units, including 1 entities, in source file newmux.tdf
    Info: Found entity 1: newmux
Info: Found 2 design units, including 1 entities, in source file not16.vhd
    Info: Found design unit 1: not16-behavior
    Info: Found entity 1: not16
Info: Found 2 design units, including 1 entities, in source file or16.vhd
    Info: Found design unit 1: or16-behavior
    Info: Found entity 1: or16
Info: Found 2 design units, including 1 entities, in source file PC.vhd
    Info: Found design unit 1: pc-SYN
    Info: Found entity 1: PC
Info: Found 2 design units, including 1 entities, in source file PC_Temp.vhd
    Info: Found design unit 1: pc_temp-SYN
    Info: Found entity 1: PC_Temp
Info: Found 2 design units, including 1 entities, in source file reg4.vhd
    Info: Found design unit 1: Reg4-behavior
    Info: Found entity 1: Reg4
Info: Found 2 design units, including 1 entities, in source file reg16.vhd
    Info: Found design unit 1: reg16-behavior
    Info: Found entity 1: reg16
Info: Found 2 design units, including 1 entities, in source file reg16NoEnable.vhd
    Info: Found design unit 1: reg16NoEnable-behavior
    Info: Found entity 1: reg16NoEnable
Info: Found 2 design units, including 1 entities, in source file reg24.vhd
    Info: Found design unit 1: Reg24-behavior
    Info: Found entity 1: Reg24
Info: Found 2 design units, including 1 entities, in source file xor16.vhd
    Info: Found design unit 1: xor16-behavior
    Info: Found entity 1: xor16
Info: Found 2 design units, including 1 entities, in source file zeroconstant16bitswide.vhd
    Info: Found design unit 1: zeroconstant16bitswide-SYN
    Info: Found entity 1: zeroconstant16bitswide
Info: Found 1 design units, including 1 entities, in source file ProjectMid.bdf
    Info: Found entity 1: ProjectMid
Info: Found 1 design units, including 1 entities, in source file registersnewtype.bdf
    Info: Found entity 1: registersnewtype
Info: Found 1 design units, including 1 entities, in source file registers.bdf
    Info: Found entity 1: registers
Info: Found 1 design units, including 1 entities, in source file InstructionAdressGenerator.bdf
    Info: Found entity 1: InstructionAdressGenerator
Info: Elaborating entity "ProjectMid" for the top level hierarchy
Error: Width mismatch in port "data2x[3..0]" of instance "inst4" and type CMUX -- source is ""LINK_AKA_REG15[15..0]" (ID registersnewtype:inst7)"
Error: Can't elaborate top-level user hierarchy
Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings
    Error: Peak virtual memory: 224 megabytes
    Error: Processing ended: Tue Apr 08 02:14:36 2014
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:02


