

================================================================
== Vitis HLS Report for 'vinc2'
================================================================
* Date:           Tue May  7 17:59:47 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vinc2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4244|     4244|  14.145 us|  14.145 us|  4173|  4173|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |                             |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |           Instance          |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |call_ln91_entry_proc_fu_124  |entry_proc    |        0|        0|       0 ns|       0 ns|     0|     0|       no|
        |grp_load_input_fu_131        |load_input    |     4172|     4172|  13.905 us|  13.905 us|  4172|  4172|       no|
        |grp_compute_inc_fu_142       |compute_inc   |     4103|     4103|  13.675 us|  13.675 us|  4103|  4103|       no|
        |grp_store_result_fu_152      |store_result  |     4170|     4170|  13.899 us|  13.899 us|  4170|  4170|       no|
        +-----------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 8 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 9 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 10 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%size_c9 = alloca i64 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 11 'alloca' 'size_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%size_c = alloca i64 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 12 'alloca' 'size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_r_c = alloca i64 1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 13 'alloca' 'out_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%call_ln91 = call void @entry_proc, i64 %out_r_read, i64 %out_r_c" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 14 'call' 'call_ln91' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 15 [2/2] (2.43ns)   --->   "%call_ln93 = call void @load_input, i32 %gmem0, i64 %in1_read, i32 %size_read, i32 %size_c9, i32 %in_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:93]   --->   Operation 15 'call' 'call_ln93' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln93 = call void @load_input, i32 %gmem0, i64 %in1_read, i32 %size_read, i32 %size_c9, i32 %in_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:93]   --->   Operation 16 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln94 = call void @compute_inc, i32 %size_c9, i32 %size_c, i32 %in_stream, i32 %out_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:94]   --->   Operation 17 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln94 = call void @compute_inc, i32 %size_c9, i32 %size_c, i32 %in_stream, i32 %out_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:94]   --->   Operation 18 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln95 = call void @store_result, i32 %gmem0, i64 %out_r_c, i32 %size_c, i32 %out_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:95]   --->   Operation 19 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @size_c9_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %size_c9, i32 %size_c9" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 20 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln91 = specinterface void @_ssdm_op_SpecInterface, i32 %size_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 21 'specinterface' 'specinterface_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %size_c, i32 %size_c" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 22 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln91 = specinterface void @_ssdm_op_SpecInterface, i32 %size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 23 'specinterface' 'specinterface_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @out_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_r_c, i64 %out_r_c" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 24 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln91 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 25 'specinterface' 'specinterface_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln91 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_10" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:91]   --->   Operation 26 'specdataflowpipeline' 'specdataflowpipeline_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @in_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %in_stream, i32 %in_stream"   --->   Operation 27 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %out_stream, i32 %out_stream"   --->   Operation 28 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln84 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:84]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln84 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:84]   --->   Operation 30 'specinterface' 'specinterface_ln84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_1, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_2, void @empty_11, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_13, void @empty, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_8, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_8, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_13, void @empty_6, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_8, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_8, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_13, void @empty_7, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_13, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln95 = call void @store_result, i32 %gmem0, i64 %out_r_c, i32 %size_c, i32 %out_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:95]   --->   Operation 43 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln96 = ret" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc2/vinc2.cpp:96]   --->   Operation 44 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_stream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ out_stream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read                 (read                ) [ 00110000]
out_r_read                (read                ) [ 00000000]
in1_read                  (read                ) [ 00110000]
size_c9                   (alloca              ) [ 00111111]
size_c                    (alloca              ) [ 00111111]
out_r_c                   (alloca              ) [ 01111111]
call_ln91                 (call                ) [ 00000000]
call_ln93                 (call                ) [ 00000000]
call_ln94                 (call                ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln91        (specinterface       ) [ 00000000]
empty_24                  (specchannel         ) [ 00000000]
specinterface_ln91        (specinterface       ) [ 00000000]
empty_25                  (specchannel         ) [ 00000000]
specinterface_ln91        (specinterface       ) [ 00000000]
specdataflowpipeline_ln91 (specdataflowpipeline) [ 00000000]
empty_26                  (specchannel         ) [ 00000000]
empty_27                  (specchannel         ) [ 00000000]
spectopmodule_ln84        (spectopmodule       ) [ 00000000]
specinterface_ln84        (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
call_ln95                 (call                ) [ 00000000]
ret_ln96                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_inc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_result"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_c9_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_c_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="size_c9_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_c9/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="size_c_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_c/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_r_c_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_r_c/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="size_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_r_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in1_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="call_ln91_entry_proc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln91/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_load_input_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="64" slack="1"/>
<pin id="135" dir="0" index="3" bw="32" slack="1"/>
<pin id="136" dir="0" index="4" bw="32" slack="1"/>
<pin id="137" dir="0" index="5" bw="32" slack="0"/>
<pin id="138" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln93/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_compute_inc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="3"/>
<pin id="145" dir="0" index="2" bw="32" slack="3"/>
<pin id="146" dir="0" index="3" bw="32" slack="0"/>
<pin id="147" dir="0" index="4" bw="32" slack="0"/>
<pin id="148" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_store_result_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="5"/>
<pin id="156" dir="0" index="3" bw="32" slack="5"/>
<pin id="157" dir="0" index="4" bw="32" slack="0"/>
<pin id="158" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/6 "/>
</bind>
</comp>

<comp id="162" class="1005" name="size_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="167" class="1005" name="in1_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="172" class="1005" name="size_c9_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_c9 "/>
</bind>
</comp>

<comp id="178" class="1005" name="size_c_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="3"/>
<pin id="180" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size_c "/>
</bind>
</comp>

<comp id="184" class="1005" name="out_r_c_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_r_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="112" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="131" pin=5"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="165"><net_src comp="106" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="131" pin=3"/></net>

<net id="170"><net_src comp="118" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="175"><net_src comp="94" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="181"><net_src comp="98" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="187"><net_src comp="102" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {6 7 }
	Port: in_stream | {2 3 }
	Port: out_stream | {4 5 }
 - Input state : 
	Port: vinc2 : gmem0 | {2 3 }
	Port: vinc2 : in1 | {1 }
	Port: vinc2 : out_r | {1 }
	Port: vinc2 : size | {1 }
	Port: vinc2 : in_stream | {4 5 }
	Port: vinc2 : out_stream | {6 7 }
  - Chain level:
	State 1
		call_ln91 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          | call_ln91_entry_proc_fu_124 |    0    |    0    |    0    |
|   call   |    grp_load_input_fu_131    |  0.774  |   317   |   165   |
|          |    grp_compute_inc_fu_142   |    0    |   128   |   155   |
|          |   grp_store_result_fu_152   |  0.774  |   317   |   156   |
|----------|-----------------------------|---------|---------|---------|
|          |    size_read_read_fu_106    |    0    |    0    |    0    |
|   read   |    out_r_read_read_fu_112   |    0    |    0    |    0    |
|          |     in1_read_read_fu_118    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |  1.548  |   762   |   476   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| in1_read_reg_167|   64   |
| out_r_c_reg_184 |   64   |
| size_c9_reg_172 |   32   |
|  size_c_reg_178 |   32   |
|size_read_reg_162|   32   |
+-----------------+--------+
|      Total      |   224  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   762  |   476  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   224  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   986  |   476  |
+-----------+--------+--------+--------+
