Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:54:56 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 tm3_vidin_href
                            (input port)
  Destination:            vert_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.109ns  (logic 0.563ns (26.691%)  route 1.546ns (73.309%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK10                                              0.000     0.000 f  tm3_vidin_href
                         net (fo=0)                   0.000     0.000    tm3_vidin_href_IBUF_inst/I
    AK10                 INBUF (Prop_INBUF_PAD_O)     0.529     0.529 f  tm3_vidin_href_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_vidin_href_IBUF_inst/OUT
    AK10                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 f  tm3_vidin_href_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, estimated)       1.305     1.834    tm3_vidin_href_IBUF
    SLICE_X48Y31         LUT6 (Prop_LUT6_I5_O)        0.034     1.868 r  vert[7]_i_1/O
                         net (fo=8, unplaced)         0.241     2.109    vert0
    SLICE_X49Y31         FDRE                                         r  vert_reg[0]/CE
  -------------------------------------------------------------------    -------------------




