0.7
2020.2
Nov 18 2020
09:47:47
H:/FPGA/souce/19_fifo/project_1.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1688968797,verilog,,H:/FPGA/souce/19_fifo/project_1.srcs/sim_1/new/dc_fifo_tb.v,,fifo_generator_0,,,,,,,,
H:/FPGA/souce/19_fifo/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
H:/FPGA/souce/19_fifo/project_1.srcs/sim_1/new/dc_fifo_tb.v,1688969277,verilog,,,,dc_fifo_tb,,,,,,,,
