# DIFFTESTä½¿ç”¨è¯´æ˜

## ç›®å½•

- [3.1 DPICæ¥å£è¯´æ˜](#31-DPICæ¥å£è¯´æ˜)

> ğŸ“Œä»…æ”¯æŒå•æ ¸ï¼Œé‚£æˆ‘æ¯•è®¾è¿˜è¦ä¸è¦åšåŒæ ¸

LAæ‰€ä½¿ç”¨çš„DIFFTESTæ¡†æ¶æ˜¯åŸºäºâ€œä¸€ç”Ÿä¸€èŠ¯â€æä¾›çš„oscpuå¼€å‘æ¡†æ¶ä¿®æ”¹å¾—åˆ°çš„

DIFFTESTçš„æ¯”å¯¹å¯¹è±¡æ˜¯ä¸¤ä¸ªæ ¸ï¼Œä¸€ä¸ªæ˜¯ç”¨æˆ·è®¾è®¡çš„æ ¸ï¼Œä¸€ä¸ªæ˜¯å‚è€ƒæ ¸ã€‚ æ¯”å¯¹åŸç†æ˜¯è®¾è®¡æ ¸åœ¨æ¯æäº¤ä¸€æ¡æŒ‡ä»¤çš„åŒæ—¶ä½¿å‚è€ƒæ ¸æ‰§è¡Œç›¸åŒçš„æŒ‡ä»¤ï¼Œä¹‹åæ¯”å¯¹æ‰€æœ‰çš„é€šç”¨å¯„å­˜å™¨å’ŒCSR[^æ³¨é‡Š1]å¯„å­˜å™¨çš„å€¼ï¼Œå¦‚æœå®Œå…¨ç›¸åŒåˆ™è®¤ä¸ºè®¾è®¡æ ¸æ‰§è¡Œæ­£ç¡®ã€‚ åŒæ—¶ï¼Œ DIFFTESTæ¯”å¯¹æœºåˆ¶ä¹Ÿå®ç°äº†å¯¹äºstoreæŒ‡ä»¤çš„æ¯”å¯¹ï¼Œä¸€æ—¦storeæŒ‡ä»¤ä¸­çš„ç‰©ç†åœ°å€å’Œå­˜å‚¨æ•°æ®ä¸å‚è€ƒæ ¸ä¸åŒï¼Œä¹Ÿä¼šç«‹å³æš‚åœä»¿çœŸï¼Œä»¥æ­¤æ¥å°½æ—©å®šä½é”™è¯¯

æœ¬é¡¹ç›®DIFFTESTæ‰€ä½¿ç”¨çš„å‚è€ƒæ ¸æ˜¯ç»è¿‡ç§»æ¤åçš„`la32r-nemu`[^æ³¨é‡Š2]ï¼Œåªéœ€è¦ä½¿ç”¨åŠ¨æ€é“¾æ¥æ–‡ä»¶(`toolchains/nemu/la32r-nemu-interpreter-so`)å³å¯è¿›è¡Œdifftest

## 3.1 DPICæ¥å£è¯´æ˜

> DPICç®€ä»‹
>
> [ SV DPI-Cæ¥å£å­¦ä¹ å¿ƒå¾— 1ã€æ˜¯ä»€ä¹ˆï¼Ÿï¼Ÿ DPI(Direct Programming Interface)ï¼Œå…¨ç§°ç›´æ¥ç¼–ç¨‹æ¥å£ï¼Œæ˜¯SVä¸å…¶å®ƒè¯­è¨€(C/C++)äº¤äº’çš„æ¥å£ï¼ŒåŸºæœ¬ä¸Šæ˜¯å”¯ä¸€æ¥å£äº†ã€‚ 2ã€ä¸ºä»€ä¹ˆï¼Ÿï¼Ÿ è¯´å®Œæ˜¯ä»€ä¹ˆï¼Œé‚£ä¹ˆæˆ‘ä»¬å¯ä»¥è€ƒè™‘ä¸€ä¸‹äº†ï¼Œä¸ºä»€ä¹ˆéœ€è¦è¿™ä¸ªæ¥å£å‘¢ï¼Ÿæˆ–è€…â€¦ https://zhuanlan.zhihu.com/p/258390406](https://zhuanlan.zhihu.com/p/258390406 " SV DPI-Cæ¥å£å­¦ä¹ å¿ƒå¾— 1ã€æ˜¯ä»€ä¹ˆï¼Ÿï¼Ÿ DPI(Direct Programming Interface)ï¼Œå…¨ç§°ç›´æ¥ç¼–ç¨‹æ¥å£ï¼Œæ˜¯SVä¸å…¶å®ƒè¯­è¨€(C/C++)äº¤äº’çš„æ¥å£ï¼ŒåŸºæœ¬ä¸Šæ˜¯å”¯ä¸€æ¥å£äº†ã€‚ 2ã€ä¸ºä»€ä¹ˆï¼Ÿï¼Ÿ è¯´å®Œæ˜¯ä»€ä¹ˆï¼Œé‚£ä¹ˆæˆ‘ä»¬å¯ä»¥è€ƒè™‘ä¸€ä¸‹äº†ï¼Œä¸ºä»€ä¹ˆéœ€è¦è¿™ä¸ªæ¥å£å‘¢ï¼Ÿæˆ–è€…â€¦ https://zhuanlan.zhihu.com/p/258390406")
>
> 1. DPIæ˜¯ä»€ä¹ˆ
>
>    DPIå…¨ç¨‹â€œDirect Programming Interfaceâ€ç›´æ¥ç¼–ç¨‹æ¥å£ï¼Œæ˜¯`SystemVerilog`å’Œå…¶ä»–è¯­è¨€ï¼ˆC/C++ï¼‰äº¤äº’çš„æ¥å£â€”â€”å¯ä»¥è¯´æ˜¯å”¯ä¸€æ¥å£
> 2. ä¸ºä»€ä¹ˆéœ€è¦è¿™ä¸ªæ¥å£
>    1. éªŒè¯å¤ç”¨çš„éœ€è¦ã€‚åœ¨æ¨¡å—çº§ã€å­ç³»ç»Ÿçº§çš„ä¸Šé¢çš„å±‚çº§çš„éªŒè¯å¤šä½¿ç”¨å¤§é‡çš„Cä»£ç ï¼›è€Œæ¨¡å—çº§ã€å­ç³»ç»Ÿçº§çš„éªŒè¯å¤šä½¿ç”¨SVã€‚ä¸ºäº†å®ç°æµ‹è¯•ç”¨ä¾‹ä»å­ç³»ç»Ÿçº§åˆ°ç³»ç»Ÿçº§çš„å¤ç”¨ï¼Œæœ€å¥½åœ¨å­ç³»ç»Ÿçº§å¼€å§‹å°±æœ‰æ„è¯†åœ°å»ºç«‹æ”¯æŒCæµ‹è¯•çš„ç¯å¢ƒï¼Œå¹¶ä¸”ä½¿ç”¨ä¸€äº›åŸºäºCçš„æµ‹è¯•ç”¨ä¾‹ï¼Œè¿™æ ·æ‰èƒ½ä½¿å¾—æ•´ä½“å…·æœ‰æ›´å¥½çš„å¤ç”¨æ€§
>    2. å¤„ç†å™¨çš„éœ€è¦ã€‚å­ç³»ç»Ÿæµ‹è¯•æ—¶ï¼Œä¸ä¸€å®šæœ¬èº«è‡ªå¸¦äº†å¤„ç†å™¨çš„ç¡¬ä»¶å®ä¾‹(Verilogç¼–å†™çš„)ï¼Œå› æ­¤åœ¨æ„å»ºå­ç³»ç»Ÿæ—¶è¿˜è¦è€ƒè™‘å¦‚ä½•æ¨¡æ‹Ÿå¤–éƒ¨å¤„ç†å™¨å¯¹å­ç³»ç»Ÿçš„è®¿é—®è¡Œä¸º
>
>       å½“ç„¶å¯ä»¥å†åœ¨å¤–éƒ¨åŠ ä¸€ä¸ªVerilogæ‰€å®ç°çš„å¤„ç†å™¨å®ä¾‹ï¼ŒéªŒè¯å¤–ä»¥åæ’¤å»ã€‚ä½†æ˜¯è¿™ä¸ªæ–¹æ³•ä¼šæœ‰ä¸€äº›å¼Šç«¯ï¼šå¤–éƒ¨å¤„ç†å™¨çš„ç¡¬ä»¶ä½“ç§¯ä¼šå½±å“ä»¿çœŸé€Ÿåº¦ï¼›å¯¹é¢„ç•™æ¥å£éœ€è¦ä½œçš„è°ƒæ•´éœ€è¦ä½¿ç”¨Cè¯­è¨€
>       å› æ­¤è½¬è€Œæ­å»ºä¸€ä¸ªè½¯ä»¶ç¯å¢ƒâ€œDPIâ€ï¼Œæ¥æ—¢ä¿è¯å¤ç”¨ï¼Œä¹Ÿå¯ä»¥æ¨¡æ‹Ÿå¸¸è§„å¤„ç†å™¨çš„è¡Œä¸º

æœ¬é¡¹ç›®çš„DPICæ¶‰åŠåˆ°çš„æ–‡ä»¶åŠç›¸å…³å†…å®¹ä»‹ç»å¦‚ä¸‹ï¼š

- `difftest.v`ä¸­å®šä¹‰äº†æ‰€æœ‰DPICç›¸å…³çš„ Verilog module ä¿¡æ¯ï¼Œè¿™äº› module ä¸­ä¼šè°ƒç”¨cå‡½æ•°ç”¨æ¥ä¼ è¾“ä¿¡å·ã€‚è¿™äº› module ä¼šè¢«è®¾è®¡æ ¸å®ä¾‹åŒ–ç”¨æ¥ä¼ è¾“ä¿¡å·
- `mycpu_top.v`ä¸­å®ä¾‹åŒ–äº†`difftest.v`ä¸­å®šä¹‰çš„ module
- `interface.h`æ˜¯cå‡½æ•°çš„å®ç°ï¼Œcå‡½æ•°å°†è®¾è®¡æ ¸çš„ä¿¡å·èµ‹å€¼ç»™difftestä¸­çš„å˜é‡

æ•°æ®æµçš„æ–¹å‘å¯ä»¥ç®€å•è®¤ä¸ºæ˜¯`mycpu_top.vâ†’difftest.vâ†’interface.hâ†’difftest.c`

åœ¨é‡æ–°è®¾è®¡mycpuæ—¶ï¼Œéœ€è¦å°†åŸæœ¬`mycpu_top.v`ä¸­ç›¸å…³ verilog module ä¾‹åŒ–ä¿¡å·æ¥åˆ°è‡ªå·±æ ¸ä¸­ç›¸åº”çš„ä¿¡å·ä¸Šï¼Œä¸‹é¢ç®€å•åœ°ä»‹ç»ä¸€ä¸‹å„ä¸ªä¿¡å·çš„ä½œç”¨ï¼Œ**ä¸ºäº†æ»¡è¶³åœ¨æŒ‡ä»¤æäº¤çš„æ—¶åˆ»è¯¥æŒ‡ä»¤äº§ç”Ÿçš„å½±å“æ°å¥½ç”Ÿæ•ˆï¼Œéƒ¨åˆ†ä¿¡å·éœ€è¦ delay ä¸€æ‹å†ä¼ é€’**ï¼Œ è¯¦ç»†ä½¿ç”¨æ¡ˆä¾‹å¯å‚è€ƒæœ¬ä»“åº“ä¸­`IP/myCPU/mycpu_top.v`

1. DifftestInstrCommit &#x20;
   ```verilog
   DifftestInstrCommit DifftestInstrCommit(
       .clock              (aclk           ),
       .coreid             (0              ),
       .index              (0              ),
       .valid              (cmt_valid      ),
       .pc                 (cmt_pc         ),
       .instr              (cmt_inst       ),
       .skip               (0              ),
       .is_TLBFILL         (cmt_tlbfill_en ),
       .TLBFILL_index      (cmt_rand_index ),
       .is_CNTinst         (cmt_cnt_inst   ),
       .timer_64_value     (cmt_timer_64   ),
       .wen                (cmt_wen        ),
       .wdest              (cmt_wdest      ),
       .wdata              (cmt_wdata      ),
       .csr_rstat          (cmt_csr_rstat_en),
       .csr_data           (cmt_csr_data   )
   );
   ```
   - `clock` : å…¨å±€æ—¶é’Ÿ
   - `coreid` : æ ¸idï¼Œç›®å‰åªæ”¯æŒå•æ ¸ï¼Œç›´æ¥ä¼ å…¥0å³å¯
   - `index` : æŒ‡ä»¤æäº¤ç´¢å¼•ï¼Œè¯¥indexç”¨æ¥åŒºåˆ«å¤šæŒ‡ä»¤æäº¤ï¼Œä»0å¼€å§‹è®¡æ•°ã€‚difftestæ”¯æŒä»»æ„å®½åº¦çš„æŒ‡ä»¤æäº¤ï¼Œå…¶æ¯”å¯¹ç²’åº¦ä¸æäº¤å®½åº¦ä¸€è‡´ã€‚å¦‚æœè®¾è®¡çš„æäº¤å®½åº¦å¤§äº6ï¼Œé‚£ä¹ˆéœ€è¦ä½¿ç”¨è€…æ‰‹åŠ¨ä¿®æ”¹ `sims/verilator/testbench/include/difftest.h` ä¸­çš„å®å®šä¹‰ `DIFFTEST_COMMIT_WIDTH`ã€‚
   - `valid` : æäº¤æœ‰æ•ˆä¿¡å·ï¼Œè¯¥ä¿¡å·æ‹‰é«˜æ—¶ï¼ŒæŒ‡ä»¤æäº¤
   - `pc` : å½“å‰æäº¤æŒ‡ä»¤çš„pc
   - `instr` : å½“å‰æäº¤æŒ‡ä»¤çš„æŒ‡ä»¤ç 
   - `skip` : è·³è¿‡å½“å‰æŒ‡ä»¤çš„æ¯”å¯¹ï¼Œç›®å‰æ²¡æœ‰å®ç°ï¼Œç›´æ¥ä¼ å…¥0å³å¯
   - `is_TLBFILL` : tlbfillæŒ‡ä»¤ä½¿èƒ½ï¼Œå½“å‰æŒ‡ä»¤ä¸ºtlbfillæŒ‡ä»¤æ—¶ï¼Œè¯¥ä¿¡å·æ‹‰é«˜
   - `TLBFILL_index` : tlbfillæŒ‡ä»¤å¯¹åº”çš„tlbè¡¨é¡¹ç´¢å¼•
   - `is_CNTinst` : ä¸è®¡æ—¶å™¨ç›¸å…³çš„æŒ‡ä»¤ï¼Œæäº¤æŒ‡ä»¤ä¸ºrdcntv{l/h}.w æˆ– rdcntid æ—¶è¯¥ä½æ‹‰é«˜
   - `timer_64_value` : å½“å‰æŒ‡ä»¤è¯»å‡ºçš„64ä½è®¡æ•°å™¨å€¼(StableCounter)
   - `wen` : æäº¤æŒ‡ä»¤é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½
   - `wdest` : æäº¤æŒ‡ä»¤å†™é€šç”¨å¯„å­˜å™¨ç´¢å¼•
   - `wdata` : æäº¤æŒ‡ä»¤å†™é€šç”¨å¯„å­˜å™¨æ•°æ®
   - `csr_rstat` : å½“æäº¤æŒ‡ä»¤ä¸ºcsrrdã€csrwrã€csrxchgï¼ŒåŒæ—¶è¯¥æŒ‡ä»¤å¯¹åº”çš„csrå¯„å­˜å™¨ä¸ºestatå¯„å­˜å™¨æ—¶è¯¥ä½æ‹‰é«˜
   - `csr_data` : å½“`csr_rstat == 1`æ—¶ï¼Œå½“å‰æŒ‡ä»¤è¯»å–åˆ°çš„csrå¯„å­˜å™¨(estat)çš„å€¼
2. DifftestExcpEvent
   ```verilog
   DifftestExcpEvent DifftestExcpEvent(
       .clock              (aclk           ),
       .coreid             (0              ),
       .excp_valid         (cmt_excp_flush ),
       .eret               (cmt_ertn       ),
       .intrNo             (csr_estat_diff_0[12:2]),
       .cause              (cmt_csr_ecode  ),
       .exceptionPC        (cmt_pc         ),
       .exceptionInst      (cmt_inst       )
   );
   ```
   - `clock` : å…¨å±€æ—¶é’Ÿ
   - `coreid` : æ ¸idï¼Œç›®å‰åªæ”¯æŒå•æ ¸ï¼Œç›´æ¥ä¼ å…¥0å³å¯
   - `excp_valid` : å½“å‰æŒ‡ä»¤å¦‚æœæœ‰å¼‚å¸¸/å¤–éƒ¨ä¸­æ–­è¦å¤„ç†ï¼Œè¯¥ä½ä¸º1
   - `eret` : å½“å‰æŒ‡ä»¤ä¸º`eret`æŒ‡ä»¤æ—¶ï¼Œè¯¥ä½ä¸º1
   - `intrNo` : csrå¯„å­˜å™¨ä¸­csr\_estat\[12:2]
   - `cause` : estat.ecode
   - `exceptionPC` : å‡ºç°å¼‚å¸¸çš„æŒ‡ä»¤pc
   - `exceptionInst` : å‡ºç°å¼‚å¸¸çš„æŒ‡ä»¤ç 
3. DifftestTrapEvent
   ```verilog
   DifftestTrapEvent DifftestTrapEvent(
       .clock              (aclk           ),
       .coreid             (0              ),
       .valid              (trap           ),
       .code               (trap_code      ),
       .pc                 (cmt_pc         ),
       .cycleCnt           (cycleCnt       ),
       .instrCnt           (instrCnt       )
   );
   ```
   - `clock` : å…¨å±€æ—¶é’Ÿ
   - `coreid` : æ ¸idï¼Œç›®å‰åªæ”¯æŒå•æ ¸ï¼Œç›´æ¥ä¼ å…¥0å³å¯
   - `valid` : å½“å‰æŒ‡ä»¤æ˜¯å¦æœ‰trapå¤„ç†ï¼Œå¦‚æœæœ‰çš„è¯è®¾ç½®ä¸º1
   - `code` :trapçš„ç¼–ç 
   - `pc` :å‡ºç°trapçš„æŒ‡ä»¤PC
   - `cycleCnt` :
   - `instrCnt` :
4. DifftestStoreEvent
   ```verilog
   DifftestStoreEvent DifftestStoreEvent(
       .clock              (aclk           ),
       .coreid             (0              ),
       .index              (0              ),
       .valid              (cmt_inst_st_en ),
       .storePAddr         (cmt_st_paddr   ),
       .storeVAddr         (cmt_st_vaddr   ),
       .storeData          (cmt_st_data    )
   );
   ```
   - `clock` : å…¨å±€æ—¶é’Ÿ
   - `coreid` : æ ¸idï¼Œç›®å‰åªæ”¯æŒå•æ ¸ï¼Œç›´æ¥ä¼ å…¥0å³å¯
   - `index` : æŒ‡ä»¤æäº¤ç´¢å¼•ï¼Œè¯¥indexç”¨æ¥åŒºåˆ«å¤šå‘å°„ï¼Œä»0å¼€å§‹è®¡æ•°ã€‚
   - `valid` : storeæœ‰æ•ˆä¿¡å·ï¼Œ æ¥æ³•å¯å‚ç…§ {4'b0, llbit && sc\_w, st\_w, st\_h, st\_b}
   - `storePAddr` : storeæŒ‡ä»¤å¯¹åº”çš„ç‰©ç†åœ°å€
   - `storeVAddr` : storeæŒ‡ä»¤å¯¹åº”çš„è™šæ‹Ÿåœ°å€
   - `storeData` : storeæŒ‡ä»¤å¯¹åº”çš„æ•°æ®
   > å¯ä»¥åœ¨`sims/verilator/testbench/difftest.cpp : 175`ä¸­æ³¨é‡Šæ‰ç›¸å…³ä»£ç å…³é—­storeæŒ‡ä»¤ä¿¡æ¯æ¯”å¯¹
5. DifftestLoadEvent
   ```verilog
   DifftestLoadEvent DifftestLoadEvent(
       .clock              (aclk           ),
       .coreid             (0              ),
       .index              (0              ),
       .valid              (cmt_inst_ld_en ),
       .paddr              (cmt_ld_paddr   ),
       .vaddr              (cmt_ld_vaddr   )
   );
   ```
   - `clock` : å…¨å±€æ—¶é’Ÿ
   - `coreid` : æ ¸idï¼Œç›®å‰åªæ”¯æŒå•æ ¸ï¼Œç›´æ¥ä¼ å…¥0å³å¯
   - `index` : æŒ‡ä»¤æäº¤ç´¢å¼•ï¼Œè¯¥indexç”¨æ¥åŒºåˆ«å¤šå‘å°„ï¼Œä»0å¼€å§‹è®¡æ•°ã€‚
   - `valid` : loadæœ‰æ•ˆä¿¡å·ï¼Œ æ¥æ³•å¯å‚ç…§ {2'b0, ll\_w, ld\_w, ld\_hu, ld\_h, ld\_bu, ld\_b}
   - `paddr` : loadæŒ‡ä»¤å¯¹åº”çš„ç‰©ç†åœ°å€
   - `vaddr` : loadæŒ‡ä»¤å¯¹åº”çš„è™šæ‹Ÿåœ°å€
6. DifftestCSRRegState
   ```verilog
   DifftestCSRRegState DifftestCSRRegState(
       .clock              (aclk               ),
       .coreid             (0                  ),
       .crmd               (csr_crmd_diff_0    ),
       .prmd               (csr_prmd_diff_0    ),
       .euen               (0                  ),
       .ecfg               (csr_ectl_diff_0    ),
       .estat              (csr_estat_diff_0   ),
       .era                (csr_era_diff_0     ),
       .badv               (csr_badv_diff_0    ),
       .eentry             (csr_eentry_diff_0  ),
       .tlbidx             (csr_tlbidx_diff_0  ),
       .tlbehi             (csr_tlbehi_diff_0  ),
       .tlbelo0            (csr_tlbelo0_diff_0 ),
       .tlbelo1            (csr_tlbelo1_diff_0 ),
       .asid               (csr_asid_diff_0    ),
       .pgdl               (csr_pgdl_diff_0    ),
       .pgdh               (csr_pgdh_diff_0    ),
       .save0              (csr_save0_diff_0   ),
       .save1              (csr_save1_diff_0   ),
       .save2              (csr_save2_diff_0   ),
       .save3              (csr_save3_diff_0   ),
       .tid                (csr_tid_diff_0     ),
       .tcfg               (csr_tcfg_diff_0    ),
       .tval               (csr_tval_diff_0    ),
       .ticlr              (csr_ticlr_diff_0   ),
       .llbctl             (csr_llbctl_diff_0  ),
       .tlbrentry          (csr_tlbrentry_diff_0),
       .dmw0               (csr_dmw0_diff_0    ),
       .dmw1               (csr_dmw1_diff_0    )
   );
   ```
   `clock `: å…¨å±€æ—¶é’Ÿ

   `coreid` : æ ¸idï¼Œç›®å‰åªæ”¯æŒå•æ ¸ï¼Œç›´æ¥ä¼ å…¥0å³å¯

   ä¹‹åçš„å­—æ®µæ˜¯csrå¯„å­˜å™¨å †ä¸­çš„å„ä¸ªåŸŸ

   è¿™ä¸€æ¨¡å—æ˜¯ä¸ºäº†å¯¹æ¯”æ‰§è¡Œè¿‡ç¨‹ä¸­CSRå¯„å­˜å™¨å †çš„å€¼
7. DifftestGRegState
   ```verilog
   DifftestGRegState DifftestGRegState(
       .clock              (aclk       ),
       .coreid             (0          ),
       .gpr_0              (0          ),
       .gpr_1              (regs[1]    ),
       .gpr_2              (regs[2]    ),
       .gpr_3              (regs[3]    ),
       .gpr_4              (regs[4]    ),
       .gpr_5              (regs[5]    ),
       .gpr_6              (regs[6]    ),
       .gpr_7              (regs[7]    ),
       .gpr_8              (regs[8]    ),
       .gpr_9              (regs[9]    ),
       .gpr_10             (regs[10]   ),
       .gpr_11             (regs[11]   ),
       .gpr_12             (regs[12]   ),
       .gpr_13             (regs[13]   ),
       .gpr_14             (regs[14]   ),
       .gpr_15             (regs[15]   ),
       .gpr_16             (regs[16]   ),
       .gpr_17             (regs[17]   ),
       .gpr_18             (regs[18]   ),
       .gpr_19             (regs[19]   ),
       .gpr_20             (regs[20]   ),
       .gpr_21             (regs[21]   ),
       .gpr_22             (regs[22]   ),
       .gpr_23             (regs[23]   ),
       .gpr_24             (regs[24]   ),
       .gpr_25             (regs[25]   ),
       .gpr_26             (regs[26]   ),
       .gpr_27             (regs[27]   ),
       .gpr_28             (regs[28]   ),
       .gpr_29             (regs[29]   ),
       .gpr_30             (regs[30]   ),
       .gpr_31             (regs[31]   )
   );
   ```
   - `clock` : å…¨å±€æ—¶é’Ÿ
   - `coreid` : æ ¸idï¼Œç›®å‰åªæ”¯æŒå•æ ¸ï¼Œç›´æ¥ä¼ å…¥0å³å¯
   - `gpr_*`ï¼šå¯„å­˜å™¨å¯¹åº”ç¼–å·
     è¿™ä¸€æ¨¡å—æ˜¯ç”¨æ¥å¯¹æ¯”æ‰§è¡Œè¿‡ç¨‹ä¸­å¯„å­˜å™¨çš„ä¿¡æ¯çš„

ç›®å‰è¯¥æ¡†æ¶ä¼šæ¯”å¯¹æ‰€æœ‰çš„é€šç”¨å¯„å­˜å™¨å’Œcsrå¯„å­˜å™¨çš„å€¼ï¼Œå¦‚æœç”¨æˆ·å¸Œæœ›åªæ¯”å¯¹æŸäº›csrå¯„å­˜å™¨çš„å€¼ï¼Œå¯é€šè¿‡ä¿®æ”¹`sims/verilator/testbench/difftest.cpp`ä¸­çš„`compare_mask`æ•°ç»„æ¥å¼€å…³å¯¹åº”csrå¯„å­˜å™¨çš„æ¯”å¯¹ä½¿èƒ½ï¼Œ`1`å³ä¸ºå¼€å¯æ¯”å¯¹ï¼Œ`0`å³ä¸ºå…³é—­æ¯”å¯¹ã€‚`compare_mask`æ•°ç»„ä¸­æ¯ä¸€é¡¹å¯¹åº”çš„csrå¯„å­˜å™¨ä¸`reg_name`æ•°ç»„ä¸­çš„csrå¯„å­˜å™¨ä¸€ä¸€å¯¹åº”ã€‚è¢«å…³é—­æ¯”å¯¹çš„csrå¯„å­˜å™¨åœ¨æ¯”å¯¹æ—¶å€¼ä¼šå˜æˆ0ã€‚å…¶ä¸­ï¼Œæˆ‘ä»¬å¼ºçƒˆå»ºè®®å…³é—­`estat`å¯„å­˜å™¨çš„æ¯”å¯¹â€”â€”é»˜è®¤æ˜¯å…³é—­çš„

![](image/image_xhx604PDx-.png)

[^æ³¨é‡Š1]: Control and Status Register

[^æ³¨é‡Š2]: [https://gitee.com/wwt\_panache/la32r-nemu](https://gitee.com/wwt_panache/la32r-nemu "https://gitee.com/wwt_panache/la32r-nemu")
