{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734258524108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734258524131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 11:28:41 2024 " "Processing started: Sun Dec 15 11:28:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734258524131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734258524131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Fonction_cap -c Fonction_cap " "Command: quartus_sta Fonction_cap -c Fonction_cap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734258524131 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1734258524907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734258527575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734258527575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258527684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258527684 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734258528340 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1734258528618 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1734258528618 ""}
{ "Info" "ISTA_SDC_FOUND" "Sopc_Cap/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Sopc_Cap/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1734258528711 ""}
{ "Info" "ISTA_SDC_FOUND" "Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Sopc_Cap/synthesis/submodules/Sopc_Cap_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1734258528743 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sopc_Cap:inst\|Sopc_Cap_nios2_gen2_0:nios2_gen2_0\|Sopc_Cap_nios2_gen2_0_cpu:cpu\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk " "Register Sopc_Cap:inst\|Sopc_Cap_nios2_gen2_0:nios2_gen2_0\|Sopc_Cap_nios2_gen2_0_cpu:cpu\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258528803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258528803 "|cap_block|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Node: Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|readdata\[7\] Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Latch Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|readdata\[7\] is being clocked by Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258528803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258528803 "|cap_block|Sopc_Cap:inst|Sopc_Cap_mm_interconnect_0:mm_interconnect_0|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Node: Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] is being clocked by Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258528804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258528804 "|cap_block|Sopc_Cap:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|Out_pwm:synchro_pwm0|pwm_compas"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Node: Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Calcul_La_Duree:calcul_duree0\|dureepwm_s\[8\] Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Calcul_La_Duree:calcul_duree0\|dureepwm_s\[8\] is being clocked by Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258528804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258528804 "|cap_block|Sopc_Cap:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|DivFreq_de_cap:DivFreq_cap0|clk_10k"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734258528868 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734258528868 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734258528868 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1734258528868 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734258528869 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734258528987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.748 " "Worst-case setup slack is 43.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.748               0.000 altera_reserved_tck  " "   43.748               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258529137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258529159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.330 " "Worst-case recovery slack is 48.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.330               0.000 altera_reserved_tck  " "   48.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258529173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.062 " "Worst-case removal slack is 1.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 altera_reserved_tck  " "    1.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258529188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.490 " "Worst-case minimum pulse width slack is 49.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258529197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258529197 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258529384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258529384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258529384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258529384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.257 ns " "Worst Case Available Settling Time: 197.257 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258529384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258529384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258529384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258529384 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734258529384 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734258529398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734258529481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734258530994 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sopc_Cap:inst\|Sopc_Cap_nios2_gen2_0:nios2_gen2_0\|Sopc_Cap_nios2_gen2_0_cpu:cpu\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk " "Register Sopc_Cap:inst\|Sopc_Cap_nios2_gen2_0:nios2_gen2_0\|Sopc_Cap_nios2_gen2_0_cpu:cpu\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258531401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258531401 "|cap_block|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Node: Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|readdata\[7\] Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Latch Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|readdata\[7\] is being clocked by Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258531401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258531401 "|cap_block|Sopc_Cap:inst|Sopc_Cap_mm_interconnect_0:mm_interconnect_0|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Node: Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] is being clocked by Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258531401 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258531401 "|cap_block|Sopc_Cap:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|Out_pwm:synchro_pwm0|pwm_compas"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Node: Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Calcul_La_Duree:calcul_duree0\|dureepwm_s\[8\] Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Calcul_La_Duree:calcul_duree0\|dureepwm_s\[8\] is being clocked by Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258531402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258531402 "|cap_block|Sopc_Cap:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|DivFreq_de_cap:DivFreq_cap0|clk_10k"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734258531413 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734258531413 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734258531413 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1734258531413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.511 " "Worst-case setup slack is 44.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.511               0.000 altera_reserved_tck  " "   44.511               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258531459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258531477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.568 " "Worst-case recovery slack is 48.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.568               0.000 altera_reserved_tck  " "   48.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258531492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.959 " "Worst-case removal slack is 0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 altera_reserved_tck  " "    0.959               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258531505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.438 " "Worst-case minimum pulse width slack is 49.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.438               0.000 altera_reserved_tck  " "   49.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258531516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258531516 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258531669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258531669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258531669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258531669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.546 ns " "Worst Case Available Settling Time: 197.546 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258531669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258531669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258531669 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258531669 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734258531669 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734258531684 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sopc_Cap:inst\|Sopc_Cap_nios2_gen2_0:nios2_gen2_0\|Sopc_Cap_nios2_gen2_0_cpu:cpu\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk " "Register Sopc_Cap:inst\|Sopc_Cap_nios2_gen2_0:nios2_gen2_0\|Sopc_Cap_nios2_gen2_0_cpu:cpu\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci\|Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug:the_Sopc_Cap_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258532027 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258532027 "|cap_block|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Node: Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|readdata\[7\] Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Latch Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|readdata\[7\] is being clocked by Sopc_Cap:inst\|Sopc_Cap_mm_interconnect_0:mm_interconnect_0\|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258532027 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258532027 "|cap_block|Sopc_Cap:inst|Sopc_Cap_mm_interconnect_0:mm_interconnect_0|Sopc_Cap_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Node: Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas " "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\|data_compas\[7\] is being clocked by Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\|pwm_compas" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258532027 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258532027 "|cap_block|Sopc_Cap:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|Out_pwm:synchro_pwm0|pwm_compas"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Node: Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Calcul_La_Duree:calcul_duree0\|dureepwm_s\[8\] Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k " "Register Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Calcul_La_Duree:calcul_duree0\|dureepwm_s\[8\] is being clocked by Sopc_Cap:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|clk_10k" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734258532028 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734258532028 "|cap_block|Sopc_Cap:inst|avalon_cap:avalon_cap_0|gestion_cap:U3|DivFreq_de_cap:DivFreq_cap0|clk_10k"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734258532038 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734258532038 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734258532038 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1734258532038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.683 " "Worst-case setup slack is 46.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.683               0.000 altera_reserved_tck  " "   46.683               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258532068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258532095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.317 " "Worst-case recovery slack is 49.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.317               0.000 altera_reserved_tck  " "   49.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258532116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.591 " "Worst-case removal slack is 0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 altera_reserved_tck  " "    0.591               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258532137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.299 " "Worst-case minimum pulse width slack is 49.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.299               0.000 altera_reserved_tck  " "   49.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734258532157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734258532157 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258532350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258532350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258532350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258532350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.509 ns " "Worst Case Available Settling Time: 198.509 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258532350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258532350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258532350 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734258532350 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734258532350 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734258533271 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734258533272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734258533553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 11:28:53 2024 " "Processing ended: Sun Dec 15 11:28:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734258533553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734258533553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734258533553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734258533553 ""}
