Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec  7 13:41:47 2025
| Host         : pp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          14          
TIMING-18  Warning   Missing input or output delay  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.539      -18.655                     16                  339        0.174        0.000                      0                  339        4.500        0.000                       0                   196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.539      -18.655                     16                  339        0.174        0.000                      0                  339        4.500        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -1.539ns,  Total Violation      -18.655ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[10]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.496ns  (logic 2.502ns (21.763%)  route 8.994ns (78.237%))
  Logic Levels:           16  (LUT5=3 LUT6=13)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.716     5.319    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  rng/lfsr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDSE (Prop_fdse_C_Q)         0.518     5.837 r  rng/lfsr_reg[10]_replica/Q
                         net (fo=9, routed)           0.858     6.694    rng/lfsr_reg_n_0_[10]_repN
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  rng/saved_card[3]_i_42/O
                         net (fo=2, routed)           0.580     7.398    rng/saved_card[3]_i_42_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.522 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.447     7.969    rng/saved_card[3]_i_36_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.700     8.793    rng/saved_card[3]_i_32_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  rng/saved_card[3]_i_30/O
                         net (fo=1, routed)           0.582     9.499    rng/saved_card[3]_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.390    10.013    rng/saved_card[3]_i_24_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  rng/saved_card[3]_i_22/O
                         net (fo=1, routed)           0.626    10.763    rng/saved_card[3]_i_22_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.887 r  rng/saved_card[3]_i_14/O
                         net (fo=6, routed)           0.570    11.457    rng/saved_card[3]_i_14_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.581 r  rng/saved_card[3]_i_15/O
                         net (fo=1, routed)           0.641    12.223    rng/saved_card[3]_i_15_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.347 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.679    13.025    rng/saved_card[3]_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.149 r  rng/saved_card[3]_i_3/O
                         net (fo=11, routed)          0.656    13.805    rng/saved_card[3]_i_3_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.929 f  rng/score[0]_i_2/O
                         net (fo=8, routed)           0.674    14.603    rng/card_val[0]
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    14.727 f  rng/score[4]_i_10__0/O
                         net (fo=1, routed)           0.492    15.219    rng/score[4]_i_10__0_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I0_O)        0.124    15.343 f  rng/score[4]_i_9/O
                         net (fo=5, routed)           0.433    15.776    player/score[4]_i_2__0
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.124    15.900 r  player/score[4]_i_6__0/O
                         net (fo=1, routed)           0.403    16.303    rng/score_reg[4]_1
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124    16.427 r  rng/score[4]_i_2__0/O
                         net (fo=1, routed)           0.264    16.691    player/score_reg[4]_2
    SLICE_X3Y65          LUT5 (Prop_lut5_I0_O)        0.124    16.815 r  player/score[4]_i_1/O
                         net (fo=1, routed)           0.000    16.815    player/p_0_in[4]
    SLICE_X3Y65          FDRE                                         r  player/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599    15.022    player/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  player/score_reg[4]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)        0.031    15.276    player/score_reg[4]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -16.815    
  -------------------------------------------------------------------
                         slack                                 -1.539    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[10]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 2.502ns (21.688%)  route 9.034ns (78.312%))
  Logic Levels:           16  (LUT5=2 LUT6=14)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.716     5.319    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  rng/lfsr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDSE (Prop_fdse_C_Q)         0.518     5.837 r  rng/lfsr_reg[10]_replica/Q
                         net (fo=9, routed)           0.858     6.694    rng/lfsr_reg_n_0_[10]_repN
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  rng/saved_card[3]_i_42/O
                         net (fo=2, routed)           0.580     7.398    rng/saved_card[3]_i_42_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.522 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.447     7.969    rng/saved_card[3]_i_36_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.700     8.793    rng/saved_card[3]_i_32_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  rng/saved_card[3]_i_30/O
                         net (fo=1, routed)           0.582     9.499    rng/saved_card[3]_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.390    10.013    rng/saved_card[3]_i_24_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  rng/saved_card[3]_i_22/O
                         net (fo=1, routed)           0.626    10.763    rng/saved_card[3]_i_22_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.887 r  rng/saved_card[3]_i_14/O
                         net (fo=6, routed)           0.570    11.457    rng/saved_card[3]_i_14_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.581 r  rng/saved_card[3]_i_15/O
                         net (fo=1, routed)           0.641    12.223    rng/saved_card[3]_i_15_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.347 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.679    13.025    rng/saved_card[3]_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.149 r  rng/saved_card[3]_i_3/O
                         net (fo=11, routed)          0.499    13.649    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.773 r  rng/score[4]_i_8__0/O
                         net (fo=8, routed)           0.640    14.412    rng/lfsr_reg[1]_0[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    14.536 f  rng/score[4]_i_12/O
                         net (fo=1, routed)           0.577    15.113    rng/score[4]_i_12_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    15.237 f  rng/score[4]_i_11/O
                         net (fo=2, routed)           0.439    15.676    dealer/score[4]_i_3
    SLICE_X3Y63          LUT6 (Prop_lut6_I2_O)        0.124    15.800 r  dealer/score[4]_i_7/O
                         net (fo=1, routed)           0.398    16.198    rng/score_reg[4]
    SLICE_X1Y63          LUT6 (Prop_lut6_I1_O)        0.124    16.322 r  rng/score[4]_i_3/O
                         net (fo=1, routed)           0.409    16.731    dealer/score_reg[4]_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124    16.855 r  dealer/score[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    16.855    dealer/score[4]_i_1__0_n_0
    SLICE_X2Y63          FDRE                                         r  dealer/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.600    15.023    dealer/sys_clk_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  dealer/score_reg[4]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.077    15.323    dealer/score_reg[4]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -16.855    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.358ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[10]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.315ns  (logic 2.502ns (22.113%)  route 8.813ns (77.887%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.716     5.319    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  rng/lfsr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDSE (Prop_fdse_C_Q)         0.518     5.837 r  rng/lfsr_reg[10]_replica/Q
                         net (fo=9, routed)           0.858     6.694    rng/lfsr_reg_n_0_[10]_repN
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  rng/saved_card[3]_i_42/O
                         net (fo=2, routed)           0.580     7.398    rng/saved_card[3]_i_42_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.522 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.447     7.969    rng/saved_card[3]_i_36_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.700     8.793    rng/saved_card[3]_i_32_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  rng/saved_card[3]_i_30/O
                         net (fo=1, routed)           0.582     9.499    rng/saved_card[3]_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.390    10.013    rng/saved_card[3]_i_24_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  rng/saved_card[3]_i_22/O
                         net (fo=1, routed)           0.626    10.763    rng/saved_card[3]_i_22_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.887 r  rng/saved_card[3]_i_14/O
                         net (fo=6, routed)           0.570    11.457    rng/saved_card[3]_i_14_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.581 r  rng/saved_card[3]_i_15/O
                         net (fo=1, routed)           0.641    12.223    rng/saved_card[3]_i_15_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.347 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.679    13.025    rng/saved_card[3]_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.149 r  rng/saved_card[3]_i_3/O
                         net (fo=11, routed)          0.656    13.805    rng/saved_card[3]_i_3_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.929 r  rng/score[0]_i_2/O
                         net (fo=8, routed)           0.674    14.603    rng/card_val[0]
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    14.727 r  rng/score[4]_i_10__0/O
                         net (fo=1, routed)           0.492    15.219    rng/score[4]_i_10__0_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I0_O)        0.124    15.343 r  rng/score[4]_i_9/O
                         net (fo=5, routed)           0.436    15.779    player/score[4]_i_2__0
    SLICE_X3Y66          LUT4 (Prop_lut4_I1_O)        0.124    15.903 r  player/score[4]_i_8/O
                         net (fo=4, routed)           0.328    16.231    player/ace_count_reg[2]_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.124    16.355 r  player/score[2]_i_4__0/O
                         net (fo=1, routed)           0.154    16.509    player/score[2]_i_4__0_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.124    16.633 r  player/score[2]_i_1/O
                         net (fo=1, routed)           0.000    16.633    player/p_0_in[2]
    SLICE_X3Y64          FDRE                                         r  player/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.600    15.023    player/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  player/score_reg[2]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y64          FDRE (Setup_fdre_C_D)        0.029    15.275    player/score_reg[2]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -16.633    
  -------------------------------------------------------------------
                         slack                                 -1.358    

Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[10]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/ace_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.297ns  (logic 2.502ns (22.147%)  route 8.795ns (77.853%))
  Logic Levels:           16  (LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.716     5.319    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  rng/lfsr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDSE (Prop_fdse_C_Q)         0.518     5.837 r  rng/lfsr_reg[10]_replica/Q
                         net (fo=9, routed)           0.858     6.694    rng/lfsr_reg_n_0_[10]_repN
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  rng/saved_card[3]_i_42/O
                         net (fo=2, routed)           0.580     7.398    rng/saved_card[3]_i_42_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.522 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.447     7.969    rng/saved_card[3]_i_36_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.700     8.793    rng/saved_card[3]_i_32_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  rng/saved_card[3]_i_30/O
                         net (fo=1, routed)           0.582     9.499    rng/saved_card[3]_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.390    10.013    rng/saved_card[3]_i_24_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  rng/saved_card[3]_i_22/O
                         net (fo=1, routed)           0.626    10.763    rng/saved_card[3]_i_22_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.887 r  rng/saved_card[3]_i_14/O
                         net (fo=6, routed)           0.570    11.457    rng/saved_card[3]_i_14_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.581 r  rng/saved_card[3]_i_15/O
                         net (fo=1, routed)           0.641    12.223    rng/saved_card[3]_i_15_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.347 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.679    13.025    rng/saved_card[3]_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.149 r  rng/saved_card[3]_i_3/O
                         net (fo=11, routed)          0.499    13.649    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.773 r  rng/score[4]_i_8__0/O
                         net (fo=8, routed)           0.640    14.412    rng/lfsr_reg[1]_0[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    14.536 r  rng/score[4]_i_12/O
                         net (fo=1, routed)           0.577    15.113    rng/score[4]_i_12_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    15.237 r  rng/score[4]_i_11/O
                         net (fo=2, routed)           0.311    15.548    dealer/score[4]_i_3
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124    15.672 r  dealer/score[4]_i_10/O
                         net (fo=7, routed)           0.220    15.892    dealer/ace_count_reg[2]_0
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124    16.016 r  dealer/ace_count[2]_i_2__0/O
                         net (fo=3, routed)           0.476    16.492    dealer/ace_count[2]_i_2__0_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124    16.616 r  dealer/ace_count[1]_i_1/O
                         net (fo=1, routed)           0.000    16.616    dealer/ace_count[1]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  dealer/ace_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599    15.022    dealer/sys_clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  dealer/ace_count_reg[1]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)        0.032    15.294    dealer/ace_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -16.616    
  -------------------------------------------------------------------
                         slack                                 -1.322    

Slack (VIOLATED) :        -1.301ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[10]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.276ns  (logic 2.502ns (22.189%)  route 8.774ns (77.811%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.716     5.319    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  rng/lfsr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDSE (Prop_fdse_C_Q)         0.518     5.837 r  rng/lfsr_reg[10]_replica/Q
                         net (fo=9, routed)           0.858     6.694    rng/lfsr_reg_n_0_[10]_repN
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  rng/saved_card[3]_i_42/O
                         net (fo=2, routed)           0.580     7.398    rng/saved_card[3]_i_42_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.522 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.447     7.969    rng/saved_card[3]_i_36_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.700     8.793    rng/saved_card[3]_i_32_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  rng/saved_card[3]_i_30/O
                         net (fo=1, routed)           0.582     9.499    rng/saved_card[3]_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.390    10.013    rng/saved_card[3]_i_24_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  rng/saved_card[3]_i_22/O
                         net (fo=1, routed)           0.626    10.763    rng/saved_card[3]_i_22_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.887 r  rng/saved_card[3]_i_14/O
                         net (fo=6, routed)           0.570    11.457    rng/saved_card[3]_i_14_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.581 r  rng/saved_card[3]_i_15/O
                         net (fo=1, routed)           0.641    12.223    rng/saved_card[3]_i_15_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.347 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.679    13.025    rng/saved_card[3]_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.149 r  rng/saved_card[3]_i_3/O
                         net (fo=11, routed)          0.499    13.649    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.773 r  rng/score[4]_i_8__0/O
                         net (fo=8, routed)           0.640    14.412    rng/lfsr_reg[1]_0[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    14.536 r  rng/score[4]_i_12/O
                         net (fo=1, routed)           0.577    15.113    rng/score[4]_i_12_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    15.237 r  rng/score[4]_i_11/O
                         net (fo=2, routed)           0.311    15.548    dealer/score[4]_i_3
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124    15.672 r  dealer/score[4]_i_10/O
                         net (fo=7, routed)           0.223    15.895    dealer/ace_count_reg[2]_0
    SLICE_X4Y63          LUT3 (Prop_lut3_I2_O)        0.124    16.019 r  dealer/score[3]_i_2/O
                         net (fo=1, routed)           0.452    16.470    dealer/score[3]_i_2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.124    16.594 r  dealer/score[3]_i_1__0/O
                         net (fo=1, routed)           0.000    16.594    dealer/score[3]_i_1__0_n_0
    SLICE_X5Y62          FDRE                                         r  dealer/score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599    15.022    dealer/sys_clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  dealer/score_reg[3]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)        0.031    15.293    dealer/score_reg[3]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -16.594    
  -------------------------------------------------------------------
                         slack                                 -1.301    

Slack (VIOLATED) :        -1.301ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[10]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 2.502ns (22.219%)  route 8.758ns (77.781%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.716     5.319    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  rng/lfsr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDSE (Prop_fdse_C_Q)         0.518     5.837 r  rng/lfsr_reg[10]_replica/Q
                         net (fo=9, routed)           0.858     6.694    rng/lfsr_reg_n_0_[10]_repN
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  rng/saved_card[3]_i_42/O
                         net (fo=2, routed)           0.580     7.398    rng/saved_card[3]_i_42_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.522 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.447     7.969    rng/saved_card[3]_i_36_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.700     8.793    rng/saved_card[3]_i_32_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  rng/saved_card[3]_i_30/O
                         net (fo=1, routed)           0.582     9.499    rng/saved_card[3]_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.390    10.013    rng/saved_card[3]_i_24_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  rng/saved_card[3]_i_22/O
                         net (fo=1, routed)           0.626    10.763    rng/saved_card[3]_i_22_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.887 r  rng/saved_card[3]_i_14/O
                         net (fo=6, routed)           0.570    11.457    rng/saved_card[3]_i_14_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.581 r  rng/saved_card[3]_i_15/O
                         net (fo=1, routed)           0.641    12.223    rng/saved_card[3]_i_15_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.347 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.679    13.025    rng/saved_card[3]_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.149 r  rng/saved_card[3]_i_3/O
                         net (fo=11, routed)          0.499    13.649    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.773 r  rng/score[4]_i_8__0/O
                         net (fo=8, routed)           0.640    14.412    rng/lfsr_reg[1]_0[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    14.536 r  rng/score[4]_i_12/O
                         net (fo=1, routed)           0.577    15.113    rng/score[4]_i_12_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    15.237 r  rng/score[4]_i_11/O
                         net (fo=2, routed)           0.311    15.548    dealer/score[4]_i_3
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124    15.672 r  dealer/score[4]_i_10/O
                         net (fo=7, routed)           0.508    16.180    dealer/ace_count_reg[2]_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I4_O)        0.124    16.304 r  dealer/score[2]_i_4/O
                         net (fo=1, routed)           0.151    16.455    dealer/score[2]_i_4_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I4_O)        0.124    16.579 r  dealer/score[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.579    dealer/score[2]_i_1__0_n_0
    SLICE_X3Y62          FDRE                                         r  dealer/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.601    15.024    dealer/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  dealer/score_reg[2]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)        0.031    15.278    dealer/score_reg[2]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -16.579    
  -------------------------------------------------------------------
                         slack                                 -1.301    

Slack (VIOLATED) :        -1.272ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[10]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/ace_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 2.495ns (22.099%)  route 8.795ns (77.901%))
  Logic Levels:           16  (LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.716     5.319    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  rng/lfsr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDSE (Prop_fdse_C_Q)         0.518     5.837 r  rng/lfsr_reg[10]_replica/Q
                         net (fo=9, routed)           0.858     6.694    rng/lfsr_reg_n_0_[10]_repN
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  rng/saved_card[3]_i_42/O
                         net (fo=2, routed)           0.580     7.398    rng/saved_card[3]_i_42_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.522 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.447     7.969    rng/saved_card[3]_i_36_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.700     8.793    rng/saved_card[3]_i_32_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  rng/saved_card[3]_i_30/O
                         net (fo=1, routed)           0.582     9.499    rng/saved_card[3]_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.390    10.013    rng/saved_card[3]_i_24_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  rng/saved_card[3]_i_22/O
                         net (fo=1, routed)           0.626    10.763    rng/saved_card[3]_i_22_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.887 r  rng/saved_card[3]_i_14/O
                         net (fo=6, routed)           0.570    11.457    rng/saved_card[3]_i_14_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.581 r  rng/saved_card[3]_i_15/O
                         net (fo=1, routed)           0.641    12.223    rng/saved_card[3]_i_15_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.347 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.679    13.025    rng/saved_card[3]_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.149 r  rng/saved_card[3]_i_3/O
                         net (fo=11, routed)          0.499    13.649    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.773 r  rng/score[4]_i_8__0/O
                         net (fo=8, routed)           0.640    14.412    rng/lfsr_reg[1]_0[1]
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    14.536 r  rng/score[4]_i_12/O
                         net (fo=1, routed)           0.577    15.113    rng/score[4]_i_12_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    15.237 r  rng/score[4]_i_11/O
                         net (fo=2, routed)           0.311    15.548    dealer/score[4]_i_3
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124    15.672 r  dealer/score[4]_i_10/O
                         net (fo=7, routed)           0.220    15.892    dealer/ace_count_reg[2]_0
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124    16.016 r  dealer/ace_count[2]_i_2__0/O
                         net (fo=3, routed)           0.476    16.492    dealer/ace_count[2]_i_2__0_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I3_O)        0.117    16.609 r  dealer/ace_count[2]_i_1/O
                         net (fo=1, routed)           0.000    16.609    dealer/ace_count[2]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  dealer/ace_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599    15.022    dealer/sys_clk_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  dealer/ace_count_reg[2]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)        0.075    15.337    dealer/ace_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -16.609    
  -------------------------------------------------------------------
                         slack                                 -1.272    

Slack (VIOLATED) :        -1.217ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[10]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.172ns  (logic 2.502ns (22.396%)  route 8.670ns (77.604%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.716     5.319    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  rng/lfsr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDSE (Prop_fdse_C_Q)         0.518     5.837 r  rng/lfsr_reg[10]_replica/Q
                         net (fo=9, routed)           0.858     6.694    rng/lfsr_reg_n_0_[10]_repN
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  rng/saved_card[3]_i_42/O
                         net (fo=2, routed)           0.580     7.398    rng/saved_card[3]_i_42_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.522 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.447     7.969    rng/saved_card[3]_i_36_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.700     8.793    rng/saved_card[3]_i_32_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  rng/saved_card[3]_i_30/O
                         net (fo=1, routed)           0.582     9.499    rng/saved_card[3]_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.390    10.013    rng/saved_card[3]_i_24_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  rng/saved_card[3]_i_22/O
                         net (fo=1, routed)           0.626    10.763    rng/saved_card[3]_i_22_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.887 r  rng/saved_card[3]_i_14/O
                         net (fo=6, routed)           0.570    11.457    rng/saved_card[3]_i_14_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.581 r  rng/saved_card[3]_i_15/O
                         net (fo=1, routed)           0.641    12.223    rng/saved_card[3]_i_15_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.347 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.679    13.025    rng/saved_card[3]_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.149 r  rng/saved_card[3]_i_3/O
                         net (fo=11, routed)          0.656    13.805    rng/saved_card[3]_i_3_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.929 r  rng/score[0]_i_2/O
                         net (fo=8, routed)           0.674    14.603    rng/card_val[0]
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    14.727 r  rng/score[4]_i_10__0/O
                         net (fo=1, routed)           0.492    15.219    rng/score[4]_i_10__0_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I0_O)        0.124    15.343 r  rng/score[4]_i_9/O
                         net (fo=5, routed)           0.436    15.779    player/score[4]_i_2__0
    SLICE_X3Y66          LUT4 (Prop_lut4_I1_O)        0.124    15.903 r  player/score[4]_i_8/O
                         net (fo=4, routed)           0.185    16.088    player/ace_count_reg[2]_0
    SLICE_X3Y66          LUT2 (Prop_lut2_I1_O)        0.124    16.212 r  player/score[1]_i_2__0/O
                         net (fo=1, routed)           0.154    16.366    player/score[1]_i_2__0_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124    16.490 r  player/score[1]_i_1/O
                         net (fo=1, routed)           0.000    16.490    player/p_0_in[1]
    SLICE_X3Y66          FDRE                                         r  player/score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.598    15.021    player/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  player/score_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y66          FDRE (Setup_fdre_C_D)        0.029    15.273    player/score_reg[1]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -16.490    
  -------------------------------------------------------------------
                         slack                                 -1.217    

Slack (VIOLATED) :        -1.203ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[10]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/ace_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.160ns  (logic 2.378ns (21.308%)  route 8.782ns (78.692%))
  Logic Levels:           15  (LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.716     5.319    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  rng/lfsr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDSE (Prop_fdse_C_Q)         0.518     5.837 r  rng/lfsr_reg[10]_replica/Q
                         net (fo=9, routed)           0.858     6.694    rng/lfsr_reg_n_0_[10]_repN
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  rng/saved_card[3]_i_42/O
                         net (fo=2, routed)           0.580     7.398    rng/saved_card[3]_i_42_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.522 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.447     7.969    rng/saved_card[3]_i_36_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.700     8.793    rng/saved_card[3]_i_32_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  rng/saved_card[3]_i_30/O
                         net (fo=1, routed)           0.582     9.499    rng/saved_card[3]_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.390    10.013    rng/saved_card[3]_i_24_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  rng/saved_card[3]_i_22/O
                         net (fo=1, routed)           0.626    10.763    rng/saved_card[3]_i_22_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.887 r  rng/saved_card[3]_i_14/O
                         net (fo=6, routed)           0.570    11.457    rng/saved_card[3]_i_14_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.581 r  rng/saved_card[3]_i_15/O
                         net (fo=1, routed)           0.641    12.223    rng/saved_card[3]_i_15_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.347 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.679    13.025    rng/saved_card[3]_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.149 r  rng/saved_card[3]_i_3/O
                         net (fo=11, routed)          0.656    13.805    rng/saved_card[3]_i_3_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.929 r  rng/score[0]_i_2/O
                         net (fo=8, routed)           0.674    14.603    rng/card_val[0]
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    14.727 r  rng/score[4]_i_10__0/O
                         net (fo=1, routed)           0.492    15.219    rng/score[4]_i_10__0_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I0_O)        0.124    15.343 r  rng/score[4]_i_9/O
                         net (fo=5, routed)           0.473    15.817    player/score[4]_i_2__0
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.124    15.941 r  player/ace_count[2]_i_2_comp/O
                         net (fo=3, routed)           0.414    16.355    player/ace_count
    SLICE_X1Y65          LUT4 (Prop_lut4_I2_O)        0.124    16.479 r  player/ace_count[1]_i_1/O
                         net (fo=1, routed)           0.000    16.479    player/ace_count[1]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  player/ace_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599    15.022    player/sys_clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  player/ace_count_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.031    15.276    player/ace_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -16.479    
  -------------------------------------------------------------------
                         slack                                 -1.203    

Slack (VIOLATED) :        -1.201ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[10]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/ace_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.156ns  (logic 2.378ns (21.315%)  route 8.778ns (78.685%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.716     5.319    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  rng/lfsr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDSE (Prop_fdse_C_Q)         0.518     5.837 r  rng/lfsr_reg[10]_replica/Q
                         net (fo=9, routed)           0.858     6.694    rng/lfsr_reg_n_0_[10]_repN
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124     6.818 r  rng/saved_card[3]_i_42/O
                         net (fo=2, routed)           0.580     7.398    rng/saved_card[3]_i_42_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.124     7.522 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.447     7.969    rng/saved_card[3]_i_36_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.093 r  rng/saved_card[3]_i_32/O
                         net (fo=6, routed)           0.700     8.793    rng/saved_card[3]_i_32_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I0_O)        0.124     8.917 r  rng/saved_card[3]_i_30/O
                         net (fo=1, routed)           0.582     9.499    rng/saved_card[3]_i_30_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     9.623 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.390    10.013    rng/saved_card[3]_i_24_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  rng/saved_card[3]_i_22/O
                         net (fo=1, routed)           0.626    10.763    rng/saved_card[3]_i_22_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.887 r  rng/saved_card[3]_i_14/O
                         net (fo=6, routed)           0.570    11.457    rng/saved_card[3]_i_14_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.581 r  rng/saved_card[3]_i_15/O
                         net (fo=1, routed)           0.641    12.223    rng/saved_card[3]_i_15_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124    12.347 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.679    13.025    rng/saved_card[3]_i_9_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.149 r  rng/saved_card[3]_i_3/O
                         net (fo=11, routed)          0.656    13.805    rng/saved_card[3]_i_3_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124    13.929 r  rng/score[0]_i_2/O
                         net (fo=8, routed)           0.674    14.603    rng/card_val[0]
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124    14.727 r  rng/score[4]_i_10__0/O
                         net (fo=1, routed)           0.492    15.219    rng/score[4]_i_10__0_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I0_O)        0.124    15.343 r  rng/score[4]_i_9/O
                         net (fo=5, routed)           0.473    15.817    player/score[4]_i_2__0
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.124    15.941 r  player/ace_count[2]_i_2_comp/O
                         net (fo=3, routed)           0.410    16.351    player/ace_count
    SLICE_X1Y65          LUT2 (Prop_lut2_I0_O)        0.124    16.475 r  player/ace_count[0]_i_1/O
                         net (fo=1, routed)           0.000    16.475    player/ace_count[0]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  player/ace_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599    15.022    player/sys_clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  player/ace_count_reg[0]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.029    15.274    player/ace_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -16.475    
  -------------------------------------------------------------------
                         slack                                 -1.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    rng/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  rng/lfsr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.128     1.613 r  rng/lfsr_reg[28]/Q
                         net (fo=1, routed)           0.059     1.672    rng/lfsr_reg_n_0_[28]
    SLICE_X8Y70          FDSE                                         r  rng/lfsr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.000    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y70          FDSE                                         r  rng/lfsr_reg[29]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y70          FDSE (Hold_fdse_C_D)         0.000     1.498    rng/lfsr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 card_logger/send_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/transmitter_log/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.571     1.490    card_logger/sys_clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  card_logger/send_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  card_logger/send_data_reg[4]/Q
                         net (fo=1, routed)           0.116     1.748    card_logger/transmitter_log/Q[4]
    SLICE_X8Y65          FDRE                                         r  card_logger/transmitter_log/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.840     2.005    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  card_logger/transmitter_log/data_reg[4]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.060     1.564    card_logger/transmitter_log/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 card_logger/send_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/transmitter_log/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.571     1.490    card_logger/sys_clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  card_logger/send_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  card_logger/send_data_reg[5]/Q
                         net (fo=1, routed)           0.110     1.741    card_logger/transmitter_log/Q[5]
    SLICE_X8Y65          FDRE                                         r  card_logger/transmitter_log/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.840     2.005    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  card_logger/transmitter_log/data_reg[5]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.053     1.557    card_logger/transmitter_log/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.597     1.516    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  rng/lfsr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.141     1.657 r  rng/lfsr_reg[10]/Q
                         net (fo=2, routed)           0.128     1.786    rng/lfsr_reg_n_0_[10]
    SLICE_X5Y66          FDSE                                         r  rng/lfsr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.867     2.032    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y66          FDSE                                         r  rng/lfsr_reg[11]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y66          FDSE (Hold_fdse_C_D)         0.070     1.601    rng/lfsr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 db2/button_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/button_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    db2/sys_clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  db2/button_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  db2/button_sync1_reg/Q
                         net (fo=1, routed)           0.116     1.775    db2/button_sync1_reg_n_0
    SLICE_X1Y66          FDRE                                         r  db2/button_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.870     2.035    db2/sys_clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  db2/button_out_reg/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.070     1.588    db2/button_out_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 card_logger/baud_rate_unit/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/baud_rate_unit/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.484    card_logger/baud_rate_unit/sys_clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  card_logger/baud_rate_unit/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  card_logger/baud_rate_unit/counter_reg[3]/Q
                         net (fo=6, routed)           0.136     1.761    card_logger/baud_rate_unit/counter_reg[3]
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  card_logger/baud_rate_unit/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.806    card_logger/baud_rate_unit/counter[6]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  card_logger/baud_rate_unit/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.999    card_logger/baud_rate_unit/sys_clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  card_logger/baud_rate_unit/counter_reg[6]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X10Y71         FDRE (Hold_fdre_C_D)         0.121     1.618    card_logger/baud_rate_unit/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 db3/button_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_stand_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.599     1.518    db3/sys_clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  db3/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  db3/button_out_reg/Q
                         net (fo=3, routed)           0.130     1.789    button_stand_db
    SLICE_X0Y66          FDRE                                         r  button_stand_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.870     2.035    sys_clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  button_stand_prev_reg/C
                         clock pessimism             -0.503     1.531    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.070     1.601    button_stand_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 db1/button_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/button_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.591     1.510    db1/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  db1/button_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  db1/button_sync1_reg/Q
                         net (fo=1, routed)           0.115     1.766    db1/button_sync1
    SLICE_X4Y73          FDRE                                         r  db1/button_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.859     2.024    db1/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  db1/button_out_reg/C
                         clock pessimism             -0.513     1.510    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.066     1.576    db1/button_out_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.148ns (67.422%)  route 0.072ns (32.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y70          FDSE                                         r  rng/lfsr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDSE (Prop_fdse_C_Q)         0.148     1.633 r  rng/lfsr_reg[17]/Q
                         net (fo=2, routed)           0.072     1.705    rng/lfsr_reg_n_0_[17]
    SLICE_X8Y70          FDSE                                         r  rng/lfsr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.000    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y70          FDSE                                         r  rng/lfsr_reg[18]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X8Y70          FDSE (Hold_fdse_C_D)         0.023     1.508    rng/lfsr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    rng/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDSE                                         r  rng/lfsr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDSE (Prop_fdse_C_Q)         0.141     1.626 r  rng/lfsr_reg[21]/Q
                         net (fo=1, routed)           0.104     1.731    rng/lfsr_reg_n_0_[21]
    SLICE_X9Y70          FDSE                                         r  rng/lfsr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.000    rng/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDSE                                         r  rng/lfsr_reg[22]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X9Y70          FDSE (Hold_fdse_C_D)         0.047     1.532    rng/lfsr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68     button_hit_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     button_stand_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     button_start_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     blackjack_fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y67     blackjack_fsm/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y67     blackjack_fsm/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71     blackjack_fsm/current_bet_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     blackjack_fsm/current_bet_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     blackjack_fsm/current_bet_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     button_hit_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     button_hit_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     button_stand_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     button_stand_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_start_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_start_prev_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     blackjack_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     button_hit_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     button_hit_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     button_stand_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     button_stand_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_start_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_start_prev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     blackjack_fsm/FSM_sequential_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.642ns  (logic 4.924ns (38.952%)  route 7.718ns (61.048%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.718     5.321    player/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  player/score_reg[4]/Q
                         net (fo=21, routed)          2.149     7.926    player/Q[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.146     8.072 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.452     8.524    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.328     8.852 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.854     9.706    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.916    10.746    dealer/sel0[1]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.116    10.862 r  dealer/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.346    14.208    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    17.962 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.962    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.772ns  (logic 4.951ns (42.061%)  route 6.820ns (57.939%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.718     5.321    player/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  player/score_reg[4]/Q
                         net (fo=21, routed)          2.149     7.926    player/Q[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.146     8.072 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.452     8.524    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.328     8.852 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.854     9.706    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.113    10.943    dealer/sel0[1]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.153    11.096 r  dealer/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.252    13.348    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.744    17.092 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.092    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.612ns  (logic 4.671ns (40.227%)  route 6.941ns (59.773%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.718     5.321    player/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  player/score_reg[4]/Q
                         net (fo=21, routed)          2.149     7.926    player/Q[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.146     8.072 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.452     8.524    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.328     8.852 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.854     9.706    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.765    10.595    dealer/sel0[1]
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.124    10.719 r  dealer/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.720    13.439    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.932 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.932    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.407ns  (logic 4.733ns (41.496%)  route 6.673ns (58.504%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.718     5.321    player/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  player/score_reg[4]/Q
                         net (fo=21, routed)          2.149     7.926    player/Q[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.146     8.072 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.452     8.524    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.328     8.852 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.854     9.706    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.916    10.746    dealer/sel0[1]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.124    10.870 r  dealer/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.302    13.172    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.728 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.728    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.185ns  (logic 4.712ns (42.124%)  route 6.473ns (57.876%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.718     5.321    player/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  player/score_reg[4]/Q
                         net (fo=21, routed)          2.149     7.926    player/Q[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.146     8.072 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.452     8.524    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.328     8.852 f  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.854     9.706    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.830 f  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.113    10.943    dealer/sel0[1]
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.124    11.067 r  dealer/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905    12.972    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.506 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.506    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.135ns  (logic 4.755ns (42.705%)  route 6.380ns (57.295%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.718     5.321    player/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  player/score_reg[4]/Q
                         net (fo=21, routed)          2.149     7.926    player/Q[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.146     8.072 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.452     8.524    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.328     8.852 f  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.854     9.706    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.830 f  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.629    10.459    dealer/sel0[1]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.124    10.583 r  dealer/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.295    12.878    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.455 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.455    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.097ns  (logic 4.989ns (44.955%)  route 6.108ns (55.045%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.718     5.321    player/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  player/score_reg[4]/Q
                         net (fo=21, routed)          2.149     7.926    player/Q[4]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.146     8.072 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.452     8.524    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I5_O)        0.328     8.852 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.854     9.706    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X9Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.765    10.595    dealer/sel0[1]
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.150    10.745 r  dealer/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.888    12.633    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.785    16.418 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.418    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.355ns  (logic 4.521ns (43.656%)  route 5.834ns (56.344%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.478     5.715 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=12, routed)          0.900     6.615    seven_seg/digit_select[1]
    SLICE_X9Y69          LUT2 (Prop_lut2_I1_O)        0.323     6.938 r  seven_seg/anode_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           4.934    11.872    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.592 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.592    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_logger/transmitter_log/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.660ns  (logic 4.011ns (41.525%)  route 5.649ns (58.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.640     5.243    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  card_logger/transmitter_log/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  card_logger/transmitter_log/tx_reg/Q
                         net (fo=1, routed)           5.649    11.347    uart_txd_in_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.903 r  uart_txd_in_OBUF_inst/O
                         net (fo=0)                   0.000    14.903    uart_txd_in
    D4                                                                r  uart_txd_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 4.309ns (51.993%)  route 3.978ns (48.007%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.634     5.237    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.478     5.715 r  seven_seg/digit_select_reg[1]/Q
                         net (fo=12, routed)          1.058     6.773    seven_seg/digit_select[1]
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.295     7.068 r  seven_seg/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.920     9.988    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    13.523 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.523    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blackjack_fsm/rgb_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.359ns (74.019%)  route 0.477ns (25.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.595     1.514    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  blackjack_fsm/rgb_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  blackjack_fsm/rgb_r_reg/Q
                         net (fo=1, routed)           0.477     2.132    rgb_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.351 r  rgb_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.351    rgb_r
    N15                                                               r  rgb_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.397ns (75.833%)  route 0.445ns (24.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.595     1.514    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y70          FDPE                                         r  blackjack_fsm/money_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  blackjack_fsm/money_out_reg[6]/Q
                         net (fo=8, routed)           0.445     2.100    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.356 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.356    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.396ns (75.044%)  route 0.464ns (24.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.591     1.510    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  blackjack_fsm/money_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  blackjack_fsm/money_out_reg[11]/Q
                         net (fo=9, routed)           0.464     2.139    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.371 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.371    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.416ns (74.965%)  route 0.473ns (25.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.591     1.510    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  blackjack_fsm/money_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  blackjack_fsm/money_out_reg[12]/Q
                         net (fo=8, routed)           0.473     2.147    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.400 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.400    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.393ns (73.408%)  route 0.505ns (26.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.593     1.512    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDPE                                         r  blackjack_fsm/money_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDPE (Prop_fdpe_C_Q)         0.141     1.653 r  blackjack_fsm/money_out_reg[5]/Q
                         net (fo=9, routed)           0.505     2.158    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.411 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.411    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/rgb_g_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.404ns (72.870%)  route 0.523ns (27.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.595     1.514    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  blackjack_fsm/rgb_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.128     1.642 r  blackjack_fsm/rgb_g_reg/Q
                         net (fo=1, routed)           0.523     2.165    rgb_g_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.276     3.441 r  rgb_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.441    rgb_g
    M16                                                               r  rgb_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.419ns (73.028%)  route 0.524ns (26.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.591     1.510    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  blackjack_fsm/money_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  blackjack_fsm/money_out_reg[9]/Q
                         net (fo=8, routed)           0.524     2.198    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.453 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.453    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.417ns (72.291%)  route 0.543ns (27.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.594     1.513    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  blackjack_fsm/money_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  blackjack_fsm/money_out_reg[10]/Q
                         net (fo=9, routed)           0.543     2.220    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.474 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.474    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.397ns (70.303%)  route 0.590ns (29.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.593     1.512    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  blackjack_fsm/money_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  blackjack_fsm/money_out_reg[7]/Q
                         net (fo=9, routed)           0.590     2.243    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.499 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.499    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.415ns (69.785%)  route 0.613ns (30.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.594     1.513    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  blackjack_fsm/money_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  blackjack_fsm/money_out_reg[3]/Q
                         net (fo=8, routed)           0.613     2.290    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.541 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.541    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.701ns  (logic 2.343ns (21.892%)  route 8.358ns (78.108%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.679     6.145    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.269    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.649 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.624     7.273    blackjack_fsm/state123_in
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.124     7.397 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           1.287     8.684    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.758     9.566    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.010    10.701    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  blackjack_fsm/delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  blackjack_fsm/delay_reg[1]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.701ns  (logic 2.343ns (21.892%)  route 8.358ns (78.108%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.679     6.145    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.269    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.649 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.624     7.273    blackjack_fsm/state123_in
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.124     7.397 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           1.287     8.684    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.758     9.566    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.010    10.701    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  blackjack_fsm/delay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  blackjack_fsm/delay_reg[2]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.701ns  (logic 2.343ns (21.892%)  route 8.358ns (78.108%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.679     6.145    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.269    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.649 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.624     7.273    blackjack_fsm/state123_in
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.124     7.397 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           1.287     8.684    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.758     9.566    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.010    10.701    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  blackjack_fsm/delay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  blackjack_fsm/delay_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.701ns  (logic 2.343ns (21.892%)  route 8.358ns (78.108%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.679     6.145    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.269    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.649 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.624     7.273    blackjack_fsm/state123_in
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.124     7.397 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           1.287     8.684    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.758     9.566    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.010    10.701    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  blackjack_fsm/delay_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  blackjack_fsm/delay_reg[4]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.570ns  (logic 2.343ns (22.163%)  route 8.227ns (77.837%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.679     6.145    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.269    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.649 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.624     7.273    blackjack_fsm/state123_in
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.124     7.397 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           1.287     8.684    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.758     9.566    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          0.879    10.570    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  blackjack_fsm/delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  blackjack_fsm/delay_reg[5]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.570ns  (logic 2.343ns (22.163%)  route 8.227ns (77.837%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.679     6.145    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.269    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.649 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.624     7.273    blackjack_fsm/state123_in
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.124     7.397 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           1.287     8.684    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.758     9.566    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          0.879    10.570    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  blackjack_fsm/delay_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  blackjack_fsm/delay_reg[6]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.570ns  (logic 2.343ns (22.163%)  route 8.227ns (77.837%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.679     6.145    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.269    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.649 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.624     7.273    blackjack_fsm/state123_in
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.124     7.397 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           1.287     8.684    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.758     9.566    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          0.879    10.570    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  blackjack_fsm/delay_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  blackjack_fsm/delay_reg[7]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.570ns  (logic 2.343ns (22.163%)  route 8.227ns (77.837%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.679     6.145    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.269    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.649 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.624     7.273    blackjack_fsm/state123_in
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.124     7.397 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           1.287     8.684    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.758     9.566    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          0.879    10.570    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  blackjack_fsm/delay_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  blackjack_fsm/delay_reg[8]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.521ns  (logic 2.343ns (22.266%)  route 8.178ns (77.734%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.679     6.145    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.269    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.649 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.624     7.273    blackjack_fsm/state123_in
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.124     7.397 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           1.287     8.684    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.758     9.566    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          0.830    10.521    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  blackjack_fsm/delay_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.598     5.021    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  blackjack_fsm/delay_reg[10]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.521ns  (logic 2.343ns (22.266%)  route 8.178ns (77.734%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.679     6.145    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.269 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.269    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.649 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.624     7.273    blackjack_fsm/state123_in
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.124     7.397 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           1.287     8.684    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.808 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.758     9.566    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.690 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          0.830    10.521    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X2Y66          FDRE                                         r  blackjack_fsm/delay_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.598     5.021    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  blackjack_fsm/delay_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[3]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.245ns (33.955%)  route 0.477ns (66.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw_bet[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_bet_IBUF[3]_inst/O
                         net (fo=4, routed)           0.477     0.722    blackjack_fsm/sw_bet_IBUF[3]
    SLICE_X1Y70          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.866     2.031    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[10]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.250ns (33.948%)  route 0.486ns (66.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw_bet[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sw_bet_IBUF[10]_inst/O
                         net (fo=4, routed)           0.486     0.736    blackjack_fsm/sw_bet_IBUF[10]
    SLICE_X1Y73          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.862     2.027    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            blackjack_fsm/money_out_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.248ns (33.369%)  route 0.495ns (66.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  sys_rst_IBUF_inst/O
                         net (fo=89, routed)          0.495     0.743    blackjack_fsm/sys_rst_IBUF
    SLICE_X2Y75          FDCE                                         f  blackjack_fsm/money_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.861     2.026    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  blackjack_fsm/money_out_reg[12]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            blackjack_fsm/money_out_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.248ns (33.369%)  route 0.495ns (66.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  sys_rst_IBUF_inst/O
                         net (fo=89, routed)          0.495     0.743    blackjack_fsm/sys_rst_IBUF
    SLICE_X2Y75          FDCE                                         f  blackjack_fsm/money_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.861     2.026    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  blackjack_fsm/money_out_reg[14]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            blackjack_fsm/money_out_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.248ns (33.369%)  route 0.495ns (66.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  sys_rst_IBUF_inst/O
                         net (fo=89, routed)          0.495     0.743    blackjack_fsm/sys_rst_IBUF
    SLICE_X2Y75          FDCE                                         f  blackjack_fsm/money_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.861     2.026    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  blackjack_fsm/money_out_reg[8]/C

Slack:                    inf
  Source:                 button_hit_unbounced
                            (input port)
  Destination:            db2/button_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.256ns (33.899%)  route 0.499ns (66.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button_hit_unbounced (IN)
                         net (fo=0)                   0.000     0.000    button_hit_unbounced
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  button_hit_unbounced_IBUF_inst/O
                         net (fo=1, routed)           0.499     0.754    db2/button_hit_unbounced_IBUF
    SLICE_X1Y66          FDRE                                         r  db2/button_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.870     2.035    db2/sys_clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  db2/button_sync0_reg/C

Slack:                    inf
  Source:                 sw_bet[4]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.260ns (32.730%)  route 0.535ns (67.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw_bet[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sw_bet_IBUF[4]_inst/O
                         net (fo=4, routed)           0.535     0.795    blackjack_fsm/sw_bet_IBUF[4]
    SLICE_X1Y72          FDRE                                         r  blackjack_fsm/current_bet_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.864     2.029    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  blackjack_fsm/current_bet_reg[4]/C

Slack:                    inf
  Source:                 button_stand_unbounced
                            (input port)
  Destination:            db3/button_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.235ns (29.300%)  route 0.568ns (70.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  button_stand_unbounced (IN)
                         net (fo=0)                   0.000     0.000    button_stand_unbounced
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  button_stand_unbounced_IBUF_inst/O
                         net (fo=1, routed)           0.568     0.803    db3/button_stand_unbounced_IBUF
    SLICE_X1Y71          FDRE                                         r  db3/button_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.865     2.030    db3/sys_clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  db3/button_sync0_reg/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            blackjack_fsm/money_out_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.248ns (29.878%)  route 0.582ns (70.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  sys_rst_IBUF_inst/O
                         net (fo=89, routed)          0.582     0.829    blackjack_fsm/sys_rst_IBUF
    SLICE_X2Y74          FDCE                                         f  blackjack_fsm/money_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.861     2.026    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  blackjack_fsm/money_out_reg[11]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            blackjack_fsm/money_out_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.248ns (29.878%)  route 0.582ns (70.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  sys_rst_IBUF_inst/O
                         net (fo=89, routed)          0.582     0.829    blackjack_fsm/sys_rst_IBUF
    SLICE_X2Y74          FDCE                                         f  blackjack_fsm/money_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.861     2.026    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  blackjack_fsm/money_out_reg[13]/C





