Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May  9 16:00:12 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: clock_gen_mod/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.920        0.000                      0                   65        0.102        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.920        0.000                      0                   65        0.102        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 clock_gen_mod/divisions_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.828ns (18.468%)  route 3.656ns (81.532%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.641     5.326    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  static         clock_gen_mod/divisions_reg[19]/Q
                         net (fo=2, routed)           0.857     6.639    static         clock_gen_mod/divisions[19]
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.763 f  static         clock_gen_mod/divisions[0]_i_6/O
                         net (fo=1, routed)           0.725     7.488    static         clock_gen_mod/divisions[0]_i_6_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I1_O)        0.124     7.612 f  static         clock_gen_mod/divisions[0]_i_2/O
                         net (fo=4, routed)           0.958     8.569    static         clock_gen_mod/divisions[0]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  static         clock_gen_mod/divisions[31]_i_1/O
                         net (fo=31, routed)          1.116     9.810    static         clock_gen_mod/divisions[31]_i_1_n_0
    SLICE_X83Y152        FDRE                                         r  static         clock_gen_mod/divisions_reg[29]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                 
    R4                                                0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    15.009    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y152        FDRE                                         r  static         clock_gen_mod/divisions_reg[29]/C
                         clock pessimism              0.185    15.194                     
                         clock uncertainty           -0.035    15.159                     
    SLICE_X83Y152        FDRE (Setup_fdre_C_R)       -0.429    14.730    static           clock_gen_mod/divisions_reg[29]
  -------------------------------------------------------------------
                         required time                         14.730                     
                         arrival time                          -9.810                     
  -------------------------------------------------------------------
                         slack                                  4.920                     

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 clock_gen_mod/divisions_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.828ns (18.468%)  route 3.656ns (81.532%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.641     5.326    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  static         clock_gen_mod/divisions_reg[19]/Q
                         net (fo=2, routed)           0.857     6.639    static         clock_gen_mod/divisions[19]
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.763 f  static         clock_gen_mod/divisions[0]_i_6/O
                         net (fo=1, routed)           0.725     7.488    static         clock_gen_mod/divisions[0]_i_6_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I1_O)        0.124     7.612 f  static         clock_gen_mod/divisions[0]_i_2/O
                         net (fo=4, routed)           0.958     8.569    static         clock_gen_mod/divisions[0]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  static         clock_gen_mod/divisions[31]_i_1/O
                         net (fo=31, routed)          1.116     9.810    static         clock_gen_mod/divisions[31]_i_1_n_0
    SLICE_X83Y152        FDRE                                         r  static         clock_gen_mod/divisions_reg[30]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                 
    R4                                                0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    15.009    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y152        FDRE                                         r  static         clock_gen_mod/divisions_reg[30]/C
                         clock pessimism              0.185    15.194                     
                         clock uncertainty           -0.035    15.159                     
    SLICE_X83Y152        FDRE (Setup_fdre_C_R)       -0.429    14.730    static           clock_gen_mod/divisions_reg[30]
  -------------------------------------------------------------------
                         required time                         14.730                     
                         arrival time                          -9.810                     
  -------------------------------------------------------------------
                         slack                                  4.920                     

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 clock_gen_mod/divisions_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.828ns (18.468%)  route 3.656ns (81.532%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.641     5.326    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  static         clock_gen_mod/divisions_reg[19]/Q
                         net (fo=2, routed)           0.857     6.639    static         clock_gen_mod/divisions[19]
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.763 f  static         clock_gen_mod/divisions[0]_i_6/O
                         net (fo=1, routed)           0.725     7.488    static         clock_gen_mod/divisions[0]_i_6_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I1_O)        0.124     7.612 f  static         clock_gen_mod/divisions[0]_i_2/O
                         net (fo=4, routed)           0.958     8.569    static         clock_gen_mod/divisions[0]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  static         clock_gen_mod/divisions[31]_i_1/O
                         net (fo=31, routed)          1.116     9.810    static         clock_gen_mod/divisions[31]_i_1_n_0
    SLICE_X83Y152        FDRE                                         r  static         clock_gen_mod/divisions_reg[31]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                 
    R4                                                0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    15.009    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y152        FDRE                                         r  static         clock_gen_mod/divisions_reg[31]/C
                         clock pessimism              0.185    15.194                     
                         clock uncertainty           -0.035    15.159                     
    SLICE_X83Y152        FDRE (Setup_fdre_C_R)       -0.429    14.730    static           clock_gen_mod/divisions_reg[31]
  -------------------------------------------------------------------
                         required time                         14.730                     
                         arrival time                          -9.810                     
  -------------------------------------------------------------------
                         slack                                  4.920                     

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 clock_gen_mod/divisions_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.828ns (19.056%)  route 3.517ns (80.944%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.641     5.326    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  static         clock_gen_mod/divisions_reg[19]/Q
                         net (fo=2, routed)           0.857     6.639    static         clock_gen_mod/divisions[19]
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.763 f  static         clock_gen_mod/divisions[0]_i_6/O
                         net (fo=1, routed)           0.725     7.488    static         clock_gen_mod/divisions[0]_i_6_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I1_O)        0.124     7.612 f  static         clock_gen_mod/divisions[0]_i_2/O
                         net (fo=4, routed)           0.958     8.569    static         clock_gen_mod/divisions[0]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  static         clock_gen_mod/divisions[31]_i_1/O
                         net (fo=31, routed)          0.978     9.671    static         clock_gen_mod/divisions[31]_i_1_n_0
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[25]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                 
    R4                                                0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    15.009    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[25]/C
                         clock pessimism              0.185    15.194                     
                         clock uncertainty           -0.035    15.159                     
    SLICE_X83Y151        FDRE (Setup_fdre_C_R)       -0.429    14.730    static           clock_gen_mod/divisions_reg[25]
  -------------------------------------------------------------------
                         required time                         14.730                     
                         arrival time                          -9.671                     
  -------------------------------------------------------------------
                         slack                                  5.059                     

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 clock_gen_mod/divisions_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.828ns (19.056%)  route 3.517ns (80.944%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.641     5.326    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  static         clock_gen_mod/divisions_reg[19]/Q
                         net (fo=2, routed)           0.857     6.639    static         clock_gen_mod/divisions[19]
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.763 f  static         clock_gen_mod/divisions[0]_i_6/O
                         net (fo=1, routed)           0.725     7.488    static         clock_gen_mod/divisions[0]_i_6_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I1_O)        0.124     7.612 f  static         clock_gen_mod/divisions[0]_i_2/O
                         net (fo=4, routed)           0.958     8.569    static         clock_gen_mod/divisions[0]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  static         clock_gen_mod/divisions[31]_i_1/O
                         net (fo=31, routed)          0.978     9.671    static         clock_gen_mod/divisions[31]_i_1_n_0
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[26]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                 
    R4                                                0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    15.009    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[26]/C
                         clock pessimism              0.185    15.194                     
                         clock uncertainty           -0.035    15.159                     
    SLICE_X83Y151        FDRE (Setup_fdre_C_R)       -0.429    14.730    static           clock_gen_mod/divisions_reg[26]
  -------------------------------------------------------------------
                         required time                         14.730                     
                         arrival time                          -9.671                     
  -------------------------------------------------------------------
                         slack                                  5.059                     

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 clock_gen_mod/divisions_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.828ns (19.056%)  route 3.517ns (80.944%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.641     5.326    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  static         clock_gen_mod/divisions_reg[19]/Q
                         net (fo=2, routed)           0.857     6.639    static         clock_gen_mod/divisions[19]
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.763 f  static         clock_gen_mod/divisions[0]_i_6/O
                         net (fo=1, routed)           0.725     7.488    static         clock_gen_mod/divisions[0]_i_6_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I1_O)        0.124     7.612 f  static         clock_gen_mod/divisions[0]_i_2/O
                         net (fo=4, routed)           0.958     8.569    static         clock_gen_mod/divisions[0]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  static         clock_gen_mod/divisions[31]_i_1/O
                         net (fo=31, routed)          0.978     9.671    static         clock_gen_mod/divisions[31]_i_1_n_0
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[27]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                 
    R4                                                0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    15.009    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[27]/C
                         clock pessimism              0.185    15.194                     
                         clock uncertainty           -0.035    15.159                     
    SLICE_X83Y151        FDRE (Setup_fdre_C_R)       -0.429    14.730    static           clock_gen_mod/divisions_reg[27]
  -------------------------------------------------------------------
                         required time                         14.730                     
                         arrival time                          -9.671                     
  -------------------------------------------------------------------
                         slack                                  5.059                     

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 clock_gen_mod/divisions_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.828ns (19.056%)  route 3.517ns (80.944%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.641     5.326    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  static         clock_gen_mod/divisions_reg[19]/Q
                         net (fo=2, routed)           0.857     6.639    static         clock_gen_mod/divisions[19]
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.763 f  static         clock_gen_mod/divisions[0]_i_6/O
                         net (fo=1, routed)           0.725     7.488    static         clock_gen_mod/divisions[0]_i_6_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I1_O)        0.124     7.612 f  static         clock_gen_mod/divisions[0]_i_2/O
                         net (fo=4, routed)           0.958     8.569    static         clock_gen_mod/divisions[0]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  static         clock_gen_mod/divisions[31]_i_1/O
                         net (fo=31, routed)          0.978     9.671    static         clock_gen_mod/divisions[31]_i_1_n_0
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[28]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                 
    R4                                                0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    15.009    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[28]/C
                         clock pessimism              0.185    15.194                     
                         clock uncertainty           -0.035    15.159                     
    SLICE_X83Y151        FDRE (Setup_fdre_C_R)       -0.429    14.730    static           clock_gen_mod/divisions_reg[28]
  -------------------------------------------------------------------
                         required time                         14.730                     
                         arrival time                          -9.671                     
  -------------------------------------------------------------------
                         slack                                  5.059                     

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 clock_gen_mod/divisions_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.828ns (20.241%)  route 3.263ns (79.759%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.641     5.326    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  static         clock_gen_mod/divisions_reg[19]/Q
                         net (fo=2, routed)           0.857     6.639    static         clock_gen_mod/divisions[19]
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.763 f  static         clock_gen_mod/divisions[0]_i_6/O
                         net (fo=1, routed)           0.725     7.488    static         clock_gen_mod/divisions[0]_i_6_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I1_O)        0.124     7.612 f  static         clock_gen_mod/divisions[0]_i_2/O
                         net (fo=4, routed)           0.958     8.569    static         clock_gen_mod/divisions[0]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  static         clock_gen_mod/divisions[31]_i_1/O
                         net (fo=31, routed)          0.723     9.417    static         clock_gen_mod/divisions[31]_i_1_n_0
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[21]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                 
    R4                                                0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    15.009    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[21]/C
                         clock pessimism              0.185    15.194                     
                         clock uncertainty           -0.035    15.159                     
    SLICE_X83Y150        FDRE (Setup_fdre_C_R)       -0.429    14.730    static           clock_gen_mod/divisions_reg[21]
  -------------------------------------------------------------------
                         required time                         14.730                     
                         arrival time                          -9.417                     
  -------------------------------------------------------------------
                         slack                                  5.313                     

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 clock_gen_mod/divisions_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.828ns (20.241%)  route 3.263ns (79.759%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.641     5.326    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  static         clock_gen_mod/divisions_reg[19]/Q
                         net (fo=2, routed)           0.857     6.639    static         clock_gen_mod/divisions[19]
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.763 f  static         clock_gen_mod/divisions[0]_i_6/O
                         net (fo=1, routed)           0.725     7.488    static         clock_gen_mod/divisions[0]_i_6_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I1_O)        0.124     7.612 f  static         clock_gen_mod/divisions[0]_i_2/O
                         net (fo=4, routed)           0.958     8.569    static         clock_gen_mod/divisions[0]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  static         clock_gen_mod/divisions[31]_i_1/O
                         net (fo=31, routed)          0.723     9.417    static         clock_gen_mod/divisions[31]_i_1_n_0
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[22]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                 
    R4                                                0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    15.009    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[22]/C
                         clock pessimism              0.185    15.194                     
                         clock uncertainty           -0.035    15.159                     
    SLICE_X83Y150        FDRE (Setup_fdre_C_R)       -0.429    14.730    static           clock_gen_mod/divisions_reg[22]
  -------------------------------------------------------------------
                         required time                         14.730                     
                         arrival time                          -9.417                     
  -------------------------------------------------------------------
                         slack                                  5.313                     

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 clock_gen_mod/divisions_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.828ns (20.241%)  route 3.263ns (79.759%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.641     5.326    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.456     5.782 r  static         clock_gen_mod/divisions_reg[19]/Q
                         net (fo=2, routed)           0.857     6.639    static         clock_gen_mod/divisions[19]
    SLICE_X82Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.763 f  static         clock_gen_mod/divisions[0]_i_6/O
                         net (fo=1, routed)           0.725     7.488    static         clock_gen_mod/divisions[0]_i_6_n_0
    SLICE_X82Y150        LUT6 (Prop_lut6_I1_O)        0.124     7.612 f  static         clock_gen_mod/divisions[0]_i_2/O
                         net (fo=4, routed)           0.958     8.569    static         clock_gen_mod/divisions[0]_i_2_n_0
    SLICE_X82Y146        LUT4 (Prop_lut4_I0_O)        0.124     8.693 r  static         clock_gen_mod/divisions[31]_i_1/O
                         net (fo=31, routed)          0.723     9.417    static         clock_gen_mod/divisions[31]_i_1_n_0
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[23]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                 
    R4                                                0.000    10.000 r  static         clk (IN)
                         net (fo=0)                   0.000    10.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.510    15.009    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[23]/C
                         clock pessimism              0.185    15.194                     
                         clock uncertainty           -0.035    15.159                     
    SLICE_X83Y150        FDRE (Setup_fdre_C_R)       -0.429    14.730    static           clock_gen_mod/divisions_reg[23]
  -------------------------------------------------------------------
                         required time                         14.730                     
                         arrival time                          -9.417                     
  -------------------------------------------------------------------
                         slack                                  5.313                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clock_gen_mod/divisions_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.511    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  static         clock_gen_mod/divisions_reg[20]/Q
                         net (fo=2, routed)           0.119     1.771    static         clock_gen_mod/divisions[20]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  static         clock_gen_mod/divisions0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.932    static         clock_gen_mod/divisions0_carry__3_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.986 r  static         clock_gen_mod/divisions0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.986    static         clock_gen_mod/data0[21]
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.027    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[21]/C
                         clock pessimism             -0.248     1.779                     
    SLICE_X83Y150        FDRE (Hold_fdre_C_D)         0.105     1.884    static           clock_gen_mod/divisions_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.884                     
                         arrival time                           1.986                     
  -------------------------------------------------------------------
                         slack                                  0.102                     

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clock_gen_mod/divisions_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.511    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  static         clock_gen_mod/divisions_reg[20]/Q
                         net (fo=2, routed)           0.119     1.771    static         clock_gen_mod/divisions[20]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  static         clock_gen_mod/divisions0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.932    static         clock_gen_mod/divisions0_carry__3_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.997 r  static         clock_gen_mod/divisions0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.997    static         clock_gen_mod/data0[23]
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.027    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[23]/C
                         clock pessimism             -0.248     1.779                     
    SLICE_X83Y150        FDRE (Hold_fdre_C_D)         0.105     1.884    static           clock_gen_mod/divisions_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.884                     
                         arrival time                           1.997                     
  -------------------------------------------------------------------
                         slack                                  0.113                     

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clock_gen_mod/divisions_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.511    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  static         clock_gen_mod/divisions_reg[20]/Q
                         net (fo=2, routed)           0.119     1.771    static         clock_gen_mod/divisions[20]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  static         clock_gen_mod/divisions0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.932    static         clock_gen_mod/divisions0_carry__3_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.022 r  static         clock_gen_mod/divisions0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.022    static         clock_gen_mod/data0[22]
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.027    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[22]/C
                         clock pessimism             -0.248     1.779                     
    SLICE_X83Y150        FDRE (Hold_fdre_C_D)         0.105     1.884    static           clock_gen_mod/divisions_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.884                     
                         arrival time                           2.022                     
  -------------------------------------------------------------------
                         slack                                  0.138                     

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clock_gen_mod/divisions_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.511    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  static         clock_gen_mod/divisions_reg[20]/Q
                         net (fo=2, routed)           0.119     1.771    static         clock_gen_mod/divisions[20]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  static         clock_gen_mod/divisions0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.932    static         clock_gen_mod/divisions0_carry__3_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.022 r  static         clock_gen_mod/divisions0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.022    static         clock_gen_mod/data0[24]
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.027    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y150        FDRE                                         r  static         clock_gen_mod/divisions_reg[24]/C
                         clock pessimism             -0.248     1.779                     
    SLICE_X83Y150        FDRE (Hold_fdre_C_D)         0.105     1.884    static           clock_gen_mod/divisions_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.884                     
                         arrival time                           2.022                     
  -------------------------------------------------------------------
                         slack                                  0.138                     

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 clock_gen_mod/divisions_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.511    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  static         clock_gen_mod/divisions_reg[20]/Q
                         net (fo=2, routed)           0.119     1.771    static         clock_gen_mod/divisions[20]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  static         clock_gen_mod/divisions0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.932    static         clock_gen_mod/divisions0_carry__3_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  static         clock_gen_mod/divisions0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.971    static         clock_gen_mod/divisions0_carry__4_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  static         clock_gen_mod/divisions0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.025    static         clock_gen_mod/data0[25]
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.027    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[25]/C
                         clock pessimism             -0.248     1.779                     
    SLICE_X83Y151        FDRE (Hold_fdre_C_D)         0.105     1.884    static           clock_gen_mod/divisions_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.884                     
                         arrival time                           2.025                     
  -------------------------------------------------------------------
                         slack                                  0.141                     

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clock_gen_mod/divisions_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.511    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  static         clock_gen_mod/divisions_reg[20]/Q
                         net (fo=2, routed)           0.119     1.771    static         clock_gen_mod/divisions[20]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  static         clock_gen_mod/divisions0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.932    static         clock_gen_mod/divisions0_carry__3_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  static         clock_gen_mod/divisions0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.971    static         clock_gen_mod/divisions0_carry__4_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  static         clock_gen_mod/divisions0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.036    static         clock_gen_mod/data0[27]
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[27]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.027    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[27]/C
                         clock pessimism             -0.248     1.779                     
    SLICE_X83Y151        FDRE (Hold_fdre_C_D)         0.105     1.884    static           clock_gen_mod/divisions_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.884                     
                         arrival time                           2.036                     
  -------------------------------------------------------------------
                         slack                                  0.152                     

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clock_gen_mod/divisions_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.511    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  static         clock_gen_mod/divisions_reg[20]/Q
                         net (fo=2, routed)           0.119     1.771    static         clock_gen_mod/divisions[20]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  static         clock_gen_mod/divisions0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.932    static         clock_gen_mod/divisions0_carry__3_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  static         clock_gen_mod/divisions0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.971    static         clock_gen_mod/divisions0_carry__4_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.061 r  static         clock_gen_mod/divisions0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.061    static         clock_gen_mod/data0[26]
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[26]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.027    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[26]/C
                         clock pessimism             -0.248     1.779                     
    SLICE_X83Y151        FDRE (Hold_fdre_C_D)         0.105     1.884    static           clock_gen_mod/divisions_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.884                     
                         arrival time                           2.061                     
  -------------------------------------------------------------------
                         slack                                  0.177                     

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clock_gen_mod/divisions_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.511    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  static         clock_gen_mod/divisions_reg[20]/Q
                         net (fo=2, routed)           0.119     1.771    static         clock_gen_mod/divisions[20]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  static         clock_gen_mod/divisions0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.932    static         clock_gen_mod/divisions0_carry__3_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  static         clock_gen_mod/divisions0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.971    static         clock_gen_mod/divisions0_carry__4_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.061 r  static         clock_gen_mod/divisions0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.061    static         clock_gen_mod/data0[28]
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.027    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y151        FDRE                                         r  static         clock_gen_mod/divisions_reg[28]/C
                         clock pessimism             -0.248     1.779                     
    SLICE_X83Y151        FDRE (Hold_fdre_C_D)         0.105     1.884    static           clock_gen_mod/divisions_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.884                     
                         arrival time                           2.061                     
  -------------------------------------------------------------------
                         slack                                  0.177                     

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clock_gen_mod/divisions_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.305%)  route 0.120ns (21.695%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.511    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  static         clock_gen_mod/divisions_reg[20]/Q
                         net (fo=2, routed)           0.119     1.771    static         clock_gen_mod/divisions[20]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  static         clock_gen_mod/divisions0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.932    static         clock_gen_mod/divisions0_carry__3_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  static         clock_gen_mod/divisions0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.971    static         clock_gen_mod/divisions0_carry__4_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  static         clock_gen_mod/divisions0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.010    static         clock_gen_mod/divisions0_carry__5_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  static         clock_gen_mod/divisions0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.064    static         clock_gen_mod/data0[29]
    SLICE_X83Y152        FDRE                                         r  static         clock_gen_mod/divisions_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.027    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y152        FDRE                                         r  static         clock_gen_mod/divisions_reg[29]/C
                         clock pessimism             -0.248     1.779                     
    SLICE_X83Y152        FDRE (Hold_fdre_C_D)         0.105     1.884    static           clock_gen_mod/divisions_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.884                     
                         arrival time                           2.064                     
  -------------------------------------------------------------------
                         slack                                  0.180                     

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clock_gen_mod/divisions_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen_mod/divisions_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.444ns (78.728%)  route 0.120ns (21.272%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.566     1.511    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y149        FDRE                                         r  static         clock_gen_mod/divisions_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  static         clock_gen_mod/divisions_reg[20]/Q
                         net (fo=2, routed)           0.119     1.771    static         clock_gen_mod/divisions[20]
    SLICE_X83Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  static         clock_gen_mod/divisions0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.932    static         clock_gen_mod/divisions0_carry__3_n_0
    SLICE_X83Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  static         clock_gen_mod/divisions0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.971    static         clock_gen_mod/divisions0_carry__4_n_0
    SLICE_X83Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  static         clock_gen_mod/divisions0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.010    static         clock_gen_mod/divisions0_carry__5_n_0
    SLICE_X83Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.075 r  static         clock_gen_mod/divisions0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.075    static         clock_gen_mod/data0[31]
    SLICE_X83Y152        FDRE                                         r  static         clock_gen_mod/divisions_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                 
    R4                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  static         clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    static         clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     2.027    static         clock_gen_mod/clk_IBUF_BUFG
    SLICE_X83Y152        FDRE                                         r  static         clock_gen_mod/divisions_reg[31]/C
                         clock pessimism             -0.248     1.779                     
    SLICE_X83Y152        FDRE (Hold_fdre_C_D)         0.105     1.884    static           clock_gen_mod/divisions_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.884                     
                         arrival time                           2.075                     
  -------------------------------------------------------------------
                         slack                                  0.191                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y146  clock_gen_mod/clk_out_buf_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y146  clock_gen_mod/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y146  clock_gen_mod/divisions_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y147  clock_gen_mod/divisions_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y147  clock_gen_mod/divisions_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y147  clock_gen_mod/divisions_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y148  clock_gen_mod/divisions_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y148  clock_gen_mod/divisions_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y148  clock_gen_mod/divisions_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y150  clock_gen_mod/divisions_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y150  clock_gen_mod/divisions_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y150  clock_gen_mod/divisions_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y150  clock_gen_mod/divisions_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y151  clock_gen_mod/divisions_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y151  clock_gen_mod/divisions_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y151  clock_gen_mod/divisions_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y151  clock_gen_mod/divisions_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y152  clock_gen_mod/divisions_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y152  clock_gen_mod/divisions_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y147  clock_gen_mod/divisions_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y147  clock_gen_mod/divisions_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y147  clock_gen_mod/divisions_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y148  clock_gen_mod/divisions_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y148  clock_gen_mod/divisions_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y148  clock_gen_mod/divisions_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y148  clock_gen_mod/divisions_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y149  clock_gen_mod/divisions_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y149  clock_gen_mod/divisions_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y149  clock_gen_mod/divisions_reg[19]/C



