Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Nov 15 02:17:35 2017
| Host         : egk-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -file DemoInterconnect_wrapper_control_sets_placed.rpt
| Design       : DemoInterconnect_wrapper
| Device       : xc7a15t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution

1. Summary
----------

+-------------------------------+-------+
|             Status            | Count |
+-------------------------------+-------+
| Number of unique control sets |   299 |
+-------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1778 |          517 |
| No           | No                    | Yes                    |             151 |           45 |
| No           | Yes                   | No                     |             683 |          235 |
| Yes          | No                    | No                     |            2280 |          625 |
| Yes          | No                    | Yes                    |              82 |           18 |
| Yes          | Yes                   | No                     |            1239 |          303 |
+--------------+-----------------------+------------------------+-----------------+--------------+


