
################################################################
# This is a generated script based on design: k7_connectivity_trd
#
# Though there are limitations about the generated script,
# the main purpose of this utility is to make learning
# IP Integrator Tcl commands easier.
################################################################

################################################################
# Check if script is running in correct Vivado version.
################################################################
set scripts_vivado_version 2014.3
set current_vivado_version [version -short]

if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
   puts ""
   puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."

   return 1
}

################################################################
# START
################################################################

# To test this script, run the following commands from Vivado Tcl console:
# source k7_connectivity_trd_script.tcl

# If you do not already have a project created,
# you can create a project using the following command:
#    create_project project_1 myproj -part xc7k325tffg900-2


# CHANGE DESIGN NAME HERE
set design_name k7_connectivity_trd

# If you do not already have an existing IP Integrator design open,
# you can create a design using the following command:
#    create_bd_design $design_name

# CHECKING IF PROJECT EXISTS
if { [get_projects -quiet] eq "" } {
   puts "ERROR: Please open or create a project!"
   return 1
}


# Creating design if needed
set errMsg ""
set nRet 0

set cur_design [current_bd_design -quiet]
set list_cells [get_bd_cells -quiet]

if { ${design_name} eq "" } {
   # USE CASES:
   #    1) Design_name not set

   set errMsg "ERROR: Please set the variable <design_name> to a non-empty value."
   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
   # USE CASES:
   #    2): Current design opened AND is empty AND names same.
   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {
      puts "INFO: Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
      set design_name [get_property NAME $cur_design]
   }
   puts "INFO: Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
   # USE CASES:
   #    5) Current design opened AND has components AND same names.

   set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 1
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
   # USE CASES: 
   #    6) Current opened design, has components, but diff names, design_name exists in project.
   #    7) No opened design, design_name exists in project.

   set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 2

} else {
   # USE CASES:
   #    8) No opened design, design_name not in project.
   #    9) Current opened design, has components, but diff names, design_name not in project.

   puts "INFO: Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   puts "INFO: Making design <$design_name> as current_bd_design."
   current_bd_design $design_name

}

puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"."

if { $nRet != 0 } {
   puts $errMsg
   return $nRet
}


##################################################################
# MIG PRJ FILE TCL PROCs
##################################################################

proc write_mig_file_k7_connectivity_trd_mig_7series_0_0 { str_mig_prj_filepath } {

   set mig_prj_file [open $str_mig_prj_filepath  w+]

   puts $mig_prj_file {<?xml version='1.0' encoding='UTF-8'?>}
   puts $mig_prj_file {<!-- IMPORTANT: This is an internal file that has been generated by the MIG software. Any direct editing or changes made to this file may result in unpredictable behavior or data corruption. It is strongly advised that users do not edit the contents of this file. Re-run the MIG GUI with the required settings if any of the options provided below need to be altered. -->}
   puts $mig_prj_file {<Project NoOfControllers="1" >}
   puts $mig_prj_file {    <ModuleName>k7_connectivity_trd_mig_7series_0_0</ModuleName>}
   puts $mig_prj_file {    <dci_inouts_inputs>1</dci_inouts_inputs>}
   puts $mig_prj_file {    <dci_inputs>1</dci_inputs>}
   puts $mig_prj_file {    <Debug_En>OFF</Debug_En>}
   puts $mig_prj_file {    <DataDepth_En>1024</DataDepth_En>}
   puts $mig_prj_file {    <LowPower_En>ON</LowPower_En>}
   puts $mig_prj_file {    <XADC_En>Disabled</XADC_En>}
   puts $mig_prj_file {    <TargetFPGA>xc7k325t-ffg900/-2</TargetFPGA>}
   puts $mig_prj_file {    <Version>2.0</Version>}
   puts $mig_prj_file {    <SystemClock>Differential</SystemClock>}
   puts $mig_prj_file {    <ReferenceClock>Use System Clock</ReferenceClock>}
   puts $mig_prj_file {    <SysResetPolarity>ACTIVE HIGH</SysResetPolarity>}
   puts $mig_prj_file {    <BankSelectionFlag>FALSE</BankSelectionFlag>}
   puts $mig_prj_file {    <InternalVref>0</InternalVref>}
   puts $mig_prj_file {    <dci_hr_inouts_inputs>50 Ohms</dci_hr_inouts_inputs>}
   puts $mig_prj_file {    <dci_cascade>1</dci_cascade>}
   puts $mig_prj_file {    <Controller number="0" >}
   puts $mig_prj_file {        <MemoryDevice>DDR3_SDRAM/SODIMMs/MT8JTF12864HZ-1G6</MemoryDevice>}
   puts $mig_prj_file {        <TimePeriod>1250</TimePeriod>}
   puts $mig_prj_file {        <VccAuxIO>2.0V</VccAuxIO>}
   puts $mig_prj_file {        <PHYRatio>4:1</PHYRatio>}
   puts $mig_prj_file {        <InputClkFreq>200</InputClkFreq>}
   puts $mig_prj_file {        <UIExtraClocks>0</UIExtraClocks>}
   puts $mig_prj_file {        <MMCMClkOut0> 1.000</MMCMClkOut0>}
   puts $mig_prj_file {        <MMCMClkOut1>1</MMCMClkOut1>}
   puts $mig_prj_file {        <MMCMClkOut2>1</MMCMClkOut2>}
   puts $mig_prj_file {        <MMCMClkOut3>1</MMCMClkOut3>}
   puts $mig_prj_file {        <MMCMClkOut4>1</MMCMClkOut4>}
   puts $mig_prj_file {        <DataWidth>64</DataWidth>}
   puts $mig_prj_file {        <DeepMemory>1</DeepMemory>}
   puts $mig_prj_file {        <DataMask>1</DataMask>}
   puts $mig_prj_file {        <ECC>Disabled</ECC>}
   puts $mig_prj_file {        <Ordering>Normal</Ordering>}
   puts $mig_prj_file {        <CustomPart>FALSE</CustomPart>}
   puts $mig_prj_file {        <NewPartName></NewPartName>}
   puts $mig_prj_file {        <RowAddress>14</RowAddress>}
   puts $mig_prj_file {        <ColAddress>10</ColAddress>}
   puts $mig_prj_file {        <BankAddress>3</BankAddress>}
   puts $mig_prj_file {        <MemoryVoltage>1.5V</MemoryVoltage>}
   puts $mig_prj_file {        <C0_MEM_SIZE>1073741824</C0_MEM_SIZE>}
   puts $mig_prj_file {        <UserMemoryAddressMap>BANK_ROW_COLUMN</UserMemoryAddressMap>}
   puts $mig_prj_file {        <PinSelection>}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AH12" SLEW="" name="ddr3_addr[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AF13" SLEW="" name="ddr3_addr[10]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AE13" SLEW="" name="ddr3_addr[11]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AJ11" SLEW="" name="ddr3_addr[12]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AH11" SLEW="" name="ddr3_addr[13]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AG13" SLEW="" name="ddr3_addr[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AG12" SLEW="" name="ddr3_addr[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AF12" SLEW="" name="ddr3_addr[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AJ12" SLEW="" name="ddr3_addr[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AJ13" SLEW="" name="ddr3_addr[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AJ14" SLEW="" name="ddr3_addr[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AH14" SLEW="" name="ddr3_addr[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AK13" SLEW="" name="ddr3_addr[8]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AK14" SLEW="" name="ddr3_addr[9]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AH9" SLEW="" name="ddr3_ba[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AG9" SLEW="" name="ddr3_ba[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AK9" SLEW="" name="ddr3_ba[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AC11" SLEW="" name="ddr3_cas_n" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15" PADName="AH10" SLEW="" name="ddr3_ck_n[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15" PADName="AG10" SLEW="" name="ddr3_ck_p[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AF10" SLEW="" name="ddr3_cke[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AC12" SLEW="" name="ddr3_cs_n[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="Y16" SLEW="" name="ddr3_dm[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AB17" SLEW="" name="ddr3_dm[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AF17" SLEW="" name="ddr3_dm[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AE16" SLEW="" name="ddr3_dm[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AK5" SLEW="" name="ddr3_dm[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AJ3" SLEW="" name="ddr3_dm[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AF6" SLEW="" name="ddr3_dm[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AC7" SLEW="" name="ddr3_dm[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AA15" SLEW="" name="ddr3_dq[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AC19" SLEW="" name="ddr3_dq[10]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AD17" SLEW="" name="ddr3_dq[11]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AA18" SLEW="" name="ddr3_dq[12]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AB18" SLEW="" name="ddr3_dq[13]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AE18" SLEW="" name="ddr3_dq[14]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AD18" SLEW="" name="ddr3_dq[15]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AG19" SLEW="" name="ddr3_dq[16]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AK19" SLEW="" name="ddr3_dq[17]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AG18" SLEW="" name="ddr3_dq[18]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AF18" SLEW="" name="ddr3_dq[19]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AA16" SLEW="" name="ddr3_dq[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AH19" SLEW="" name="ddr3_dq[20]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AJ19" SLEW="" name="ddr3_dq[21]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AE19" SLEW="" name="ddr3_dq[22]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AD19" SLEW="" name="ddr3_dq[23]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AK16" SLEW="" name="ddr3_dq[24]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AJ17" SLEW="" name="ddr3_dq[25]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AG15" SLEW="" name="ddr3_dq[26]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AF15" SLEW="" name="ddr3_dq[27]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AH17" SLEW="" name="ddr3_dq[28]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AG14" SLEW="" name="ddr3_dq[29]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AC14" SLEW="" name="ddr3_dq[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AH15" SLEW="" name="ddr3_dq[30]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AK15" SLEW="" name="ddr3_dq[31]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AK8" SLEW="" name="ddr3_dq[32]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AK6" SLEW="" name="ddr3_dq[33]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AG7" SLEW="" name="ddr3_dq[34]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AF7" SLEW="" name="ddr3_dq[35]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AF8" SLEW="" name="ddr3_dq[36]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AK4" SLEW="" name="ddr3_dq[37]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AJ8" SLEW="" name="ddr3_dq[38]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AJ6" SLEW="" name="ddr3_dq[39]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AD14" SLEW="" name="ddr3_dq[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AH5" SLEW="" name="ddr3_dq[40]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AH6" SLEW="" name="ddr3_dq[41]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AJ2" SLEW="" name="ddr3_dq[42]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AH2" SLEW="" name="ddr3_dq[43]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AH4" SLEW="" name="ddr3_dq[44]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AJ4" SLEW="" name="ddr3_dq[45]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AK1" SLEW="" name="ddr3_dq[46]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AJ1" SLEW="" name="ddr3_dq[47]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AF1" SLEW="" name="ddr3_dq[48]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AF2" SLEW="" name="ddr3_dq[49]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AA17" SLEW="" name="ddr3_dq[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AE4" SLEW="" name="ddr3_dq[50]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AE3" SLEW="" name="ddr3_dq[51]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AF3" SLEW="" name="ddr3_dq[52]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AF5" SLEW="" name="ddr3_dq[53]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AE1" SLEW="" name="ddr3_dq[54]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AE5" SLEW="" name="ddr3_dq[55]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AC1" SLEW="" name="ddr3_dq[56]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AD3" SLEW="" name="ddr3_dq[57]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AC4" SLEW="" name="ddr3_dq[58]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AC5" SLEW="" name="ddr3_dq[59]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AB15" SLEW="" name="ddr3_dq[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AE6" SLEW="" name="ddr3_dq[60]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AD6" SLEW="" name="ddr3_dq[61]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AC2" SLEW="" name="ddr3_dq[62]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AD4" SLEW="" name="ddr3_dq[63]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AE15" SLEW="" name="ddr3_dq[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="Y15" SLEW="" name="ddr3_dq[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AB19" SLEW="" name="ddr3_dq[8]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15_T_DCI" PADName="AD16" SLEW="" name="ddr3_dq[9]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AC15" SLEW="" name="ddr3_dqs_n[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="Y18" SLEW="" name="ddr3_dqs_n[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AK18" SLEW="" name="ddr3_dqs_n[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AJ16" SLEW="" name="ddr3_dqs_n[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AJ7" SLEW="" name="ddr3_dqs_n[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AH1" SLEW="" name="ddr3_dqs_n[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AG3" SLEW="" name="ddr3_dqs_n[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AD1" SLEW="" name="ddr3_dqs_n[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AC16" SLEW="" name="ddr3_dqs_p[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="Y19" SLEW="" name="ddr3_dqs_p[1]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AJ18" SLEW="" name="ddr3_dqs_p[2]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AH16" SLEW="" name="ddr3_dqs_p[3]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AH7" SLEW="" name="ddr3_dqs_p[4]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AG2" SLEW="" name="ddr3_dqs_p[5]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AG4" SLEW="" name="ddr3_dqs_p[6]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="DIFF_SSTL15_T_DCI" PADName="AD2" SLEW="" name="ddr3_dqs_p[7]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AD8" SLEW="" name="ddr3_odt[0]" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AD9" SLEW="" name="ddr3_ras_n" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="LVCMOS15" PADName="AK3" SLEW="" name="ddr3_reset_n" IN_TERM="" />}
   puts $mig_prj_file {            <Pin VCCAUX_IO="HIGH" IOSTANDARD="SSTL15" PADName="AE9" SLEW="" name="ddr3_we_n" IN_TERM="" />}
   puts $mig_prj_file {        </PinSelection>}
   puts $mig_prj_file {        <System_Clock>}
   puts $mig_prj_file {            <Pin PADName="AD12/AD11(CC_P/N)" Bank="33" name="sys_clk_p/n" />}
   puts $mig_prj_file {        </System_Clock>}
   puts $mig_prj_file {        <System_Control>}
   puts $mig_prj_file {            <Pin PADName="No connect" Bank="Select Bank" name="sys_rst" />}
   puts $mig_prj_file {            <Pin PADName="No connect" Bank="Select Bank" name="init_calib_complete" />}
   puts $mig_prj_file {            <Pin PADName="No connect" Bank="Select Bank" name="tg_compare_error" />}
   puts $mig_prj_file {        </System_Control>}
   puts $mig_prj_file {        <TimingParameters>}
   puts $mig_prj_file {            <Parameters twtr="7.5" trrd="6" trefi="7.8" tfaw="30" trtp="7.5" tcke="5" trfc="110" trp="13.125" tras="35" trcd="13.125" />}
   puts $mig_prj_file {        </TimingParameters>}
   puts $mig_prj_file {        <mrBurstLength name="Burst Length" >8 - Fixed</mrBurstLength>}
   puts $mig_prj_file {        <mrBurstType name="Read Burst Type and Length" >Sequential</mrBurstType>}
   puts $mig_prj_file {        <mrCasLatency name="CAS Latency" >11</mrCasLatency>}
   puts $mig_prj_file {        <mrMode name="Mode" >Normal</mrMode>}
   puts $mig_prj_file {        <mrDllReset name="DLL Reset" >No</mrDllReset>}
   puts $mig_prj_file {        <mrPdMode name="DLL control for precharge PD" >Slow Exit</mrPdMode>}
   puts $mig_prj_file {        <emrDllEnable name="DLL Enable" >Enable</emrDllEnable>}
   puts $mig_prj_file {        <emrOutputDriveStrength name="Output Driver Impedance Control" >RZQ/7</emrOutputDriveStrength>}
   puts $mig_prj_file {        <emrMirrorSelection name="Address Mirroring" >Disable</emrMirrorSelection>}
   puts $mig_prj_file {        <emrCSSelection name="Controller Chip Select Pin" >Enable</emrCSSelection>}
   puts $mig_prj_file {        <emrRTT name="RTT (nominal) - On Die Termination (ODT)" >RZQ/4</emrRTT>}
   puts $mig_prj_file {        <emrPosted name="Additive Latency (AL)" >0</emrPosted>}
   puts $mig_prj_file {        <emrOCD name="Write Leveling Enable" >Disabled</emrOCD>}
   puts $mig_prj_file {        <emrDQS name="TDQS enable" >Enabled</emrDQS>}
   puts $mig_prj_file {        <emrRDQS name="Qoff" >Output Buffer Enabled</emrRDQS>}
   puts $mig_prj_file {        <mr2PartialArraySelfRefresh name="Partial-Array Self Refresh" >Full Array</mr2PartialArraySelfRefresh>}
   puts $mig_prj_file {        <mr2CasWriteLatency name="CAS write latency" >8</mr2CasWriteLatency>}
   puts $mig_prj_file {        <mr2AutoSelfRefresh name="Auto Self Refresh" >Enabled</mr2AutoSelfRefresh>}
   puts $mig_prj_file {        <mr2SelfRefreshTempRange name="High Temparature Self Refresh Rate" >Normal</mr2SelfRefreshTempRange>}
   puts $mig_prj_file {        <mr2RTTWR name="RTT_WR - Dynamic On Die Termination (ODT)" >Dynamic ODT off</mr2RTTWR>}
   puts $mig_prj_file {        <PortInterface>AXI</PortInterface>}
   puts $mig_prj_file {        <AXIParameters>}
   puts $mig_prj_file {            <C0_C_RD_WR_ARB_ALGORITHM>RD_PRI_REG</C0_C_RD_WR_ARB_ALGORITHM>}
   puts $mig_prj_file {            <C0_S_AXI_ADDR_WIDTH>30</C0_S_AXI_ADDR_WIDTH>}
   puts $mig_prj_file {            <C0_S_AXI_DATA_WIDTH>512</C0_S_AXI_DATA_WIDTH>}
   puts $mig_prj_file {            <C0_S_AXI_ID_WIDTH>2</C0_S_AXI_ID_WIDTH>}
   puts $mig_prj_file {            <C0_S_AXI_SUPPORTS_NARROW_BURST>1</C0_S_AXI_SUPPORTS_NARROW_BURST>}
   puts $mig_prj_file {        </AXIParameters>}
   puts $mig_prj_file {    </Controller>}
   puts $mig_prj_file {</Project>}

   close $mig_prj_file
}
# End of write_mig_file_k7_connectivity_trd_mig_7series_0_0()



##################################################################
# DESIGN PROCs
##################################################################


# Hierarchical cell: reset_module
proc create_hier_cell_reset_module { parentCell nameHier } {

  if { $parentCell eq "" || $nameHier eq "" } {
     puts "ERROR: create_hier_cell_reset_module() - Empty argument(s)!"
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     puts "ERROR: Unable to find parent cell <$parentCell>!"
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I Op1
  create_bd_pin -dir I Op2
  create_bd_pin -dir I -type rst ext_reset_in
  create_bd_pin -dir I -type rst ext_reset_in3
  create_bd_pin -dir I -type rst ext_reset_in4
  create_bd_pin -dir I -type rst ext_reset_in5
  create_bd_pin -dir I -type rst ext_reset_in6
  create_bd_pin -dir I -type rst ext_reset_in7
  create_bd_pin -dir I -type rst ext_reset_in8
  create_bd_pin -dir I -type rst ext_reset_in9
  create_bd_pin -dir I -type rst ext_reset_in10
  create_bd_pin -dir I -type rst ext_reset_in11
  create_bd_pin -dir O -type rst interconnect_aresetn
  create_bd_pin -dir O -type rst peripheral_aresetn
  create_bd_pin -dir O -type rst peripheral_aresetn1
  create_bd_pin -dir O -type rst peripheral_aresetn2
  create_bd_pin -dir O -type rst peripheral_aresetn3
  create_bd_pin -dir O -type rst peripheral_aresetn4
  create_bd_pin -dir O -type rst peripheral_aresetn5
  create_bd_pin -dir O -type rst peripheral_aresetn6
  create_bd_pin -dir O -type rst peripheral_aresetn7
  create_bd_pin -dir O -type rst peripheral_aresetn8
  create_bd_pin -dir O -type rst peripheral_aresetn9
  create_bd_pin -dir O -type rst peripheral_aresetn10
  create_bd_pin -dir O -type rst peripheral_aresetn11
  create_bd_pin -dir O -type rst peripheral_reset
  create_bd_pin -dir I -type clk slowest_sync_clk
  create_bd_pin -dir I -type clk slowest_sync_clk1
  create_bd_pin -dir I -type clk slowest_sync_clk2

  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_0

  # Create instance: proc_sys_reset_1, and set properties
  set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_1

  # Create instance: proc_sys_reset_2, and set properties
  set proc_sys_reset_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_2 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_2

  # Create instance: proc_sys_reset_3, and set properties
  set proc_sys_reset_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_3 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_3

  # Create instance: proc_sys_reset_4, and set properties
  set proc_sys_reset_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_4 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_4

  # Create instance: proc_sys_reset_5, and set properties
  set proc_sys_reset_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_5 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_5

  # Create instance: proc_sys_reset_6, and set properties
  set proc_sys_reset_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_6 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_6

  # Create instance: proc_sys_reset_7, and set properties
  set proc_sys_reset_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_7 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_7

  # Create instance: proc_sys_reset_8, and set properties
  set proc_sys_reset_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_8 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_8

  # Create instance: proc_sys_reset_9, and set properties
  set proc_sys_reset_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_9 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_9

  # Create instance: proc_sys_reset_10, and set properties
  set proc_sys_reset_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_10 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_10

  # Create instance: proc_sys_reset_12, and set properties
  set proc_sys_reset_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_12 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_12

  # Create instance: proc_sys_reset_13, and set properties
  set proc_sys_reset_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_13 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_13

  # Create instance: proc_sys_reset_14, and set properties
  set proc_sys_reset_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_14 ]
  set_property -dict [ list CONFIG.C_AUX_RESET_HIGH {0}  ] $proc_sys_reset_14

  # Create instance: util_vector_logic_5, and set properties
  set util_vector_logic_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_5 ]
  set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $util_vector_logic_5

  # Create instance: util_vector_logic_6, and set properties
  set util_vector_logic_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_6 ]
  set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $util_vector_logic_6

  # Create port connections
  connect_bd_net -net Op1_1 [get_bd_pins Op1] [get_bd_pins util_vector_logic_6/Op1]
  connect_bd_net -net Op2_1 [get_bd_pins Op2] [get_bd_pins util_vector_logic_5/Op1]
  connect_bd_net -net axi_lite_aresetn_1 [get_bd_pins ext_reset_in4] [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins proc_sys_reset_14/ext_reset_in]
  connect_bd_net -net axi_vfifo_adapter_0_ic_reset [get_bd_pins ext_reset_in3] [get_bd_pins proc_sys_reset_2/ext_reset_in] [get_bd_pins proc_sys_reset_5/ext_reset_in]
  connect_bd_net -net ext_reset_in_1 [get_bd_pins ext_reset_in10] [get_bd_pins proc_sys_reset_3/ext_reset_in]
  connect_bd_net -net ext_reset_in_2 [get_bd_pins ext_reset_in9] [get_bd_pins proc_sys_reset_4/ext_reset_in]
  connect_bd_net -net ext_reset_in_3 [get_bd_pins ext_reset_in7] [get_bd_pins proc_sys_reset_6/ext_reset_in]
  connect_bd_net -net ext_reset_in_4 [get_bd_pins ext_reset_in8] [get_bd_pins proc_sys_reset_7/ext_reset_in]
  connect_bd_net -net ext_reset_in_5 [get_bd_pins ext_reset_in6] [get_bd_pins proc_sys_reset_8/ext_reset_in]
  connect_bd_net -net ext_reset_in_6 [get_bd_pins ext_reset_in5] [get_bd_pins proc_sys_reset_9/ext_reset_in]
  connect_bd_net -net m00_axis_aresetn [get_bd_pins ext_reset_in] [get_bd_pins proc_sys_reset_10/ext_reset_in]
  connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins slowest_sync_clk] [get_bd_pins proc_sys_reset_2/slowest_sync_clk] [get_bd_pins proc_sys_reset_5/slowest_sync_clk]
  connect_bd_net -net pcie_7x_0_user_clk_out1 [get_bd_pins slowest_sync_clk2] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins proc_sys_reset_3/slowest_sync_clk] [get_bd_pins proc_sys_reset_4/slowest_sync_clk] [get_bd_pins proc_sys_reset_6/slowest_sync_clk] [get_bd_pins proc_sys_reset_7/slowest_sync_clk]
  connect_bd_net -net pcie_7x_0_user_reset_out [get_bd_pins ext_reset_in11] [get_bd_pins proc_sys_reset_0/ext_reset_in]
  connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_pins peripheral_reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
  connect_bd_net -net proc_sys_reset_10_peripheral_aresetn [get_bd_pins peripheral_aresetn4] [get_bd_pins proc_sys_reset_10/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_12_peripheral_aresetn [get_bd_pins peripheral_aresetn3] [get_bd_pins proc_sys_reset_12/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_13_peripheral_aresetn [get_bd_pins peripheral_aresetn] [get_bd_pins proc_sys_reset_13/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_14_peripheral_aresetn [get_bd_pins peripheral_aresetn1] [get_bd_pins proc_sys_reset_14/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_1_peripheral_aresetn [get_bd_pins peripheral_aresetn2] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_2_interconnect_aresetn [get_bd_pins interconnect_aresetn] [get_bd_pins proc_sys_reset_2/interconnect_aresetn]
  connect_bd_net -net proc_sys_reset_3_peripheral_aresetn [get_bd_pins peripheral_aresetn7] [get_bd_pins proc_sys_reset_3/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_4_peripheral_aresetn [get_bd_pins peripheral_aresetn5] [get_bd_pins proc_sys_reset_4/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_5_peripheral_aresetn [get_bd_pins peripheral_aresetn6] [get_bd_pins proc_sys_reset_5/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_6_peripheral_aresetn [get_bd_pins peripheral_aresetn10] [get_bd_pins proc_sys_reset_6/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_7_peripheral_aresetn [get_bd_pins peripheral_aresetn11] [get_bd_pins proc_sys_reset_7/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_8_peripheral_aresetn [get_bd_pins peripheral_aresetn9] [get_bd_pins proc_sys_reset_8/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_9_peripheral_aresetn [get_bd_pins peripheral_aresetn8] [get_bd_pins proc_sys_reset_9/peripheral_aresetn]
  connect_bd_net -net util_vector_logic_5_Res [get_bd_pins proc_sys_reset_12/ext_reset_in] [get_bd_pins util_vector_logic_5/Res]
  connect_bd_net -net util_vector_logic_6_Res [get_bd_pins proc_sys_reset_13/ext_reset_in] [get_bd_pins util_vector_logic_6/Res]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_0_clk156 [get_bd_pins slowest_sync_clk1] [get_bd_pins proc_sys_reset_10/slowest_sync_clk] [get_bd_pins proc_sys_reset_12/slowest_sync_clk] [get_bd_pins proc_sys_reset_13/slowest_sync_clk] [get_bd_pins proc_sys_reset_14/slowest_sync_clk] [get_bd_pins proc_sys_reset_8/slowest_sync_clk] [get_bd_pins proc_sys_reset_9/slowest_sync_clk]
  
  # Restore current instance
  current_bd_instance $oldCurInst
}

# Hierarchical cell: gen_chk
proc create_hier_cell_gen_chk { parentCell nameHier } {

  if { $parentCell eq "" || $nameHier eq "" } {
     puts "ERROR: create_hier_cell_gen_chk() - Empty argument(s)!"
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     puts "ERROR: Unable to find parent cell <$parentCell>!"
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 axi_stream_c2s
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 axi_stream_c2s1
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 axi_stream_s2c
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 axi_stream_s2c1

  # Create pins
  create_bd_pin -dir I -from 15 -to 0 In0
  create_bd_pin -dir I -from 15 -to 0 In2
  create_bd_pin -dir I Op1
  create_bd_pin -dir O axi_stream_c2s_tvalid1
  create_bd_pin -dir O axi_stream_c2s_tvalid2
  create_bd_pin -dir I enable_check
  create_bd_pin -dir I enable_check1
  create_bd_pin -dir I enable_gen
  create_bd_pin -dir I enable_gen1
  create_bd_pin -dir I enable_loopback
  create_bd_pin -dir I enable_loopback1
  create_bd_pin -dir O error_flag
  create_bd_pin -dir O error_flag1
  create_bd_pin -dir I -type clk s_axis_c2s_aclk
  create_bd_pin -dir I -from 31 -to 0 seq_end_cnt
  create_bd_pin -dir I -from 31 -to 0 seq_end_cnt1

  # Create instance: axi_stream_gen_check_0, and set properties
  set axi_stream_gen_check_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:axi_stream_gen_check:1.0 axi_stream_gen_check_0 ]

  # Create instance: axi_stream_gen_check_1, and set properties
  set axi_stream_gen_check_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:axi_stream_gen_check:1.0 axi_stream_gen_check_1 ]

  # Create instance: util_vector_logic_2, and set properties
  set util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_2 ]
  set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $util_vector_logic_2

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [ list CONFIG.IN0_WIDTH {16} CONFIG.IN1_WIDTH {4}  ] $xlconcat_0

  # Create instance: xlconcat_1, and set properties
  set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]
  set_property -dict [ list CONFIG.IN0_WIDTH {16} CONFIG.IN1_WIDTH {4}  ] $xlconcat_1

  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
  set_property -dict [ list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {4}  ] $xlconstant_1

  # Create interface connections
  connect_bd_intf_net -intf_net axi_stream_gen_check_0_axi_stream_c2s [get_bd_intf_pins axi_stream_c2s] [get_bd_intf_pins axi_stream_gen_check_0/axi_stream_c2s]
  connect_bd_intf_net -intf_net axi_stream_gen_check_1_axi_stream_c2s [get_bd_intf_pins axi_stream_c2s1] [get_bd_intf_pins axi_stream_gen_check_1/axi_stream_c2s]
  connect_bd_intf_net -intf_net perf_app_mux_0_s2c0_perf [get_bd_intf_pins axi_stream_s2c] [get_bd_intf_pins axi_stream_gen_check_0/axi_stream_s2c]
  connect_bd_intf_net -intf_net perf_app_mux_0_s2c1_perf [get_bd_intf_pins axi_stream_s2c1] [get_bd_intf_pins axi_stream_gen_check_1/axi_stream_s2c]

  # Create port connections
  connect_bd_net -net In0_1 [get_bd_pins In0] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net In2_1 [get_bd_pins In2] [get_bd_pins xlconcat_1/In0]
  connect_bd_net -net Op1_1 [get_bd_pins Op1] [get_bd_pins util_vector_logic_2/Op1]
  connect_bd_net -net axi_stream_gen_check_0_axi_stream_c2s_tvalid [get_bd_pins axi_stream_c2s_tvalid1] [get_bd_pins axi_stream_gen_check_0/axi_stream_c2s_tvalid]
  connect_bd_net -net axi_stream_gen_check_0_error_flag [get_bd_pins error_flag] [get_bd_pins axi_stream_gen_check_0/error_flag]
  connect_bd_net -net axi_stream_gen_check_1_axi_stream_c2s_tvalid [get_bd_pins axi_stream_c2s_tvalid2] [get_bd_pins axi_stream_gen_check_1/axi_stream_c2s_tvalid]
  connect_bd_net -net axi_stream_gen_check_1_error_flag [get_bd_pins error_flag1] [get_bd_pins axi_stream_gen_check_1/error_flag]
  connect_bd_net -net pcie_7x_0_user_clk_out1 [get_bd_pins s_axis_c2s_aclk] [get_bd_pins axi_stream_gen_check_0/s_axis_c2s_aclk] [get_bd_pins axi_stream_gen_check_0/s_axis_s2c_aclk] [get_bd_pins axi_stream_gen_check_1/s_axis_c2s_aclk] [get_bd_pins axi_stream_gen_check_1/s_axis_s2c_aclk]
  connect_bd_net -net user_registers_slave_0_app0_cnt_wrap [get_bd_pins seq_end_cnt] [get_bd_pins axi_stream_gen_check_0/seq_end_cnt]
  connect_bd_net -net user_registers_slave_0_app0_en_chk [get_bd_pins enable_check] [get_bd_pins axi_stream_gen_check_0/enable_check]
  connect_bd_net -net user_registers_slave_0_app0_en_gen [get_bd_pins enable_gen] [get_bd_pins axi_stream_gen_check_0/enable_gen]
  connect_bd_net -net user_registers_slave_0_app0_en_lpbk [get_bd_pins enable_loopback1] [get_bd_pins axi_stream_gen_check_0/enable_loopback]
  connect_bd_net -net user_registers_slave_0_app1_cnt_wrap [get_bd_pins seq_end_cnt1] [get_bd_pins axi_stream_gen_check_1/seq_end_cnt]
  connect_bd_net -net user_registers_slave_0_app1_en_chk [get_bd_pins enable_check1] [get_bd_pins axi_stream_gen_check_1/enable_check]
  connect_bd_net -net user_registers_slave_0_app1_en_gen [get_bd_pins enable_gen1] [get_bd_pins axi_stream_gen_check_1/enable_gen]
  connect_bd_net -net user_registers_slave_0_app1_en_lpbk [get_bd_pins enable_loopback] [get_bd_pins axi_stream_gen_check_1/enable_loopback]
  connect_bd_net -net util_vector_logic_2_Res [get_bd_pins axi_stream_gen_check_0/s_axis_c2s_areset_n] [get_bd_pins axi_stream_gen_check_0/s_axis_s2c_areset_n] [get_bd_pins axi_stream_gen_check_1/s_axis_c2s_areset_n] [get_bd_pins axi_stream_gen_check_1/s_axis_s2c_areset_n] [get_bd_pins util_vector_logic_2/Res]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins axi_stream_gen_check_0/check_length] [get_bd_pins axi_stream_gen_check_0/gen_length] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlconcat_1_dout [get_bd_pins axi_stream_gen_check_1/check_length] [get_bd_pins axi_stream_gen_check_1/gen_length] [get_bd_pins xlconcat_1/dout]
  connect_bd_net -net xlconstant_1_const [get_bd_pins xlconcat_0/In1] [get_bd_pins xlconcat_1/In1] [get_bd_pins xlconstant_1/dout]
  
  # Restore current instance
  current_bd_instance $oldCurInst
}

# Hierarchical cell: PCIe_Path
proc create_hier_cell_PCIe_Path { parentCell nameHier } {

  if { $parentCell eq "" || $nameHier eq "" } {
     puts "ERROR: create_hier_cell_PCIe_Path() - Empty argument(s)!"
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     puts "ERROR: Unable to find parent cell <$parentCell>!"
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 c2s0_app
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 c2s0_axis
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 c2s0_perf
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 c2s1_app
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 c2s1_axis
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 c2s1_perf
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:drp_rtl:1.0 drp
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:pcie_cfg_fc_rtl:1.0 init_fc
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis_rx
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:pcie2_cfg_control_rtl:1.0 pcie2_cfg_control
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:pcie2_cfg_err_rtl:1.0 pcie2_cfg_err
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:pcie2_cfg_interrupt_rtl:1.0 pcie2_cfg_interrupt
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:pcie2_cfg_status_rtl:1.0 pcie2_cfg_status
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:pcie_cfg_fc_rtl:1.0 pcie_cfg_fc
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 s2c0_app
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s2c0_axis
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 s2c0_perf
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 s2c1_app
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s2c1_axis
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 s2c1_perf
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_tx

  # Create pins
  create_bd_pin -dir I app0_chk_status
  create_bd_pin -dir O -from 31 -to 0 app0_cnt_wrap
  create_bd_pin -dir O app0_en_chk
  create_bd_pin -dir O app0_en_gen
  create_bd_pin -dir O app0_en_lpbk
  create_bd_pin -dir O -from 15 -to 0 app0_pkt_len
  create_bd_pin -dir I app1_chk_status
  create_bd_pin -dir O -from 31 -to 0 app1_cnt_wrap
  create_bd_pin -dir O app1_en_chk
  create_bd_pin -dir O app1_en_gen
  create_bd_pin -dir O app1_en_lpbk
  create_bd_pin -dir O -from 15 -to 0 app1_pkt_len
  create_bd_pin -dir O axi_ic_mig_shim_rst_n
  create_bd_pin -dir I axi_str_c2s0_tvalid_perf
  create_bd_pin -dir I axi_str_c2s1_tvalid_perf
  create_bd_pin -dir I calib_done
  create_bd_pin -dir O -from 2 -to 0 cfg_interrupt_mmenable
  create_bd_pin -dir O -from 15 -to 0 cfg_lstatus
  create_bd_pin -dir O -from 2 -to 0 cfg_pcie_link_state
  create_bd_pin -dir I clk50
  create_bd_pin -dir I -from 3 -to 0 ddr3_fifo_empty
  create_bd_pin -dir O -from 11 -to 0 device_temp
  create_bd_pin -dir O -from 47 -to 0 mac0_adrs
  create_bd_pin -dir O mac0_pm_enable
  create_bd_pin -dir I mac0_rx_fifo_overflow
  create_bd_pin -dir O -from 47 -to 0 mac1_adrs
  create_bd_pin -dir O mac1_pm_enable
  create_bd_pin -dir I mac1_rx_fifo_overflow
  create_bd_pin -dir I -from 7 -to 0 pci_exp_rxn
  create_bd_pin -dir I -from 7 -to 0 pci_exp_rxp
  create_bd_pin -dir O -from 7 -to 0 pci_exp_txn
  create_bd_pin -dir O -from 7 -to 0 pci_exp_txp
  create_bd_pin -dir I pcie_link_up
  create_bd_pin -dir I pmbus_alert
  create_bd_pin -dir IO pmbus_clk
  create_bd_pin -dir O pmbus_control
  create_bd_pin -dir IO pmbus_data
  create_bd_pin -dir I -from 31 -to 0 rx_pcie_byte_cnt
  create_bd_pin -dir I -from 31 -to 0 rx_pcie_payload_cnt
  create_bd_pin -dir I s_axi_areset_n
  create_bd_pin -dir I -type clk sys_clk
  create_bd_pin -dir I -type rst sys_rst_n
  create_bd_pin -dir I tx_cfg_gnt
  create_bd_pin -dir I -from 31 -to 0 tx_pcie_byte_cnt
  create_bd_pin -dir I -from 31 -to 0 tx_pcie_payload_cnt
  create_bd_pin -dir O -type clk user_clk_out
  create_bd_pin -dir O user_lnk_up
  create_bd_pin -dir O -type rst user_reset_out
  create_bd_pin -dir I -from 7 -to 0 xphy0_status
  create_bd_pin -dir I -from 7 -to 0 xphy1_status

  # Create instance: pcie_7x_0, and set properties
  set pcie_7x_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:pcie_7x:3.0 pcie_7x_0 ]
  set_property -dict [ list CONFIG.Bar0_Size {64} CONFIG.Buf_Opt_BMA {true} CONFIG.Device_ID {7082} CONFIG.Interface_Width {128_bit} CONFIG.Link_Speed {5.0_GT/s} CONFIG.Max_Payload_Size {256_bytes} CONFIG.Maximum_Link_Width {X8} CONFIG.Ref_Clk_Freq {100_MHz} CONFIG.Trgt_Link_Speed {4'h2} CONFIG.User_Clk_Freq {250} CONFIG.Xlnx_Ref_Board {KC705_REVC} CONFIG.en_ext_ch_gt_drp {false} CONFIG.en_ext_clk {true} CONFIG.en_ext_gt_common {false} CONFIG.en_transceiver_status_ports {false} CONFIG.mode_selection {Advanced} CONFIG.pipe_sim {true}  ] $pcie_7x_0

  # Create instance: perf_app_mux_0, and set properties
  set perf_app_mux_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:perf_app_mux:1.0 perf_app_mux_0 ]

  # Create instance: user_registers_slave_0, and set properties
  set user_registers_slave_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:user_registers_slave:1.0 user_registers_slave_0 ]

  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]

  # Create interface connections
  connect_bd_intf_net -intf_net S02_AXIS_1 [get_bd_intf_pins s2c1_app] [get_bd_intf_pins perf_app_mux_0/s2c1_app]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins s_axi] [get_bd_intf_pins user_registers_slave_0/s_axi]
  connect_bd_intf_net -intf_net axi_stream_gen_check_0_axi_stream_c2s [get_bd_intf_pins c2s0_perf] [get_bd_intf_pins perf_app_mux_0/c2s0_perf]
  connect_bd_intf_net -intf_net axi_stream_gen_check_1_axi_stream_c2s [get_bd_intf_pins c2s1_perf] [get_bd_intf_pins perf_app_mux_0/c2s1_perf]
  connect_bd_intf_net -intf_net axis_interconnect_1_M01_AXIS [get_bd_intf_pins c2s0_app] [get_bd_intf_pins perf_app_mux_0/c2s0_app]
  connect_bd_intf_net -intf_net axis_interconnect_1_M03_AXIS [get_bd_intf_pins c2s1_app] [get_bd_intf_pins perf_app_mux_0/c2s1_app]
  connect_bd_intf_net -intf_net drp_1 [get_bd_intf_pins drp] [get_bd_intf_pins pcie_7x_0/drp]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_cfg_control [get_bd_intf_pins pcie2_cfg_control] [get_bd_intf_pins pcie_7x_0/pcie2_cfg_control]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_cfg_err [get_bd_intf_pins pcie2_cfg_err] [get_bd_intf_pins pcie_7x_0/pcie2_cfg_err]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_cfg_interrupt [get_bd_intf_pins pcie2_cfg_interrupt] [get_bd_intf_pins pcie_7x_0/pcie2_cfg_interrupt]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_s2c0 [get_bd_intf_pins s2c0_axis] [get_bd_intf_pins perf_app_mux_0/s2c0_axis]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_s2c1 [get_bd_intf_pins s2c1_axis] [get_bd_intf_pins perf_app_mux_0/s2c1_axis]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_s_axis_tx [get_bd_intf_pins s_axis_tx] [get_bd_intf_pins pcie_7x_0/s_axis_tx]
  connect_bd_intf_net -intf_net pcie_7x_0_m_axis_rx [get_bd_intf_pins m_axis_rx] [get_bd_intf_pins pcie_7x_0/m_axis_rx]
  connect_bd_intf_net -intf_net pcie_7x_0_pcie2_cfg_status [get_bd_intf_pins pcie2_cfg_status] [get_bd_intf_pins pcie_7x_0/pcie2_cfg_status]
  connect_bd_intf_net -intf_net pcie_7x_0_pcie_cfg_fc [get_bd_intf_pins pcie_cfg_fc] [get_bd_intf_pins pcie_7x_0/pcie_cfg_fc]
  connect_bd_intf_net -intf_net pcie_monitor_0_init_fc [get_bd_intf_pins init_fc] [get_bd_intf_pins user_registers_slave_0/init_fc]
  connect_bd_intf_net -intf_net perf_app_mux_0_c2s0_axis [get_bd_intf_pins c2s0_axis] [get_bd_intf_pins perf_app_mux_0/c2s0_axis]
  connect_bd_intf_net -intf_net perf_app_mux_0_c2s1_axis [get_bd_intf_pins c2s1_axis] [get_bd_intf_pins perf_app_mux_0/c2s1_axis]
  connect_bd_intf_net -intf_net perf_app_mux_0_s2c0_app [get_bd_intf_pins s2c0_app] [get_bd_intf_pins perf_app_mux_0/s2c0_app]
  connect_bd_intf_net -intf_net perf_app_mux_0_s2c0_perf [get_bd_intf_pins s2c0_perf] [get_bd_intf_pins perf_app_mux_0/s2c0_perf]
  connect_bd_intf_net -intf_net perf_app_mux_0_s2c1_perf [get_bd_intf_pins s2c1_perf] [get_bd_intf_pins perf_app_mux_0/s2c1_perf]
  connect_bd_intf_net -intf_net user_registers_slave_0_pcie2_pl [get_bd_intf_pins pcie_7x_0/pcie2_pl] [get_bd_intf_pins user_registers_slave_0/pcie2_pl]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins pmbus_clk] [get_bd_pins user_registers_slave_0/pmbus_clk]
  connect_bd_net -net Net1 [get_bd_pins pmbus_data] [get_bd_pins user_registers_slave_0/pmbus_data]
  connect_bd_net -net axi_stream_gen_check_0_axi_stream_c2s_tvalid1 [get_bd_pins axi_str_c2s0_tvalid_perf] [get_bd_pins perf_app_mux_0/axi_str_c2s0_tvalid_perf]
  connect_bd_net -net axi_stream_gen_check_0_error_flag [get_bd_pins app0_chk_status] [get_bd_pins user_registers_slave_0/app0_chk_status]
  connect_bd_net -net axi_stream_gen_check_1_axi_stream_c2s_tvalid1 [get_bd_pins axi_str_c2s1_tvalid_perf] [get_bd_pins perf_app_mux_0/axi_str_c2s1_tvalid_perf]
  connect_bd_net -net axi_stream_gen_check_1_error_flag [get_bd_pins app1_chk_status] [get_bd_pins user_registers_slave_0/app1_chk_status]
  connect_bd_net -net axi_vfifo_adapter_0_calib_done [get_bd_pins calib_done] [get_bd_pins user_registers_slave_0/calib_done]
  connect_bd_net -net axi_vfifo_adapter_0_ddr3_fifo_empty [get_bd_pins ddr3_fifo_empty] [get_bd_pins user_registers_slave_0/ddr3_fifo_empty]
  connect_bd_net -net clk50_1 [get_bd_pins clk50] [get_bd_pins user_registers_slave_0/clk50]
  connect_bd_net -net pci_exp_rxn_1 [get_bd_pins pci_exp_rxn] [get_bd_pins pcie_7x_0/pci_exp_rxn]
  connect_bd_net -net pci_exp_rxp_1 [get_bd_pins pci_exp_rxp] [get_bd_pins pcie_7x_0/pci_exp_rxp]
  connect_bd_net -net pcie_7x_0_cfg_interrupt_mmenable [get_bd_pins cfg_interrupt_mmenable] [get_bd_pins pcie_7x_0/cfg_interrupt_mmenable]
  connect_bd_net -net pcie_7x_0_cfg_lstatus [get_bd_pins cfg_lstatus] [get_bd_pins pcie_7x_0/cfg_lstatus]
  connect_bd_net -net pcie_7x_0_cfg_pcie_link_state [get_bd_pins cfg_pcie_link_state] [get_bd_pins pcie_7x_0/cfg_pcie_link_state] [get_bd_pins user_registers_slave_0/cfg_pcie_link_state]
  connect_bd_net -net pcie_7x_0_pci_exp_txn [get_bd_pins pci_exp_txn] [get_bd_pins pcie_7x_0/pci_exp_txn]
  connect_bd_net -net pcie_7x_0_pci_exp_txp [get_bd_pins pci_exp_txp] [get_bd_pins pcie_7x_0/pci_exp_txp]
  connect_bd_net -net pcie_7x_0_user_clk_out1 [get_bd_pins user_clk_out] [get_bd_pins pcie_7x_0/user_clk_out] [get_bd_pins perf_app_mux_0/user_clk] [get_bd_pins user_registers_slave_0/s_axi_clk]
  connect_bd_net -net pcie_7x_0_user_lnk_up [get_bd_pins user_lnk_up] [get_bd_pins pcie_7x_0/user_lnk_up]
  connect_bd_net -net pcie_7x_0_user_reset_out [get_bd_pins user_reset_out] [get_bd_pins pcie_7x_0/user_reset_out]
  connect_bd_net -net pcie_link_up_1 [get_bd_pins pcie_link_up] [get_bd_pins user_registers_slave_0/pcie_link_up]
  connect_bd_net -net pcie_monitor_0_rx_byte_count [get_bd_pins rx_pcie_byte_cnt] [get_bd_pins user_registers_slave_0/rx_pcie_byte_cnt]
  connect_bd_net -net pcie_monitor_0_rx_payload_count [get_bd_pins rx_pcie_payload_cnt] [get_bd_pins user_registers_slave_0/rx_pcie_payload_cnt]
  connect_bd_net -net pcie_monitor_0_tx_byte_count [get_bd_pins tx_pcie_byte_cnt] [get_bd_pins user_registers_slave_0/tx_pcie_byte_cnt]
  connect_bd_net -net pcie_monitor_0_tx_payload_count [get_bd_pins tx_pcie_payload_cnt] [get_bd_pins user_registers_slave_0/tx_pcie_payload_cnt]
  connect_bd_net -net pmbus_alert_1 [get_bd_pins pmbus_alert] [get_bd_pins user_registers_slave_0/pmbus_alert]
  connect_bd_net -net rx_interface_0_rx_fifo_overflow [get_bd_pins mac0_rx_fifo_overflow] [get_bd_pins user_registers_slave_0/mac0_rx_fifo_overflow]
  connect_bd_net -net rx_interface_1_rx_fifo_overflow [get_bd_pins mac1_rx_fifo_overflow] [get_bd_pins user_registers_slave_0/mac1_rx_fifo_overflow]
  connect_bd_net -net sys_clk_1 [get_bd_pins sys_clk] [get_bd_pins pcie_7x_0/sys_clk]
  connect_bd_net -net sys_rst_n_1 [get_bd_pins sys_rst_n] [get_bd_pins pcie_7x_0/sys_rst_n]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_core_status [get_bd_pins xphy0_status] [get_bd_pins user_registers_slave_0/xphy0_status]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_core_status [get_bd_pins xphy1_status] [get_bd_pins user_registers_slave_0/xphy1_status]
  connect_bd_net -net tx_cfg_gnt_1 [get_bd_pins tx_cfg_gnt] [get_bd_pins pcie_7x_0/tx_cfg_gnt]
  connect_bd_net -net user_registers_slave_0_app0_cnt_wrap [get_bd_pins app0_cnt_wrap] [get_bd_pins user_registers_slave_0/app0_cnt_wrap]
  connect_bd_net -net user_registers_slave_0_app0_en_chk [get_bd_pins app0_en_chk] [get_bd_pins user_registers_slave_0/app0_en_chk]
  connect_bd_net -net user_registers_slave_0_app0_en_gen [get_bd_pins app0_en_gen] [get_bd_pins user_registers_slave_0/app0_en_gen]
  connect_bd_net -net user_registers_slave_0_app0_en_lpbk [get_bd_pins app0_en_lpbk] [get_bd_pins user_registers_slave_0/app0_en_lpbk]
  connect_bd_net -net user_registers_slave_0_app0_pkt_len [get_bd_pins app0_pkt_len] [get_bd_pins user_registers_slave_0/app0_pkt_len]
  connect_bd_net -net user_registers_slave_0_app1_cnt_wrap [get_bd_pins app1_cnt_wrap] [get_bd_pins user_registers_slave_0/app1_cnt_wrap]
  connect_bd_net -net user_registers_slave_0_app1_en_chk [get_bd_pins app1_en_chk] [get_bd_pins user_registers_slave_0/app1_en_chk]
  connect_bd_net -net user_registers_slave_0_app1_en_gen [get_bd_pins app1_en_gen] [get_bd_pins user_registers_slave_0/app1_en_gen]
  connect_bd_net -net user_registers_slave_0_app1_en_lpbk [get_bd_pins app1_en_lpbk] [get_bd_pins user_registers_slave_0/app1_en_lpbk]
  connect_bd_net -net user_registers_slave_0_app1_pkt_len [get_bd_pins app1_pkt_len] [get_bd_pins user_registers_slave_0/app1_pkt_len]
  connect_bd_net -net user_registers_slave_0_axi_ic_mig_shim_rst_n [get_bd_pins axi_ic_mig_shim_rst_n] [get_bd_pins user_registers_slave_0/axi_ic_mig_shim_rst_n]
  connect_bd_net -net user_registers_slave_0_ch0_perf_mode_en [get_bd_pins perf_app_mux_0/ch0_perf_mode_en] [get_bd_pins user_registers_slave_0/ch0_perf_mode_en]
  connect_bd_net -net user_registers_slave_0_ch1_perf_mode_en [get_bd_pins perf_app_mux_0/ch1_perf_mode_en] [get_bd_pins user_registers_slave_0/ch1_perf_mode_en]
  connect_bd_net -net user_registers_slave_0_device_temp [get_bd_pins device_temp] [get_bd_pins user_registers_slave_0/device_temp]
  connect_bd_net -net user_registers_slave_0_mac0_adrs [get_bd_pins mac0_adrs] [get_bd_pins user_registers_slave_0/mac0_adrs]
  connect_bd_net -net user_registers_slave_0_mac0_pm_enable [get_bd_pins mac0_pm_enable] [get_bd_pins user_registers_slave_0/mac0_pm_enable]
  connect_bd_net -net user_registers_slave_0_mac1_adrs [get_bd_pins mac1_adrs] [get_bd_pins user_registers_slave_0/mac1_adrs]
  connect_bd_net -net user_registers_slave_0_mac1_pm_enable [get_bd_pins mac1_pm_enable] [get_bd_pins user_registers_slave_0/mac1_pm_enable]
  connect_bd_net -net user_registers_slave_0_pmbus_control [get_bd_pins pmbus_control] [get_bd_pins user_registers_slave_0/pmbus_control]
  connect_bd_net -net util_vector_logic_1_Res [get_bd_pins s_axi_areset_n] [get_bd_pins user_registers_slave_0/s_axi_areset_n]
  connect_bd_net -net xlconstant_1_const [get_bd_pins pcie_7x_0/pl_upstream_prefer_deemph] [get_bd_pins xlconstant_1/dout]
  
  # Restore current instance
  current_bd_instance $oldCurInst
}

# Hierarchical cell: Ethernet_Path
proc create_hier_cell_Ethernet_Path { parentCell nameHier } {

  if { $parentCell eq "" || $nameHier eq "" } {
     puts "ERROR: create_hier_cell_Ethernet_Path() - Empty argument(s)!"
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     puts "ERROR: Unable to find parent cell <$parentCell>!"
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 m_axis1
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi1
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_pause
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_pause1
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_tx
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_tx1

  # Create pins
  create_bd_pin -dir I Op1
  create_bd_pin -dir I -type rst areset1
  create_bd_pin -dir I -type rst areset2
  create_bd_pin -dir O -from 7 -to 0 core_status
  create_bd_pin -dir O -from 7 -to 0 core_status1
  create_bd_pin -dir I -from 47 -to 0 mac_id
  create_bd_pin -dir I -from 47 -to 0 mac_id1
  create_bd_pin -dir O mmcm_locked_clk156
  create_bd_pin -dir I -from 2 -to 0 pma_pmd_type
  create_bd_pin -dir I promiscuous_mode_en
  create_bd_pin -dir I promiscuous_mode_en1
  create_bd_pin -dir I -from 4 -to 0 prtad
  create_bd_pin -dir I -from 4 -to 0 prtad1
  create_bd_pin -dir I refclk_n
  create_bd_pin -dir I refclk_p
  create_bd_pin -dir I -type rst reset
  create_bd_pin -dir I reset1
  create_bd_pin -dir I -type rst reset2
  create_bd_pin -dir I reset3
  create_bd_pin -dir I -type rst rx_axis_aresetn
  create_bd_pin -dir I -type rst rx_axis_aresetn1
  create_bd_pin -dir O rx_fifo_overflow
  create_bd_pin -dir O rx_fifo_overflow1
  create_bd_pin -dir O rx_resetdone
  create_bd_pin -dir O rx_resetdone1
  create_bd_pin -dir I rxn
  create_bd_pin -dir I rxn1
  create_bd_pin -dir I rxp
  create_bd_pin -dir I rxp1
  create_bd_pin -dir I signal_detect
  create_bd_pin -dir I signal_detect1
  create_bd_pin -dir I sim_speedup_control
  create_bd_pin -dir I sim_speedup_control1
  create_bd_pin -dir I soft_reset
  create_bd_pin -dir I soft_reset1
  create_bd_pin -dir O tx_disable
  create_bd_pin -dir O tx_disable1
  create_bd_pin -dir I tx_fault
  create_bd_pin -dir I tx_fault1
  create_bd_pin -dir I -from 7 -to 0 tx_ifg_delay
  create_bd_pin -dir I -from 7 -to 0 tx_ifg_delay1
  create_bd_pin -dir O tx_resetdone
  create_bd_pin -dir O tx_resetdone1
  create_bd_pin -dir O txn
  create_bd_pin -dir O txn1
  create_bd_pin -dir O txp
  create_bd_pin -dir O txp1
  create_bd_pin -dir O -type clk user_clk

  # Create instance: rx_interface_0, and set properties
  set rx_interface_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:rx_interface:1.0 rx_interface_0 ]

  # Create instance: rx_interface_1, and set properties
  set rx_interface_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:rx_interface:1.0 rx_interface_1 ]
  set_property -dict [ list CONFIG.TDEST_VAL {3}  ] $rx_interface_1

  # Create instance: ten_gig_eth_mac_0, and set properties
  set ten_gig_eth_mac_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_mac:14.0 ten_gig_eth_mac_0 ]

  # Create instance: ten_gig_eth_mac_1, and set properties
  set ten_gig_eth_mac_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_mac:14.0 ten_gig_eth_mac_1 ]

  # Create instance: ten_gig_eth_pcs_pma_0, and set properties
  set ten_gig_eth_pcs_pma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_pcs_pma:5.0 ten_gig_eth_pcs_pma_0 ]

  # Create instance: ten_gig_eth_pcs_pma_1, and set properties
  set ten_gig_eth_pcs_pma_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_pcs_pma:5.0 ten_gig_eth_pcs_pma_1 ]

  # Create instance: util_vector_logic_4, and set properties
  set util_vector_logic_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_4 ]
  set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $util_vector_logic_4

  # Create instance: xgbaser_gt_same_quad_wrapper_1, and set properties
  set xgbaser_gt_same_quad_wrapper_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:xgbaser_gt_same_quad_wrapper:1.0 xgbaser_gt_same_quad_wrapper_1 ]

  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]

  # Create instance: xlconstant_2, and set properties
  set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]

  # Create instance: xlconstant_7, and set properties
  set xlconstant_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_7 ]

  # Create instance: xlconstant_8, and set properties
  set xlconstant_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_8 ]
  set_property -dict [ list CONFIG.CONST_VAL {0}  ] $xlconstant_8

  # Create interface connections
  connect_bd_intf_net -intf_net S01_AXIS_1 [get_bd_intf_pins m_axis] [get_bd_intf_pins rx_interface_0/m_axis]
  connect_bd_intf_net -intf_net S03_AXIS_1 [get_bd_intf_pins m_axis1] [get_bd_intf_pins rx_interface_1/m_axis]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins s_axi] [get_bd_intf_pins ten_gig_eth_mac_0/s_axi]
  connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins s_axi1] [get_bd_intf_pins ten_gig_eth_mac_1/s_axi]
  connect_bd_intf_net -intf_net axis_interconnect_1_M00_AXIS [get_bd_intf_pins s_axis_tx] [get_bd_intf_pins ten_gig_eth_mac_0/s_axis_tx]
  connect_bd_intf_net -intf_net axis_interconnect_1_M02_AXIS [get_bd_intf_pins s_axis_tx1] [get_bd_intf_pins ten_gig_eth_mac_1/s_axis_tx]
  connect_bd_intf_net -intf_net s_axis_pause_1 [get_bd_intf_pins s_axis_pause] [get_bd_intf_pins ten_gig_eth_mac_0/s_axis_pause]
  connect_bd_intf_net -intf_net s_axis_pause_1_1 [get_bd_intf_pins s_axis_pause1] [get_bd_intf_pins ten_gig_eth_mac_1/s_axis_pause]
  connect_bd_intf_net -intf_net ten_gig_eth_mac_0_m_axis_rx [get_bd_intf_pins rx_interface_0/s_axis] [get_bd_intf_pins ten_gig_eth_mac_0/m_axis_rx]
  connect_bd_intf_net -intf_net ten_gig_eth_mac_0_xgmii_xgmac [get_bd_intf_pins ten_gig_eth_mac_0/xgmii_xgmac] [get_bd_intf_pins ten_gig_eth_pcs_pma_0/xgmii_interface]
  connect_bd_intf_net -intf_net ten_gig_eth_mac_1_m_axis_rx [get_bd_intf_pins rx_interface_1/s_axis] [get_bd_intf_pins ten_gig_eth_mac_1/m_axis_rx]
  connect_bd_intf_net -intf_net ten_gig_eth_mac_1_xgmii_xgmac [get_bd_intf_pins ten_gig_eth_mac_1/xgmii_xgmac] [get_bd_intf_pins ten_gig_eth_pcs_pma_1/xgmii_interface]
  connect_bd_intf_net -intf_net ten_gig_eth_pcs_pma_0_core_gt_drp_interface [get_bd_intf_pins ten_gig_eth_pcs_pma_0/core_gt_drp_interface] [get_bd_intf_pins ten_gig_eth_pcs_pma_0/user_gt_drp_interface]
  connect_bd_intf_net -intf_net ten_gig_eth_pcs_pma_1_core_gt_drp_interface [get_bd_intf_pins ten_gig_eth_pcs_pma_1/core_gt_drp_interface] [get_bd_intf_pins ten_gig_eth_pcs_pma_1/user_gt_drp_interface]

  # Create port connections
  connect_bd_net -net Op1_1 [get_bd_pins Op1] [get_bd_pins util_vector_logic_4/Op1]
  connect_bd_net -net areset_1 [get_bd_pins areset2] [get_bd_pins ten_gig_eth_pcs_pma_0/areset]
  connect_bd_net -net areset_1_1 [get_bd_pins areset1] [get_bd_pins ten_gig_eth_pcs_pma_1/areset]
  connect_bd_net -net pma_pmd_type_2 [get_bd_pins pma_pmd_type] [get_bd_pins ten_gig_eth_pcs_pma_0/pma_pmd_type] [get_bd_pins ten_gig_eth_pcs_pma_1/pma_pmd_type]
  connect_bd_net -net proc_sys_reset_12_peripheral_aresetn [get_bd_pins rx_axis_aresetn1] [get_bd_pins ten_gig_eth_mac_1/rx_axis_aresetn] [get_bd_pins ten_gig_eth_mac_1/s_axi_aresetn] [get_bd_pins ten_gig_eth_mac_1/tx_axis_aresetn]
  connect_bd_net -net proc_sys_reset_13_peripheral_aresetn [get_bd_pins rx_axis_aresetn] [get_bd_pins ten_gig_eth_mac_0/rx_axis_aresetn] [get_bd_pins ten_gig_eth_mac_0/s_axi_aresetn] [get_bd_pins ten_gig_eth_mac_0/tx_axis_aresetn]
  connect_bd_net -net prtad_1 [get_bd_pins prtad] [get_bd_pins ten_gig_eth_pcs_pma_0/prtad]
  connect_bd_net -net prtad_2 [get_bd_pins prtad1] [get_bd_pins ten_gig_eth_pcs_pma_1/prtad]
  connect_bd_net -net refclk_n_1 [get_bd_pins refclk_n] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/refclk_n]
  connect_bd_net -net refclk_p_1 [get_bd_pins refclk_p] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/refclk_p]
  connect_bd_net -net reset_1 [get_bd_pins reset1] [get_bd_pins rx_interface_0/reset]
  connect_bd_net -net reset_2 [get_bd_pins reset3] [get_bd_pins rx_interface_1/reset]
  connect_bd_net -net reset_3 [get_bd_pins reset2] [get_bd_pins ten_gig_eth_mac_0/reset]
  connect_bd_net -net reset_4 [get_bd_pins reset] [get_bd_pins ten_gig_eth_mac_1/reset]
  connect_bd_net -net rx_interface_0_rx_fifo_overflow [get_bd_pins rx_fifo_overflow] [get_bd_pins rx_interface_0/rx_fifo_overflow]
  connect_bd_net -net rx_interface_1_rx_fifo_overflow [get_bd_pins rx_fifo_overflow1] [get_bd_pins rx_interface_1/rx_fifo_overflow]
  connect_bd_net -net rxn_1 [get_bd_pins rxn1] [get_bd_pins ten_gig_eth_pcs_pma_0/rxn]
  connect_bd_net -net rxn_2 [get_bd_pins rxn] [get_bd_pins ten_gig_eth_pcs_pma_1/rxn]
  connect_bd_net -net rxp_1 [get_bd_pins rxp1] [get_bd_pins ten_gig_eth_pcs_pma_0/rxp]
  connect_bd_net -net rxp_2 [get_bd_pins rxp] [get_bd_pins ten_gig_eth_pcs_pma_1/rxp]
  connect_bd_net -net signal_detect_1 [get_bd_pins signal_detect1] [get_bd_pins ten_gig_eth_pcs_pma_0/signal_detect]
  connect_bd_net -net signal_detect_2 [get_bd_pins signal_detect] [get_bd_pins ten_gig_eth_pcs_pma_1/signal_detect]
  connect_bd_net -net sim_speedup_control1_1 [get_bd_pins sim_speedup_control1] [get_bd_pins ten_gig_eth_pcs_pma_1/sim_speedup_control]
  connect_bd_net -net sim_speedup_control_1 [get_bd_pins sim_speedup_control] [get_bd_pins ten_gig_eth_pcs_pma_0/sim_speedup_control]
  connect_bd_net -net soft_reset_1 [get_bd_pins soft_reset1] [get_bd_pins rx_interface_0/soft_reset]
  connect_bd_net -net soft_reset_2 [get_bd_pins soft_reset] [get_bd_pins rx_interface_1/soft_reset]
  connect_bd_net -net ten_gig_eth_mac_0_mdc [get_bd_pins ten_gig_eth_mac_0/mdc] [get_bd_pins ten_gig_eth_pcs_pma_0/mdc]
  connect_bd_net -net ten_gig_eth_mac_0_mdio_out [get_bd_pins ten_gig_eth_mac_0/mdio_out] [get_bd_pins ten_gig_eth_pcs_pma_0/mdio_in]
  connect_bd_net -net ten_gig_eth_mac_0_rx_statistics_valid [get_bd_pins rx_interface_0/rx_statistics_valid] [get_bd_pins ten_gig_eth_mac_0/rx_statistics_valid]
  connect_bd_net -net ten_gig_eth_mac_0_rx_statistics_vector [get_bd_pins rx_interface_0/rx_statistics_vector] [get_bd_pins ten_gig_eth_mac_0/rx_statistics_vector]
  connect_bd_net -net ten_gig_eth_mac_1_mdc [get_bd_pins ten_gig_eth_mac_1/mdc] [get_bd_pins ten_gig_eth_pcs_pma_1/mdc]
  connect_bd_net -net ten_gig_eth_mac_1_mdio_out [get_bd_pins ten_gig_eth_mac_1/mdio_out] [get_bd_pins ten_gig_eth_pcs_pma_1/mdio_in]
  connect_bd_net -net ten_gig_eth_mac_1_rx_statistics_valid [get_bd_pins rx_interface_1/rx_statistics_valid] [get_bd_pins ten_gig_eth_mac_1/rx_statistics_valid]
  connect_bd_net -net ten_gig_eth_mac_1_rx_statistics_vector [get_bd_pins rx_interface_1/rx_statistics_vector] [get_bd_pins ten_gig_eth_mac_1/rx_statistics_vector]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_core_status [get_bd_pins core_status1] [get_bd_pins ten_gig_eth_pcs_pma_0/core_status]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_drp_req [get_bd_pins ten_gig_eth_pcs_pma_0/drp_gnt] [get_bd_pins ten_gig_eth_pcs_pma_0/drp_req]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_mdio_out [get_bd_pins ten_gig_eth_mac_0/mdio_in] [get_bd_pins ten_gig_eth_pcs_pma_0/mdio_out]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_rx_resetdone [get_bd_pins rx_resetdone] [get_bd_pins ten_gig_eth_pcs_pma_0/rx_resetdone]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_tx_disable [get_bd_pins tx_disable] [get_bd_pins ten_gig_eth_pcs_pma_0/tx_disable]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_tx_resetdone [get_bd_pins tx_resetdone] [get_bd_pins ten_gig_eth_pcs_pma_0/tx_resetdone] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/gt0_tx_resetdone]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_txclk322 [get_bd_pins ten_gig_eth_pcs_pma_0/txclk322] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/txclk322]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_txn [get_bd_pins txn] [get_bd_pins ten_gig_eth_pcs_pma_0/txn]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_txp [get_bd_pins txp] [get_bd_pins ten_gig_eth_pcs_pma_0/txp]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_core_status [get_bd_pins core_status] [get_bd_pins ten_gig_eth_pcs_pma_1/core_status]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_drp_req [get_bd_pins ten_gig_eth_pcs_pma_1/drp_gnt] [get_bd_pins ten_gig_eth_pcs_pma_1/drp_req]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_mdio_out [get_bd_pins ten_gig_eth_mac_1/mdio_in] [get_bd_pins ten_gig_eth_pcs_pma_1/mdio_out]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_rx_resetdone [get_bd_pins rx_resetdone1] [get_bd_pins ten_gig_eth_pcs_pma_1/rx_resetdone]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_tx_disable [get_bd_pins tx_disable1] [get_bd_pins ten_gig_eth_pcs_pma_1/tx_disable]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_tx_resetdone [get_bd_pins tx_resetdone1] [get_bd_pins ten_gig_eth_pcs_pma_1/tx_resetdone] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/gt1_tx_resetdone]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_txn [get_bd_pins txn1] [get_bd_pins ten_gig_eth_pcs_pma_1/txn]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_txp [get_bd_pins txp1] [get_bd_pins ten_gig_eth_pcs_pma_1/txp]
  connect_bd_net -net tx_fault_1 [get_bd_pins tx_fault1] [get_bd_pins ten_gig_eth_pcs_pma_0/tx_fault]
  connect_bd_net -net tx_fault_2 [get_bd_pins tx_fault] [get_bd_pins ten_gig_eth_pcs_pma_1/tx_fault]
  connect_bd_net -net tx_ifg_delay_1 [get_bd_pins tx_ifg_delay] [get_bd_pins ten_gig_eth_mac_0/tx_ifg_delay]
  connect_bd_net -net tx_ifg_delay_1_1 [get_bd_pins tx_ifg_delay1] [get_bd_pins ten_gig_eth_mac_1/tx_ifg_delay]
  connect_bd_net -net user_registers_slave_0_mac0_adrs [get_bd_pins mac_id1] [get_bd_pins rx_interface_0/mac_id]
  connect_bd_net -net user_registers_slave_0_mac0_pm_enable [get_bd_pins promiscuous_mode_en1] [get_bd_pins rx_interface_0/promiscuous_mode_en]
  connect_bd_net -net user_registers_slave_0_mac1_adrs [get_bd_pins mac_id] [get_bd_pins rx_interface_1/mac_id]
  connect_bd_net -net user_registers_slave_0_mac1_pm_enable [get_bd_pins promiscuous_mode_en] [get_bd_pins rx_interface_1/promiscuous_mode_en]
  connect_bd_net -net util_vector_logic_4_Res [get_bd_pins util_vector_logic_4/Res] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/areset]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_0_clk156 [get_bd_pins user_clk] [get_bd_pins rx_interface_0/user_clk] [get_bd_pins rx_interface_1/user_clk] [get_bd_pins ten_gig_eth_mac_0/rx_clk0] [get_bd_pins ten_gig_eth_mac_0/s_axi_aclk] [get_bd_pins ten_gig_eth_mac_0/tx_clk0] [get_bd_pins ten_gig_eth_mac_1/rx_clk0] [get_bd_pins ten_gig_eth_mac_1/s_axi_aclk] [get_bd_pins ten_gig_eth_mac_1/tx_clk0] [get_bd_pins ten_gig_eth_pcs_pma_0/clk156] [get_bd_pins ten_gig_eth_pcs_pma_1/clk156] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/clk156]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_areset_clk156 [get_bd_pins ten_gig_eth_pcs_pma_0/areset_clk156] [get_bd_pins ten_gig_eth_pcs_pma_1/areset_clk156] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/areset_clk156]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_dclk [get_bd_pins ten_gig_eth_pcs_pma_0/dclk] [get_bd_pins ten_gig_eth_pcs_pma_1/dclk] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/dclk]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_gtrxreset [get_bd_pins ten_gig_eth_pcs_pma_0/gtrxreset] [get_bd_pins ten_gig_eth_pcs_pma_1/gtrxreset] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/gtrxreset]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_gttxreset [get_bd_pins ten_gig_eth_pcs_pma_0/gttxreset] [get_bd_pins ten_gig_eth_pcs_pma_1/gttxreset] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/gttxreset]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_mmcm_locked_clk156 [get_bd_pins mmcm_locked_clk156] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/mmcm_locked_clk156]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_qplllock [get_bd_pins ten_gig_eth_pcs_pma_0/qplllock] [get_bd_pins ten_gig_eth_pcs_pma_1/qplllock] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/qplllock]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_qplloutclk [get_bd_pins ten_gig_eth_pcs_pma_0/qplloutclk] [get_bd_pins ten_gig_eth_pcs_pma_1/qplloutclk] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/qplloutclk]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_qplloutrefclk [get_bd_pins ten_gig_eth_pcs_pma_0/qplloutrefclk] [get_bd_pins ten_gig_eth_pcs_pma_1/qplloutrefclk] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/qplloutrefclk]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_reset_counter_done [get_bd_pins ten_gig_eth_pcs_pma_0/reset_counter_done] [get_bd_pins ten_gig_eth_pcs_pma_1/reset_counter_done] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/reset_counter_done]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_txuserrdy [get_bd_pins ten_gig_eth_pcs_pma_0/txuserrdy] [get_bd_pins ten_gig_eth_pcs_pma_1/txuserrdy] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/txuserrdy]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_txusrclk [get_bd_pins ten_gig_eth_pcs_pma_0/txusrclk] [get_bd_pins ten_gig_eth_pcs_pma_1/txusrclk] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/txusrclk]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_txusrclk2 [get_bd_pins ten_gig_eth_pcs_pma_0/txusrclk2] [get_bd_pins ten_gig_eth_pcs_pma_1/txusrclk2] [get_bd_pins xgbaser_gt_same_quad_wrapper_1/txusrclk2]
  connect_bd_net -net xlconstant_1_const [get_bd_pins ten_gig_eth_mac_1/rx_dcm_locked] [get_bd_pins ten_gig_eth_mac_1/tx_dcm_locked] [get_bd_pins xlconstant_1/dout]
  connect_bd_net -net xlconstant_2_const [get_bd_pins rx_interface_0/mac_id_valid] [get_bd_pins rx_interface_1/mac_id_valid] [get_bd_pins xlconstant_2/dout]
  connect_bd_net -net xlconstant_7_const [get_bd_pins ten_gig_eth_mac_0/rx_dcm_locked] [get_bd_pins ten_gig_eth_mac_0/tx_dcm_locked] [get_bd_pins xlconstant_7/dout]
  connect_bd_net -net xlconstant_8_const [get_bd_pins ten_gig_eth_mac_0/tx_axis_tuser] [get_bd_pins ten_gig_eth_mac_1/tx_axis_tuser] [get_bd_pins xlconstant_8/dout]
  
  # Restore current instance
  current_bd_instance $oldCurInst
}

# Hierarchical cell: DDR_Memory
proc create_hier_cell_DDR_Memory { parentCell nameHier } {

  if { $parentCell eq "" || $nameHier eq "" } {
     puts "ERROR: create_hier_cell_DDR_Memory() - Empty argument(s)!"
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     puts "ERROR: Unable to find parent cell <$parentCell>!"
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR3
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M01_AXIS
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M02_AXIS
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M03_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S00_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S01_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S02_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S03_AXIS

  # Create pins
  create_bd_pin -dir I -type rst M00_AXIS_ARESETN
  create_bd_pin -dir O -from 31 -to 0 -type data M00_AXIS_RD_DATA_COUNT
  create_bd_pin -dir I -type rst M01_AXIS_ARESETN
  create_bd_pin -dir O -from 31 -to 0 -type data M01_AXIS_RD_DATA_COUNT
  create_bd_pin -dir I -type rst M02_AXIS_ARESETN
  create_bd_pin -dir O -from 31 -to 0 -type data M02_AXIS_RD_DATA_COUNT
  create_bd_pin -dir I -type rst M03_AXIS_ARESETN
  create_bd_pin -dir O -from 31 -to 0 -type data M03_AXIS_RD_DATA_COUNT
  create_bd_pin -dir I Op1
  create_bd_pin -dir I -type data S00_ARB_REQ_SUPPRESS
  create_bd_pin -dir I -type rst S00_AXIS_ARESETN
  create_bd_pin -dir I -type data S01_ARB_REQ_SUPPRESS
  create_bd_pin -dir I -type rst S01_AXIS_ARESETN
  create_bd_pin -dir I -type data S02_ARB_REQ_SUPPRESS
  create_bd_pin -dir I -type clk S02_AXIS_ACLK
  create_bd_pin -dir I -type rst S02_AXIS_ARESETN
  create_bd_pin -dir I -type data S03_ARB_REQ_SUPPRESS
  create_bd_pin -dir I -type clk S03_AXIS_ACLK
  create_bd_pin -dir I -type rst S03_AXIS_ARESETN
  create_bd_pin -dir I -type rst aresetn
  create_bd_pin -dir I -from 11 -to 0 device_temp_i
  create_bd_pin -dir O init_calib_complete
  create_bd_pin -dir O mcb_clk
  create_bd_pin -dir I sys_clk_n
  create_bd_pin -dir I sys_clk_p
  create_bd_pin -dir O -from 3 -to 0 vfifo_idle
  create_bd_pin -dir I -from 3 -to 0 vfifo_mm2s_channel_full
  create_bd_pin -dir O -from 3 -to 0 vfifo_s2mm_channel_full

  # Create instance: axi_vfifo_ctrl_0, and set properties
  set axi_vfifo_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vfifo_ctrl:2.0 axi_vfifo_ctrl_0 ]
  set_property -dict [ list CONFIG.axi_burst_size {1024} CONFIG.axis_tdata_width {512} CONFIG.dram_base_addr {00000000} CONFIG.enable_interrupt {true} CONFIG.number_of_channel {4} CONFIG.number_of_page_ch0 {1024} CONFIG.number_of_page_ch1 {1024} CONFIG.number_of_page_ch2 {1024} CONFIG.number_of_page_ch3 {1024}  ] $axi_vfifo_ctrl_0

  # Create instance: axis_interconnect_0, and set properties
  set axis_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0 ]
  set_property -dict [ list CONFIG.ARB_ON_MAX_XFERS {64} CONFIG.ARB_ON_NUM_CYCLES {32} CONFIG.ARB_ON_TLAST {1} CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.M00_AXIS_HIGHTDEST {0x00000003} CONFIG.NUM_MI {1} CONFIG.NUM_SI {4} CONFIG.S00_FIFO_DEPTH {512} CONFIG.S01_FIFO_DEPTH {512} CONFIG.S02_FIFO_DEPTH {512} CONFIG.S03_FIFO_DEPTH {512}  ] $axis_interconnect_0

  # Create instance: axis_interconnect_1, and set properties
  set axis_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_1 ]
  set_property -dict [ list CONFIG.ENABLE_ADVANCED_OPTIONS {1} CONFIG.ENABLE_FIFO_COUNT_PORTS {1} CONFIG.M00_FIFO_DEPTH {512} CONFIG.M00_FIFO_MODE {1} CONFIG.M01_FIFO_DEPTH {512} CONFIG.M02_FIFO_DEPTH {512} CONFIG.M02_FIFO_MODE {1} CONFIG.M03_FIFO_DEPTH {512} CONFIG.NUM_MI {4} CONFIG.S00_FIFO_DEPTH {0}  ] $axis_interconnect_1

  # Create instance: mig_7series_0, and set properties
  set mig_7series_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:2.2 mig_7series_0 ]

  # Generate the PRJ File for MIG
  set str_mig_folder [get_property IP_DIR [ get_ips [ get_property CONFIG.Component_Name $mig_7series_0 ] ] ]
  set str_mig_file_name mig_a.prj
  set str_mig_file_path ${str_mig_folder}/${str_mig_file_name}

  write_mig_file_k7_connectivity_trd_mig_7series_0_0 $str_mig_file_path

  set_property -dict [ list CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.XML_INPUT_FILE {mig_a.prj}  ] $mig_7series_0

  # Create instance: util_vector_logic_3, and set properties
  set util_vector_logic_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_3 ]
  set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $util_vector_logic_3

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S02_AXIS] [get_bd_intf_pins axis_interconnect_0/S02_AXIS]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S03_AXIS] [get_bd_intf_pins axis_interconnect_0/S03_AXIS]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins S01_AXIS] [get_bd_intf_pins axis_interconnect_0/S01_AXIS]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins S00_AXIS] [get_bd_intf_pins axis_interconnect_0/S00_AXIS]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins M01_AXIS] [get_bd_intf_pins axis_interconnect_1/M01_AXIS]
  connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins M03_AXIS] [get_bd_intf_pins axis_interconnect_1/M03_AXIS]
  connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins M00_AXIS] [get_bd_intf_pins axis_interconnect_1/M00_AXIS]
  connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins M02_AXIS] [get_bd_intf_pins axis_interconnect_1/M02_AXIS]
  connect_bd_intf_net -intf_net axi_vfifo_ctrl_0_M_AXI [get_bd_intf_pins axi_vfifo_ctrl_0/M_AXI] [get_bd_intf_pins mig_7series_0/S_AXI]
  connect_bd_intf_net -intf_net axi_vfifo_ctrl_0_M_AXIS [get_bd_intf_pins axi_vfifo_ctrl_0/M_AXIS] [get_bd_intf_pins axis_interconnect_1/S00_AXIS]
  connect_bd_intf_net -intf_net axis_interconnect_0_M00_AXIS [get_bd_intf_pins axi_vfifo_ctrl_0/S_AXIS] [get_bd_intf_pins axis_interconnect_0/M00_AXIS]
  connect_bd_intf_net -intf_net mig_7series_0_DDR3 [get_bd_intf_pins DDR3] [get_bd_intf_pins mig_7series_0/DDR3]

  # Create port connections
  connect_bd_net -net M00_AXIS_ARESETN_1 [get_bd_pins M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_0/ARESETN] [get_bd_pins axis_interconnect_0/M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/ARESETN] [get_bd_pins axis_interconnect_1/S00_AXIS_ARESETN]
  connect_bd_net -net M01_AXIS_ARESETN_1 [get_bd_pins M01_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/M01_AXIS_ARESETN]
  connect_bd_net -net M02_AXIS_ARESETN_1 [get_bd_pins M02_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/M02_AXIS_ARESETN]
  connect_bd_net -net M03_AXIS_ARESETN_1 [get_bd_pins M03_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/M03_AXIS_ARESETN]
  connect_bd_net -net Op1_1 [get_bd_pins Op1] [get_bd_pins util_vector_logic_3/Op1]
  connect_bd_net -net S00_ARB_REQ_SUPPRESS_1 [get_bd_pins S00_ARB_REQ_SUPPRESS] [get_bd_pins axis_interconnect_0/S00_ARB_REQ_SUPPRESS]
  connect_bd_net -net S00_AXIS_ARESETN_1 [get_bd_pins S00_AXIS_ARESETN] [get_bd_pins axis_interconnect_0/S00_AXIS_ARESETN]
  connect_bd_net -net S01_ARB_REQ_SUPPRESS_1 [get_bd_pins S01_ARB_REQ_SUPPRESS] [get_bd_pins axis_interconnect_0/S01_ARB_REQ_SUPPRESS]
  connect_bd_net -net S01_AXIS_ARESETN_1 [get_bd_pins S01_AXIS_ARESETN] [get_bd_pins axis_interconnect_0/S01_AXIS_ARESETN]
  connect_bd_net -net S02_ARB_REQ_SUPPRESS_1 [get_bd_pins S02_ARB_REQ_SUPPRESS] [get_bd_pins axis_interconnect_0/S02_ARB_REQ_SUPPRESS]
  connect_bd_net -net S02_AXIS_ACLK_1 [get_bd_pins S02_AXIS_ACLK] [get_bd_pins axis_interconnect_0/S00_AXIS_ACLK] [get_bd_pins axis_interconnect_0/S02_AXIS_ACLK] [get_bd_pins axis_interconnect_1/M01_AXIS_ACLK] [get_bd_pins axis_interconnect_1/M03_AXIS_ACLK]
  connect_bd_net -net S02_AXIS_ARESETN_1 [get_bd_pins S02_AXIS_ARESETN] [get_bd_pins axis_interconnect_0/S02_AXIS_ARESETN]
  connect_bd_net -net S03_ARB_REQ_SUPPRESS_1 [get_bd_pins S03_ARB_REQ_SUPPRESS] [get_bd_pins axis_interconnect_0/S03_ARB_REQ_SUPPRESS]
  connect_bd_net -net S03_AXIS_ACLK_1 [get_bd_pins S03_AXIS_ACLK] [get_bd_pins axis_interconnect_0/S01_AXIS_ACLK] [get_bd_pins axis_interconnect_0/S03_AXIS_ACLK] [get_bd_pins axis_interconnect_1/M00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/M02_AXIS_ACLK]
  connect_bd_net -net S03_AXIS_ARESETN_1 [get_bd_pins S03_AXIS_ARESETN] [get_bd_pins axis_interconnect_0/S03_AXIS_ARESETN]
  connect_bd_net -net axi_vfifo_ctrl_0_vfifo_idle [get_bd_pins vfifo_idle] [get_bd_pins axi_vfifo_ctrl_0/vfifo_idle]
  connect_bd_net -net axi_vfifo_ctrl_0_vfifo_s2mm_channel_full [get_bd_pins vfifo_s2mm_channel_full] [get_bd_pins axi_vfifo_ctrl_0/vfifo_s2mm_channel_full]
  connect_bd_net -net axis_interconnect_1_M00_AXIS_RD_DATA_COUNT [get_bd_pins M00_AXIS_RD_DATA_COUNT] [get_bd_pins axis_interconnect_1/M00_AXIS_RD_DATA_COUNT]
  connect_bd_net -net axis_interconnect_1_M01_AXIS_RD_DATA_COUNT [get_bd_pins M01_AXIS_RD_DATA_COUNT] [get_bd_pins axis_interconnect_1/M01_AXIS_RD_DATA_COUNT]
  connect_bd_net -net axis_interconnect_1_M02_AXIS_RD_DATA_COUNT [get_bd_pins M02_AXIS_RD_DATA_COUNT] [get_bd_pins axis_interconnect_1/M02_AXIS_RD_DATA_COUNT]
  connect_bd_net -net axis_interconnect_1_M03_AXIS_RD_DATA_COUNT [get_bd_pins M03_AXIS_RD_DATA_COUNT] [get_bd_pins axis_interconnect_1/M03_AXIS_RD_DATA_COUNT]
  connect_bd_net -net mig_7series_0_init_calib_complete [get_bd_pins init_calib_complete] [get_bd_pins mig_7series_0/init_calib_complete]
  connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins mcb_clk] [get_bd_pins axi_vfifo_ctrl_0/aclk] [get_bd_pins axis_interconnect_0/ACLK] [get_bd_pins axis_interconnect_0/M00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/ACLK] [get_bd_pins axis_interconnect_1/S00_AXIS_ACLK] [get_bd_pins mig_7series_0/ui_clk]
  connect_bd_net -net proc_sys_reset_5_peripheral_aresetn [get_bd_pins aresetn] [get_bd_pins axi_vfifo_ctrl_0/aresetn] [get_bd_pins mig_7series_0/aresetn]
  connect_bd_net -net sys_clk_n_1 [get_bd_pins sys_clk_n] [get_bd_pins mig_7series_0/sys_clk_n]
  connect_bd_net -net sys_clk_p_1 [get_bd_pins sys_clk_p] [get_bd_pins mig_7series_0/sys_clk_p]
  connect_bd_net -net user_registers_slave_0_device_temp [get_bd_pins device_temp_i] [get_bd_pins mig_7series_0/device_temp_i]
  connect_bd_net -net util_vector_logic_3_Res [get_bd_pins mig_7series_0/sys_rst] [get_bd_pins util_vector_logic_3/Res]
  connect_bd_net -net vfifo_mm2s_channel_full_1 [get_bd_pins vfifo_mm2s_channel_full] [get_bd_pins axi_vfifo_ctrl_0/vfifo_mm2s_channel_full]
  
  # Restore current instance
  current_bd_instance $oldCurInst
}


# Procedure to create entire design; Provide argument to make
# procedure reusable. If parentCell is "", will use root.
proc create_root_design { parentCell } {

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     puts "ERROR: Unable to find parent cell <$parentCell>!"
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR3 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR3 ]
  set drp [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:drp_rtl:1.0 drp ]
  set s_axis_pause [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_pause ]
  set_property -dict [ list CONFIG.CLK_DOMAIN {} CONFIG.FREQ_HZ {156250000} CONFIG.HAS_TKEEP {0} CONFIG.HAS_TLAST {0} CONFIG.HAS_TREADY {0} CONFIG.HAS_TSTRB {0} CONFIG.LAYERED_METADATA {undef} CONFIG.PHASE {0.000} CONFIG.TDATA_NUM_BYTES {2} CONFIG.TDEST_WIDTH {0} CONFIG.TID_WIDTH {0} CONFIG.TUSER_WIDTH {0}  ] $s_axis_pause
  set s_axis_pause_1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s_axis_pause_1 ]
  set_property -dict [ list CONFIG.CLK_DOMAIN {} CONFIG.FREQ_HZ {156250000} CONFIG.HAS_TKEEP {0} CONFIG.HAS_TLAST {0} CONFIG.HAS_TREADY {0} CONFIG.HAS_TSTRB {0} CONFIG.LAYERED_METADATA {undef} CONFIG.PHASE {0.000} CONFIG.TDATA_NUM_BYTES {2} CONFIG.TDEST_WIDTH {0} CONFIG.TID_WIDTH {0} CONFIG.TUSER_WIDTH {0}  ] $s_axis_pause_1

  # Create ports
  set axi_lite_aresetn [ create_bd_port -dir I -type rst axi_lite_aresetn ]
  set axi_str_c2s0_areset_n [ create_bd_port -dir O -type rst axi_str_c2s0_areset_n ]
  set axi_str_c2s1_areset_n [ create_bd_port -dir O -type rst axi_str_c2s1_areset_n ]
  set axi_str_s2c0_areset_n [ create_bd_port -dir O -type rst axi_str_s2c0_areset_n ]
  set axi_str_s2c1_areset_n [ create_bd_port -dir O -type rst axi_str_s2c1_areset_n ]
  set calib_done [ create_bd_port -dir O calib_done ]
  set cfg_lstatus [ create_bd_port -dir O -from 15 -to 0 cfg_lstatus ]
  set clk50 [ create_bd_port -dir I clk50 ]
  set clk_period_in_ns [ create_bd_port -dir I -from 7 -to 0 clk_period_in_ns ]
  set clk_ref_n [ create_bd_port -dir I clk_ref_n ]
  set clk_ref_p [ create_bd_port -dir I clk_ref_p ]
  set core_clk156_out [ create_bd_port -dir O -type clk core_clk156_out ]
  set m00_axis_aresetn [ create_bd_port -dir I -type rst m00_axis_aresetn ]
  set m01_axis_aresetn [ create_bd_port -dir I -type rst m01_axis_aresetn ]
  set m03_axis_aresetn [ create_bd_port -dir I -type rst m03_axis_aresetn ]
  set mcb_clk [ create_bd_port -dir O -type clk mcb_clk ]
  set mmcm_locked_clk156 [ create_bd_port -dir O mmcm_locked_clk156 ]
  set pci_exp_rxn [ create_bd_port -dir I -from 7 -to 0 pci_exp_rxn ]
  set pci_exp_rxp [ create_bd_port -dir I -from 7 -to 0 pci_exp_rxp ]
  set pci_exp_txn [ create_bd_port -dir O -from 7 -to 0 pci_exp_txn ]
  set pci_exp_txp [ create_bd_port -dir O -from 7 -to 0 pci_exp_txp ]
  set pcie_link_up [ create_bd_port -dir I pcie_link_up ]
  set pcs_pma_0_reset [ create_bd_port -dir I pcs_pma_0_reset ]
  set pcs_pma_0_rx_resetdone [ create_bd_port -dir O pcs_pma_0_rx_resetdone ]
  set pcs_pma_0_tx_resetdone [ create_bd_port -dir O pcs_pma_0_tx_resetdone ]
  set pcs_pma_1_reset [ create_bd_port -dir I pcs_pma_1_reset ]
  set pcs_pma_1_rx_resetdone [ create_bd_port -dir O pcs_pma_1_rx_resetdone ]
  set pcs_pma_1_tx_resetdone [ create_bd_port -dir O pcs_pma_1_tx_resetdone ]
  set perst_n [ create_bd_port -dir I -type rst perst_n ]
  set pma_pmd_type [ create_bd_port -dir I -from 2 -to 0 pma_pmd_type ]
  set pmbus_alert [ create_bd_port -dir I pmbus_alert ]
  set pmbus_clk [ create_bd_port -dir IO pmbus_clk ]
  set pmbus_control [ create_bd_port -dir O pmbus_control ]
  set pmbus_data [ create_bd_port -dir IO pmbus_data ]
  set rx_interface_0_reset [ create_bd_port -dir I rx_interface_0_reset ]
  set rx_interface_0_soft_reset [ create_bd_port -dir I rx_interface_0_soft_reset ]
  set rx_interface_1_reset [ create_bd_port -dir I rx_interface_1_reset ]
  set rx_interface_1_soft_reset [ create_bd_port -dir I rx_interface_1_soft_reset ]
  set s00_axis_aresetn [ create_bd_port -dir I -type rst s00_axis_aresetn ]
  set s01_axis_aresetn [ create_bd_port -dir I -type rst s01_axis_aresetn ]
  set s02_axis_aresetn [ create_bd_port -dir I -type rst s02_axis_aresetn ]
  set s03_axis_aresetn [ create_bd_port -dir I -type rst s03_axis_aresetn ]
  set sim_speedup_control [ create_bd_port -dir I sim_speedup_control ]
  set sim_speedup_control_1 [ create_bd_port -dir I sim_speedup_control_1 ]
  set sys_clk [ create_bd_port -dir I -type clk sys_clk ]
  set ten_gig_mac_0_reset [ create_bd_port -dir I -type rst ten_gig_mac_0_reset ]
  set_property -dict [ list CONFIG.POLARITY {ACTIVE_HIGH}  ] $ten_gig_mac_0_reset
  set ten_gig_mac_1_reset [ create_bd_port -dir I -type rst ten_gig_mac_1_reset ]
  set_property -dict [ list CONFIG.POLARITY {ACTIVE_HIGH}  ] $ten_gig_mac_1_reset
  set tx_cfg_gnt [ create_bd_port -dir I tx_cfg_gnt ]
  set tx_disable [ create_bd_port -dir O tx_disable ]
  set tx_disable_1 [ create_bd_port -dir O tx_disable_1 ]
  set tx_ifg_delay [ create_bd_port -dir I -from 7 -to 0 tx_ifg_delay ]
  set tx_ifg_delay_1 [ create_bd_port -dir I -from 7 -to 0 tx_ifg_delay_1 ]
  set user_clk_out [ create_bd_port -dir O -type clk user_clk_out ]
  set user_lnk_up [ create_bd_port -dir O user_lnk_up ]
  set user_reset [ create_bd_port -dir I user_reset ]
  set user_reset_out [ create_bd_port -dir O -type rst user_reset_out ]
  set xphy0_prtad [ create_bd_port -dir I -from 4 -to 0 xphy0_prtad ]
  set xphy0_refclk_n [ create_bd_port -dir I xphy0_refclk_n ]
  set xphy0_refclk_p [ create_bd_port -dir I xphy0_refclk_p ]
  set xphy0_rxn [ create_bd_port -dir I xphy0_rxn ]
  set xphy0_rxp [ create_bd_port -dir I xphy0_rxp ]
  set xphy0_signal_detect [ create_bd_port -dir I xphy0_signal_detect ]
  set xphy0_status [ create_bd_port -dir O -from 7 -to 0 xphy0_status ]
  set xphy0_tx_fault [ create_bd_port -dir I xphy0_tx_fault ]
  set xphy0_txn [ create_bd_port -dir O xphy0_txn ]
  set xphy0_txp [ create_bd_port -dir O xphy0_txp ]
  set xphy1_prtad [ create_bd_port -dir I -from 4 -to 0 xphy1_prtad ]
  set xphy1_rxn [ create_bd_port -dir I xphy1_rxn ]
  set xphy1_rxp [ create_bd_port -dir I xphy1_rxp ]
  set xphy1_signal_detect [ create_bd_port -dir I xphy1_signal_detect ]
  set xphy1_status [ create_bd_port -dir O -from 7 -to 0 xphy1_status ]
  set xphy1_tx_fault [ create_bd_port -dir I xphy1_tx_fault ]
  set xphy1_txn [ create_bd_port -dir O xphy1_txn ]
  set xphy1_txp [ create_bd_port -dir O xphy1_txp ]

  # Create instance: DDR_Memory
  create_hier_cell_DDR_Memory [current_bd_instance .] DDR_Memory

  # Create instance: Ethernet_Path
  create_hier_cell_Ethernet_Path [current_bd_instance .] Ethernet_Path

  # Create instance: PCIe_Path
  create_hier_cell_PCIe_Path [current_bd_instance .] PCIe_Path

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
  set_property -dict [ list CONFIG.ENABLE_ADVANCED_OPTIONS {0} CONFIG.NUM_MI {3}  ] $axi_interconnect_0

  # Create instance: axi_shim_0, and set properties
  set axi_shim_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:axi_shim:1.0 axi_shim_0 ]

  # Create instance: axi_vfifo_adapter_0, and set properties
  set axi_vfifo_adapter_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:axi_vfifo_adapter:1.0 axi_vfifo_adapter_0 ]

  # Create instance: axis_dwidth_converter_0, and set properties
  set axis_dwidth_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0 ]
  set_property -dict [ list CONFIG.HAS_TKEEP {1} CONFIG.HAS_TLAST {1} CONFIG.M_TDATA_NUM_BYTES {64} CONFIG.S_TDATA_NUM_BYTES {16}  ] $axis_dwidth_converter_0

  # Create instance: gen_chk
  create_hier_cell_gen_chk [current_bd_instance .] gen_chk

  # Create instance: nwl_backend_dma_x8g2_0, and set properties
  set nwl_backend_dma_x8g2_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:nwl_backend_dma_x8g2:1.0 nwl_backend_dma_x8g2_0 ]

  # Create instance: pcie_monitor_0, and set properties
  set pcie_monitor_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:pcie_monitor:1.0 pcie_monitor_0 ]

  # Create instance: reset_module
  create_hier_cell_reset_module [current_bd_instance .] reset_module

  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_0 ]
  set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $util_vector_logic_0

  # Create instance: util_vector_logic_1, and set properties
  set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 util_vector_logic_1 ]
  set_property -dict [ list CONFIG.C_OPERATION {not} CONFIG.C_SIZE {1}  ] $util_vector_logic_1

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list CONFIG.CONST_VAL {0}  ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net Ethernet_Path_m_axis [get_bd_intf_pins DDR_Memory/S01_AXIS] [get_bd_intf_pins Ethernet_Path/m_axis]
  connect_bd_intf_net -intf_net Ethernet_Path_m_axis1 [get_bd_intf_pins DDR_Memory/S03_AXIS] [get_bd_intf_pins Ethernet_Path/m_axis1]
  connect_bd_intf_net -intf_net PCIe_Path_s2c1_app [get_bd_intf_pins DDR_Memory/S02_AXIS] [get_bd_intf_pins PCIe_Path/s2c1_app]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins PCIe_Path/s_axi] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins Ethernet_Path/s_axi] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins Ethernet_Path/s_axi1] [get_bd_intf_pins axi_interconnect_0/M02_AXI]
  connect_bd_intf_net -intf_net axi_shim_0_s_axi [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_shim_0/s_axi]
  connect_bd_intf_net -intf_net axi_stream_gen_check_1_axi_stream_c2s [get_bd_intf_pins PCIe_Path/c2s1_perf] [get_bd_intf_pins gen_chk/axi_stream_c2s1]
  connect_bd_intf_net -intf_net axis_dwidth_converter_0_M_AXIS [get_bd_intf_pins DDR_Memory/S00_AXIS] [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS]
  connect_bd_intf_net -intf_net axis_interconnect_1_M00_AXIS [get_bd_intf_pins DDR_Memory/M00_AXIS] [get_bd_intf_pins Ethernet_Path/s_axis_tx]
connect_bd_intf_net -intf_net axis_interconnect_1_M00_AXIS [get_bd_intf_pins DDR_Memory/M00_AXIS] [get_bd_intf_pins axi_vfifo_adapter_0/axi_str_rd_0]
  connect_bd_intf_net -intf_net axis_interconnect_1_M01_AXIS [get_bd_intf_pins DDR_Memory/M01_AXIS] [get_bd_intf_pins PCIe_Path/c2s0_app]
connect_bd_intf_net -intf_net axis_interconnect_1_M01_AXIS [get_bd_intf_pins DDR_Memory/M01_AXIS] [get_bd_intf_pins axi_vfifo_adapter_0/axi_str_rd_1]
  connect_bd_intf_net -intf_net axis_interconnect_1_M02_AXIS [get_bd_intf_pins DDR_Memory/M02_AXIS] [get_bd_intf_pins Ethernet_Path/s_axis_tx1]
connect_bd_intf_net -intf_net axis_interconnect_1_M02_AXIS [get_bd_intf_pins DDR_Memory/M02_AXIS] [get_bd_intf_pins axi_vfifo_adapter_0/axi_str_rd_2]
  connect_bd_intf_net -intf_net axis_interconnect_1_M03_AXIS [get_bd_intf_pins DDR_Memory/M03_AXIS] [get_bd_intf_pins PCIe_Path/c2s1_app]
connect_bd_intf_net -intf_net axis_interconnect_1_M03_AXIS [get_bd_intf_pins DDR_Memory/M03_AXIS] [get_bd_intf_pins axi_vfifo_adapter_0/axi_str_rd_3]
  connect_bd_intf_net -intf_net drp_1 [get_bd_intf_ports drp] [get_bd_intf_pins PCIe_Path/drp]
  connect_bd_intf_net -intf_net gen_chk_axi_stream_c2s [get_bd_intf_pins PCIe_Path/c2s0_perf] [get_bd_intf_pins gen_chk/axi_stream_c2s]
  connect_bd_intf_net -intf_net mig_7series_0_DDR3 [get_bd_intf_ports DDR3] [get_bd_intf_pins DDR_Memory/DDR3]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_cfg_control [get_bd_intf_pins PCIe_Path/pcie2_cfg_control] [get_bd_intf_pins nwl_backend_dma_x8g2_0/cfg_control]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_cfg_err [get_bd_intf_pins PCIe_Path/pcie2_cfg_err] [get_bd_intf_pins nwl_backend_dma_x8g2_0/cfg_err]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_cfg_interrupt [get_bd_intf_pins PCIe_Path/pcie2_cfg_interrupt] [get_bd_intf_pins nwl_backend_dma_x8g2_0/cfg_interrupt]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_s2c0 [get_bd_intf_pins PCIe_Path/s2c0_axis] [get_bd_intf_pins nwl_backend_dma_x8g2_0/s2c0]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_s2c1 [get_bd_intf_pins PCIe_Path/s2c1_axis] [get_bd_intf_pins nwl_backend_dma_x8g2_0/s2c1]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_s_axis_tx [get_bd_intf_pins PCIe_Path/s_axis_tx] [get_bd_intf_pins nwl_backend_dma_x8g2_0/s_axis_tx]
connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_s_axis_tx [get_bd_intf_pins PCIe_Path/s_axis_tx] [get_bd_intf_pins pcie_monitor_0/s_axis_tx]
  connect_bd_intf_net -intf_net nwl_backend_dma_x8g2_0_t [get_bd_intf_pins axi_shim_0/t] [get_bd_intf_pins nwl_backend_dma_x8g2_0/t]
  connect_bd_intf_net -intf_net pcie_7x_0_m_axis_rx [get_bd_intf_pins PCIe_Path/m_axis_rx] [get_bd_intf_pins nwl_backend_dma_x8g2_0/m_axis_rx]
connect_bd_intf_net -intf_net pcie_7x_0_m_axis_rx [get_bd_intf_pins PCIe_Path/m_axis_rx] [get_bd_intf_pins pcie_monitor_0/m_axis_rx]
  connect_bd_intf_net -intf_net pcie_7x_0_pcie2_cfg_status [get_bd_intf_pins PCIe_Path/pcie2_cfg_status] [get_bd_intf_pins nwl_backend_dma_x8g2_0/cfg_status]
  connect_bd_intf_net -intf_net pcie_7x_0_pcie_cfg_fc [get_bd_intf_pins PCIe_Path/pcie_cfg_fc] [get_bd_intf_pins pcie_monitor_0/pcie_cfg_fc]
connect_bd_intf_net -intf_net pcie_7x_0_pcie_cfg_fc [get_bd_intf_pins PCIe_Path/pcie_cfg_fc] [get_bd_intf_pins nwl_backend_dma_x8g2_0/cfg_fc]
  connect_bd_intf_net -intf_net pcie_monitor_0_init_fc [get_bd_intf_pins PCIe_Path/init_fc] [get_bd_intf_pins pcie_monitor_0/init_fc]
  connect_bd_intf_net -intf_net perf_app_mux_0_c2s0_axis [get_bd_intf_pins PCIe_Path/c2s0_axis] [get_bd_intf_pins nwl_backend_dma_x8g2_0/c2s0]
  connect_bd_intf_net -intf_net perf_app_mux_0_c2s1_axis [get_bd_intf_pins PCIe_Path/c2s1_axis] [get_bd_intf_pins nwl_backend_dma_x8g2_0/c2s1]
  connect_bd_intf_net -intf_net perf_app_mux_0_s2c0_app [get_bd_intf_pins PCIe_Path/s2c0_app] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
  connect_bd_intf_net -intf_net perf_app_mux_0_s2c0_perf [get_bd_intf_pins PCIe_Path/s2c0_perf] [get_bd_intf_pins gen_chk/axi_stream_s2c]
  connect_bd_intf_net -intf_net perf_app_mux_0_s2c1_perf [get_bd_intf_pins PCIe_Path/s2c1_perf] [get_bd_intf_pins gen_chk/axi_stream_s2c1]
  connect_bd_intf_net -intf_net s_axis_pause_1 [get_bd_intf_ports s_axis_pause] [get_bd_intf_pins Ethernet_Path/s_axis_pause]
  connect_bd_intf_net -intf_net s_axis_pause_1_1 [get_bd_intf_ports s_axis_pause_1] [get_bd_intf_pins Ethernet_Path/s_axis_pause1]

  # Create port connections
  connect_bd_net -net DDR_Memory_M00_AXIS_RD_DATA_COUNT [get_bd_pins DDR_Memory/M00_AXIS_RD_DATA_COUNT] [get_bd_pins axi_vfifo_adapter_0/px_vf_rd_data_cnt_0]
  connect_bd_net -net DDR_Memory_M01_AXIS_RD_DATA_COUNT [get_bd_pins DDR_Memory/M01_AXIS_RD_DATA_COUNT] [get_bd_pins axi_vfifo_adapter_0/px_vf_rd_data_cnt_1]
  connect_bd_net -net DDR_Memory_M02_AXIS_RD_DATA_COUNT [get_bd_pins DDR_Memory/M02_AXIS_RD_DATA_COUNT] [get_bd_pins axi_vfifo_adapter_0/px_vf_rd_data_cnt_2]
  connect_bd_net -net DDR_Memory_M03_AXIS_RD_DATA_COUNT [get_bd_pins DDR_Memory/M03_AXIS_RD_DATA_COUNT] [get_bd_pins axi_vfifo_adapter_0/px_vf_rd_data_cnt_3]
  connect_bd_net -net DDR_Memory_init_calib_complete [get_bd_pins DDR_Memory/init_calib_complete] [get_bd_pins axi_vfifo_adapter_0/calib_done_in]
  connect_bd_net -net DDR_Memory_vfifo_idle [get_bd_pins DDR_Memory/vfifo_idle] [get_bd_pins axi_vfifo_adapter_0/vfifo_idle]
  connect_bd_net -net DDR_Memory_vfifo_s2mm_channel_full [get_bd_pins DDR_Memory/vfifo_s2mm_channel_full] [get_bd_pins axi_vfifo_adapter_0/vfifo_s2mm_channel_full]
  connect_bd_net -net Net [get_bd_ports pmbus_clk] [get_bd_pins PCIe_Path/pmbus_clk]
  connect_bd_net -net Net1 [get_bd_ports pmbus_data] [get_bd_pins PCIe_Path/pmbus_data]
  connect_bd_net -net PCIe_Path_app0_pkt_len [get_bd_pins PCIe_Path/app0_pkt_len] [get_bd_pins gen_chk/In0]
  connect_bd_net -net PCIe_Path_app1_pkt_len [get_bd_pins PCIe_Path/app1_pkt_len] [get_bd_pins gen_chk/In2]
  connect_bd_net -net PCIe_Path_axi_ic_mig_shim_rst_n [get_bd_pins PCIe_Path/axi_ic_mig_shim_rst_n] [get_bd_pins axi_vfifo_adapter_0/axi_ic_mig_shim_rst_n]
  connect_bd_net -net areset_1 [get_bd_ports pcs_pma_0_reset] [get_bd_pins Ethernet_Path/areset2]
  connect_bd_net -net areset_1_1 [get_bd_ports pcs_pma_1_reset] [get_bd_pins Ethernet_Path/areset1]
  connect_bd_net -net axi_lite_aresetn_1 [get_bd_ports axi_lite_aresetn] [get_bd_pins reset_module/ext_reset_in4]
  connect_bd_net -net axi_str_c2s0_tvalid_perf_1 [get_bd_pins PCIe_Path/axi_str_c2s0_tvalid_perf] [get_bd_pins gen_chk/axi_stream_c2s_tvalid1]
  connect_bd_net -net axi_str_c2s1_tvalid_perf_1 [get_bd_pins PCIe_Path/axi_str_c2s1_tvalid_perf] [get_bd_pins gen_chk/axi_stream_c2s_tvalid2]
  connect_bd_net -net axi_stream_gen_check_0_error_flag [get_bd_pins PCIe_Path/app0_chk_status] [get_bd_pins gen_chk/error_flag]
  connect_bd_net -net axi_stream_gen_check_1_error_flag [get_bd_pins PCIe_Path/app1_chk_status] [get_bd_pins gen_chk/error_flag1]
  connect_bd_net -net axi_vfifo_adapter_0_calib_done [get_bd_ports calib_done] [get_bd_pins PCIe_Path/calib_done] [get_bd_pins axi_vfifo_adapter_0/calib_done]
  connect_bd_net -net axi_vfifo_adapter_0_s00_arb_req_suppress [get_bd_pins DDR_Memory/S00_ARB_REQ_SUPPRESS] [get_bd_pins axi_vfifo_adapter_0/s00_arb_req_suppress]
  connect_bd_net -net axi_vfifo_adapter_0_s01_arb_req_suppress [get_bd_pins DDR_Memory/S01_ARB_REQ_SUPPRESS] [get_bd_pins axi_vfifo_adapter_0/s01_arb_req_suppress]
  connect_bd_net -net axi_vfifo_adapter_0_s02_arb_req_suppress [get_bd_pins DDR_Memory/S02_ARB_REQ_SUPPRESS] [get_bd_pins axi_vfifo_adapter_0/s02_arb_req_suppress]
  connect_bd_net -net axi_vfifo_adapter_0_s03_arb_req_suppress [get_bd_pins DDR_Memory/S03_ARB_REQ_SUPPRESS] [get_bd_pins axi_vfifo_adapter_0/s03_arb_req_suppress]
  connect_bd_net -net axi_vfifo_adapter_0_vfifo_mm2s_channel_full [get_bd_pins DDR_Memory/vfifo_mm2s_channel_full] [get_bd_pins axi_vfifo_adapter_0/vfifo_mm2s_channel_full]
  connect_bd_net -net clk50_1 [get_bd_ports clk50] [get_bd_pins PCIe_Path/clk50]
  connect_bd_net -net clk_period_in_ns_1 [get_bd_ports clk_period_in_ns] [get_bd_pins nwl_backend_dma_x8g2_0/clk_period_in_ns] [get_bd_pins pcie_monitor_0/clk_period_in_ns]
  connect_bd_net -net ddr3_fifo_empty_1 [get_bd_pins PCIe_Path/ddr3_fifo_empty] [get_bd_pins axi_vfifo_adapter_0/ddr3_fifo_empty]
  connect_bd_net -net ext_reset_in3_1 [get_bd_pins axi_vfifo_adapter_0/ic_reset] [get_bd_pins reset_module/ext_reset_in3]
  connect_bd_net -net ext_reset_in_1 [get_bd_ports s00_axis_aresetn] [get_bd_pins reset_module/ext_reset_in10]
  connect_bd_net -net ext_reset_in_2 [get_bd_ports s02_axis_aresetn] [get_bd_pins reset_module/ext_reset_in9]
  connect_bd_net -net ext_reset_in_3 [get_bd_ports m01_axis_aresetn] [get_bd_pins reset_module/ext_reset_in7]
  connect_bd_net -net ext_reset_in_4 [get_bd_ports m03_axis_aresetn] [get_bd_pins reset_module/ext_reset_in8]
  connect_bd_net -net ext_reset_in_5 [get_bd_ports s01_axis_aresetn] [get_bd_pins reset_module/ext_reset_in6]
  connect_bd_net -net ext_reset_in_6 [get_bd_ports s03_axis_aresetn] [get_bd_pins reset_module/ext_reset_in5]
  connect_bd_net -net m00_axis_aresetn [get_bd_ports m00_axis_aresetn] [get_bd_pins reset_module/ext_reset_in]
  connect_bd_net -net mig_7series_0_ui_clk [get_bd_ports mcb_clk] [get_bd_pins DDR_Memory/mcb_clk] [get_bd_pins axi_vfifo_adapter_0/mcb_clk] [get_bd_pins reset_module/slowest_sync_clk]
  connect_bd_net -net nwl_backend_dma_x8g2_0_c2s0_areset_n [get_bd_ports axi_str_c2s0_areset_n] [get_bd_pins nwl_backend_dma_x8g2_0/c2s0_areset_n]
  connect_bd_net -net nwl_backend_dma_x8g2_0_c2s1_areset_n [get_bd_ports axi_str_c2s1_areset_n] [get_bd_pins nwl_backend_dma_x8g2_0/c2s1_areset_n]
  connect_bd_net -net nwl_backend_dma_x8g2_0_s2c0_areset_n [get_bd_ports axi_str_s2c0_areset_n] [get_bd_pins nwl_backend_dma_x8g2_0/s2c0_areset_n]
  connect_bd_net -net nwl_backend_dma_x8g2_0_s2c1_areset_n [get_bd_ports axi_str_s2c1_areset_n] [get_bd_pins nwl_backend_dma_x8g2_0/s2c1_areset_n]
  connect_bd_net -net pci_exp_rxn_1 [get_bd_ports pci_exp_rxn] [get_bd_pins PCIe_Path/pci_exp_rxn]
  connect_bd_net -net pci_exp_rxp_1 [get_bd_ports pci_exp_rxp] [get_bd_pins PCIe_Path/pci_exp_rxp]
  connect_bd_net -net pcie_7x_0_cfg_interrupt_mmenable [get_bd_pins PCIe_Path/cfg_interrupt_mmenable] [get_bd_pins nwl_backend_dma_x8g2_0/cfg_interrupt_mmenable]
  connect_bd_net -net pcie_7x_0_cfg_lstatus [get_bd_ports cfg_lstatus] [get_bd_pins PCIe_Path/cfg_lstatus] [get_bd_pins nwl_backend_dma_x8g2_0/cfg_lstatus]
  connect_bd_net -net pcie_7x_0_cfg_pcie_link_state [get_bd_pins PCIe_Path/cfg_pcie_link_state] [get_bd_pins nwl_backend_dma_x8g2_0/cfg_pcie_link_state]
  connect_bd_net -net pcie_7x_0_pci_exp_txn [get_bd_ports pci_exp_txn] [get_bd_pins PCIe_Path/pci_exp_txn]
  connect_bd_net -net pcie_7x_0_pci_exp_txp [get_bd_ports pci_exp_txp] [get_bd_pins PCIe_Path/pci_exp_txp]
  connect_bd_net -net pcie_7x_0_user_clk_out1 [get_bd_ports user_clk_out] [get_bd_pins DDR_Memory/S02_AXIS_ACLK] [get_bd_pins PCIe_Path/user_clk_out] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_shim_0/user_clk] [get_bd_pins axi_vfifo_adapter_0/axi_str_rd_aclk_1] [get_bd_pins axi_vfifo_adapter_0/axi_str_rd_aclk_3] [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins gen_chk/s_axis_c2s_aclk] [get_bd_pins nwl_backend_dma_x8g2_0/c2s0_aclk] [get_bd_pins nwl_backend_dma_x8g2_0/c2s1_aclk] [get_bd_pins nwl_backend_dma_x8g2_0/s2c0_aclk] [get_bd_pins nwl_backend_dma_x8g2_0/s2c1_aclk] [get_bd_pins nwl_backend_dma_x8g2_0/t_aclk] [get_bd_pins nwl_backend_dma_x8g2_0/user_clk] [get_bd_pins pcie_monitor_0/clk] [get_bd_pins reset_module/slowest_sync_clk2]
  connect_bd_net -net pcie_7x_0_user_lnk_up [get_bd_ports user_lnk_up] [get_bd_pins PCIe_Path/user_lnk_up]
  connect_bd_net -net pcie_7x_0_user_reset_out [get_bd_pins PCIe_Path/user_reset_out] [get_bd_pins reset_module/ext_reset_in11]
  connect_bd_net -net pcie_link_up_1 [get_bd_ports pcie_link_up] [get_bd_pins PCIe_Path/pcie_link_up] [get_bd_pins nwl_backend_dma_x8g2_0/user_lnk_up]
  connect_bd_net -net pcie_monitor_0_rx_byte_count [get_bd_pins PCIe_Path/rx_pcie_byte_cnt] [get_bd_pins pcie_monitor_0/rx_byte_count]
  connect_bd_net -net pcie_monitor_0_rx_payload_count [get_bd_pins PCIe_Path/rx_pcie_payload_cnt] [get_bd_pins pcie_monitor_0/rx_payload_count]
  connect_bd_net -net pcie_monitor_0_tx_byte_count [get_bd_pins PCIe_Path/tx_pcie_byte_cnt] [get_bd_pins pcie_monitor_0/tx_byte_count]
  connect_bd_net -net pcie_monitor_0_tx_payload_count [get_bd_pins PCIe_Path/tx_pcie_payload_cnt] [get_bd_pins pcie_monitor_0/tx_payload_count]
  connect_bd_net -net pma_pmd_type_2 [get_bd_ports pma_pmd_type] [get_bd_pins Ethernet_Path/pma_pmd_type]
  connect_bd_net -net pmbus_alert_1 [get_bd_ports pmbus_alert] [get_bd_pins PCIe_Path/pmbus_alert]
  connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_ports user_reset_out] [get_bd_pins reset_module/peripheral_reset]
  connect_bd_net -net proc_sys_reset_12_peripheral_aresetn [get_bd_pins Ethernet_Path/rx_axis_aresetn1] [get_bd_pins reset_module/peripheral_aresetn3]
  connect_bd_net -net proc_sys_reset_13_peripheral_aresetn [get_bd_pins Ethernet_Path/rx_axis_aresetn] [get_bd_pins reset_module/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_14_peripheral_aresetn [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins reset_module/peripheral_aresetn1]
  connect_bd_net -net proc_sys_reset_1_peripheral_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins reset_module/peripheral_aresetn2]
  connect_bd_net -net proc_sys_reset_2_interconnect_aresetn [get_bd_pins DDR_Memory/M00_AXIS_ARESETN] [get_bd_pins reset_module/interconnect_aresetn]
  connect_bd_net -net proc_sys_reset_3_peripheral_aresetn [get_bd_pins DDR_Memory/S00_AXIS_ARESETN] [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins reset_module/peripheral_aresetn7]
  connect_bd_net -net proc_sys_reset_5_peripheral_aresetn [get_bd_pins DDR_Memory/aresetn] [get_bd_pins reset_module/peripheral_aresetn6]
  connect_bd_net -net prtad_1 [get_bd_ports xphy0_prtad] [get_bd_pins Ethernet_Path/prtad]
  connect_bd_net -net prtad_2 [get_bd_ports xphy1_prtad] [get_bd_pins Ethernet_Path/prtad1]
  connect_bd_net -net refclk_n_1 [get_bd_ports xphy0_refclk_n] [get_bd_pins Ethernet_Path/refclk_n]
  connect_bd_net -net refclk_p_1 [get_bd_ports xphy0_refclk_p] [get_bd_pins Ethernet_Path/refclk_p]
  connect_bd_net -net reset_1 [get_bd_ports rx_interface_0_reset] [get_bd_pins Ethernet_Path/reset1]
  connect_bd_net -net reset_2 [get_bd_ports rx_interface_1_reset] [get_bd_pins Ethernet_Path/reset3]
  connect_bd_net -net reset_3 [get_bd_ports ten_gig_mac_0_reset] [get_bd_pins Ethernet_Path/reset2] [get_bd_pins reset_module/Op1]
  connect_bd_net -net reset_4 [get_bd_ports ten_gig_mac_1_reset] [get_bd_pins Ethernet_Path/reset] [get_bd_pins reset_module/Op2]
  connect_bd_net -net reset_module_peripheral_aresetn4 [get_bd_pins DDR_Memory/M02_AXIS_ARESETN] [get_bd_pins reset_module/peripheral_aresetn4]
  connect_bd_net -net reset_module_peripheral_aresetn5 [get_bd_pins DDR_Memory/S02_AXIS_ARESETN] [get_bd_pins reset_module/peripheral_aresetn5]
  connect_bd_net -net reset_module_peripheral_aresetn8 [get_bd_pins DDR_Memory/S03_AXIS_ARESETN] [get_bd_pins reset_module/peripheral_aresetn8]
  connect_bd_net -net reset_module_peripheral_aresetn9 [get_bd_pins DDR_Memory/S01_AXIS_ARESETN] [get_bd_pins reset_module/peripheral_aresetn9]
  connect_bd_net -net reset_module_peripheral_aresetn10 [get_bd_pins DDR_Memory/M01_AXIS_ARESETN] [get_bd_pins reset_module/peripheral_aresetn10]
  connect_bd_net -net reset_module_peripheral_aresetn11 [get_bd_pins DDR_Memory/M03_AXIS_ARESETN] [get_bd_pins reset_module/peripheral_aresetn11]
  connect_bd_net -net rx_interface_0_rx_fifo_overflow [get_bd_pins Ethernet_Path/rx_fifo_overflow] [get_bd_pins PCIe_Path/mac0_rx_fifo_overflow]
  connect_bd_net -net rx_interface_1_rx_fifo_overflow [get_bd_pins Ethernet_Path/rx_fifo_overflow1] [get_bd_pins PCIe_Path/mac1_rx_fifo_overflow]
  connect_bd_net -net rxn_1 [get_bd_ports xphy0_rxn] [get_bd_pins Ethernet_Path/rxn1]
  connect_bd_net -net rxn_2 [get_bd_ports xphy1_rxn] [get_bd_pins Ethernet_Path/rxn]
  connect_bd_net -net rxp_1 [get_bd_ports xphy0_rxp] [get_bd_pins Ethernet_Path/rxp1]
  connect_bd_net -net rxp_2 [get_bd_ports xphy1_rxp] [get_bd_pins Ethernet_Path/rxp]
  connect_bd_net -net signal_detect_1 [get_bd_ports xphy0_signal_detect] [get_bd_pins Ethernet_Path/signal_detect1]
  connect_bd_net -net signal_detect_2 [get_bd_ports xphy1_signal_detect] [get_bd_pins Ethernet_Path/signal_detect]
  connect_bd_net -net sim_speedup_control_1 [get_bd_ports sim_speedup_control] [get_bd_pins Ethernet_Path/sim_speedup_control]
  connect_bd_net -net sim_speedup_control_1_1 [get_bd_ports sim_speedup_control_1] [get_bd_pins Ethernet_Path/sim_speedup_control1]
  connect_bd_net -net soft_reset_1 [get_bd_ports rx_interface_0_soft_reset] [get_bd_pins Ethernet_Path/soft_reset1]
  connect_bd_net -net soft_reset_2 [get_bd_ports rx_interface_1_soft_reset] [get_bd_pins Ethernet_Path/soft_reset]
  connect_bd_net -net sys_clk_1 [get_bd_ports sys_clk] [get_bd_pins PCIe_Path/sys_clk]
  connect_bd_net -net sys_clk_n_1 [get_bd_ports clk_ref_n] [get_bd_pins DDR_Memory/sys_clk_n]
  connect_bd_net -net sys_clk_p_1 [get_bd_ports clk_ref_p] [get_bd_pins DDR_Memory/sys_clk_p]
  connect_bd_net -net sys_rst_n_1 [get_bd_ports perst_n] [get_bd_pins DDR_Memory/Op1] [get_bd_pins Ethernet_Path/Op1] [get_bd_pins PCIe_Path/sys_rst_n]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_core_status [get_bd_ports xphy0_status] [get_bd_pins Ethernet_Path/core_status1] [get_bd_pins PCIe_Path/xphy0_status]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_rx_resetdone [get_bd_ports pcs_pma_0_rx_resetdone] [get_bd_pins Ethernet_Path/rx_resetdone]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_tx_disable [get_bd_ports tx_disable] [get_bd_pins Ethernet_Path/tx_disable]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_tx_resetdone [get_bd_ports pcs_pma_0_tx_resetdone] [get_bd_pins Ethernet_Path/tx_resetdone]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_txn [get_bd_ports xphy0_txn] [get_bd_pins Ethernet_Path/txn]
  connect_bd_net -net ten_gig_eth_pcs_pma_0_txp [get_bd_ports xphy0_txp] [get_bd_pins Ethernet_Path/txp]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_core_status [get_bd_ports xphy1_status] [get_bd_pins Ethernet_Path/core_status] [get_bd_pins PCIe_Path/xphy1_status]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_rx_resetdone [get_bd_ports pcs_pma_1_rx_resetdone] [get_bd_pins Ethernet_Path/rx_resetdone1]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_tx_disable [get_bd_ports tx_disable_1] [get_bd_pins Ethernet_Path/tx_disable1]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_tx_resetdone [get_bd_ports pcs_pma_1_tx_resetdone] [get_bd_pins Ethernet_Path/tx_resetdone1]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_txn [get_bd_ports xphy1_txn] [get_bd_pins Ethernet_Path/txn1]
  connect_bd_net -net ten_gig_eth_pcs_pma_1_txp [get_bd_ports xphy1_txp] [get_bd_pins Ethernet_Path/txp1]
  connect_bd_net -net tx_cfg_gnt_1 [get_bd_ports tx_cfg_gnt] [get_bd_pins PCIe_Path/tx_cfg_gnt]
  connect_bd_net -net tx_fault_1 [get_bd_ports xphy0_tx_fault] [get_bd_pins Ethernet_Path/tx_fault1]
  connect_bd_net -net tx_fault_2 [get_bd_ports xphy1_tx_fault] [get_bd_pins Ethernet_Path/tx_fault]
  connect_bd_net -net tx_ifg_delay_1 [get_bd_ports tx_ifg_delay] [get_bd_pins Ethernet_Path/tx_ifg_delay]
  connect_bd_net -net tx_ifg_delay_1_1 [get_bd_ports tx_ifg_delay_1] [get_bd_pins Ethernet_Path/tx_ifg_delay1]
  connect_bd_net -net user_registers_slave_0_app0_cnt_wrap [get_bd_pins PCIe_Path/app0_cnt_wrap] [get_bd_pins gen_chk/seq_end_cnt]
  connect_bd_net -net user_registers_slave_0_app0_en_chk [get_bd_pins PCIe_Path/app0_en_chk] [get_bd_pins gen_chk/enable_check]
  connect_bd_net -net user_registers_slave_0_app0_en_gen [get_bd_pins PCIe_Path/app0_en_gen] [get_bd_pins gen_chk/enable_gen]
  connect_bd_net -net user_registers_slave_0_app0_en_lpbk [get_bd_pins PCIe_Path/app0_en_lpbk] [get_bd_pins gen_chk/enable_loopback1]
  connect_bd_net -net user_registers_slave_0_app1_cnt_wrap [get_bd_pins PCIe_Path/app1_cnt_wrap] [get_bd_pins gen_chk/seq_end_cnt1]
  connect_bd_net -net user_registers_slave_0_app1_en_chk [get_bd_pins PCIe_Path/app1_en_chk] [get_bd_pins gen_chk/enable_check1]
  connect_bd_net -net user_registers_slave_0_app1_en_gen [get_bd_pins PCIe_Path/app1_en_gen] [get_bd_pins gen_chk/enable_gen1]
  connect_bd_net -net user_registers_slave_0_app1_en_lpbk [get_bd_pins PCIe_Path/app1_en_lpbk] [get_bd_pins gen_chk/enable_loopback]
  connect_bd_net -net user_registers_slave_0_device_temp [get_bd_pins DDR_Memory/device_temp_i] [get_bd_pins PCIe_Path/device_temp]
  connect_bd_net -net user_registers_slave_0_mac0_adrs [get_bd_pins Ethernet_Path/mac_id1] [get_bd_pins PCIe_Path/mac0_adrs]
  connect_bd_net -net user_registers_slave_0_mac0_pm_enable [get_bd_pins Ethernet_Path/promiscuous_mode_en1] [get_bd_pins PCIe_Path/mac0_pm_enable]
  connect_bd_net -net user_registers_slave_0_mac1_adrs [get_bd_pins Ethernet_Path/mac_id] [get_bd_pins PCIe_Path/mac1_adrs]
  connect_bd_net -net user_registers_slave_0_mac1_pm_enable [get_bd_pins Ethernet_Path/promiscuous_mode_en] [get_bd_pins PCIe_Path/mac1_pm_enable]
  connect_bd_net -net user_registers_slave_0_pmbus_control [get_bd_ports pmbus_control] [get_bd_pins PCIe_Path/pmbus_control]
  connect_bd_net -net user_reset_1 [get_bd_ports user_reset] [get_bd_pins gen_chk/Op1] [get_bd_pins nwl_backend_dma_x8g2_0/user_reset] [get_bd_pins pcie_monitor_0/reset] [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins util_vector_logic_1/Op1]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins nwl_backend_dma_x8g2_0/t_areset_n] [get_bd_pins util_vector_logic_0/Res]
  connect_bd_net -net util_vector_logic_1_Res [get_bd_pins PCIe_Path/s_axi_areset_n] [get_bd_pins util_vector_logic_1/Res]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_0_clk156 [get_bd_ports core_clk156_out] [get_bd_pins DDR_Memory/S03_AXIS_ACLK] [get_bd_pins Ethernet_Path/user_clk] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins axi_vfifo_adapter_0/axi_str_rd_aclk_0] [get_bd_pins axi_vfifo_adapter_0/axi_str_rd_aclk_2] [get_bd_pins reset_module/slowest_sync_clk1]
  connect_bd_net -net xgbaser_gt_same_quad_wrapper_1_mmcm_locked_clk156 [get_bd_ports mmcm_locked_clk156] [get_bd_pins Ethernet_Path/mmcm_locked_clk156]
  connect_bd_net -net xlconstant_0_const [get_bd_pins nwl_backend_dma_x8g2_0/user_interrupt] [get_bd_pins xlconstant_0/dout]

  # Create address segments
  create_bd_addr_seg -range 0x1000 -offset 0xB000 [get_bd_addr_spaces axi_shim_0/m_axi] [get_bd_addr_segs Ethernet_Path/ten_gig_eth_mac_0/s_axi/Reg] SEG_ten_gig_eth_mac_0_Reg
  create_bd_addr_seg -range 0x1000 -offset 0xC000 [get_bd_addr_spaces axi_shim_0/m_axi] [get_bd_addr_segs Ethernet_Path/ten_gig_eth_mac_1/s_axi/Reg] SEG_ten_gig_eth_mac_1_Reg
  create_bd_addr_seg -range 0x1000 -offset 0x9000 [get_bd_addr_spaces axi_shim_0/m_axi] [get_bd_addr_segs PCIe_Path/user_registers_slave_0/s_axi/s_axi] SEG_user_registers_slave_0_s_axi
  create_bd_addr_seg -range 0x10000 -offset 0x0 [get_bd_addr_spaces nwl_backend_dma_x8g2_0/t] [get_bd_addr_segs axi_shim_0/t/reg0] SEG_axi_shim_0_reg0
  create_bd_addr_seg -range 0x40000000 -offset 0x80000000 [get_bd_addr_spaces DDR_Memory/axi_vfifo_ctrl_0/Data_S2MM] [get_bd_addr_segs DDR_Memory/mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr
  

  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
}
# End of create_root_design()


##################################################################
# MAIN FLOW
##################################################################

create_root_design ""


