{
  "module_name": "dma_v2_defs.h",
  "hash_id": "e1a9c68434e74dde483f5e6f7f9c3aa352e6550681c60f7566ac2b92fbb2cd7c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/dma_v2_defs.h",
  "human_readable_source": " \n \n\n#ifndef _dma_v2_defs_h\n#define _dma_v2_defs_h\n\n#define _DMA_V2_NUM_CHANNELS_ID               MaxNumChannels\n#define _DMA_V2_CONNECTIONS_ID                Connections\n#define _DMA_V2_DEV_ELEM_WIDTHS_ID            DevElemWidths\n#define _DMA_V2_DEV_FIFO_DEPTH_ID             DevFifoDepth\n#define _DMA_V2_DEV_FIFO_RD_LAT_ID            DevFifoRdLat\n#define _DMA_V2_DEV_FIFO_LAT_BYPASS_ID        DevFifoRdLatBypass\n#define _DMA_V2_DEV_NO_BURST_ID               DevNoBurst\n#define _DMA_V2_DEV_RD_ACCEPT_ID              DevRdAccept\n#define _DMA_V2_DEV_SRMD_ID                   DevSRMD\n#define _DMA_V2_DEV_HAS_CRUN_ID               CRunMasters\n#define _DMA_V2_CTRL_ACK_FIFO_DEPTH_ID        CtrlAckFifoDepth\n#define _DMA_V2_CMD_FIFO_DEPTH_ID             CommandFifoDepth\n#define _DMA_V2_CMD_FIFO_RD_LAT_ID            CommandFifoRdLat\n#define _DMA_V2_CMD_FIFO_LAT_BYPASS_ID        CommandFifoRdLatBypass\n#define _DMA_V2_NO_PACK_ID                    has_no_pack\n\n#define _DMA_V2_REG_ALIGN                4\n#define _DMA_V2_REG_ADDR_BITS            2\n\n \n#define _DMA_V2_CMD_IDX            0\n#define _DMA_V2_CMD_BITS           6\n#define _DMA_V2_CHANNEL_IDX        (_DMA_V2_CMD_IDX + _DMA_V2_CMD_BITS)\n#define _DMA_V2_CHANNEL_BITS       5\n\n \n#define _DMA_V2_PARAM_IDX          (_DMA_V2_CHANNEL_IDX + _DMA_V2_CHANNEL_BITS)\n#define _DMA_V2_PARAM_BITS         4\n\n \n#define _DMA_V2_SPEC_DEV_A_XB_IDX  (_DMA_V2_CHANNEL_IDX + _DMA_V2_CHANNEL_BITS)\n#define _DMA_V2_SPEC_DEV_A_XB_BITS 8\n#define _DMA_V2_SPEC_DEV_B_XB_IDX  (_DMA_V2_SPEC_DEV_A_XB_IDX + _DMA_V2_SPEC_DEV_A_XB_BITS)\n#define _DMA_V2_SPEC_DEV_B_XB_BITS 8\n#define _DMA_V2_SPEC_YB_IDX        (_DMA_V2_SPEC_DEV_B_XB_IDX + _DMA_V2_SPEC_DEV_B_XB_BITS)\n#define _DMA_V2_SPEC_YB_BITS       (32 - _DMA_V2_SPEC_DEV_B_XB_BITS - _DMA_V2_SPEC_DEV_A_XB_BITS - _DMA_V2_CMD_BITS - _DMA_V2_CHANNEL_BITS)\n\n \n#define _DMA_V2_CMD_CTRL_IDX       4\n#define _DMA_V2_CMD_CTRL_BITS      4\n\n \n#define _DMA_V2_CONNECTION_IDX     0\n#define _DMA_V2_CONNECTION_BITS    4\n#define _DMA_V2_EXTENSION_IDX      (_DMA_V2_CONNECTION_IDX + _DMA_V2_CONNECTION_BITS)\n#define _DMA_V2_EXTENSION_BITS     1\n\n \n#define _DMA_V2_ELEMENTS_IDX        0\n#define _DMA_V2_ELEMENTS_BITS       8\n#define _DMA_V2_LEFT_CROPPING_IDX  (_DMA_V2_ELEMENTS_IDX + _DMA_V2_ELEMENTS_BITS)\n#define _DMA_V2_LEFT_CROPPING_BITS  8\n\n#define _DMA_V2_WIDTH_IDX           0\n#define _DMA_V2_WIDTH_BITS         16\n\n#define _DMA_V2_HEIGHT_IDX          0\n#define _DMA_V2_HEIGHT_BITS        16\n\n#define _DMA_V2_STRIDE_IDX          0\n#define _DMA_V2_STRIDE_BITS        32\n\n \n#define _DMA_V2_MOVE_B2A_COMMAND                             0\n#define _DMA_V2_MOVE_B2A_BLOCK_COMMAND                       1\n#define _DMA_V2_MOVE_B2A_NO_SYNC_CHK_COMMAND                 2\n#define _DMA_V2_MOVE_B2A_BLOCK_NO_SYNC_CHK_COMMAND           3\n#define _DMA_V2_MOVE_A2B_COMMAND                             4\n#define _DMA_V2_MOVE_A2B_BLOCK_COMMAND                       5\n#define _DMA_V2_MOVE_A2B_NO_SYNC_CHK_COMMAND                 6\n#define _DMA_V2_MOVE_A2B_BLOCK_NO_SYNC_CHK_COMMAND           7\n#define _DMA_V2_INIT_A_COMMAND                               8\n#define _DMA_V2_INIT_A_BLOCK_COMMAND                         9\n#define _DMA_V2_INIT_A_NO_SYNC_CHK_COMMAND                  10\n#define _DMA_V2_INIT_A_BLOCK_NO_SYNC_CHK_COMMAND            11\n#define _DMA_V2_INIT_B_COMMAND                              12\n#define _DMA_V2_INIT_B_BLOCK_COMMAND                        13\n#define _DMA_V2_INIT_B_NO_SYNC_CHK_COMMAND                  14\n#define _DMA_V2_INIT_B_BLOCK_NO_SYNC_CHK_COMMAND            15\n#define _DMA_V2_NO_ACK_MOVE_B2A_NO_SYNC_CHK_COMMAND         (_DMA_V2_MOVE_B2A_NO_SYNC_CHK_COMMAND       + 16)\n#define _DMA_V2_NO_ACK_MOVE_B2A_BLOCK_NO_SYNC_CHK_COMMAND   (_DMA_V2_MOVE_B2A_BLOCK_NO_SYNC_CHK_COMMAND + 16)\n#define _DMA_V2_NO_ACK_MOVE_A2B_NO_SYNC_CHK_COMMAND         (_DMA_V2_MOVE_A2B_NO_SYNC_CHK_COMMAND       + 16)\n#define _DMA_V2_NO_ACK_MOVE_A2B_BLOCK_NO_SYNC_CHK_COMMAND   (_DMA_V2_MOVE_A2B_BLOCK_NO_SYNC_CHK_COMMAND + 16)\n#define _DMA_V2_NO_ACK_INIT_A_NO_SYNC_CHK_COMMAND           (_DMA_V2_INIT_A_NO_SYNC_CHK_COMMAND         + 16)\n#define _DMA_V2_NO_ACK_INIT_A_BLOCK_NO_SYNC_CHK_COMMAND     (_DMA_V2_INIT_A_BLOCK_NO_SYNC_CHK_COMMAND   + 16)\n#define _DMA_V2_NO_ACK_INIT_B_NO_SYNC_CHK_COMMAND           (_DMA_V2_INIT_B_NO_SYNC_CHK_COMMAND         + 16)\n#define _DMA_V2_NO_ACK_INIT_B_BLOCK_NO_SYNC_CHK_COMMAND     (_DMA_V2_INIT_B_BLOCK_NO_SYNC_CHK_COMMAND   + 16)\n#define _DMA_V2_CONFIG_CHANNEL_COMMAND                      32\n#define _DMA_V2_SET_CHANNEL_PARAM_COMMAND                   33\n#define _DMA_V2_SET_CRUN_COMMAND                            62\n\n \n#define _DMA_V2_PACKING_SETUP_PARAM                     0\n#define _DMA_V2_STRIDE_A_PARAM                          1\n#define _DMA_V2_ELEM_CROPPING_A_PARAM                   2\n#define _DMA_V2_WIDTH_A_PARAM                           3\n#define _DMA_V2_STRIDE_B_PARAM                          4\n#define _DMA_V2_ELEM_CROPPING_B_PARAM                   5\n#define _DMA_V2_WIDTH_B_PARAM                           6\n#define _DMA_V2_HEIGHT_PARAM                            7\n#define _DMA_V2_QUEUED_CMDS                             8\n\n \n#define _DMA_V2_ZERO_EXTEND                             0\n#define _DMA_V2_SIGN_EXTEND                             1\n\n \n#define _DMA_V2_SEL_FSM_CMD                             0\n#define _DMA_V2_SEL_CH_REG                              1\n#define _DMA_V2_SEL_CONN_GROUP                          2\n#define _DMA_V2_SEL_DEV_INTERF                          3\n\n#define _DMA_V2_ADDR_SEL_COMP_IDX                      12\n#define _DMA_V2_ADDR_SEL_COMP_BITS                      4\n#define _DMA_V2_ADDR_SEL_CH_REG_IDX                     2\n#define _DMA_V2_ADDR_SEL_CH_REG_BITS                    6\n#define _DMA_V2_ADDR_SEL_PARAM_IDX                      (_DMA_V2_ADDR_SEL_CH_REG_BITS + _DMA_V2_ADDR_SEL_CH_REG_IDX)\n#define _DMA_V2_ADDR_SEL_PARAM_BITS                     4\n\n#define _DMA_V2_ADDR_SEL_GROUP_COMP_IDX                 2\n#define _DMA_V2_ADDR_SEL_GROUP_COMP_BITS                6\n#define _DMA_V2_ADDR_SEL_GROUP_COMP_INFO_IDX            (_DMA_V2_ADDR_SEL_GROUP_COMP_BITS + _DMA_V2_ADDR_SEL_GROUP_COMP_IDX)\n#define _DMA_V2_ADDR_SEL_GROUP_COMP_INFO_BITS           4\n\n#define _DMA_V2_ADDR_SEL_DEV_INTERF_IDX_IDX             2\n#define _DMA_V2_ADDR_SEL_DEV_INTERF_IDX_BITS            6\n#define _DMA_V2_ADDR_SEL_DEV_INTERF_INFO_IDX            (_DMA_V2_ADDR_SEL_DEV_INTERF_IDX_IDX + _DMA_V2_ADDR_SEL_DEV_INTERF_IDX_BITS)\n#define _DMA_V2_ADDR_SEL_DEV_INTERF_INFO_BITS           4\n\n#define _DMA_V2_FSM_GROUP_CMD_IDX                       0\n#define _DMA_V2_FSM_GROUP_ADDR_SRC_IDX                  1\n#define _DMA_V2_FSM_GROUP_ADDR_DEST_IDX                 2\n#define _DMA_V2_FSM_GROUP_CMD_CTRL_IDX                  3\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_IDX                  4\n#define _DMA_V2_FSM_GROUP_FSM_PACK_IDX                  5\n#define _DMA_V2_FSM_GROUP_FSM_REQ_IDX                   6\n#define _DMA_V2_FSM_GROUP_FSM_WR_IDX                    7\n\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_STATE_IDX            0\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_REQ_DEV_IDX          1\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_REQ_ADDR_IDX         2\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_REQ_STRIDE_IDX       3\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_REQ_XB_IDX           4\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_REQ_YB_IDX           5\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_PACK_REQ_DEV_IDX     6\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_PACK_WR_DEV_IDX      7\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_WR_ADDR_IDX          8\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_WR_STRIDE_IDX        9\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_PACK_REQ_XB_IDX     10\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_PACK_WR_YB_IDX      11\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_PACK_WR_XB_IDX      12\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_PACK_ELEM_REQ_IDX   13\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_PACK_ELEM_WR_IDX    14\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_PACK_S_Z_IDX        15\n#define _DMA_V2_FSM_GROUP_FSM_CTRL_CMD_CTRL_IDX        15\n\n#define _DMA_V2_FSM_GROUP_FSM_PACK_STATE_IDX            0\n#define _DMA_V2_FSM_GROUP_FSM_PACK_CNT_YB_IDX           1\n#define _DMA_V2_FSM_GROUP_FSM_PACK_CNT_XB_REQ_IDX       2\n#define _DMA_V2_FSM_GROUP_FSM_PACK_CNT_XB_WR_IDX        3\n\n#define _DMA_V2_FSM_GROUP_FSM_REQ_STATE_IDX             0\n#define _DMA_V2_FSM_GROUP_FSM_REQ_CNT_YB_IDX            1\n#define _DMA_V2_FSM_GROUP_FSM_REQ_CNT_XB_IDX            2\n#define _DMA_V2_FSM_GROUP_FSM_REQ_XB_REMAINING_IDX      3\n#define _DMA_V2_FSM_GROUP_FSM_REQ_CNT_BURST_IDX         4\n\n#define _DMA_V2_FSM_GROUP_FSM_WR_STATE_IDX              0\n#define _DMA_V2_FSM_GROUP_FSM_WR_CNT_YB_IDX             1\n#define _DMA_V2_FSM_GROUP_FSM_WR_CNT_XB_IDX             2\n#define _DMA_V2_FSM_GROUP_FSM_WR_XB_REMAINING_IDX       3\n#define _DMA_V2_FSM_GROUP_FSM_WR_CNT_BURST_IDX          4\n\n#define _DMA_V2_DEV_INTERF_REQ_SIDE_STATUS_IDX          0\n#define _DMA_V2_DEV_INTERF_SEND_SIDE_STATUS_IDX         1\n#define _DMA_V2_DEV_INTERF_FIFO_STATUS_IDX              2\n#define _DMA_V2_DEV_INTERF_REQ_ONLY_COMPLETE_BURST_IDX  3\n#define _DMA_V2_DEV_INTERF_MAX_BURST_IDX                4\n#define _DMA_V2_DEV_INTERF_CHK_ADDR_ALIGN               5\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}