# do seven_seg_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying /home/enratzz/altera_lite/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/enratzz/altera_lite/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/enratzz/altera_lite/15.1/Lab3 {/home/enratzz/altera_lite/15.1/Lab3/seven_seg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:16:38 on Apr 22,2016
# vlog -reportprogress 300 -sv -work work "+incdir+/home/enratzz/altera_lite/15.1/Lab3" /home/enratzz/altera_lite/15.1/Lab3/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 13:16:38 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.seven_seg
# vsim work.seven_seg 
# Start time: 13:16:41 on Apr 22,2016
# Loading sv_std.std
# Loading work.seven_seg
force buttons 1111110
run 10ns
# ** Warning: (vsim-8315) /home/enratzz/altera_lite/15.1/Lab3/seven_seg.sv(42): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /seven_seg
# ** Warning: (vsim-8315) /home/enratzz/altera_lite/15.1/Lab3/seven_seg.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /seven_seg
# ** Warning: (vsim-8315) /home/enratzz/altera_lite/15.1/Lab3/seven_seg.sv(16): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /seven_seg
force buttons 11111110
run 10ns
# End time: 13:33:23 on Apr 22,2016, Elapsed time: 0:16:42
# Errors: 0, Warnings: 3
