
---------- Begin Simulation Statistics ----------
final_tick                                  684557750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156851                       # Simulator instruction rate (inst/s)
host_mem_usage                                 798160                       # Number of bytes of host memory used
host_op_rate                                   257845                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.48                       # Real time elapsed on the host
host_tick_rate                               37035251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2899194                       # Number of instructions simulated
sim_ops                                       4765983                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000685                       # Number of seconds simulated
sim_ticks                                   684557750                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               668002                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            108855                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1036032                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             370301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          668002                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           297701                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1093702                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21685                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        42787                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3220081                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2776761                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            108901                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     570044                       # Number of branches committed
system.cpu.commit.bw_lim_events                236283                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2687500                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2899194                       # Number of instructions committed
system.cpu.commit.committedOps                4765983                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2297484                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.074436                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.839790                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1139759     49.61%     49.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       322961     14.06%     63.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       131313      5.72%     69.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       134991      5.88%     75.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        95634      4.16%     79.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        49941      2.17%     81.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        53296      2.32%     83.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       133306      5.80%     89.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       236283     10.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2297484                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        312                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8278                       # Number of function calls committed.
system.cpu.commit.int_insts                   4749452                       # Number of committed integer instructions.
system.cpu.commit.loads                        420352                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8234      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4008626     84.11%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              36      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          420324      8.82%     93.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         328471      6.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           28      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4765983                       # Class of committed instruction
system.cpu.commit.refs                         748975                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2899194                       # Number of Instructions Simulated
system.cpu.committedOps                       4765983                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.944480                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.944480                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                641564                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9084215                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   648294                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1116539                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 109028                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                168957                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      520892                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            60                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      417289                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.fetch.Branches                     1093702                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    616711                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1888715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 31464                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5965593                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           283                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  218056                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.399419                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             686301                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             391986                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.178629                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2684382                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.613037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.699038                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1269384     47.29%     47.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13344      0.50%     47.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7532      0.28%     48.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   184976      6.89%     54.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    29945      1.12%     56.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   100598      3.75%     59.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    40775      1.52%     61.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    54608      2.03%     63.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   983220     36.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2684382                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       515                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      172                       # number of floating regfile writes
system.cpu.idleCycles                           53850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               120519                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   724271                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.358824                       # Inst execution rate
system.cpu.iew.exec_refs                       937906                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     417288                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  309655                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                623163                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             16736                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               540348                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             7453482                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                520618                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            277004                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               6459007                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    223                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2501                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 109028                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2758                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            26581                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          146                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       202811                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       211725                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            146                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        81283                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          39236                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6247479                       # num instructions consuming a value
system.cpu.iew.wb_count                       6391988                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.720853                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4503511                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.334349                       # insts written-back per cycle
system.cpu.iew.wb_sent                        6413734                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8705962                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5231241                       # number of integer regfile writes
system.cpu.ipc                               1.058783                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.058783                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             18628      0.28%      0.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5709954     84.77%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   50      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   54      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  64      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               558210      8.29%     93.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              445753      6.62%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3116      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            153      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6736011                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3468                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6923                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          375                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              27006                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      210659                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031274                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  210491     99.92%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    120      0.06%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    35      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6924574                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           16381120                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6391613                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10114112                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    7453419                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6736011                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  63                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2687498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20980                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             55                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2936045                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2684382                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.509334                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.490108                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1035767     38.58%     38.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              183238      6.83%     45.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              237100      8.83%     54.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              242201      9.02%     63.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              260613      9.71%     72.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              232417      8.66%     81.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              327587     12.20%     93.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              141761      5.28%     99.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23698      0.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2684382                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.459985                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      616759                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            79                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            137051                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           156295                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               623163                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              540348                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2448337                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                          2738232                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  540880                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5919236                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5221                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   730869                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                 54736                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20232876                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                8554857                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10593858                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1136249                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  32988                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 109028                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                164603                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4674622                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              7683                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         12281576                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2753                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    690575                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             15                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      9514684                       # The number of ROB reads
system.cpu.rob.rob_writes                    15296356                       # The number of ROB writes
system.cpu.timesIdled                             220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1527                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1926                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1011                       # Transaction distribution
system.membus.trans_dist::ReadExReq               516                       # Transaction distribution
system.membus.trans_dist::ReadExResp              516                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1011                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        97728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        97728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   97728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1527                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1527    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1527                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2066750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7725500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          135                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             531                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          699                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        89472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 120768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1585                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000631                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025118                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1584     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1585                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             633000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            922500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            265500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   35                       # number of demand (read+write) hits
system.l2.demand_hits::total                       57                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data                  35                       # number of overall hits
system.l2.overall_hits::total                      57                       # number of overall hits
system.l2.demand_misses::.cpu.inst                333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1195                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1528                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               333                       # number of overall misses
system.l2.overall_misses::.cpu.data              1195                       # number of overall misses
system.l2.overall_misses::total                  1528                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27757000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     92049500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        119806500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27757000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     92049500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       119806500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1230                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1585                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1230                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1585                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938028                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.971545                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.964038                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938028                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.971545                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.964038                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83354.354354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77028.870293                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78407.395288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83354.354354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77028.870293                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78407.395288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1528                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1528                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26097000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     86074500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    112171500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26097000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     86074500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    112171500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.971545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.964038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.971545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.964038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78369.369369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72028.870293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73410.667539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78369.369369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72028.870293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73410.667539                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          168                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              168                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          168                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          168                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          135                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              135                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          135                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          135                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 516                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     37842000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      37842000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73337.209302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73337.209302                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     35262000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35262000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68337.209302                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68337.209302                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83354.354354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83354.354354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26097000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26097000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78369.369369                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78369.369369                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             679                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     54207500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     54207500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          699                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           699                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.971388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.971388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79834.315169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79834.315169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          679                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          679                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     50812500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     50812500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.971388                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.971388                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74834.315169                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74834.315169                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1002.229923                       # Cycle average of tags in use
system.l2.tags.total_refs                        1924                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1527                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.259987                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     84000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       300.853477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       701.376446                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.073451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.171234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.244685                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1418                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.372803                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     16927                       # Number of tag accesses
system.l2.tags.data_accesses                    16927                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          76480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              97728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1527                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          31039018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         111721765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             142760782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     31039018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31039018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         31039018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        111721765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            142760782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000599000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1527                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3054                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     51183000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12216000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               109209000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16759.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35759.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2548                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  3054                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.382470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.395273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   106.717065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          122     24.30%     24.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          102     20.32%     44.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           74     14.74%     59.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          106     21.12%     80.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           75     14.94%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           10      1.99%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            2      0.40%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           11      2.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          502                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  97728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   97728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       142.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    142.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     684474500                       # Total gap between requests
system.mem_ctrls.avgGap                     448247.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        76480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 31039017.526278831065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 111721764.891274705529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27115500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     82093500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40836.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34348.74                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    202899500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     45760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    435898250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       684557750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       616203                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           616203                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       616203                       # number of overall hits
system.cpu.icache.overall_hits::total          616203                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          508                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            508                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          508                       # number of overall misses
system.cpu.icache.overall_misses::total           508                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37399500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37399500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37399500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37399500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       616711                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       616711                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       616711                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       616711                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000824                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000824                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000824                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000824                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73621.062992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73621.062992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73621.062992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73621.062992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          135                       # number of writebacks
system.cpu.icache.writebacks::total               135                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          153                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          153                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28141000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28141000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000576                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79270.422535                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79270.422535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79270.422535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79270.422535                       # average overall mshr miss latency
system.cpu.icache.replacements                    135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       616203                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          616203                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          508                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           508                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37399500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37399500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       616711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       616711                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73621.062992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73621.062992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          153                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28141000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79270.422535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79270.422535                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           203.237503                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              616557                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1741.686441                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             89250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.237503                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.793896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1233776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1233776                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       819688                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           819688                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       819688                       # number of overall hits
system.cpu.dcache.overall_hits::total          819688                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3204                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3204                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3204                       # number of overall misses
system.cpu.dcache.overall_misses::total          3204                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    215212750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    215212750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    215212750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    215212750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       822892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       822892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       822892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       822892                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003894                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67170.021848                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67170.021848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67170.021848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67170.021848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1118                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           86                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.dcache.writebacks::total               168                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1974                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1974                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1230                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     93163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     93163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     93163000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     93163000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001495                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001495                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001495                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001495                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75742.276423                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75742.276423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75742.276423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75742.276423                       # average overall mshr miss latency
system.cpu.dcache.replacements                    206                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       491668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          491668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    174632500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    174632500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       494268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       494268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005260                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005260                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67166.346154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67166.346154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78460.658083                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78460.658083                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       328020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         328020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40580250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40580250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       328624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       328624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67185.844371                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67185.844371                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38319000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38319000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72163.841808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72163.841808                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    684557750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           649.232582                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              820918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            667.413008                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   649.232582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.634016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.634016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          921                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1647014                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1647014                       # Number of data accesses

---------- End Simulation Statistics   ----------
