Info: Generated by version: 21.3 build 170
Info: Starting: Create simulation model
Info: qsys-generate D:\Documents\Projects\Learning\SFP_test\ip\system_design\pcie.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=D:\Documents\Projects\Learning\SFP_test\ip\system_design\pcie --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: pcie.pcie: device_family is Cyclone 10 GX
Info: pcie.pcie: part_trait_device is 10CX220YF780I5G
Info: pcie.pcie: Inside validate_wrala_hwtcl
Info: pcie.pcie: wrala_hwtcl is 0
Info: pcie.pcie: app_interface_width_hwtcl is 128-bit
Info: pcie.pcie: link_width_hwtcl is x4
Info: pcie.pcie: lane_rate_hwtcl is Gen2 (5.0 Gbps)
Info: pcie.pcie: Gen2 (5.0 Gbps) x4 128-bit
Warning: pcie.phy_g2x4: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info: pcie.fpll_g1g2xn: For the selected device(Unknown), PLL speed grade is 2.
Info: pcie: "Transforming system: pcie"
Info: pcie: "Naming system components in system: pcie"
Info: pcie: "Processing generation queue"
Info: pcie: "Generating: pcie"
Info: pcie: "Generating: pcie_altera_pcie_a10_hip_2011_ub5pqua"
Info: phy_g2x4: "Generating: phy_g2x4"
Info: fpll_g1g2xn: "Generating: fpll_g1g2xn"
Info: pcie: "Generating: pcie_altera_pcie_a10_hip_altera_xcvr_native_a10_2011_nqkigkq"
Info: pcie: "Generating: pcie_altera_pcie_a10_hip_altera_xcvr_fpll_a10_2011_dxkofyy"
Info: pcie: "Generating: pcie_altera_xcvr_native_a10_191_vtbxjmi"
Info: phy_g2x4: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: phy_g2x4: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: phy_g2x4: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: phy_g2x4: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: phy_g2x4: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: phy_g2x4: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: phy_g2x4: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: phy_g2x4: add_fileset_file ./mentor/twentynm_pcs.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_pcs.sv MENTOR_SPECIFIC
Info: phy_g2x4: add_fileset_file ./mentor/twentynm_pma.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_pma.sv MENTOR_SPECIFIC
Info: phy_g2x4: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info: phy_g2x4: add_fileset_file ./mentor/twentynm_xcvr_native.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_native.sv MENTOR_SPECIFIC
Info: phy_g2x4: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: phy_g2x4: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: phy_g2x4: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: phy_g2x4: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: phy_g2x4: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: phy_g2x4: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: phy_g2x4: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: phy_g2x4: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: phy_g2x4: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: phy_g2x4: Building configuration data for reconfiguration profile 0
Info: pcie: "Generating: altera_xcvr_fpll_a10"
Info: fpll_g1g2xn: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: fpll_g1g2xn: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: fpll_g1g2xn: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: fpll_g1g2xn: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: fpll_g1g2xn: add_fileset_file ./mentor/altera_xcvr_fpll_a10.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/altera_xcvr_fpll_a10.sv MENTOR_SPECIFIC
Info: fpll_g1g2xn: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: fpll_g1g2xn: add_fileset_file ./mentor/alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_atx_pll_vi/mentor/source/alt_xcvr_pll_embedded_debug.sv MENTOR_SPECIFIC
Info: fpll_g1g2xn: add_fileset_file ./mentor/alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_atx_pll_vi/mentor/source/alt_xcvr_pll_avmm_csr.sv MENTOR_SPECIFIC
Info: pcie: Done "pcie" with 6 modules, 92 files
Info: Generating the following file(s) for MODELSIM simulator in D:/Documents/Projects/Learning/SFP_test/ip/system_design/pcie/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Documents/Projects/Learning/SFP_test/ip/system_design/pcie/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=D:\Documents\Projects\Learning\SFP_test\ip\system_design\pcie.ip --simulator=MODELSIM --output-directory=D:/Documents/Projects/Learning/SFP_test/ip/system_design/pcie/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Documents/Projects/Learning/SFP_test/ip/system_design/pcie/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Documents/Projects/Learning/SFP_test/ip/system_design/pcie/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Documents\Projects\Learning\SFP_test\ip\system_design\pcie.ip --synthesis=VERILOG --output-directory=D:\Documents\Projects\Learning\SFP_test\ip\system_design\pcie --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: pcie.pcie: device_family is Cyclone 10 GX
Info: pcie.pcie: part_trait_device is 10CX220YF780I5G
Info: pcie.pcie: Inside validate_wrala_hwtcl
Info: pcie.pcie: wrala_hwtcl is 0
Info: pcie.pcie: app_interface_width_hwtcl is 128-bit
Info: pcie.pcie: link_width_hwtcl is x4
Info: pcie.pcie: lane_rate_hwtcl is Gen2 (5.0 Gbps)
Info: pcie.pcie: Gen2 (5.0 Gbps) x4 128-bit
Warning: pcie.phy_g2x4: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info: pcie.fpll_g1g2xn: For the selected device(Unknown), PLL speed grade is 2.
Info: pcie: "Transforming system: pcie"
Info: pcie: "Naming system components in system: pcie"
Info: pcie: "Processing generation queue"
Info: pcie: "Generating: pcie"
Info: pcie: "Generating: pcie_altera_pcie_a10_hip_2011_ub5pqua"
Info: phy_g2x4: "Generating: phy_g2x4"
Info: fpll_g1g2xn: "Generating: fpll_g1g2xn"
Info: pcie: "Generating: pcie_altera_pcie_a10_hip_altera_xcvr_native_a10_2011_nqkigkq"
Info: pcie: "Generating: pcie_altera_pcie_a10_hip_altera_xcvr_fpll_a10_2011_dxkofyy"
Info: pcie: "Generating: pcie_altera_xcvr_native_a10_191_vtbxjmi"
Info: phy_g2x4: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: phy_g2x4: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: phy_g2x4: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: phy_g2x4: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: phy_g2x4: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: phy_g2x4: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: phy_g2x4: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: phy_g2x4: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: phy_g2x4: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: phy_g2x4: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: phy_g2x4: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: phy_g2x4: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: phy_g2x4: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: phy_g2x4: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: phy_g2x4: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: phy_g2x4: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: phy_g2x4: Building configuration data for reconfiguration profile 0
Info: pcie: "Generating: altera_xcvr_fpll_a10"
Info: fpll_g1g2xn: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: fpll_g1g2xn: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: fpll_g1g2xn: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: pcie: Done "pcie" with 6 modules, 76 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
