module single_ram(clk,reset,addr,data,wr,out);
input clk,reset,wr;
input [7:0] data;
input [5:0] addr;
output [7:0] out;
reg [7:0] ram [63:0];
reg [5:0] addr_reg;
always@(posedge clk)
begin
if(wr)
ram[addr] <= data;
else
addr_reg <= addr;
end
assign out = ram[addr_reg];
endmodule
