
*** Running vivado
    with args -log xilinx_dma_pcie_ep.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_dma_pcie_ep.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Sep  5 17:40:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xilinx_dma_pcie_ep.tcl -notrace
Command: synth_design -top xilinx_dma_pcie_ep -part xc7vx690tffg1761-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Synthesis license expires in 23 day(s)
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63606
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2301.137 ; gain = 428.797 ; free physical = 8041 ; free virtual = 9686
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'm_axi_rlast', assumed default net type 'wire' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_dma_pcie_ep.sv:288]
INFO: [Synth 8-11241] undeclared symbol 'sys_resetn', assumed default net type 'wire' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xdma_app.v:146]
INFO: [Synth 8-6157] synthesizing module 'xilinx_dma_pcie_ep' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_dma_pcie_ep.sv:57]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75979]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75979]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'xdma_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/synth_1/.Xil/Vivado-63471-lampranthus/realtime/xdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/synth_1/.Xil/Vivado-63471-lampranthus/realtime/xdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xdma_app' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xdma_app.v:57]
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/synth_1/.Xil/Vivado-63471-lampranthus/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/synth_1/.Xil/Vivado-63471-lampranthus/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'blk_mem_gen_0' is unconnected for instance 'blk_mem_axiLM_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xdma_app.v:164]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'blk_mem_gen_0' is unconnected for instance 'blk_mem_axiLM_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xdma_app.v:164]
WARNING: [Synth 8-7023] instance 'blk_mem_axiLM_inst' of module 'blk_mem_gen_0' has 21 connections declared, but only 19 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xdma_app.v:164]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/synth_1/.Xil/Vivado-63471-lampranthus/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/synth_1/.Xil/Vivado-63471-lampranthus/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'blk_mem_gen_1' is unconnected for instance 'blk_mem_xdma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xdma_app.v:187]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'blk_mem_gen_1' is unconnected for instance 'blk_mem_xdma_inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xdma_app.v:187]
WARNING: [Synth 8-7023] instance 'blk_mem_xdma_inst' of module 'blk_mem_gen_1' has 33 connections declared, but only 31 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xdma_app.v:187]
INFO: [Synth 8-6155] done synthesizing module 'xdma_app' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xdma_app.v:57]
WARNING: [Synth 8-7071] port 'user_lnk_up' of module 'xdma_app' is unconnected for instance 'xdma_app_i' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_dma_pcie_ep.sv:357]
WARNING: [Synth 8-7023] instance 'xdma_app_i' of module 'xdma_app' has 51 connections declared, but only 50 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_dma_pcie_ep.sv:357]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_dma_pcie_ep' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_dma_pcie_ep.sv:57]
WARNING: [Synth 8-7129] Port s_axi_awaddr[63] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[62] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[61] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[60] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[59] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[58] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[57] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[56] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[55] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[54] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[53] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[52] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[51] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[50] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[49] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[48] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[47] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[46] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[45] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[44] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[43] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[42] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[41] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[40] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[39] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[38] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[37] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[36] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[35] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[34] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[33] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[32] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[63] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[62] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[61] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[60] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[59] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[58] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[57] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[56] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[55] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[54] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[53] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[52] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[51] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[50] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[49] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[48] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[47] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[46] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[45] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[44] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[43] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[42] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[41] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[40] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[39] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[38] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[37] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[36] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[35] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[34] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[33] in module xdma_app is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[32] in module xdma_app is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2380.105 ; gain = 507.766 ; free physical = 7963 ; free virtual = 9610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.949 ; gain = 522.609 ; free physical = 7961 ; free virtual = 9608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.949 ; gain = 522.609 ; free physical = 7961 ; free virtual = 9608
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.918 ; gain = 0.000 ; free physical = 7966 ; free virtual = 9613
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc] for cell 'xdma_0_i'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_0/xdma_0_in_context.xdc] for cell 'xdma_0_i'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'xdma_app_i/blk_mem_axiLM_inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'xdma_app_i/blk_mem_axiLM_inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'xdma_app_i/blk_mem_xdma_inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'xdma_app_i/blk_mem_xdma_inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_dma_pcie_ep_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_dma_pcie_ep_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.660 ; gain = 0.000 ; free physical = 7984 ; free virtual = 9633
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2498.660 ; gain = 0.000 ; free physical = 7984 ; free virtual = 9633
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'xdma_app_i/blk_mem_axiLM_inst' at clock pin 's_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'xdma_app_i/blk_mem_xdma_inst' at clock pin 's_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2498.660 ; gain = 626.320 ; free physical = 8004 ; free virtual = 9654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2506.664 ; gain = 634.324 ; free physical = 8004 ; free virtual = 9654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for xdma_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xdma_app_i/blk_mem_axiLM_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xdma_app_i/blk_mem_xdma_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2506.664 ; gain = 634.324 ; free physical = 8004 ; free virtual = 9654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2506.664 ; gain = 634.324 ; free physical = 8007 ; free virtual = 9658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2506.664 ; gain = 634.324 ; free physical = 8008 ; free virtual = 9663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2535.664 ; gain = 663.324 ; free physical = 7919 ; free virtual = 9581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2535.664 ; gain = 663.324 ; free physical = 7919 ; free virtual = 9581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2545.680 ; gain = 673.340 ; free physical = 7911 ; free virtual = 9573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2707.492 ; gain = 835.152 ; free physical = 7771 ; free virtual = 9432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2707.492 ; gain = 835.152 ; free physical = 7771 ; free virtual = 9432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2707.492 ; gain = 835.152 ; free physical = 7771 ; free virtual = 9432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2707.492 ; gain = 835.152 ; free physical = 7771 ; free virtual = 9432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2707.492 ; gain = 835.152 ; free physical = 7771 ; free virtual = 9432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2707.492 ; gain = 835.152 ; free physical = 7771 ; free virtual = 9432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xdma_0        |         1|
|2     |blk_mem_gen_0 |         1|
|3     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     2|
|3     |xdma        |     1|
|4     |IBUFDS_GTE2 |     1|
|5     |IBUF        |    19|
|6     |OBUF        |    16|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2707.492 ; gain = 835.152 ; free physical = 7771 ; free virtual = 9432
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.492 ; gain = 731.441 ; free physical = 7771 ; free virtual = 9432
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2707.500 ; gain = 835.152 ; free physical = 7771 ; free virtual = 9432
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.500 ; gain = 0.000 ; free physical = 7771 ; free virtual = 9433
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.500 ; gain = 0.000 ; free physical = 7942 ; free virtual = 9604
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3ccf3ede
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 2707.500 ; gain = 1327.074 ; free physical = 7941 ; free virtual = 9604
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1826.805; main = 1826.805; forked = 242.442
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3423.672; main = 2707.496; forked = 917.004
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.504 ; gain = 0.000 ; free physical = 7941 ; free virtual = 9604
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/synth_1/xilinx_dma_pcie_ep.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file xilinx_dma_pcie_ep_utilization_synth.rpt -pb xilinx_dma_pcie_ep_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 17:41:46 2025...
