// Seed: 1563682326
module module_0;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  wand  id_2,
    input  wand  id_3,
    output wire  id_4,
    input  tri   id_5
);
  always @(posedge 1);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
  always @(posedge id_1 <= id_2) id_0 <= id_1;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_6 ? id_9[1'h0] : id_5;
  module_0 modCall_1 ();
endmodule
