{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607411477555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607411477556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 14:11:16 2020 " "Processing started: Tue Dec 08 14:11:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607411477556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607411477556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map FloatingPointSQRT -c FloatingPointSQRT --generate_functional_sim_netlist " "Command: quartus_map FloatingPointSQRT -c FloatingPointSQRT --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607411477556 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607411478699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_AddSub " "Found entity 1: FP_AddSub" {  } { { "FP_AddSub.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_AddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607411478854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607411478854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingpointsqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file floatingpointsqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 FloatingPointSQRT " "Found entity 1: FloatingPointSQRT" {  } { { "FloatingPointSQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatingPointSQRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607411478864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607411478864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_muldiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_muldiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_MulDiv " "Found entity 1: FP_MulDiv" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607411478875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607411478875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FP_MulDiv " "Elaborating entity \"FP_MulDiv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607411478994 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "FP_MulDiv.v" "Div0" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607411479138 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1607411479138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607411479319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607411479321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 23 " "Parameter \"LPM_WIDTHD\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607411479321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607411479321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607411479321 ""}  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607411479321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607411479490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607411479490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607411479572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607411479572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607411479732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607411479732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607411481553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607411481553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607411481736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607411481736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607411482233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 14:11:22 2020 " "Processing ended: Tue Dec 08 14:11:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607411482233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607411482233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607411482233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607411482233 ""}
