Selecting top level module top
@N: CG364 :"C:\embedded\FPGA projects\example1\top.sv":1:7:1:9|Synthesizing module top in library work.

