// Seed: 1326406274
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_6 <= id_1 - id_1;
  end
  wire id_7;
  module_2 modCall_1 (id_4);
endmodule
module module_1 (
    input wire id_0
);
  generate
    wire id_2;
  endgenerate
  always assume (id_0) id_3 <= #1 -1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  bit id_3, id_4, id_5;
  assign module_0.id_1 = 0;
  wire id_6;
  wire id_7;
  always if (1) id_4 <= (-1'b0);
endmodule
