// Seed: 668854318
module module_0 #(
    parameter id_1 = 32'd90
) (
    _id_1,
    id_2
);
  input wire id_2;
  inout wire _id_1;
  wire [-1 : id_1] id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd32
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_3;
  logic [1 : id_2] id_4;
  assign id_4[1] = -1;
  localparam id_5 = 1;
  logic [7:0] id_6;
  wire id_7;
  initial $unsigned(id_2);
  ;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  assign id_6[-1] = 1;
  wire id_8;
  ;
  logic id_9;
  ;
  logic id_10;
endmodule
