INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.srcs/sources_1/new/SingleCycleTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.srcs/sources_1/new/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.srcs/sources_1/new/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.srcs/sim_1/new/Top_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mtlun/Documents/ECE505/Single-Cycle-RISC-V-CPU/LundMatthew_SingleCycle/LundMatthew_SingleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
