["Jade",{"/user/CycleIdentity1":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/gates/mux2",[-136,-48,0]],["wire",[-136,-32,0,-8,0]],["wire",[-136,-48,0,-24,0],{"signal":"1'4","width":"4"}],["wire",[-128,-16,0,-16,0],{"signal":"RESET"}],["/gates/dreg",[-104,-40,0]],["wire",[-144,-32,0,0,-64]],["wire",[-144,-96,0,240,0],{"width":"4"}],["wire",[-104,-24,0,0,24],{"signal":"CLK"}],["wire",[-112,-40,0,0,-32],{"signal":"CYCLE[3:0]","width":"4"}],["wire",[-120,-40,0,8,0]],["wire",[-104,-40,0,-8,0]],["wire",[96,-96,0,0,56]],["wire",[-64,-40,0,160,0],{"width":"4"}]],"icon":[["line",[-16,-24,0,40,0]],["line",[24,16,0,-40,0]],["terminal",[-24,0,0],{"name":"reset"}],["terminal",[32,0,4],{"name":"cycle[31:0]"}],["text",[-7,-19,0],{"text":"cycle"}],["text",[-12,-12,0],{"text":"counter"}],["line",[-16,-24,0,0,40]],["line",[24,-24,0,0,40]],["terminal",[-24,8,0],{"name":"clk"}],["text",[-15,0,0],{"text":"reset","font":"4pt sans-serif"}],["text",[-15,8,0],{"text":"clk","font":"4pt sans-serif"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs RESET \n.group outputs cycle[3:0]\n\n.mode gate\n\n.cycle CLK=1 tran 1n assert inputs tran 49n CLK=0 tran 49n sample outputs tran 1n\n\n\n1 LLLH\n0 LLLH\n0 LLLH\n0 LLLH\n0 LLLH\n0 LLLH\n0 LLLH\n\n\n.plot clk\n.plot reset\n.plot D(cycle[3:0])"]]}}]