Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jun 12 11:11:24 2021
| Host         : varun-UX430UNR running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.918        0.000                      0                   40        0.099        0.000                      0                   40        3.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.918        0.000                      0                   40        0.099        0.000                      0                   40        3.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.842ns (24.173%)  route 2.641ns (75.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.419     6.551 f  cnt_reg[30]/Q
                         net (fo=2, routed)           1.410     7.961    cnt_reg_n_0_[30]
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.299     8.260 f  cnt[31]_i_4/O
                         net (fo=33, routed)          0.852     9.112    cnt[31]_i_4_n_0
    SLICE_X112Y96        LUT4 (Prop_lut4_I3_O)        0.124     9.236 r  leds[3]_i_1/O
                         net (fo=4, routed)           0.379     9.615    leds[3]_i_1_n_0
    SLICE_X113Y96        FDCE                                         r  leds_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.686    13.450    clk_IBUF_BUFG
    SLICE_X113Y96        FDCE                                         r  leds_reg[0]/C
                         clock pessimism              0.323    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X113Y96        FDCE (Setup_fdce_C_CE)      -0.205    13.533    leds_reg[0]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.842ns (24.173%)  route 2.641ns (75.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.419     6.551 f  cnt_reg[30]/Q
                         net (fo=2, routed)           1.410     7.961    cnt_reg_n_0_[30]
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.299     8.260 f  cnt[31]_i_4/O
                         net (fo=33, routed)          0.852     9.112    cnt[31]_i_4_n_0
    SLICE_X112Y96        LUT4 (Prop_lut4_I3_O)        0.124     9.236 r  leds[3]_i_1/O
                         net (fo=4, routed)           0.379     9.615    leds[3]_i_1_n_0
    SLICE_X113Y96        FDCE                                         r  leds_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.686    13.450    clk_IBUF_BUFG
    SLICE_X113Y96        FDCE                                         r  leds_reg[1]/C
                         clock pessimism              0.323    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X113Y96        FDCE (Setup_fdce_C_CE)      -0.205    13.533    leds_reg[1]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.842ns (24.173%)  route 2.641ns (75.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.419     6.551 f  cnt_reg[30]/Q
                         net (fo=2, routed)           1.410     7.961    cnt_reg_n_0_[30]
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.299     8.260 f  cnt[31]_i_4/O
                         net (fo=33, routed)          0.852     9.112    cnt[31]_i_4_n_0
    SLICE_X112Y96        LUT4 (Prop_lut4_I3_O)        0.124     9.236 r  leds[3]_i_1/O
                         net (fo=4, routed)           0.379     9.615    leds[3]_i_1_n_0
    SLICE_X113Y96        FDCE                                         r  leds_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.686    13.450    clk_IBUF_BUFG
    SLICE_X113Y96        FDCE                                         r  leds_reg[2]/C
                         clock pessimism              0.323    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X113Y96        FDCE (Setup_fdce_C_CE)      -0.205    13.533    leds_reg[2]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.842ns (24.173%)  route 2.641ns (75.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.419     6.551 f  cnt_reg[30]/Q
                         net (fo=2, routed)           1.410     7.961    cnt_reg_n_0_[30]
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.299     8.260 f  cnt[31]_i_4/O
                         net (fo=33, routed)          0.852     9.112    cnt[31]_i_4_n_0
    SLICE_X112Y96        LUT4 (Prop_lut4_I3_O)        0.124     9.236 r  leds[3]_i_1/O
                         net (fo=4, routed)           0.379     9.615    leds[3]_i_1_n_0
    SLICE_X113Y96        FDCE                                         r  leds_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.686    13.450    clk_IBUF_BUFG
    SLICE_X113Y96        FDCE                                         r  leds_reg[3]/C
                         clock pessimism              0.323    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X113Y96        FDCE (Setup_fdce_C_CE)      -0.205    13.533    leds_reg[3]
  -------------------------------------------------------------------
                         required time                         13.533    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.997ns (57.631%)  route 1.468ns (42.369%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.607     7.195    cnt_reg_n_0_[0]
    SLICE_X110Y93        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.775 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.775    cnt_reg[4]_i_2_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.889    cnt_reg[8]_i_2_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.003 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.003    cnt_reg[12]_i_2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.117 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    cnt_reg[16]_i_2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.430 r  cnt_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.861     9.291    data0[20]
    SLICE_X111Y97        LUT5 (Prop_lut5_I4_O)        0.306     9.597 r  cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.597    cnt[20]
    SLICE_X111Y97        FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.687    13.451    clk_IBUF_BUFG
    SLICE_X111Y97        FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X111Y97        FDCE (Setup_fdce_C_D)        0.031    13.770    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 2.225ns (64.303%)  route 1.235ns (35.697%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.607     7.195    cnt_reg_n_0_[0]
    SLICE_X110Y93        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.775 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.775    cnt_reg[4]_i_2_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.889    cnt_reg[8]_i_2_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.003 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.003    cnt_reg[12]_i_2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.117 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    cnt_reg[16]_i_2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.231 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.231    cnt_reg[20]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.345 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.345    cnt_reg[24]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.658 r  cnt_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.628     9.286    data0[28]
    SLICE_X111Y99        LUT5 (Prop_lut5_I4_O)        0.306     9.592 r  cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     9.592    cnt[28]
    SLICE_X111Y99        FDCE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.687    13.451    clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.032    13.771    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 2.243ns (65.362%)  route 1.189ns (34.638%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.607     7.195    cnt_reg_n_0_[0]
    SLICE_X110Y93        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.775 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.775    cnt_reg[4]_i_2_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.889    cnt_reg[8]_i_2_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.003 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.003    cnt_reg[12]_i_2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.117 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    cnt_reg[16]_i_2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.231 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.231    cnt_reg[20]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.345 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.345    cnt_reg[24]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.679 r  cnt_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.581     9.260    data0[26]
    SLICE_X111Y99        LUT5 (Prop_lut5_I4_O)        0.303     9.563 r  cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     9.563    cnt[26]
    SLICE_X111Y99        FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.687    13.451    clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.031    13.770    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 2.127ns (62.197%)  route 1.293ns (37.803%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.607     7.195    cnt_reg_n_0_[0]
    SLICE_X110Y93        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.775 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.775    cnt_reg[4]_i_2_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.889    cnt_reg[8]_i_2_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.003 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.003    cnt_reg[12]_i_2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.117 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    cnt_reg[16]_i_2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.231 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.231    cnt_reg[20]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.345 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.345    cnt_reg[24]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.567 r  cnt_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.686     9.252    data0[25]
    SLICE_X111Y99        LUT5 (Prop_lut5_I4_O)        0.299     9.551 r  cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.551    cnt[25]
    SLICE_X111Y99        FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.687    13.451    clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X111Y99        FDCE (Setup_fdce_C_D)        0.029    13.768    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.842ns (24.426%)  route 2.605ns (75.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.419     6.551 r  cnt_reg[30]/Q
                         net (fo=2, routed)           1.410     7.961    cnt_reg_n_0_[30]
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.299     8.260 r  cnt[31]_i_4/O
                         net (fo=33, routed)          1.195     9.455    cnt[31]_i_4_n_0
    SLICE_X112Y94        LUT5 (Prop_lut5_I3_O)        0.124     9.579 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.579    cnt[5]
    SLICE_X112Y94        FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.686    13.450    clk_IBUF_BUFG
    SLICE_X112Y94        FDCE                                         r  cnt_reg[5]/C
                         clock pessimism              0.323    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X112Y94        FDCE (Setup_fdce_C_D)        0.077    13.815    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 2.111ns (62.457%)  route 1.269ns (37.543%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.058     6.132    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.607     7.195    cnt_reg_n_0_[0]
    SLICE_X110Y93        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.775 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.775    cnt_reg[4]_i_2_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.889 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.889    cnt_reg[8]_i_2_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.003 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.003    cnt_reg[12]_i_2_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.117 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.117    cnt_reg[16]_i_2_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.231 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.231    cnt_reg[20]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.544 r  cnt_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.662     9.206    data0[24]
    SLICE_X111Y98        LUT5 (Prop_lut5_I4_O)        0.306     9.512 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.512    cnt[24]
    SLICE_X111Y98        FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.687    13.451    clk_IBUF_BUFG
    SLICE_X111Y98        FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.323    13.774    
                         clock uncertainty           -0.035    13.739    
    SLICE_X111Y98        FDCE (Setup_fdce_C_D)        0.029    13.768    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.559%)  route 0.189ns (50.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.719     1.806    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.189     2.136    cnt_reg_n_0_[0]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.045     2.181 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.181    cnt[24]
    SLICE_X111Y98        FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.251    clk_IBUF_BUFG
    SLICE_X111Y98        FDCE                                         r  cnt_reg[24]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y98        FDCE (Hold_fdce_C_D)         0.091     2.081    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.493%)  route 0.262ns (58.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.719     1.806    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.262     2.209    cnt_reg_n_0_[0]
    SLICE_X111Y97        LUT5 (Prop_lut5_I0_O)        0.045     2.254 r  cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.254    cnt[19]
    SLICE_X111Y97        FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.251    clk_IBUF_BUFG
    SLICE_X111Y97        FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y97        FDCE (Hold_fdce_C_D)         0.092     2.082    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.585%)  route 0.272ns (59.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.719     1.806    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.272     2.219    cnt_reg_n_0_[0]
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.045     2.264 r  cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.264    cnt[25]
    SLICE_X111Y99        FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.251    clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[25]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y99        FDCE (Hold_fdce_C_D)         0.091     2.081    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.215%)  route 0.288ns (60.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.719     1.806    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.288     2.235    cnt_reg_n_0_[0]
    SLICE_X111Y93        LUT5 (Prop_lut5_I0_O)        0.045     2.280 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.280    cnt[3]
    SLICE_X111Y93        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clk_IBUF_BUFG
    SLICE_X111Y93        FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.261     1.989    
    SLICE_X111Y93        FDCE (Hold_fdce_C_D)         0.092     2.081    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (36.008%)  route 0.331ns (63.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.719     1.806    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.331     2.277    cnt_reg_n_0_[0]
    SLICE_X112Y93        LUT5 (Prop_lut5_I0_O)        0.045     2.322 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.322    cnt[1]
    SLICE_X112Y93        FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clk_IBUF_BUFG
    SLICE_X112Y93        FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.261     1.989    
    SLICE_X112Y93        FDCE (Hold_fdce_C_D)         0.120     2.109    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.299ns (44.421%)  route 0.374ns (55.579%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.723    clk_IBUF_BUFG
    SLICE_X112Y98        FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.164     1.887 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.102     1.989    cnt_reg_n_0_[23]
    SLICE_X111Y98        LUT4 (Prop_lut4_I0_O)        0.045     2.034 r  cnt[31]_i_8/O
                         net (fo=1, routed)           0.050     2.085    cnt[31]_i_8_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I0_O)        0.045     2.130 r  cnt[31]_i_4/O
                         net (fo=33, routed)          0.222     2.351    cnt[31]_i_4_n_0
    SLICE_X111Y100       LUT5 (Prop_lut5_I3_O)        0.045     2.396 r  cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     2.396    cnt[29]
    SLICE_X111Y100       FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.337    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[29]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.092     2.168    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.682%)  route 0.335ns (64.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.719     1.806    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.335     2.282    cnt_reg_n_0_[0]
    SLICE_X111Y97        LUT5 (Prop_lut5_I0_O)        0.045     2.327 r  cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.327    cnt[18]
    SLICE_X111Y97        FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.251    clk_IBUF_BUFG
    SLICE_X111Y97        FDCE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y97        FDCE (Hold_fdce_C_D)         0.091     2.081    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.234ns (32.575%)  route 0.484ns (67.425%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y96        FDCE                                         r  cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDCE (Prop_fdce_C_Q)         0.141     1.863 f  cnt_reg[13]/Q
                         net (fo=2, routed)           0.121     1.984    cnt_reg_n_0_[13]
    SLICE_X111Y96        LUT5 (Prop_lut5_I1_O)        0.045     2.029 r  cnt[31]_i_2/O
                         net (fo=33, routed)          0.363     2.393    cnt[31]_i_2_n_0
    SLICE_X111Y100       LUT5 (Prop_lut5_I1_O)        0.048     2.441 r  cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     2.441    cnt[30]
    SLICE_X111Y100       FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.337    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[30]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.107     2.183    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.812%)  route 0.348ns (65.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.719     1.806    clk_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     1.947 r  cnt_reg[0]/Q
                         net (fo=34, routed)          0.348     2.295    cnt_reg_n_0_[0]
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.045     2.340 r  cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.340    cnt[26]
    SLICE_X111Y99        FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.251    clk_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  cnt_reg[26]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y99        FDCE (Hold_fdce_C_D)         0.092     2.082    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.636     1.722    clk_IBUF_BUFG
    SLICE_X113Y96        FDCE                                         r  leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  leds_reg[0]/Q
                         net (fo=5, routed)           0.182     2.045    leds_OBUF[0]
    SLICE_X113Y96        LUT2 (Prop_lut2_I0_O)        0.042     2.087 r  leds[1]_i_1/O
                         net (fo=1, routed)           0.000     2.087    p_0_in[1]
    SLICE_X113Y96        FDCE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clk_IBUF_BUFG
    SLICE_X113Y96        FDCE                                         r  leds_reg[1]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X113Y96        FDCE (Hold_fdce_C_D)         0.107     1.829    leds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y100  cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y95   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y95   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y95   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y96   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y96   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y96   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y96   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y97   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y97   cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y97   cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y97   cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   cnt_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y98   cnt_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y99   cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y99   cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y100  cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y100  cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y95   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y95   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y95   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y95   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y95   cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y95   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y96   cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y96   cnt_reg[13]/C



