0.7
2020.2
Oct 13 2023
20:47:58
D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim/glbl.v,1742565613,verilog,,,,glbl,,uvm,,,,,,
D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_alu.sv,1744634959,systemVerilog,,D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_multipler.sv,,test_alu,,uvm,,,,,,
D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_multipler.sv,1742565614,systemVerilog,,,,tb_multipler,,uvm,,,,,,
D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/adder.sv,1742565614,systemVerilog,,D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_alu.sv,,adder,,uvm,,,,,,
D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/alu.sv,1743562773,systemVerilog,,D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/multipler32.sv,,alu,,uvm,,,,,,
D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/multipler32.sv,1742565614,systemVerilog,,D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/adder.sv,,multipler32,,uvm,,,,,,
D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/top_alu.sv,1742565614,systemVerilog,,D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/multipler32.sv,,top_alu,,uvm,,,,,,
