# DumbRV - my implementation of RISC-V CPU

My goal is to create RISC-V CPU optimized for FPGA and potentially for ASIC designs.

End goal - run DOOM to make my design not useless.

Plan for nearest future:

- Classic RISC 5 stage pipeline
- Parameterizable RV32/64/128? with at least IM extensions