<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2536</identifier><datestamp>2011-12-15T09:12:13Z</datestamp><dc:title>The impact of gate dielectric nitridation methodology on NBTI of SiON p-MOSFETs as studied by UF-OTF technique</dc:title><dc:creator>MAHETA, VD</dc:creator><dc:creator>OLSEN, C</dc:creator><dc:creator>AHMED, K</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:subject>bias temperature instability</dc:subject><dc:subject>trap generation</dc:subject><dc:subject>interface</dc:subject><dc:description>The impact of gate dielectric nitridation methodology on time, temperature and field dependence of NBTI in SiON pMOSFETs is studied using Ultra-Fast On-The-Fly I(DLIN) technique with 1 mu s resolution. It is shown that PNO devices with proper PNA show lower degradation magnitude, higher field dependence and therefore higher safe operating voltage compared to RTNO and PNO devices with improper PNA despite atomic N% is higher in PNO devices with proper PNA.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-25T23:37:55Z</dc:date><dc:date>2011-12-15T09:12:13Z</dc:date><dc:date>2011-10-25T23:37:55Z</dc:date><dc:date>2011-12-15T09:12:13Z</dc:date><dc:date>2008</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL &amp; FAILURE ANALYSIS OF INTEGRATED CIRCUITS,255-259</dc:identifier><dc:identifier>978-1-4244-2039-1</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15848</dc:identifier><dc:identifier>http://hdl.handle.net/100/2536</dc:identifier><dc:source>15th International Symposium on the Physical and Failure Analysis of Integrated Circuits,Singapore, SINGAPORE,JUL 07-11, 2008</dc:source><dc:language>English</dc:language></oai_dc:dc>