===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 20.6394 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9122 ( 12.0%)    3.9122 ( 19.0%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.2593 ( 10.0%)    3.2593 ( 15.8%)    Parse modules
    0.5513 (  1.7%)    0.5513 (  2.7%)    Verify circuit
   16.0069 ( 49.3%)    9.9680 ( 48.3%)  'firrtl.circuit' Pipeline
    0.5006 (  1.5%)    0.5006 (  2.4%)    LowerFIRRTLAnnotations
    2.4466 (  7.5%)    1.2270 (  5.9%)    'firrtl.module' Pipeline
    1.1457 (  3.5%)    0.5745 (  2.8%)      DropName
    1.2968 (  4.0%)    0.6537 (  3.2%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1031 (  0.3%)    0.0516 (  0.3%)    'firrtl.module' Pipeline
    0.1005 (  0.3%)    0.0503 (  0.2%)      LowerCHIRRTLPass
    0.1425 (  0.4%)    0.1425 (  0.7%)    InferWidths
    0.3520 (  1.1%)    0.3520 (  1.7%)    MemToRegOfVec
    0.6055 (  1.9%)    0.6055 (  2.9%)    InferResets
    0.0712 (  0.2%)    0.0712 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1147 (  0.4%)    0.1147 (  0.6%)    WireDFT
    0.4251 (  1.3%)    0.4251 (  2.1%)    LowerFIRRTLTypes
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) circt::firrtl::NLATable
    0.5611 (  1.7%)    0.2806 (  1.4%)    'firrtl.module' Pipeline
    0.5373 (  1.7%)    0.2697 (  1.3%)      ExpandWhens
    0.0200 (  0.1%)    0.0115 (  0.1%)      SFCCompat
    1.0447 (  3.2%)    1.0447 (  5.1%)    CheckCombCycles
    0.0687 (  0.2%)    0.0687 (  0.3%)      (A) circt::firrtl::InstanceGraph
    2.0569 (  6.3%)    1.0285 (  5.0%)    'firrtl.module' Pipeline
    1.8038 (  5.6%)    0.9033 (  4.4%)      Canonicalizer
    0.2489 (  0.8%)    0.1259 (  0.6%)      InferReadWrite
    0.1761 (  0.5%)    0.1761 (  0.9%)    PrefixModules
    0.0592 (  0.2%)    0.0592 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.4148 (  1.3%)    0.4148 (  2.0%)    Inliner
    1.4823 (  4.6%)    1.4823 (  7.2%)    IMConstProp
    0.0594 (  0.2%)    0.0594 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0592 (  0.2%)    0.0592 (  0.3%)    AddSeqMemPorts
    0.0589 (  0.2%)    0.0589 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.2468 (  0.8%)    0.2468 (  1.2%)    CreateSiFiveMetadata
    0.0412 (  0.1%)    0.0412 (  0.2%)    ExtractInstances
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.8711 (  2.7%)    0.4384 (  2.1%)    'firrtl.module' Pipeline
    0.2920 (  0.9%)    0.1514 (  0.7%)      DropName
    0.5754 (  1.8%)    0.2908 (  1.4%)      Canonicalizer
    0.6951 (  2.1%)    0.6951 (  3.4%)    IMDeadCodeElim
    0.0592 (  0.2%)    0.0592 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.4463 (  4.5%)    1.4463 (  7.0%)  LowerFIRRTLToHW
    0.0580 (  0.2%)    0.0580 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    (A) circt::firrtl::NLATable
    0.2622 (  0.8%)    0.2622 (  1.3%)  HWMemSimImpl
    5.2832 ( 16.3%)    2.6844 ( 13.0%)  'hw.module' Pipeline
    0.9370 (  2.9%)    0.5119 (  2.5%)    CSE
    0.0012 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    3.4978 ( 10.8%)    1.8596 (  9.0%)    Canonicalizer
    0.6783 (  2.1%)    0.3601 (  1.7%)    CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.1612 (  0.5%)    0.0834 (  0.4%)    HWCleanup
    0.5175 (  1.6%)    0.2590 (  1.3%)  'hw.module' Pipeline
    0.0549 (  0.2%)    0.0314 (  0.2%)    HWLegalizeModules
    0.4571 (  1.4%)    0.2333 (  1.1%)    PrettifyVerilog
    0.3100 (  1.0%)    0.3100 (  1.5%)  StripDebugInfoWithPred
    1.6048 (  4.9%)    1.6048 (  7.8%)  ExportVerilog
    0.0043 (  0.0%)    0.0043 (  0.0%)  Rest
   32.4790 (100.0%)   20.6394 (100.0%)  Total

{
  totalTime: 20.682,
  maxMemory: 851841024
}
