# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do AddSub2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/schumae/Desktop/Lab1/Tutorial 3_2/addersubtractor2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity addersubtractor2
# -- Compiling architecture Behavior of addersubtractor2
# -- Compiling entity mux2to1
# -- Compiling architecture Behavior of mux2to1
# -- Loading package LPM_COMPONENTS
# -- Compiling entity megaddsub
# -- Compiling architecture SYN of megaddsub
# 
vcom -reportprogress 300 -work work {C:/Users/schumae/Desktop/Lab1/Tutorial 3_2/simulation/modelsim/addersubtractor_RTL_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addersubtractor_RTL_tb
# -- Compiling architecture Behavior of addersubtractor_RTL_tb
vsim -voptargs=+acc work.addersubtractor_rtl_tb
# vsim -voptargs=+acc work.addersubtractor_rtl_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addersubtractor_rtl_tb(behavior)
# Loading work.addersubtractor2(behavior)
# Loading lpm.lpm_components
# Loading work.megaddsub(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_add_sub(lpm_syn)
# Loading lpm.lpm_add_sub_signed(lpm_syn)
# Loading work.mux2to1(behavior)
vcom -work work -O0 {C:/Users/schumae/Desktop/Lab1/Tutorial 3_2/simulation/modelsim/addersubtractor_RTL_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addersubtractor_RTL_tb
# -- Compiling architecture Behavior of addersubtractor_RTL_tb
vsim work.addersubtractor_rtl_tb
# vsim work.addersubtractor_rtl_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addersubtractor_rtl_tb(behavior)
# Loading work.addersubtractor2(behavior)
# Loading lpm.lpm_components
# Loading work.megaddsub(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_add_sub(lpm_syn)
# Loading lpm.lpm_add_sub_signed(lpm_syn)
# Loading work.mux2to1(behavior)
vcom -work work -O0 {C:/Users/schumae/Desktop/Lab1/Tutorial 3_2/simulation/modelsim/addersubtractor_RTL_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addersubtractor_RTL_tb
# -- Compiling architecture Behavior of addersubtractor_RTL_tb
vsim -voptargs=+acc work.addersubtractor_rtl_tb
# vsim -voptargs=+acc work.addersubtractor_rtl_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addersubtractor_rtl_tb(behavior)
# Loading work.addersubtractor2(behavior)
# Loading lpm.lpm_components
# Loading work.megaddsub(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_add_sub(lpm_syn)
# Loading lpm.lpm_add_sub_signed(lpm_syn)
# Loading work.mux2to1(behavior)
add wave -position insertpoint  \
sim:/addersubtractor_rtl_tb/n \
sim:/addersubtractor_rtl_tb/A \
sim:/addersubtractor_rtl_tb/B \
sim:/addersubtractor_rtl_tb/Reset \
sim:/addersubtractor_rtl_tb/Sel \
sim:/addersubtractor_rtl_tb/AddSub \
sim:/addersubtractor_rtl_tb/Clock \
sim:/addersubtractor_rtl_tb/Z \
sim:/addersubtractor_rtl_tb/Overflow
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
restart
restart
vsim -voptargs=+acc -t ns work.addersubtractor_rtl_tb
# vsim -voptargs=+acc -t ns work.addersubtractor_rtl_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addersubtractor_rtl_tb(behavior)
# Loading work.addersubtractor2(behavior)
# Loading lpm.lpm_components
# Loading work.megaddsub(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_add_sub(lpm_syn)
# Loading lpm.lpm_add_sub_signed(lpm_syn)
# Loading work.mux2to1(behavior)
add wave -position insertpoint  \
sim:/addersubtractor_rtl_tb/n \
sim:/addersubtractor_rtl_tb/A \
sim:/addersubtractor_rtl_tb/B \
sim:/addersubtractor_rtl_tb/Reset \
sim:/addersubtractor_rtl_tb/Sel \
sim:/addersubtractor_rtl_tb/AddSub \
sim:/addersubtractor_rtl_tb/Clock \
sim:/addersubtractor_rtl_tb/Z \
sim:/addersubtractor_rtl_tb/Overflow
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /addersubtractor_rtl_tb/DUT/nbit_addsub/lpm_add_sub_component/L2/V
