Running in Lattice mode

                               Synplify Pro (R) 

                Version V-2023.09LR-2 for win64 - Oct 03, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\lscc\radiant\2024.2\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\radiant\2024.2\synpbase
Hostname:    DESKTOP-NDA5VSL
Date:        Wed May 28 09:53:16 2025
Version:     V-2023.09LR-2

Arguments:   -product synplify_base -batch SWS_iCE40_impl_1_synplify.tcl
ProductType: synplify_pro





log file: "C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\impl_1\SWS_iCE40_impl_1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

Job: "hdl_info_gen" terminated with error status: 2
See log file: "C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\impl_1\syntax.log"
# Wed May 28 09:53:16 2025

Return Code: 2
Run Time:00h:00m:00s
Copied C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\impl_1\SWS_iCE40_impl_1.srr to C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\impl_1\SWS_iCE40_impl_1.srf
log file: "C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\impl_1\SWS_iCE40_impl_1.srr"
Running: impl_1 in foreground

Running proj_1|impl_1

Running Flow: compile (Compile) on proj_1|impl_1
# Wed May 28 09:53:17 2025

Running Flow: compile_flow (Compile Process) on proj_1|impl_1
# Wed May 28 09:53:17 2025

Running: compiler (Compile Input) on proj_1|impl_1
# Wed May 28 09:53:17 2025
compiler exited with errors
Job failed on: proj_1|impl_1

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\impl_1\synlog\SWS_iCE40_impl_1_compiler.srr"
# Wed May 28 09:53:17 2025

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on proj_1|impl_1
Complete: Compile on proj_1|impl_1
Complete: Logic Synthesis on proj_1|impl_1
Copied C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\impl_1\SWS_iCE40_impl_1.srr to C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\impl_1\SWS_iCE40_impl_1.srf
Error: At line 65 while processing "SWS_iCE40_impl_1_synplify.tcl"
2
TCL script complete: "SWS_iCE40_impl_1_synplify.tcl"
TCL script had errors: "SWS_iCE40_impl_1_synplify.tcl"
exit status=9
exit status=9
Save changes for project:
C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\impl_1\proj_1.prj
batch mode default:no
