

================================================================
== Vitis HLS Report for 'stencil'
================================================================
* Date:           Sat Apr  5 07:27:11 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.441 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39070|    39070|  0.195 ms|  0.195 ms|  39071|  39071|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%filter_addr = getelementptr i32 %filter, i64 0, i64 0" [stencil.c:12]   --->   Operation 8 'getelementptr' 'filter_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.69ns)   --->   "%filter_load = load i4 %filter_addr" [stencil.c:12]   --->   Operation 9 'load' 'filter_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 10 [1/2] (0.69ns)   --->   "%filter_load = load i4 %filter_addr" [stencil.c:12]   --->   Operation 10 'load' 'filter_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%filter_addr_1 = getelementptr i32 %filter, i64 0, i64 1" [stencil.c:12]   --->   Operation 11 'getelementptr' 'filter_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (0.69ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [stencil.c:12]   --->   Operation 12 'load' 'filter_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%filter_addr_2 = getelementptr i32 %filter, i64 0, i64 2" [stencil.c:12]   --->   Operation 13 'getelementptr' 'filter_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.69ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [stencil.c:12]   --->   Operation 14 'load' 'filter_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 15 [1/2] (0.69ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [stencil.c:12]   --->   Operation 15 'load' 'filter_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 16 [1/2] (0.69ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [stencil.c:12]   --->   Operation 16 'load' 'filter_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%filter_addr_3 = getelementptr i32 %filter, i64 0, i64 3" [stencil.c:12]   --->   Operation 17 'getelementptr' 'filter_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.69ns)   --->   "%filter_load_3 = load i4 %filter_addr_3" [stencil.c:12]   --->   Operation 18 'load' 'filter_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%filter_addr_4 = getelementptr i32 %filter, i64 0, i64 4" [stencil.c:12]   --->   Operation 19 'getelementptr' 'filter_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.69ns)   --->   "%filter_load_4 = load i4 %filter_addr_4" [stencil.c:12]   --->   Operation 20 'load' 'filter_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 21 [1/2] (0.69ns)   --->   "%filter_load_3 = load i4 %filter_addr_3" [stencil.c:12]   --->   Operation 21 'load' 'filter_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 22 [1/2] (0.69ns)   --->   "%filter_load_4 = load i4 %filter_addr_4" [stencil.c:12]   --->   Operation 22 'load' 'filter_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%filter_addr_5 = getelementptr i32 %filter, i64 0, i64 5" [stencil.c:12]   --->   Operation 23 'getelementptr' 'filter_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (0.69ns)   --->   "%filter_load_5 = load i4 %filter_addr_5" [stencil.c:12]   --->   Operation 24 'load' 'filter_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%filter_addr_6 = getelementptr i32 %filter, i64 0, i64 6" [stencil.c:12]   --->   Operation 25 'getelementptr' 'filter_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (0.69ns)   --->   "%filter_load_6 = load i4 %filter_addr_6" [stencil.c:12]   --->   Operation 26 'load' 'filter_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 27 [1/2] (0.69ns)   --->   "%filter_load_5 = load i4 %filter_addr_5" [stencil.c:12]   --->   Operation 27 'load' 'filter_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 28 [1/2] (0.69ns)   --->   "%filter_load_6 = load i4 %filter_addr_6" [stencil.c:12]   --->   Operation 28 'load' 'filter_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%filter_addr_7 = getelementptr i32 %filter, i64 0, i64 7" [stencil.c:12]   --->   Operation 29 'getelementptr' 'filter_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.69ns)   --->   "%filter_load_7 = load i4 %filter_addr_7" [stencil.c:12]   --->   Operation 30 'load' 'filter_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%filter_addr_8 = getelementptr i32 %filter, i64 0, i64 8" [stencil.c:12]   --->   Operation 31 'getelementptr' 'filter_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.69ns)   --->   "%filter_load_8 = load i4 %filter_addr_8" [stencil.c:12]   --->   Operation 32 'load' 'filter_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 33 [1/2] (0.69ns)   --->   "%filter_load_7 = load i4 %filter_addr_7" [stencil.c:12]   --->   Operation 33 'load' 'filter_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 34 [1/2] (0.69ns)   --->   "%filter_load_8 = load i4 %filter_addr_8" [stencil.c:12]   --->   Operation 34 'load' 'filter_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln12 = call void @stencil_Pipeline_stencil_label1_stencil_label2, i32 %orig, i32 %filter_load, i32 %filter_load_1, i32 %filter_load_2, i32 %filter_load_3, i32 %filter_load_4, i32 %filter_load_5, i32 %filter_load_6, i32 %filter_load_7, i32 %filter_load_8, i32 %sol" [stencil.c:12]   --->   Operation 35 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [stencil.c:3]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %orig"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sol"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln12 = call void @stencil_Pipeline_stencil_label1_stencil_label2, i32 %orig, i32 %filter_load, i32 %filter_load_1, i32 %filter_load_2, i32 %filter_load_3, i32 %filter_load_4, i32 %filter_load_5, i32 %filter_load_6, i32 %filter_load_7, i32 %filter_load_8, i32 %sol" [stencil.c:12]   --->   Operation 43 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [stencil.c:19]   --->   Operation 44 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('filter_addr', stencil.c:12) [11]  (0 ns)
	'load' operation ('filter_load', stencil.c:12) on array 'filter' [12]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'load' operation ('filter_load', stencil.c:12) on array 'filter' [12]  (0.699 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'load' operation ('filter_load_1', stencil.c:12) on array 'filter' [14]  (0.699 ns)

 <State 4>: 0.699ns
The critical path consists of the following:
	'load' operation ('filter_load_3', stencil.c:12) on array 'filter' [18]  (0.699 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'load' operation ('filter_load_5', stencil.c:12) on array 'filter' [22]  (0.699 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'load' operation ('filter_load_7', stencil.c:12) on array 'filter' [26]  (0.699 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
