<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vending_machine.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vm_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vm_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="vm_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vm_testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1575660220" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1575660220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575660480" xil_pn:in_ck="-2541406671916272922" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1575660480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="binary2bcd.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="debounce4bits.v"/>
      <outfile xil_pn:name="keypad_count.v"/>
      <outfile xil_pn:name="seven_segment.v"/>
      <outfile xil_pn:name="vending_machine.v"/>
      <outfile xil_pn:name="verilog.v"/>
      <outfile xil_pn:name="vm_testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1575660385" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7501117104312121959" xil_pn:start_ts="1575660385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575660385" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4642719215022097097" xil_pn:start_ts="1575660385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575660385" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4744334618675752956" xil_pn:start_ts="1575660385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575660480" xil_pn:in_ck="-2541406671916272922" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1575660480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="binary2bcd.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="debounce4bits.v"/>
      <outfile xil_pn:name="keypad_count.v"/>
      <outfile xil_pn:name="seven_segment.v"/>
      <outfile xil_pn:name="vending_machine.v"/>
      <outfile xil_pn:name="verilog.v"/>
      <outfile xil_pn:name="vm_testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1575660484" xil_pn:in_ck="-2541406671916272922" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4782879570300793025" xil_pn:start_ts="1575660480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="vm_testbench_beh.prj"/>
      <outfile xil_pn:name="vm_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1575660670" xil_pn:in_ck="2695169815203876753" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-285922601037828220" xil_pn:start_ts="1575660670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="vm_testbench_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
