
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17020
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_controller_2' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/button_controller_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_7' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/button_conditioner_7.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_12' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/pipeline_12.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_12' (2#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/pipeline_12.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_7' (3#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/button_conditioner_7.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_8' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_8' (4#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_controller_2' (5#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/button_controller_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/counter_3.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 4'b1010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 11'b01111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (6#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6157] synthesizing module 'input_fsm_4' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/input_fsm_4.v:7]
	Parameter A_testInput bound to: 2'b00 
	Parameter B_testInput bound to: 2'b01 
	Parameter ALUFN_testInput bound to: 2'b10 
	Parameter OUT_testInput bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'errorChecker_9' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/errorChecker_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/errorChecker_9.v:16]
INFO: [Synth 8-6155] done synthesizing module 'errorChecker_9' (7#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/errorChecker_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'out_state_fsm_10' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/out_state_fsm_10.v:7]
	Parameter OUT_output_status bound to: 2'b00 
	Parameter MANUAL_output_status bound to: 2'b01 
	Parameter AUTO_output_status bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'alu_13' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/alu_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'adderUnit_17' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/adderUnit_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/adderUnit_17.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adderUnit_17' (8#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/adderUnit_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'booleanUnit_18' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/booleanUnit_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'booleanUnit_18' (9#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/booleanUnit_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifterUnit_19' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/shifterUnit_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifterUnit_19' (10#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/shifterUnit_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'compareUnit_20' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/compareUnit_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compareUnit_20' (11#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/compareUnit_20.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/alu_13.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_13' (12#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/alu_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'checkForOverflow_14' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/checkForOverflow_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'checkForOverflow_14' (13#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/checkForOverflow_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_15' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/counter_15.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (14#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-6157] synthesizing module 'alufn_signal_fsm_16' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/alufn_signal_fsm_16.v:7]
	Parameter ADD_testAluFsm bound to: 5'b00000 
	Parameter SUB_testAluFsm bound to: 5'b00001 
	Parameter AND_testAluFsm bound to: 5'b00010 
	Parameter OR_testAluFsm bound to: 5'b00011 
	Parameter XOR_testAluFsm bound to: 5'b00100 
	Parameter A_testAluFsm bound to: 5'b00101 
	Parameter NAND_testAluFsm bound to: 5'b00110 
	Parameter NOR_testAluFsm bound to: 5'b00111 
	Parameter XNOR_testAluFsm bound to: 5'b01000 
	Parameter NOTA_testAluFsm bound to: 5'b01001 
	Parameter B_testAluFsm bound to: 5'b01010 
	Parameter NOTB_testAluFsm bound to: 5'b01011 
	Parameter SHL_testAluFsm bound to: 5'b01100 
	Parameter SHR_testAluFsm bound to: 5'b01101 
	Parameter SRA_testAluFsm bound to: 5'b01110 
	Parameter CMPEQ_testAluFsm bound to: 5'b01111 
	Parameter CMPLT_testAluFsm bound to: 5'b10000 
	Parameter CMPLE_testAluFsm bound to: 5'b10001 
	Parameter MUL_testAluFsm bound to: 5'b10010 
	Parameter ERROR_testAluFsm bound to: 5'b10011 
INFO: [Synth 8-6155] done synthesizing module 'alufn_signal_fsm_16' (15#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/alufn_signal_fsm_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'out_state_fsm_10' (16#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/out_state_fsm_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/input_fsm_4.v:95]
INFO: [Synth 8-6155] done synthesizing module 'input_fsm_4' (17#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/input_fsm_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_select_digit_5' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_select_digit_5.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_select_digit_5.v:17]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_select_digit_5' (18#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_select_digit_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_select_value_6' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_select_value_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_11' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_11' (19#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_select_value_6' (20#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/seven_seg_select_value_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (21#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1014.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1014.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_testAluFsm_q_reg' in module 'alufn_signal_fsm_16'
INFO: [Synth 8-802] inferred FSM for state register 'M_output_status_q_reg' in module 'out_state_fsm_10'
INFO: [Synth 8-802] inferred FSM for state register 'M_testInput_q_reg' in module 'input_fsm_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          ADD_testAluFsm |             00000000000000000001 |                            00000
          SUB_testAluFsm |             00000000000000000010 |                            00001
          MUL_testAluFsm |             00000000000000000100 |                            10010
          AND_testAluFsm |             00000000000000001000 |                            00010
         NAND_testAluFsm |             00000000000000010000 |                            00110
           OR_testAluFsm |             00000000000000100000 |                            00011
          NOR_testAluFsm |             00000000000001000000 |                            00111
          XOR_testAluFsm |             00000000000010000000 |                            00100
         XNOR_testAluFsm |             00000000000100000000 |                            01000
            A_testAluFsm |             00000000001000000000 |                            00101
         NOTA_testAluFsm |             00000000010000000000 |                            01001
            B_testAluFsm |             00000000100000000000 |                            01010
         NOTB_testAluFsm |             00000001000000000000 |                            01011
          SHL_testAluFsm |             00000010000000000000 |                            01100
          SHR_testAluFsm |             00000100000000000000 |                            01101
          SRA_testAluFsm |             00001000000000000000 |                            01110
        CMPEQ_testAluFsm |             00010000000000000000 |                            01111
        CMPLT_testAluFsm |             00100000000000000000 |                            10000
        CMPLE_testAluFsm |             01000000000000000000 |                            10001
        ERROR_testAluFsm |             10000000000000000000 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testAluFsm_q_reg' using encoding 'one-hot' in module 'alufn_signal_fsm_16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       OUT_output_status |                               00 |                               00
    MANUAL_output_status |                               01 |                               01
      AUTO_output_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_output_status_q_reg' using encoding 'sequential' in module 'out_state_fsm_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             A_testInput |                               00 |                               00
             B_testInput |                               01 |                               01
         ALUFN_testInput |                               10 |                               10
           OUT_testInput |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testInput_q_reg' using encoding 'sequential' in module 'input_fsm_4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 8     
	   2 Input   15 Bit        Muxes := 1     
	   4 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  20 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   4 Input    6 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP system_fsm/out_fsm/alu/out0, operation Mode is: A*B.
DSP Report: operator system_fsm/out_fsm/alu/out0 is absorbed into DSP system_fsm/out_fsm/alu/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+----------------------+---------------+----------------+
|Module Name  | RTL Object           | Depth x Width | Implemented As | 
+-------------+----------------------+---------------+----------------+
|seven_seg_11 | segs                 | 32x8          | LUT            | 
|au_top_0     | seven_value/seg/segs | 32x8          | LUT            | 
+-------------+----------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_13      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1014.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1107.871 ; gain = 93.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1108.879 ; gain = 94.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1108.879 ; gain = 94.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1108.879 ; gain = 94.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1108.879 ; gain = 94.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1108.879 ; gain = 94.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1108.879 ; gain = 94.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1108.879 ; gain = 94.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    41|
|3     |DSP48E1 |     1|
|4     |LUT1    |    20|
|5     |LUT2    |    24|
|6     |LUT3    |    59|
|7     |LUT4    |    39|
|8     |LUT5    |    78|
|9     |LUT6    |   253|
|10    |FDRE    |   221|
|11    |FDSE    |    10|
|12    |IBUF    |    24|
|13    |OBUF    |    36|
|14    |OBUFT   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1108.879 ; gain = 94.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1108.879 ; gain = 94.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1108.879 ; gain = 94.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1108.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1108.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1108.879 ; gain = 94.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/alu_Building/work/vivado/alu_Building/alu_Building.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 02:36:04 2020...
