# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../include" --include "../../../../../project_1.srcs/sources_1/new" --include "../../../../../../testbenches" --include "../../../../../project_1.srcs/sim_1/new" --include "../../../../../../Mac Files for T1C" \
"top_tb_func_synth.v" \

sv xil_defaultlib  --include "../../../../../../include" --include "../../../../../project_1.srcs/sources_1/new" --include "../../../../../../testbenches" --include "../../../../../project_1.srcs/sim_1/new" --include "../../../../../../Mac Files for T1C" \
"../../../../../../testbenches/top_tb.sv" \

# Do not sort compile order
nosort
