// Seed: 1584967439
module module_0;
  wire id_2;
  tri0 id_3;
  assign module_1.id_2 = 0;
  final $display(1, id_1);
  final $display(1, id_3 * 1);
  wire id_4 = id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_1 <= id_7[1 : 1];
  end
  module_0 modCall_1 ();
  wire id_12;
  logic [7:0] id_13 = id_7;
  xnor primCall (id_1, id_10, id_11, id_2, id_3, id_5, id_6, id_7, id_8, id_9);
endmodule
