# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\repositories\el68a-logica-reconfiguravel\lab-s10\button_inc_dec\output_files\button_inc_dec.csv
# Generated on: Tue May 28 20:17:27 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
btn_inverted[0],Input,PIN_H2,1,B1_N1,,,,,
btn_inverted[1],Input,PIN_G3,1,B1_N0,,,,,
btn_inverted[2],Input,PIN_F1,1,B1_N0,,,,,
clk,Input,PIN_G21,6,B6_N1,,,,,
enter,Input,PIN_J6,1,B1_N0,,,,,
led_out[0],Unknown,PIN_J1,1,B1_N1,,,,,
led_out[1],Unknown,PIN_J2,1,B1_N1,,,,,
led_out[2],Unknown,PIN_J3,1,B1_N1,,,,,
led_out[3],Unknown,PIN_H1,1,B1_N1,,,,,
led_out[4],Unknown,PIN_F2,1,B1_N0,,,,,
led_out[5],Unknown,PIN_E1,1,B1_N0,,,,,
led_out[6],Unknown,PIN_C1,1,B1_N0,,,,,
led_out[7],Unknown,PIN_C2,1,B1_N0,,,,,
led_out[8],Unknown,PIN_B2,1,B1_N0,,,,,
led_out[9],Unknown,PIN_B1,1,B1_N0,,,,,
rst,Input,PIN_H5,1,B1_N0,,,,,
sw_aux,Input,PIN_H6,1,B1_N0,,,,,
v_output[0][0],Output,PIN_E11,7,B7_N1,,,,,
v_output[0][1],Output,PIN_F11,7,B7_N1,,,,,
v_output[0][2],Output,PIN_H12,7,B7_N1,,,,,
v_output[0][3],Output,PIN_H13,7,B7_N1,,,,,
v_output[0][4],Output,PIN_G12,7,B7_N1,,,,,
v_output[0][5],Output,PIN_F12,7,B7_N1,,,,,
v_output[0][6],Output,PIN_F13,7,B7_N1,,,,,
v_output[1][0],Output,PIN_A13,7,B7_N1,,,,,
v_output[1][1],Output,PIN_B13,7,B7_N1,,,,,
v_output[1][2],Output,PIN_C13,7,B7_N1,,,,,
v_output[1][3],Output,PIN_A14,7,B7_N1,,,,,
v_output[1][4],Output,PIN_B14,7,B7_N1,,,,,
v_output[1][5],Output,PIN_E14,7,B7_N1,,,,,
v_output[1][6],Output,PIN_A15,7,B7_N1,,,,,
v_output[2][0],Output,PIN_D15,7,B7_N0,,,,,
v_output[2][1],Output,PIN_A16,7,B7_N1,,,,,
v_output[2][2],Output,PIN_B16,7,B7_N1,,,,,
v_output[2][3],Output,PIN_E15,7,B7_N0,,,,,
v_output[2][4],Output,PIN_A17,7,B7_N1,,,,,
v_output[2][5],Output,PIN_B17,7,B7_N1,,,,,
v_output[2][6],Output,PIN_F14,7,B7_N0,,,,,
v_output[3][0],Output,PIN_B18,7,B7_N0,,,,,
v_output[3][1],Output,PIN_F15,7,B7_N0,,,,,
v_output[3][2],Output,PIN_A19,7,B7_N0,,,,,
v_output[3][3],Output,PIN_B19,7,B7_N0,,,,,
v_output[3][4],Output,PIN_C19,7,B7_N0,,,,,
v_output[3][5],Output,PIN_D19,7,B7_N0,,,,,
v_output[3][6],Output,PIN_G15,7,B7_N0,,,,,
