// Seed: 139680344
module module_0 ();
  assign id_1 = 1;
  assign id_1 = (1 == (1'b0));
  wire id_3;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  wire id_3;
  module_0();
endmodule
module module_2 (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    output supply1 id_5
);
  logic [7:0] id_7;
  wire id_8 = id_8;
  generate
    assign id_7[1] = id_3;
  endgenerate
  notif1 (id_4, id_7, id_8);
  module_0();
endmodule
