Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[19:29:57.206345] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sun Aug 11 19:29:57 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     381
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[19:29:57.390675] Periodic Lic check successful
[19:29:57.390696] Feature usage summary:
[19:29:57.390697] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 688 days old.
@genus:root: 1> source ../scripts/genus_sorter.tcl
Sourcing '../scripts/genus_sorter.tcl' (Sun Aug 11 19:30:20 UTC 2024)...
#@ Begin verbose source ../scripts/genus_sorter.tcl
@file(genus_sorter.tcl) 2: set debug_file "debug.txt"
@file(genus_sorter.tcl) 3: set design(TOPLEVEL) "proj_sorter" 
@file(genus_sorter.tcl) 4: set runtype "synthesis"
@file(genus_sorter.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_sorter.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_sorter.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_sorter.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 11/08/2024 19:30
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log135 and the command file is genus.cmd135
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_sorter.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_sorter.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_sorter.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_sorter.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_sorter.tcl) 34: set df [open $debug_file a]
@file(genus_sorter.tcl) 35: puts $df "\n******************************************"
@file(genus_sorter.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_sorter.tcl) 37: puts $df "******************************************"
@file(genus_sorter.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_sorter.tcl) 44: close $df
@file(genus_sorter.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_sorter.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_sorter.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_sorter.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 19:30
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_sorter.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_sorter.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_sorter.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 11/08/2024 19:30
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_sorter.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_sorter.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_sorter.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_sorter.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_sorter.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_sorter.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 19:30
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_sorter.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_sorter.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_sorter' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_sorter' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'new_position_long' [6] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 54.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][index]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][signature]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][index]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][signature]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_sorter'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_sorter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_sorter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         1.00 | 
| hlo_clip           |       0 |       0 |         1.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_sorter.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 11/08/2024 19:30
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_sorter'

No empty modules in design 'proj_sorter'

  Done Checking the design.
@file(genus_sorter.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_sorter.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_sorter.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_sorter' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter...
%# Begin write_design (08/11 19:30:47, mem=4926.05M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_sorter' (command execution time mm:ss cpu = 00:01, real = 00:05).
.
%# End write_design (08/11 19:30:52, total cpu=08:00:01, real=08:00:05, peak res=881.80M, current mem=4934.05M)
@file(genus_sorter.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_sorter.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.02)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.03)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.03)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.03)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.01)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_sorter.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:30:53 pm
  Module:                 proj_sorter
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{pin:proj_sorter/smallest_idx_next_reg[0][index][0]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
{pin:proj_sorter/smallest_idx_next_reg[0][index][1]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
{pin:proj_sorter/smallest_idx_next_reg[0][index][2]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
  ... 38 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    41
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         41

@file(genus_sorter.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_sorter.tcl) 134: enics_default_cost_groups
@file(genus_sorter.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_sorter.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_sorter': 'lp_clock_gating_min_flops' = 8
@file(genus_sorter.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_sorter': 'lp_clock_gating_style' = latch
@file(genus_sorter.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 19:30
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_sorter.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_sorter.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_sorter.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_sorter.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 19:30
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.382s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |       382.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_sorter' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.415s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |       415.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.391s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |       391.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 66, runtime: 0.039s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'add_40_35_I2', 'mux_39_107'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted constant-data mux optimization in module proj_sorter for instance(s): add_40_35_I2
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'add_40_35_I3', 'mux_39_111'.
          Accepted constant-data mux optimization in module proj_sorter for instance(s): add_40_35_I3
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'add_40_35_I4', 'mux_39_115'.
          Accepted constant-data mux optimization in module proj_sorter for instance(s): add_40_35_I4
Completed constant-data mux optimization (accepts: 3, rejects: 1, runtime: 0.155s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.056s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.006s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.006s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.006s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed clip mux common data inputs (accepts: 3, rejects: 0, runtime: 0.006s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      66 |        39.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         3.00 | 
| hlo_mux_consolidation     |       0 |       0 |         5.00 | 
| hlo_constant_mux_opt      |       3 |       1 |       155.00 | 
| hlo_inequality_transform  |       0 |       0 |        56.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         6.00 | 
| hlo_common_select_muxopto |       0 |       1 |         6.00 | 
| hlo_identity_transform    |       0 |       0 |         6.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         3.00 | 
| hlo_mux_consolidation     |       0 |       0 |         7.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       3 |       0 |         6.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
cmo_mux_1312 
SOP DEBUG : Module= proj_sorter, Cluster= g1311, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster g1311.
              Info: total 158 bmuxes found, 158 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_sorter':
          live_trim(4) sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_sorter'.
    MaxCSA: Not creating MaxCSA config for CDN_DP_region_0_0, number of outputs (1317) exceeds limit (1000)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_unsigned...
        Done timing add_unsigned.
      Timing csa_tree_13...
        Done timing csa_tree_13.
      Timing add_unsigned_21...
        Done timing add_unsigned_21.
      Timing csa_tree_23...
        Done timing csa_tree_23.
      Timing add_unsigned_32...
        Done timing add_unsigned_32.
      Timing csa_tree_298...
        Done timing csa_tree_298.
      Timing add_unsigned_carry_305...
        Done timing add_unsigned_carry_305.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing lt_unsigned_31_rtlopto_model_392...
        Done timing lt_unsigned_31_rtlopto_model_392.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_400...
        Done timing increment_unsigned_400.
      Timing increment_unsigned_402...
        Done timing increment_unsigned_402.
      Timing increment_unsigned_404...
        Done timing increment_unsigned_404.
      Timing increment_unsigned_467...
        Done timing increment_unsigned_467.
      Timing increment_unsigned_400_468...
        Done timing increment_unsigned_400_468.
      Timing increment_unsigned_402_469...
        Done timing increment_unsigned_402_469.
      Timing increment_unsigned_404_470...
        Done timing increment_unsigned_404_470.
      Timing lt_unsigned_31_rtlopto_model_471...
        Done timing lt_unsigned_31_rtlopto_model_471.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing lt_unsigned_31_rtlopto_model_863...
        Done timing lt_unsigned_31_rtlopto_model_863.
      Timing increment_unsigned_943...
        Done timing increment_unsigned_943.
      Timing increment_unsigned_400_944...
        Done timing increment_unsigned_400_944.
      Timing increment_unsigned_402_945...
        Done timing increment_unsigned_402_945.
      Timing increment_unsigned_404_946...
        Done timing increment_unsigned_404_946.
      Timing lt_unsigned_31_rtlopto_model_947...
        Done timing lt_unsigned_31_rtlopto_model_947.
      Timing increment_unsigned_1017...
        Done timing increment_unsigned_1017.
      Timing increment_unsigned_400_1018...
        Done timing increment_unsigned_400_1018.
      Timing increment_unsigned_402_1019...
        Done timing increment_unsigned_402_1019.
      Timing increment_unsigned_404_1020...
        Done timing increment_unsigned_404_1020.
      Timing lt_unsigned_31_rtlopto_model_1021...
        Done timing lt_unsigned_31_rtlopto_model_1021.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
      Timing lt_unsigned_31_rtlopto_model_1413...
        Done timing lt_unsigned_31_rtlopto_model_1413.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_sorter: area: 187048477098 ,dp = 63 mux = 157 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_sorter: area: 183343618206 ,dp = 90 mux = 157 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_sorter: area: 167687853732 ,dp = 63 mux = 157 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_sorter: area: 183343618206 ,dp = 90 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in proj_sorter: area: 167687853732 ,dp = 63 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_sorter: area: 167687853732 ,dp = 63 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_sorter: area: 183343618206 ,dp = 90 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c5 in proj_sorter: area: 167687853732 ,dp = 63 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 167687853732.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     187048477098       183343618206       167687853732       183343618206       167687853732       167687853732       183343618206  
##>            WNS         +1444.70           +1480.50           +1480.50           +1480.50           +1480.50           +1480.50           +1480.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  0                  1                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  3                  1                  3                  1                  1                  4  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           187048477098 (      )     1444.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           187048477098 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( -0.45)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           186212148192 ( -0.45)     1444.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START           186212148192 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           167687853732 ( -9.95)     1480.50 (  +35.80)             0 (       0)           0  
##>group_csa_final_adder_dp        START           167687853732 ( +0.00)     1480.50 (   +0.00)             0 (       0)              
##>                                  END           167687853732 ( +0.00)     1480.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           167687853732 ( +0.00)     1480.50 (   +0.00)             0 (       0)              
##>                                  END           167687853732 ( +0.00)     1480.50 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           167687853732 ( +0.00)     1480.50 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           167687853732 ( +0.00)     1480.50 (   +0.00)             0 (       0)              
##>                                  END           167687853732 ( +0.00)     1480.50 (   +0.00)             0 (       0)           0  
##>                                  END           167687853732 ( +0.00)     1480.50 (   +0.00)             0 (       0)           0  
##>create_score                    START           167687853732 ( +0.00)     1480.50 (   +0.00)             0 (       0)              
##>                                  END           167687853732 ( +0.00)     1480.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_sorter'.
      Removing temporary intermediate hierarchies under proj_sorter
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_sorter, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.427s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |       427.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_sorter'.
              Post blast muxes in design 'proj_sorter'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_sorter, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.535s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       535.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                               Message Text                                                                                                 |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372   |Info    |    1 |Bitwidth mismatch in assignment.                                                                                                                                                                            |
|            |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool.    |
|            |        |      | For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit    |
|            |        |      | assignment.                                                                                                                                                                                                |
| CDFG-738   |Info    |   31 |Common subexpression eliminated.                                                                                                                                                                            |
| CDFG-739   |Info    |   31 |Common subexpression kept.                                                                                                                                                                                  |
| CDFG-818   |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                       |
| CDFG2G-615 |Warning |    2 |Generated logic differs from the expected logic.                                                                                                                                                            |
|            |        |      |The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.                                                                            |
| CDFG2G-616 |Info    |    2 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                                                                            |
|            |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                                                                   |
|            |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                                            |
|            |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                                                                                      |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                  |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                             |
| DPOPT-3    |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                       |
| DPOPT-4    |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                  |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                               |
| ELAB-1     |Info    |    1 |Elaborating Design.                                                                                                                                                                                         |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                    |
| GLO-34     |Info    |    3 |Deleting instances not driving any primary outputs.                                                                                                                                                         |
|            |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted             |
|            |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this           |
|            |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                              |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                  |
| LBR-412    |Info    |    3 |Created nominal operating condition.                                                                                                                                                                        |
|            |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                             |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                              |
| PHYS-93    |Warning |    1 |The design is not fully mapped.                                                                                                                                                                             |
|            |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                                |
| PHYS-106   |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                               |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                |
| RTLOPT-40  |Info    |    3 |Transformed datapath macro.                                                                                                                                                                                 |
| SYNTH-1    |Info    |    1 |Synthesizing.                                                                                                                                                                                               |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_sorter'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I5' of datapath component 'increment_unsigned_1017'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I6' of datapath component 'increment_unsigned_400_1018'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I7' of datapath component 'increment_unsigned_402_1019'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'sub_54_43' of datapath component 'sub_unsigned_496'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I32' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I31' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I30' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I29' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I28' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I27' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I26' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I25' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I24' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I23' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I22' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I21' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I20' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I19' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I18' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I17' of datapath component 'increment_unsigned_404_1020'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GB-6'.
Inserting clock-gating logic .....
Info    : A potential clock gating enable was not considered due to the presence of timing exceptions. [POPT-92]
        : Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute.
      Timing exceptions are present on potential clock gate enable function: !g10201/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10204/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10180/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10171/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10173/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10175/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10177/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10121/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10123/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10125/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10127/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10129/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10131/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10133/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10135/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10137/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10139/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10141/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10143/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10145/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10147/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10149/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10151/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10153/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10155/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10157/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10159/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10161/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10163/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10165/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g10167/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             41		  3%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      1271		 97%
  Register bank width too small         0		  0%
Total flip-flops                        1312		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_sorter...
          Done structuring (delay-based) proj_sorter
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021
        Mapping component lt_unsigned_31_rtlopto_model_1021...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501
        Mapping component lt_unsigned_31_rtlopto_model_1021_501...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506
        Mapping component lt_unsigned_31_rtlopto_model_1021_506...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511
        Mapping component lt_unsigned_31_rtlopto_model_1021_511...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516
        Mapping component lt_unsigned_31_rtlopto_model_1021_516...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521
        Mapping component lt_unsigned_31_rtlopto_model_1021_521...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525
        Mapping component lt_unsigned_31_rtlopto_model_1021_525...
          Structuring (delay-based) mux_ctl_0x...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                 Message Text                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------
| GB-6    |Info    |   29 |A datapath component has been ungrouped.                                                                       |
| POPT-92 |Info    |    1 |A potential clock gating enable was not considered due to the presence of timing exceptions.                   |
|         |        |      |Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute. |
| ST-136  |Warning |    1 |Not obtained requested number of super thread servers.                                                         |
|         |        |      |The requested number of cpus are not available on machine.                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   237 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[31][0])

                  Pin                              Type         Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                               <<<  launch                             0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[31][index][0]/clk                                             
  smallest_idx_curr_reg[31][index][0]/q   (u)  unmapped_d_flop       2  8.7           
mux_ctl_0xi/out_smallest_idx[31][0] 
out_smallest_idx[31][0]                   <<<  interconnect                           
                                               out port                               
(proj.sdc_line_17_328_1)                       ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                    capture                        10000 R 
                                               uncertainty                            
--------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[31][index][0]/clk
End-point    : out_smallest_idx[31][0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6721ps.
 
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_sorter/sort_valid)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_42_1)       ext delay                          
end_sorting                   in port            1  4.9          
sort_valid               <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_329_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4940ps.
 
Cost Group 'reg2reg' target slack:   237 ps
Target path end-point (Pin: smallest_idx_curr_reg[1][index][8]/d)

                    Pin                                Type          Fanout Load Arrival   
                                                                            (fF)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)                                  <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][signature][0]/clk                                               
  smallest_idx_curr_reg[2][signature][0]/q   (u)  unmapped_d_flop         4 14.8           
mux_ctl_0xi/lt_39_68_I3_B[0] 
lt_39_68_I3/B[0] 
  g837/in_2                                                                                
  g837/z                                     (u)  unmapped_complex3       1  3.8           
  g830/in_0                                                                                
  g830/z                                     (u)  unmapped_complex2       1  3.7           
  g831/in_1                                                                                
  g831/z                                     (u)  unmapped_nand2          1  3.8           
  g792/in_0                                                                                
  g792/z                                     (u)  unmapped_nand3          1  3.7           
  g777/in_0                                                                                
  g777/z                                     (u)  unmapped_nand3          1  3.8           
  g767/in_1                                                                                
  g767/z                                     (u)  unmapped_complex4       1  3.7           
  g768/in_1                                                                                
  g768/z                                     (u)  unmapped_complex2       1  3.8           
  g764/in_0                                                                                
  g764/z                                     (u)  unmapped_complex5       1  3.7           
  g761/in_0                                                                                
  g761/z                                     (u)  unmapped_complex3       1  3.8           
  g759/in_0                                                                                
  g759/z                                     (u)  unmapped_complex4       1  3.7           
  g852/in_1                                                                                
  g852/z                                     (u)  unmapped_complex4       6 22.2           
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g71/in_0                                                                                 
  g71/z                                      (u)  unmapped_nand2          4 15.2           
  g19024/in_0                                                                              
  g19024/z                                   (u)  unmapped_nand2          2  7.4           
  g19020/in_1                                                                              
  g19020/z                                   (u)  unmapped_or2            1  3.7           
  g19021/in_1                                                                              
  g19021/z                                   (u)  unmapped_nand2          4 15.2           
  g19014/in_0                                                                              
  g19014/z                                   (u)  unmapped_complex2       1  3.8           
  g19015/in_1                                                                              
  g19015/z                                   (u)  unmapped_nand2          4 14.8           
  g11222/in_0                                                                              
  g11222/z                                   (u)  unmapped_nand2          3 11.4           
  g18998/in_1                                                                              
  g18998/z                                   (u)  unmapped_complex2       3 11.4           
  g18987/in_1                                                                              
  g18987/z                                   (u)  unmapped_complex2       3 11.4           
  g18974/in_1                                                                              
  g18974/z                                   (u)  unmapped_complex2       1  3.7           
  g18975/in_1                                                                              
  g18975/z                                   (u)  unmapped_nand2          4 15.2           
  g18952/in_1                                                                              
  g18952/z                                   (u)  unmapped_or2            1  3.8           
  g18953/in_1                                                                              
  g18953/z                                   (u)  unmapped_nand2          4 14.8           
  g18948/in_1                                                                              
  g18948/z                                   (u)  unmapped_or2            1  3.7           
  g18949/in_1                                                                              
  g18949/z                                   (u)  unmapped_nand2          4 15.2           
  g18924/in_1                                                                              
  g18924/z                                   (u)  unmapped_or2            1  3.8           
  g18925/in_1                                                                              
  g18925/z                                   (u)  unmapped_nand2          4 14.8           
  g18910/in_1                                                                              
  g18910/z                                   (u)  unmapped_or2            1  3.7           
  g18911/in_1                                                                              
  g18911/z                                   (u)  unmapped_nand2          4 15.2           
  g18874/in_1                                                                              
  g18874/z                                   (u)  unmapped_or2            1  3.8           
  g18875/in_1                                                                              
  g18875/z                                   (u)  unmapped_nand2          4 14.8           
  g18857/in_1                                                                              
  g18857/z                                   (u)  unmapped_or2            1  3.7           
  g18858/in_1                                                                              
  g18858/z                                   (u)  unmapped_nand2          4 15.2           
  g18829/in_1                                                                              
  g18829/z                                   (u)  unmapped_or2            1  3.8           
  g18830/in_1                                                                              
  g18830/z                                   (u)  unmapped_nand2          4 14.8           
  g18813/in_1                                                                              
  g18813/z                                   (u)  unmapped_or2            1  3.7           
  g18814/in_1                                                                              
  g18814/z                                   (u)  unmapped_nand2          4 15.2           
  g18795/in_1                                                                              
  g18795/z                                   (u)  unmapped_or2            1  3.8           
  g18796/in_1                                                                              
  g18796/z                                   (u)  unmapped_nand2          4 14.8           
  g18757/in_1                                                                              
  g18757/z                                   (u)  unmapped_or2            1  3.7           
  g18758/in_1                                                                              
  g18758/z                                   (u)  unmapped_nand2          4 15.2           
  g18734/in_1                                                                              
  g18734/z                                   (u)  unmapped_or2            1  3.8           
  g18735/in_1                                                                              
  g18735/z                                   (u)  unmapped_nand2          4 14.8           
  g18717/in_1                                                                              
  g18717/z                                   (u)  unmapped_or2            1  3.7           
  g18718/in_1                                                                              
  g18718/z                                   (u)  unmapped_nand2          4 15.2           
  g18692/in_1                                                                              
  g18692/z                                   (u)  unmapped_or2            1  3.8           
  g18693/in_1                                                                              
  g18693/z                                   (u)  unmapped_nand2          4 14.8           
  g18673/in_1                                                                              
  g18673/z                                   (u)  unmapped_or2            1  3.7           
  g18674/in_1                                                                              
  g18674/z                                   (u)  unmapped_nand2          4 15.2           
  g18640/in_1                                                                              
  g18640/z                                   (u)  unmapped_or2            1  3.8           
  g18641/in_1                                                                              
  g18641/z                                   (u)  unmapped_nand2          4 14.8           
  g18615/in_1                                                                              
  g18615/z                                   (u)  unmapped_or2            1  3.7           
  g18616/in_1                                                                              
  g18616/z                                   (u)  unmapped_nand2          4 15.2           
  g18609/in_1                                                                              
  g18609/z                                   (u)  unmapped_or2            1  3.8           
  g18610/in_1                                                                              
  g18610/z                                   (u)  unmapped_nand2          4 14.8           
  g18589/in_1                                                                              
  g18589/z                                   (u)  unmapped_or2            1  3.7           
  g18590/in_1                                                                              
  g18590/z                                   (u)  unmapped_nand2          4 15.2           
  g18564/in_1                                                                              
  g18564/z                                   (u)  unmapped_or2            1  3.8           
  g18565/in_1                                                                              
  g18565/z                                   (u)  unmapped_nand2          4 14.8           
  g18537/in_1                                                                              
  g18537/z                                   (u)  unmapped_or2            1  3.7           
  g18538/in_1                                                                              
  g18538/z                                   (u)  unmapped_nand2          4 15.2           
  g18505/in_1                                                                              
  g18505/z                                   (u)  unmapped_or2            1  3.8           
  g18506/in_1                                                                              
  g18506/z                                   (u)  unmapped_nand2          4 14.8           
  g18496/in_1                                                                              
  g18496/z                                   (u)  unmapped_or2            1  3.7           
  g18497/in_1                                                                              
  g18497/z                                   (u)  unmapped_nand2          4 15.2           
  g18474/in_1                                                                              
  g18474/z                                   (u)  unmapped_or2            1  3.8           
  g18475/in_1                                                                              
  g18475/z                                   (u)  unmapped_nand2          4 14.8           
  g18446/in_1                                                                              
  g18446/z                                   (u)  unmapped_or2            1  3.7           
  g18447/in_1                                                                              
  g18447/z                                   (u)  unmapped_nand2          4 15.2           
  g18415/in_1                                                                              
  g18415/z                                   (u)  unmapped_or2            1  3.8           
  g18416/in_1                                                                              
  g18416/z                                   (u)  unmapped_nand2          4 14.8           
  g18397/in_1                                                                              
  g18397/z                                   (u)  unmapped_or2            1  3.7           
  g18398/in_1                                                                              
  g18398/z                                   (u)  unmapped_nand2          3 11.4           
  g19047/in_1                                                                              
  g19047/z                                   (u)  unmapped_or2            3 11.4           
  g18376/in_1                                                                              
  g18376/z                                   (u)  unmapped_complex2       1  3.7           
  g18377/in_1                                                                              
  g18377/z                                   (u)  unmapped_nand2          4 15.2           
  g18369/in_0                                                                              
  g18369/z                                   (u)  unmapped_or2            5 19.0           
  g18352/in_0                                                                              
  g18352/z                                   (u)  unmapped_or2            3 11.4           
  g18320/in_1                                                                              
  g18320/z                                   (u)  unmapped_or2            2  7.6           
  g13684/in_2                                                                              
  g13684/z                                   (u)  unmapped_complex3      43 26.6           
  g19046/in_1                                                                              
  g19046/z                                   (u)  unmapped_complex2      41 25.9           
  g13225/in_0                                                                              
  g13225/z                                   (u)  unmapped_complex2       1  3.7           
  g13227/in_1                                                                              
  g13227/z                                   (u)  unmapped_nand3          1  3.8           
  g19082/data0                                                                             
  g19082/z                                   (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[1][index][8]/d       <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[1][index][8]/clk          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                          10000 R 
                                                  uncertainty                              
-------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][0]/clk
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[1][index][8]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2135ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: smallest_idx_curr_reg[1][index][8]/d)

                  Pin                              Type          Fanout Load Arrival   
                                                                        (fF)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)                              <<<  launch                               0 R 
(proj.sdc_line_15_31_1)                       ext delay                                
in_signature[0]                          (u)  in port                96 38.0           
lt_39_68_I3/A[0] 
  g837/in_1                                                                            
  g837/z                                 (u)  unmapped_complex3       1  3.8           
  g830/in_0                                                                            
  g830/z                                 (u)  unmapped_complex2       1  3.7           
  g831/in_1                                                                            
  g831/z                                 (u)  unmapped_nand2          1  3.8           
  g792/in_0                                                                            
  g792/z                                 (u)  unmapped_nand3          1  3.7           
  g777/in_0                                                                            
  g777/z                                 (u)  unmapped_nand3          1  3.8           
  g767/in_1                                                                            
  g767/z                                 (u)  unmapped_complex4       1  3.7           
  g768/in_1                                                                            
  g768/z                                 (u)  unmapped_complex2       1  3.8           
  g764/in_0                                                                            
  g764/z                                 (u)  unmapped_complex5       1  3.7           
  g761/in_0                                                                            
  g761/z                                 (u)  unmapped_complex3       1  3.8           
  g759/in_0                                                                            
  g759/z                                 (u)  unmapped_complex4       1  3.7           
  g852/in_1                                                                            
  g852/z                                 (u)  unmapped_complex4       6 22.2           
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g71/in_0                                                                             
  g71/z                                  (u)  unmapped_nand2          4 15.2           
  g19024/in_0                                                                          
  g19024/z                               (u)  unmapped_nand2          2  7.4           
  g19020/in_1                                                                          
  g19020/z                               (u)  unmapped_or2            1  3.7           
  g19021/in_1                                                                          
  g19021/z                               (u)  unmapped_nand2          4 15.2           
  g19014/in_0                                                                          
  g19014/z                               (u)  unmapped_complex2       1  3.8           
  g19015/in_1                                                                          
  g19015/z                               (u)  unmapped_nand2          4 14.8           
  g11222/in_0                                                                          
  g11222/z                               (u)  unmapped_nand2          3 11.4           
  g18998/in_1                                                                          
  g18998/z                               (u)  unmapped_complex2       3 11.4           
  g18987/in_1                                                                          
  g18987/z                               (u)  unmapped_complex2       3 11.4           
  g18974/in_1                                                                          
  g18974/z                               (u)  unmapped_complex2       1  3.7           
  g18975/in_1                                                                          
  g18975/z                               (u)  unmapped_nand2          4 15.2           
  g18952/in_1                                                                          
  g18952/z                               (u)  unmapped_or2            1  3.8           
  g18953/in_1                                                                          
  g18953/z                               (u)  unmapped_nand2          4 14.8           
  g18948/in_1                                                                          
  g18948/z                               (u)  unmapped_or2            1  3.7           
  g18949/in_1                                                                          
  g18949/z                               (u)  unmapped_nand2          4 15.2           
  g18924/in_1                                                                          
  g18924/z                               (u)  unmapped_or2            1  3.8           
  g18925/in_1                                                                          
  g18925/z                               (u)  unmapped_nand2          4 14.8           
  g18910/in_1                                                                          
  g18910/z                               (u)  unmapped_or2            1  3.7           
  g18911/in_1                                                                          
  g18911/z                               (u)  unmapped_nand2          4 15.2           
  g18874/in_1                                                                          
  g18874/z                               (u)  unmapped_or2            1  3.8           
  g18875/in_1                                                                          
  g18875/z                               (u)  unmapped_nand2          4 14.8           
  g18857/in_1                                                                          
  g18857/z                               (u)  unmapped_or2            1  3.7           
  g18858/in_1                                                                          
  g18858/z                               (u)  unmapped_nand2          4 15.2           
  g18829/in_1                                                                          
  g18829/z                               (u)  unmapped_or2            1  3.8           
  g18830/in_1                                                                          
  g18830/z                               (u)  unmapped_nand2          4 14.8           
  g18813/in_1                                                                          
  g18813/z                               (u)  unmapped_or2            1  3.7           
  g18814/in_1                                                                          
  g18814/z                               (u)  unmapped_nand2          4 15.2           
  g18795/in_1                                                                          
  g18795/z                               (u)  unmapped_or2            1  3.8           
  g18796/in_1                                                                          
  g18796/z                               (u)  unmapped_nand2          4 14.8           
  g18757/in_1                                                                          
  g18757/z                               (u)  unmapped_or2            1  3.7           
  g18758/in_1                                                                          
  g18758/z                               (u)  unmapped_nand2          4 15.2           
  g18734/in_1                                                                          
  g18734/z                               (u)  unmapped_or2            1  3.8           
  g18735/in_1                                                                          
  g18735/z                               (u)  unmapped_nand2          4 14.8           
  g18717/in_1                                                                          
  g18717/z                               (u)  unmapped_or2            1  3.7           
  g18718/in_1                                                                          
  g18718/z                               (u)  unmapped_nand2          4 15.2           
  g18692/in_1                                                                          
  g18692/z                               (u)  unmapped_or2            1  3.8           
  g18693/in_1                                                                          
  g18693/z                               (u)  unmapped_nand2          4 14.8           
  g18673/in_1                                                                          
  g18673/z                               (u)  unmapped_or2            1  3.7           
  g18674/in_1                                                                          
  g18674/z                               (u)  unmapped_nand2          4 15.2           
  g18640/in_1                                                                          
  g18640/z                               (u)  unmapped_or2            1  3.8           
  g18641/in_1                                                                          
  g18641/z                               (u)  unmapped_nand2          4 14.8           
  g18615/in_1                                                                          
  g18615/z                               (u)  unmapped_or2            1  3.7           
  g18616/in_1                                                                          
  g18616/z                               (u)  unmapped_nand2          4 15.2           
  g18609/in_1                                                                          
  g18609/z                               (u)  unmapped_or2            1  3.8           
  g18610/in_1                                                                          
  g18610/z                               (u)  unmapped_nand2          4 14.8           
  g18589/in_1                                                                          
  g18589/z                               (u)  unmapped_or2            1  3.7           
  g18590/in_1                                                                          
  g18590/z                               (u)  unmapped_nand2          4 15.2           
  g18564/in_1                                                                          
  g18564/z                               (u)  unmapped_or2            1  3.8           
  g18565/in_1                                                                          
  g18565/z                               (u)  unmapped_nand2          4 14.8           
  g18537/in_1                                                                          
  g18537/z                               (u)  unmapped_or2            1  3.7           
  g18538/in_1                                                                          
  g18538/z                               (u)  unmapped_nand2          4 15.2           
  g18505/in_1                                                                          
  g18505/z                               (u)  unmapped_or2            1  3.8           
  g18506/in_1                                                                          
  g18506/z                               (u)  unmapped_nand2          4 14.8           
  g18496/in_1                                                                          
  g18496/z                               (u)  unmapped_or2            1  3.7           
  g18497/in_1                                                                          
  g18497/z                               (u)  unmapped_nand2          4 15.2           
  g18474/in_1                                                                          
  g18474/z                               (u)  unmapped_or2            1  3.8           
  g18475/in_1                                                                          
  g18475/z                               (u)  unmapped_nand2          4 14.8           
  g18446/in_1                                                                          
  g18446/z                               (u)  unmapped_or2            1  3.7           
  g18447/in_1                                                                          
  g18447/z                               (u)  unmapped_nand2          4 15.2           
  g18415/in_1                                                                          
  g18415/z                               (u)  unmapped_or2            1  3.8           
  g18416/in_1                                                                          
  g18416/z                               (u)  unmapped_nand2          4 14.8           
  g18397/in_1                                                                          
  g18397/z                               (u)  unmapped_or2            1  3.7           
  g18398/in_1                                                                          
  g18398/z                               (u)  unmapped_nand2          3 11.4           
  g19047/in_1                                                                          
  g19047/z                               (u)  unmapped_or2            3 11.4           
  g18376/in_1                                                                          
  g18376/z                               (u)  unmapped_complex2       1  3.7           
  g18377/in_1                                                                          
  g18377/z                               (u)  unmapped_nand2          4 15.2           
  g18369/in_0                                                                          
  g18369/z                               (u)  unmapped_or2            5 19.0           
  g18352/in_0                                                                          
  g18352/z                               (u)  unmapped_or2            3 11.4           
  g18320/in_1                                                                          
  g18320/z                               (u)  unmapped_or2            2  7.6           
  g13684/in_2                                                                          
  g13684/z                               (u)  unmapped_complex3      43 26.6           
  g19046/in_1                                                                          
  g19046/z                               (u)  unmapped_complex2      41 25.9           
  g13225/in_0                                                                          
  g13225/z                               (u)  unmapped_complex2       1  3.7           
  g13227/in_1                                                                          
  g13227/z                               (u)  unmapped_nand3          1  3.8           
  g19083/data0                                                                         
  g19083/z                               (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[1][index][8]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[1][index][8]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                   capture                          10000 R 
                                              uncertainty                              
---------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[1][index][8]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1246ps.
 

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1312       41        100.0
Excluded from State Retention    1312       41        100.0
    - Will not convert           1312       41        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1312       41        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 64, CPU_Time 63.110364000000004
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:01:03(00:01:04) | 100.0(100.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:01:03(00:01:04) | 100.0(100.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     11990     65147       847
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     10913     60999      1243
##>G:Misc                              63
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       64
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_sorter' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 11/08/2024 19:32
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_sorter' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:01:03(00:01:04) |  88.7( 88.9) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:09) |  00:00:08(00:00:08) |  11.3( 11.1) |   19:32:14 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:01:03(00:01:04) |  88.7( 87.7) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:09) |  00:00:08(00:00:08) |  11.3( 11.0) |   19:32:14 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:10) |  00:00:00(00:00:01) |   0.0(  1.4) |   19:32:15 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_sorter'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_sorter...
          Done structuring (delay-based) proj_sorter
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521
        Mapping component lt_unsigned_31_rtlopto_model_1021_521...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516
        Mapping component lt_unsigned_31_rtlopto_model_1021_516...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511
        Mapping component lt_unsigned_31_rtlopto_model_1021_511...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506
        Mapping component lt_unsigned_31_rtlopto_model_1021_506...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501
        Mapping component lt_unsigned_31_rtlopto_model_1021_501...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021
        Mapping component lt_unsigned_31_rtlopto_model_1021...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525
        Mapping component lt_unsigned_31_rtlopto_model_1021_525...
          Structuring (delay-based) mux_ctl_0x...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                       Message Text                        |
----------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.               |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.     |
|          |        |      |The requested number of cpus are not available on machine. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                         |
| SYNTH-4  |Info    |    1 |Mapping.                                                   |
----------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   237 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[31][0])

                  Pin                              Type         Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                               <<<  launch                             0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[31][index][0]/clk                                             
  smallest_idx_curr_reg[31][index][0]/q   (u)  unmapped_d_flop       2  8.7           
mux_ctl_0xi/out_smallest_idx[31][0] 
out_smallest_idx[31][0]                   <<<  interconnect                           
                                               out port                               
(proj.sdc_line_17_328_1)                       ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                    capture                        10000 R 
                                               uncertainty                            
--------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[31][index][0]/clk
End-point    : out_smallest_idx[31][0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6721ps.
 
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_sorter/sort_valid)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_42_1)       ext delay                          
end_sorting                   in port            1  4.9          
sort_valid               <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_329_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4940ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: smallest_idx_curr_reg[1][index][8]/d)

                    Pin                                Type          Fanout Load Arrival   
                                                                            (fF)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)                                  <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][signature][0]/clk                                               
  smallest_idx_curr_reg[2][signature][0]/q   (u)  unmapped_d_flop         4 14.8           
mux_ctl_0xi/lt_39_68_I3_B[0] 
lt_39_68_I3/B[0] 
  g1036/in_2                                                                               
  g1036/z                                    (u)  unmapped_complex3       1  3.8           
  g1032/in_0                                                                               
  g1032/z                                    (u)  unmapped_complex2       1  3.7           
  g1033/in_1                                                                               
  g1033/z                                    (u)  unmapped_nand2          1  3.8           
  g990/in_0                                                                                
  g990/z                                     (u)  unmapped_nand3          1  3.7           
  g977/in_0                                                                                
  g977/z                                     (u)  unmapped_nand3          1  3.8           
  g959/in_1                                                                                
  g959/z                                     (u)  unmapped_complex4       1  3.7           
  g960/in_1                                                                                
  g960/z                                     (u)  unmapped_complex2       1  3.8           
  g958/in_0                                                                                
  g958/z                                     (u)  unmapped_complex5       1  3.7           
  g954/in_0                                                                                
  g954/z                                     (u)  unmapped_complex3       1  3.8           
  g952/in_0                                                                                
  g952/z                                     (u)  unmapped_complex4       1  3.7           
  g1037/in_1                                                                               
  g1037/z                                    (u)  unmapped_complex4       6 22.2           
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g71/in_0                                                                                 
  g71/z                                      (u)  unmapped_nand2          4 15.2           
  g19024/in_0                                                                              
  g19024/z                                   (u)  unmapped_nand2          2  7.4           
  g31693/in_1                                                                              
  g31693/z                                   (u)  unmapped_or2            1  3.7           
  g31694/in_1                                                                              
  g31694/z                                   (u)  unmapped_nand2          4 15.2           
  g1/in_0                                                                                  
  g1/z                                       (u)  unmapped_nand2          3 11.1           
  g19008/in_0                                                                              
  g19008/z                                   (u)  unmapped_complex2       3 11.1           
  g31674/in_0                                                                              
  g31674/z                                   (u)  unmapped_complex2       1  3.7           
  g31675/in_1                                                                              
  g31675/z                                   (u)  unmapped_nand2          4 15.2           
  g18987/in_1                                                                              
  g18987/z                                   (u)  unmapped_complex2       3 11.1           
  g31652/in_0                                                                              
  g31652/z                                   (u)  unmapped_complex2       1  3.7           
  g31653/in_1                                                                              
  g31653/z                                   (u)  unmapped_nand2          4 15.2           
  g31645/in_1                                                                              
  g31645/z                                   (u)  unmapped_or2            1  3.8           
  g31646/in_1                                                                              
  g31646/z                                   (u)  unmapped_nand2          4 14.8           
  g31633/in_1                                                                              
  g31633/z                                   (u)  unmapped_or2            1  3.7           
  g31634/in_1                                                                              
  g31634/z                                   (u)  unmapped_nand2          4 15.2           
  g31621/in_1                                                                              
  g31621/z                                   (u)  unmapped_or2            1  3.8           
  g31622/in_1                                                                              
  g31622/z                                   (u)  unmapped_nand2          4 14.8           
  g31602/in_1                                                                              
  g31602/z                                   (u)  unmapped_or2            1  3.7           
  g31603/in_1                                                                              
  g31603/z                                   (u)  unmapped_nand2          4 15.2           
  g31587/in_1                                                                              
  g31587/z                                   (u)  unmapped_or2            1  3.8           
  g31588/in_1                                                                              
  g31588/z                                   (u)  unmapped_nand2          4 14.8           
  g31562/in_1                                                                              
  g31562/z                                   (u)  unmapped_or2            1  3.7           
  g31563/in_1                                                                              
  g31563/z                                   (u)  unmapped_nand2          4 15.2           
  g31545/in_1                                                                              
  g31545/z                                   (u)  unmapped_or2            1  3.8           
  g31546/in_1                                                                              
  g31546/z                                   (u)  unmapped_nand2          4 14.8           
  g31527/in_1                                                                              
  g31527/z                                   (u)  unmapped_or2            1  3.7           
  g31528/in_1                                                                              
  g31528/z                                   (u)  unmapped_nand2          4 15.2           
  g31501/in_1                                                                              
  g31501/z                                   (u)  unmapped_or2            1  3.8           
  g31502/in_1                                                                              
  g31502/z                                   (u)  unmapped_nand2          4 14.8           
  g31486/in_1                                                                              
  g31486/z                                   (u)  unmapped_or2            1  3.7           
  g31487/in_1                                                                              
  g31487/z                                   (u)  unmapped_nand2          4 15.2           
  g31466/in_1                                                                              
  g31466/z                                   (u)  unmapped_or2            1  3.8           
  g31467/in_1                                                                              
  g31467/z                                   (u)  unmapped_nand2          4 14.8           
  g31445/in_1                                                                              
  g31445/z                                   (u)  unmapped_or2            1  3.7           
  g31446/in_1                                                                              
  g31446/z                                   (u)  unmapped_nand2          4 15.2           
  g31426/in_1                                                                              
  g31426/z                                   (u)  unmapped_or2            1  3.8           
  g31427/in_1                                                                              
  g31427/z                                   (u)  unmapped_nand2          4 14.8           
  g31404/in_1                                                                              
  g31404/z                                   (u)  unmapped_or2            1  3.7           
  g31405/in_1                                                                              
  g31405/z                                   (u)  unmapped_nand2          4 15.2           
  g31385/in_1                                                                              
  g31385/z                                   (u)  unmapped_or2            1  3.8           
  g31386/in_1                                                                              
  g31386/z                                   (u)  unmapped_nand2          4 14.8           
  g31374/in_1                                                                              
  g31374/z                                   (u)  unmapped_or2            1  3.7           
  g31375/in_1                                                                              
  g31375/z                                   (u)  unmapped_nand2          4 15.2           
  g31353/in_1                                                                              
  g31353/z                                   (u)  unmapped_or2            1  3.8           
  g31354/in_1                                                                              
  g31354/z                                   (u)  unmapped_nand2          4 14.8           
  g31328/in_1                                                                              
  g31328/z                                   (u)  unmapped_or2            1  3.7           
  g31329/in_1                                                                              
  g31329/z                                   (u)  unmapped_nand2          4 15.2           
  g31320/in_1                                                                              
  g31320/z                                   (u)  unmapped_or2            1  3.8           
  g31321/in_1                                                                              
  g31321/z                                   (u)  unmapped_nand2          4 14.8           
  g31292/in_1                                                                              
  g31292/z                                   (u)  unmapped_or2            1  3.7           
  g31293/in_1                                                                              
  g31293/z                                   (u)  unmapped_nand2          4 15.2           
  g31267/in_1                                                                              
  g31267/z                                   (u)  unmapped_or2            1  3.8           
  g31268/in_1                                                                              
  g31268/z                                   (u)  unmapped_nand2          4 14.8           
  g31254/in_1                                                                              
  g31254/z                                   (u)  unmapped_or2            1  3.7           
  g31255/in_1                                                                              
  g31255/z                                   (u)  unmapped_nand2          4 15.2           
  g31242/in_1                                                                              
  g31242/z                                   (u)  unmapped_or2            1  3.8           
  g31243/in_1                                                                              
  g31243/z                                   (u)  unmapped_nand2          4 14.8           
  g31216/in_1                                                                              
  g31216/z                                   (u)  unmapped_or2            1  3.7           
  g31217/in_1                                                                              
  g31217/z                                   (u)  unmapped_nand2          4 15.2           
  g31200/in_1                                                                              
  g31200/z                                   (u)  unmapped_or2            1  3.8           
  g31201/in_1                                                                              
  g31201/z                                   (u)  unmapped_nand2          4 14.8           
  g31193/in_1                                                                              
  g31193/z                                   (u)  unmapped_or2            1  3.7           
  g31194/in_1                                                                              
  g31194/z                                   (u)  unmapped_nand2          3 11.4           
  g19047/in_1                                                                              
  g19047/z                                   (u)  unmapped_or2            3 11.4           
  g31170/in_1                                                                              
  g31170/z                                   (u)  unmapped_complex2       1  3.7           
  g31171/in_1                                                                              
  g31171/z                                   (u)  unmapped_nand2          4 15.2           
  g18369/in_0                                                                              
  g18369/z                                   (u)  unmapped_or2            5 19.0           
  g18352/in_0                                                                              
  g18352/z                                   (u)  unmapped_or2            3 11.4           
  g18320/in_1                                                                              
  g18320/z                                   (u)  unmapped_or2            2  7.6           
  g31135/in_0                                                                              
  g31135/z                                   (u)  unmapped_complex3      43 26.6           
  g19046/in_0                                                                              
  g19046/z                                   (u)  unmapped_complex2      41 25.9           
  g26049/in_0                                                                              
  g26049/z                                   (u)  unmapped_complex2       1  3.7           
  g26050/in_2                                                                              
  g26050/z                                   (u)  unmapped_nand3          1  3.8           
  g31708/data0                                                                             
  g31708/z                                   (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[1][index][8]/d       <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[1][index][8]/clk          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                          10000 R 
                                                  uncertainty                              
-------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][0]/clk
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[1][index][8]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2062ps.
 
Cost Group 'in2reg' target slack:   237 ps
Target path end-point (Pin: smallest_idx_curr_reg[1][index][8]/d)

                  Pin                              Type          Fanout Load Arrival   
                                                                        (fF)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)                              <<<  launch                               0 R 
(proj.sdc_line_15_31_1)                       ext delay                                
in_signature[0]                          (u)  in port                96 38.0           
lt_39_68_I3/A[0] 
  g1036/in_1                                                                           
  g1036/z                                (u)  unmapped_complex3       1  3.8           
  g1032/in_0                                                                           
  g1032/z                                (u)  unmapped_complex2       1  3.7           
  g1033/in_1                                                                           
  g1033/z                                (u)  unmapped_nand2          1  3.8           
  g990/in_0                                                                            
  g990/z                                 (u)  unmapped_nand3          1  3.7           
  g977/in_0                                                                            
  g977/z                                 (u)  unmapped_nand3          1  3.8           
  g959/in_1                                                                            
  g959/z                                 (u)  unmapped_complex4       1  3.7           
  g960/in_1                                                                            
  g960/z                                 (u)  unmapped_complex2       1  3.8           
  g958/in_0                                                                            
  g958/z                                 (u)  unmapped_complex5       1  3.7           
  g954/in_0                                                                            
  g954/z                                 (u)  unmapped_complex3       1  3.8           
  g952/in_0                                                                            
  g952/z                                 (u)  unmapped_complex4       1  3.7           
  g1037/in_1                                                                           
  g1037/z                                (u)  unmapped_complex4       6 22.2           
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g71/in_0                                                                             
  g71/z                                  (u)  unmapped_nand2          4 15.2           
  g19024/in_0                                                                          
  g19024/z                               (u)  unmapped_nand2          2  7.4           
  g31693/in_1                                                                          
  g31693/z                               (u)  unmapped_or2            1  3.7           
  g31694/in_1                                                                          
  g31694/z                               (u)  unmapped_nand2          4 15.2           
  g1/in_0                                                                              
  g1/z                                   (u)  unmapped_nand2          3 11.1           
  g19008/in_0                                                                          
  g19008/z                               (u)  unmapped_complex2       3 11.1           
  g31674/in_0                                                                          
  g31674/z                               (u)  unmapped_complex2       1  3.7           
  g31675/in_1                                                                          
  g31675/z                               (u)  unmapped_nand2          4 15.2           
  g18987/in_1                                                                          
  g18987/z                               (u)  unmapped_complex2       3 11.1           
  g31652/in_0                                                                          
  g31652/z                               (u)  unmapped_complex2       1  3.7           
  g31653/in_1                                                                          
  g31653/z                               (u)  unmapped_nand2          4 15.2           
  g31645/in_1                                                                          
  g31645/z                               (u)  unmapped_or2            1  3.8           
  g31646/in_1                                                                          
  g31646/z                               (u)  unmapped_nand2          4 14.8           
  g31633/in_1                                                                          
  g31633/z                               (u)  unmapped_or2            1  3.7           
  g31634/in_1                                                                          
  g31634/z                               (u)  unmapped_nand2          4 15.2           
  g31621/in_1                                                                          
  g31621/z                               (u)  unmapped_or2            1  3.8           
  g31622/in_1                                                                          
  g31622/z                               (u)  unmapped_nand2          4 14.8           
  g31602/in_1                                                                          
  g31602/z                               (u)  unmapped_or2            1  3.7           
  g31603/in_1                                                                          
  g31603/z                               (u)  unmapped_nand2          4 15.2           
  g31587/in_1                                                                          
  g31587/z                               (u)  unmapped_or2            1  3.8           
  g31588/in_1                                                                          
  g31588/z                               (u)  unmapped_nand2          4 14.8           
  g31562/in_1                                                                          
  g31562/z                               (u)  unmapped_or2            1  3.7           
  g31563/in_1                                                                          
  g31563/z                               (u)  unmapped_nand2          4 15.2           
  g31545/in_1                                                                          
  g31545/z                               (u)  unmapped_or2            1  3.8           
  g31546/in_1                                                                          
  g31546/z                               (u)  unmapped_nand2          4 14.8           
  g31527/in_1                                                                          
  g31527/z                               (u)  unmapped_or2            1  3.7           
  g31528/in_1                                                                          
  g31528/z                               (u)  unmapped_nand2          4 15.2           
  g31501/in_1                                                                          
  g31501/z                               (u)  unmapped_or2            1  3.8           
  g31502/in_1                                                                          
  g31502/z                               (u)  unmapped_nand2          4 14.8           
  g31486/in_1                                                                          
  g31486/z                               (u)  unmapped_or2            1  3.7           
  g31487/in_1                                                                          
  g31487/z                               (u)  unmapped_nand2          4 15.2           
  g31466/in_1                                                                          
  g31466/z                               (u)  unmapped_or2            1  3.8           
  g31467/in_1                                                                          
  g31467/z                               (u)  unmapped_nand2          4 14.8           
  g31445/in_1                                                                          
  g31445/z                               (u)  unmapped_or2            1  3.7           
  g31446/in_1                                                                          
  g31446/z                               (u)  unmapped_nand2          4 15.2           
  g31426/in_1                                                                          
  g31426/z                               (u)  unmapped_or2            1  3.8           
  g31427/in_1                                                                          
  g31427/z                               (u)  unmapped_nand2          4 14.8           
  g31404/in_1                                                                          
  g31404/z                               (u)  unmapped_or2            1  3.7           
  g31405/in_1                                                                          
  g31405/z                               (u)  unmapped_nand2          4 15.2           
  g31385/in_1                                                                          
  g31385/z                               (u)  unmapped_or2            1  3.8           
  g31386/in_1                                                                          
  g31386/z                               (u)  unmapped_nand2          4 14.8           
  g31374/in_1                                                                          
  g31374/z                               (u)  unmapped_or2            1  3.7           
  g31375/in_1                                                                          
  g31375/z                               (u)  unmapped_nand2          4 15.2           
  g31353/in_1                                                                          
  g31353/z                               (u)  unmapped_or2            1  3.8           
  g31354/in_1                                                                          
  g31354/z                               (u)  unmapped_nand2          4 14.8           
  g31328/in_1                                                                          
  g31328/z                               (u)  unmapped_or2            1  3.7           
  g31329/in_1                                                                          
  g31329/z                               (u)  unmapped_nand2          4 15.2           
  g31320/in_1                                                                          
  g31320/z                               (u)  unmapped_or2            1  3.8           
  g31321/in_1                                                                          
  g31321/z                               (u)  unmapped_nand2          4 14.8           
  g31292/in_1                                                                          
  g31292/z                               (u)  unmapped_or2            1  3.7           
  g31293/in_1                                                                          
  g31293/z                               (u)  unmapped_nand2          4 15.2           
  g31267/in_1                                                                          
  g31267/z                               (u)  unmapped_or2            1  3.8           
  g31268/in_1                                                                          
  g31268/z                               (u)  unmapped_nand2          4 14.8           
  g31254/in_1                                                                          
  g31254/z                               (u)  unmapped_or2            1  3.7           
  g31255/in_1                                                                          
  g31255/z                               (u)  unmapped_nand2          4 15.2           
  g31242/in_1                                                                          
  g31242/z                               (u)  unmapped_or2            1  3.8           
  g31243/in_1                                                                          
  g31243/z                               (u)  unmapped_nand2          4 14.8           
  g31216/in_1                                                                          
  g31216/z                               (u)  unmapped_or2            1  3.7           
  g31217/in_1                                                                          
  g31217/z                               (u)  unmapped_nand2          4 15.2           
  g31200/in_1                                                                          
  g31200/z                               (u)  unmapped_or2            1  3.8           
  g31201/in_1                                                                          
  g31201/z                               (u)  unmapped_nand2          4 14.8           
  g31193/in_1                                                                          
  g31193/z                               (u)  unmapped_or2            1  3.7           
  g31194/in_1                                                                          
  g31194/z                               (u)  unmapped_nand2          3 11.4           
  g19047/in_1                                                                          
  g19047/z                               (u)  unmapped_or2            3 11.4           
  g31170/in_1                                                                          
  g31170/z                               (u)  unmapped_complex2       1  3.7           
  g31171/in_1                                                                          
  g31171/z                               (u)  unmapped_nand2          4 15.2           
  g18369/in_0                                                                          
  g18369/z                               (u)  unmapped_or2            5 19.0           
  g18352/in_0                                                                          
  g18352/z                               (u)  unmapped_or2            3 11.4           
  g18320/in_1                                                                          
  g18320/z                               (u)  unmapped_or2            2  7.6           
  g31135/in_0                                                                          
  g31135/z                               (u)  unmapped_complex3      43 26.6           
  g19046/in_0                                                                          
  g19046/z                               (u)  unmapped_complex2      41 25.9           
  g26049/in_0                                                                          
  g26049/z                               (u)  unmapped_complex2       1  3.7           
  g26050/in_2                                                                          
  g26050/z                               (u)  unmapped_nand3          1  3.8           
  g31709/data0                                                                         
  g31709/z                               (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[1][index][8]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[1][index][8]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                   capture                          10000 R 
                                              uncertainty                              
---------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[1][index][8]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1178ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525
        Optimizing component lt_unsigned_31_rtlopto_model_1021_525...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521
        Optimizing component lt_unsigned_31_rtlopto_model_1021_521...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_521 'very_fast' (slack=379, area=206)...
                  			o_slack=379,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021
        Optimizing component lt_unsigned_31_rtlopto_model_1021...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511
        Optimizing component lt_unsigned_31_rtlopto_model_1021_511...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_511 'very_fast' (slack=1916, area=203)...
                  			o_slack=1916,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506
        Optimizing component lt_unsigned_31_rtlopto_model_1021_506...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_506 'very_fast' (slack=2690, area=205)...
                  			o_slack=2690,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501
        Optimizing component lt_unsigned_31_rtlopto_model_1021_501...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_501 'very_fast' (slack=3470, area=203)...
                  			o_slack=3470,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516
        Optimizing component lt_unsigned_31_rtlopto_model_1021_516...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_516 'very_fast' (slack=1112, area=204)...
                  			o_slack=1112,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_518...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_518
        Optimizing component lt_unsigned_31_rtlopto_model_1021_518...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_518 'very_fast' (slack=818, area=203)...
                  			o_slack=818,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_523...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_523
        Optimizing component lt_unsigned_31_rtlopto_model_1021_523...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_523 'very_fast' (slack=49, area=211)...
                  			o_slack=49,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_507...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_507
        Optimizing component lt_unsigned_31_rtlopto_model_1021_507...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_507 'very_fast' (slack=2557, area=205)...
                  			o_slack=2557,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_502...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_502
        Optimizing component lt_unsigned_31_rtlopto_model_1021_502...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_502 'very_fast' (slack=3304, area=205)...
                  			o_slack=3304,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_498...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_498
        Optimizing component lt_unsigned_31_rtlopto_model_1021_498...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_498 'very_fast' (slack=4005, area=205)...
                  			o_slack=4005,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_513...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_513
        Optimizing component lt_unsigned_31_rtlopto_model_1021_513...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_513 'very_fast' (slack=1602, area=203)...
                  			o_slack=1602,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                  Pin                             Type        Fanout Load Slew Delay Arrival   
                                                                     (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------
(clock clk)                                   launch                                       0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[11][index][7]/CK                                     0    +0       0 R 
  smallest_idx_curr_reg[11][index][7]/QN      DFFQN_X2M_A9TL       1  7.3   97  +241     241 F 
  g50110/A                                                                        +0     241   
  g50110/Y                                    INV_X4M_A9TL         2  8.7   53   +58     299 R 
mux_ctl_0xi/out_smallest_idx[11][7] 
out_smallest_idx[11][7]                  <<<  interconnect                  53    +0     299 R 
                                              out port                            +0     299 R 
(proj.sdc_line_17_141_1)                      ext delay                        +2000    2299 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                   capture                                  10000 R 
                                              uncertainty                        -50    9950 R 
-----------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    7651ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[11][index][7]/CK
End-point    : out_smallest_idx[11][7]

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(proj.sdc_line_15_42_1)       ext delay                      +2000    2000 R 
end_sorting                   in port            1  4.9   45   +10    2010 R 
sort_valid               <<<  interconnect                45    +0    2010 R 
                              out port                          +0    2010 R 
(proj.sdc_line_17_329_1)      ext delay                      +2000    4010 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                              9000   
                              uncertainty                      -50    8950 R 
-----------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4940ps 
Start-point  : end_sorting
End-point    : sort_valid

                   Pin                                 Type          Fanout  Load Slew Delay Arrival   
                                                                             (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                            0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][signature][0]/CK                                          0    +0       0 R 
  smallest_idx_curr_reg[2][signature][0]/Q       DFFQ_X1M_A9TL            4  12.7  189  +319     319 R 
mux_ctl_0xi/lt_39_68_I3_B[0] 
lt_39_68_I3/B[0] 
  g1289/A1N                                                                               +0     319   
  g1289/Y                                        OAI2XB1_X1M_A9TL         1   3.5  159  +222     541 R 
  g1264/A1N                                                                               +0     541   
  g1264/Y                                        OAI2XB1_X2M_A9TL         1   5.2  138  +200     741 R 
  g1257/A1                                                                                +0     741   
  g1257/Y                                        OAI21_X2M_A9TL           1   4.7   80   +99     840 F 
  g1247/A0                                                                                +0     840   
  g1247/Y                                        OAI2XB1_X2M_A9TL         1   5.2  126  +111     951 R 
  g1246/A1                                                                                +0     951   
  g1246/Y                                        OAI21B_X2M_A9TL          1   4.5   83   +98    1050 F 
  g1245/C0                                                                                +0    1050   
  g1245/Y                                        OAI211_X2M_A9TL          1   6.4  179  +103    1153 R 
  g1244/A0                                                                                +0    1153   
  g1244/Y                                        OAI2XB1_X3M_A9TL         1   7.5   86  +100    1253 F 
  g1243/A1                                                                                +0    1253   
  g1243/Y                                        OAI211_X4M_A9TL          1   6.9  144  +130    1383 R 
  g1242/C0                                                                                +0    1383   
  g1242/Y                                        OA211_X4M_A9TL           5  19.6   91  +160    1543 R 
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g50531/A                                                                                +0    1543   
  g50531/Y                                       INV_X4M_A9TL             1   6.3   34   +39    1582 F 
  g49803/A                                                                                +0    1582   
  g49803/Y                                       NAND2_X3A_A9TL           2   9.9   67   +53    1634 R 
  g49760/B                                                                                +0    1634   
  g49760/Y                                       NAND2_X2A_A9TL           1   6.3   85   +74    1709 F 
  g49752/B                                                                                +0    1709   
  g49752/Y                                       XOR2_X3M_A9TL            3  13.9  143  +147    1856 F 
  g49749/A                                                                                +0    1856   
  g49749/Y                                       NOR2XB_X3M_A9TL          2  10.8  144  +128    1984 R 
  g49742/AN                                                                               +0    1984   
  g49742/Y                                       NOR2B_X3M_A9TL           2   9.2  133  +170    2154 R 
  g49734/A                                                                                +0    2154   
  g49734/Y                                       XNOR2_X2M_A9TL           3  11.5  265  +146    2300 R 
  g49732/A                                                                                +0    2300   
  g49732/Y                                       AND2_X2M_A9TL            2   9.3   89  +188    2488 R 
  g49721/A                                                                                +0    2488   
  g49721/Y                                       XOR2_X2M_A9TL            3  10.3  250  +127    2615 R 
  g49712/B                                                                                +0    2615   
  g49712/Y                                       XOR2_X2M_A9TL            3  11.7  271  +214    2830 R 
  g49703/B                                                                                +0    2830   
  g49703/Y                                       AND2_X2M_A9TL            2   8.9   86  +189    3019 R 
  g49688/A                                                                                +0    3019   
  g49688/Y                                       XOR2_X2M_A9TL            3  12.4  278  +138    3157 R 
  g49673/B                                                                                +0    3157   
  g49673/Y                                       XOR2_X3M_A9TL            3  12.6  228  +199    3357 R 
  g49665/B                                                                                +0    3357   
  g49665/Y                                       XOR2_X3M_A9TL            2   8.2  189  +170    3526 R 
  g49647/A                                                                                +0    3526   
  g49647/S                                       ADDH_X2M_A9TL            3  11.8   92  +269    3795 F 
  g49638/B                                                                                +0    3795   
  g49638/Y                                       XOR2_X3M_A9TL            3  12.5  215  +148    3943 R 
  g49625/A                                                                                +0    3943   
  g49625/Y                                       AND2_X1M_A9TL            1   5.3  104  +184    4127 R 
  g49602/B                                                                                +0    4127   
  g49602/Y                                       XOR2_X2M_A9TL            2  10.0  241  +167    4294 R 
  g49585/A                                                                                +0    4294   
  g49585/Y                                       XOR2_X2M_A9TL            2  10.0  241  +172    4466 R 
  g49568/A                                                                                +0    4466   
  g49568/Y                                       XOR2_X2M_A9TL            2  10.0  241  +172    4638 R 
  g49554/A                                                                                +0    4638   
  g49554/Y                                       XOR2_X2M_A9TL            2   9.0  229  +166    4804 R 
  g49536/A                                                                                +0    4804   
  g49536/Y                                       XOR2_X2M_A9TL            2  10.0  242  +168    4972 R 
  g49519/A                                                                                +0    4972   
  g49519/Y                                       XOR2_X2M_A9TL            2  10.3  245  +174    5146 R 
  g49504/A                                                                                +0    5146   
  g49504/Y                                       XOR2_X3M_A9TL            2  10.0  190  +148    5294 R 
  g49485/A                                                                                +0    5294   
  g49485/Y                                       XOR2_X2M_A9TL            2  11.3  257  +164    5458 R 
  g49470/A                                                                                +0    5458   
  g49470/Y                                       XOR2_X4M_A9TL            2  12.5  187  +157    5615 R 
  g49452/A                                                                                +0    5615   
  g49452/Y                                       XNOR2_X4M_A9TL           2  12.5  189  +134    5749 R 
  g49437/A                                                                                +0    5749   
  g49437/Y                                       XNOR2_X4M_A9TL           2  12.2  187  +134    5882 R 
  g49420/A                                                                                +0    5882   
  g49420/Y                                       XOR2_X4M_A9TL            2  12.2  185  +134    6017 R 
  g49405/A                                                                                +0    6017   
  g49405/Y                                       XOR2_X4M_A9TL            2  12.5  187  +135    6151 R 
  g49389/A                                                                                +0    6151   
  g49389/Y                                       XNOR2_X4M_A9TL           2  12.5  190  +134    6285 R 
  g49372/A                                                                                +0    6285   
  g49372/Y                                       XNOR2_X4M_A9TL           2  12.2  187  +134    6419 R 
  g49359/A                                                                                +0    6419   
  g49359/Y                                       XOR2_X4M_A9TL            2  12.5  187  +135    6554 R 
  g49347/A                                                                                +0    6554   
  g49347/Y                                       XNOR2_X4M_A9TL           2  12.2  188  +133    6688 R 
  g49330/A                                                                                +0    6688   
  g49330/Y                                       XOR2_X4M_A9TL            2  12.8  189  +136    6824 R 
  g49316/A                                                                                +0    6824   
  g49316/Y                                       XNOR2_X4M_A9TL           2  12.6  190  +135    6959 R 
  g49309/A                                                                                +0    6959   
  g49309/Y                                       XNOR2_X4M_A9TL           1  11.5  186  +132    7091 R 
  g49306/A                                                                                +0    7091   
  g49306/Y                                       NAND2_X8M_A9TL           4  46.8  124  +114    7204 F 
  g49303/A                                                                                +0    7204   
  g49303/Y                                       INV_X16M_A9TL           31 178.7  167  +140    7344 R 
  g49238/CN                                                                               +0    7344   
  g49238/Y                                       NAND3XXB_X6M_A9TL        3  29.3  180  +210    7554 R 
  g47966/A                                                                                +0    7554   
  g47966/Y                                       NAND2XB_X6M_A9TL         1  22.4   97   +91    7645 F 
  g46796/A                                                                                +0    7645   
  g46796/Y                                       INV_X16M_A9TL           41 146.7  137  +115    7760 R 
  g45399/B                                                                                +0    7760   
  g45399/Y                                       NAND2_X2M_A9TL           1   6.0  117   +83    7844 F 
  g43468/B                                                                                +0    7844   
  g43468/Y                                       NAND4XXXB_X4M_A9TL       1   3.1  104  +100    7944 R 
  smallest_idx_curr_reg[2][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                        +0    7944   
  smallest_idx_curr_reg[2][signature][1]/CK      setup                               0  +142    8085 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                      capture                                       10000 R 
                                                 uncertainty                             -50    9950 R 
-------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    1865ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][1]/B

                   Pin                                 Type          Fanout  Load Slew Delay Arrival   
                                                                             (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                            0 R 
(proj.sdc_line_15_30_1)                          ext delay                             +2000    2000 F 
in_signature[1]                                  in port                  1  13.6   62   +23    2023 F 
g19388/A                                                                                  +0    2023   
g19388/Y                                         INV_X9M_A9TL             4  39.3   69   +68    2091 R 
g19386/A                                                                                  +0    2091   
g19386/Y                                         INV_X7P5M_A9TL           7  22.8   39   +45    2136 F 
lt_39_68_I27/A[1] 
  g595/A                                                                                  +0    2136   
  g595/Y                                         INV_X2M_A9TL             2   9.0   71   +60    2196 R 
  g576/C                                                                                  +0    2196   
  g576/Y                                         NAND3B_X3M_A9TL          1  10.0  127  +102    2297 F 
  g575/A0                                                                                 +0    2297   
  g575/Y                                         AOI2XB1_X6M_A9TL         1   7.7   90  +102    2400 R 
  g574/A                                                                                  +0    2400   
  g574/CON                                       CGENI_X2M_A9TL           1   7.7  122  +107    2506 F 
  g573/A0                                                                                 +0    2506   
  g573/Y                                         AOI2XB1_X4M_A9TL         1   7.7  100  +113    2620 R 
  g572/A                                                                                  +0    2620   
  g572/CON                                       CGENI_X2M_A9TL           1   6.2  110  +102    2722 F 
  g571/A0                                                                                 +0    2722   
  g571/Y                                         AOI2XB1_X3M_A9TL         1   7.7  125  +120    2842 R 
  g570/A                                                                                  +0    2842   
  g570/CON                                       CGENI_X2M_A9TL           1   6.2  110  +109    2950 F 
  g569/A0                                                                                 +0    2950   
  g569/Y                                         AOI2XB1_X3M_A9TL         1   7.7  125  +120    3070 R 
  g568/A                                                                                  +0    3070   
  g568/CON                                       CGENI_X2M_A9TL           1   4.9  100  +102    3172 F 
  g567/A                                                                                  +0    3172   
  g567/CON                                       CGENI_X1M_A9TL           1   4.9  204  +169    3342 R 
  g566/A                                                                                  +0    3342   
  g566/CON                                       CGENI_X1M_A9TL           1   4.9  147  +155    3497 F 
  g565/A                                                                                  +0    3497   
  g565/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    3683 R 
  g564/A                                                                                  +0    3683   
  g564/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    3839 F 
  g563/A                                                                                  +0    3839   
  g563/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    4025 R 
  g562/A                                                                                  +0    4025   
  g562/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    4182 F 
  g561/A                                                                                  +0    4182   
  g561/CON                                       CGENI_X1M_A9TL           1   5.3  218  +192    4374 R 
  g560/A                                                                                  +0    4374   
  g560/CO                                        CGEN_X1M_A9TL            1   4.9   96  +204    4578 R 
  g559/A                                                                                  +0    4578   
  g559/CON                                       CGENI_X1M_A9TL           1   4.9  139  +122    4700 F 
  g558/A                                                                                  +0    4700   
  g558/CON                                       CGENI_X1M_A9TL           1   4.9  207  +183    4883 R 
  g557/A                                                                                  +0    4883   
  g557/CON                                       CGENI_X1M_A9TL           1   4.9  147  +156    5039 F 
  g556/A                                                                                  +0    5039   
  g556/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    5225 R 
  g555/A                                                                                  +0    5225   
  g555/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    5382 F 
  g554/A                                                                                  +0    5382   
  g554/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    5568 R 
  g553/A                                                                                  +0    5568   
  g553/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    5724 F 
  g552/A                                                                                  +0    5724   
  g552/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    5910 R 
  g551/A                                                                                  +0    5910   
  g551/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    6067 F 
  g550/A                                                                                  +0    6067   
  g550/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    6253 R 
  g549/A                                                                                  +0    6253   
  g549/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    6409 F 
  g548/A                                                                                  +0    6409   
  g548/CON                                       CGENI_X1M_A9TL           1   4.9  208  +186    6595 R 
  g547/A                                                                                  +0    6595   
  g547/CON                                       CGENI_X1M_A9TL           1   4.9  147  +157    6752 F 
  g546/A                                                                                  +0    6752   
  g546/CON                                       CGENI_X1M_A9TL           1   5.3  218  +192    6944 R 
  g545/A                                                                                  +0    6944   
  g545/CO                                        CGEN_X1M_A9TL            3  14.1  212  +271    7215 R 
lt_39_68_I27/Z 
mux_ctl_0xi/lt_39_68_I27_Z 
  g50328/A                                                                                +0    7215   
  g50328/Y                                       INV_X2M_A9TL             1   6.6   76   +81    7296 F 
  g49453/B                                                                                +0    7296   
  g49453/Y                                       MXT2_X6M_A9TL            3  17.0   67  +154    7450 F 
  g49442/A                                                                                +0    7450   
  g49442/Y                                       XOR2_X4M_A9TL            3  18.5  237  +116    7566 R 
  g49424/A                                                                                +0    7566   
  g49424/Y                                       XOR2_X4M_A9TL            3  18.5  236  +168    7734 R 
  g49416/A                                                                                +0    7734   
  g49416/Y                                       INV_X4M_A9TL             1   8.4   69   +66    7800 F 
  g49414/A                                                                                +0    7800   
  g49414/Y                                       NOR2XB_X6M_A9TL          3  19.4  120   +97    7897 R 
  g49402/A                                                                                +0    7897   
  g49402/Y                                       INV_X4M_A9TL             1   6.6   41   +43    7940 F 
  g49391/B                                                                                +0    7940   
  g49391/Y                                       MXT2_X6M_A9TL            3  18.5   69  +143    8083 F 
  g49375/S0                                                                               +0    8083   
  g49375/Y                                       MXIT2_X3M_A9TL           2   7.3  123   +81    8164 R 
  g49357/A                                                                                +0    8164   
  g49357/CO                                      ADDH_X2M_A9TL            1   4.8   64  +147    8311 R 
  g49345/A                                                                                +0    8311   
  g49345/CO                                      ADDH_X2M_A9TL            2  13.2  117  +166    8477 R 
  g49340/B                                                                                +0    8477   
  g49340/Y                                       AND2_X6M_A9TL            2  11.0   54  +117    8594 R 
  g49321/AN                                                                               +0    8594   
  g49321/Y                                       NOR2B_X4M_A9TL           1   7.9   90  +117    8711 R 
  g49309/B                                                                                +0    8711   
  g49309/Y                                       XNOR2_X4M_A9TL           1  11.5  186  +134    8845 R 
  g49306/A                                                                                +0    8845   
  g49306/Y                                       NAND2_X8M_A9TL           4  46.8  124  +114    8959 F 
  g49303/A                                                                                +0    8959   
  g49303/Y                                       INV_X16M_A9TL           31 178.7  167  +140    9099 R 
  g49238/CN                                                                               +0    9099   
  g49238/Y                                       NAND3XXB_X6M_A9TL        3  29.3  180  +210    9309 R 
  g47966/A                                                                                +0    9309   
  g47966/Y                                       NAND2XB_X6M_A9TL         1  22.4   97   +91    9400 F 
  g46796/A                                                                                +0    9400   
  g46796/Y                                       INV_X16M_A9TL           41 146.7  137  +115    9515 R 
  g45399/B                                                                                +0    9515   
  g45399/Y                                       NAND2_X2M_A9TL           1   6.0  117   +83    9598 F 
  g43468/B                                                                                +0    9598   
  g43468/Y                                       NAND4XXXB_X4M_A9TL       1   3.1  104  +100    9698 R 
  smallest_idx_curr_reg[2][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                        +0    9698   
  smallest_idx_curr_reg[2][signature][1]/CK      setup                               0  +142    9840 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                      capture                                       10000 R 
                                                 uncertainty                             -50    9950 R 
-------------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     110ps 
Start-point  : in_signature[1]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][1]/B

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                62137        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2reg               237      110             10000 
       reg2reg               236     1865             10000 
        in2out               148     4940              9000     (launch clock period: 10000)
       reg2out               237     7651             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:   159 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[29][0])

                  Pin                             Type        Fanout Load Arrival   
                                                                     (fF)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                              <<<  launch                            0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[29][index][0]/CK                                            
  smallest_idx_curr_reg[29][index][0]/QN      DFFQN_X2M_A9TL       1  7.3           
  g50582/A                                                                          
  g50582/Y                                    INV_X4M_A9TL         2  8.7           
mux_ctl_0xi/out_smallest_idx[29][0] 
out_smallest_idx[29][0]                  <<<  interconnect                          
                                              out port                              
(proj.sdc_line_17_310_1)                      ext delay                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                   capture                       10000 R 
                                              uncertainty                           
------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[29][index][0]/CK
End-point    : out_smallest_idx[29][0]

The global mapper estimates a slack for this path of 6670ps.
 
Cost Group 'in2out' target slack:    99 ps
Target path end-point (Port: proj_sorter/sort_valid)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_42_1)       ext delay                          
end_sorting                   in port            1  4.9          
sort_valid               <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_329_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4940ps.
 
Cost Group 'in2reg' target slack:   114 ps
Target path end-point (Pin: smallest_idx_curr_reg[2][signature][1]/B (A2DFFQ_X0P5M_A9TL/B))

                   Pin                                 Type          Fanout  Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                 <<<  launch                                 0 R 
(proj.sdc_line_15_30_1)                          ext delay                                  
in_signature[1]                                  in port                  1  13.6           
g19388/A                                                                                    
g19388/Y                                         INV_X9M_A9TL             4  39.3           
g19386/A                                                                                    
g19386/Y                                         INV_X7P5M_A9TL           7  22.8           
lt_39_68_I27/A[1] 
  g595/A                                                                                    
  g595/Y                                         INV_X2M_A9TL             2   9.0           
  g576/C                                                                                    
  g576/Y                                         NAND3B_X3M_A9TL          1  10.0           
  g575/A0                                                                                   
  g575/Y                                         AOI2XB1_X6M_A9TL         1   7.7           
  g574/A                                                                                    
  g574/CON                                       CGENI_X2M_A9TL           1   7.7           
  g573/A0                                                                                   
  g573/Y                                         AOI2XB1_X4M_A9TL         1   7.7           
  g572/A                                                                                    
  g572/CON                                       CGENI_X2M_A9TL           1   6.2           
  g571/A0                                                                                   
  g571/Y                                         AOI2XB1_X3M_A9TL         1   7.7           
  g570/A                                                                                    
  g570/CON                                       CGENI_X2M_A9TL           1   6.2           
  g569/A0                                                                                   
  g569/Y                                         AOI2XB1_X3M_A9TL         1   7.7           
  g568/A                                                                                    
  g568/CON                                       CGENI_X2M_A9TL           1   4.9           
  g567/A                                                                                    
  g567/CON                                       CGENI_X1M_A9TL           1   4.9           
  g566/A                                                                                    
  g566/CON                                       CGENI_X1M_A9TL           1   4.9           
  g565/A                                                                                    
  g565/CON                                       CGENI_X1M_A9TL           1   4.9           
  g564/A                                                                                    
  g564/CON                                       CGENI_X1M_A9TL           1   4.9           
  g563/A                                                                                    
  g563/CON                                       CGENI_X1M_A9TL           1   4.9           
  g562/A                                                                                    
  g562/CON                                       CGENI_X1M_A9TL           1   4.9           
  g561/A                                                                                    
  g561/CON                                       CGENI_X1M_A9TL           1   5.3           
  g560/A                                                                                    
  g560/CO                                        CGEN_X1M_A9TL            1   4.9           
  g559/A                                                                                    
  g559/CON                                       CGENI_X1M_A9TL           1   4.9           
  g558/A                                                                                    
  g558/CON                                       CGENI_X1M_A9TL           1   4.9           
  g557/A                                                                                    
  g557/CON                                       CGENI_X1M_A9TL           1   4.9           
  g556/A                                                                                    
  g556/CON                                       CGENI_X1M_A9TL           1   4.9           
  g555/A                                                                                    
  g555/CON                                       CGENI_X1M_A9TL           1   4.9           
  g554/A                                                                                    
  g554/CON                                       CGENI_X1M_A9TL           1   4.9           
  g553/A                                                                                    
  g553/CON                                       CGENI_X1M_A9TL           1   4.9           
  g552/A                                                                                    
  g552/CON                                       CGENI_X1M_A9TL           1   4.9           
  g551/A                                                                                    
  g551/CON                                       CGENI_X1M_A9TL           1   4.9           
  g550/A                                                                                    
  g550/CON                                       CGENI_X1M_A9TL           1   4.9           
  g549/A                                                                                    
  g549/CON                                       CGENI_X1M_A9TL           1   4.9           
  g548/A                                                                                    
  g548/CON                                       CGENI_X1M_A9TL           1   4.9           
  g547/A                                                                                    
  g547/CON                                       CGENI_X1M_A9TL           1   4.9           
  g546/A                                                                                    
  g546/CON                                       CGENI_X1M_A9TL           1   5.3           
  g545/A                                                                                    
  g545/CO                                        CGEN_X1M_A9TL            3  14.1           
lt_39_68_I27/Z 
mux_ctl_0xi/lt_39_68_I27_Z 
  g50328/A                                                                                  
  g50328/Y                                       INV_X2M_A9TL             1   6.6           
  g49453/B                                                                                  
  g49453/Y                                       MXT2_X6M_A9TL            3  17.0           
  g49442/A                                                                                  
  g49442/Y                                       XOR2_X4M_A9TL            3  18.5           
  g49424/A                                                                                  
  g49424/Y                                       XOR2_X4M_A9TL            3  18.5           
  g49416/A                                                                                  
  g49416/Y                                       INV_X4M_A9TL             1   8.4           
  g49414/A                                                                                  
  g49414/Y                                       NOR2XB_X6M_A9TL          3  19.4           
  g49402/A                                                                                  
  g49402/Y                                       INV_X4M_A9TL             1   6.6           
  g49391/B                                                                                  
  g49391/Y                                       MXT2_X6M_A9TL            3  18.5           
  g49375/S0                                                                                 
  g49375/Y                                       MXIT2_X3M_A9TL           2   7.3           
  g49357/A                                                                                  
  g49357/CO                                      ADDH_X2M_A9TL            1   4.8           
  g49345/A                                                                                  
  g49345/CO                                      ADDH_X2M_A9TL            2  13.2           
  g49340/B                                                                                  
  g49340/Y                                       AND2_X6M_A9TL            2  11.0           
  g49321/AN                                                                                 
  g49321/Y                                       NOR2B_X4M_A9TL           1   7.9           
  g49309/B                                                                                  
  g49309/Y                                       XNOR2_X4M_A9TL           1  11.5           
  g49306/A                                                                                  
  g49306/Y                                       NAND2_X8M_A9TL           4  46.8           
  g49303/A                                                                                  
  g49303/Y                                       INV_X16M_A9TL           31 178.7           
  g49238/CN                                                                                 
  g49238/Y                                       NAND3XXB_X6M_A9TL        3  29.3           
  g47966/A                                                                                  
  g47966/Y                                       NAND2XB_X6M_A9TL         1  22.4           
  g46796/A                                                                                  
  g46796/Y                                       INV_X16M_A9TL           41 146.7           
  g45399/B                                                                                  
  g45399/Y                                       NAND2_X2M_A9TL           1   6.0           
  g43468/B                                                                                  
  g43468/Y                                       NAND4XXXB_X4M_A9TL       1   3.1           
  smallest_idx_curr_reg[2][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                          
  smallest_idx_curr_reg[2][signature][1]/CK      setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                            10000 R 
                                                 uncertainty                                
--------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[1]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][1]/B

The global mapper estimates a slack for this path of 114ps.
 
Cost Group 'reg2reg' target slack:   156 ps
Target path end-point (Pin: smallest_idx_curr_reg[2][signature][1]/B (A2DFFQ_X0P5M_A9TL/B))

                   Pin                                 Type          Fanout  Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                 <<<  launch                                 0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][signature][0]/CK                                                 
  smallest_idx_curr_reg[2][signature][0]/Q       DFFQ_X1M_A9TL            4  12.7           
mux_ctl_0xi/lt_39_68_I3_B[0] 
lt_39_68_I3/B[0] 
  g1289/A1N                                                                                 
  g1289/Y                                        OAI2XB1_X1M_A9TL         1   3.5           
  g1264/A1N                                                                                 
  g1264/Y                                        OAI2XB1_X2M_A9TL         1   5.2           
  g1257/A1                                                                                  
  g1257/Y                                        OAI21_X2M_A9TL           1   4.7           
  g1247/A0                                                                                  
  g1247/Y                                        OAI2XB1_X2M_A9TL         1   5.2           
  g1246/A1                                                                                  
  g1246/Y                                        OAI21B_X2M_A9TL          1   4.5           
  g1245/C0                                                                                  
  g1245/Y                                        OAI211_X2M_A9TL          1   6.4           
  g1244/A0                                                                                  
  g1244/Y                                        OAI2XB1_X3M_A9TL         1   7.5           
  g1243/A1                                                                                  
  g1243/Y                                        OAI211_X4M_A9TL          1   6.9           
  g1242/C0                                                                                  
  g1242/Y                                        OA211_X4M_A9TL           5  19.6           
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g50531/A                                                                                  
  g50531/Y                                       INV_X4M_A9TL             1   6.3           
  g49803/A                                                                                  
  g49803/Y                                       NAND2_X3A_A9TL           2   9.9           
  g49760/B                                                                                  
  g49760/Y                                       NAND2_X2A_A9TL           1   6.3           
  g49752/B                                                                                  
  g49752/Y                                       XOR2_X3M_A9TL            3  13.9           
  g49749/A                                                                                  
  g49749/Y                                       NOR2XB_X3M_A9TL          2  10.8           
  g49742/AN                                                                                 
  g49742/Y                                       NOR2B_X3M_A9TL           2   9.2           
  g49734/A                                                                                  
  g49734/Y                                       XNOR2_X2M_A9TL           3  11.5           
  g49732/A                                                                                  
  g49732/Y                                       AND2_X2M_A9TL            2   9.3           
  g49721/A                                                                                  
  g49721/Y                                       XOR2_X2M_A9TL            3  10.3           
  g49712/B                                                                                  
  g49712/Y                                       XOR2_X2M_A9TL            3  11.7           
  g49703/B                                                                                  
  g49703/Y                                       AND2_X2M_A9TL            2   8.9           
  g49688/A                                                                                  
  g49688/Y                                       XOR2_X2M_A9TL            3  12.4           
  g49673/B                                                                                  
  g49673/Y                                       XOR2_X3M_A9TL            3  12.6           
  g49665/B                                                                                  
  g49665/Y                                       XOR2_X3M_A9TL            2   8.2           
  g49647/A                                                                                  
  g49647/S                                       ADDH_X2M_A9TL            3  11.8           
  g49638/B                                                                                  
  g49638/Y                                       XOR2_X3M_A9TL            3  12.5           
  g49625/A                                                                                  
  g49625/Y                                       AND2_X1M_A9TL            1   5.3           
  g49602/B                                                                                  
  g49602/Y                                       XOR2_X2M_A9TL            2  10.0           
  g49585/A                                                                                  
  g49585/Y                                       XOR2_X2M_A9TL            2  10.0           
  g49568/A                                                                                  
  g49568/Y                                       XOR2_X2M_A9TL            2  10.0           
  g49554/A                                                                                  
  g49554/Y                                       XOR2_X2M_A9TL            2   9.0           
  g49536/A                                                                                  
  g49536/Y                                       XOR2_X2M_A9TL            2  10.0           
  g49519/A                                                                                  
  g49519/Y                                       XOR2_X2M_A9TL            2  10.3           
  g49504/A                                                                                  
  g49504/Y                                       XOR2_X3M_A9TL            2  10.0           
  g49485/A                                                                                  
  g49485/Y                                       XOR2_X2M_A9TL            2  11.3           
  g49470/A                                                                                  
  g49470/Y                                       XOR2_X4M_A9TL            2  12.5           
  g49452/A                                                                                  
  g49452/Y                                       XNOR2_X4M_A9TL           2  12.5           
  g49437/A                                                                                  
  g49437/Y                                       XNOR2_X4M_A9TL           2  12.2           
  g49420/A                                                                                  
  g49420/Y                                       XOR2_X4M_A9TL            2  12.2           
  g49405/A                                                                                  
  g49405/Y                                       XOR2_X4M_A9TL            2  12.5           
  g49389/A                                                                                  
  g49389/Y                                       XNOR2_X4M_A9TL           2  12.5           
  g49372/A                                                                                  
  g49372/Y                                       XNOR2_X4M_A9TL           2  12.2           
  g49359/A                                                                                  
  g49359/Y                                       XOR2_X4M_A9TL            2  12.5           
  g49347/A                                                                                  
  g49347/Y                                       XNOR2_X4M_A9TL           2  12.2           
  g49330/A                                                                                  
  g49330/Y                                       XOR2_X4M_A9TL            2  12.8           
  g49316/A                                                                                  
  g49316/Y                                       XNOR2_X4M_A9TL           2  12.6           
  g49309/A                                                                                  
  g49309/Y                                       XNOR2_X4M_A9TL           1  11.5           
  g49306/A                                                                                  
  g49306/Y                                       NAND2_X8M_A9TL           4  46.8           
  g49303/A                                                                                  
  g49303/Y                                       INV_X16M_A9TL           31 178.7           
  g49238/CN                                                                                 
  g49238/Y                                       NAND3XXB_X6M_A9TL        3  29.3           
  g47966/A                                                                                  
  g47966/Y                                       NAND2XB_X6M_A9TL         1  22.4           
  g46796/A                                                                                  
  g46796/Y                                       INV_X16M_A9TL           41 146.7           
  g45399/B                                                                                  
  g45399/Y                                       NAND2_X2M_A9TL           1   6.0           
  g43468/B                                                                                  
  g43468/Y                                       NAND4XXXB_X4M_A9TL       1   3.1           
  smallest_idx_curr_reg[2][signature][1]/B  <<<  A2DFFQ_X0P5M_A9TL                          
  smallest_idx_curr_reg[2][signature][1]/CK      setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                            10000 R 
                                                 uncertainty                                
--------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][1]/B

The global mapper estimates a slack for this path of 1196ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                  Pin                               Type          Fanout Load Slew Delay Arrival   
                                                                         (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------------
(clock clk)                                   launch                                           0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[30][index][6]/CK                                         0    +0       0 R 
  smallest_idx_curr_reg[30][index][6]/QN      A2DFFQN_X0P5M_A9TL       3 10.3  240  +388     388 F 
  g50948/A                                                                            +0     388   
  g50948/Y                                    INV_X2M_A9TL             1  4.9   89   +99     486 R 
mux_ctl_0xi/out_smallest_idx[30][6] 
out_smallest_idx[30][6]                  <<<  interconnect                      89    +0     486 R 
                                              out port                                +0     486 R 
(proj.sdc_line_17_313_1)                      ext delay                            +2000    2486 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                   capture                                      10000 R 
                                              uncertainty                            -50    9950 R 
---------------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    7464ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[30][index][6]/CK
End-point    : out_smallest_idx[30][6]

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(proj.sdc_line_15_42_1)       ext delay                      +2000    2000 R 
end_sorting                   in port            1  4.9   45   +10    2010 R 
sort_valid               <<<  interconnect                45    +0    2010 R 
                              out port                          +0    2010 R 
(proj.sdc_line_17_329_1)      ext delay                      +2000    4010 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                              9000   
                              uncertainty                      -50    8950 R 
-----------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4940ps 
Start-point  : end_sorting
End-point    : sort_valid

                    Pin                                 Type          Fanout Load Slew Delay Arrival   
                                                                             (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------------
(clock clk)                                       launch                                           0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[27][signature][0]/CK                                         0    +0       0 R 
  smallest_idx_curr_reg[27][signature][0]/QN      DFFQN_X1M_A9TL           3  9.4  162  +293     293 R 
  g50030/A                                                                                +0     293   
  g50030/Y                                        INV_X2M_A9TL             2  7.1   66   +72     365 F 
mux_ctl_0xi/lt_39_68_I28_B[0] 
lt_39_68_I28/B[0] 
  g577/A1N                                                                                +0     365   
  g577/Y                                          OAI2XB1_X1P4M_A9TL       1  3.7   78  +159     524 F 
  g575/BN                                                                                 +0     524   
  g575/Y                                          NOR2XB_X3M_A9TL          1  5.8   68  +138     662 F 
  g574/A0                                                                                 +0     662   
  g574/Y                                          OAI2XB1_X3M_A9TL         1  7.7  121  +106     767 R 
  g573/A                                                                                  +0     767   
  g573/CON                                        CGENI_X2M_A9TL           1  5.8  117  +106     873 F 
  g572/A0                                                                                 +0     873   
  g572/Y                                          OAI2XB1_X3M_A9TL         1  7.7  129  +122     995 R 
  g571/A                                                                                  +0     995   
  g571/CON                                        CGENI_X2M_A9TL           1  5.2   98  +105    1100 F 
  g570/A                                                                                  +0    1100   
  g570/CO                                         CGEN_X1M_A9TL            1  4.9   84  +194    1294 F 
  g569/A                                                                                  +0    1294   
  g569/CON                                        CGENI_X1M_A9TL           1  4.9  202  +164    1458 R 
  g568/A                                                                                  +0    1458   
  g568/CON                                        CGENI_X1M_A9TL           1  4.9  169  +155    1613 F 
  g567/A                                                                                  +0    1613   
  g567/CON                                        CGENI_X1M_A9TL           1  4.9  209  +193    1806 R 
  g566/A                                                                                  +0    1806   
  g566/CON                                        CGENI_X1M_A9TL           1  4.9  148  +157    1963 F 
  g565/A                                                                                  +0    1963   
  g565/CON                                        CGENI_X1M_A9TL           1  4.9  208  +186    2149 R 
  g564/A                                                                                  +0    2149   
  g564/CON                                        CGENI_X1M_A9TL           1  4.9  147  +157    2306 F 
  g563/A                                                                                  +0    2306   
  g563/CON                                        CGENI_X1M_A9TL           1  4.9  208  +186    2492 R 
  g562/A                                                                                  +0    2492   
  g562/CON                                        CGENI_X1M_A9TL           1  4.9  152  +157    2648 F 
  g561/A                                                                                  +0    2648   
  g561/CON                                        CGENI_X1M_A9TL           1  4.9  208  +188    2836 R 
  g560/A                                                                                  +0    2836   
  g560/CON                                        CGENI_X1M_A9TL           1  4.9  166  +157    2993 F 
  g559/A                                                                                  +0    2993   
  g559/CON                                        CGENI_X1M_A9TL           1  4.9  209  +192    3185 R 
  g558/A                                                                                  +0    3185   
  g558/CON                                        CGENI_X1M_A9TL           1  4.9  165  +157    3342 F 
  g557/A                                                                                  +0    3342   
  g557/CON                                        CGENI_X1M_A9TL           1  4.9  209  +192    3534 R 
  g556/A                                                                                  +0    3534   
  g556/CON                                        CGENI_X1M_A9TL           1  4.9  175  +157    3692 F 
  g555/A                                                                                  +0    3692   
  g555/CON                                        CGENI_X1M_A9TL           1  4.9  210  +196    3887 R 
  g554/A                                                                                  +0    3887   
  g554/CON                                        CGENI_X1M_A9TL           1  4.9  180  +157    4044 F 
  g553/A                                                                                  +0    4044   
  g553/CON                                        CGENI_X1M_A9TL           1  4.9  210  +197    4242 R 
  g552/A                                                                                  +0    4242   
  g552/CON                                        CGENI_X1M_A9TL           1  4.9  178  +158    4399 F 
  g551/A                                                                                  +0    4399   
  g551/CON                                        CGENI_X1M_A9TL           1  4.9  210  +196    4596 R 
  g550/A                                                                                  +0    4596   
  g550/CON                                        CGENI_X1M_A9TL           1  4.9  181  +157    4753 F 
  g549/A                                                                                  +0    4753   
  g549/CON                                        CGENI_X1M_A9TL           1  4.9  210  +198    4951 R 
  g548/A                                                                                  +0    4951   
  g548/CON                                        CGENI_X1M_A9TL           1  4.9  179  +158    5108 F 
  g547/A                                                                                  +0    5108   
  g547/CON                                        CGENI_X1M_A9TL           1  4.9  210  +197    5306 R 
  g546/A                                                                                  +0    5306   
  g546/CON                                        CGENI_X1M_A9TL           1  5.2  185  +161    5466 F 
  g545/A                                                                                  +0    5466   
  g545/CO                                         CGEN_X1M_A9TL            2  9.8  123  +251    5718 F 
lt_39_68_I28/Z 
mux_ctl_0xi/lt_39_68_I28_Z 
  g49442/B                                                                                +0    5718   
  g49442/Y                                        XOR2_X3M_A9TL            3 13.9  232  +166    5883 R 
  g53872/A                                                                                +0    5883   
  g53872/Y                                        AND2_X2M_A9TL            2 14.6  122  +198    6081 R 
  g49407/B                                                                                +0    6081   
  g49407/Y                                        XOR2_X4M_A9TL            3 16.8  218  +153    6234 R 
  g49391/S0                                                                               +0    6234   
  g49391/Y                                        MXT2_X4M_A9TL            3 16.6   74  +195    6429 F 
  g49375/S0                                                                               +0    6429   
  g49375/Y                                        MXIT2_X3M_A9TL           2  7.0  120   +81    6510 R 
  g49357/A                                                                                +0    6510   
  g49357/S                                        ADDH_X2M_A9TL            2 13.5   98  +251    6761 F 
  g49351/A                                                                                +0    6761   
  g49351/Y                                        NOR2_X6B_A9TL            3 11.7   86   +82    6843 R 
  g49336/BN                                                                               +0    6843   
  g49336/Y                                        NOR2XB_X6M_A9TL          3 20.2  128  +160    7002 R 
  g49327/A                                                                                +0    7002   
  g49327/Y                                        INV_X3M_A9TL             1  6.6   48   +52    7054 F 
  g49315/B                                                                                +0    7054   
  g49315/Y                                        MXT2_X6M_A9TL           10 59.5  122  +189    7243 F 
  g49304/BN                                                                               +0    7243   
  g49304/Y                                        NOR2XB_X8M_A9TL          2 16.3   64  +151    7394 F 
  g49302/A                                                                                +0    7394   
  g49302/Y                                        INV_X3M_A9TL             4 24.0  118   +95    7490 R 
  g49256/B                                                                                +0    7490   
  g49256/Y                                        OR4_X8M_A9TL             5 47.2  152  +178    7668 R 
  g2/A                                                                                    +0    7668   
  g2/Y                                            AND2_X11M_A9TL          11 40.9   76  +134    7802 R 
  fopt51845/A                                                                             +0    7802   
  fopt51845/Y                                     INV_X7P5M_A9TL           2 22.6   40   +47    7849 F 
  fopt51843/A                                                                             +0    7849   
  fopt51843/Y                                     INV_X7P5M_A9TL           8 24.4   55   +50    7899 R 
  g46336/B                                                                                +0    7899   
  g46336/Y                                        NAND2_X1A_A9TL           1  4.4  125   +85    7983 F 
  g44879/B                                                                                +0    7983   
  g44879/Y                                        NAND4XXXB_X2M_A9TL       1  3.6  141  +124    8108 R 
  smallest_idx_curr_reg[4][signature][5]/D   <<<  DFFQ_X1M_A9TL                           +0    8108   
  smallest_idx_curr_reg[4][signature][5]/CK       setup                              0   +87    8195 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                                      10000 R 
                                                  uncertainty                            -50    9950 R 
-------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    1755ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[27][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[4][signature][5]/D

                   Pin                                 Type          Fanout Load Slew Delay Arrival   
                                                                            (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                           0 R 
(proj.sdc_line_15_31_1)                          ext delay                            +2000    2000 R 
in_signature[0]                                  in port                  1 14.1   70   +28    2028 R 
g19399/A                                                                                 +0    2028   
g19399/Y                                         INV_X9M_A9TL             2 26.0   39   +45    2073 F 
g19398/A                                                                                 +0    2073   
g19398/Y                                         INV_X9M_A9TL            12 38.4   68   +58    2130 R 
lt_39_68_I28/A[0] 
  g606/A                                                                                 +0    2130   
  g606/Y                                         INV_X2M_A9TL             1  4.9   36   +43    2173 F 
  g576/A2                                                                                +0    2173   
  g576/Y                                         AOI31_X2M_A9TL           1  5.8  150  +136    2309 R 
  g575/A                                                                                 +0    2309   
  g575/Y                                         NOR2XB_X3M_A9TL          1  5.8   68   +77    2386 F 
  g574/A0                                                                                +0    2386   
  g574/Y                                         OAI2XB1_X3M_A9TL         1  7.7  121  +106    2492 R 
  g573/A                                                                                 +0    2492   
  g573/CON                                       CGENI_X2M_A9TL           1  5.8  117  +106    2598 F 
  g572/A0                                                                                +0    2598   
  g572/Y                                         OAI2XB1_X3M_A9TL         1  7.7  129  +122    2720 R 
  g571/A                                                                                 +0    2720   
  g571/CON                                       CGENI_X2M_A9TL           1  5.2   98  +105    2825 F 
  g570/A                                                                                 +0    2825   
  g570/CO                                        CGEN_X1M_A9TL            1  4.9   84  +194    3018 F 
  g569/A                                                                                 +0    3018   
  g569/CON                                       CGENI_X1M_A9TL           1  4.9  202  +164    3182 R 
  g568/A                                                                                 +0    3182   
  g568/CON                                       CGENI_X1M_A9TL           1  4.9  169  +155    3337 F 
  g567/A                                                                                 +0    3337   
  g567/CON                                       CGENI_X1M_A9TL           1  4.9  209  +193    3530 R 
  g566/A                                                                                 +0    3530   
  g566/CON                                       CGENI_X1M_A9TL           1  4.9  148  +157    3688 F 
  g565/A                                                                                 +0    3688   
  g565/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    3874 R 
  g564/A                                                                                 +0    3874   
  g564/CON                                       CGENI_X1M_A9TL           1  4.9  147  +157    4030 F 
  g563/A                                                                                 +0    4030   
  g563/CON                                       CGENI_X1M_A9TL           1  4.9  208  +186    4216 R 
  g562/A                                                                                 +0    4216   
  g562/CON                                       CGENI_X1M_A9TL           1  4.9  152  +157    4373 F 
  g561/A                                                                                 +0    4373   
  g561/CON                                       CGENI_X1M_A9TL           1  4.9  208  +188    4560 R 
  g560/A                                                                                 +0    4560   
  g560/CON                                       CGENI_X1M_A9TL           1  4.9  166  +157    4717 F 
  g559/A                                                                                 +0    4717   
  g559/CON                                       CGENI_X1M_A9TL           1  4.9  209  +192    4910 R 
  g558/A                                                                                 +0    4910   
  g558/CON                                       CGENI_X1M_A9TL           1  4.9  165  +157    5067 F 
  g557/A                                                                                 +0    5067   
  g557/CON                                       CGENI_X1M_A9TL           1  4.9  209  +192    5259 R 
  g556/A                                                                                 +0    5259   
  g556/CON                                       CGENI_X1M_A9TL           1  4.9  175  +157    5416 F 
  g555/A                                                                                 +0    5416   
  g555/CON                                       CGENI_X1M_A9TL           1  4.9  210  +196    5612 R 
  g554/A                                                                                 +0    5612   
  g554/CON                                       CGENI_X1M_A9TL           1  4.9  180  +157    5769 F 
  g553/A                                                                                 +0    5769   
  g553/CON                                       CGENI_X1M_A9TL           1  4.9  210  +197    5966 R 
  g552/A                                                                                 +0    5966   
  g552/CON                                       CGENI_X1M_A9TL           1  4.9  178  +158    6124 F 
  g551/A                                                                                 +0    6124   
  g551/CON                                       CGENI_X1M_A9TL           1  4.9  210  +196    6320 R 
  g550/A                                                                                 +0    6320   
  g550/CON                                       CGENI_X1M_A9TL           1  4.9  181  +157    6478 F 
  g549/A                                                                                 +0    6478   
  g549/CON                                       CGENI_X1M_A9TL           1  4.9  210  +198    6676 R 
  g548/A                                                                                 +0    6676   
  g548/CON                                       CGENI_X1M_A9TL           1  4.9  179  +158    6833 F 
  g547/A                                                                                 +0    6833   
  g547/CON                                       CGENI_X1M_A9TL           1  4.9  210  +197    7030 R 
  g546/A                                                                                 +0    7030   
  g546/CON                                       CGENI_X1M_A9TL           1  5.2  185  +161    7191 F 
  g545/A                                                                                 +0    7191   
  g545/CO                                        CGEN_X1M_A9TL            2  9.8  123  +251    7442 F 
lt_39_68_I28/Z 
mux_ctl_0xi/lt_39_68_I28_Z 
  g49442/B                                                                               +0    7442   
  g49442/Y                                       XOR2_X3M_A9TL            3 13.9  232  +166    7608 R 
  g53872/A                                                                               +0    7608   
  g53872/Y                                       AND2_X2M_A9TL            2 14.6  122  +198    7805 R 
  g49407/B                                                                               +0    7805   
  g49407/Y                                       XOR2_X4M_A9TL            3 16.8  218  +153    7958 R 
  g49391/S0                                                                              +0    7958   
  g49391/Y                                       MXT2_X4M_A9TL            3 16.6   74  +195    8153 F 
  g49375/S0                                                                              +0    8153   
  g49375/Y                                       MXIT2_X3M_A9TL           2  7.0  120   +81    8234 R 
  g49357/A                                                                               +0    8234   
  g49357/S                                       ADDH_X2M_A9TL            2 13.5   98  +251    8485 F 
  g49351/A                                                                               +0    8485   
  g49351/Y                                       NOR2_X6B_A9TL            3 11.7   86   +82    8567 R 
  g49336/BN                                                                              +0    8567   
  g49336/Y                                       NOR2XB_X6M_A9TL          3 20.2  128  +160    8727 R 
  g49327/A                                                                               +0    8727   
  g49327/Y                                       INV_X3M_A9TL             1  6.6   48   +52    8779 F 
  g49315/B                                                                               +0    8779   
  g49315/Y                                       MXT2_X6M_A9TL           10 59.5  122  +189    8968 F 
  g49304/BN                                                                              +0    8968   
  g49304/Y                                       NOR2XB_X8M_A9TL          2 16.3   64  +151    9119 F 
  g49302/A                                                                               +0    9119   
  g49302/Y                                       INV_X3M_A9TL             4 24.0  118   +95    9214 R 
  g49256/B                                                                               +0    9214   
  g49256/Y                                       OR4_X8M_A9TL             5 47.2  152  +178    9392 R 
  g2/A                                                                                   +0    9392   
  g2/Y                                           AND2_X11M_A9TL          11 40.9   76  +134    9527 R 
  fopt51845/A                                                                            +0    9527   
  fopt51845/Y                                    INV_X7P5M_A9TL           2 22.6   40   +47    9574 F 
  fopt51843/A                                                                            +0    9574   
  fopt51843/Y                                    INV_X7P5M_A9TL           8 24.4   55   +50    9623 R 
  g46336/B                                                                               +0    9623   
  g46336/Y                                       NAND2_X1A_A9TL           1  4.4  125   +85    9708 F 
  g44879/B                                                                               +0    9708   
  g44879/Y                                       NAND4XXXB_X2M_A9TL       1  3.6  141  +124    9832 R 
  smallest_idx_curr_reg[4][signature][5]/D  <<<  DFFQ_X1M_A9TL                           +0    9832   
  smallest_idx_curr_reg[4][signature][5]/CK      setup                              0   +87    9919 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                                      10000 R 
                                                 uncertainty                            -50    9950 R 
------------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :      31ps 
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[4][signature][5]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   28 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               51670        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2reg               114       31             10000 
       reg2reg               156     1755             10000 
        in2out                99     4940              9000     (launch clock period: 10000)
       reg2out               159     7464             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1312       41        100.0
Excluded from State Retention    1312       41        100.0
    - Will not convert           1312       41        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1312       41        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 197, CPU_Time 195.05076599999992
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:01:03(00:01:04) |  23.7( 23.7) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:09) |  00:00:08(00:00:08) |   3.0(  3.0) |   19:32:14 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:10) |  00:00:00(00:00:01) |   0.0(  0.4) |   19:32:15 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:23(00:05:27) |  00:03:15(00:03:17) |  73.3( 73.0) |   19:35:32 (Aug11) |   1.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_sorter/fv_map.fv.json' for netlist 'fv/proj_sorter/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_sorter/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_sorter/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 6, CPU_Time 5.92932600000006
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:01:03(00:01:04) |  23.2( 23.2) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:09) |  00:00:08(00:00:08) |   2.9(  2.9) |   19:32:14 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:10) |  00:00:00(00:00:01) |   0.0(  0.4) |   19:32:15 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:23(00:05:27) |  00:03:15(00:03:17) |  71.7( 71.4) |   19:35:32 (Aug11) |   1.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:33) |  00:00:05(00:00:06) |   2.2(  2.2) |   19:35:38 (Aug11) |   1.21 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.06865400000003774
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:01:03(00:01:04) |  23.2( 23.2) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:09) |  00:00:08(00:00:08) |   2.9(  2.9) |   19:32:14 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:10) |  00:00:00(00:00:01) |   0.0(  0.4) |   19:32:15 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:23(00:05:27) |  00:03:15(00:03:17) |  71.7( 71.4) |   19:35:32 (Aug11) |   1.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:33) |  00:00:05(00:00:06) |   2.2(  2.2) |   19:35:38 (Aug11) |   1.21 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:33) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:35:38 (Aug11) |   1.21 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_sorter ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_sorter
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_sorter'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:04
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 4, CPU_Time 4.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:01:03(00:01:04) |  22.9( 22.9) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:09) |  00:00:08(00:00:08) |   2.9(  2.9) |   19:32:14 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:10) |  00:00:00(00:00:01) |   0.0(  0.4) |   19:32:15 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:23(00:05:27) |  00:03:15(00:03:17) |  70.7( 70.4) |   19:35:32 (Aug11) |   1.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:33) |  00:00:05(00:00:06) |   2.1(  2.1) |   19:35:38 (Aug11) |   1.21 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:33) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:35:38 (Aug11) |   1.21 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:32(00:05:37) |  00:00:04(00:00:04) |   1.4(  1.4) |   19:35:42 (Aug11) |   1.21 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 51506    -1222    -80762     11045        0       88
            Worst cost_group: in2reg, WNS: -1222.1
            Path: in_signature[0] --> smallest_idx_curr_reg[3][index][2]/B

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                51506    -1222    -80762     11045        0       88
            Worst cost_group: in2reg, WNS: -1222.1
            Path: in_signature[0] --> smallest_idx_curr_reg[3][index][2]/B
 incr_delay                51741        0         0      3982        0       88

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       255  (      191 /      206 )  6.74
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  51741        0         0      3982        0       88

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 14, CPU_Time 13.824558000000138
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:01:03(00:01:04) |  21.8( 21.8) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:09) |  00:00:08(00:00:08) |   2.8(  2.7) |   19:32:14 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:10) |  00:00:00(00:00:01) |   0.0(  0.3) |   19:32:15 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:23(00:05:27) |  00:03:15(00:03:17) |  67.3( 67.0) |   19:35:32 (Aug11) |   1.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:33) |  00:00:05(00:00:06) |   2.0(  2.0) |   19:35:38 (Aug11) |   1.21 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:33) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:35:38 (Aug11) |   1.21 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:32(00:05:37) |  00:00:04(00:00:04) |   1.4(  1.4) |   19:35:42 (Aug11) |   1.21 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:46(00:05:51) |  00:00:13(00:00:14) |   4.8(  4.8) |   19:35:56 (Aug11) |   1.29 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:31:02 (Aug11) |  846.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:01:03(00:01:04) |  21.8( 21.8) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:32:06 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:09) |  00:00:08(00:00:08) |   2.8(  2.7) |   19:32:14 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:08(00:02:10) |  00:00:00(00:00:01) |   0.0(  0.3) |   19:32:15 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:23(00:05:27) |  00:03:15(00:03:17) |  67.3( 67.0) |   19:35:32 (Aug11) |   1.21 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:33) |  00:00:05(00:00:06) |   2.0(  2.0) |   19:35:38 (Aug11) |   1.21 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:28(00:05:33) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:35:38 (Aug11) |   1.21 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:32(00:05:37) |  00:00:04(00:00:04) |   1.4(  1.4) |   19:35:42 (Aug11) |   1.21 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:46(00:05:51) |  00:00:13(00:00:14) |   4.8(  4.8) |   19:35:56 (Aug11) |   1.29 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:46(00:05:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:35:56 (Aug11) |   1.29 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     10913     60999      1203
##>M:Pre Cleanup                        0         -         -     10913     60999      1203
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      6         -         -     11396     35024      1208
##>M:Const Prop                         0        30         0     11396     35024      1208
##>M:Cleanup                           14         0         0     11376     35148      1291
##>M:MBCI                               0         -         -     11376     35148      1291
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             202
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      222
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_sorter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 11/08/2024 19:35
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_sorter' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_sorter
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_sorter'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 51741        0         0      3982        0       88
-------------------------------------------------------------------------------
 const_prop                51734        0         0      3412        0       88
 simp_cc_inputs            51339        0         0      3412        0       88
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                51339        0         0      3412        0       88

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                        |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_sorter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_sorter.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_sorter.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_sorter.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:36:10 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance  Module  Cell Count  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
proj_sorter              11342  34791.480 16547.426    51338.906 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:36:10 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                           
        Gate          Instances    Area                         Library                      
---------------------------------------------------------------------------------------------
A2DFFQN_X0P5M_A9TL           88    633.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQN_X1M_A9TL             15    113.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQ_X0P5M_A9TL             5     36.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQ_X1M_A9TL              20    151.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X2M_A9TL                 3     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X11M_A9TL                1     11.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL                46     82.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL                42    105.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL                 8     31.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X4M_A9TL                 5     21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X6M_A9TL                 1      6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X8M_A9TL                 6     47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL                19     47.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL                16     46.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X0P7M_A9TL             1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1M_A9TL              44    110.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1P4M_A9TL             4     15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X2M_A9TL               1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL               48    103.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL                1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL              17     55.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X1P4M_A9TL             1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X2M_A9TL               3     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X3M_A9TL               1      7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL               21     52.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL             62    178.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X3M_A9TL              3     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X1M_A9TL              113    284.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X1P4M_A9TL              6     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X2M_A9TL               57    246.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X2M_A9TR                1      4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI32_X1M_A9TL              126    362.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TH                 2      2.880    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TL                75    108.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1P4M_A9TL               3      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2M_A9TL                 6     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X3M_A9TL                 2      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X13M_A9TL                 1      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1P2B_A9TL               11     19.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2M_A9TL                 29     62.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X3M_A9TL                 11     27.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X6M_A9TL                  2      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENCIN_X1M_A9TL              2     14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL              134    385.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1P4M_A9TL             21    113.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TL               10     54.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TL                10     36.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQN_X1M_A9TL              569   4301.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQN_X2M_A9TL               23    190.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQ_X1M_A9TL               558   4218.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQ_X2M_A9TL                34    281.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL               41     44.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11B_A9TH                 1      5.760    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL                36    207.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X13M_A9TL                 1      6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL                 28     30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL                907    979.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL                 12     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL                905   1303.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL                 65    140.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4B_A9TL                  1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                 71    178.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL                 61    175.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6M_A9TL                 13     46.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5B_A9TL                1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL              150    648.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X9M_A9TL                 13     60.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
LATNQN_X1M_A9TL              41    177.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X4B_A9TL                  3     28.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TL              9     29.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X3M_A9TL                3     22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X3M_A9TL                 3     24.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X4M_A9TL                 9     87.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X6M_A9TL                 6     62.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL              33     71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TL               3      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X3M_A9TL               1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X4M_A9TL               1      4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X8M_A9TL               1      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL           2768   5978.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X2M_A9TL             27     77.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X3M_A9TL              7     27.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X4M_A9TL              1      4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X6M_A9TL             32    218.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X8M_A9TL              1      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL             1066   1535.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL               25     36.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL              208    299.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL            112    241.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL                6     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TL                6     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TR                1      2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL               17     61.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3B_A9TL                1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3M_A9TL                1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL                2      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4B_A9TL                1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL               10     39.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6A_A9TL                5     30.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6M_A9TL               12     73.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8M_A9TL                6     45.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1M_A9TL            34     85.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL               15     32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL                5     10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2M_A9TL               53    171.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X6A_A9TL                1      7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL          268    771.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1P4M_A9TL        100    360.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X2M_A9TL          592   2770.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X3M_A9TL           53    324.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X2A_A9TL                1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL                4      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X2M_A9TL                1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X3M_A9TL                5     18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X4M_A9TL                1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL              54    116.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL               9     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X3M_A9TL               1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X6M_A9TL               1      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X8M_A9TL               1      8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL                19     27.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL                20     28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL                 1      1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3A_A9TL                 1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4A_A9TL                 1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6A_A9TL                 1      6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6B_A9TL                 1      6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X8M_A9TL                 1      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2M_A9TL                 4     12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL             76    246.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X2M_A9TR                2     11.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA211_X4M_A9TL                4     41.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X1M_A9TL                 9     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X1P4M_A9TL               2      7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL                25     81.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL              89    224.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1P4M_A9TL            12     47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X2M_A9TL               3     12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X3M_A9TL               2     12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X4M_A9TL               5     37.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X2M_A9TL               4     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X3M_A9TL               1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL               45     97.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X2M_A9TL               10     36.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1M_A9TL              16     51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1P4M_A9TL             1      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI222_X1M_A9TL             134    530.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI222_X2M_A9TL               2     13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1M_A9TL                5     12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL           49    123.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL            147    423.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TR              1      2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1P4M_A9TL            3     10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X2M_A9TL              8     34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X2M_A9TR              6     25.920    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI2XB1_X3M_A9TL              9     51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X4M_A9TL              3     22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1M_A9TL               21     52.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X2M_A9TL                1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL              141    253.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P7M_A9TL                1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL                2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TL                  3      9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TL                  1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X0P5M_A9TL               21     52.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X1P4M_A9TL               26    102.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X3M_A9TL                  2     13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1M_A9TL                  3     10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1P4M_A9TL                3     11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X2M_A9TL                  2     11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X0P7M_A9TL               30    140.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X1P4M_A9TL               11     75.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X2M_A9TL                4     24.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X3M_A9TL                6     47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X4M_A9TL               17    171.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL                 1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X2M_A9TL                 9     55.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X3M_A9TL                38    300.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X4M_A9TL                56    564.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
---------------------------------------------------------------------------------------------
total                     11342  34791.480                                                   


                    Library                    Instances    Area   Instances % 
-------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c         3     8.640         0.0 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c     11328 34735.680        99.9 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c        11    47.160         0.1 

                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential          1353 10103.400   29.0 
inverter            2306  3852.000   11.1 
buffer               142   265.680    0.8 
logic               7541 20570.400   59.1 
physical_cells         0     0.000    0.0 
------------------------------------------
total              11342 34791.480  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:36:11 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_sorter

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:36:12 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------------
             Category              Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------
 Total Clock Gating Instances           0  100.00                         -  
-----------------------------------------------------------------------------
 RC Clock Gating Instances              0    0.00                      0.00  
 Non-RC Clock Gating Instances          0    0.00                      0.00  
-----------------------------------------------------------------------------
 RC Gated Flip-flops                    0    0.00                      0.00  
 Non-RC Gated Flip-flops                0    0.00                      0.00  
-----------------------------------------------------------------------------
 Total Gated Flip-flops                 0    0.00                         -  
 Total Ungated Flip-flops            1312  100.00                         -  
 Timing exception in enable logic    1271   96.88                         -  
 Enable signal is constant             41    3.12                         -  
-----------------------------------------------------------------------------
 Total Flip-flops                    1312  100.00                         -  
-----------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     1312       1312     0 (0.00%)    1312 (100.00%) 
----------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:36:18 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule (violation total = 3412)
Pin                               Slew           Max     Violation
--------------------------------------------------------------------
lt_39_68_I32_g546/A                436           350            86
  --> Other violations on net              1470
lt_39_68_I29_g546/A                436           350            86
  --> Other violations on net              1470
lt_39_68_I31_g546/A                436           350            86
  --> Other violations on net              1470
lt_39_68_I28_g546/A                436           350            86
  --> Other violations on net              1470
lt_39_68_I27_g546/A                436           350            86
  --> Other violations on net              1470
lt_39_68_I30_g546/CI               436           350            86
  --> Other violations on net              1470
lt_39_68_I26_g1280/A               436           350            86
  --> Other violations on net              1470
lt_39_68_I26_g1291/A0              436           350            86
  --> Other violations on net              1470
lt_39_68_I25_g1280/A               436           350            86
  --> Other violations on net              1470
lt_39_68_I25_g1291/A0              436           350            86
  --> Other violations on net              1470
lt_39_68_I24_g1280/A               436           350            86
  --> Other violations on net              1470
lt_39_68_I24_g1291/A0              436           350            86
  --> Other violations on net              1470
lt_39_68_I23_g1280/A               436           350            86
  --> Other violations on net              1470
lt_39_68_I23_g1291/A0              436           350            86
  --> Other violations on net              1470
lt_39_68_I22_g1280/A               436           350            86
  --> Other violations on net              1470
lt_39_68_I22_g1291/A0              436           350            86
  --> Other violations on net              1470
g51322/A                           436           350            86
  --> Other violations on net              1470
g19098/Y                           436           350            86
  --> Other violations on net              1470
lt_39_68_I29_g548/A                410           350            60
  --> Other violations on net              1012
lt_39_68_I32_g548/A                410           350            60
  --> Other violations on net              1012
lt_39_68_I31_g548/CI               410           350            60
  --> Other violations on net              1012
lt_39_68_I28_g548/A                410           350            60
  --> Other violations on net              1012
lt_39_68_I27_g548/A                410           350            60
  --> Other violations on net              1012
lt_39_68_I30_g548/CI               410           350            60
  --> Other violations on net              1012
lt_39_68_I26_g1264/A1              410           350            60
  --> Other violations on net              1012
lt_39_68_I26_g1270/A1              410           350            60
  --> Other violations on net              1012
lt_39_68_I25_g1264/A1              410           350            60
  --> Other violations on net              1012
lt_39_68_I25_g1270/A1              410           350            60
  --> Other violations on net              1012
lt_39_68_I24_g1264/A1              410           350            60
  --> Other violations on net              1012
lt_39_68_I24_g1270/A1              410           350            60
  --> Other violations on net              1012
lt_39_68_I23_g1264/A1              410           350            60
  --> Other violations on net              1012
lt_39_68_I23_g1270/A1              410           350            60
  --> Other violations on net              1012
lt_39_68_I22_g1264/A1              410           350            60
  --> Other violations on net              1012
lt_39_68_I22_g1270/A1              410           350            60
  --> Other violations on net              1012
g50547/A                           410           350            60
  --> Other violations on net              1012
g19115/Y                           410           350            60
  --> Other violations on net              1012
lt_39_68_I32_g550/A                383           350            33
  --> Other violations on net              563
lt_39_68_I31_g550/CI               383           350            33
  --> Other violations on net              563
lt_39_68_I28_g550/A                383           350            33
  --> Other violations on net              563
lt_39_68_I27_g550/A                383           350            33
  --> Other violations on net              563
lt_39_68_I30_g550/CI               383           350            33
  --> Other violations on net              563
lt_39_68_I29_g550/CI               383           350            33
  --> Other violations on net              563
lt_39_68_I26_g1276/A               383           350            33
  --> Other violations on net              563
lt_39_68_I26_g1293/A0              383           350            33
  --> Other violations on net              563
lt_39_68_I25_g1276/A               383           350            33
  --> Other violations on net              563
lt_39_68_I25_g1293/A0              383           350            33
  --> Other violations on net              563
lt_39_68_I24_g1276/A               383           350            33
  --> Other violations on net              563
lt_39_68_I24_g1293/A0              383           350            33
  --> Other violations on net              563
lt_39_68_I23_g1276/A               383           350            33
  --> Other violations on net              563
lt_39_68_I23_g1293/A0              383           350            33
  --> Other violations on net              563
lt_39_68_I22_g1276/A               383           350            33
  --> Other violations on net              563
lt_39_68_I22_g1293/A0              383           350            33
  --> Other violations on net              563
g50544/A                           383           350            33
  --> Other violations on net              563
g19131/Y                           383           350            33
  --> Other violations on net              563
lt_39_68_I4_g1246/A1               402           350            52
  --> Other violations on net              52
lt_39_68_I4_g1293/Y                402           350            52
  --> Other violations on net              52
lt_39_68_I30_g560/A                356           350             6
  --> Other violations on net              53
lt_39_68_I29_g560/A                356           350             6
  --> Other violations on net              53
lt_39_68_I28_g560/A                356           350             6
  --> Other violations on net              53
lt_39_68_I27_g612/A                356           350             6
  --> Other violations on net              53
lt_39_68_I17_g1305/A               356           350             6
  --> Other violations on net              53
lt_39_68_I17_g1275/A               356           350             6
  --> Other violations on net              53
lt_39_68_I16_g1305/A               356           350             6
  --> Other violations on net              53
lt_39_68_I16_g1275/A               356           350             6
  --> Other violations on net              53
g19412/A                           356           350             6
  --> Other violations on net              53
g19413/Y                           356           350             6
  --> Other violations on net              53
lt_39_68_I28_g554/A                351           350             1
  --> Other violations on net              24
lt_39_68_I31_g554/CI               351           350             1
  --> Other violations on net              24
lt_39_68_I27_g554/CI               351           350             1
  --> Other violations on net              24
lt_39_68_I32_g554/CI               351           350             1
  --> Other violations on net              24
lt_39_68_I30_g554/CI               351           350             1
  --> Other violations on net              24
lt_39_68_I29_g554/CI               351           350             1
  --> Other violations on net              24
lt_39_68_I26_g1281/A               351           350             1
  --> Other violations on net              24
lt_39_68_I26_g1289/A0              351           350             1
  --> Other violations on net              24
lt_39_68_I25_g1281/A               351           350             1
  --> Other violations on net              24
lt_39_68_I25_g1289/A0              351           350             1
  --> Other violations on net              24
lt_39_68_I24_g1281/A               351           350             1
  --> Other violations on net              24
lt_39_68_I24_g1289/A0              351           350             1
  --> Other violations on net              24
lt_39_68_I23_g1281/A               351           350             1
  --> Other violations on net              24
lt_39_68_I23_g1289/A0              351           350             1
  --> Other violations on net              24
lt_39_68_I22_g1281/A               351           350             1
  --> Other violations on net              24
lt_39_68_I22_g1289/A0              351           350             1
  --> Other violations on net              24
g51326/A                           351           350             1
  --> Other violations on net              24
g19155/Y                           351           350             1
  --> Other violations on net              24


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 88.000)
Pin                              Fanout           Max     Violation
---------------------------------------------------------------------
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19172/Y                         25.000        16.000         9.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g19242/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52378/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52336/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g52202/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51387/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g51373/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19190/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g19412/Y                         21.000        16.000         5.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g52608/Y                         20.000        16.000         4.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g47997_0/Y                       19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19317/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19086/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19266/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19287/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g19346/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52640/Y                         19.000        16.000         3.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52672/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52648/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g52664/Y                         18.000        16.000         2.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19142/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19109/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19115/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19131/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19098/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19400/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19155/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000
g19166/Y                         17.000        16.000         1.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:36:18 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others           34791.48     100.00 
-------------------------------------
total            34791.48     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:36:18 pm
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out       4940.2   0.0          0 
in2reg          5.5   0.0          0 
reg2out      7463.6   0.0          0 
reg2reg      1659.4   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             11342 
Physical Instance count             0 
Sequential Instance Count        1353 
Combinational Instance Count     9989 
Hierarchical Instance Count         0 

Area
----
Cell Area                          34791.480
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    34791.480
Net Area                           16547.426
Total Area (Cell+Physical+Net)     51338.906

Max Fanout                         1312 (clk)
Min Fanout                         1 (in_index[0])
Average Fanout                     2.3
Terms to net ratio                 3.2270
Terms to instance ratio            3.2410
Runtime                            369.39967500000034 seconds
Elapsed Runtime                    383 seconds
Genus peak memory usage            6887.08 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_sorter.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_sorter.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 11/08/2024 19:36
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.db' for 'proj_sorter' (command execution time mm:ss cpu = 00:01, real = 00:01).
@file(genus_sorter.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_sorter' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter...
%# Begin write_design (08/11 19:36:21, mem=5326.12M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_sorter' (command execution time mm:ss cpu = 00:05, real = 00:13).
.
%# End write_design (08/11 19:36:34, total cpu=08:00:05, real=08:00:13, peak res=1291.00M, current mem=5327.12M)
@file(genus_sorter.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_sorter.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_sorter.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 496s, ST: 463s, FG: 463s, CPU: 5.3%}, MEM {curr: 5.2G, peak: 6.7G, phys curr: 1.2G, phys peak: 1.3G}, SYS {load: 0.9, cpu: 2, total: 7.5G, free: 3.1G}
Abnormal exit.
