// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : reserved
// 0x14 : Data signal of nfa_symbols
//        bit 7~0 - nfa_symbols[7:0] (Read/Write)
//        others  - reserved
// 0x18 : reserved
// 0x1c : Data signal of sample_buffer_length
//        bit 31~0 - sample_buffer_length[31:0] (Read/Write)
// 0x20 : reserved
// 0x24 : Data signal of sample_length
//        bit 15~0 - sample_length[15:0] (Read/Write)
//        others   - reserved
// 0x28 : reserved
// 0x2c : Data signal of i_size
//        bit 15~0 - i_size[15:0] (Read/Write)
//        others   - reserved
// 0x30 : reserved
// 0x34 : Data signal of begin_index
//        bit 15~0 - begin_index[15:0] (Read/Write)
//        others   - reserved
// 0x38 : reserved
// 0x3c : Data signal of begin_sample
//        bit 15~0 - begin_sample[15:0] (Read/Write)
//        others   - reserved
// 0x40 : reserved
// 0x44 : Data signal of end_index
//        bit 15~0 - end_index[15:0] (Read/Write)
//        others   - reserved
// 0x48 : reserved
// 0x4c : Data signal of end_sample
//        bit 15~0 - end_sample[15:0] (Read/Write)
//        others   - reserved
// 0x50 : reserved
// 0x54 : Data signal of stop_on_first
//        bit 0  - stop_on_first[0] (Read/Write)
//        others - reserved
// 0x58 : reserved
// 0x5c : Data signal of accept
//        bit 0  - accept[0] (Read/Write)
//        others - reserved
// 0x60 : Data signal of ap_return
//        bit 31~0 - ap_return[31:0] (Read)
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_AP_CTRL                   0x00
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_GIE                       0x04
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_IER                       0x08
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_ISR                       0x0c
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_NFA_SYMBOLS_DATA          0x14
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_NFA_SYMBOLS_DATA          8
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_SAMPLE_BUFFER_LENGTH_DATA 0x1c
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_SAMPLE_BUFFER_LENGTH_DATA 32
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_SAMPLE_LENGTH_DATA        0x24
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_SAMPLE_LENGTH_DATA        16
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_I_SIZE_DATA               0x2c
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_I_SIZE_DATA               16
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_BEGIN_INDEX_DATA          0x34
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_BEGIN_INDEX_DATA          16
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_BEGIN_SAMPLE_DATA         0x3c
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_BEGIN_SAMPLE_DATA         16
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_END_INDEX_DATA            0x44
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_END_INDEX_DATA            16
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_END_SAMPLE_DATA           0x4c
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_END_SAMPLE_DATA           16
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_STOP_ON_FIRST_DATA        0x54
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_STOP_ON_FIRST_DATA        1
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_ACCEPT_DATA               0x5c
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_ACCEPT_DATA               1
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_ADDR_AP_RETURN                 0x60
#define XNFA_ACCEPT_SAMPLES_GENERIC_HW_SLV0_BITS_AP_RETURN                 32
