
GPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084d4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005dc  08008668  08008668  00018668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c44  08008c44  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08008c44  08008c44  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008c44  08008c44  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c44  08008c44  00018c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c48  08008c48  00018c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008c4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          000003fc  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200005d0  200005d0  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000d8fd  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000022f9  00000000  00000000  0002db44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000a30  00000000  00000000  0002fe40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000007bb  00000000  00000000  00030870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001bdfa  00000000  00000000  0003102b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000da75  00000000  00000000  0004ce25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0009f65e  00000000  00000000  0005a89a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000038e8  00000000  00000000  000f9ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  000fd7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800864c 	.word	0x0800864c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800864c 	.word	0x0800864c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <GNSS_Init>:
/*!
 * Structure initialization.
 * @param GNSS Pointer to main GNSS structure.
 * @param huart Pointer to uart handle.
 */
void GNSS_Init(GNSS_StateHandle *GNSS, UART_HandleTypeDef *huart) {
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
	GNSS->huart = huart;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	683a      	ldr	r2, [r7, #0]
 8000bb6:	601a      	str	r2, [r3, #0]
	GNSS->year = 0;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	GNSS->month = 0;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	GNSS->day = 0;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2200      	movs	r2, #0
 8000bcc:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
	GNSS->hour = 0;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	GNSS->min = 0;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
	GNSS->sec = 0;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2200      	movs	r2, #0
 8000be4:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	GNSS->fixType = 0;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2200      	movs	r2, #0
 8000bec:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
	GNSS->lon = 0;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	67da      	str	r2, [r3, #124]	; 0x7c
	GNSS->lat = 0;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	GNSS->height = 0;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2200      	movs	r2, #0
 8000c02:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	GNSS->hMSL = 0;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2200      	movs	r2, #0
 8000c0a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	GNSS->hAcc = 0;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2200      	movs	r2, #0
 8000c12:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	GNSS->vAcc = 0;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	GNSS->gSpeed = 0;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	f04f 0200 	mov.w	r2, #0
 8000c24:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	GNSS->headMot = 0;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f04f 0200 	mov.w	r2, #0
 8000c2e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8000c32:	bf00      	nop
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <GNSS_ParseBuffer>:

/*!
 * Searching for a header in data buffer and matching class and message ID to buffer data.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParseBuffer(GNSS_StateHandle *GNSS) {
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b084      	sub	sp, #16
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]

	for (int var = 0; var <= 100; ++var) {
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	e069      	b.n	8000d20 <GNSS_ParseBuffer+0xe2>
		if (GNSS->uartWorkingBuffer[var] == 0xB5 && GNSS->uartWorkingBuffer[var + 1] == 0x62) {
 8000c4c:	687a      	ldr	r2, [r7, #4]
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	4413      	add	r3, r2
 8000c52:	3308      	adds	r3, #8
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	2bb5      	cmp	r3, #181	; 0xb5
 8000c58:	d15f      	bne.n	8000d1a <GNSS_ParseBuffer+0xdc>
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	4413      	add	r3, r2
 8000c62:	7a1b      	ldrb	r3, [r3, #8]
 8000c64:	2b62      	cmp	r3, #98	; 0x62
 8000c66:	d158      	bne.n	8000d1a <GNSS_ParseBuffer+0xdc>
			if (GNSS->uartWorkingBuffer[var + 2] == 0x27 && GNSS->uartWorkingBuffer[var + 3] == 0x03) { //Look at: 32.19.1.1 u-blox 8 Receiver description
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	3302      	adds	r3, #2
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	4413      	add	r3, r2
 8000c70:	7a1b      	ldrb	r3, [r3, #8]
 8000c72:	2b27      	cmp	r3, #39	; 0x27
 8000c74:	d10a      	bne.n	8000c8c <GNSS_ParseBuffer+0x4e>
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	3303      	adds	r3, #3
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	7a1b      	ldrb	r3, [r3, #8]
 8000c80:	2b03      	cmp	r3, #3
 8000c82:	d103      	bne.n	8000c8c <GNSS_ParseBuffer+0x4e>
				GNSS_ParseUniqID(GNSS);
 8000c84:	6878      	ldr	r0, [r7, #4]
 8000c86:	f000 f86d 	bl	8000d64 <GNSS_ParseUniqID>
 8000c8a:	e046      	b.n	8000d1a <GNSS_ParseBuffer+0xdc>
			} else if (GNSS->uartWorkingBuffer[var + 2] == 0x01 && GNSS->uartWorkingBuffer[var + 3] == 0x21) { //Look at: 32.17.14.1 u-blox 8 Receiver description
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	3302      	adds	r3, #2
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	4413      	add	r3, r2
 8000c94:	7a1b      	ldrb	r3, [r3, #8]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d10a      	bne.n	8000cb0 <GNSS_ParseBuffer+0x72>
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	3303      	adds	r3, #3
 8000c9e:	687a      	ldr	r2, [r7, #4]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	7a1b      	ldrb	r3, [r3, #8]
 8000ca4:	2b21      	cmp	r3, #33	; 0x21
 8000ca6:	d103      	bne.n	8000cb0 <GNSS_ParseBuffer+0x72>
				GNSS_ParseNavigatorData(GNSS);
 8000ca8:	6878      	ldr	r0, [r7, #4]
 8000caa:	f000 facd 	bl	8001248 <GNSS_ParseNavigatorData>
 8000cae:	e034      	b.n	8000d1a <GNSS_ParseBuffer+0xdc>
			} else if (GNSS->uartWorkingBuffer[var + 2] == 0x01 && GNSS->uartWorkingBuffer[var + 3] == 0x07) { //Look at: 32.17.30.1 u-blox 8 Receiver description
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	3302      	adds	r3, #2
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	4413      	add	r3, r2
 8000cb8:	7a1b      	ldrb	r3, [r3, #8]
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d10a      	bne.n	8000cd4 <GNSS_ParseBuffer+0x96>
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	3303      	adds	r3, #3
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	7a1b      	ldrb	r3, [r3, #8]
 8000cc8:	2b07      	cmp	r3, #7
 8000cca:	d103      	bne.n	8000cd4 <GNSS_ParseBuffer+0x96>
				GNSS_ParsePVTData(GNSS);
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f000 f8ff 	bl	8000ed0 <GNSS_ParsePVTData>
 8000cd2:	e022      	b.n	8000d1a <GNSS_ParseBuffer+0xdc>
			} else if (GNSS->uartWorkingBuffer[var + 2] == 0x01 && GNSS->uartWorkingBuffer[var + 3] == 0x02) { // Look at: 32.17.15.1 u-blox 8 Receiver description
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	3302      	adds	r3, #2
 8000cd8:	687a      	ldr	r2, [r7, #4]
 8000cda:	4413      	add	r3, r2
 8000cdc:	7a1b      	ldrb	r3, [r3, #8]
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d10a      	bne.n	8000cf8 <GNSS_ParseBuffer+0xba>
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	3303      	adds	r3, #3
 8000ce6:	687a      	ldr	r2, [r7, #4]
 8000ce8:	4413      	add	r3, r2
 8000cea:	7a1b      	ldrb	r3, [r3, #8]
 8000cec:	2b02      	cmp	r3, #2
 8000cee:	d103      	bne.n	8000cf8 <GNSS_ParseBuffer+0xba>
				GNSS_ParsePOSLLHData(GNSS);
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f000 fadf 	bl	80012b4 <GNSS_ParsePOSLLHData>
 8000cf6:	e010      	b.n	8000d1a <GNSS_ParseBuffer+0xdc>
			} else if (GNSS->uartWorkingBuffer[var + 2] == 0x01 && GNSS->uartWorkingBuffer[var + 3] == 0x04) { // Look at: 32.17.6.1 u-blox 8 Receiver description
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	3302      	adds	r3, #2
 8000cfc:	687a      	ldr	r2, [r7, #4]
 8000cfe:	4413      	add	r3, r2
 8000d00:	7a1b      	ldrb	r3, [r3, #8]
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	d109      	bne.n	8000d1a <GNSS_ParseBuffer+0xdc>
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	3303      	adds	r3, #3
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	7a1b      	ldrb	r3, [r3, #8]
 8000d10:	2b04      	cmp	r3, #4
 8000d12:	d102      	bne.n	8000d1a <GNSS_ParseBuffer+0xdc>
				GNSS_ParseDOPData(GNSS);
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	f000 fb89 	bl	800142c <GNSS_ParseDOPData>
	for (int var = 0; var <= 100; ++var) {
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	2b64      	cmp	r3, #100	; 0x64
 8000d24:	dd92      	ble.n	8000c4c <GNSS_ParseBuffer+0xe>
			}
		}
	}
}
 8000d26:	bf00      	nop
 8000d28:	bf00      	nop
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <GNSS_GetPVTData>:

/*!
 * Make request for navigation position velocity time solution data.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_GetPVTData(GNSS_StateHandle *GNSS) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(GNSS->huart, getPVTData,
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2208      	movs	r2, #8
 8000d3e:	4907      	ldr	r1, [pc, #28]	; (8000d5c <GNSS_GetPVTData+0x2c>)
 8000d40:	4618      	mov	r0, r3
 8000d42:	f003 fd5d 	bl	8004800 <HAL_UART_Transmit_DMA>
			sizeof(getPVTData) / sizeof(uint8_t));
	HAL_UART_Receive_IT(GNSS->huart, GNSS_Handle.uartWorkingBuffer, 100);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	2264      	movs	r2, #100	; 0x64
 8000d4c:	4904      	ldr	r1, [pc, #16]	; (8000d60 <GNSS_GetPVTData+0x30>)
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f003 fd11 	bl	8004776 <HAL_UART_Receive_IT>
}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	08008704 	.word	0x08008704
 8000d60:	200001f8 	.word	0x200001f8

08000d64 <GNSS_ParseUniqID>:
/*!
 * Parse data to unique chip ID standard.
 * Look at: 32.19.1.1 u-blox 8 Receiver description
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParseUniqID(GNSS_StateHandle *GNSS) {
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	for (int var = 0; var < 5; ++var) {
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	60fb      	str	r3, [r7, #12]
 8000d70:	e00d      	b.n	8000d8e <GNSS_ParseUniqID+0x2a>
		GNSS->uniqueID[var] = GNSS_Handle.uartWorkingBuffer[10 + var];
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	330a      	adds	r3, #10
 8000d76:	4a0b      	ldr	r2, [pc, #44]	; (8000da4 <GNSS_ParseUniqID+0x40>)
 8000d78:	4413      	add	r3, r2
 8000d7a:	7a19      	ldrb	r1, [r3, #8]
 8000d7c:	687a      	ldr	r2, [r7, #4]
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	4413      	add	r3, r2
 8000d82:	3304      	adds	r3, #4
 8000d84:	460a      	mov	r2, r1
 8000d86:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 5; ++var) {
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	60fb      	str	r3, [r7, #12]
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	2b04      	cmp	r3, #4
 8000d92:	ddee      	ble.n	8000d72 <GNSS_ParseUniqID+0xe>
	}
}
 8000d94:	bf00      	nop
 8000d96:	bf00      	nop
 8000d98:	3714      	adds	r7, #20
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	200001f0 	.word	0x200001f0

08000da8 <GNSS_SetMode>:

/*!
 * Changing the GNSS mode.
 * Look at: 32.10.19 u-blox 8 Receiver description
 */
void GNSS_SetMode(GNSS_StateHandle *GNSS, short gnssMode) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	460b      	mov	r3, r1
 8000db2:	807b      	strh	r3, [r7, #2]
	if (gnssMode == 0) {
 8000db4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d107      	bne.n	8000dcc <GNSS_SetMode+0x24>
		HAL_UART_Transmit_DMA(GNSS->huart, setPortableMode,sizeof(setPortableMode) / sizeof(uint8_t));
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	222c      	movs	r2, #44	; 0x2c
 8000dc2:	493a      	ldr	r1, [pc, #232]	; (8000eac <GNSS_SetMode+0x104>)
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f003 fd1b 	bl	8004800 <HAL_UART_Transmit_DMA>
	} else if (gnssMode == 8) {
		HAL_UART_Transmit_DMA(GNSS->huart, setWirstMode,sizeof(setWirstMode) / sizeof(uint8_t));
	} else if (gnssMode == 9) {
		HAL_UART_Transmit_DMA(GNSS->huart, setBikeMode,sizeof(setBikeMode) / sizeof(uint8_t));
	}
}
 8000dca:	e06a      	b.n	8000ea2 <GNSS_SetMode+0xfa>
	} else if (gnssMode == 1) {
 8000dcc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d107      	bne.n	8000de4 <GNSS_SetMode+0x3c>
		HAL_UART_Transmit_DMA(GNSS->huart, setStationaryMode,sizeof(setStationaryMode) / sizeof(uint8_t));
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	222c      	movs	r2, #44	; 0x2c
 8000dda:	4935      	ldr	r1, [pc, #212]	; (8000eb0 <GNSS_SetMode+0x108>)
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f003 fd0f 	bl	8004800 <HAL_UART_Transmit_DMA>
}
 8000de2:	e05e      	b.n	8000ea2 <GNSS_SetMode+0xfa>
	} else if (gnssMode == 2) {
 8000de4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d107      	bne.n	8000dfc <GNSS_SetMode+0x54>
		HAL_UART_Transmit_DMA(GNSS->huart, setPedestrianMode,sizeof(setPedestrianMode) / sizeof(uint8_t));
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	222c      	movs	r2, #44	; 0x2c
 8000df2:	4930      	ldr	r1, [pc, #192]	; (8000eb4 <GNSS_SetMode+0x10c>)
 8000df4:	4618      	mov	r0, r3
 8000df6:	f003 fd03 	bl	8004800 <HAL_UART_Transmit_DMA>
}
 8000dfa:	e052      	b.n	8000ea2 <GNSS_SetMode+0xfa>
	} else if (gnssMode == 3) {
 8000dfc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e00:	2b03      	cmp	r3, #3
 8000e02:	d107      	bne.n	8000e14 <GNSS_SetMode+0x6c>
		HAL_UART_Transmit_DMA(GNSS->huart, setAutomotiveMode,sizeof(setAutomotiveMode) / sizeof(uint8_t));
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	222c      	movs	r2, #44	; 0x2c
 8000e0a:	492b      	ldr	r1, [pc, #172]	; (8000eb8 <GNSS_SetMode+0x110>)
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f003 fcf7 	bl	8004800 <HAL_UART_Transmit_DMA>
}
 8000e12:	e046      	b.n	8000ea2 <GNSS_SetMode+0xfa>
	} else if (gnssMode == 4) {
 8000e14:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e18:	2b04      	cmp	r3, #4
 8000e1a:	d107      	bne.n	8000e2c <GNSS_SetMode+0x84>
		HAL_UART_Transmit_DMA(GNSS->huart, setAutomotiveMode,sizeof(setAutomotiveMode) / sizeof(uint8_t));
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	222c      	movs	r2, #44	; 0x2c
 8000e22:	4925      	ldr	r1, [pc, #148]	; (8000eb8 <GNSS_SetMode+0x110>)
 8000e24:	4618      	mov	r0, r3
 8000e26:	f003 fceb 	bl	8004800 <HAL_UART_Transmit_DMA>
}
 8000e2a:	e03a      	b.n	8000ea2 <GNSS_SetMode+0xfa>
	} else if (gnssMode == 5) {
 8000e2c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e30:	2b05      	cmp	r3, #5
 8000e32:	d107      	bne.n	8000e44 <GNSS_SetMode+0x9c>
		HAL_UART_Transmit_DMA(GNSS->huart, setAirbone1GMode,sizeof(setAirbone1GMode) / sizeof(uint8_t));
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	222c      	movs	r2, #44	; 0x2c
 8000e3a:	4920      	ldr	r1, [pc, #128]	; (8000ebc <GNSS_SetMode+0x114>)
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f003 fcdf 	bl	8004800 <HAL_UART_Transmit_DMA>
}
 8000e42:	e02e      	b.n	8000ea2 <GNSS_SetMode+0xfa>
	} else if (gnssMode == 6) {
 8000e44:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e48:	2b06      	cmp	r3, #6
 8000e4a:	d107      	bne.n	8000e5c <GNSS_SetMode+0xb4>
		HAL_UART_Transmit_DMA(GNSS->huart, setAirbone2GMode,sizeof(setAirbone2GMode) / sizeof(uint8_t));
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	222c      	movs	r2, #44	; 0x2c
 8000e52:	491b      	ldr	r1, [pc, #108]	; (8000ec0 <GNSS_SetMode+0x118>)
 8000e54:	4618      	mov	r0, r3
 8000e56:	f003 fcd3 	bl	8004800 <HAL_UART_Transmit_DMA>
}
 8000e5a:	e022      	b.n	8000ea2 <GNSS_SetMode+0xfa>
	} else if (gnssMode == 7) {
 8000e5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e60:	2b07      	cmp	r3, #7
 8000e62:	d107      	bne.n	8000e74 <GNSS_SetMode+0xcc>
		HAL_UART_Transmit_DMA(GNSS->huart, setAirbone4GMode,sizeof(setAirbone4GMode) / sizeof(uint8_t));
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	222c      	movs	r2, #44	; 0x2c
 8000e6a:	4916      	ldr	r1, [pc, #88]	; (8000ec4 <GNSS_SetMode+0x11c>)
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f003 fcc7 	bl	8004800 <HAL_UART_Transmit_DMA>
}
 8000e72:	e016      	b.n	8000ea2 <GNSS_SetMode+0xfa>
	} else if (gnssMode == 8) {
 8000e74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e78:	2b08      	cmp	r3, #8
 8000e7a:	d107      	bne.n	8000e8c <GNSS_SetMode+0xe4>
		HAL_UART_Transmit_DMA(GNSS->huart, setWirstMode,sizeof(setWirstMode) / sizeof(uint8_t));
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	222c      	movs	r2, #44	; 0x2c
 8000e82:	4911      	ldr	r1, [pc, #68]	; (8000ec8 <GNSS_SetMode+0x120>)
 8000e84:	4618      	mov	r0, r3
 8000e86:	f003 fcbb 	bl	8004800 <HAL_UART_Transmit_DMA>
}
 8000e8a:	e00a      	b.n	8000ea2 <GNSS_SetMode+0xfa>
	} else if (gnssMode == 9) {
 8000e8c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e90:	2b09      	cmp	r3, #9
 8000e92:	d106      	bne.n	8000ea2 <GNSS_SetMode+0xfa>
		HAL_UART_Transmit_DMA(GNSS->huart, setBikeMode,sizeof(setBikeMode) / sizeof(uint8_t));
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	222c      	movs	r2, #44	; 0x2c
 8000e9a:	490c      	ldr	r1, [pc, #48]	; (8000ecc <GNSS_SetMode+0x124>)
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f003 fcaf 	bl	8004800 <HAL_UART_Transmit_DMA>
}
 8000ea2:	bf00      	nop
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	0800870c 	.word	0x0800870c
 8000eb0:	08008738 	.word	0x08008738
 8000eb4:	08008764 	.word	0x08008764
 8000eb8:	08008790 	.word	0x08008790
 8000ebc:	080087bc 	.word	0x080087bc
 8000ec0:	080087e8 	.word	0x080087e8
 8000ec4:	08008814 	.word	0x08008814
 8000ec8:	08008840 	.word	0x08008840
 8000ecc:	0800886c 	.word	0x0800886c

08000ed0 <GNSS_ParsePVTData>:
/*!
 * Parse data to navigation position velocity time solution standard.
 * Look at: 32.17.15.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParsePVTData(GNSS_StateHandle *GNSS) {
 8000ed0:	b480      	push	{r7}
 8000ed2:	b08f      	sub	sp, #60	; 0x3c
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
	/* Offset is 10 because the first 10 bytes are the sync bytes, class and id, length */
	uShort.bytes[0] = GNSS_Handle.uartWorkingBuffer[10];
 8000ed8:	4b93      	ldr	r3, [pc, #588]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000eda:	7c9a      	ldrb	r2, [r3, #18]
 8000edc:	4b93      	ldr	r3, [pc, #588]	; (800112c <GNSS_ParsePVTData+0x25c>)
 8000ede:	701a      	strb	r2, [r3, #0]
	GNSS->yearBytes[0]=GNSS_Handle.uartWorkingBuffer[10];
 8000ee0:	4b91      	ldr	r3, [pc, #580]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000ee2:	7c9a      	ldrb	r2, [r3, #18]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	uShort.bytes[1] = GNSS_Handle.uartWorkingBuffer[11];
 8000eea:	4b8f      	ldr	r3, [pc, #572]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000eec:	7cda      	ldrb	r2, [r3, #19]
 8000eee:	4b8f      	ldr	r3, [pc, #572]	; (800112c <GNSS_ParsePVTData+0x25c>)
 8000ef0:	705a      	strb	r2, [r3, #1]
	GNSS->yearBytes[1]=GNSS_Handle.uartWorkingBuffer[11];
 8000ef2:	4b8d      	ldr	r3, [pc, #564]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000ef4:	7cda      	ldrb	r2, [r3, #19]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
	GNSS->year = uShort.uShort;
 8000efc:	4b8b      	ldr	r3, [pc, #556]	; (800112c <GNSS_ParsePVTData+0x25c>)
 8000efe:	881a      	ldrh	r2, [r3, #0]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	GNSS->month = GNSS_Handle.uartWorkingBuffer[12];
 8000f06:	4b88      	ldr	r3, [pc, #544]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000f08:	7d1a      	ldrb	r2, [r3, #20]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	GNSS->day = GNSS_Handle.uartWorkingBuffer[13];
 8000f10:	4b85      	ldr	r3, [pc, #532]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000f12:	7d5a      	ldrb	r2, [r3, #21]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
	GNSS->hour = GNSS_Handle.uartWorkingBuffer[14];
 8000f1a:	4b83      	ldr	r3, [pc, #524]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000f1c:	7d9a      	ldrb	r2, [r3, #22]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	GNSS->min = GNSS_Handle.uartWorkingBuffer[15];
 8000f24:	4b80      	ldr	r3, [pc, #512]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000f26:	7dda      	ldrb	r2, [r3, #23]
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
	GNSS->sec = GNSS_Handle.uartWorkingBuffer[16];
 8000f2e:	4b7e      	ldr	r3, [pc, #504]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000f30:	7e1a      	ldrb	r2, [r3, #24]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76

	for (int var = 0; var < 4; ++var) {
 8000f38:	2300      	movs	r3, #0
 8000f3a:	637b      	str	r3, [r7, #52]	; 0x34
 8000f3c:	e00c      	b.n	8000f58 <GNSS_ParsePVTData+0x88>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 22];
 8000f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f40:	3316      	adds	r3, #22
 8000f42:	4a79      	ldr	r2, [pc, #484]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000f44:	4413      	add	r3, r2
 8000f46:	7a19      	ldrb	r1, [r3, #8]
 8000f48:	4a79      	ldr	r2, [pc, #484]	; (8001130 <GNSS_ParsePVTData+0x260>)
 8000f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f4c:	4413      	add	r3, r2
 8000f4e:	460a      	mov	r2, r1
 8000f50:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8000f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f54:	3301      	adds	r3, #1
 8000f56:	637b      	str	r3, [r7, #52]	; 0x34
 8000f58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f5a:	2b03      	cmp	r3, #3
 8000f5c:	ddef      	ble.n	8000f3e <GNSS_ParsePVTData+0x6e>
	}
	GNSS->msec = (uint16_t)(iLong.iLong / 1000000);
 8000f5e:	4b74      	ldr	r3, [pc, #464]	; (8001130 <GNSS_ParsePVTData+0x260>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a74      	ldr	r2, [pc, #464]	; (8001134 <GNSS_ParsePVTData+0x264>)
 8000f64:	fb82 1203 	smull	r1, r2, r2, r3
 8000f68:	1492      	asrs	r2, r2, #18
 8000f6a:	17db      	asrs	r3, r3, #31
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
	{
		GNSS->sec = GNSS->sec - 1;
		GNSS->msec = 1000000 + GNSS->msec;
	}

	GNSS->fixType = GNSS_Handle.uartWorkingBuffer[26];
 8000f76:	4b6c      	ldr	r3, [pc, #432]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000f78:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
	GNSS->numSv = GNSS_Handle.uartWorkingBuffer[29];
 8000f82:	4b69      	ldr	r3, [pc, #420]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000f84:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b

	for (int var = 0; var < 4; ++var) {
 8000f8e:	2300      	movs	r3, #0
 8000f90:	633b      	str	r3, [r7, #48]	; 0x30
 8000f92:	e017      	b.n	8000fc4 <GNSS_ParsePVTData+0xf4>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 30];
 8000f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f96:	331e      	adds	r3, #30
 8000f98:	4a63      	ldr	r2, [pc, #396]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000f9a:	4413      	add	r3, r2
 8000f9c:	7a19      	ldrb	r1, [r3, #8]
 8000f9e:	4a64      	ldr	r2, [pc, #400]	; (8001130 <GNSS_ParsePVTData+0x260>)
 8000fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fa2:	4413      	add	r3, r2
 8000fa4:	460a      	mov	r2, r1
 8000fa6:	701a      	strb	r2, [r3, #0]
		GNSS->lonBytes[var]= GNSS_Handle.uartWorkingBuffer[var + 30];
 8000fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000faa:	331e      	adds	r3, #30
 8000fac:	4a5e      	ldr	r2, [pc, #376]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000fae:	4413      	add	r3, r2
 8000fb0:	7a19      	ldrb	r1, [r3, #8]
 8000fb2:	687a      	ldr	r2, [r7, #4]
 8000fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fb6:	4413      	add	r3, r2
 8000fb8:	3380      	adds	r3, #128	; 0x80
 8000fba:	460a      	mov	r2, r1
 8000fbc:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8000fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	633b      	str	r3, [r7, #48]	; 0x30
 8000fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fc6:	2b03      	cmp	r3, #3
 8000fc8:	dde4      	ble.n	8000f94 <GNSS_ParsePVTData+0xc4>
	}
	GNSS->lon = iLong.iLong;
 8000fca:	4b59      	ldr	r3, [pc, #356]	; (8001130 <GNSS_ParsePVTData+0x260>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	67da      	str	r2, [r3, #124]	; 0x7c
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 8000fd2:	4b57      	ldr	r3, [pc, #348]	; (8001130 <GNSS_ParsePVTData+0x260>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	ee07 3a90 	vmov	s15, r3
 8000fda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fde:	eddf 6a56 	vldr	s13, [pc, #344]	; 8001138 <GNSS_ParsePVTData+0x268>
 8000fe2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
	for (int var = 0; var < 4; ++var) {
 8000fec:	2300      	movs	r3, #0
 8000fee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ff0:	e017      	b.n	8001022 <GNSS_ParsePVTData+0x152>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 34];
 8000ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ff4:	3322      	adds	r3, #34	; 0x22
 8000ff6:	4a4c      	ldr	r2, [pc, #304]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8000ff8:	4413      	add	r3, r2
 8000ffa:	7a19      	ldrb	r1, [r3, #8]
 8000ffc:	4a4c      	ldr	r2, [pc, #304]	; (8001130 <GNSS_ParsePVTData+0x260>)
 8000ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001000:	4413      	add	r3, r2
 8001002:	460a      	mov	r2, r1
 8001004:	701a      	strb	r2, [r3, #0]
		GNSS->latBytes[var]=GNSS_Handle.uartWorkingBuffer[var + 34];
 8001006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001008:	3322      	adds	r3, #34	; 0x22
 800100a:	4a47      	ldr	r2, [pc, #284]	; (8001128 <GNSS_ParsePVTData+0x258>)
 800100c:	4413      	add	r3, r2
 800100e:	7a19      	ldrb	r1, [r3, #8]
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001014:	4413      	add	r3, r2
 8001016:	3388      	adds	r3, #136	; 0x88
 8001018:	460a      	mov	r2, r1
 800101a:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800101c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800101e:	3301      	adds	r3, #1
 8001020:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001024:	2b03      	cmp	r3, #3
 8001026:	dde4      	ble.n	8000ff2 <GNSS_ParsePVTData+0x122>
	}
	GNSS->lat = iLong.iLong;
 8001028:	4b41      	ldr	r3, [pc, #260]	; (8001130 <GNSS_ParsePVTData+0x260>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 8001032:	4b3f      	ldr	r3, [pc, #252]	; (8001130 <GNSS_ParsePVTData+0x260>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	ee07 3a90 	vmov	s15, r3
 800103a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800103e:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001138 <GNSS_ParsePVTData+0x268>
 8001042:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
	for (int var = 0; var < 4; ++var) {
 800104c:	2300      	movs	r3, #0
 800104e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001050:	e00c      	b.n	800106c <GNSS_ParsePVTData+0x19c>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 38];
 8001052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001054:	3326      	adds	r3, #38	; 0x26
 8001056:	4a34      	ldr	r2, [pc, #208]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8001058:	4413      	add	r3, r2
 800105a:	7a19      	ldrb	r1, [r3, #8]
 800105c:	4a34      	ldr	r2, [pc, #208]	; (8001130 <GNSS_ParsePVTData+0x260>)
 800105e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001060:	4413      	add	r3, r2
 8001062:	460a      	mov	r2, r1
 8001064:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001068:	3301      	adds	r3, #1
 800106a:	62bb      	str	r3, [r7, #40]	; 0x28
 800106c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800106e:	2b03      	cmp	r3, #3
 8001070:	ddef      	ble.n	8001052 <GNSS_ParsePVTData+0x182>
	}
	GNSS->height = iLong.iLong;
 8001072:	4b2f      	ldr	r3, [pc, #188]	; (8001130 <GNSS_ParsePVTData+0x260>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	for (int var = 0; var < 4; ++var) {
 800107c:	2300      	movs	r3, #0
 800107e:	627b      	str	r3, [r7, #36]	; 0x24
 8001080:	e017      	b.n	80010b2 <GNSS_ParsePVTData+0x1e2>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 42];
 8001082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001084:	332a      	adds	r3, #42	; 0x2a
 8001086:	4a28      	ldr	r2, [pc, #160]	; (8001128 <GNSS_ParsePVTData+0x258>)
 8001088:	4413      	add	r3, r2
 800108a:	7a19      	ldrb	r1, [r3, #8]
 800108c:	4a28      	ldr	r2, [pc, #160]	; (8001130 <GNSS_ParsePVTData+0x260>)
 800108e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001090:	4413      	add	r3, r2
 8001092:	460a      	mov	r2, r1
 8001094:	701a      	strb	r2, [r3, #0]
		GNSS->hMSLBytes[var] = GNSS_Handle.uartWorkingBuffer[var + 42];
 8001096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001098:	332a      	adds	r3, #42	; 0x2a
 800109a:	4a23      	ldr	r2, [pc, #140]	; (8001128 <GNSS_ParsePVTData+0x258>)
 800109c:	4413      	add	r3, r2
 800109e:	7a19      	ldrb	r1, [r3, #8]
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a4:	4413      	add	r3, r2
 80010a6:	339c      	adds	r3, #156	; 0x9c
 80010a8:	460a      	mov	r2, r1
 80010aa:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80010ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ae:	3301      	adds	r3, #1
 80010b0:	627b      	str	r3, [r7, #36]	; 0x24
 80010b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b4:	2b03      	cmp	r3, #3
 80010b6:	dde4      	ble.n	8001082 <GNSS_ParsePVTData+0x1b2>
	}
	GNSS->hMSL = iLong.iLong;
 80010b8:	4b1d      	ldr	r3, [pc, #116]	; (8001130 <GNSS_ParsePVTData+0x260>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	for (int var = 0; var < 4; ++var) {
 80010c2:	2300      	movs	r3, #0
 80010c4:	623b      	str	r3, [r7, #32]
 80010c6:	e00c      	b.n	80010e2 <GNSS_ParsePVTData+0x212>
		uLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 46];
 80010c8:	6a3b      	ldr	r3, [r7, #32]
 80010ca:	332e      	adds	r3, #46	; 0x2e
 80010cc:	4a16      	ldr	r2, [pc, #88]	; (8001128 <GNSS_ParsePVTData+0x258>)
 80010ce:	4413      	add	r3, r2
 80010d0:	7a19      	ldrb	r1, [r3, #8]
 80010d2:	4a1a      	ldr	r2, [pc, #104]	; (800113c <GNSS_ParsePVTData+0x26c>)
 80010d4:	6a3b      	ldr	r3, [r7, #32]
 80010d6:	4413      	add	r3, r2
 80010d8:	460a      	mov	r2, r1
 80010da:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80010dc:	6a3b      	ldr	r3, [r7, #32]
 80010de:	3301      	adds	r3, #1
 80010e0:	623b      	str	r3, [r7, #32]
 80010e2:	6a3b      	ldr	r3, [r7, #32]
 80010e4:	2b03      	cmp	r3, #3
 80010e6:	ddef      	ble.n	80010c8 <GNSS_ParsePVTData+0x1f8>
	}
	GNSS->hAcc = uLong.uLong;
 80010e8:	4b14      	ldr	r3, [pc, #80]	; (800113c <GNSS_ParsePVTData+0x26c>)
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

	for (int var = 0; var < 4; ++var) {
 80010f2:	2300      	movs	r3, #0
 80010f4:	61fb      	str	r3, [r7, #28]
 80010f6:	e00c      	b.n	8001112 <GNSS_ParsePVTData+0x242>
		uLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 50];
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	3332      	adds	r3, #50	; 0x32
 80010fc:	4a0a      	ldr	r2, [pc, #40]	; (8001128 <GNSS_ParsePVTData+0x258>)
 80010fe:	4413      	add	r3, r2
 8001100:	7a19      	ldrb	r1, [r3, #8]
 8001102:	4a0e      	ldr	r2, [pc, #56]	; (800113c <GNSS_ParsePVTData+0x26c>)
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	4413      	add	r3, r2
 8001108:	460a      	mov	r2, r1
 800110a:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	3301      	adds	r3, #1
 8001110:	61fb      	str	r3, [r7, #28]
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	2b03      	cmp	r3, #3
 8001116:	ddef      	ble.n	80010f8 <GNSS_ParsePVTData+0x228>
	}
	GNSS->vAcc = uLong.uLong;
 8001118:	4b08      	ldr	r3, [pc, #32]	; (800113c <GNSS_ParsePVTData+0x26c>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

	for (int var = 0; var < 4; ++var) {
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
 8001126:	e023      	b.n	8001170 <GNSS_ParsePVTData+0x2a0>
 8001128:	200001f0 	.word	0x200001f0
 800112c:	200002b0 	.word	0x200002b0
 8001130:	200002b8 	.word	0x200002b8
 8001134:	431bde83 	.word	0x431bde83
 8001138:	4b189680 	.word	0x4b189680
 800113c:	200002b4 	.word	0x200002b4
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 66];
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	3342      	adds	r3, #66	; 0x42
 8001144:	4a3c      	ldr	r2, [pc, #240]	; (8001238 <GNSS_ParsePVTData+0x368>)
 8001146:	4413      	add	r3, r2
 8001148:	7a19      	ldrb	r1, [r3, #8]
 800114a:	4a3c      	ldr	r2, [pc, #240]	; (800123c <GNSS_ParsePVTData+0x36c>)
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	4413      	add	r3, r2
 8001150:	460a      	mov	r2, r1
 8001152:	701a      	strb	r2, [r3, #0]
		GNSS->gSpeedBytes[var] = GNSS_Handle.uartWorkingBuffer[var + 66];
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	3342      	adds	r3, #66	; 0x42
 8001158:	4a37      	ldr	r2, [pc, #220]	; (8001238 <GNSS_ParsePVTData+0x368>)
 800115a:	4413      	add	r3, r2
 800115c:	7a19      	ldrb	r1, [r3, #8]
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	4413      	add	r3, r2
 8001164:	33ac      	adds	r3, #172	; 0xac
 8001166:	460a      	mov	r2, r1
 8001168:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800116a:	69bb      	ldr	r3, [r7, #24]
 800116c:	3301      	adds	r3, #1
 800116e:	61bb      	str	r3, [r7, #24]
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	2b03      	cmp	r3, #3
 8001174:	dde4      	ble.n	8001140 <GNSS_ParsePVTData+0x270>
	}
	GNSS->gSpeed = (float)iLong.iLong / 1000;
 8001176:	4b31      	ldr	r3, [pc, #196]	; (800123c <GNSS_ParsePVTData+0x36c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001182:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8001240 <GNSS_ParsePVTData+0x370>
 8001186:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8

	for (int var = 0; var < 4; ++var) {
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
 8001194:	e00c      	b.n	80011b0 <GNSS_ParsePVTData+0x2e0>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 70];
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	3346      	adds	r3, #70	; 0x46
 800119a:	4a27      	ldr	r2, [pc, #156]	; (8001238 <GNSS_ParsePVTData+0x368>)
 800119c:	4413      	add	r3, r2
 800119e:	7a19      	ldrb	r1, [r3, #8]
 80011a0:	4a26      	ldr	r2, [pc, #152]	; (800123c <GNSS_ParsePVTData+0x36c>)
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	4413      	add	r3, r2
 80011a6:	460a      	mov	r2, r1
 80011a8:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	3301      	adds	r3, #1
 80011ae:	617b      	str	r3, [r7, #20]
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	2b03      	cmp	r3, #3
 80011b4:	ddef      	ble.n	8001196 <GNSS_ParsePVTData+0x2c6>
	}
	GNSS->headMot = (float)iLong.iLong / 100000;
 80011b6:	4b21      	ldr	r3, [pc, #132]	; (800123c <GNSS_ParsePVTData+0x36c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	ee07 3a90 	vmov	s15, r3
 80011be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011c2:	eddf 6a20 	vldr	s13, [pc, #128]	; 8001244 <GNSS_ParsePVTData+0x374>
 80011c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0

	// calculate checksum
	uint8_t  CK_A = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	74fb      	strb	r3, [r7, #19]
	uint8_t  CK_B = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	74bb      	strb	r3, [r7, #18]
	for (int i = 2; i < 98; i++)	// Iterate over data without sync bytes and the checksum bytes at the end
 80011d8:	2302      	movs	r3, #2
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	e00e      	b.n	80011fc <GNSS_ParsePVTData+0x32c>
	{
		CK_A = CK_A + GNSS_Handle.uartWorkingBuffer[i];
 80011de:	4a16      	ldr	r2, [pc, #88]	; (8001238 <GNSS_ParsePVTData+0x368>)
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	4413      	add	r3, r2
 80011e4:	3308      	adds	r3, #8
 80011e6:	781a      	ldrb	r2, [r3, #0]
 80011e8:	7cfb      	ldrb	r3, [r7, #19]
 80011ea:	4413      	add	r3, r2
 80011ec:	74fb      	strb	r3, [r7, #19]
		CK_B = CK_B + CK_A;
 80011ee:	7cba      	ldrb	r2, [r7, #18]
 80011f0:	7cfb      	ldrb	r3, [r7, #19]
 80011f2:	4413      	add	r3, r2
 80011f4:	74bb      	strb	r3, [r7, #18]
	for (int i = 2; i < 98; i++)	// Iterate over data without sync bytes and the checksum bytes at the end
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	3301      	adds	r3, #1
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2b61      	cmp	r3, #97	; 0x61
 8001200:	dded      	ble.n	80011de <GNSS_ParsePVTData+0x30e>
	}

	GNSS->ckA_calc = CK_A;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	7cfa      	ldrb	r2, [r7, #19]
 8001206:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	GNSS->ckB_calc = CK_B;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	7cba      	ldrb	r2, [r7, #18]
 800120e:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5

	GNSS->ckA_data = GNSS_Handle.uartWorkingBuffer[98];
 8001212:	4b09      	ldr	r3, [pc, #36]	; (8001238 <GNSS_ParsePVTData+0x368>)
 8001214:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f883 20b6 	strb.w	r2, [r3, #182]	; 0xb6
	GNSS->ckB_data = GNSS_Handle.uartWorkingBuffer[99];
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <GNSS_ParsePVTData+0x368>)
 8001220:	f893 206b 	ldrb.w	r2, [r3, #107]	; 0x6b
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
}
 800122a:	bf00      	nop
 800122c:	373c      	adds	r7, #60	; 0x3c
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	200001f0 	.word	0x200001f0
 800123c:	200002b8 	.word	0x200002b8
 8001240:	447a0000 	.word	0x447a0000
 8001244:	47c35000 	.word	0x47c35000

08001248 <GNSS_ParseNavigatorData>:
/*!
 * Parse data to UTC time solution standard.
 * Look at: 32.17.30.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParseNavigatorData(GNSS_StateHandle *GNSS) {
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	uShort.bytes[0] = GNSS_Handle.uartWorkingBuffer[18];
 8001250:	4b16      	ldr	r3, [pc, #88]	; (80012ac <GNSS_ParseNavigatorData+0x64>)
 8001252:	7e9a      	ldrb	r2, [r3, #26]
 8001254:	4b16      	ldr	r3, [pc, #88]	; (80012b0 <GNSS_ParseNavigatorData+0x68>)
 8001256:	701a      	strb	r2, [r3, #0]
	uShort.bytes[1] = GNSS_Handle.uartWorkingBuffer[19];
 8001258:	4b14      	ldr	r3, [pc, #80]	; (80012ac <GNSS_ParseNavigatorData+0x64>)
 800125a:	7eda      	ldrb	r2, [r3, #27]
 800125c:	4b14      	ldr	r3, [pc, #80]	; (80012b0 <GNSS_ParseNavigatorData+0x68>)
 800125e:	705a      	strb	r2, [r3, #1]
	GNSS->year = uShort.uShort;
 8001260:	4b13      	ldr	r3, [pc, #76]	; (80012b0 <GNSS_ParseNavigatorData+0x68>)
 8001262:	881a      	ldrh	r2, [r3, #0]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	GNSS->month = GNSS_Handle.uartWorkingBuffer[20];
 800126a:	4b10      	ldr	r3, [pc, #64]	; (80012ac <GNSS_ParseNavigatorData+0x64>)
 800126c:	7f1a      	ldrb	r2, [r3, #28]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	GNSS->day = GNSS_Handle.uartWorkingBuffer[21];
 8001274:	4b0d      	ldr	r3, [pc, #52]	; (80012ac <GNSS_ParseNavigatorData+0x64>)
 8001276:	7f5a      	ldrb	r2, [r3, #29]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
	GNSS->hour = GNSS_Handle.uartWorkingBuffer[22];
 800127e:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <GNSS_ParseNavigatorData+0x64>)
 8001280:	7f9a      	ldrb	r2, [r3, #30]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	GNSS->min = GNSS_Handle.uartWorkingBuffer[23];
 8001288:	4b08      	ldr	r3, [pc, #32]	; (80012ac <GNSS_ParseNavigatorData+0x64>)
 800128a:	7fda      	ldrb	r2, [r3, #31]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
	GNSS->sec = GNSS_Handle.uartWorkingBuffer[24];
 8001292:	4b06      	ldr	r3, [pc, #24]	; (80012ac <GNSS_ParseNavigatorData+0x64>)
 8001294:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
}
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	200001f0 	.word	0x200001f0
 80012b0:	200002b0 	.word	0x200002b0

080012b4 <GNSS_ParsePOSLLHData>:
/*!
 * Parse data to geodetic position solution standard.
 * Look at: 32.17.14.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParsePOSLLHData(GNSS_StateHandle *GNSS) {
 80012b4:	b480      	push	{r7}
 80012b6:	b089      	sub	sp, #36	; 0x24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	for (int var = 0; var < 4; ++var) {
 80012bc:	2300      	movs	r3, #0
 80012be:	61fb      	str	r3, [r7, #28]
 80012c0:	e00c      	b.n	80012dc <GNSS_ParsePOSLLHData+0x28>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 10];
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	330a      	adds	r3, #10
 80012c6:	4a55      	ldr	r2, [pc, #340]	; (800141c <GNSS_ParsePOSLLHData+0x168>)
 80012c8:	4413      	add	r3, r2
 80012ca:	7a19      	ldrb	r1, [r3, #8]
 80012cc:	4a54      	ldr	r2, [pc, #336]	; (8001420 <GNSS_ParsePOSLLHData+0x16c>)
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	4413      	add	r3, r2
 80012d2:	460a      	mov	r2, r1
 80012d4:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	3301      	adds	r3, #1
 80012da:	61fb      	str	r3, [r7, #28]
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	2b03      	cmp	r3, #3
 80012e0:	ddef      	ble.n	80012c2 <GNSS_ParsePOSLLHData+0xe>
	}
	GNSS->lon = iLong.iLong;
 80012e2:	4b4f      	ldr	r3, [pc, #316]	; (8001420 <GNSS_ParsePOSLLHData+0x16c>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	67da      	str	r2, [r3, #124]	; 0x7c
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 80012ea:	4b4d      	ldr	r3, [pc, #308]	; (8001420 <GNSS_ParsePOSLLHData+0x16c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	ee07 3a90 	vmov	s15, r3
 80012f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f6:	eddf 6a4b 	vldr	s13, [pc, #300]	; 8001424 <GNSS_ParsePOSLLHData+0x170>
 80012fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c

	for (int var = 0; var < 4; ++var) {
 8001304:	2300      	movs	r3, #0
 8001306:	61bb      	str	r3, [r7, #24]
 8001308:	e00c      	b.n	8001324 <GNSS_ParsePOSLLHData+0x70>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 14];
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	330e      	adds	r3, #14
 800130e:	4a43      	ldr	r2, [pc, #268]	; (800141c <GNSS_ParsePOSLLHData+0x168>)
 8001310:	4413      	add	r3, r2
 8001312:	7a19      	ldrb	r1, [r3, #8]
 8001314:	4a42      	ldr	r2, [pc, #264]	; (8001420 <GNSS_ParsePOSLLHData+0x16c>)
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	4413      	add	r3, r2
 800131a:	460a      	mov	r2, r1
 800131c:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	3301      	adds	r3, #1
 8001322:	61bb      	str	r3, [r7, #24]
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	2b03      	cmp	r3, #3
 8001328:	ddef      	ble.n	800130a <GNSS_ParsePOSLLHData+0x56>
	}
	GNSS->lat = iLong.iLong;
 800132a:	4b3d      	ldr	r3, [pc, #244]	; (8001420 <GNSS_ParsePOSLLHData+0x16c>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 8001334:	4b3a      	ldr	r3, [pc, #232]	; (8001420 <GNSS_ParsePOSLLHData+0x16c>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	ee07 3a90 	vmov	s15, r3
 800133c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001340:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001424 <GNSS_ParsePOSLLHData+0x170>
 8001344:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90

	for (int var = 0; var < 4; ++var) {
 800134e:	2300      	movs	r3, #0
 8001350:	617b      	str	r3, [r7, #20]
 8001352:	e00c      	b.n	800136e <GNSS_ParsePOSLLHData+0xba>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 18];
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	3312      	adds	r3, #18
 8001358:	4a30      	ldr	r2, [pc, #192]	; (800141c <GNSS_ParsePOSLLHData+0x168>)
 800135a:	4413      	add	r3, r2
 800135c:	7a19      	ldrb	r1, [r3, #8]
 800135e:	4a30      	ldr	r2, [pc, #192]	; (8001420 <GNSS_ParsePOSLLHData+0x16c>)
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	4413      	add	r3, r2
 8001364:	460a      	mov	r2, r1
 8001366:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	3301      	adds	r3, #1
 800136c:	617b      	str	r3, [r7, #20]
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	2b03      	cmp	r3, #3
 8001372:	ddef      	ble.n	8001354 <GNSS_ParsePOSLLHData+0xa0>
	}
	GNSS->height = iLong.iLong;
 8001374:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <GNSS_ParsePOSLLHData+0x16c>)
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	for (int var = 0; var < 4; ++var) {
 800137e:	2300      	movs	r3, #0
 8001380:	613b      	str	r3, [r7, #16]
 8001382:	e00c      	b.n	800139e <GNSS_ParsePOSLLHData+0xea>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 22];
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	3316      	adds	r3, #22
 8001388:	4a24      	ldr	r2, [pc, #144]	; (800141c <GNSS_ParsePOSLLHData+0x168>)
 800138a:	4413      	add	r3, r2
 800138c:	7a19      	ldrb	r1, [r3, #8]
 800138e:	4a24      	ldr	r2, [pc, #144]	; (8001420 <GNSS_ParsePOSLLHData+0x16c>)
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	4413      	add	r3, r2
 8001394:	460a      	mov	r2, r1
 8001396:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	3301      	adds	r3, #1
 800139c:	613b      	str	r3, [r7, #16]
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	2b03      	cmp	r3, #3
 80013a2:	ddef      	ble.n	8001384 <GNSS_ParsePOSLLHData+0xd0>
	}
	GNSS->hMSL = iLong.iLong;
 80013a4:	4b1e      	ldr	r3, [pc, #120]	; (8001420 <GNSS_ParsePOSLLHData+0x16c>)
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	for (int var = 0; var < 4; ++var) {
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	e00c      	b.n	80013ce <GNSS_ParsePOSLLHData+0x11a>
		uLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 26];
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	331a      	adds	r3, #26
 80013b8:	4a18      	ldr	r2, [pc, #96]	; (800141c <GNSS_ParsePOSLLHData+0x168>)
 80013ba:	4413      	add	r3, r2
 80013bc:	7a19      	ldrb	r1, [r3, #8]
 80013be:	4a1a      	ldr	r2, [pc, #104]	; (8001428 <GNSS_ParsePOSLLHData+0x174>)
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	4413      	add	r3, r2
 80013c4:	460a      	mov	r2, r1
 80013c6:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	3301      	adds	r3, #1
 80013cc:	60fb      	str	r3, [r7, #12]
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2b03      	cmp	r3, #3
 80013d2:	ddef      	ble.n	80013b4 <GNSS_ParsePOSLLHData+0x100>
	}
	GNSS->hAcc = uLong.uLong;
 80013d4:	4b14      	ldr	r3, [pc, #80]	; (8001428 <GNSS_ParsePOSLLHData+0x174>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

	for (int var = 0; var < 4; ++var) {
 80013de:	2300      	movs	r3, #0
 80013e0:	60bb      	str	r3, [r7, #8]
 80013e2:	e00c      	b.n	80013fe <GNSS_ParsePOSLLHData+0x14a>
		uLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 30];
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	331e      	adds	r3, #30
 80013e8:	4a0c      	ldr	r2, [pc, #48]	; (800141c <GNSS_ParsePOSLLHData+0x168>)
 80013ea:	4413      	add	r3, r2
 80013ec:	7a19      	ldrb	r1, [r3, #8]
 80013ee:	4a0e      	ldr	r2, [pc, #56]	; (8001428 <GNSS_ParsePOSLLHData+0x174>)
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	4413      	add	r3, r2
 80013f4:	460a      	mov	r2, r1
 80013f6:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	3301      	adds	r3, #1
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	2b03      	cmp	r3, #3
 8001402:	ddef      	ble.n	80013e4 <GNSS_ParsePOSLLHData+0x130>
	}
	GNSS->vAcc = uLong.uLong;
 8001404:	4b08      	ldr	r3, [pc, #32]	; (8001428 <GNSS_ParsePOSLLHData+0x174>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 800140e:	bf00      	nop
 8001410:	3724      	adds	r7, #36	; 0x24
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	200001f0 	.word	0x200001f0
 8001420:	200002b8 	.word	0x200002b8
 8001424:	4b189680 	.word	0x4b189680
 8001428:	200002b4 	.word	0x200002b4

0800142c <GNSS_ParseDOPData>:
/*!
 * Parse data to dillution of precision.
 * Look at: 32.17.6.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParseDOPData(GNSS_StateHandle *GNSS) {
 800142c:	b480      	push	{r7}
 800142e:	b087      	sub	sp, #28
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
	for (int var = 0; var < 2; ++var) {
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]
 8001438:	e017      	b.n	800146a <GNSS_ParseDOPData+0x3e>
			uShort.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 18];
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	3312      	adds	r3, #18
 800143e:	4a2c      	ldr	r2, [pc, #176]	; (80014f0 <GNSS_ParseDOPData+0xc4>)
 8001440:	4413      	add	r3, r2
 8001442:	7a19      	ldrb	r1, [r3, #8]
 8001444:	4a2b      	ldr	r2, [pc, #172]	; (80014f4 <GNSS_ParseDOPData+0xc8>)
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	4413      	add	r3, r2
 800144a:	460a      	mov	r2, r1
 800144c:	701a      	strb	r2, [r3, #0]
			GNSS->hDOPBytes[var] = GNSS_Handle.uartWorkingBuffer[var + 18];
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	3312      	adds	r3, #18
 8001452:	4a27      	ldr	r2, [pc, #156]	; (80014f0 <GNSS_ParseDOPData+0xc4>)
 8001454:	4413      	add	r3, r2
 8001456:	7a19      	ldrb	r1, [r3, #8]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	4413      	add	r3, r2
 800145e:	33bc      	adds	r3, #188	; 0xbc
 8001460:	460a      	mov	r2, r1
 8001462:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 2; ++var) {
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	3301      	adds	r3, #1
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	2b01      	cmp	r3, #1
 800146e:	dde4      	ble.n	800143a <GNSS_ParseDOPData+0xe>
		}

	GNSS->hDOP = (float)uShort.uShort / 100;
 8001470:	4b20      	ldr	r3, [pc, #128]	; (80014f4 <GNSS_ParseDOPData+0xc8>)
 8001472:	881b      	ldrh	r3, [r3, #0]
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800147c:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80014f8 <GNSS_ParseDOPData+0xcc>
 8001480:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	edc3 7a2e 	vstr	s15, [r3, #184]	; 0xb8

	// calculate checksum
	uint8_t  CK_A = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	74fb      	strb	r3, [r7, #19]
	uint8_t  CK_B = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	74bb      	strb	r3, [r7, #18]
	for (int i = 2; i < 24; i++)	// Iterate over data without sync bytes and the checksum bytes at the end
 8001492:	2302      	movs	r3, #2
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	e00e      	b.n	80014b6 <GNSS_ParseDOPData+0x8a>
	{
		CK_A = CK_A + GNSS_Handle.uartWorkingBuffer[i];
 8001498:	4a15      	ldr	r2, [pc, #84]	; (80014f0 <GNSS_ParseDOPData+0xc4>)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	4413      	add	r3, r2
 800149e:	3308      	adds	r3, #8
 80014a0:	781a      	ldrb	r2, [r3, #0]
 80014a2:	7cfb      	ldrb	r3, [r7, #19]
 80014a4:	4413      	add	r3, r2
 80014a6:	74fb      	strb	r3, [r7, #19]
		CK_B = CK_B + CK_A;
 80014a8:	7cba      	ldrb	r2, [r7, #18]
 80014aa:	7cfb      	ldrb	r3, [r7, #19]
 80014ac:	4413      	add	r3, r2
 80014ae:	74bb      	strb	r3, [r7, #18]
	for (int i = 2; i < 24; i++)	// Iterate over data without sync bytes and the checksum bytes at the end
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	3301      	adds	r3, #1
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2b17      	cmp	r3, #23
 80014ba:	dded      	ble.n	8001498 <GNSS_ParseDOPData+0x6c>
	}

	GNSS->ckA_calc = CK_A;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	7cfa      	ldrb	r2, [r7, #19]
 80014c0:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	GNSS->ckB_calc = CK_B;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	7cba      	ldrb	r2, [r7, #18]
 80014c8:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5

	GNSS->ckA_data = GNSS_Handle.uartWorkingBuffer[24];
 80014cc:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <GNSS_ParseDOPData+0xc4>)
 80014ce:	f893 2020 	ldrb.w	r2, [r3, #32]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f883 20b6 	strb.w	r2, [r3, #182]	; 0xb6
	GNSS->ckB_data = GNSS_Handle.uartWorkingBuffer[25];
 80014d8:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <GNSS_ParseDOPData+0xc4>)
 80014da:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
}
 80014e4:	bf00      	nop
 80014e6:	371c      	adds	r7, #28
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	200001f0 	.word	0x200001f0
 80014f4:	200002b0 	.word	0x200002b0
 80014f8:	42c80000 	.word	0x42c80000

080014fc <GNSS_SetUBXConfig>:

/*!
 *  Configure UBX
 */
void GNSS_SetUBXConfig(GNSS_StateHandle *GNSS) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(GNSS->huart, configUBX, sizeof(configUBX) / sizeof(uint8_t));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	221c      	movs	r2, #28
 800150a:	4905      	ldr	r1, [pc, #20]	; (8001520 <GNSS_SetUBXConfig+0x24>)
 800150c:	4618      	mov	r0, r3
 800150e:	f003 f977 	bl	8004800 <HAL_UART_Transmit_DMA>
	HAL_Delay(250);
 8001512:	20fa      	movs	r0, #250	; 0xfa
 8001514:	f000 fd7a 	bl	800200c <HAL_Delay>
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	08008690 	.word	0x08008690

08001524 <GNSS_LoadConfig>:

/*!
 *  Sends the basic configuration: Activation of the UBX standard, change of NMEA version to 4.10 and turn on of the Galileo system.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_LoadConfig(GNSS_StateHandle *GNSS) {
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(GNSS->huart, setNMEA410,
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	221c      	movs	r2, #28
 8001532:	490f      	ldr	r1, [pc, #60]	; (8001570 <GNSS_LoadConfig+0x4c>)
 8001534:	4618      	mov	r0, r3
 8001536:	f003 f963 	bl	8004800 <HAL_UART_Transmit_DMA>
			sizeof(setNMEA410) / sizeof(uint8_t));
	HAL_Delay(250);
 800153a:	20fa      	movs	r0, #250	; 0xfa
 800153c:	f000 fd66 	bl	800200c <HAL_Delay>
	HAL_UART_Transmit_DMA(GNSS->huart, setGNSS,
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	222c      	movs	r2, #44	; 0x2c
 8001546:	490b      	ldr	r1, [pc, #44]	; (8001574 <GNSS_LoadConfig+0x50>)
 8001548:	4618      	mov	r0, r3
 800154a:	f003 f959 	bl	8004800 <HAL_UART_Transmit_DMA>
			sizeof(setGNSS) / sizeof(uint8_t));
	HAL_Delay(250);
 800154e:	20fa      	movs	r0, #250	; 0xfa
 8001550:	f000 fd5c 	bl	800200c <HAL_Delay>
	HAL_UART_Transmit_DMA(GNSS->huart, setRate,
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	220e      	movs	r2, #14
 800155a:	4907      	ldr	r1, [pc, #28]	; (8001578 <GNSS_LoadConfig+0x54>)
 800155c:	4618      	mov	r0, r3
 800155e:	f003 f94f 	bl	8004800 <HAL_UART_Transmit_DMA>
			sizeof(setRate) / sizeof(uint8_t));
	HAL_Delay(250);
 8001562:	20fa      	movs	r0, #250	; 0xfa
 8001564:	f000 fd52 	bl	800200c <HAL_Delay>
}
 8001568:	bf00      	nop
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	080086ac 	.word	0x080086ac
 8001574:	080086c8 	.word	0x080086c8
 8001578:	080086f4 	.word	0x080086f4

0800157c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001584:	1d39      	adds	r1, r7, #4
 8001586:	f04f 33ff 	mov.w	r3, #4294967295
 800158a:	2201      	movs	r2, #1
 800158c:	4803      	ldr	r0, [pc, #12]	; (800159c <__io_putchar+0x20>)
 800158e:	f003 f868 	bl	8004662 <HAL_UART_Transmit>
  return ch;
 8001592:	687b      	ldr	r3, [r7, #4]
}
 8001594:	4618      	mov	r0, r3
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	2000036c 	.word	0x2000036c

080015a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015a6:	f000 fccb 	bl	8001f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015aa:	f000 f877 	bl	800169c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ae:	f000 f98d 	bl	80018cc <MX_GPIO_Init>
  MX_DMA_Init();
 80015b2:	f000 f965 	bl	8001880 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80015b6:	f000 f903 	bl	80017c0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80015ba:	f000 f931 	bl	8001820 <MX_USART2_UART_Init>
  MX_CAN_Init();
 80015be:	f000 f8c9 	bl	8001754 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */

  GNSS_Init(&GNSS_Handle, &huart1);
 80015c2:	492f      	ldr	r1, [pc, #188]	; (8001680 <main+0xe0>)
 80015c4:	482f      	ldr	r0, [pc, #188]	; (8001684 <main+0xe4>)
 80015c6:	f7ff faef 	bl	8000ba8 <GNSS_Init>
  HAL_Delay(100);
 80015ca:	2064      	movs	r0, #100	; 0x64
 80015cc:	f000 fd1e 	bl	800200c <HAL_Delay>

  GNSS_SetUBXConfig(&GNSS_Handle);
 80015d0:	482c      	ldr	r0, [pc, #176]	; (8001684 <main+0xe4>)
 80015d2:	f7ff ff93 	bl	80014fc <GNSS_SetUBXConfig>
  Change_UART1_BaudRate(115200);
 80015d6:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80015da:	f000 f9c1 	bl	8001960 <Change_UART1_BaudRate>
  HAL_UART_Receive_IT(GNSS_Handle.huart, GNSS_Handle.uartWorkingBuffer, 10);
 80015de:	4b29      	ldr	r3, [pc, #164]	; (8001684 <main+0xe4>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	220a      	movs	r2, #10
 80015e4:	4928      	ldr	r1, [pc, #160]	; (8001688 <main+0xe8>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f003 f8c5 	bl	8004776 <HAL_UART_Receive_IT>
  HAL_Delay(100);
 80015ec:	2064      	movs	r0, #100	; 0x64
 80015ee:	f000 fd0d 	bl	800200c <HAL_Delay>

  GNSS_LoadConfig(&GNSS_Handle);
 80015f2:	4824      	ldr	r0, [pc, #144]	; (8001684 <main+0xe4>)
 80015f4:	f7ff ff96 	bl	8001524 <GNSS_LoadConfig>
  uint32_t Timer = HAL_GetTick();
 80015f8:	f000 fcfc 	bl	8001ff4 <HAL_GetTick>
 80015fc:	6078      	str	r0, [r7, #4]
  uint32_t Timer2 = HAL_GetTick();
 80015fe:	f000 fcf9 	bl	8001ff4 <HAL_GetTick>
 8001602:	6038      	str	r0, [r7, #0]

  // Set operating mode of GPS
  GNSS_SetMode(&GNSS_Handle,Automotiv);
 8001604:	2103      	movs	r1, #3
 8001606:	481f      	ldr	r0, [pc, #124]	; (8001684 <main+0xe4>)
 8001608:	f7ff fbce 	bl	8000da8 <GNSS_SetMode>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if ((HAL_GetTick() - Timer) > 100)
 800160c:	f000 fcf2 	bl	8001ff4 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b64      	cmp	r3, #100	; 0x64
 8001618:	d9f8      	bls.n	800160c <main+0x6c>
    {
		GNSS_GetPVTData(&GNSS_Handle);
 800161a:	481a      	ldr	r0, [pc, #104]	; (8001684 <main+0xe4>)
 800161c:	f7ff fb88 	bl	8000d30 <GNSS_GetPVTData>
		GNSS_ParseBuffer(&GNSS_Handle);
 8001620:	4818      	ldr	r0, [pc, #96]	; (8001684 <main+0xe4>)
 8001622:	f7ff fb0c 	bl	8000c3e <GNSS_ParseBuffer>

		if(GNSS_Handle.ckA_calc == GNSS_Handle.ckA_data) {
 8001626:	4b17      	ldr	r3, [pc, #92]	; (8001684 <main+0xe4>)
 8001628:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
 800162c:	4b15      	ldr	r3, [pc, #84]	; (8001684 <main+0xe4>)
 800162e:	f893 30b6 	ldrb.w	r3, [r3, #182]	; 0xb6
 8001632:	429a      	cmp	r2, r3
 8001634:	d105      	bne.n	8001642 <main+0xa2>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001636:	2201      	movs	r2, #1
 8001638:	2108      	movs	r1, #8
 800163a:	4814      	ldr	r0, [pc, #80]	; (800168c <main+0xec>)
 800163c:	f001 fbea 	bl	8002e14 <HAL_GPIO_WritePin>
 8001640:	e004      	b.n	800164c <main+0xac>
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001642:	2200      	movs	r2, #0
 8001644:	2108      	movs	r1, #8
 8001646:	4811      	ldr	r0, [pc, #68]	; (800168c <main+0xec>)
 8001648:	f001 fbe4 	bl	8002e14 <HAL_GPIO_WritePin>
		}

		printf("FixType: %d\r\n", GNSS_Handle.fixType);
 800164c:	4b0d      	ldr	r3, [pc, #52]	; (8001684 <main+0xe4>)
 800164e:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 8001652:	4619      	mov	r1, r3
 8001654:	480e      	ldr	r0, [pc, #56]	; (8001690 <main+0xf0>)
 8001656:	f005 f84f 	bl	80066f8 <iprintf>
		printf("Sec: %d\r\n", GNSS_Handle.sec);
 800165a:	4b0a      	ldr	r3, [pc, #40]	; (8001684 <main+0xe4>)
 800165c:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001660:	4619      	mov	r1, r3
 8001662:	480c      	ldr	r0, [pc, #48]	; (8001694 <main+0xf4>)
 8001664:	f005 f848 	bl	80066f8 <iprintf>
		printf("Msec: %d\r\n", GNSS_Handle.msec);
 8001668:	4b06      	ldr	r3, [pc, #24]	; (8001684 <main+0xe4>)
 800166a:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 800166e:	4619      	mov	r1, r3
 8001670:	4809      	ldr	r0, [pc, #36]	; (8001698 <main+0xf8>)
 8001672:	f005 f841 	bl	80066f8 <iprintf>

		Timer = HAL_GetTick();
 8001676:	f000 fcbd 	bl	8001ff4 <HAL_GetTick>
 800167a:	6078      	str	r0, [r7, #4]
    if ((HAL_GetTick() - Timer) > 100)
 800167c:	e7c6      	b.n	800160c <main+0x6c>
 800167e:	bf00      	nop
 8001680:	200002e4 	.word	0x200002e4
 8001684:	200001f0 	.word	0x200001f0
 8001688:	200001f8 	.word	0x200001f8
 800168c:	48000400 	.word	0x48000400
 8001690:	08008668 	.word	0x08008668
 8001694:	08008678 	.word	0x08008678
 8001698:	08008684 	.word	0x08008684

0800169c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b096      	sub	sp, #88	; 0x58
 80016a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016a6:	2228      	movs	r2, #40	; 0x28
 80016a8:	2100      	movs	r1, #0
 80016aa:	4618      	mov	r0, r3
 80016ac:	f005 f879 	bl	80067a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016b0:	f107 031c 	add.w	r3, r7, #28
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
 80016c8:	609a      	str	r2, [r3, #8]
 80016ca:	60da      	str	r2, [r3, #12]
 80016cc:	611a      	str	r2, [r3, #16]
 80016ce:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016d0:	2301      	movs	r3, #1
 80016d2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016d8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016da:	2300      	movs	r3, #0
 80016dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016de:	2301      	movs	r3, #1
 80016e0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016e2:	2302      	movs	r3, #2
 80016e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016ea:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016ec:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80016f0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016f6:	4618      	mov	r0, r3
 80016f8:	f001 fba4 	bl	8002e44 <HAL_RCC_OscConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001702:	f000 f957 	bl	80019b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001706:	230f      	movs	r3, #15
 8001708:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800170a:	2302      	movs	r3, #2
 800170c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001712:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001716:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001718:	2300      	movs	r3, #0
 800171a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800171c:	f107 031c 	add.w	r3, r7, #28
 8001720:	2102      	movs	r1, #2
 8001722:	4618      	mov	r0, r3
 8001724:	f002 fbcc 	bl	8003ec0 <HAL_RCC_ClockConfig>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800172e:	f000 f941 	bl	80019b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001732:	2301      	movs	r3, #1
 8001734:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800173a:	1d3b      	adds	r3, r7, #4
 800173c:	4618      	mov	r0, r3
 800173e:	f002 fddf 	bl	8004300 <HAL_RCCEx_PeriphCLKConfig>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001748:	f000 f934 	bl	80019b4 <Error_Handler>
  }
}
 800174c:	bf00      	nop
 800174e:	3758      	adds	r7, #88	; 0x58
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001758:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <MX_CAN_Init+0x64>)
 800175a:	4a18      	ldr	r2, [pc, #96]	; (80017bc <MX_CAN_Init+0x68>)
 800175c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 800175e:	4b16      	ldr	r3, [pc, #88]	; (80017b8 <MX_CAN_Init+0x64>)
 8001760:	2204      	movs	r2, #4
 8001762:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001764:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <MX_CAN_Init+0x64>)
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800176a:	4b13      	ldr	r3, [pc, #76]	; (80017b8 <MX_CAN_Init+0x64>)
 800176c:	2200      	movs	r2, #0
 800176e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8001770:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <MX_CAN_Init+0x64>)
 8001772:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8001776:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001778:	4b0f      	ldr	r3, [pc, #60]	; (80017b8 <MX_CAN_Init+0x64>)
 800177a:	2200      	movs	r2, #0
 800177c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800177e:	4b0e      	ldr	r3, [pc, #56]	; (80017b8 <MX_CAN_Init+0x64>)
 8001780:	2200      	movs	r2, #0
 8001782:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001784:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <MX_CAN_Init+0x64>)
 8001786:	2200      	movs	r2, #0
 8001788:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800178a:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <MX_CAN_Init+0x64>)
 800178c:	2200      	movs	r2, #0
 800178e:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <MX_CAN_Init+0x64>)
 8001792:	2200      	movs	r2, #0
 8001794:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001796:	4b08      	ldr	r3, [pc, #32]	; (80017b8 <MX_CAN_Init+0x64>)
 8001798:	2200      	movs	r2, #0
 800179a:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800179c:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <MX_CAN_Init+0x64>)
 800179e:	2200      	movs	r2, #0
 80017a0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80017a2:	4805      	ldr	r0, [pc, #20]	; (80017b8 <MX_CAN_Init+0x64>)
 80017a4:	f000 fc56 	bl	8002054 <HAL_CAN_Init>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 80017ae:	f000 f901 	bl	80019b4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	200002bc 	.word	0x200002bc
 80017bc:	40006400 	.word	0x40006400

080017c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017c4:	4b14      	ldr	r3, [pc, #80]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017c6:	4a15      	ldr	r2, [pc, #84]	; (800181c <MX_USART1_UART_Init+0x5c>)
 80017c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80017ca:	4b13      	ldr	r3, [pc, #76]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017d2:	4b11      	ldr	r3, [pc, #68]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017d8:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017da:	2200      	movs	r2, #0
 80017dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017de:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017e6:	220c      	movs	r2, #12
 80017e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ea:	4b0b      	ldr	r3, [pc, #44]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f0:	4b09      	ldr	r3, [pc, #36]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017f6:	4b08      	ldr	r3, [pc, #32]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017fc:	4b06      	ldr	r3, [pc, #24]	; (8001818 <MX_USART1_UART_Init+0x58>)
 80017fe:	2200      	movs	r2, #0
 8001800:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001802:	4805      	ldr	r0, [pc, #20]	; (8001818 <MX_USART1_UART_Init+0x58>)
 8001804:	f002 fea2 	bl	800454c <HAL_UART_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800180e:	f000 f8d1 	bl	80019b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	200002e4 	.word	0x200002e4
 800181c:	40013800 	.word	0x40013800

08001820 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001824:	4b14      	ldr	r3, [pc, #80]	; (8001878 <MX_USART2_UART_Init+0x58>)
 8001826:	4a15      	ldr	r2, [pc, #84]	; (800187c <MX_USART2_UART_Init+0x5c>)
 8001828:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800182a:	4b13      	ldr	r3, [pc, #76]	; (8001878 <MX_USART2_UART_Init+0x58>)
 800182c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001830:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001832:	4b11      	ldr	r3, [pc, #68]	; (8001878 <MX_USART2_UART_Init+0x58>)
 8001834:	2200      	movs	r2, #0
 8001836:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001838:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <MX_USART2_UART_Init+0x58>)
 800183a:	2200      	movs	r2, #0
 800183c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <MX_USART2_UART_Init+0x58>)
 8001840:	2200      	movs	r2, #0
 8001842:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001844:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <MX_USART2_UART_Init+0x58>)
 8001846:	220c      	movs	r2, #12
 8001848:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800184a:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <MX_USART2_UART_Init+0x58>)
 800184c:	2200      	movs	r2, #0
 800184e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001850:	4b09      	ldr	r3, [pc, #36]	; (8001878 <MX_USART2_UART_Init+0x58>)
 8001852:	2200      	movs	r2, #0
 8001854:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001856:	4b08      	ldr	r3, [pc, #32]	; (8001878 <MX_USART2_UART_Init+0x58>)
 8001858:	2200      	movs	r2, #0
 800185a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <MX_USART2_UART_Init+0x58>)
 800185e:	2200      	movs	r2, #0
 8001860:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001862:	4805      	ldr	r0, [pc, #20]	; (8001878 <MX_USART2_UART_Init+0x58>)
 8001864:	f002 fe72 	bl	800454c <HAL_UART_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800186e:	f000 f8a1 	bl	80019b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	2000036c 	.word	0x2000036c
 800187c:	40004400 	.word	0x40004400

08001880 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001886:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <MX_DMA_Init+0x48>)
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	4a0f      	ldr	r2, [pc, #60]	; (80018c8 <MX_DMA_Init+0x48>)
 800188c:	f043 0301 	orr.w	r3, r3, #1
 8001890:	6153      	str	r3, [r2, #20]
 8001892:	4b0d      	ldr	r3, [pc, #52]	; (80018c8 <MX_DMA_Init+0x48>)
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2100      	movs	r1, #0
 80018a2:	200e      	movs	r0, #14
 80018a4:	f000 fdd1 	bl	800244a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80018a8:	200e      	movs	r0, #14
 80018aa:	f000 fdea 	bl	8002482 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2100      	movs	r1, #0
 80018b2:	200f      	movs	r0, #15
 80018b4:	f000 fdc9 	bl	800244a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80018b8:	200f      	movs	r0, #15
 80018ba:	f000 fde2 	bl	8002482 <HAL_NVIC_EnableIRQ>

}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000

080018cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b088      	sub	sp, #32
 80018d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d2:	f107 030c 	add.w	r3, r7, #12
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	609a      	str	r2, [r3, #8]
 80018de:	60da      	str	r2, [r3, #12]
 80018e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018e2:	4b1d      	ldr	r3, [pc, #116]	; (8001958 <MX_GPIO_Init+0x8c>)
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	4a1c      	ldr	r2, [pc, #112]	; (8001958 <MX_GPIO_Init+0x8c>)
 80018e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018ec:	6153      	str	r3, [r2, #20]
 80018ee:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <MX_GPIO_Init+0x8c>)
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fa:	4b17      	ldr	r3, [pc, #92]	; (8001958 <MX_GPIO_Init+0x8c>)
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	4a16      	ldr	r2, [pc, #88]	; (8001958 <MX_GPIO_Init+0x8c>)
 8001900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001904:	6153      	str	r3, [r2, #20]
 8001906:	4b14      	ldr	r3, [pc, #80]	; (8001958 <MX_GPIO_Init+0x8c>)
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001912:	4b11      	ldr	r3, [pc, #68]	; (8001958 <MX_GPIO_Init+0x8c>)
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	4a10      	ldr	r2, [pc, #64]	; (8001958 <MX_GPIO_Init+0x8c>)
 8001918:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800191c:	6153      	str	r3, [r2, #20]
 800191e:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <MX_GPIO_Init+0x8c>)
 8001920:	695b      	ldr	r3, [r3, #20]
 8001922:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001926:	603b      	str	r3, [r7, #0]
 8001928:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800192a:	2200      	movs	r2, #0
 800192c:	2108      	movs	r1, #8
 800192e:	480b      	ldr	r0, [pc, #44]	; (800195c <MX_GPIO_Init+0x90>)
 8001930:	f001 fa70 	bl	8002e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001934:	2308      	movs	r3, #8
 8001936:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001938:	2301      	movs	r3, #1
 800193a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001940:	2300      	movs	r3, #0
 8001942:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	4619      	mov	r1, r3
 800194a:	4804      	ldr	r0, [pc, #16]	; (800195c <MX_GPIO_Init+0x90>)
 800194c:	f001 f81c 	bl	8002988 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001950:	bf00      	nop
 8001952:	3720      	adds	r7, #32
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40021000 	.word	0x40021000
 800195c:	48000400 	.word	0x48000400

08001960 <Change_UART1_BaudRate>:

/* USER CODE BEGIN 4 */

/* Function to change UART1 baud rate */
void Change_UART1_BaudRate(uint32_t baudRate)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Deinitialize the UART peripheral */
  HAL_UART_DeInit(&huart1);
 8001968:	4808      	ldr	r0, [pc, #32]	; (800198c <Change_UART1_BaudRate+0x2c>)
 800196a:	f002 fe3d 	bl	80045e8 <HAL_UART_DeInit>

  /* Update the UART baud rate */
  huart1.Init.BaudRate = baudRate;
 800196e:	4a07      	ldr	r2, [pc, #28]	; (800198c <Change_UART1_BaudRate+0x2c>)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6053      	str	r3, [r2, #4]

  /* Reinitialize the UART peripheral with the new baud rate */
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001974:	4805      	ldr	r0, [pc, #20]	; (800198c <Change_UART1_BaudRate+0x2c>)
 8001976:	f002 fde9 	bl	800454c <HAL_UART_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <Change_UART1_BaudRate+0x24>
  {
    Error_Handler();
 8001980:	f000 f818 	bl	80019b4 <Error_Handler>
  }
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	200002e4 	.word	0x200002e4

08001990 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a04      	ldr	r2, [pc, #16]	; (80019b0 <HAL_UART_RxCpltCallback+0x20>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d100      	bne.n	80019a4 <HAL_UART_RxCpltCallback+0x14>
    	__NOP();
 80019a2:	bf00      	nop
    }
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	40013800 	.word	0x40013800

080019b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019b8:	b672      	cpsid	i
}
 80019ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019bc:	e7fe      	b.n	80019bc <Error_Handler+0x8>
	...

080019c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c6:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <HAL_MspInit+0x44>)
 80019c8:	699b      	ldr	r3, [r3, #24]
 80019ca:	4a0e      	ldr	r2, [pc, #56]	; (8001a04 <HAL_MspInit+0x44>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6193      	str	r3, [r2, #24]
 80019d2:	4b0c      	ldr	r3, [pc, #48]	; (8001a04 <HAL_MspInit+0x44>)
 80019d4:	699b      	ldr	r3, [r3, #24]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019de:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <HAL_MspInit+0x44>)
 80019e0:	69db      	ldr	r3, [r3, #28]
 80019e2:	4a08      	ldr	r2, [pc, #32]	; (8001a04 <HAL_MspInit+0x44>)
 80019e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e8:	61d3      	str	r3, [r2, #28]
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <HAL_MspInit+0x44>)
 80019ec:	69db      	ldr	r3, [r3, #28]
 80019ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f2:	603b      	str	r3, [r7, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	40021000 	.word	0x40021000

08001a08 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	; 0x28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a10:	f107 0314 	add.w	r3, r7, #20
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
 8001a1e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a18      	ldr	r2, [pc, #96]	; (8001a88 <HAL_CAN_MspInit+0x80>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d129      	bne.n	8001a7e <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a2a:	4b18      	ldr	r3, [pc, #96]	; (8001a8c <HAL_CAN_MspInit+0x84>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	4a17      	ldr	r2, [pc, #92]	; (8001a8c <HAL_CAN_MspInit+0x84>)
 8001a30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a34:	61d3      	str	r3, [r2, #28]
 8001a36:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <HAL_CAN_MspInit+0x84>)
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	4b12      	ldr	r3, [pc, #72]	; (8001a8c <HAL_CAN_MspInit+0x84>)
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	4a11      	ldr	r2, [pc, #68]	; (8001a8c <HAL_CAN_MspInit+0x84>)
 8001a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a4c:	6153      	str	r3, [r2, #20]
 8001a4e:	4b0f      	ldr	r3, [pc, #60]	; (8001a8c <HAL_CAN_MspInit+0x84>)
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001a5a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a60:	2302      	movs	r3, #2
 8001a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001a6c:	2309      	movs	r3, #9
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	4619      	mov	r1, r3
 8001a76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a7a:	f000 ff85 	bl	8002988 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8001a7e:	bf00      	nop
 8001a80:	3728      	adds	r7, #40	; 0x28
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40006400 	.word	0x40006400
 8001a8c:	40021000 	.word	0x40021000

08001a90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08c      	sub	sp, #48	; 0x30
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 031c 	add.w	r3, r7, #28
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a59      	ldr	r2, [pc, #356]	; (8001c14 <HAL_UART_MspInit+0x184>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d17e      	bne.n	8001bb0 <HAL_UART_MspInit+0x120>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ab2:	4b59      	ldr	r3, [pc, #356]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	4a58      	ldr	r2, [pc, #352]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001ab8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001abc:	6193      	str	r3, [r2, #24]
 8001abe:	4b56      	ldr	r3, [pc, #344]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001ac0:	699b      	ldr	r3, [r3, #24]
 8001ac2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ac6:	61bb      	str	r3, [r7, #24]
 8001ac8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aca:	4b53      	ldr	r3, [pc, #332]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	4a52      	ldr	r2, [pc, #328]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001ad0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad4:	6153      	str	r3, [r2, #20]
 8001ad6:	4b50      	ldr	r3, [pc, #320]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ade:	617b      	str	r3, [r7, #20]
 8001ae0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ae2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001ae6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001af0:	2303      	movs	r3, #3
 8001af2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001af4:	2307      	movs	r3, #7
 8001af6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af8:	f107 031c 	add.w	r3, r7, #28
 8001afc:	4619      	mov	r1, r3
 8001afe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b02:	f000 ff41 	bl	8002988 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001b06:	4b45      	ldr	r3, [pc, #276]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b08:	4a45      	ldr	r2, [pc, #276]	; (8001c20 <HAL_UART_MspInit+0x190>)
 8001b0a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b0c:	4b43      	ldr	r3, [pc, #268]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b0e:	2210      	movs	r2, #16
 8001b10:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b12:	4b42      	ldr	r3, [pc, #264]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b18:	4b40      	ldr	r3, [pc, #256]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b1e:	4b3f      	ldr	r3, [pc, #252]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b24:	4b3d      	ldr	r3, [pc, #244]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001b2a:	4b3c      	ldr	r3, [pc, #240]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b30:	4b3a      	ldr	r3, [pc, #232]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001b36:	4839      	ldr	r0, [pc, #228]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b38:	f000 fccb 	bl	80024d2 <HAL_DMA_Init>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 8001b42:	f7ff ff37 	bl	80019b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a34      	ldr	r2, [pc, #208]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b4a:	671a      	str	r2, [r3, #112]	; 0x70
 8001b4c:	4a33      	ldr	r2, [pc, #204]	; (8001c1c <HAL_UART_MspInit+0x18c>)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001b52:	4b34      	ldr	r3, [pc, #208]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b54:	4a34      	ldr	r2, [pc, #208]	; (8001c28 <HAL_UART_MspInit+0x198>)
 8001b56:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b58:	4b32      	ldr	r3, [pc, #200]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b5e:	4b31      	ldr	r3, [pc, #196]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b64:	4b2f      	ldr	r3, [pc, #188]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b66:	2280      	movs	r2, #128	; 0x80
 8001b68:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b6a:	4b2e      	ldr	r3, [pc, #184]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b70:	4b2c      	ldr	r3, [pc, #176]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001b76:	4b2b      	ldr	r3, [pc, #172]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b7c:	4b29      	ldr	r3, [pc, #164]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001b82:	4828      	ldr	r0, [pc, #160]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b84:	f000 fca5 	bl	80024d2 <HAL_DMA_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <HAL_UART_MspInit+0x102>
    {
      Error_Handler();
 8001b8e:	f7ff ff11 	bl	80019b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a23      	ldr	r2, [pc, #140]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b96:	675a      	str	r2, [r3, #116]	; 0x74
 8001b98:	4a22      	ldr	r2, [pc, #136]	; (8001c24 <HAL_UART_MspInit+0x194>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	2025      	movs	r0, #37	; 0x25
 8001ba4:	f000 fc51 	bl	800244a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ba8:	2025      	movs	r0, #37	; 0x25
 8001baa:	f000 fc6a 	bl	8002482 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bae:	e02d      	b.n	8001c0c <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART2)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a1d      	ldr	r2, [pc, #116]	; (8001c2c <HAL_UART_MspInit+0x19c>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d128      	bne.n	8001c0c <HAL_UART_MspInit+0x17c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bba:	4b17      	ldr	r3, [pc, #92]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	4a16      	ldr	r2, [pc, #88]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc4:	61d3      	str	r3, [r2, #28]
 8001bc6:	4b14      	ldr	r3, [pc, #80]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd2:	4b11      	ldr	r3, [pc, #68]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	4a10      	ldr	r2, [pc, #64]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001bd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bdc:	6153      	str	r3, [r2, #20]
 8001bde:	4b0e      	ldr	r3, [pc, #56]	; (8001c18 <HAL_UART_MspInit+0x188>)
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001bea:	230c      	movs	r3, #12
 8001bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bfa:	2307      	movs	r3, #7
 8001bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfe:	f107 031c 	add.w	r3, r7, #28
 8001c02:	4619      	mov	r1, r3
 8001c04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c08:	f000 febe 	bl	8002988 <HAL_GPIO_Init>
}
 8001c0c:	bf00      	nop
 8001c0e:	3730      	adds	r7, #48	; 0x30
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	40013800 	.word	0x40013800
 8001c18:	40021000 	.word	0x40021000
 8001c1c:	200003f4 	.word	0x200003f4
 8001c20:	40020044 	.word	0x40020044
 8001c24:	20000438 	.word	0x20000438
 8001c28:	40020058 	.word	0x40020058
 8001c2c:	40004400 	.word	0x40004400

08001c30 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a18      	ldr	r2, [pc, #96]	; (8001ca0 <HAL_UART_MspDeInit+0x70>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d119      	bne.n	8001c76 <HAL_UART_MspDeInit+0x46>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001c42:	4b18      	ldr	r3, [pc, #96]	; (8001ca4 <HAL_UART_MspDeInit+0x74>)
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	4a17      	ldr	r2, [pc, #92]	; (8001ca4 <HAL_UART_MspDeInit+0x74>)
 8001c48:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c4c:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8001c4e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001c52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c56:	f001 f809 	bl	8002c6c <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmatx);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 fc7e 	bl	8002560 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f000 fc79 	bl	8002560 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8001c6e:	2025      	movs	r0, #37	; 0x25
 8001c70:	f000 fc15 	bl	800249e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8001c74:	e00f      	b.n	8001c96 <HAL_UART_MspDeInit+0x66>
  else if(huart->Instance==USART2)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a0b      	ldr	r2, [pc, #44]	; (8001ca8 <HAL_UART_MspDeInit+0x78>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d10a      	bne.n	8001c96 <HAL_UART_MspDeInit+0x66>
    __HAL_RCC_USART2_CLK_DISABLE();
 8001c80:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <HAL_UART_MspDeInit+0x74>)
 8001c82:	69db      	ldr	r3, [r3, #28]
 8001c84:	4a07      	ldr	r2, [pc, #28]	; (8001ca4 <HAL_UART_MspDeInit+0x74>)
 8001c86:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001c8a:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001c8c:	210c      	movs	r1, #12
 8001c8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c92:	f000 ffeb 	bl	8002c6c <HAL_GPIO_DeInit>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40013800 	.word	0x40013800
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40004400 	.word	0x40004400

08001cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cb0:	e7fe      	b.n	8001cb0 <NMI_Handler+0x4>

08001cb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cb6:	e7fe      	b.n	8001cb6 <HardFault_Handler+0x4>

08001cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <MemManage_Handler+0x4>

08001cbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cc2:	e7fe      	b.n	8001cc2 <BusFault_Handler+0x4>

08001cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc8:	e7fe      	b.n	8001cc8 <UsageFault_Handler+0x4>

08001cca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cf8:	f000 f968 	bl	8001fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001d04:	4802      	ldr	r0, [pc, #8]	; (8001d10 <DMA1_Channel4_IRQHandler+0x10>)
 8001d06:	f000 fd4e 	bl	80027a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	200003f4 	.word	0x200003f4

08001d14 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001d18:	4802      	ldr	r0, [pc, #8]	; (8001d24 <DMA1_Channel5_IRQHandler+0x10>)
 8001d1a:	f000 fd44 	bl	80027a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000438 	.word	0x20000438

08001d28 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d2c:	4802      	ldr	r0, [pc, #8]	; (8001d38 <USART1_IRQHandler+0x10>)
 8001d2e:	f002 fde3 	bl	80048f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	200002e4 	.word	0x200002e4

08001d3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  return 1;
 8001d40:	2301      	movs	r3, #1
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <_kill>:

int _kill(int pid, int sig)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d56:	f004 fd77 	bl	8006848 <__errno>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2216      	movs	r2, #22
 8001d5e:	601a      	str	r2, [r3, #0]
  return -1;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <_exit>:

void _exit (int status)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d74:	f04f 31ff 	mov.w	r1, #4294967295
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff ffe7 	bl	8001d4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d7e:	e7fe      	b.n	8001d7e <_exit+0x12>

08001d80 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	617b      	str	r3, [r7, #20]
 8001d90:	e00a      	b.n	8001da8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d92:	f3af 8000 	nop.w
 8001d96:	4601      	mov	r1, r0
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	1c5a      	adds	r2, r3, #1
 8001d9c:	60ba      	str	r2, [r7, #8]
 8001d9e:	b2ca      	uxtb	r2, r1
 8001da0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	3301      	adds	r3, #1
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	697a      	ldr	r2, [r7, #20]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	dbf0      	blt.n	8001d92 <_read+0x12>
  }

  return len;
 8001db0:	687b      	ldr	r3, [r7, #4]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b086      	sub	sp, #24
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	60f8      	str	r0, [r7, #12]
 8001dc2:	60b9      	str	r1, [r7, #8]
 8001dc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	617b      	str	r3, [r7, #20]
 8001dca:	e009      	b.n	8001de0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	1c5a      	adds	r2, r3, #1
 8001dd0:	60ba      	str	r2, [r7, #8]
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff fbd1 	bl	800157c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	617b      	str	r3, [r7, #20]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	dbf1      	blt.n	8001dcc <_write+0x12>
  }
  return len;
 8001de8:	687b      	ldr	r3, [r7, #4]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3718      	adds	r7, #24
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <_close>:

int _close(int file)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b083      	sub	sp, #12
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dfa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
 8001e12:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e1a:	605a      	str	r2, [r3, #4]
  return 0;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <_isatty>:

int _isatty(int file)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e32:	2301      	movs	r3, #1
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3714      	adds	r7, #20
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e64:	4a14      	ldr	r2, [pc, #80]	; (8001eb8 <_sbrk+0x5c>)
 8001e66:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <_sbrk+0x60>)
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e70:	4b13      	ldr	r3, [pc, #76]	; (8001ec0 <_sbrk+0x64>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d102      	bne.n	8001e7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e78:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <_sbrk+0x64>)
 8001e7a:	4a12      	ldr	r2, [pc, #72]	; (8001ec4 <_sbrk+0x68>)
 8001e7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e7e:	4b10      	ldr	r3, [pc, #64]	; (8001ec0 <_sbrk+0x64>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d207      	bcs.n	8001e9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e8c:	f004 fcdc 	bl	8006848 <__errno>
 8001e90:	4603      	mov	r3, r0
 8001e92:	220c      	movs	r2, #12
 8001e94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e96:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9a:	e009      	b.n	8001eb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e9c:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <_sbrk+0x64>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ea2:	4b07      	ldr	r3, [pc, #28]	; (8001ec0 <_sbrk+0x64>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	4a05      	ldr	r2, [pc, #20]	; (8001ec0 <_sbrk+0x64>)
 8001eac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eae:	68fb      	ldr	r3, [r7, #12]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3718      	adds	r7, #24
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	20003000 	.word	0x20003000
 8001ebc:	00000400 	.word	0x00000400
 8001ec0:	2000047c 	.word	0x2000047c
 8001ec4:	200005d0 	.word	0x200005d0

08001ec8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <SystemInit+0x20>)
 8001ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ed2:	4a05      	ldr	r2, [pc, #20]	; (8001ee8 <SystemInit+0x20>)
 8001ed4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ed8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001eec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f24 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ef0:	f7ff ffea 	bl	8001ec8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ef4:	480c      	ldr	r0, [pc, #48]	; (8001f28 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ef6:	490d      	ldr	r1, [pc, #52]	; (8001f2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ef8:	4a0d      	ldr	r2, [pc, #52]	; (8001f30 <LoopForever+0xe>)
  movs r3, #0
 8001efa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001efc:	e002      	b.n	8001f04 <LoopCopyDataInit>

08001efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f02:	3304      	adds	r3, #4

08001f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f08:	d3f9      	bcc.n	8001efe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f0a:	4a0a      	ldr	r2, [pc, #40]	; (8001f34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f0c:	4c0a      	ldr	r4, [pc, #40]	; (8001f38 <LoopForever+0x16>)
  movs r3, #0
 8001f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f10:	e001      	b.n	8001f16 <LoopFillZerobss>

08001f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f14:	3204      	adds	r2, #4

08001f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f18:	d3fb      	bcc.n	8001f12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f1a:	f004 fc9b 	bl	8006854 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f1e:	f7ff fb3f 	bl	80015a0 <main>

08001f22 <LoopForever>:

LoopForever:
    b LoopForever
 8001f22:	e7fe      	b.n	8001f22 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f24:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f2c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001f30:	08008c4c 	.word	0x08008c4c
  ldr r2, =_sbss
 8001f34:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001f38:	200005d0 	.word	0x200005d0

08001f3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f3c:	e7fe      	b.n	8001f3c <ADC1_2_IRQHandler>
	...

08001f40 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f44:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <HAL_Init+0x28>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a07      	ldr	r2, [pc, #28]	; (8001f68 <HAL_Init+0x28>)
 8001f4a:	f043 0310 	orr.w	r3, r3, #16
 8001f4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f50:	2003      	movs	r0, #3
 8001f52:	f000 fa6f 	bl	8002434 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f56:	200f      	movs	r0, #15
 8001f58:	f000 f808 	bl	8001f6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f5c:	f7ff fd30 	bl	80019c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40022000 	.word	0x40022000

08001f6c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f74:	4b12      	ldr	r3, [pc, #72]	; (8001fc0 <HAL_InitTick+0x54>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	4b12      	ldr	r3, [pc, #72]	; (8001fc4 <HAL_InitTick+0x58>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 fa95 	bl	80024ba <HAL_SYSTICK_Config>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e00e      	b.n	8001fb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2b0f      	cmp	r3, #15
 8001f9e:	d80a      	bhi.n	8001fb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	6879      	ldr	r1, [r7, #4]
 8001fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa8:	f000 fa4f 	bl	800244a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fac:	4a06      	ldr	r2, [pc, #24]	; (8001fc8 <HAL_InitTick+0x5c>)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	e000      	b.n	8001fb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20000000 	.word	0x20000000
 8001fc4:	20000008 	.word	0x20000008
 8001fc8:	20000004 	.word	0x20000004

08001fcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fd0:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_IncTick+0x20>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <HAL_IncTick+0x24>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4413      	add	r3, r2
 8001fdc:	4a04      	ldr	r2, [pc, #16]	; (8001ff0 <HAL_IncTick+0x24>)
 8001fde:	6013      	str	r3, [r2, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	20000008 	.word	0x20000008
 8001ff0:	20000480 	.word	0x20000480

08001ff4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return uwTick;  
 8001ff8:	4b03      	ldr	r3, [pc, #12]	; (8002008 <HAL_GetTick+0x14>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	20000480 	.word	0x20000480

0800200c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002014:	f7ff ffee 	bl	8001ff4 <HAL_GetTick>
 8002018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002024:	d005      	beq.n	8002032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002026:	4b0a      	ldr	r3, [pc, #40]	; (8002050 <HAL_Delay+0x44>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	461a      	mov	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4413      	add	r3, r2
 8002030:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002032:	bf00      	nop
 8002034:	f7ff ffde 	bl	8001ff4 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	429a      	cmp	r2, r3
 8002042:	d8f7      	bhi.n	8002034 <HAL_Delay+0x28>
  {
  }
}
 8002044:	bf00      	nop
 8002046:	bf00      	nop
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000008 	.word	0x20000008

08002054 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e0ed      	b.n	8002242 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 3020 	ldrb.w	r3, [r3, #32]
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d102      	bne.n	8002078 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f7ff fcc8 	bl	8001a08 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0201 	orr.w	r2, r2, #1
 8002086:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002088:	f7ff ffb4 	bl	8001ff4 <HAL_GetTick>
 800208c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800208e:	e012      	b.n	80020b6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002090:	f7ff ffb0 	bl	8001ff4 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b0a      	cmp	r3, #10
 800209c:	d90b      	bls.n	80020b6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2205      	movs	r2, #5
 80020ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e0c5      	b.n	8002242 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0e5      	beq.n	8002090 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f022 0202 	bic.w	r2, r2, #2
 80020d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020d4:	f7ff ff8e 	bl	8001ff4 <HAL_GetTick>
 80020d8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80020da:	e012      	b.n	8002102 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020dc:	f7ff ff8a 	bl	8001ff4 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b0a      	cmp	r3, #10
 80020e8:	d90b      	bls.n	8002102 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ee:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2205      	movs	r2, #5
 80020fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e09f      	b.n	8002242 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f003 0302 	and.w	r3, r3, #2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1e5      	bne.n	80020dc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	7e1b      	ldrb	r3, [r3, #24]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d108      	bne.n	800212a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	e007      	b.n	800213a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002138:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	7e5b      	ldrb	r3, [r3, #25]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d108      	bne.n	8002154 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	e007      	b.n	8002164 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002162:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	7e9b      	ldrb	r3, [r3, #26]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d108      	bne.n	800217e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f042 0220 	orr.w	r2, r2, #32
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	e007      	b.n	800218e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 0220 	bic.w	r2, r2, #32
 800218c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	7edb      	ldrb	r3, [r3, #27]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d108      	bne.n	80021a8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 0210 	bic.w	r2, r2, #16
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	e007      	b.n	80021b8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f042 0210 	orr.w	r2, r2, #16
 80021b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	7f1b      	ldrb	r3, [r3, #28]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d108      	bne.n	80021d2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f042 0208 	orr.w	r2, r2, #8
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	e007      	b.n	80021e2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f022 0208 	bic.w	r2, r2, #8
 80021e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	7f5b      	ldrb	r3, [r3, #29]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d108      	bne.n	80021fc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f042 0204 	orr.w	r2, r2, #4
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	e007      	b.n	800220c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0204 	bic.w	r2, r2, #4
 800220a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	431a      	orrs	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	695b      	ldr	r3, [r3, #20]
 8002220:	ea42 0103 	orr.w	r1, r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	1e5a      	subs	r2, r3, #1
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f003 0307 	and.w	r3, r3, #7
 800225a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800225c:	4b0c      	ldr	r3, [pc, #48]	; (8002290 <__NVIC_SetPriorityGrouping+0x44>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002262:	68ba      	ldr	r2, [r7, #8]
 8002264:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002268:	4013      	ands	r3, r2
 800226a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002274:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002278:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800227c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800227e:	4a04      	ldr	r2, [pc, #16]	; (8002290 <__NVIC_SetPriorityGrouping+0x44>)
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	60d3      	str	r3, [r2, #12]
}
 8002284:	bf00      	nop
 8002286:	3714      	adds	r7, #20
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	e000ed00 	.word	0xe000ed00

08002294 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002298:	4b04      	ldr	r3, [pc, #16]	; (80022ac <__NVIC_GetPriorityGrouping+0x18>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	0a1b      	lsrs	r3, r3, #8
 800229e:	f003 0307 	and.w	r3, r3, #7
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4603      	mov	r3, r0
 80022b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	db0b      	blt.n	80022da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022c2:	79fb      	ldrb	r3, [r7, #7]
 80022c4:	f003 021f 	and.w	r2, r3, #31
 80022c8:	4907      	ldr	r1, [pc, #28]	; (80022e8 <__NVIC_EnableIRQ+0x38>)
 80022ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ce:	095b      	lsrs	r3, r3, #5
 80022d0:	2001      	movs	r0, #1
 80022d2:	fa00 f202 	lsl.w	r2, r0, r2
 80022d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	e000e100 	.word	0xe000e100

080022ec <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	4603      	mov	r3, r0
 80022f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	db12      	blt.n	8002324 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	f003 021f 	and.w	r2, r3, #31
 8002304:	490a      	ldr	r1, [pc, #40]	; (8002330 <__NVIC_DisableIRQ+0x44>)
 8002306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230a:	095b      	lsrs	r3, r3, #5
 800230c:	2001      	movs	r0, #1
 800230e:	fa00 f202 	lsl.w	r2, r0, r2
 8002312:	3320      	adds	r3, #32
 8002314:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002318:	f3bf 8f4f 	dsb	sy
}
 800231c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800231e:	f3bf 8f6f 	isb	sy
}
 8002322:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	e000e100 	.word	0xe000e100

08002334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	6039      	str	r1, [r7, #0]
 800233e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002344:	2b00      	cmp	r3, #0
 8002346:	db0a      	blt.n	800235e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	b2da      	uxtb	r2, r3
 800234c:	490c      	ldr	r1, [pc, #48]	; (8002380 <__NVIC_SetPriority+0x4c>)
 800234e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002352:	0112      	lsls	r2, r2, #4
 8002354:	b2d2      	uxtb	r2, r2
 8002356:	440b      	add	r3, r1
 8002358:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800235c:	e00a      	b.n	8002374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	b2da      	uxtb	r2, r3
 8002362:	4908      	ldr	r1, [pc, #32]	; (8002384 <__NVIC_SetPriority+0x50>)
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	f003 030f 	and.w	r3, r3, #15
 800236a:	3b04      	subs	r3, #4
 800236c:	0112      	lsls	r2, r2, #4
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	440b      	add	r3, r1
 8002372:	761a      	strb	r2, [r3, #24]
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	e000e100 	.word	0xe000e100
 8002384:	e000ed00 	.word	0xe000ed00

08002388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002388:	b480      	push	{r7}
 800238a:	b089      	sub	sp, #36	; 0x24
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f003 0307 	and.w	r3, r3, #7
 800239a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	f1c3 0307 	rsb	r3, r3, #7
 80023a2:	2b04      	cmp	r3, #4
 80023a4:	bf28      	it	cs
 80023a6:	2304      	movcs	r3, #4
 80023a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	3304      	adds	r3, #4
 80023ae:	2b06      	cmp	r3, #6
 80023b0:	d902      	bls.n	80023b8 <NVIC_EncodePriority+0x30>
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	3b03      	subs	r3, #3
 80023b6:	e000      	b.n	80023ba <NVIC_EncodePriority+0x32>
 80023b8:	2300      	movs	r3, #0
 80023ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023bc:	f04f 32ff 	mov.w	r2, #4294967295
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	43da      	mvns	r2, r3
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	401a      	ands	r2, r3
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023d0:	f04f 31ff 	mov.w	r1, #4294967295
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	fa01 f303 	lsl.w	r3, r1, r3
 80023da:	43d9      	mvns	r1, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e0:	4313      	orrs	r3, r2
         );
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3724      	adds	r7, #36	; 0x24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
	...

080023f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3b01      	subs	r3, #1
 80023fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002400:	d301      	bcc.n	8002406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002402:	2301      	movs	r3, #1
 8002404:	e00f      	b.n	8002426 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002406:	4a0a      	ldr	r2, [pc, #40]	; (8002430 <SysTick_Config+0x40>)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	3b01      	subs	r3, #1
 800240c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800240e:	210f      	movs	r1, #15
 8002410:	f04f 30ff 	mov.w	r0, #4294967295
 8002414:	f7ff ff8e 	bl	8002334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002418:	4b05      	ldr	r3, [pc, #20]	; (8002430 <SysTick_Config+0x40>)
 800241a:	2200      	movs	r2, #0
 800241c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800241e:	4b04      	ldr	r3, [pc, #16]	; (8002430 <SysTick_Config+0x40>)
 8002420:	2207      	movs	r2, #7
 8002422:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	e000e010 	.word	0xe000e010

08002434 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff ff05 	bl	800224c <__NVIC_SetPriorityGrouping>
}
 8002442:	bf00      	nop
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b086      	sub	sp, #24
 800244e:	af00      	add	r7, sp, #0
 8002450:	4603      	mov	r3, r0
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
 8002456:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800245c:	f7ff ff1a 	bl	8002294 <__NVIC_GetPriorityGrouping>
 8002460:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	68b9      	ldr	r1, [r7, #8]
 8002466:	6978      	ldr	r0, [r7, #20]
 8002468:	f7ff ff8e 	bl	8002388 <NVIC_EncodePriority>
 800246c:	4602      	mov	r2, r0
 800246e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002472:	4611      	mov	r1, r2
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff ff5d 	bl	8002334 <__NVIC_SetPriority>
}
 800247a:	bf00      	nop
 800247c:	3718      	adds	r7, #24
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b082      	sub	sp, #8
 8002486:	af00      	add	r7, sp, #0
 8002488:	4603      	mov	r3, r0
 800248a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800248c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff ff0d 	bl	80022b0 <__NVIC_EnableIRQ>
}
 8002496:	bf00      	nop
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b082      	sub	sp, #8
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	4603      	mov	r3, r0
 80024a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80024a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff ff1d 	bl	80022ec <__NVIC_DisableIRQ>
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7ff ff94 	bl	80023f0 <SysTick_Config>
 80024c8:	4603      	mov	r3, r0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b084      	sub	sp, #16
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d101      	bne.n	80024e8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e037      	b.n	8002558 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2202      	movs	r2, #2
 80024ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80024fe:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002502:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800250c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002518:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002524:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800252c:	68fa      	ldr	r2, [r7, #12]
 800252e:	4313      	orrs	r3, r2
 8002530:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 fa04 	bl	8002948 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2201      	movs	r2, #1
 800254a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e03a      	b.n	80025e8 <HAL_DMA_DeInit+0x88>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 0201 	bic.w	r2, r2, #1
 8002580:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2200      	movs	r2, #0
 8002590:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2200      	movs	r2, #0
 80025a0:	60da      	str	r2, [r3, #12]

  /* Get DMA Base Address */
  DMA_CalcBaseAndBitshift(hdma);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 f9d0 	bl	8002948 <DMA_CalcBaseAndBitshift>

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025b0:	2101      	movs	r1, #1
 80025b2:	fa01 f202 	lsl.w	r2, r1, r2
 80025b6:	605a      	str	r2, [r3, #4]

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
 80025fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025fe:	2300      	movs	r3, #0
 8002600:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d101      	bne.n	8002610 <HAL_DMA_Start_IT+0x20>
 800260c:	2302      	movs	r3, #2
 800260e:	e04a      	b.n	80026a6 <HAL_DMA_Start_IT+0xb6>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800261e:	2b01      	cmp	r3, #1
 8002620:	d13a      	bne.n	8002698 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2202      	movs	r2, #2
 8002626:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 0201 	bic.w	r2, r2, #1
 800263e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	68b9      	ldr	r1, [r7, #8]
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 f950 	bl	80028ec <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002650:	2b00      	cmp	r3, #0
 8002652:	d008      	beq.n	8002666 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f042 020e 	orr.w	r2, r2, #14
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	e00f      	b.n	8002686 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f042 020a 	orr.w	r2, r2, #10
 8002674:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f022 0204 	bic.w	r2, r2, #4
 8002684:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f042 0201 	orr.w	r2, r2, #1
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	e005      	b.n	80026a4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80026a0:	2302      	movs	r3, #2
 80026a2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80026a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b083      	sub	sp, #12
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d101      	bne.n	80026c0 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e02e      	b.n	800271e <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d008      	beq.n	80026dc <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2204      	movs	r2, #4
 80026ce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e020      	b.n	800271e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 020e 	bic.w	r2, r2, #14
 80026ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f022 0201 	bic.w	r2, r2, #1
 80026fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002704:	2101      	movs	r1, #1
 8002706:	fa01 f202 	lsl.w	r2, r1, r2
 800270a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800272a:	b580      	push	{r7, lr}
 800272c:	b084      	sub	sp, #16
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002732:	2300      	movs	r3, #0
 8002734:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800273c:	2b02      	cmp	r3, #2
 800273e:	d005      	beq.n	800274c <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2204      	movs	r2, #4
 8002744:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	73fb      	strb	r3, [r7, #15]
 800274a:	e027      	b.n	800279c <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 020e 	bic.w	r2, r2, #14
 800275a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 0201 	bic.w	r2, r2, #1
 800276a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002774:	2101      	movs	r1, #1
 8002776:	fa01 f202 	lsl.w	r2, r1, r2
 800277a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002790:	2b00      	cmp	r3, #0
 8002792:	d003      	beq.n	800279c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	4798      	blx	r3
    }
  }
  return status;
 800279c:	7bfb      	ldrb	r3, [r7, #15]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b084      	sub	sp, #16
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	2204      	movs	r2, #4
 80027c4:	409a      	lsls	r2, r3
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	4013      	ands	r3, r2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d024      	beq.n	8002818 <HAL_DMA_IRQHandler+0x72>
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	f003 0304 	and.w	r3, r3, #4
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d01f      	beq.n	8002818 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d107      	bne.n	80027f6 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 0204 	bic.w	r2, r2, #4
 80027f4:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fe:	2104      	movs	r1, #4
 8002800:	fa01 f202 	lsl.w	r2, r1, r2
 8002804:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280a:	2b00      	cmp	r3, #0
 800280c:	d06a      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002816:	e065      	b.n	80028e4 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281c:	2202      	movs	r2, #2
 800281e:	409a      	lsls	r2, r3
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	4013      	ands	r3, r2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d02c      	beq.n	8002882 <HAL_DMA_IRQHandler+0xdc>
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d027      	beq.n	8002882 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0320 	and.w	r3, r3, #32
 800283c:	2b00      	cmp	r3, #0
 800283e:	d10b      	bne.n	8002858 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 020a 	bic.w	r2, r2, #10
 800284e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002860:	2102      	movs	r1, #2
 8002862:	fa01 f202 	lsl.w	r2, r1, r2
 8002866:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002874:	2b00      	cmp	r3, #0
 8002876:	d035      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002880:	e030      	b.n	80028e4 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	2208      	movs	r2, #8
 8002888:	409a      	lsls	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4013      	ands	r3, r2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d028      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x13e>
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	f003 0308 	and.w	r3, r3, #8
 8002898:	2b00      	cmp	r3, #0
 800289a:	d023      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f022 020e 	bic.w	r2, r2, #14
 80028aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028b4:	2101      	movs	r1, #1
 80028b6:	fa01 f202 	lsl.w	r2, r1, r2
 80028ba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d004      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	4798      	blx	r3
    }
  }
}
 80028e2:	e7ff      	b.n	80028e4 <HAL_DMA_IRQHandler+0x13e>
 80028e4:	bf00      	nop
 80028e6:	3710      	adds	r7, #16
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
 80028f8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002902:	2101      	movs	r1, #1
 8002904:	fa01 f202 	lsl.w	r2, r1, r2
 8002908:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b10      	cmp	r3, #16
 8002918:	d108      	bne.n	800292c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800292a:	e007      	b.n	800293c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	60da      	str	r2, [r3, #12]
}
 800293c:	bf00      	nop
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	4b09      	ldr	r3, [pc, #36]	; (800297c <DMA_CalcBaseAndBitshift+0x34>)
 8002958:	4413      	add	r3, r2
 800295a:	4a09      	ldr	r2, [pc, #36]	; (8002980 <DMA_CalcBaseAndBitshift+0x38>)
 800295c:	fba2 2303 	umull	r2, r3, r2, r3
 8002960:	091b      	lsrs	r3, r3, #4
 8002962:	009a      	lsls	r2, r3, #2
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a06      	ldr	r2, [pc, #24]	; (8002984 <DMA_CalcBaseAndBitshift+0x3c>)
 800296c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	bffdfff8 	.word	0xbffdfff8
 8002980:	cccccccd 	.word	0xcccccccd
 8002984:	40020000 	.word	0x40020000

08002988 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002988:	b480      	push	{r7}
 800298a:	b087      	sub	sp, #28
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002992:	2300      	movs	r3, #0
 8002994:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002996:	e14e      	b.n	8002c36 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	2101      	movs	r1, #1
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	fa01 f303 	lsl.w	r3, r1, r3
 80029a4:	4013      	ands	r3, r2
 80029a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f000 8140 	beq.w	8002c30 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f003 0303 	and.w	r3, r3, #3
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d005      	beq.n	80029c8 <HAL_GPIO_Init+0x40>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f003 0303 	and.w	r3, r3, #3
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d130      	bne.n	8002a2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	2203      	movs	r2, #3
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	4013      	ands	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	68da      	ldr	r2, [r3, #12]
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029fe:	2201      	movs	r2, #1
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43db      	mvns	r3, r3
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	091b      	lsrs	r3, r3, #4
 8002a14:	f003 0201 	and.w	r2, r3, #1
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f003 0303 	and.w	r3, r3, #3
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d017      	beq.n	8002a66 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	2203      	movs	r2, #3
 8002a42:	fa02 f303 	lsl.w	r3, r2, r3
 8002a46:	43db      	mvns	r3, r3
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	689a      	ldr	r2, [r3, #8]
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f003 0303 	and.w	r3, r3, #3
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d123      	bne.n	8002aba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	08da      	lsrs	r2, r3, #3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	3208      	adds	r2, #8
 8002a7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	f003 0307 	and.w	r3, r3, #7
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	220f      	movs	r2, #15
 8002a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8e:	43db      	mvns	r3, r3
 8002a90:	693a      	ldr	r2, [r7, #16]
 8002a92:	4013      	ands	r3, r2
 8002a94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	691a      	ldr	r2, [r3, #16]
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	f003 0307 	and.w	r3, r3, #7
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	08da      	lsrs	r2, r3, #3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	3208      	adds	r2, #8
 8002ab4:	6939      	ldr	r1, [r7, #16]
 8002ab6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	2203      	movs	r2, #3
 8002ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aca:	43db      	mvns	r3, r3
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	4013      	ands	r3, r2
 8002ad0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f003 0203 	and.w	r2, r3, #3
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	005b      	lsls	r3, r3, #1
 8002ade:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 809a 	beq.w	8002c30 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002afc:	4b55      	ldr	r3, [pc, #340]	; (8002c54 <HAL_GPIO_Init+0x2cc>)
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	4a54      	ldr	r2, [pc, #336]	; (8002c54 <HAL_GPIO_Init+0x2cc>)
 8002b02:	f043 0301 	orr.w	r3, r3, #1
 8002b06:	6193      	str	r3, [r2, #24]
 8002b08:	4b52      	ldr	r3, [pc, #328]	; (8002c54 <HAL_GPIO_Init+0x2cc>)
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	60bb      	str	r3, [r7, #8]
 8002b12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b14:	4a50      	ldr	r2, [pc, #320]	; (8002c58 <HAL_GPIO_Init+0x2d0>)
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	089b      	lsrs	r3, r3, #2
 8002b1a:	3302      	adds	r3, #2
 8002b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	f003 0303 	and.w	r3, r3, #3
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	220f      	movs	r2, #15
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	43db      	mvns	r3, r3
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	4013      	ands	r3, r2
 8002b36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002b3e:	d013      	beq.n	8002b68 <HAL_GPIO_Init+0x1e0>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a46      	ldr	r2, [pc, #280]	; (8002c5c <HAL_GPIO_Init+0x2d4>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d00d      	beq.n	8002b64 <HAL_GPIO_Init+0x1dc>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a45      	ldr	r2, [pc, #276]	; (8002c60 <HAL_GPIO_Init+0x2d8>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d007      	beq.n	8002b60 <HAL_GPIO_Init+0x1d8>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a44      	ldr	r2, [pc, #272]	; (8002c64 <HAL_GPIO_Init+0x2dc>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d101      	bne.n	8002b5c <HAL_GPIO_Init+0x1d4>
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e006      	b.n	8002b6a <HAL_GPIO_Init+0x1e2>
 8002b5c:	2305      	movs	r3, #5
 8002b5e:	e004      	b.n	8002b6a <HAL_GPIO_Init+0x1e2>
 8002b60:	2302      	movs	r3, #2
 8002b62:	e002      	b.n	8002b6a <HAL_GPIO_Init+0x1e2>
 8002b64:	2301      	movs	r3, #1
 8002b66:	e000      	b.n	8002b6a <HAL_GPIO_Init+0x1e2>
 8002b68:	2300      	movs	r3, #0
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	f002 0203 	and.w	r2, r2, #3
 8002b70:	0092      	lsls	r2, r2, #2
 8002b72:	4093      	lsls	r3, r2
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b7a:	4937      	ldr	r1, [pc, #220]	; (8002c58 <HAL_GPIO_Init+0x2d0>)
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	089b      	lsrs	r3, r3, #2
 8002b80:	3302      	adds	r3, #2
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b88:	4b37      	ldr	r3, [pc, #220]	; (8002c68 <HAL_GPIO_Init+0x2e0>)
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	43db      	mvns	r3, r3
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	4013      	ands	r3, r2
 8002b96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002ba4:	693a      	ldr	r2, [r7, #16]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002bac:	4a2e      	ldr	r2, [pc, #184]	; (8002c68 <HAL_GPIO_Init+0x2e0>)
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bb2:	4b2d      	ldr	r3, [pc, #180]	; (8002c68 <HAL_GPIO_Init+0x2e0>)
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	693a      	ldr	r2, [r7, #16]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d003      	beq.n	8002bd6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002bd6:	4a24      	ldr	r2, [pc, #144]	; (8002c68 <HAL_GPIO_Init+0x2e0>)
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bdc:	4b22      	ldr	r3, [pc, #136]	; (8002c68 <HAL_GPIO_Init+0x2e0>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	43db      	mvns	r3, r3
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	4013      	ands	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d003      	beq.n	8002c00 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c00:	4a19      	ldr	r2, [pc, #100]	; (8002c68 <HAL_GPIO_Init+0x2e0>)
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c06:	4b18      	ldr	r3, [pc, #96]	; (8002c68 <HAL_GPIO_Init+0x2e0>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	4013      	ands	r3, r2
 8002c14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d003      	beq.n	8002c2a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c2a:	4a0f      	ldr	r2, [pc, #60]	; (8002c68 <HAL_GPIO_Init+0x2e0>)
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	3301      	adds	r3, #1
 8002c34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f47f aea9 	bne.w	8002998 <HAL_GPIO_Init+0x10>
  }
}
 8002c46:	bf00      	nop
 8002c48:	bf00      	nop
 8002c4a:	371c      	adds	r7, #28
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	40021000 	.word	0x40021000
 8002c58:	40010000 	.word	0x40010000
 8002c5c:	48000400 	.word	0x48000400
 8002c60:	48000800 	.word	0x48000800
 8002c64:	48000c00 	.word	0x48000c00
 8002c68:	40010400 	.word	0x40010400

08002c6c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b087      	sub	sp, #28
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c76:	2300      	movs	r3, #0
 8002c78:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002c7a:	e0b2      	b.n	8002de2 <HAL_GPIO_DeInit+0x176>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	fa02 f303 	lsl.w	r3, r2, r3
 8002c84:	683a      	ldr	r2, [r7, #0]
 8002c86:	4013      	ands	r3, r2
 8002c88:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 80a5 	beq.w	8002ddc <HAL_GPIO_DeInit+0x170>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002c92:	4a5b      	ldr	r2, [pc, #364]	; (8002e00 <HAL_GPIO_DeInit+0x194>)
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	089b      	lsrs	r3, r3, #2
 8002c98:	3302      	adds	r3, #2
 8002c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c9e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f003 0303 	and.w	r3, r3, #3
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	220f      	movs	r2, #15
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002cba:	d013      	beq.n	8002ce4 <HAL_GPIO_DeInit+0x78>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a51      	ldr	r2, [pc, #324]	; (8002e04 <HAL_GPIO_DeInit+0x198>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d00d      	beq.n	8002ce0 <HAL_GPIO_DeInit+0x74>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	4a50      	ldr	r2, [pc, #320]	; (8002e08 <HAL_GPIO_DeInit+0x19c>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d007      	beq.n	8002cdc <HAL_GPIO_DeInit+0x70>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a4f      	ldr	r2, [pc, #316]	; (8002e0c <HAL_GPIO_DeInit+0x1a0>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d101      	bne.n	8002cd8 <HAL_GPIO_DeInit+0x6c>
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e006      	b.n	8002ce6 <HAL_GPIO_DeInit+0x7a>
 8002cd8:	2305      	movs	r3, #5
 8002cda:	e004      	b.n	8002ce6 <HAL_GPIO_DeInit+0x7a>
 8002cdc:	2302      	movs	r3, #2
 8002cde:	e002      	b.n	8002ce6 <HAL_GPIO_DeInit+0x7a>
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e000      	b.n	8002ce6 <HAL_GPIO_DeInit+0x7a>
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	f002 0203 	and.w	r2, r2, #3
 8002cec:	0092      	lsls	r2, r2, #2
 8002cee:	4093      	lsls	r3, r2
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d132      	bne.n	8002d5c <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002cf6:	4b46      	ldr	r3, [pc, #280]	; (8002e10 <HAL_GPIO_DeInit+0x1a4>)
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	4944      	ldr	r1, [pc, #272]	; (8002e10 <HAL_GPIO_DeInit+0x1a4>)
 8002d00:	4013      	ands	r3, r2
 8002d02:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002d04:	4b42      	ldr	r3, [pc, #264]	; (8002e10 <HAL_GPIO_DeInit+0x1a4>)
 8002d06:	685a      	ldr	r2, [r3, #4]
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	4940      	ldr	r1, [pc, #256]	; (8002e10 <HAL_GPIO_DeInit+0x1a4>)
 8002d0e:	4013      	ands	r3, r2
 8002d10:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002d12:	4b3f      	ldr	r3, [pc, #252]	; (8002e10 <HAL_GPIO_DeInit+0x1a4>)
 8002d14:	68da      	ldr	r2, [r3, #12]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	493d      	ldr	r1, [pc, #244]	; (8002e10 <HAL_GPIO_DeInit+0x1a4>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002d20:	4b3b      	ldr	r3, [pc, #236]	; (8002e10 <HAL_GPIO_DeInit+0x1a4>)
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	43db      	mvns	r3, r3
 8002d28:	4939      	ldr	r1, [pc, #228]	; (8002e10 <HAL_GPIO_DeInit+0x1a4>)
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f003 0303 	and.w	r3, r3, #3
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	220f      	movs	r2, #15
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002d3e:	4a30      	ldr	r2, [pc, #192]	; (8002e00 <HAL_GPIO_DeInit+0x194>)
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	089b      	lsrs	r3, r3, #2
 8002d44:	3302      	adds	r3, #2
 8002d46:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	43da      	mvns	r2, r3
 8002d4e:	482c      	ldr	r0, [pc, #176]	; (8002e00 <HAL_GPIO_DeInit+0x194>)
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	089b      	lsrs	r3, r3, #2
 8002d54:	400a      	ands	r2, r1
 8002d56:	3302      	adds	r3, #2
 8002d58:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	2103      	movs	r1, #3
 8002d66:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	401a      	ands	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	08da      	lsrs	r2, r3, #3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	3208      	adds	r2, #8
 8002d7a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	220f      	movs	r2, #15
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	08d2      	lsrs	r2, r2, #3
 8002d92:	4019      	ands	r1, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3208      	adds	r2, #8
 8002d98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	68da      	ldr	r2, [r3, #12]
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	005b      	lsls	r3, r3, #1
 8002da4:	2103      	movs	r1, #3
 8002da6:	fa01 f303 	lsl.w	r3, r1, r3
 8002daa:	43db      	mvns	r3, r3
 8002dac:	401a      	ands	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	2101      	movs	r1, #1
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	fa01 f303 	lsl.w	r3, r1, r3
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	401a      	ands	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	2103      	movs	r1, #3
 8002dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd4:	43db      	mvns	r3, r3
 8002dd6:	401a      	ands	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	609a      	str	r2, [r3, #8]
    }

    position++;
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	3301      	adds	r3, #1
 8002de0:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002de2:	683a      	ldr	r2, [r7, #0]
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	fa22 f303 	lsr.w	r3, r2, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f47f af46 	bne.w	8002c7c <HAL_GPIO_DeInit+0x10>
  }
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	371c      	adds	r7, #28
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40010000 	.word	0x40010000
 8002e04:	48000400 	.word	0x48000400
 8002e08:	48000800 	.word	0x48000800
 8002e0c:	48000c00 	.word	0x48000c00
 8002e10:	40010400 	.word	0x40010400

08002e14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	807b      	strh	r3, [r7, #2]
 8002e20:	4613      	mov	r3, r2
 8002e22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e24:	787b      	ldrb	r3, [r7, #1]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d003      	beq.n	8002e32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e2a:	887a      	ldrh	r2, [r7, #2]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e30:	e002      	b.n	8002e38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e32:	887a      	ldrh	r2, [r7, #2]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e50:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e54:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d102      	bne.n	8002e6a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	f001 b823 	b.w	8003eb0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	f000 817d 	beq.w	800317a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002e80:	4bbc      	ldr	r3, [pc, #752]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f003 030c 	and.w	r3, r3, #12
 8002e88:	2b04      	cmp	r3, #4
 8002e8a:	d00c      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e8c:	4bb9      	ldr	r3, [pc, #740]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f003 030c 	and.w	r3, r3, #12
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d15c      	bne.n	8002f52 <HAL_RCC_OscConfig+0x10e>
 8002e98:	4bb6      	ldr	r3, [pc, #728]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ea4:	d155      	bne.n	8002f52 <HAL_RCC_OscConfig+0x10e>
 8002ea6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002eaa:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eae:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002eb2:	fa93 f3a3 	rbit	r3, r3
 8002eb6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002eba:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ebe:	fab3 f383 	clz	r3, r3
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	095b      	lsrs	r3, r3, #5
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	f043 0301 	orr.w	r3, r3, #1
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d102      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x94>
 8002ed2:	4ba8      	ldr	r3, [pc, #672]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	e015      	b.n	8002f04 <HAL_RCC_OscConfig+0xc0>
 8002ed8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002edc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002ee4:	fa93 f3a3 	rbit	r3, r3
 8002ee8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002eec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ef0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002ef4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002ef8:	fa93 f3a3 	rbit	r3, r3
 8002efc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002f00:	4b9c      	ldr	r3, [pc, #624]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f04:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002f08:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002f0c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002f10:	fa92 f2a2 	rbit	r2, r2
 8002f14:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002f18:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002f1c:	fab2 f282 	clz	r2, r2
 8002f20:	b2d2      	uxtb	r2, r2
 8002f22:	f042 0220 	orr.w	r2, r2, #32
 8002f26:	b2d2      	uxtb	r2, r2
 8002f28:	f002 021f 	and.w	r2, r2, #31
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	fa01 f202 	lsl.w	r2, r1, r2
 8002f32:	4013      	ands	r3, r2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f000 811f 	beq.w	8003178 <HAL_RCC_OscConfig+0x334>
 8002f3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f3e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f040 8116 	bne.w	8003178 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	f000 bfaf 	b.w	8003eb0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f62:	d106      	bne.n	8002f72 <HAL_RCC_OscConfig+0x12e>
 8002f64:	4b83      	ldr	r3, [pc, #524]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a82      	ldr	r2, [pc, #520]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f6e:	6013      	str	r3, [r2, #0]
 8002f70:	e036      	b.n	8002fe0 <HAL_RCC_OscConfig+0x19c>
 8002f72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10c      	bne.n	8002f9c <HAL_RCC_OscConfig+0x158>
 8002f82:	4b7c      	ldr	r3, [pc, #496]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a7b      	ldr	r2, [pc, #492]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002f88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f8c:	6013      	str	r3, [r2, #0]
 8002f8e:	4b79      	ldr	r3, [pc, #484]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a78      	ldr	r2, [pc, #480]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002f94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f98:	6013      	str	r3, [r2, #0]
 8002f9a:	e021      	b.n	8002fe0 <HAL_RCC_OscConfig+0x19c>
 8002f9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fac:	d10c      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x184>
 8002fae:	4b71      	ldr	r3, [pc, #452]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a70      	ldr	r2, [pc, #448]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002fb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fb8:	6013      	str	r3, [r2, #0]
 8002fba:	4b6e      	ldr	r3, [pc, #440]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a6d      	ldr	r2, [pc, #436]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fc4:	6013      	str	r3, [r2, #0]
 8002fc6:	e00b      	b.n	8002fe0 <HAL_RCC_OscConfig+0x19c>
 8002fc8:	4b6a      	ldr	r3, [pc, #424]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a69      	ldr	r2, [pc, #420]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002fce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fd2:	6013      	str	r3, [r2, #0]
 8002fd4:	4b67      	ldr	r3, [pc, #412]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a66      	ldr	r2, [pc, #408]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002fda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fde:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fe0:	4b64      	ldr	r3, [pc, #400]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe4:	f023 020f 	bic.w	r2, r3, #15
 8002fe8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	495f      	ldr	r1, [pc, #380]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ffa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ffe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d059      	beq.n	80030be <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800300a:	f7fe fff3 	bl	8001ff4 <HAL_GetTick>
 800300e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003012:	e00a      	b.n	800302a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003014:	f7fe ffee 	bl	8001ff4 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b64      	cmp	r3, #100	; 0x64
 8003022:	d902      	bls.n	800302a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	f000 bf43 	b.w	8003eb0 <HAL_RCC_OscConfig+0x106c>
 800302a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800302e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003032:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003036:	fa93 f3a3 	rbit	r3, r3
 800303a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800303e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003042:	fab3 f383 	clz	r3, r3
 8003046:	b2db      	uxtb	r3, r3
 8003048:	095b      	lsrs	r3, r3, #5
 800304a:	b2db      	uxtb	r3, r3
 800304c:	f043 0301 	orr.w	r3, r3, #1
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b01      	cmp	r3, #1
 8003054:	d102      	bne.n	800305c <HAL_RCC_OscConfig+0x218>
 8003056:	4b47      	ldr	r3, [pc, #284]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	e015      	b.n	8003088 <HAL_RCC_OscConfig+0x244>
 800305c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003060:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003064:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003068:	fa93 f3a3 	rbit	r3, r3
 800306c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003070:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003074:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003078:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800307c:	fa93 f3a3 	rbit	r3, r3
 8003080:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003084:	4b3b      	ldr	r3, [pc, #236]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800308c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003090:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003094:	fa92 f2a2 	rbit	r2, r2
 8003098:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800309c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80030a0:	fab2 f282 	clz	r2, r2
 80030a4:	b2d2      	uxtb	r2, r2
 80030a6:	f042 0220 	orr.w	r2, r2, #32
 80030aa:	b2d2      	uxtb	r2, r2
 80030ac:	f002 021f 	and.w	r2, r2, #31
 80030b0:	2101      	movs	r1, #1
 80030b2:	fa01 f202 	lsl.w	r2, r1, r2
 80030b6:	4013      	ands	r3, r2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d0ab      	beq.n	8003014 <HAL_RCC_OscConfig+0x1d0>
 80030bc:	e05d      	b.n	800317a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030be:	f7fe ff99 	bl	8001ff4 <HAL_GetTick>
 80030c2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030c6:	e00a      	b.n	80030de <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030c8:	f7fe ff94 	bl	8001ff4 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b64      	cmp	r3, #100	; 0x64
 80030d6:	d902      	bls.n	80030de <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	f000 bee9 	b.w	8003eb0 <HAL_RCC_OscConfig+0x106c>
 80030de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030e2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80030ea:	fa93 f3a3 	rbit	r3, r3
 80030ee:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80030f2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030f6:	fab3 f383 	clz	r3, r3
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	095b      	lsrs	r3, r3, #5
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b01      	cmp	r3, #1
 8003108:	d102      	bne.n	8003110 <HAL_RCC_OscConfig+0x2cc>
 800310a:	4b1a      	ldr	r3, [pc, #104]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	e015      	b.n	800313c <HAL_RCC_OscConfig+0x2f8>
 8003110:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003114:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003118:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800311c:	fa93 f3a3 	rbit	r3, r3
 8003120:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003124:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003128:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800312c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003130:	fa93 f3a3 	rbit	r3, r3
 8003134:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003138:	4b0e      	ldr	r3, [pc, #56]	; (8003174 <HAL_RCC_OscConfig+0x330>)
 800313a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003140:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003144:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003148:	fa92 f2a2 	rbit	r2, r2
 800314c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003150:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003154:	fab2 f282 	clz	r2, r2
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	f042 0220 	orr.w	r2, r2, #32
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	f002 021f 	and.w	r2, r2, #31
 8003164:	2101      	movs	r1, #1
 8003166:	fa01 f202 	lsl.w	r2, r1, r2
 800316a:	4013      	ands	r3, r2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1ab      	bne.n	80030c8 <HAL_RCC_OscConfig+0x284>
 8003170:	e003      	b.n	800317a <HAL_RCC_OscConfig+0x336>
 8003172:	bf00      	nop
 8003174:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003178:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800317a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800317e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	2b00      	cmp	r3, #0
 800318c:	f000 817d 	beq.w	800348a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003190:	4ba6      	ldr	r3, [pc, #664]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f003 030c 	and.w	r3, r3, #12
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00b      	beq.n	80031b4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800319c:	4ba3      	ldr	r3, [pc, #652]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f003 030c 	and.w	r3, r3, #12
 80031a4:	2b08      	cmp	r3, #8
 80031a6:	d172      	bne.n	800328e <HAL_RCC_OscConfig+0x44a>
 80031a8:	4ba0      	ldr	r3, [pc, #640]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d16c      	bne.n	800328e <HAL_RCC_OscConfig+0x44a>
 80031b4:	2302      	movs	r3, #2
 80031b6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ba:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80031be:	fa93 f3a3 	rbit	r3, r3
 80031c2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80031c6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ca:	fab3 f383 	clz	r3, r3
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	095b      	lsrs	r3, r3, #5
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	f043 0301 	orr.w	r3, r3, #1
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d102      	bne.n	80031e4 <HAL_RCC_OscConfig+0x3a0>
 80031de:	4b93      	ldr	r3, [pc, #588]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	e013      	b.n	800320c <HAL_RCC_OscConfig+0x3c8>
 80031e4:	2302      	movs	r3, #2
 80031e6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ea:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80031ee:	fa93 f3a3 	rbit	r3, r3
 80031f2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80031f6:	2302      	movs	r3, #2
 80031f8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80031fc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003200:	fa93 f3a3 	rbit	r3, r3
 8003204:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003208:	4b88      	ldr	r3, [pc, #544]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 800320a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320c:	2202      	movs	r2, #2
 800320e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003212:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003216:	fa92 f2a2 	rbit	r2, r2
 800321a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800321e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003222:	fab2 f282 	clz	r2, r2
 8003226:	b2d2      	uxtb	r2, r2
 8003228:	f042 0220 	orr.w	r2, r2, #32
 800322c:	b2d2      	uxtb	r2, r2
 800322e:	f002 021f 	and.w	r2, r2, #31
 8003232:	2101      	movs	r1, #1
 8003234:	fa01 f202 	lsl.w	r2, r1, r2
 8003238:	4013      	ands	r3, r2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00a      	beq.n	8003254 <HAL_RCC_OscConfig+0x410>
 800323e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003242:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d002      	beq.n	8003254 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	f000 be2e 	b.w	8003eb0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003254:	4b75      	ldr	r3, [pc, #468]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800325c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003260:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	21f8      	movs	r1, #248	; 0xf8
 800326a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003272:	fa91 f1a1 	rbit	r1, r1
 8003276:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800327a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800327e:	fab1 f181 	clz	r1, r1
 8003282:	b2c9      	uxtb	r1, r1
 8003284:	408b      	lsls	r3, r1
 8003286:	4969      	ldr	r1, [pc, #420]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 8003288:	4313      	orrs	r3, r2
 800328a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800328c:	e0fd      	b.n	800348a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800328e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003292:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	2b00      	cmp	r3, #0
 800329c:	f000 8088 	beq.w	80033b0 <HAL_RCC_OscConfig+0x56c>
 80032a0:	2301      	movs	r3, #1
 80032a2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80032aa:	fa93 f3a3 	rbit	r3, r3
 80032ae:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80032b2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032b6:	fab3 f383 	clz	r3, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80032c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	461a      	mov	r2, r3
 80032c8:	2301      	movs	r3, #1
 80032ca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032cc:	f7fe fe92 	bl	8001ff4 <HAL_GetTick>
 80032d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032d4:	e00a      	b.n	80032ec <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032d6:	f7fe fe8d 	bl	8001ff4 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d902      	bls.n	80032ec <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	f000 bde2 	b.w	8003eb0 <HAL_RCC_OscConfig+0x106c>
 80032ec:	2302      	movs	r3, #2
 80032ee:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80032f6:	fa93 f3a3 	rbit	r3, r3
 80032fa:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80032fe:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003302:	fab3 f383 	clz	r3, r3
 8003306:	b2db      	uxtb	r3, r3
 8003308:	095b      	lsrs	r3, r3, #5
 800330a:	b2db      	uxtb	r3, r3
 800330c:	f043 0301 	orr.w	r3, r3, #1
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b01      	cmp	r3, #1
 8003314:	d102      	bne.n	800331c <HAL_RCC_OscConfig+0x4d8>
 8003316:	4b45      	ldr	r3, [pc, #276]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	e013      	b.n	8003344 <HAL_RCC_OscConfig+0x500>
 800331c:	2302      	movs	r3, #2
 800331e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003322:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003326:	fa93 f3a3 	rbit	r3, r3
 800332a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800332e:	2302      	movs	r3, #2
 8003330:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003334:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003338:	fa93 f3a3 	rbit	r3, r3
 800333c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003340:	4b3a      	ldr	r3, [pc, #232]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 8003342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003344:	2202      	movs	r2, #2
 8003346:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800334a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800334e:	fa92 f2a2 	rbit	r2, r2
 8003352:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003356:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800335a:	fab2 f282 	clz	r2, r2
 800335e:	b2d2      	uxtb	r2, r2
 8003360:	f042 0220 	orr.w	r2, r2, #32
 8003364:	b2d2      	uxtb	r2, r2
 8003366:	f002 021f 	and.w	r2, r2, #31
 800336a:	2101      	movs	r1, #1
 800336c:	fa01 f202 	lsl.w	r2, r1, r2
 8003370:	4013      	ands	r3, r2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d0af      	beq.n	80032d6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003376:	4b2d      	ldr	r3, [pc, #180]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800337e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003382:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	21f8      	movs	r1, #248	; 0xf8
 800338c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003390:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003394:	fa91 f1a1 	rbit	r1, r1
 8003398:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800339c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80033a0:	fab1 f181 	clz	r1, r1
 80033a4:	b2c9      	uxtb	r1, r1
 80033a6:	408b      	lsls	r3, r1
 80033a8:	4920      	ldr	r1, [pc, #128]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	600b      	str	r3, [r1, #0]
 80033ae:	e06c      	b.n	800348a <HAL_RCC_OscConfig+0x646>
 80033b0:	2301      	movs	r3, #1
 80033b2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80033ba:	fa93 f3a3 	rbit	r3, r3
 80033be:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80033c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033c6:	fab3 f383 	clz	r3, r3
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	461a      	mov	r2, r3
 80033d8:	2300      	movs	r3, #0
 80033da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033dc:	f7fe fe0a 	bl	8001ff4 <HAL_GetTick>
 80033e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033e4:	e00a      	b.n	80033fc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033e6:	f7fe fe05 	bl	8001ff4 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d902      	bls.n	80033fc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	f000 bd5a 	b.w	8003eb0 <HAL_RCC_OscConfig+0x106c>
 80033fc:	2302      	movs	r3, #2
 80033fe:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003402:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003406:	fa93 f3a3 	rbit	r3, r3
 800340a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800340e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003412:	fab3 f383 	clz	r3, r3
 8003416:	b2db      	uxtb	r3, r3
 8003418:	095b      	lsrs	r3, r3, #5
 800341a:	b2db      	uxtb	r3, r3
 800341c:	f043 0301 	orr.w	r3, r3, #1
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b01      	cmp	r3, #1
 8003424:	d104      	bne.n	8003430 <HAL_RCC_OscConfig+0x5ec>
 8003426:	4b01      	ldr	r3, [pc, #4]	; (800342c <HAL_RCC_OscConfig+0x5e8>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	e015      	b.n	8003458 <HAL_RCC_OscConfig+0x614>
 800342c:	40021000 	.word	0x40021000
 8003430:	2302      	movs	r3, #2
 8003432:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003436:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800343a:	fa93 f3a3 	rbit	r3, r3
 800343e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003442:	2302      	movs	r3, #2
 8003444:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003448:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800344c:	fa93 f3a3 	rbit	r3, r3
 8003450:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003454:	4bc8      	ldr	r3, [pc, #800]	; (8003778 <HAL_RCC_OscConfig+0x934>)
 8003456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003458:	2202      	movs	r2, #2
 800345a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800345e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003462:	fa92 f2a2 	rbit	r2, r2
 8003466:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800346a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800346e:	fab2 f282 	clz	r2, r2
 8003472:	b2d2      	uxtb	r2, r2
 8003474:	f042 0220 	orr.w	r2, r2, #32
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	f002 021f 	and.w	r2, r2, #31
 800347e:	2101      	movs	r1, #1
 8003480:	fa01 f202 	lsl.w	r2, r1, r2
 8003484:	4013      	ands	r3, r2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1ad      	bne.n	80033e6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800348a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800348e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	2b00      	cmp	r3, #0
 800349c:	f000 8110 	beq.w	80036c0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d079      	beq.n	80035a4 <HAL_RCC_OscConfig+0x760>
 80034b0:	2301      	movs	r3, #1
 80034b2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80034ba:	fa93 f3a3 	rbit	r3, r3
 80034be:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80034c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034c6:	fab3 f383 	clz	r3, r3
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	461a      	mov	r2, r3
 80034ce:	4bab      	ldr	r3, [pc, #684]	; (800377c <HAL_RCC_OscConfig+0x938>)
 80034d0:	4413      	add	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	461a      	mov	r2, r3
 80034d6:	2301      	movs	r3, #1
 80034d8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034da:	f7fe fd8b 	bl	8001ff4 <HAL_GetTick>
 80034de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034e2:	e00a      	b.n	80034fa <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034e4:	f7fe fd86 	bl	8001ff4 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d902      	bls.n	80034fa <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	f000 bcdb 	b.w	8003eb0 <HAL_RCC_OscConfig+0x106c>
 80034fa:	2302      	movs	r3, #2
 80034fc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003500:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003504:	fa93 f3a3 	rbit	r3, r3
 8003508:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800350c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003510:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003514:	2202      	movs	r2, #2
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800351c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	fa93 f2a3 	rbit	r2, r3
 8003526:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800352a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003534:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003538:	2202      	movs	r2, #2
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003540:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	fa93 f2a3 	rbit	r2, r3
 800354a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800354e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003552:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003554:	4b88      	ldr	r3, [pc, #544]	; (8003778 <HAL_RCC_OscConfig+0x934>)
 8003556:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003558:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800355c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003560:	2102      	movs	r1, #2
 8003562:	6019      	str	r1, [r3, #0]
 8003564:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003568:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	fa93 f1a3 	rbit	r1, r3
 8003572:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003576:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800357a:	6019      	str	r1, [r3, #0]
  return result;
 800357c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003580:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	fab3 f383 	clz	r3, r3
 800358a:	b2db      	uxtb	r3, r3
 800358c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003590:	b2db      	uxtb	r3, r3
 8003592:	f003 031f 	and.w	r3, r3, #31
 8003596:	2101      	movs	r1, #1
 8003598:	fa01 f303 	lsl.w	r3, r1, r3
 800359c:	4013      	ands	r3, r2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d0a0      	beq.n	80034e4 <HAL_RCC_OscConfig+0x6a0>
 80035a2:	e08d      	b.n	80036c0 <HAL_RCC_OscConfig+0x87c>
 80035a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80035ac:	2201      	movs	r2, #1
 80035ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035b4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	fa93 f2a3 	rbit	r2, r3
 80035be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80035c6:	601a      	str	r2, [r3, #0]
  return result;
 80035c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035cc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80035d0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035d2:	fab3 f383 	clz	r3, r3
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	461a      	mov	r2, r3
 80035da:	4b68      	ldr	r3, [pc, #416]	; (800377c <HAL_RCC_OscConfig+0x938>)
 80035dc:	4413      	add	r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	461a      	mov	r2, r3
 80035e2:	2300      	movs	r3, #0
 80035e4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e6:	f7fe fd05 	bl	8001ff4 <HAL_GetTick>
 80035ea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035ee:	e00a      	b.n	8003606 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035f0:	f7fe fd00 	bl	8001ff4 <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d902      	bls.n	8003606 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	f000 bc55 	b.w	8003eb0 <HAL_RCC_OscConfig+0x106c>
 8003606:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800360a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800360e:	2202      	movs	r2, #2
 8003610:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003612:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003616:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	fa93 f2a3 	rbit	r2, r3
 8003620:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003624:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003628:	601a      	str	r2, [r3, #0]
 800362a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800362e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003632:	2202      	movs	r2, #2
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800363a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	fa93 f2a3 	rbit	r2, r3
 8003644:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003648:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800364c:	601a      	str	r2, [r3, #0]
 800364e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003652:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003656:	2202      	movs	r2, #2
 8003658:	601a      	str	r2, [r3, #0]
 800365a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800365e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	fa93 f2a3 	rbit	r2, r3
 8003668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800366c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003670:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003672:	4b41      	ldr	r3, [pc, #260]	; (8003778 <HAL_RCC_OscConfig+0x934>)
 8003674:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003676:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800367a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800367e:	2102      	movs	r1, #2
 8003680:	6019      	str	r1, [r3, #0]
 8003682:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003686:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	fa93 f1a3 	rbit	r1, r3
 8003690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003694:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003698:	6019      	str	r1, [r3, #0]
  return result;
 800369a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800369e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	fab3 f383 	clz	r3, r3
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	2101      	movs	r1, #1
 80036b6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ba:	4013      	ands	r3, r2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d197      	bne.n	80035f0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0304 	and.w	r3, r3, #4
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 81a1 	beq.w	8003a18 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036d6:	2300      	movs	r3, #0
 80036d8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036dc:	4b26      	ldr	r3, [pc, #152]	; (8003778 <HAL_RCC_OscConfig+0x934>)
 80036de:	69db      	ldr	r3, [r3, #28]
 80036e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d116      	bne.n	8003716 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036e8:	4b23      	ldr	r3, [pc, #140]	; (8003778 <HAL_RCC_OscConfig+0x934>)
 80036ea:	69db      	ldr	r3, [r3, #28]
 80036ec:	4a22      	ldr	r2, [pc, #136]	; (8003778 <HAL_RCC_OscConfig+0x934>)
 80036ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036f2:	61d3      	str	r3, [r2, #28]
 80036f4:	4b20      	ldr	r3, [pc, #128]	; (8003778 <HAL_RCC_OscConfig+0x934>)
 80036f6:	69db      	ldr	r3, [r3, #28]
 80036f8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80036fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003700:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003704:	601a      	str	r2, [r3, #0]
 8003706:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800370a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800370e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003710:	2301      	movs	r3, #1
 8003712:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003716:	4b1a      	ldr	r3, [pc, #104]	; (8003780 <HAL_RCC_OscConfig+0x93c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800371e:	2b00      	cmp	r3, #0
 8003720:	d11a      	bne.n	8003758 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003722:	4b17      	ldr	r3, [pc, #92]	; (8003780 <HAL_RCC_OscConfig+0x93c>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a16      	ldr	r2, [pc, #88]	; (8003780 <HAL_RCC_OscConfig+0x93c>)
 8003728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800372c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800372e:	f7fe fc61 	bl	8001ff4 <HAL_GetTick>
 8003732:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003736:	e009      	b.n	800374c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003738:	f7fe fc5c 	bl	8001ff4 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b64      	cmp	r3, #100	; 0x64
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e3b1      	b.n	8003eb0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800374c:	4b0c      	ldr	r3, [pc, #48]	; (8003780 <HAL_RCC_OscConfig+0x93c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0ef      	beq.n	8003738 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003758:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800375c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d10d      	bne.n	8003784 <HAL_RCC_OscConfig+0x940>
 8003768:	4b03      	ldr	r3, [pc, #12]	; (8003778 <HAL_RCC_OscConfig+0x934>)
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	4a02      	ldr	r2, [pc, #8]	; (8003778 <HAL_RCC_OscConfig+0x934>)
 800376e:	f043 0301 	orr.w	r3, r3, #1
 8003772:	6213      	str	r3, [r2, #32]
 8003774:	e03c      	b.n	80037f0 <HAL_RCC_OscConfig+0x9ac>
 8003776:	bf00      	nop
 8003778:	40021000 	.word	0x40021000
 800377c:	10908120 	.word	0x10908120
 8003780:	40007000 	.word	0x40007000
 8003784:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003788:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10c      	bne.n	80037ae <HAL_RCC_OscConfig+0x96a>
 8003794:	4bc1      	ldr	r3, [pc, #772]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 8003796:	6a1b      	ldr	r3, [r3, #32]
 8003798:	4ac0      	ldr	r2, [pc, #768]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 800379a:	f023 0301 	bic.w	r3, r3, #1
 800379e:	6213      	str	r3, [r2, #32]
 80037a0:	4bbe      	ldr	r3, [pc, #760]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	4abd      	ldr	r2, [pc, #756]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80037a6:	f023 0304 	bic.w	r3, r3, #4
 80037aa:	6213      	str	r3, [r2, #32]
 80037ac:	e020      	b.n	80037f0 <HAL_RCC_OscConfig+0x9ac>
 80037ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	2b05      	cmp	r3, #5
 80037bc:	d10c      	bne.n	80037d8 <HAL_RCC_OscConfig+0x994>
 80037be:	4bb7      	ldr	r3, [pc, #732]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80037c0:	6a1b      	ldr	r3, [r3, #32]
 80037c2:	4ab6      	ldr	r2, [pc, #728]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80037c4:	f043 0304 	orr.w	r3, r3, #4
 80037c8:	6213      	str	r3, [r2, #32]
 80037ca:	4bb4      	ldr	r3, [pc, #720]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	4ab3      	ldr	r2, [pc, #716]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80037d0:	f043 0301 	orr.w	r3, r3, #1
 80037d4:	6213      	str	r3, [r2, #32]
 80037d6:	e00b      	b.n	80037f0 <HAL_RCC_OscConfig+0x9ac>
 80037d8:	4bb0      	ldr	r3, [pc, #704]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	4aaf      	ldr	r2, [pc, #700]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80037de:	f023 0301 	bic.w	r3, r3, #1
 80037e2:	6213      	str	r3, [r2, #32]
 80037e4:	4bad      	ldr	r3, [pc, #692]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	4aac      	ldr	r2, [pc, #688]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80037ea:	f023 0304 	bic.w	r3, r3, #4
 80037ee:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 8081 	beq.w	8003904 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003802:	f7fe fbf7 	bl	8001ff4 <HAL_GetTick>
 8003806:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800380a:	e00b      	b.n	8003824 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800380c:	f7fe fbf2 	bl	8001ff4 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	f241 3288 	movw	r2, #5000	; 0x1388
 800381c:	4293      	cmp	r3, r2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e345      	b.n	8003eb0 <HAL_RCC_OscConfig+0x106c>
 8003824:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003828:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800382c:	2202      	movs	r2, #2
 800382e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003830:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003834:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	fa93 f2a3 	rbit	r2, r3
 800383e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003842:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003846:	601a      	str	r2, [r3, #0]
 8003848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800384c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003850:	2202      	movs	r2, #2
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003858:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	fa93 f2a3 	rbit	r2, r3
 8003862:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003866:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800386a:	601a      	str	r2, [r3, #0]
  return result;
 800386c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003870:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003874:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003876:	fab3 f383 	clz	r3, r3
 800387a:	b2db      	uxtb	r3, r3
 800387c:	095b      	lsrs	r3, r3, #5
 800387e:	b2db      	uxtb	r3, r3
 8003880:	f043 0302 	orr.w	r3, r3, #2
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b02      	cmp	r3, #2
 8003888:	d102      	bne.n	8003890 <HAL_RCC_OscConfig+0xa4c>
 800388a:	4b84      	ldr	r3, [pc, #528]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	e013      	b.n	80038b8 <HAL_RCC_OscConfig+0xa74>
 8003890:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003894:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003898:	2202      	movs	r2, #2
 800389a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800389c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038a0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	fa93 f2a3 	rbit	r2, r3
 80038aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ae:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80038b2:	601a      	str	r2, [r3, #0]
 80038b4:	4b79      	ldr	r3, [pc, #484]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80038b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038bc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80038c0:	2102      	movs	r1, #2
 80038c2:	6011      	str	r1, [r2, #0]
 80038c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038c8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80038cc:	6812      	ldr	r2, [r2, #0]
 80038ce:	fa92 f1a2 	rbit	r1, r2
 80038d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038d6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80038da:	6011      	str	r1, [r2, #0]
  return result;
 80038dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038e0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80038e4:	6812      	ldr	r2, [r2, #0]
 80038e6:	fab2 f282 	clz	r2, r2
 80038ea:	b2d2      	uxtb	r2, r2
 80038ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038f0:	b2d2      	uxtb	r2, r2
 80038f2:	f002 021f 	and.w	r2, r2, #31
 80038f6:	2101      	movs	r1, #1
 80038f8:	fa01 f202 	lsl.w	r2, r1, r2
 80038fc:	4013      	ands	r3, r2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d084      	beq.n	800380c <HAL_RCC_OscConfig+0x9c8>
 8003902:	e07f      	b.n	8003a04 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003904:	f7fe fb76 	bl	8001ff4 <HAL_GetTick>
 8003908:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800390c:	e00b      	b.n	8003926 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800390e:	f7fe fb71 	bl	8001ff4 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	f241 3288 	movw	r2, #5000	; 0x1388
 800391e:	4293      	cmp	r3, r2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e2c4      	b.n	8003eb0 <HAL_RCC_OscConfig+0x106c>
 8003926:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800392a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800392e:	2202      	movs	r2, #2
 8003930:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003932:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003936:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	fa93 f2a3 	rbit	r2, r3
 8003940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003944:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003948:	601a      	str	r2, [r3, #0]
 800394a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800394e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003952:	2202      	movs	r2, #2
 8003954:	601a      	str	r2, [r3, #0]
 8003956:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800395a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	fa93 f2a3 	rbit	r2, r3
 8003964:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003968:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800396c:	601a      	str	r2, [r3, #0]
  return result;
 800396e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003972:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003976:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003978:	fab3 f383 	clz	r3, r3
 800397c:	b2db      	uxtb	r3, r3
 800397e:	095b      	lsrs	r3, r3, #5
 8003980:	b2db      	uxtb	r3, r3
 8003982:	f043 0302 	orr.w	r3, r3, #2
 8003986:	b2db      	uxtb	r3, r3
 8003988:	2b02      	cmp	r3, #2
 800398a:	d102      	bne.n	8003992 <HAL_RCC_OscConfig+0xb4e>
 800398c:	4b43      	ldr	r3, [pc, #268]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	e013      	b.n	80039ba <HAL_RCC_OscConfig+0xb76>
 8003992:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003996:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800399a:	2202      	movs	r2, #2
 800399c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039a2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	fa93 f2a3 	rbit	r2, r3
 80039ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039b0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	4b39      	ldr	r3, [pc, #228]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 80039b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039be:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80039c2:	2102      	movs	r1, #2
 80039c4:	6011      	str	r1, [r2, #0]
 80039c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039ca:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80039ce:	6812      	ldr	r2, [r2, #0]
 80039d0:	fa92 f1a2 	rbit	r1, r2
 80039d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039d8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80039dc:	6011      	str	r1, [r2, #0]
  return result;
 80039de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039e2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80039e6:	6812      	ldr	r2, [r2, #0]
 80039e8:	fab2 f282 	clz	r2, r2
 80039ec:	b2d2      	uxtb	r2, r2
 80039ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039f2:	b2d2      	uxtb	r2, r2
 80039f4:	f002 021f 	and.w	r2, r2, #31
 80039f8:	2101      	movs	r1, #1
 80039fa:	fa01 f202 	lsl.w	r2, r1, r2
 80039fe:	4013      	ands	r3, r2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d184      	bne.n	800390e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a04:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d105      	bne.n	8003a18 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a0c:	4b23      	ldr	r3, [pc, #140]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 8003a0e:	69db      	ldr	r3, [r3, #28]
 8003a10:	4a22      	ldr	r2, [pc, #136]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 8003a12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a16:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a1c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	69db      	ldr	r3, [r3, #28]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f000 8242 	beq.w	8003eae <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a2a:	4b1c      	ldr	r3, [pc, #112]	; (8003a9c <HAL_RCC_OscConfig+0xc58>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f003 030c 	and.w	r3, r3, #12
 8003a32:	2b08      	cmp	r3, #8
 8003a34:	f000 8213 	beq.w	8003e5e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a3c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	69db      	ldr	r3, [r3, #28]
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	f040 8162 	bne.w	8003d0e <HAL_RCC_OscConfig+0xeca>
 8003a4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a4e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003a52:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a5c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	fa93 f2a3 	rbit	r2, r3
 8003a66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a6a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003a6e:	601a      	str	r2, [r3, #0]
  return result;
 8003a70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a74:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003a78:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7a:	fab3 f383 	clz	r3, r3
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003a84:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a90:	f7fe fab0 	bl	8001ff4 <HAL_GetTick>
 8003a94:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a98:	e00c      	b.n	8003ab4 <HAL_RCC_OscConfig+0xc70>
 8003a9a:	bf00      	nop
 8003a9c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aa0:	f7fe faa8 	bl	8001ff4 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d901      	bls.n	8003ab4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e1fd      	b.n	8003eb0 <HAL_RCC_OscConfig+0x106c>
 8003ab4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ab8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003abc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ac0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ac6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	fa93 f2a3 	rbit	r2, r3
 8003ad0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ad4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003ad8:	601a      	str	r2, [r3, #0]
  return result;
 8003ada:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ade:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003ae2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ae4:	fab3 f383 	clz	r3, r3
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	f043 0301 	orr.w	r3, r3, #1
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d102      	bne.n	8003afe <HAL_RCC_OscConfig+0xcba>
 8003af8:	4bb0      	ldr	r3, [pc, #704]	; (8003dbc <HAL_RCC_OscConfig+0xf78>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	e027      	b.n	8003b4e <HAL_RCC_OscConfig+0xd0a>
 8003afe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b02:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003b06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b10:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	fa93 f2a3 	rbit	r2, r3
 8003b1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b1e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b28:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003b2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b30:	601a      	str	r2, [r3, #0]
 8003b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b36:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	fa93 f2a3 	rbit	r2, r3
 8003b40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b44:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	4b9c      	ldr	r3, [pc, #624]	; (8003dbc <HAL_RCC_OscConfig+0xf78>)
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b52:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003b56:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003b5a:	6011      	str	r1, [r2, #0]
 8003b5c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b60:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003b64:	6812      	ldr	r2, [r2, #0]
 8003b66:	fa92 f1a2 	rbit	r1, r2
 8003b6a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b6e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003b72:	6011      	str	r1, [r2, #0]
  return result;
 8003b74:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b78:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003b7c:	6812      	ldr	r2, [r2, #0]
 8003b7e:	fab2 f282 	clz	r2, r2
 8003b82:	b2d2      	uxtb	r2, r2
 8003b84:	f042 0220 	orr.w	r2, r2, #32
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	f002 021f 	and.w	r2, r2, #31
 8003b8e:	2101      	movs	r1, #1
 8003b90:	fa01 f202 	lsl.w	r2, r1, r2
 8003b94:	4013      	ands	r3, r2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d182      	bne.n	8003aa0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b9a:	4b88      	ldr	r3, [pc, #544]	; (8003dbc <HAL_RCC_OscConfig+0xf78>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003ba2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ba6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	430b      	orrs	r3, r1
 8003bbc:	497f      	ldr	r1, [pc, #508]	; (8003dbc <HAL_RCC_OscConfig+0xf78>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	604b      	str	r3, [r1, #4]
 8003bc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bc6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003bca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003bce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bd4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	fa93 f2a3 	rbit	r2, r3
 8003bde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003be2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003be6:	601a      	str	r2, [r3, #0]
  return result;
 8003be8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bec:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003bf0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bf2:	fab3 f383 	clz	r3, r3
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003bfc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	461a      	mov	r2, r3
 8003c04:	2301      	movs	r3, #1
 8003c06:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c08:	f7fe f9f4 	bl	8001ff4 <HAL_GetTick>
 8003c0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c10:	e009      	b.n	8003c26 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c12:	f7fe f9ef 	bl	8001ff4 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e144      	b.n	8003eb0 <HAL_RCC_OscConfig+0x106c>
 8003c26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c2a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003c2e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c38:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	fa93 f2a3 	rbit	r2, r3
 8003c42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c46:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003c4a:	601a      	str	r2, [r3, #0]
  return result;
 8003c4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c50:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003c54:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c56:	fab3 f383 	clz	r3, r3
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	095b      	lsrs	r3, r3, #5
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	f043 0301 	orr.w	r3, r3, #1
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d102      	bne.n	8003c70 <HAL_RCC_OscConfig+0xe2c>
 8003c6a:	4b54      	ldr	r3, [pc, #336]	; (8003dbc <HAL_RCC_OscConfig+0xf78>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	e027      	b.n	8003cc0 <HAL_RCC_OscConfig+0xe7c>
 8003c70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c74:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003c78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c82:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	fa93 f2a3 	rbit	r2, r3
 8003c8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c90:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003c94:	601a      	str	r2, [r3, #0]
 8003c96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c9a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003c9e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ca8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	fa93 f2a3 	rbit	r2, r3
 8003cb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cb6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	4b3f      	ldr	r3, [pc, #252]	; (8003dbc <HAL_RCC_OscConfig+0xf78>)
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003cc4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003cc8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003ccc:	6011      	str	r1, [r2, #0]
 8003cce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003cd2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003cd6:	6812      	ldr	r2, [r2, #0]
 8003cd8:	fa92 f1a2 	rbit	r1, r2
 8003cdc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003ce0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003ce4:	6011      	str	r1, [r2, #0]
  return result;
 8003ce6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003cea:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003cee:	6812      	ldr	r2, [r2, #0]
 8003cf0:	fab2 f282 	clz	r2, r2
 8003cf4:	b2d2      	uxtb	r2, r2
 8003cf6:	f042 0220 	orr.w	r2, r2, #32
 8003cfa:	b2d2      	uxtb	r2, r2
 8003cfc:	f002 021f 	and.w	r2, r2, #31
 8003d00:	2101      	movs	r1, #1
 8003d02:	fa01 f202 	lsl.w	r2, r1, r2
 8003d06:	4013      	ands	r3, r2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d082      	beq.n	8003c12 <HAL_RCC_OscConfig+0xdce>
 8003d0c:	e0cf      	b.n	8003eae <HAL_RCC_OscConfig+0x106a>
 8003d0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d12:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003d16:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003d1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d20:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	fa93 f2a3 	rbit	r2, r3
 8003d2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d2e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003d32:	601a      	str	r2, [r3, #0]
  return result;
 8003d34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d38:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003d3c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d3e:	fab3 f383 	clz	r3, r3
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003d48:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	461a      	mov	r2, r3
 8003d50:	2300      	movs	r3, #0
 8003d52:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d54:	f7fe f94e 	bl	8001ff4 <HAL_GetTick>
 8003d58:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d5c:	e009      	b.n	8003d72 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d5e:	f7fe f949 	bl	8001ff4 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e09e      	b.n	8003eb0 <HAL_RCC_OscConfig+0x106c>
 8003d72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d76:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003d7a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d84:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	fa93 f2a3 	rbit	r2, r3
 8003d8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d92:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003d96:	601a      	str	r2, [r3, #0]
  return result;
 8003d98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d9c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003da0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003da2:	fab3 f383 	clz	r3, r3
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	095b      	lsrs	r3, r3, #5
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	f043 0301 	orr.w	r3, r3, #1
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d104      	bne.n	8003dc0 <HAL_RCC_OscConfig+0xf7c>
 8003db6:	4b01      	ldr	r3, [pc, #4]	; (8003dbc <HAL_RCC_OscConfig+0xf78>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	e029      	b.n	8003e10 <HAL_RCC_OscConfig+0xfcc>
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dc4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003dc8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003dcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dd2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	fa93 f2a3 	rbit	r2, r3
 8003ddc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003de0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003dea:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003dee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003df2:	601a      	str	r2, [r3, #0]
 8003df4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003df8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	fa93 f2a3 	rbit	r2, r3
 8003e02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e06:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	4b2b      	ldr	r3, [pc, #172]	; (8003ebc <HAL_RCC_OscConfig+0x1078>)
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e10:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e14:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003e18:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003e1c:	6011      	str	r1, [r2, #0]
 8003e1e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e22:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003e26:	6812      	ldr	r2, [r2, #0]
 8003e28:	fa92 f1a2 	rbit	r1, r2
 8003e2c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e30:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003e34:	6011      	str	r1, [r2, #0]
  return result;
 8003e36:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003e3a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003e3e:	6812      	ldr	r2, [r2, #0]
 8003e40:	fab2 f282 	clz	r2, r2
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	f042 0220 	orr.w	r2, r2, #32
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	f002 021f 	and.w	r2, r2, #31
 8003e50:	2101      	movs	r1, #1
 8003e52:	fa01 f202 	lsl.w	r2, r1, r2
 8003e56:	4013      	ands	r3, r2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d180      	bne.n	8003d5e <HAL_RCC_OscConfig+0xf1a>
 8003e5c:	e027      	b.n	8003eae <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	69db      	ldr	r3, [r3, #28]
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d101      	bne.n	8003e72 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e01e      	b.n	8003eb0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e72:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <HAL_RCC_OscConfig+0x1078>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003e7a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003e7e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d10b      	bne.n	8003eaa <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003e92:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003e96:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003e9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d001      	beq.n	8003eae <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e000      	b.n	8003eb0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40021000 	.word	0x40021000

08003ec0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b09e      	sub	sp, #120	; 0x78
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d101      	bne.n	8003ed8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e162      	b.n	800419e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ed8:	4b90      	ldr	r3, [pc, #576]	; (800411c <HAL_RCC_ClockConfig+0x25c>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0307 	and.w	r3, r3, #7
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d910      	bls.n	8003f08 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee6:	4b8d      	ldr	r3, [pc, #564]	; (800411c <HAL_RCC_ClockConfig+0x25c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f023 0207 	bic.w	r2, r3, #7
 8003eee:	498b      	ldr	r1, [pc, #556]	; (800411c <HAL_RCC_ClockConfig+0x25c>)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ef6:	4b89      	ldr	r3, [pc, #548]	; (800411c <HAL_RCC_ClockConfig+0x25c>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0307 	and.w	r3, r3, #7
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d001      	beq.n	8003f08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e14a      	b.n	800419e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d008      	beq.n	8003f26 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f14:	4b82      	ldr	r3, [pc, #520]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	497f      	ldr	r1, [pc, #508]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	f000 80dc 	beq.w	80040ec <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d13c      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xf6>
 8003f3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f40:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f44:	fa93 f3a3 	rbit	r3, r3
 8003f48:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003f4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f4c:	fab3 f383 	clz	r3, r3
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	095b      	lsrs	r3, r3, #5
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	f043 0301 	orr.w	r3, r3, #1
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d102      	bne.n	8003f66 <HAL_RCC_ClockConfig+0xa6>
 8003f60:	4b6f      	ldr	r3, [pc, #444]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	e00f      	b.n	8003f86 <HAL_RCC_ClockConfig+0xc6>
 8003f66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f6a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f6e:	fa93 f3a3 	rbit	r3, r3
 8003f72:	667b      	str	r3, [r7, #100]	; 0x64
 8003f74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f78:	663b      	str	r3, [r7, #96]	; 0x60
 8003f7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f7c:	fa93 f3a3 	rbit	r3, r3
 8003f80:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f82:	4b67      	ldr	r3, [pc, #412]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 8003f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f86:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f8a:	65ba      	str	r2, [r7, #88]	; 0x58
 8003f8c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f8e:	fa92 f2a2 	rbit	r2, r2
 8003f92:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003f94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f96:	fab2 f282 	clz	r2, r2
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	f042 0220 	orr.w	r2, r2, #32
 8003fa0:	b2d2      	uxtb	r2, r2
 8003fa2:	f002 021f 	and.w	r2, r2, #31
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8003fac:	4013      	ands	r3, r2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d17b      	bne.n	80040aa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e0f3      	b.n	800419e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d13c      	bne.n	8004038 <HAL_RCC_ClockConfig+0x178>
 8003fbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fc2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003fc6:	fa93 f3a3 	rbit	r3, r3
 8003fca:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003fcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fce:	fab3 f383 	clz	r3, r3
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	095b      	lsrs	r3, r3, #5
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	f043 0301 	orr.w	r3, r3, #1
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d102      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x128>
 8003fe2:	4b4f      	ldr	r3, [pc, #316]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	e00f      	b.n	8004008 <HAL_RCC_ClockConfig+0x148>
 8003fe8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fec:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ff0:	fa93 f3a3 	rbit	r3, r3
 8003ff4:	647b      	str	r3, [r7, #68]	; 0x44
 8003ff6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ffa:	643b      	str	r3, [r7, #64]	; 0x40
 8003ffc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ffe:	fa93 f3a3 	rbit	r3, r3
 8004002:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004004:	4b46      	ldr	r3, [pc, #280]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 8004006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004008:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800400c:	63ba      	str	r2, [r7, #56]	; 0x38
 800400e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004010:	fa92 f2a2 	rbit	r2, r2
 8004014:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004016:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004018:	fab2 f282 	clz	r2, r2
 800401c:	b2d2      	uxtb	r2, r2
 800401e:	f042 0220 	orr.w	r2, r2, #32
 8004022:	b2d2      	uxtb	r2, r2
 8004024:	f002 021f 	and.w	r2, r2, #31
 8004028:	2101      	movs	r1, #1
 800402a:	fa01 f202 	lsl.w	r2, r1, r2
 800402e:	4013      	ands	r3, r2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d13a      	bne.n	80040aa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e0b2      	b.n	800419e <HAL_RCC_ClockConfig+0x2de>
 8004038:	2302      	movs	r3, #2
 800403a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800403e:	fa93 f3a3 	rbit	r3, r3
 8004042:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004046:	fab3 f383 	clz	r3, r3
 800404a:	b2db      	uxtb	r3, r3
 800404c:	095b      	lsrs	r3, r3, #5
 800404e:	b2db      	uxtb	r3, r3
 8004050:	f043 0301 	orr.w	r3, r3, #1
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b01      	cmp	r3, #1
 8004058:	d102      	bne.n	8004060 <HAL_RCC_ClockConfig+0x1a0>
 800405a:	4b31      	ldr	r3, [pc, #196]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	e00d      	b.n	800407c <HAL_RCC_ClockConfig+0x1bc>
 8004060:	2302      	movs	r3, #2
 8004062:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004066:	fa93 f3a3 	rbit	r3, r3
 800406a:	627b      	str	r3, [r7, #36]	; 0x24
 800406c:	2302      	movs	r3, #2
 800406e:	623b      	str	r3, [r7, #32]
 8004070:	6a3b      	ldr	r3, [r7, #32]
 8004072:	fa93 f3a3 	rbit	r3, r3
 8004076:	61fb      	str	r3, [r7, #28]
 8004078:	4b29      	ldr	r3, [pc, #164]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 800407a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407c:	2202      	movs	r2, #2
 800407e:	61ba      	str	r2, [r7, #24]
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	fa92 f2a2 	rbit	r2, r2
 8004086:	617a      	str	r2, [r7, #20]
  return result;
 8004088:	697a      	ldr	r2, [r7, #20]
 800408a:	fab2 f282 	clz	r2, r2
 800408e:	b2d2      	uxtb	r2, r2
 8004090:	f042 0220 	orr.w	r2, r2, #32
 8004094:	b2d2      	uxtb	r2, r2
 8004096:	f002 021f 	and.w	r2, r2, #31
 800409a:	2101      	movs	r1, #1
 800409c:	fa01 f202 	lsl.w	r2, r1, r2
 80040a0:	4013      	ands	r3, r2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d101      	bne.n	80040aa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e079      	b.n	800419e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040aa:	4b1d      	ldr	r3, [pc, #116]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	f023 0203 	bic.w	r2, r3, #3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	491a      	ldr	r1, [pc, #104]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040bc:	f7fd ff9a 	bl	8001ff4 <HAL_GetTick>
 80040c0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040c2:	e00a      	b.n	80040da <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040c4:	f7fd ff96 	bl	8001ff4 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d901      	bls.n	80040da <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e061      	b.n	800419e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040da:	4b11      	ldr	r3, [pc, #68]	; (8004120 <HAL_RCC_ClockConfig+0x260>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f003 020c 	and.w	r2, r3, #12
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d1eb      	bne.n	80040c4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040ec:	4b0b      	ldr	r3, [pc, #44]	; (800411c <HAL_RCC_ClockConfig+0x25c>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0307 	and.w	r3, r3, #7
 80040f4:	683a      	ldr	r2, [r7, #0]
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d214      	bcs.n	8004124 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040fa:	4b08      	ldr	r3, [pc, #32]	; (800411c <HAL_RCC_ClockConfig+0x25c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f023 0207 	bic.w	r2, r3, #7
 8004102:	4906      	ldr	r1, [pc, #24]	; (800411c <HAL_RCC_ClockConfig+0x25c>)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	4313      	orrs	r3, r2
 8004108:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800410a:	4b04      	ldr	r3, [pc, #16]	; (800411c <HAL_RCC_ClockConfig+0x25c>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0307 	and.w	r3, r3, #7
 8004112:	683a      	ldr	r2, [r7, #0]
 8004114:	429a      	cmp	r2, r3
 8004116:	d005      	beq.n	8004124 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e040      	b.n	800419e <HAL_RCC_ClockConfig+0x2de>
 800411c:	40022000 	.word	0x40022000
 8004120:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0304 	and.w	r3, r3, #4
 800412c:	2b00      	cmp	r3, #0
 800412e:	d008      	beq.n	8004142 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004130:	4b1d      	ldr	r3, [pc, #116]	; (80041a8 <HAL_RCC_ClockConfig+0x2e8>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	491a      	ldr	r1, [pc, #104]	; (80041a8 <HAL_RCC_ClockConfig+0x2e8>)
 800413e:	4313      	orrs	r3, r2
 8004140:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0308 	and.w	r3, r3, #8
 800414a:	2b00      	cmp	r3, #0
 800414c:	d009      	beq.n	8004162 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800414e:	4b16      	ldr	r3, [pc, #88]	; (80041a8 <HAL_RCC_ClockConfig+0x2e8>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	4912      	ldr	r1, [pc, #72]	; (80041a8 <HAL_RCC_ClockConfig+0x2e8>)
 800415e:	4313      	orrs	r3, r2
 8004160:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004162:	f000 f829 	bl	80041b8 <HAL_RCC_GetSysClockFreq>
 8004166:	4601      	mov	r1, r0
 8004168:	4b0f      	ldr	r3, [pc, #60]	; (80041a8 <HAL_RCC_ClockConfig+0x2e8>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004170:	22f0      	movs	r2, #240	; 0xf0
 8004172:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	fa92 f2a2 	rbit	r2, r2
 800417a:	60fa      	str	r2, [r7, #12]
  return result;
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	fab2 f282 	clz	r2, r2
 8004182:	b2d2      	uxtb	r2, r2
 8004184:	40d3      	lsrs	r3, r2
 8004186:	4a09      	ldr	r2, [pc, #36]	; (80041ac <HAL_RCC_ClockConfig+0x2ec>)
 8004188:	5cd3      	ldrb	r3, [r2, r3]
 800418a:	fa21 f303 	lsr.w	r3, r1, r3
 800418e:	4a08      	ldr	r2, [pc, #32]	; (80041b0 <HAL_RCC_ClockConfig+0x2f0>)
 8004190:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004192:	4b08      	ldr	r3, [pc, #32]	; (80041b4 <HAL_RCC_ClockConfig+0x2f4>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4618      	mov	r0, r3
 8004198:	f7fd fee8 	bl	8001f6c <HAL_InitTick>
  
  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3778      	adds	r7, #120	; 0x78
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	40021000 	.word	0x40021000
 80041ac:	08008898 	.word	0x08008898
 80041b0:	20000000 	.word	0x20000000
 80041b4:	20000004 	.word	0x20000004

080041b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041be:	2300      	movs	r3, #0
 80041c0:	60fb      	str	r3, [r7, #12]
 80041c2:	2300      	movs	r3, #0
 80041c4:	60bb      	str	r3, [r7, #8]
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]
 80041ca:	2300      	movs	r3, #0
 80041cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80041ce:	2300      	movs	r3, #0
 80041d0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80041d2:	4b1e      	ldr	r3, [pc, #120]	; (800424c <HAL_RCC_GetSysClockFreq+0x94>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f003 030c 	and.w	r3, r3, #12
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d002      	beq.n	80041e8 <HAL_RCC_GetSysClockFreq+0x30>
 80041e2:	2b08      	cmp	r3, #8
 80041e4:	d003      	beq.n	80041ee <HAL_RCC_GetSysClockFreq+0x36>
 80041e6:	e026      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041e8:	4b19      	ldr	r3, [pc, #100]	; (8004250 <HAL_RCC_GetSysClockFreq+0x98>)
 80041ea:	613b      	str	r3, [r7, #16]
      break;
 80041ec:	e026      	b.n	800423c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	0c9b      	lsrs	r3, r3, #18
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	4a17      	ldr	r2, [pc, #92]	; (8004254 <HAL_RCC_GetSysClockFreq+0x9c>)
 80041f8:	5cd3      	ldrb	r3, [r2, r3]
 80041fa:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80041fc:	4b13      	ldr	r3, [pc, #76]	; (800424c <HAL_RCC_GetSysClockFreq+0x94>)
 80041fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004200:	f003 030f 	and.w	r3, r3, #15
 8004204:	4a14      	ldr	r2, [pc, #80]	; (8004258 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004206:	5cd3      	ldrb	r3, [r2, r3]
 8004208:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d008      	beq.n	8004226 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004214:	4a0e      	ldr	r2, [pc, #56]	; (8004250 <HAL_RCC_GetSysClockFreq+0x98>)
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	fbb2 f2f3 	udiv	r2, r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	fb02 f303 	mul.w	r3, r2, r3
 8004222:	617b      	str	r3, [r7, #20]
 8004224:	e004      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a0c      	ldr	r2, [pc, #48]	; (800425c <HAL_RCC_GetSysClockFreq+0xa4>)
 800422a:	fb02 f303 	mul.w	r3, r2, r3
 800422e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	613b      	str	r3, [r7, #16]
      break;
 8004234:	e002      	b.n	800423c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004236:	4b06      	ldr	r3, [pc, #24]	; (8004250 <HAL_RCC_GetSysClockFreq+0x98>)
 8004238:	613b      	str	r3, [r7, #16]
      break;
 800423a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800423c:	693b      	ldr	r3, [r7, #16]
}
 800423e:	4618      	mov	r0, r3
 8004240:	371c      	adds	r7, #28
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	40021000 	.word	0x40021000
 8004250:	007a1200 	.word	0x007a1200
 8004254:	080088b0 	.word	0x080088b0
 8004258:	080088c0 	.word	0x080088c0
 800425c:	003d0900 	.word	0x003d0900

08004260 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004260:	b480      	push	{r7}
 8004262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004264:	4b03      	ldr	r3, [pc, #12]	; (8004274 <HAL_RCC_GetHCLKFreq+0x14>)
 8004266:	681b      	ldr	r3, [r3, #0]
}
 8004268:	4618      	mov	r0, r3
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	20000000 	.word	0x20000000

08004278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800427e:	f7ff ffef 	bl	8004260 <HAL_RCC_GetHCLKFreq>
 8004282:	4601      	mov	r1, r0
 8004284:	4b0b      	ldr	r3, [pc, #44]	; (80042b4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800428c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004290:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	fa92 f2a2 	rbit	r2, r2
 8004298:	603a      	str	r2, [r7, #0]
  return result;
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	fab2 f282 	clz	r2, r2
 80042a0:	b2d2      	uxtb	r2, r2
 80042a2:	40d3      	lsrs	r3, r2
 80042a4:	4a04      	ldr	r2, [pc, #16]	; (80042b8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80042a6:	5cd3      	ldrb	r3, [r2, r3]
 80042a8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80042ac:	4618      	mov	r0, r3
 80042ae:	3708      	adds	r7, #8
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40021000 	.word	0x40021000
 80042b8:	080088a8 	.word	0x080088a8

080042bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80042c2:	f7ff ffcd 	bl	8004260 <HAL_RCC_GetHCLKFreq>
 80042c6:	4601      	mov	r1, r0
 80042c8:	4b0b      	ldr	r3, [pc, #44]	; (80042f8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80042d0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80042d4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	fa92 f2a2 	rbit	r2, r2
 80042dc:	603a      	str	r2, [r7, #0]
  return result;
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	fab2 f282 	clz	r2, r2
 80042e4:	b2d2      	uxtb	r2, r2
 80042e6:	40d3      	lsrs	r3, r2
 80042e8:	4a04      	ldr	r2, [pc, #16]	; (80042fc <HAL_RCC_GetPCLK2Freq+0x40>)
 80042ea:	5cd3      	ldrb	r3, [r2, r3]
 80042ec:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80042f0:	4618      	mov	r0, r3
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40021000 	.word	0x40021000
 80042fc:	080088a8 	.word	0x080088a8

08004300 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b092      	sub	sp, #72	; 0x48
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004308:	2300      	movs	r3, #0
 800430a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800430c:	2300      	movs	r3, #0
 800430e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004310:	2300      	movs	r3, #0
 8004312:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800431e:	2b00      	cmp	r3, #0
 8004320:	f000 80cd 	beq.w	80044be <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004324:	4b86      	ldr	r3, [pc, #536]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004326:	69db      	ldr	r3, [r3, #28]
 8004328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d10e      	bne.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004330:	4b83      	ldr	r3, [pc, #524]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004332:	69db      	ldr	r3, [r3, #28]
 8004334:	4a82      	ldr	r2, [pc, #520]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004336:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800433a:	61d3      	str	r3, [r2, #28]
 800433c:	4b80      	ldr	r3, [pc, #512]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800433e:	69db      	ldr	r3, [r3, #28]
 8004340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004348:	2301      	movs	r3, #1
 800434a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800434e:	4b7d      	ldr	r3, [pc, #500]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004356:	2b00      	cmp	r3, #0
 8004358:	d118      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800435a:	4b7a      	ldr	r3, [pc, #488]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a79      	ldr	r2, [pc, #484]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004360:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004364:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004366:	f7fd fe45 	bl	8001ff4 <HAL_GetTick>
 800436a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800436c:	e008      	b.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800436e:	f7fd fe41 	bl	8001ff4 <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b64      	cmp	r3, #100	; 0x64
 800437a:	d901      	bls.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e0db      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004380:	4b70      	ldr	r3, [pc, #448]	; (8004544 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004388:	2b00      	cmp	r3, #0
 800438a:	d0f0      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800438c:	4b6c      	ldr	r3, [pc, #432]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800438e:	6a1b      	ldr	r3, [r3, #32]
 8004390:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004394:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004396:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004398:	2b00      	cmp	r3, #0
 800439a:	d07d      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d076      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043aa:	4b65      	ldr	r3, [pc, #404]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043b8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043bc:	fa93 f3a3 	rbit	r3, r3
 80043c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80043c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043c4:	fab3 f383 	clz	r3, r3
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	461a      	mov	r2, r3
 80043cc:	4b5e      	ldr	r3, [pc, #376]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80043ce:	4413      	add	r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	461a      	mov	r2, r3
 80043d4:	2301      	movs	r3, #1
 80043d6:	6013      	str	r3, [r2, #0]
 80043d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043e0:	fa93 f3a3 	rbit	r3, r3
 80043e4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80043e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043e8:	fab3 f383 	clz	r3, r3
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	461a      	mov	r2, r3
 80043f0:	4b55      	ldr	r3, [pc, #340]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80043f2:	4413      	add	r3, r2
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	461a      	mov	r2, r3
 80043f8:	2300      	movs	r3, #0
 80043fa:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80043fc:	4a50      	ldr	r2, [pc, #320]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004400:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004402:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004404:	f003 0301 	and.w	r3, r3, #1
 8004408:	2b00      	cmp	r3, #0
 800440a:	d045      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800440c:	f7fd fdf2 	bl	8001ff4 <HAL_GetTick>
 8004410:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004412:	e00a      	b.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004414:	f7fd fdee 	bl	8001ff4 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004422:	4293      	cmp	r3, r2
 8004424:	d901      	bls.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e086      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x238>
 800442a:	2302      	movs	r3, #2
 800442c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004430:	fa93 f3a3 	rbit	r3, r3
 8004434:	627b      	str	r3, [r7, #36]	; 0x24
 8004436:	2302      	movs	r3, #2
 8004438:	623b      	str	r3, [r7, #32]
 800443a:	6a3b      	ldr	r3, [r7, #32]
 800443c:	fa93 f3a3 	rbit	r3, r3
 8004440:	61fb      	str	r3, [r7, #28]
  return result;
 8004442:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004444:	fab3 f383 	clz	r3, r3
 8004448:	b2db      	uxtb	r3, r3
 800444a:	095b      	lsrs	r3, r3, #5
 800444c:	b2db      	uxtb	r3, r3
 800444e:	f043 0302 	orr.w	r3, r3, #2
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d102      	bne.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004458:	4b39      	ldr	r3, [pc, #228]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	e007      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800445e:	2302      	movs	r3, #2
 8004460:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	fa93 f3a3 	rbit	r3, r3
 8004468:	617b      	str	r3, [r7, #20]
 800446a:	4b35      	ldr	r3, [pc, #212]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800446c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446e:	2202      	movs	r2, #2
 8004470:	613a      	str	r2, [r7, #16]
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	fa92 f2a2 	rbit	r2, r2
 8004478:	60fa      	str	r2, [r7, #12]
  return result;
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	fab2 f282 	clz	r2, r2
 8004480:	b2d2      	uxtb	r2, r2
 8004482:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004486:	b2d2      	uxtb	r2, r2
 8004488:	f002 021f 	and.w	r2, r2, #31
 800448c:	2101      	movs	r1, #1
 800448e:	fa01 f202 	lsl.w	r2, r1, r2
 8004492:	4013      	ands	r3, r2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0bd      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004498:	4b29      	ldr	r3, [pc, #164]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	4926      	ldr	r1, [pc, #152]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044aa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d105      	bne.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044b2:	4b23      	ldr	r3, [pc, #140]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80044b4:	69db      	ldr	r3, [r3, #28]
 80044b6:	4a22      	ldr	r2, [pc, #136]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80044b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044bc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d008      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044ca:	4b1d      	ldr	r3, [pc, #116]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80044cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ce:	f023 0203 	bic.w	r2, r3, #3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	491a      	ldr	r1, [pc, #104]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80044d8:	4313      	orrs	r3, r2
 80044da:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0320 	and.w	r3, r3, #32
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d008      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044e8:	4b15      	ldr	r3, [pc, #84]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80044ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ec:	f023 0210 	bic.w	r2, r3, #16
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4912      	ldr	r1, [pc, #72]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004502:	2b00      	cmp	r3, #0
 8004504:	d008      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004506:	4b0e      	ldr	r3, [pc, #56]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800450a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	490b      	ldr	r1, [pc, #44]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004514:	4313      	orrs	r3, r2
 8004516:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d008      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004524:	4b06      	ldr	r3, [pc, #24]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004528:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	4903      	ldr	r1, [pc, #12]	; (8004540 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004532:	4313      	orrs	r3, r2
 8004534:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3748      	adds	r7, #72	; 0x48
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40021000 	.word	0x40021000
 8004544:	40007000 	.word	0x40007000
 8004548:	10908100 	.word	0x10908100

0800454c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d101      	bne.n	800455e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e040      	b.n	80045e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004562:	2b00      	cmp	r3, #0
 8004564:	d106      	bne.n	8004574 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fd fa8e 	bl	8001a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2224      	movs	r2, #36	; 0x24
 8004578:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0201 	bic.w	r2, r2, #1
 8004588:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458e:	2b00      	cmp	r3, #0
 8004590:	d002      	beq.n	8004598 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fdf6 	bl	8005184 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 fcbd 	bl	8004f18 <UART_SetConfig>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d101      	bne.n	80045a8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e01b      	b.n	80045e0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	685a      	ldr	r2, [r3, #4]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0201 	orr.w	r2, r2, #1
 80045d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 fe75 	bl	80052c8 <UART_CheckIdleState>
 80045de:	4603      	mov	r3, r0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3708      	adds	r7, #8
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d101      	bne.n	80045fa <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e02f      	b.n	800465a <HAL_UART_DeInit+0x72>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2224      	movs	r2, #36	; 0x24
 80045fe:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 0201 	bic.w	r2, r2, #1
 800460e:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2200      	movs	r2, #0
 8004616:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2200      	movs	r2, #0
 800461e:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2200      	movs	r2, #0
 8004626:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f7fd fb01 	bl	8001c30 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_RESET;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3708      	adds	r7, #8
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004662:	b580      	push	{r7, lr}
 8004664:	b08a      	sub	sp, #40	; 0x28
 8004666:	af02      	add	r7, sp, #8
 8004668:	60f8      	str	r0, [r7, #12]
 800466a:	60b9      	str	r1, [r7, #8]
 800466c:	603b      	str	r3, [r7, #0]
 800466e:	4613      	mov	r3, r2
 8004670:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004676:	2b20      	cmp	r3, #32
 8004678:	d178      	bne.n	800476c <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d002      	beq.n	8004686 <HAL_UART_Transmit+0x24>
 8004680:	88fb      	ldrh	r3, [r7, #6]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e071      	b.n	800476e <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2221      	movs	r2, #33	; 0x21
 8004696:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004698:	f7fd fcac 	bl	8001ff4 <HAL_GetTick>
 800469c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	88fa      	ldrh	r2, [r7, #6]
 80046a2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	88fa      	ldrh	r2, [r7, #6]
 80046aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b6:	d108      	bne.n	80046ca <HAL_UART_Transmit+0x68>
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d104      	bne.n	80046ca <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80046c0:	2300      	movs	r3, #0
 80046c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	61bb      	str	r3, [r7, #24]
 80046c8:	e003      	b.n	80046d2 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046ce:	2300      	movs	r3, #0
 80046d0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80046d2:	e030      	b.n	8004736 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	2200      	movs	r2, #0
 80046dc:	2180      	movs	r1, #128	; 0x80
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 fe9a 	bl	8005418 <UART_WaitOnFlagUntilTimeout>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d004      	beq.n	80046f4 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2220      	movs	r2, #32
 80046ee:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e03c      	b.n	800476e <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10b      	bne.n	8004712 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	881a      	ldrh	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004706:	b292      	uxth	r2, r2
 8004708:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	3302      	adds	r3, #2
 800470e:	61bb      	str	r3, [r7, #24]
 8004710:	e008      	b.n	8004724 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	781a      	ldrb	r2, [r3, #0]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	b292      	uxth	r2, r2
 800471c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	3301      	adds	r3, #1
 8004722:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800472a:	b29b      	uxth	r3, r3
 800472c:	3b01      	subs	r3, #1
 800472e:	b29a      	uxth	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800473c:	b29b      	uxth	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1c8      	bne.n	80046d4 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	9300      	str	r3, [sp, #0]
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	2200      	movs	r2, #0
 800474a:	2140      	movs	r1, #64	; 0x40
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f000 fe63 	bl	8005418 <UART_WaitOnFlagUntilTimeout>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d004      	beq.n	8004762 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2220      	movs	r2, #32
 800475c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e005      	b.n	800476e <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2220      	movs	r2, #32
 8004766:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004768:	2300      	movs	r3, #0
 800476a:	e000      	b.n	800476e <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800476c:	2302      	movs	r3, #2
  }
}
 800476e:	4618      	mov	r0, r3
 8004770:	3720      	adds	r7, #32
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b08a      	sub	sp, #40	; 0x28
 800477a:	af00      	add	r7, sp, #0
 800477c:	60f8      	str	r0, [r7, #12]
 800477e:	60b9      	str	r1, [r7, #8]
 8004780:	4613      	mov	r3, r2
 8004782:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800478a:	2b20      	cmp	r3, #32
 800478c:	d132      	bne.n	80047f4 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d002      	beq.n	800479a <HAL_UART_Receive_IT+0x24>
 8004794:	88fb      	ldrh	r3, [r7, #6]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e02b      	b.n	80047f6 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d018      	beq.n	80047e4 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	e853 3f00 	ldrex	r3, [r3]
 80047be:	613b      	str	r3, [r7, #16]
   return(result);
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80047c6:	627b      	str	r3, [r7, #36]	; 0x24
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	461a      	mov	r2, r3
 80047ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d0:	623b      	str	r3, [r7, #32]
 80047d2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d4:	69f9      	ldr	r1, [r7, #28]
 80047d6:	6a3a      	ldr	r2, [r7, #32]
 80047d8:	e841 2300 	strex	r3, r2, [r1]
 80047dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1e6      	bne.n	80047b2 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80047e4:	88fb      	ldrh	r3, [r7, #6]
 80047e6:	461a      	mov	r2, r3
 80047e8:	68b9      	ldr	r1, [r7, #8]
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f000 fe82 	bl	80054f4 <UART_Start_Receive_IT>
 80047f0:	4603      	mov	r3, r0
 80047f2:	e000      	b.n	80047f6 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80047f4:	2302      	movs	r3, #2
  }
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3728      	adds	r7, #40	; 0x28
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
	...

08004800 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b08a      	sub	sp, #40	; 0x28
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	4613      	mov	r3, r2
 800480c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004812:	2b20      	cmp	r3, #32
 8004814:	d165      	bne.n	80048e2 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d002      	beq.n	8004822 <HAL_UART_Transmit_DMA+0x22>
 800481c:	88fb      	ldrh	r3, [r7, #6]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d101      	bne.n	8004826 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e05e      	b.n	80048e4 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	68ba      	ldr	r2, [r7, #8]
 800482a:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	88fa      	ldrh	r2, [r7, #6]
 8004830:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	88fa      	ldrh	r2, [r7, #6]
 8004838:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2221      	movs	r2, #33	; 0x21
 8004848:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484e:	2b00      	cmp	r3, #0
 8004850:	d027      	beq.n	80048a2 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004856:	4a25      	ldr	r2, [pc, #148]	; (80048ec <HAL_UART_Transmit_DMA+0xec>)
 8004858:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485e:	4a24      	ldr	r2, [pc, #144]	; (80048f0 <HAL_UART_Transmit_DMA+0xf0>)
 8004860:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004866:	4a23      	ldr	r2, [pc, #140]	; (80048f4 <HAL_UART_Transmit_DMA+0xf4>)
 8004868:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800486e:	2200      	movs	r2, #0
 8004870:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800487a:	4619      	mov	r1, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	3328      	adds	r3, #40	; 0x28
 8004882:	461a      	mov	r2, r3
 8004884:	88fb      	ldrh	r3, [r7, #6]
 8004886:	f7fd feb3 	bl	80025f0 <HAL_DMA_Start_IT>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d008      	beq.n	80048a2 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2210      	movs	r2, #16
 8004894:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2220      	movs	r2, #32
 800489c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e020      	b.n	80048e4 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2240      	movs	r2, #64	; 0x40
 80048a8:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	3308      	adds	r3, #8
 80048b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	e853 3f00 	ldrex	r3, [r3]
 80048b8:	613b      	str	r3, [r7, #16]
   return(result);
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048c0:	627b      	str	r3, [r7, #36]	; 0x24
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	3308      	adds	r3, #8
 80048c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ca:	623a      	str	r2, [r7, #32]
 80048cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ce:	69f9      	ldr	r1, [r7, #28]
 80048d0:	6a3a      	ldr	r2, [r7, #32]
 80048d2:	e841 2300 	strex	r3, r2, [r1]
 80048d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1e5      	bne.n	80048aa <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80048de:	2300      	movs	r3, #0
 80048e0:	e000      	b.n	80048e4 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80048e2:	2302      	movs	r3, #2
  }
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3728      	adds	r7, #40	; 0x28
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	08005795 	.word	0x08005795
 80048f0:	08005829 	.word	0x08005829
 80048f4:	08005845 	.word	0x08005845

080048f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b0ba      	sub	sp, #232	; 0xe8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	69db      	ldr	r3, [r3, #28]
 8004906:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800491e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004922:	f640 030f 	movw	r3, #2063	; 0x80f
 8004926:	4013      	ands	r3, r2
 8004928:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800492c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004930:	2b00      	cmp	r3, #0
 8004932:	d115      	bne.n	8004960 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004938:	f003 0320 	and.w	r3, r3, #32
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00f      	beq.n	8004960 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004944:	f003 0320 	and.w	r3, r3, #32
 8004948:	2b00      	cmp	r3, #0
 800494a:	d009      	beq.n	8004960 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004950:	2b00      	cmp	r3, #0
 8004952:	f000 82ab 	beq.w	8004eac <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	4798      	blx	r3
      }
      return;
 800495e:	e2a5      	b.n	8004eac <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004960:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004964:	2b00      	cmp	r3, #0
 8004966:	f000 8117 	beq.w	8004b98 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800496a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d106      	bne.n	8004984 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004976:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800497a:	4b85      	ldr	r3, [pc, #532]	; (8004b90 <HAL_UART_IRQHandler+0x298>)
 800497c:	4013      	ands	r3, r2
 800497e:	2b00      	cmp	r3, #0
 8004980:	f000 810a 	beq.w	8004b98 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004988:	f003 0301 	and.w	r3, r3, #1
 800498c:	2b00      	cmp	r3, #0
 800498e:	d011      	beq.n	80049b4 <HAL_UART_IRQHandler+0xbc>
 8004990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004998:	2b00      	cmp	r3, #0
 800499a:	d00b      	beq.n	80049b4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2201      	movs	r2, #1
 80049a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049aa:	f043 0201 	orr.w	r2, r3, #1
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049b8:	f003 0302 	and.w	r3, r3, #2
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d011      	beq.n	80049e4 <HAL_UART_IRQHandler+0xec>
 80049c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049c4:	f003 0301 	and.w	r3, r3, #1
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00b      	beq.n	80049e4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2202      	movs	r2, #2
 80049d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049da:	f043 0204 	orr.w	r2, r3, #4
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049e8:	f003 0304 	and.w	r3, r3, #4
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d011      	beq.n	8004a14 <HAL_UART_IRQHandler+0x11c>
 80049f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049f4:	f003 0301 	and.w	r3, r3, #1
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00b      	beq.n	8004a14 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2204      	movs	r2, #4
 8004a02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a0a:	f043 0202 	orr.w	r2, r3, #2
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004a14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a18:	f003 0308 	and.w	r3, r3, #8
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d017      	beq.n	8004a50 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a24:	f003 0320 	and.w	r3, r3, #32
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d105      	bne.n	8004a38 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004a2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a30:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00b      	beq.n	8004a50 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2208      	movs	r2, #8
 8004a3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a46:	f043 0208 	orr.w	r2, r3, #8
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004a50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d012      	beq.n	8004a82 <HAL_UART_IRQHandler+0x18a>
 8004a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00c      	beq.n	8004a82 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a78:	f043 0220 	orr.w	r2, r3, #32
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f000 8211 	beq.w	8004eb0 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a92:	f003 0320 	and.w	r3, r3, #32
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00d      	beq.n	8004ab6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a9e:	f003 0320 	and.w	r3, r3, #32
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d007      	beq.n	8004ab6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004abc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aca:	2b40      	cmp	r3, #64	; 0x40
 8004acc:	d005      	beq.n	8004ada <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004ace:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ad2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d04f      	beq.n	8004b7a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 fdf6 	bl	80056cc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aea:	2b40      	cmp	r3, #64	; 0x40
 8004aec:	d141      	bne.n	8004b72 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	3308      	adds	r3, #8
 8004af4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004afc:	e853 3f00 	ldrex	r3, [r3]
 8004b00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004b04:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	3308      	adds	r3, #8
 8004b16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004b1a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004b1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004b26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004b2a:	e841 2300 	strex	r3, r2, [r1]
 8004b2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004b32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d1d9      	bne.n	8004aee <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d013      	beq.n	8004b6a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b46:	4a13      	ldr	r2, [pc, #76]	; (8004b94 <HAL_UART_IRQHandler+0x29c>)
 8004b48:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f7fd fdeb 	bl	800272a <HAL_DMA_Abort_IT>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d017      	beq.n	8004b8a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004b64:	4610      	mov	r0, r2
 8004b66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b68:	e00f      	b.n	8004b8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f9be 	bl	8004eec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b70:	e00b      	b.n	8004b8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f9ba 	bl	8004eec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b78:	e007      	b.n	8004b8a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f9b6 	bl	8004eec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004b88:	e192      	b.n	8004eb0 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b8a:	bf00      	nop
    return;
 8004b8c:	e190      	b.n	8004eb0 <HAL_UART_IRQHandler+0x5b8>
 8004b8e:	bf00      	nop
 8004b90:	04000120 	.word	0x04000120
 8004b94:	080058c3 	.word	0x080058c3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	f040 814b 	bne.w	8004e38 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004ba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ba6:	f003 0310 	and.w	r3, r3, #16
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f000 8144 	beq.w	8004e38 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bb4:	f003 0310 	and.w	r3, r3, #16
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f000 813d 	beq.w	8004e38 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2210      	movs	r2, #16
 8004bc4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd0:	2b40      	cmp	r3, #64	; 0x40
 8004bd2:	f040 80b5 	bne.w	8004d40 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004be2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f000 8164 	beq.w	8004eb4 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004bf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	f080 815c 	bcs.w	8004eb4 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004c02:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	2b20      	cmp	r3, #32
 8004c0e:	f000 8086 	beq.w	8004d1e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c1e:	e853 3f00 	ldrex	r3, [r3]
 8004c22:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004c26:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c2e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	461a      	mov	r2, r3
 8004c38:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004c3c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004c40:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c44:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004c48:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004c4c:	e841 2300 	strex	r3, r2, [r1]
 8004c50:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004c54:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1da      	bne.n	8004c12 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	3308      	adds	r3, #8
 8004c62:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c66:	e853 3f00 	ldrex	r3, [r3]
 8004c6a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004c6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c6e:	f023 0301 	bic.w	r3, r3, #1
 8004c72:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	3308      	adds	r3, #8
 8004c7c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004c80:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004c84:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c86:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004c88:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004c8c:	e841 2300 	strex	r3, r2, [r1]
 8004c90:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004c92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1e1      	bne.n	8004c5c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	3308      	adds	r3, #8
 8004c9e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ca2:	e853 3f00 	ldrex	r3, [r3]
 8004ca6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004ca8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004caa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	3308      	adds	r3, #8
 8004cb8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004cbc:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004cbe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004cc2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004cc4:	e841 2300 	strex	r3, r2, [r1]
 8004cc8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004cca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1e3      	bne.n	8004c98 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2220      	movs	r2, #32
 8004cd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ce6:	e853 3f00 	ldrex	r3, [r3]
 8004cea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004cec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cee:	f023 0310 	bic.w	r3, r3, #16
 8004cf2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004d00:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d02:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d04:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d08:	e841 2300 	strex	r3, r2, [r1]
 8004d0c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004d0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1e4      	bne.n	8004cde <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f7fd fcc8 	bl	80026ae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2202      	movs	r2, #2
 8004d22:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	4619      	mov	r1, r3
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 f8e1 	bl	8004f00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d3e:	e0b9      	b.n	8004eb4 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 80ab 	beq.w	8004eb8 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8004d62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 80a6 	beq.w	8004eb8 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d74:	e853 3f00 	ldrex	r3, [r3]
 8004d78:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004d7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d7c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d80:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	461a      	mov	r2, r3
 8004d8a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d8e:	647b      	str	r3, [r7, #68]	; 0x44
 8004d90:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d92:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004d94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d96:	e841 2300 	strex	r3, r2, [r1]
 8004d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1e4      	bne.n	8004d6c <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	3308      	adds	r3, #8
 8004da8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dac:	e853 3f00 	ldrex	r3, [r3]
 8004db0:	623b      	str	r3, [r7, #32]
   return(result);
 8004db2:	6a3b      	ldr	r3, [r7, #32]
 8004db4:	f023 0301 	bic.w	r3, r3, #1
 8004db8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	3308      	adds	r3, #8
 8004dc2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004dc6:	633a      	str	r2, [r7, #48]	; 0x30
 8004dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004dcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dce:	e841 2300 	strex	r3, r2, [r1]
 8004dd2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1e3      	bne.n	8004da2 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2220      	movs	r2, #32
 8004dde:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	e853 3f00 	ldrex	r3, [r3]
 8004dfa:	60fb      	str	r3, [r7, #12]
   return(result);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f023 0310 	bic.w	r3, r3, #16
 8004e02:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e10:	61fb      	str	r3, [r7, #28]
 8004e12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e14:	69b9      	ldr	r1, [r7, #24]
 8004e16:	69fa      	ldr	r2, [r7, #28]
 8004e18:	e841 2300 	strex	r3, r2, [r1]
 8004e1c:	617b      	str	r3, [r7, #20]
   return(result);
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1e4      	bne.n	8004dee <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2202      	movs	r2, #2
 8004e28:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e2e:	4619      	mov	r1, r3
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 f865 	bl	8004f00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e36:	e03f      	b.n	8004eb8 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00e      	beq.n	8004e62 <HAL_UART_IRQHandler+0x56a>
 8004e44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d008      	beq.n	8004e62 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004e58:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 ff19 	bl	8005c92 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e60:	e02d      	b.n	8004ebe <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00e      	beq.n	8004e8c <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004e6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d008      	beq.n	8004e8c <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d01c      	beq.n	8004ebc <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	4798      	blx	r3
    }
    return;
 8004e8a:	e017      	b.n	8004ebc <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d012      	beq.n	8004ebe <HAL_UART_IRQHandler+0x5c6>
 8004e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00c      	beq.n	8004ebe <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 fd22 	bl	80058ee <UART_EndTransmit_IT>
    return;
 8004eaa:	e008      	b.n	8004ebe <HAL_UART_IRQHandler+0x5c6>
      return;
 8004eac:	bf00      	nop
 8004eae:	e006      	b.n	8004ebe <HAL_UART_IRQHandler+0x5c6>
    return;
 8004eb0:	bf00      	nop
 8004eb2:	e004      	b.n	8004ebe <HAL_UART_IRQHandler+0x5c6>
      return;
 8004eb4:	bf00      	nop
 8004eb6:	e002      	b.n	8004ebe <HAL_UART_IRQHandler+0x5c6>
      return;
 8004eb8:	bf00      	nop
 8004eba:	e000      	b.n	8004ebe <HAL_UART_IRQHandler+0x5c6>
    return;
 8004ebc:	bf00      	nop
  }

}
 8004ebe:	37e8      	adds	r7, #232	; 0xe8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004ef4:	bf00      	nop
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	460b      	mov	r3, r1
 8004f0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b088      	sub	sp, #32
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f20:	2300      	movs	r3, #0
 8004f22:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	689a      	ldr	r2, [r3, #8]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	431a      	orrs	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	431a      	orrs	r2, r3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	69db      	ldr	r3, [r3, #28]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	4b8a      	ldr	r3, [pc, #552]	; (800516c <UART_SetConfig+0x254>)
 8004f44:	4013      	ands	r3, r2
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	6812      	ldr	r2, [r2, #0]
 8004f4a:	6979      	ldr	r1, [r7, #20]
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	430a      	orrs	r2, r1
 8004f64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a1b      	ldr	r3, [r3, #32]
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	430a      	orrs	r2, r1
 8004f88:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a78      	ldr	r2, [pc, #480]	; (8005170 <UART_SetConfig+0x258>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d120      	bne.n	8004fd6 <UART_SetConfig+0xbe>
 8004f94:	4b77      	ldr	r3, [pc, #476]	; (8005174 <UART_SetConfig+0x25c>)
 8004f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f98:	f003 0303 	and.w	r3, r3, #3
 8004f9c:	2b03      	cmp	r3, #3
 8004f9e:	d817      	bhi.n	8004fd0 <UART_SetConfig+0xb8>
 8004fa0:	a201      	add	r2, pc, #4	; (adr r2, 8004fa8 <UART_SetConfig+0x90>)
 8004fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa6:	bf00      	nop
 8004fa8:	08004fb9 	.word	0x08004fb9
 8004fac:	08004fc5 	.word	0x08004fc5
 8004fb0:	08004fcb 	.word	0x08004fcb
 8004fb4:	08004fbf 	.word	0x08004fbf
 8004fb8:	2300      	movs	r3, #0
 8004fba:	77fb      	strb	r3, [r7, #31]
 8004fbc:	e01d      	b.n	8004ffa <UART_SetConfig+0xe2>
 8004fbe:	2302      	movs	r3, #2
 8004fc0:	77fb      	strb	r3, [r7, #31]
 8004fc2:	e01a      	b.n	8004ffa <UART_SetConfig+0xe2>
 8004fc4:	2304      	movs	r3, #4
 8004fc6:	77fb      	strb	r3, [r7, #31]
 8004fc8:	e017      	b.n	8004ffa <UART_SetConfig+0xe2>
 8004fca:	2308      	movs	r3, #8
 8004fcc:	77fb      	strb	r3, [r7, #31]
 8004fce:	e014      	b.n	8004ffa <UART_SetConfig+0xe2>
 8004fd0:	2310      	movs	r3, #16
 8004fd2:	77fb      	strb	r3, [r7, #31]
 8004fd4:	e011      	b.n	8004ffa <UART_SetConfig+0xe2>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a67      	ldr	r2, [pc, #412]	; (8005178 <UART_SetConfig+0x260>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d102      	bne.n	8004fe6 <UART_SetConfig+0xce>
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	77fb      	strb	r3, [r7, #31]
 8004fe4:	e009      	b.n	8004ffa <UART_SetConfig+0xe2>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a64      	ldr	r2, [pc, #400]	; (800517c <UART_SetConfig+0x264>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d102      	bne.n	8004ff6 <UART_SetConfig+0xde>
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	77fb      	strb	r3, [r7, #31]
 8004ff4:	e001      	b.n	8004ffa <UART_SetConfig+0xe2>
 8004ff6:	2310      	movs	r3, #16
 8004ff8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	69db      	ldr	r3, [r3, #28]
 8004ffe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005002:	d15a      	bne.n	80050ba <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8005004:	7ffb      	ldrb	r3, [r7, #31]
 8005006:	2b08      	cmp	r3, #8
 8005008:	d827      	bhi.n	800505a <UART_SetConfig+0x142>
 800500a:	a201      	add	r2, pc, #4	; (adr r2, 8005010 <UART_SetConfig+0xf8>)
 800500c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005010:	08005035 	.word	0x08005035
 8005014:	0800503d 	.word	0x0800503d
 8005018:	08005045 	.word	0x08005045
 800501c:	0800505b 	.word	0x0800505b
 8005020:	0800504b 	.word	0x0800504b
 8005024:	0800505b 	.word	0x0800505b
 8005028:	0800505b 	.word	0x0800505b
 800502c:	0800505b 	.word	0x0800505b
 8005030:	08005053 	.word	0x08005053
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005034:	f7ff f920 	bl	8004278 <HAL_RCC_GetPCLK1Freq>
 8005038:	61b8      	str	r0, [r7, #24]
        break;
 800503a:	e013      	b.n	8005064 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800503c:	f7ff f93e 	bl	80042bc <HAL_RCC_GetPCLK2Freq>
 8005040:	61b8      	str	r0, [r7, #24]
        break;
 8005042:	e00f      	b.n	8005064 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005044:	4b4e      	ldr	r3, [pc, #312]	; (8005180 <UART_SetConfig+0x268>)
 8005046:	61bb      	str	r3, [r7, #24]
        break;
 8005048:	e00c      	b.n	8005064 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800504a:	f7ff f8b5 	bl	80041b8 <HAL_RCC_GetSysClockFreq>
 800504e:	61b8      	str	r0, [r7, #24]
        break;
 8005050:	e008      	b.n	8005064 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005052:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005056:	61bb      	str	r3, [r7, #24]
        break;
 8005058:	e004      	b.n	8005064 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	77bb      	strb	r3, [r7, #30]
        break;
 8005062:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d074      	beq.n	8005154 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	005a      	lsls	r2, r3, #1
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	085b      	lsrs	r3, r3, #1
 8005074:	441a      	add	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	fbb2 f3f3 	udiv	r3, r2, r3
 800507e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	2b0f      	cmp	r3, #15
 8005084:	d916      	bls.n	80050b4 <UART_SetConfig+0x19c>
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800508c:	d212      	bcs.n	80050b4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	b29b      	uxth	r3, r3
 8005092:	f023 030f 	bic.w	r3, r3, #15
 8005096:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	085b      	lsrs	r3, r3, #1
 800509c:	b29b      	uxth	r3, r3
 800509e:	f003 0307 	and.w	r3, r3, #7
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	89fb      	ldrh	r3, [r7, #14]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	89fa      	ldrh	r2, [r7, #14]
 80050b0:	60da      	str	r2, [r3, #12]
 80050b2:	e04f      	b.n	8005154 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	77bb      	strb	r3, [r7, #30]
 80050b8:	e04c      	b.n	8005154 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80050ba:	7ffb      	ldrb	r3, [r7, #31]
 80050bc:	2b08      	cmp	r3, #8
 80050be:	d828      	bhi.n	8005112 <UART_SetConfig+0x1fa>
 80050c0:	a201      	add	r2, pc, #4	; (adr r2, 80050c8 <UART_SetConfig+0x1b0>)
 80050c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050c6:	bf00      	nop
 80050c8:	080050ed 	.word	0x080050ed
 80050cc:	080050f5 	.word	0x080050f5
 80050d0:	080050fd 	.word	0x080050fd
 80050d4:	08005113 	.word	0x08005113
 80050d8:	08005103 	.word	0x08005103
 80050dc:	08005113 	.word	0x08005113
 80050e0:	08005113 	.word	0x08005113
 80050e4:	08005113 	.word	0x08005113
 80050e8:	0800510b 	.word	0x0800510b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050ec:	f7ff f8c4 	bl	8004278 <HAL_RCC_GetPCLK1Freq>
 80050f0:	61b8      	str	r0, [r7, #24]
        break;
 80050f2:	e013      	b.n	800511c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050f4:	f7ff f8e2 	bl	80042bc <HAL_RCC_GetPCLK2Freq>
 80050f8:	61b8      	str	r0, [r7, #24]
        break;
 80050fa:	e00f      	b.n	800511c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050fc:	4b20      	ldr	r3, [pc, #128]	; (8005180 <UART_SetConfig+0x268>)
 80050fe:	61bb      	str	r3, [r7, #24]
        break;
 8005100:	e00c      	b.n	800511c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005102:	f7ff f859 	bl	80041b8 <HAL_RCC_GetSysClockFreq>
 8005106:	61b8      	str	r0, [r7, #24]
        break;
 8005108:	e008      	b.n	800511c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800510a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800510e:	61bb      	str	r3, [r7, #24]
        break;
 8005110:	e004      	b.n	800511c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005112:	2300      	movs	r3, #0
 8005114:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	77bb      	strb	r3, [r7, #30]
        break;
 800511a:	bf00      	nop
    }

    if (pclk != 0U)
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d018      	beq.n	8005154 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	085a      	lsrs	r2, r3, #1
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	441a      	add	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	fbb2 f3f3 	udiv	r3, r2, r3
 8005134:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	2b0f      	cmp	r3, #15
 800513a:	d909      	bls.n	8005150 <UART_SetConfig+0x238>
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005142:	d205      	bcs.n	8005150 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	b29a      	uxth	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	60da      	str	r2, [r3, #12]
 800514e:	e001      	b.n	8005154 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005160:	7fbb      	ldrb	r3, [r7, #30]
}
 8005162:	4618      	mov	r0, r3
 8005164:	3720      	adds	r7, #32
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	efff69f3 	.word	0xefff69f3
 8005170:	40013800 	.word	0x40013800
 8005174:	40021000 	.word	0x40021000
 8005178:	40004400 	.word	0x40004400
 800517c:	40004800 	.word	0x40004800
 8005180:	007a1200 	.word	0x007a1200

08005184 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005190:	f003 0308 	and.w	r3, r3, #8
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00a      	beq.n	80051ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	430a      	orrs	r2, r1
 80051ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00a      	beq.n	80051d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	430a      	orrs	r2, r1
 80051ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00a      	beq.n	80051f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	430a      	orrs	r2, r1
 80051f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f6:	f003 0304 	and.w	r3, r3, #4
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d00a      	beq.n	8005214 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	430a      	orrs	r2, r1
 8005212:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005218:	f003 0310 	and.w	r3, r3, #16
 800521c:	2b00      	cmp	r3, #0
 800521e:	d00a      	beq.n	8005236 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	430a      	orrs	r2, r1
 8005234:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523a:	f003 0320 	and.w	r3, r3, #32
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00a      	beq.n	8005258 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	430a      	orrs	r2, r1
 8005256:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005260:	2b00      	cmp	r3, #0
 8005262:	d01a      	beq.n	800529a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	430a      	orrs	r2, r1
 8005278:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005282:	d10a      	bne.n	800529a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	430a      	orrs	r2, r1
 8005298:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00a      	beq.n	80052bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	430a      	orrs	r2, r1
 80052ba:	605a      	str	r2, [r3, #4]
  }
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b098      	sub	sp, #96	; 0x60
 80052cc:	af02      	add	r7, sp, #8
 80052ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80052d8:	f7fc fe8c 	bl	8001ff4 <HAL_GetTick>
 80052dc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0308 	and.w	r3, r3, #8
 80052e8:	2b08      	cmp	r3, #8
 80052ea:	d12e      	bne.n	800534a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052f0:	9300      	str	r3, [sp, #0]
 80052f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052f4:	2200      	movs	r2, #0
 80052f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 f88c 	bl	8005418 <UART_WaitOnFlagUntilTimeout>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d021      	beq.n	800534a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800530e:	e853 3f00 	ldrex	r3, [r3]
 8005312:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005316:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800531a:	653b      	str	r3, [r7, #80]	; 0x50
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	461a      	mov	r2, r3
 8005322:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005324:	647b      	str	r3, [r7, #68]	; 0x44
 8005326:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005328:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800532a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800532c:	e841 2300 	strex	r3, r2, [r1]
 8005330:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005334:	2b00      	cmp	r3, #0
 8005336:	d1e6      	bne.n	8005306 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2220      	movs	r2, #32
 800533c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e062      	b.n	8005410 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 0304 	and.w	r3, r3, #4
 8005354:	2b04      	cmp	r3, #4
 8005356:	d149      	bne.n	80053ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005358:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800535c:	9300      	str	r3, [sp, #0]
 800535e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005360:	2200      	movs	r2, #0
 8005362:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f856 	bl	8005418 <UART_WaitOnFlagUntilTimeout>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d03c      	beq.n	80053ec <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800537a:	e853 3f00 	ldrex	r3, [r3]
 800537e:	623b      	str	r3, [r7, #32]
   return(result);
 8005380:	6a3b      	ldr	r3, [r7, #32]
 8005382:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005386:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	461a      	mov	r2, r3
 800538e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005390:	633b      	str	r3, [r7, #48]	; 0x30
 8005392:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005394:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005396:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005398:	e841 2300 	strex	r3, r2, [r1]
 800539c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800539e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d1e6      	bne.n	8005372 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	3308      	adds	r3, #8
 80053aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	e853 3f00 	ldrex	r3, [r3]
 80053b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0301 	bic.w	r3, r3, #1
 80053ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	3308      	adds	r3, #8
 80053c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053c4:	61fa      	str	r2, [r7, #28]
 80053c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c8:	69b9      	ldr	r1, [r7, #24]
 80053ca:	69fa      	ldr	r2, [r7, #28]
 80053cc:	e841 2300 	strex	r3, r2, [r1]
 80053d0:	617b      	str	r3, [r7, #20]
   return(result);
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d1e5      	bne.n	80053a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2220      	movs	r2, #32
 80053dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e011      	b.n	8005410 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2220      	movs	r2, #32
 80053f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2220      	movs	r2, #32
 80053f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3758      	adds	r7, #88	; 0x58
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}

08005418 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b084      	sub	sp, #16
 800541c:	af00      	add	r7, sp, #0
 800541e:	60f8      	str	r0, [r7, #12]
 8005420:	60b9      	str	r1, [r7, #8]
 8005422:	603b      	str	r3, [r7, #0]
 8005424:	4613      	mov	r3, r2
 8005426:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005428:	e04f      	b.n	80054ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005430:	d04b      	beq.n	80054ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005432:	f7fc fddf 	bl	8001ff4 <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	69ba      	ldr	r2, [r7, #24]
 800543e:	429a      	cmp	r2, r3
 8005440:	d302      	bcc.n	8005448 <UART_WaitOnFlagUntilTimeout+0x30>
 8005442:	69bb      	ldr	r3, [r7, #24]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d101      	bne.n	800544c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e04e      	b.n	80054ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0304 	and.w	r3, r3, #4
 8005456:	2b00      	cmp	r3, #0
 8005458:	d037      	beq.n	80054ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	2b80      	cmp	r3, #128	; 0x80
 800545e:	d034      	beq.n	80054ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	2b40      	cmp	r3, #64	; 0x40
 8005464:	d031      	beq.n	80054ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	69db      	ldr	r3, [r3, #28]
 800546c:	f003 0308 	and.w	r3, r3, #8
 8005470:	2b08      	cmp	r3, #8
 8005472:	d110      	bne.n	8005496 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2208      	movs	r2, #8
 800547a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 f925 	bl	80056cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2208      	movs	r2, #8
 8005486:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e029      	b.n	80054ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	69db      	ldr	r3, [r3, #28]
 800549c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054a4:	d111      	bne.n	80054ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80054ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f000 f90b 	bl	80056cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2220      	movs	r2, #32
 80054ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e00f      	b.n	80054ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	69da      	ldr	r2, [r3, #28]
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	4013      	ands	r3, r2
 80054d4:	68ba      	ldr	r2, [r7, #8]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	bf0c      	ite	eq
 80054da:	2301      	moveq	r3, #1
 80054dc:	2300      	movne	r3, #0
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	461a      	mov	r2, r3
 80054e2:	79fb      	ldrb	r3, [r7, #7]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d0a0      	beq.n	800542a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
	...

080054f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b097      	sub	sp, #92	; 0x5c
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	4613      	mov	r3, r2
 8005500:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	68ba      	ldr	r2, [r7, #8]
 8005506:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	88fa      	ldrh	r2, [r7, #6]
 800550c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	88fa      	ldrh	r2, [r7, #6]
 8005514:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005526:	d10e      	bne.n	8005546 <UART_Start_Receive_IT+0x52>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d105      	bne.n	800553c <UART_Start_Receive_IT+0x48>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005536:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800553a:	e02d      	b.n	8005598 <UART_Start_Receive_IT+0xa4>
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	22ff      	movs	r2, #255	; 0xff
 8005540:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005544:	e028      	b.n	8005598 <UART_Start_Receive_IT+0xa4>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d10d      	bne.n	800556a <UART_Start_Receive_IT+0x76>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d104      	bne.n	8005560 <UART_Start_Receive_IT+0x6c>
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	22ff      	movs	r2, #255	; 0xff
 800555a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800555e:	e01b      	b.n	8005598 <UART_Start_Receive_IT+0xa4>
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	227f      	movs	r2, #127	; 0x7f
 8005564:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005568:	e016      	b.n	8005598 <UART_Start_Receive_IT+0xa4>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005572:	d10d      	bne.n	8005590 <UART_Start_Receive_IT+0x9c>
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	691b      	ldr	r3, [r3, #16]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d104      	bne.n	8005586 <UART_Start_Receive_IT+0x92>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	227f      	movs	r2, #127	; 0x7f
 8005580:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005584:	e008      	b.n	8005598 <UART_Start_Receive_IT+0xa4>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	223f      	movs	r2, #63	; 0x3f
 800558a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800558e:	e003      	b.n	8005598 <UART_Start_Receive_IT+0xa4>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2222      	movs	r2, #34	; 0x22
 80055a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	3308      	adds	r3, #8
 80055ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055b2:	e853 3f00 	ldrex	r3, [r3]
 80055b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055ba:	f043 0301 	orr.w	r3, r3, #1
 80055be:	657b      	str	r3, [r7, #84]	; 0x54
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	3308      	adds	r3, #8
 80055c6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80055c8:	64ba      	str	r2, [r7, #72]	; 0x48
 80055ca:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80055ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055d0:	e841 2300 	strex	r3, r2, [r1]
 80055d4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80055d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1e5      	bne.n	80055a8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055e4:	d107      	bne.n	80055f6 <UART_Start_Receive_IT+0x102>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d103      	bne.n	80055f6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	4a21      	ldr	r2, [pc, #132]	; (8005678 <UART_Start_Receive_IT+0x184>)
 80055f2:	669a      	str	r2, [r3, #104]	; 0x68
 80055f4:	e002      	b.n	80055fc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	4a20      	ldr	r2, [pc, #128]	; (800567c <UART_Start_Receive_IT+0x188>)
 80055fa:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d019      	beq.n	8005638 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800560c:	e853 3f00 	ldrex	r3, [r3]
 8005610:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005614:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005618:	64fb      	str	r3, [r7, #76]	; 0x4c
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	461a      	mov	r2, r3
 8005620:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005622:	637b      	str	r3, [r7, #52]	; 0x34
 8005624:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005626:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005628:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800562a:	e841 2300 	strex	r3, r2, [r1]
 800562e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1e6      	bne.n	8005604 <UART_Start_Receive_IT+0x110>
 8005636:	e018      	b.n	800566a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	e853 3f00 	ldrex	r3, [r3]
 8005644:	613b      	str	r3, [r7, #16]
   return(result);
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	f043 0320 	orr.w	r3, r3, #32
 800564c:	653b      	str	r3, [r7, #80]	; 0x50
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	461a      	mov	r2, r3
 8005654:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005656:	623b      	str	r3, [r7, #32]
 8005658:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800565a:	69f9      	ldr	r1, [r7, #28]
 800565c:	6a3a      	ldr	r2, [r7, #32]
 800565e:	e841 2300 	strex	r3, r2, [r1]
 8005662:	61bb      	str	r3, [r7, #24]
   return(result);
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1e6      	bne.n	8005638 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	375c      	adds	r7, #92	; 0x5c
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr
 8005678:	08005aeb 	.word	0x08005aeb
 800567c:	08005943 	.word	0x08005943

08005680 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005680:	b480      	push	{r7}
 8005682:	b089      	sub	sp, #36	; 0x24
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	e853 3f00 	ldrex	r3, [r3]
 8005694:	60bb      	str	r3, [r7, #8]
   return(result);
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800569c:	61fb      	str	r3, [r7, #28]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	461a      	mov	r2, r3
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	61bb      	str	r3, [r7, #24]
 80056a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056aa:	6979      	ldr	r1, [r7, #20]
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	e841 2300 	strex	r3, r2, [r1]
 80056b2:	613b      	str	r3, [r7, #16]
   return(result);
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1e6      	bne.n	8005688 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2220      	movs	r2, #32
 80056be:	67da      	str	r2, [r3, #124]	; 0x7c
}
 80056c0:	bf00      	nop
 80056c2:	3724      	adds	r7, #36	; 0x24
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b095      	sub	sp, #84	; 0x54
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056dc:	e853 3f00 	ldrex	r3, [r3]
 80056e0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80056e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	461a      	mov	r2, r3
 80056f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056f2:	643b      	str	r3, [r7, #64]	; 0x40
 80056f4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80056f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80056fa:	e841 2300 	strex	r3, r2, [r1]
 80056fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1e6      	bne.n	80056d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3308      	adds	r3, #8
 800570c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570e:	6a3b      	ldr	r3, [r7, #32]
 8005710:	e853 3f00 	ldrex	r3, [r3]
 8005714:	61fb      	str	r3, [r7, #28]
   return(result);
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	f023 0301 	bic.w	r3, r3, #1
 800571c:	64bb      	str	r3, [r7, #72]	; 0x48
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	3308      	adds	r3, #8
 8005724:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005726:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005728:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800572c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800572e:	e841 2300 	strex	r3, r2, [r1]
 8005732:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1e5      	bne.n	8005706 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800573e:	2b01      	cmp	r3, #1
 8005740:	d118      	bne.n	8005774 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	e853 3f00 	ldrex	r3, [r3]
 800574e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	f023 0310 	bic.w	r3, r3, #16
 8005756:	647b      	str	r3, [r7, #68]	; 0x44
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	461a      	mov	r2, r3
 800575e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005760:	61bb      	str	r3, [r7, #24]
 8005762:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005764:	6979      	ldr	r1, [r7, #20]
 8005766:	69ba      	ldr	r2, [r7, #24]
 8005768:	e841 2300 	strex	r3, r2, [r1]
 800576c:	613b      	str	r3, [r7, #16]
   return(result);
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d1e6      	bne.n	8005742 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2220      	movs	r2, #32
 8005778:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005788:	bf00      	nop
 800578a:	3754      	adds	r7, #84	; 0x54
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b090      	sub	sp, #64	; 0x40
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	699b      	ldr	r3, [r3, #24]
 80057a6:	2b20      	cmp	r3, #32
 80057a8:	d037      	beq.n	800581a <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 80057aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ac:	2200      	movs	r2, #0
 80057ae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80057b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	3308      	adds	r3, #8
 80057b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057bc:	e853 3f00 	ldrex	r3, [r3]
 80057c0:	623b      	str	r3, [r7, #32]
   return(result);
 80057c2:	6a3b      	ldr	r3, [r7, #32]
 80057c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057c8:	63bb      	str	r3, [r7, #56]	; 0x38
 80057ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	3308      	adds	r3, #8
 80057d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057d2:	633a      	str	r2, [r7, #48]	; 0x30
 80057d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80057d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057da:	e841 2300 	strex	r3, r2, [r1]
 80057de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80057e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1e5      	bne.n	80057b2 <UART_DMATransmitCplt+0x1e>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80057e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	e853 3f00 	ldrex	r3, [r3]
 80057f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057fa:	637b      	str	r3, [r7, #52]	; 0x34
 80057fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	461a      	mov	r2, r3
 8005802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005804:	61fb      	str	r3, [r7, #28]
 8005806:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005808:	69b9      	ldr	r1, [r7, #24]
 800580a:	69fa      	ldr	r2, [r7, #28]
 800580c:	e841 2300 	strex	r3, r2, [r1]
 8005810:	617b      	str	r3, [r7, #20]
   return(result);
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1e6      	bne.n	80057e6 <UART_DMATransmitCplt+0x52>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005818:	e002      	b.n	8005820 <UART_DMATransmitCplt+0x8c>
    HAL_UART_TxCpltCallback(huart);
 800581a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800581c:	f7ff fb52 	bl	8004ec4 <HAL_UART_TxCpltCallback>
}
 8005820:	bf00      	nop
 8005822:	3740      	adds	r7, #64	; 0x40
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005834:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7ff fb4e 	bl	8004ed8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800583c:	bf00      	nop
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005850:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005856:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800585e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800586a:	2b80      	cmp	r3, #128	; 0x80
 800586c:	d109      	bne.n	8005882 <UART_DMAError+0x3e>
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	2b21      	cmp	r3, #33	; 0x21
 8005872:	d106      	bne.n	8005882 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	2200      	movs	r2, #0
 8005878:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800587c:	6978      	ldr	r0, [r7, #20]
 800587e:	f7ff feff 	bl	8005680 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800588c:	2b40      	cmp	r3, #64	; 0x40
 800588e:	d109      	bne.n	80058a4 <UART_DMAError+0x60>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2b22      	cmp	r3, #34	; 0x22
 8005894:	d106      	bne.n	80058a4 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	2200      	movs	r2, #0
 800589a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800589e:	6978      	ldr	r0, [r7, #20]
 80058a0:	f7ff ff14 	bl	80056cc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058aa:	f043 0210 	orr.w	r2, r3, #16
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058b4:	6978      	ldr	r0, [r7, #20]
 80058b6:	f7ff fb19 	bl	8004eec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058ba:	bf00      	nop
 80058bc:	3718      	adds	r7, #24
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}

080058c2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058c2:	b580      	push	{r7, lr}
 80058c4:	b084      	sub	sp, #16
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058e0:	68f8      	ldr	r0, [r7, #12]
 80058e2:	f7ff fb03 	bl	8004eec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058e6:	bf00      	nop
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}

080058ee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058ee:	b580      	push	{r7, lr}
 80058f0:	b088      	sub	sp, #32
 80058f2:	af00      	add	r7, sp, #0
 80058f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	e853 3f00 	ldrex	r3, [r3]
 8005902:	60bb      	str	r3, [r7, #8]
   return(result);
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800590a:	61fb      	str	r3, [r7, #28]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	461a      	mov	r2, r3
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	61bb      	str	r3, [r7, #24]
 8005916:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005918:	6979      	ldr	r1, [r7, #20]
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	e841 2300 	strex	r3, r2, [r1]
 8005920:	613b      	str	r3, [r7, #16]
   return(result);
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1e6      	bne.n	80058f6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2220      	movs	r2, #32
 800592c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f7ff fac5 	bl	8004ec4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800593a:	bf00      	nop
 800593c:	3720      	adds	r7, #32
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}

08005942 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005942:	b580      	push	{r7, lr}
 8005944:	b09c      	sub	sp, #112	; 0x70
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005950:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800595a:	2b22      	cmp	r3, #34	; 0x22
 800595c:	f040 80b9 	bne.w	8005ad2 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005966:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800596a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800596e:	b2d9      	uxtb	r1, r3
 8005970:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005974:	b2da      	uxtb	r2, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800597a:	400a      	ands	r2, r1
 800597c:	b2d2      	uxtb	r2, r2
 800597e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005984:	1c5a      	adds	r2, r3, #1
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005990:	b29b      	uxth	r3, r3
 8005992:	3b01      	subs	r3, #1
 8005994:	b29a      	uxth	r2, r3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f040 809c 	bne.w	8005ae2 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059b2:	e853 3f00 	ldrex	r3, [r3]
 80059b6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80059b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059be:	66bb      	str	r3, [r7, #104]	; 0x68
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	461a      	mov	r2, r3
 80059c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80059c8:	65bb      	str	r3, [r7, #88]	; 0x58
 80059ca:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059cc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80059ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80059d0:	e841 2300 	strex	r3, r2, [r1]
 80059d4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80059d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d1e6      	bne.n	80059aa <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	3308      	adds	r3, #8
 80059e2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e6:	e853 3f00 	ldrex	r3, [r3]
 80059ea:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80059ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ee:	f023 0301 	bic.w	r3, r3, #1
 80059f2:	667b      	str	r3, [r7, #100]	; 0x64
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	3308      	adds	r3, #8
 80059fa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80059fc:	647a      	str	r2, [r7, #68]	; 0x44
 80059fe:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a00:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005a02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a04:	e841 2300 	strex	r3, r2, [r1]
 8005a08:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005a0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1e5      	bne.n	80059dc <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2220      	movs	r2, #32
 8005a14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d018      	beq.n	8005a64 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3a:	e853 3f00 	ldrex	r3, [r3]
 8005a3e:	623b      	str	r3, [r7, #32]
   return(result);
 8005a40:	6a3b      	ldr	r3, [r7, #32]
 8005a42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005a46:	663b      	str	r3, [r7, #96]	; 0x60
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a50:	633b      	str	r3, [r7, #48]	; 0x30
 8005a52:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a54:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005a56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a58:	e841 2300 	strex	r3, r2, [r1]
 8005a5c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1e6      	bne.n	8005a32 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d12e      	bne.n	8005aca <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	e853 3f00 	ldrex	r3, [r3]
 8005a7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f023 0310 	bic.w	r3, r3, #16
 8005a86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a90:	61fb      	str	r3, [r7, #28]
 8005a92:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a94:	69b9      	ldr	r1, [r7, #24]
 8005a96:	69fa      	ldr	r2, [r7, #28]
 8005a98:	e841 2300 	strex	r3, r2, [r1]
 8005a9c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d1e6      	bne.n	8005a72 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	69db      	ldr	r3, [r3, #28]
 8005aaa:	f003 0310 	and.w	r3, r3, #16
 8005aae:	2b10      	cmp	r3, #16
 8005ab0:	d103      	bne.n	8005aba <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2210      	movs	r2, #16
 8005ab8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7ff fa1c 	bl	8004f00 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ac8:	e00b      	b.n	8005ae2 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f7fb ff60 	bl	8001990 <HAL_UART_RxCpltCallback>
}
 8005ad0:	e007      	b.n	8005ae2 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	699a      	ldr	r2, [r3, #24]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f042 0208 	orr.w	r2, r2, #8
 8005ae0:	619a      	str	r2, [r3, #24]
}
 8005ae2:	bf00      	nop
 8005ae4:	3770      	adds	r7, #112	; 0x70
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}

08005aea <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005aea:	b580      	push	{r7, lr}
 8005aec:	b09c      	sub	sp, #112	; 0x70
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005af8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b02:	2b22      	cmp	r3, #34	; 0x22
 8005b04:	f040 80b9 	bne.w	8005c7a <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005b0e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b16:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005b18:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8005b1c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005b20:	4013      	ands	r3, r2
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005b26:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b2c:	1c9a      	adds	r2, r3, #2
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	3b01      	subs	r3, #1
 8005b3c:	b29a      	uxth	r2, r3
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	f040 809c 	bne.w	8005c8a <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b5a:	e853 3f00 	ldrex	r3, [r3]
 8005b5e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005b60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b62:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b66:	667b      	str	r3, [r7, #100]	; 0x64
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b70:	657b      	str	r3, [r7, #84]	; 0x54
 8005b72:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b74:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005b76:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005b78:	e841 2300 	strex	r3, r2, [r1]
 8005b7c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1e6      	bne.n	8005b52 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	3308      	adds	r3, #8
 8005b8a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b8e:	e853 3f00 	ldrex	r3, [r3]
 8005b92:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b96:	f023 0301 	bic.w	r3, r3, #1
 8005b9a:	663b      	str	r3, [r7, #96]	; 0x60
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	3308      	adds	r3, #8
 8005ba2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005ba4:	643a      	str	r2, [r7, #64]	; 0x40
 8005ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005baa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005bac:	e841 2300 	strex	r3, r2, [r1]
 8005bb0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d1e5      	bne.n	8005b84 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d018      	beq.n	8005c0c <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be0:	6a3b      	ldr	r3, [r7, #32]
 8005be2:	e853 3f00 	ldrex	r3, [r3]
 8005be6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005bee:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bfa:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005bfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c00:	e841 2300 	strex	r3, r2, [r1]
 8005c04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1e6      	bne.n	8005bda <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d12e      	bne.n	8005c72 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	e853 3f00 	ldrex	r3, [r3]
 8005c26:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	f023 0310 	bic.w	r3, r3, #16
 8005c2e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	461a      	mov	r2, r3
 8005c36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c38:	61bb      	str	r3, [r7, #24]
 8005c3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3c:	6979      	ldr	r1, [r7, #20]
 8005c3e:	69ba      	ldr	r2, [r7, #24]
 8005c40:	e841 2300 	strex	r3, r2, [r1]
 8005c44:	613b      	str	r3, [r7, #16]
   return(result);
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1e6      	bne.n	8005c1a <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	69db      	ldr	r3, [r3, #28]
 8005c52:	f003 0310 	and.w	r3, r3, #16
 8005c56:	2b10      	cmp	r3, #16
 8005c58:	d103      	bne.n	8005c62 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2210      	movs	r2, #16
 8005c60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005c68:	4619      	mov	r1, r3
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7ff f948 	bl	8004f00 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c70:	e00b      	b.n	8005c8a <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f7fb fe8c 	bl	8001990 <HAL_UART_RxCpltCallback>
}
 8005c78:	e007      	b.n	8005c8a <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	699a      	ldr	r2, [r3, #24]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f042 0208 	orr.w	r2, r2, #8
 8005c88:	619a      	str	r2, [r3, #24]
}
 8005c8a:	bf00      	nop
 8005c8c:	3770      	adds	r7, #112	; 0x70
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005c92:	b480      	push	{r7}
 8005c94:	b083      	sub	sp, #12
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005c9a:	bf00      	nop
 8005c9c:	370c      	adds	r7, #12
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr

08005ca6 <__cvt>:
 8005ca6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005caa:	ec55 4b10 	vmov	r4, r5, d0
 8005cae:	2d00      	cmp	r5, #0
 8005cb0:	460e      	mov	r6, r1
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	462b      	mov	r3, r5
 8005cb6:	bfbb      	ittet	lt
 8005cb8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005cbc:	461d      	movlt	r5, r3
 8005cbe:	2300      	movge	r3, #0
 8005cc0:	232d      	movlt	r3, #45	; 0x2d
 8005cc2:	700b      	strb	r3, [r1, #0]
 8005cc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cc6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005cca:	4691      	mov	r9, r2
 8005ccc:	f023 0820 	bic.w	r8, r3, #32
 8005cd0:	bfbc      	itt	lt
 8005cd2:	4622      	movlt	r2, r4
 8005cd4:	4614      	movlt	r4, r2
 8005cd6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005cda:	d005      	beq.n	8005ce8 <__cvt+0x42>
 8005cdc:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005ce0:	d100      	bne.n	8005ce4 <__cvt+0x3e>
 8005ce2:	3601      	adds	r6, #1
 8005ce4:	2102      	movs	r1, #2
 8005ce6:	e000      	b.n	8005cea <__cvt+0x44>
 8005ce8:	2103      	movs	r1, #3
 8005cea:	ab03      	add	r3, sp, #12
 8005cec:	9301      	str	r3, [sp, #4]
 8005cee:	ab02      	add	r3, sp, #8
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	ec45 4b10 	vmov	d0, r4, r5
 8005cf6:	4653      	mov	r3, sl
 8005cf8:	4632      	mov	r2, r6
 8005cfa:	f000 fe5d 	bl	80069b8 <_dtoa_r>
 8005cfe:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d02:	4607      	mov	r7, r0
 8005d04:	d102      	bne.n	8005d0c <__cvt+0x66>
 8005d06:	f019 0f01 	tst.w	r9, #1
 8005d0a:	d022      	beq.n	8005d52 <__cvt+0xac>
 8005d0c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d10:	eb07 0906 	add.w	r9, r7, r6
 8005d14:	d110      	bne.n	8005d38 <__cvt+0x92>
 8005d16:	783b      	ldrb	r3, [r7, #0]
 8005d18:	2b30      	cmp	r3, #48	; 0x30
 8005d1a:	d10a      	bne.n	8005d32 <__cvt+0x8c>
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	2300      	movs	r3, #0
 8005d20:	4620      	mov	r0, r4
 8005d22:	4629      	mov	r1, r5
 8005d24:	f7fa fed0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d28:	b918      	cbnz	r0, 8005d32 <__cvt+0x8c>
 8005d2a:	f1c6 0601 	rsb	r6, r6, #1
 8005d2e:	f8ca 6000 	str.w	r6, [sl]
 8005d32:	f8da 3000 	ldr.w	r3, [sl]
 8005d36:	4499      	add	r9, r3
 8005d38:	2200      	movs	r2, #0
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	4629      	mov	r1, r5
 8005d40:	f7fa fec2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d44:	b108      	cbz	r0, 8005d4a <__cvt+0xa4>
 8005d46:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d4a:	2230      	movs	r2, #48	; 0x30
 8005d4c:	9b03      	ldr	r3, [sp, #12]
 8005d4e:	454b      	cmp	r3, r9
 8005d50:	d307      	bcc.n	8005d62 <__cvt+0xbc>
 8005d52:	9b03      	ldr	r3, [sp, #12]
 8005d54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d56:	1bdb      	subs	r3, r3, r7
 8005d58:	4638      	mov	r0, r7
 8005d5a:	6013      	str	r3, [r2, #0]
 8005d5c:	b004      	add	sp, #16
 8005d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d62:	1c59      	adds	r1, r3, #1
 8005d64:	9103      	str	r1, [sp, #12]
 8005d66:	701a      	strb	r2, [r3, #0]
 8005d68:	e7f0      	b.n	8005d4c <__cvt+0xa6>

08005d6a <__exponent>:
 8005d6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2900      	cmp	r1, #0
 8005d70:	bfb8      	it	lt
 8005d72:	4249      	neglt	r1, r1
 8005d74:	f803 2b02 	strb.w	r2, [r3], #2
 8005d78:	bfb4      	ite	lt
 8005d7a:	222d      	movlt	r2, #45	; 0x2d
 8005d7c:	222b      	movge	r2, #43	; 0x2b
 8005d7e:	2909      	cmp	r1, #9
 8005d80:	7042      	strb	r2, [r0, #1]
 8005d82:	dd2a      	ble.n	8005dda <__exponent+0x70>
 8005d84:	f10d 0207 	add.w	r2, sp, #7
 8005d88:	4617      	mov	r7, r2
 8005d8a:	260a      	movs	r6, #10
 8005d8c:	4694      	mov	ip, r2
 8005d8e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005d92:	fb06 1415 	mls	r4, r6, r5, r1
 8005d96:	3430      	adds	r4, #48	; 0x30
 8005d98:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005d9c:	460c      	mov	r4, r1
 8005d9e:	2c63      	cmp	r4, #99	; 0x63
 8005da0:	f102 32ff 	add.w	r2, r2, #4294967295
 8005da4:	4629      	mov	r1, r5
 8005da6:	dcf1      	bgt.n	8005d8c <__exponent+0x22>
 8005da8:	3130      	adds	r1, #48	; 0x30
 8005daa:	f1ac 0402 	sub.w	r4, ip, #2
 8005dae:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005db2:	1c41      	adds	r1, r0, #1
 8005db4:	4622      	mov	r2, r4
 8005db6:	42ba      	cmp	r2, r7
 8005db8:	d30a      	bcc.n	8005dd0 <__exponent+0x66>
 8005dba:	f10d 0209 	add.w	r2, sp, #9
 8005dbe:	eba2 020c 	sub.w	r2, r2, ip
 8005dc2:	42bc      	cmp	r4, r7
 8005dc4:	bf88      	it	hi
 8005dc6:	2200      	movhi	r2, #0
 8005dc8:	4413      	add	r3, r2
 8005dca:	1a18      	subs	r0, r3, r0
 8005dcc:	b003      	add	sp, #12
 8005dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dd0:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005dd4:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005dd8:	e7ed      	b.n	8005db6 <__exponent+0x4c>
 8005dda:	2330      	movs	r3, #48	; 0x30
 8005ddc:	3130      	adds	r1, #48	; 0x30
 8005dde:	7083      	strb	r3, [r0, #2]
 8005de0:	70c1      	strb	r1, [r0, #3]
 8005de2:	1d03      	adds	r3, r0, #4
 8005de4:	e7f1      	b.n	8005dca <__exponent+0x60>
	...

08005de8 <_printf_float>:
 8005de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dec:	ed2d 8b02 	vpush	{d8}
 8005df0:	b08d      	sub	sp, #52	; 0x34
 8005df2:	460c      	mov	r4, r1
 8005df4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005df8:	4616      	mov	r6, r2
 8005dfa:	461f      	mov	r7, r3
 8005dfc:	4605      	mov	r5, r0
 8005dfe:	f000 fcd9 	bl	80067b4 <_localeconv_r>
 8005e02:	f8d0 a000 	ldr.w	sl, [r0]
 8005e06:	4650      	mov	r0, sl
 8005e08:	f7fa fa32 	bl	8000270 <strlen>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	9305      	str	r3, [sp, #20]
 8005e14:	f8d8 3000 	ldr.w	r3, [r8]
 8005e18:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e1c:	3307      	adds	r3, #7
 8005e1e:	f023 0307 	bic.w	r3, r3, #7
 8005e22:	f103 0208 	add.w	r2, r3, #8
 8005e26:	f8c8 2000 	str.w	r2, [r8]
 8005e2a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e2e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e32:	9307      	str	r3, [sp, #28]
 8005e34:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e38:	ee08 0a10 	vmov	s16, r0
 8005e3c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005e40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e44:	4b9e      	ldr	r3, [pc, #632]	; (80060c0 <_printf_float+0x2d8>)
 8005e46:	f04f 32ff 	mov.w	r2, #4294967295
 8005e4a:	f7fa fe6f 	bl	8000b2c <__aeabi_dcmpun>
 8005e4e:	bb88      	cbnz	r0, 8005eb4 <_printf_float+0xcc>
 8005e50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e54:	4b9a      	ldr	r3, [pc, #616]	; (80060c0 <_printf_float+0x2d8>)
 8005e56:	f04f 32ff 	mov.w	r2, #4294967295
 8005e5a:	f7fa fe49 	bl	8000af0 <__aeabi_dcmple>
 8005e5e:	bb48      	cbnz	r0, 8005eb4 <_printf_float+0xcc>
 8005e60:	2200      	movs	r2, #0
 8005e62:	2300      	movs	r3, #0
 8005e64:	4640      	mov	r0, r8
 8005e66:	4649      	mov	r1, r9
 8005e68:	f7fa fe38 	bl	8000adc <__aeabi_dcmplt>
 8005e6c:	b110      	cbz	r0, 8005e74 <_printf_float+0x8c>
 8005e6e:	232d      	movs	r3, #45	; 0x2d
 8005e70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e74:	4a93      	ldr	r2, [pc, #588]	; (80060c4 <_printf_float+0x2dc>)
 8005e76:	4b94      	ldr	r3, [pc, #592]	; (80060c8 <_printf_float+0x2e0>)
 8005e78:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005e7c:	bf94      	ite	ls
 8005e7e:	4690      	movls	r8, r2
 8005e80:	4698      	movhi	r8, r3
 8005e82:	2303      	movs	r3, #3
 8005e84:	6123      	str	r3, [r4, #16]
 8005e86:	9b05      	ldr	r3, [sp, #20]
 8005e88:	f023 0304 	bic.w	r3, r3, #4
 8005e8c:	6023      	str	r3, [r4, #0]
 8005e8e:	f04f 0900 	mov.w	r9, #0
 8005e92:	9700      	str	r7, [sp, #0]
 8005e94:	4633      	mov	r3, r6
 8005e96:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e98:	4621      	mov	r1, r4
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	f000 f9da 	bl	8006254 <_printf_common>
 8005ea0:	3001      	adds	r0, #1
 8005ea2:	f040 8090 	bne.w	8005fc6 <_printf_float+0x1de>
 8005ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eaa:	b00d      	add	sp, #52	; 0x34
 8005eac:	ecbd 8b02 	vpop	{d8}
 8005eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb4:	4642      	mov	r2, r8
 8005eb6:	464b      	mov	r3, r9
 8005eb8:	4640      	mov	r0, r8
 8005eba:	4649      	mov	r1, r9
 8005ebc:	f7fa fe36 	bl	8000b2c <__aeabi_dcmpun>
 8005ec0:	b140      	cbz	r0, 8005ed4 <_printf_float+0xec>
 8005ec2:	464b      	mov	r3, r9
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	bfbc      	itt	lt
 8005ec8:	232d      	movlt	r3, #45	; 0x2d
 8005eca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ece:	4a7f      	ldr	r2, [pc, #508]	; (80060cc <_printf_float+0x2e4>)
 8005ed0:	4b7f      	ldr	r3, [pc, #508]	; (80060d0 <_printf_float+0x2e8>)
 8005ed2:	e7d1      	b.n	8005e78 <_printf_float+0x90>
 8005ed4:	6863      	ldr	r3, [r4, #4]
 8005ed6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005eda:	9206      	str	r2, [sp, #24]
 8005edc:	1c5a      	adds	r2, r3, #1
 8005ede:	d13f      	bne.n	8005f60 <_printf_float+0x178>
 8005ee0:	2306      	movs	r3, #6
 8005ee2:	6063      	str	r3, [r4, #4]
 8005ee4:	9b05      	ldr	r3, [sp, #20]
 8005ee6:	6861      	ldr	r1, [r4, #4]
 8005ee8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005eec:	2300      	movs	r3, #0
 8005eee:	9303      	str	r3, [sp, #12]
 8005ef0:	ab0a      	add	r3, sp, #40	; 0x28
 8005ef2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005ef6:	ab09      	add	r3, sp, #36	; 0x24
 8005ef8:	ec49 8b10 	vmov	d0, r8, r9
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	6022      	str	r2, [r4, #0]
 8005f00:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f04:	4628      	mov	r0, r5
 8005f06:	f7ff fece 	bl	8005ca6 <__cvt>
 8005f0a:	9b06      	ldr	r3, [sp, #24]
 8005f0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f0e:	2b47      	cmp	r3, #71	; 0x47
 8005f10:	4680      	mov	r8, r0
 8005f12:	d108      	bne.n	8005f26 <_printf_float+0x13e>
 8005f14:	1cc8      	adds	r0, r1, #3
 8005f16:	db02      	blt.n	8005f1e <_printf_float+0x136>
 8005f18:	6863      	ldr	r3, [r4, #4]
 8005f1a:	4299      	cmp	r1, r3
 8005f1c:	dd41      	ble.n	8005fa2 <_printf_float+0x1ba>
 8005f1e:	f1ab 0302 	sub.w	r3, fp, #2
 8005f22:	fa5f fb83 	uxtb.w	fp, r3
 8005f26:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f2a:	d820      	bhi.n	8005f6e <_printf_float+0x186>
 8005f2c:	3901      	subs	r1, #1
 8005f2e:	465a      	mov	r2, fp
 8005f30:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f34:	9109      	str	r1, [sp, #36]	; 0x24
 8005f36:	f7ff ff18 	bl	8005d6a <__exponent>
 8005f3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f3c:	1813      	adds	r3, r2, r0
 8005f3e:	2a01      	cmp	r2, #1
 8005f40:	4681      	mov	r9, r0
 8005f42:	6123      	str	r3, [r4, #16]
 8005f44:	dc02      	bgt.n	8005f4c <_printf_float+0x164>
 8005f46:	6822      	ldr	r2, [r4, #0]
 8005f48:	07d2      	lsls	r2, r2, #31
 8005f4a:	d501      	bpl.n	8005f50 <_printf_float+0x168>
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	6123      	str	r3, [r4, #16]
 8005f50:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d09c      	beq.n	8005e92 <_printf_float+0xaa>
 8005f58:	232d      	movs	r3, #45	; 0x2d
 8005f5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f5e:	e798      	b.n	8005e92 <_printf_float+0xaa>
 8005f60:	9a06      	ldr	r2, [sp, #24]
 8005f62:	2a47      	cmp	r2, #71	; 0x47
 8005f64:	d1be      	bne.n	8005ee4 <_printf_float+0xfc>
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1bc      	bne.n	8005ee4 <_printf_float+0xfc>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e7b9      	b.n	8005ee2 <_printf_float+0xfa>
 8005f6e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005f72:	d118      	bne.n	8005fa6 <_printf_float+0x1be>
 8005f74:	2900      	cmp	r1, #0
 8005f76:	6863      	ldr	r3, [r4, #4]
 8005f78:	dd0b      	ble.n	8005f92 <_printf_float+0x1aa>
 8005f7a:	6121      	str	r1, [r4, #16]
 8005f7c:	b913      	cbnz	r3, 8005f84 <_printf_float+0x19c>
 8005f7e:	6822      	ldr	r2, [r4, #0]
 8005f80:	07d0      	lsls	r0, r2, #31
 8005f82:	d502      	bpl.n	8005f8a <_printf_float+0x1a2>
 8005f84:	3301      	adds	r3, #1
 8005f86:	440b      	add	r3, r1
 8005f88:	6123      	str	r3, [r4, #16]
 8005f8a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005f8c:	f04f 0900 	mov.w	r9, #0
 8005f90:	e7de      	b.n	8005f50 <_printf_float+0x168>
 8005f92:	b913      	cbnz	r3, 8005f9a <_printf_float+0x1b2>
 8005f94:	6822      	ldr	r2, [r4, #0]
 8005f96:	07d2      	lsls	r2, r2, #31
 8005f98:	d501      	bpl.n	8005f9e <_printf_float+0x1b6>
 8005f9a:	3302      	adds	r3, #2
 8005f9c:	e7f4      	b.n	8005f88 <_printf_float+0x1a0>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e7f2      	b.n	8005f88 <_printf_float+0x1a0>
 8005fa2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fa8:	4299      	cmp	r1, r3
 8005faa:	db05      	blt.n	8005fb8 <_printf_float+0x1d0>
 8005fac:	6823      	ldr	r3, [r4, #0]
 8005fae:	6121      	str	r1, [r4, #16]
 8005fb0:	07d8      	lsls	r0, r3, #31
 8005fb2:	d5ea      	bpl.n	8005f8a <_printf_float+0x1a2>
 8005fb4:	1c4b      	adds	r3, r1, #1
 8005fb6:	e7e7      	b.n	8005f88 <_printf_float+0x1a0>
 8005fb8:	2900      	cmp	r1, #0
 8005fba:	bfd4      	ite	le
 8005fbc:	f1c1 0202 	rsble	r2, r1, #2
 8005fc0:	2201      	movgt	r2, #1
 8005fc2:	4413      	add	r3, r2
 8005fc4:	e7e0      	b.n	8005f88 <_printf_float+0x1a0>
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	055a      	lsls	r2, r3, #21
 8005fca:	d407      	bmi.n	8005fdc <_printf_float+0x1f4>
 8005fcc:	6923      	ldr	r3, [r4, #16]
 8005fce:	4642      	mov	r2, r8
 8005fd0:	4631      	mov	r1, r6
 8005fd2:	4628      	mov	r0, r5
 8005fd4:	47b8      	blx	r7
 8005fd6:	3001      	adds	r0, #1
 8005fd8:	d12c      	bne.n	8006034 <_printf_float+0x24c>
 8005fda:	e764      	b.n	8005ea6 <_printf_float+0xbe>
 8005fdc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fe0:	f240 80e0 	bls.w	80061a4 <_printf_float+0x3bc>
 8005fe4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fe8:	2200      	movs	r2, #0
 8005fea:	2300      	movs	r3, #0
 8005fec:	f7fa fd6c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	d034      	beq.n	800605e <_printf_float+0x276>
 8005ff4:	4a37      	ldr	r2, [pc, #220]	; (80060d4 <_printf_float+0x2ec>)
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	4631      	mov	r1, r6
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	47b8      	blx	r7
 8005ffe:	3001      	adds	r0, #1
 8006000:	f43f af51 	beq.w	8005ea6 <_printf_float+0xbe>
 8006004:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006008:	429a      	cmp	r2, r3
 800600a:	db02      	blt.n	8006012 <_printf_float+0x22a>
 800600c:	6823      	ldr	r3, [r4, #0]
 800600e:	07d8      	lsls	r0, r3, #31
 8006010:	d510      	bpl.n	8006034 <_printf_float+0x24c>
 8006012:	ee18 3a10 	vmov	r3, s16
 8006016:	4652      	mov	r2, sl
 8006018:	4631      	mov	r1, r6
 800601a:	4628      	mov	r0, r5
 800601c:	47b8      	blx	r7
 800601e:	3001      	adds	r0, #1
 8006020:	f43f af41 	beq.w	8005ea6 <_printf_float+0xbe>
 8006024:	f04f 0800 	mov.w	r8, #0
 8006028:	f104 091a 	add.w	r9, r4, #26
 800602c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800602e:	3b01      	subs	r3, #1
 8006030:	4543      	cmp	r3, r8
 8006032:	dc09      	bgt.n	8006048 <_printf_float+0x260>
 8006034:	6823      	ldr	r3, [r4, #0]
 8006036:	079b      	lsls	r3, r3, #30
 8006038:	f100 8107 	bmi.w	800624a <_printf_float+0x462>
 800603c:	68e0      	ldr	r0, [r4, #12]
 800603e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006040:	4298      	cmp	r0, r3
 8006042:	bfb8      	it	lt
 8006044:	4618      	movlt	r0, r3
 8006046:	e730      	b.n	8005eaa <_printf_float+0xc2>
 8006048:	2301      	movs	r3, #1
 800604a:	464a      	mov	r2, r9
 800604c:	4631      	mov	r1, r6
 800604e:	4628      	mov	r0, r5
 8006050:	47b8      	blx	r7
 8006052:	3001      	adds	r0, #1
 8006054:	f43f af27 	beq.w	8005ea6 <_printf_float+0xbe>
 8006058:	f108 0801 	add.w	r8, r8, #1
 800605c:	e7e6      	b.n	800602c <_printf_float+0x244>
 800605e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006060:	2b00      	cmp	r3, #0
 8006062:	dc39      	bgt.n	80060d8 <_printf_float+0x2f0>
 8006064:	4a1b      	ldr	r2, [pc, #108]	; (80060d4 <_printf_float+0x2ec>)
 8006066:	2301      	movs	r3, #1
 8006068:	4631      	mov	r1, r6
 800606a:	4628      	mov	r0, r5
 800606c:	47b8      	blx	r7
 800606e:	3001      	adds	r0, #1
 8006070:	f43f af19 	beq.w	8005ea6 <_printf_float+0xbe>
 8006074:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006078:	4313      	orrs	r3, r2
 800607a:	d102      	bne.n	8006082 <_printf_float+0x29a>
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	07d9      	lsls	r1, r3, #31
 8006080:	d5d8      	bpl.n	8006034 <_printf_float+0x24c>
 8006082:	ee18 3a10 	vmov	r3, s16
 8006086:	4652      	mov	r2, sl
 8006088:	4631      	mov	r1, r6
 800608a:	4628      	mov	r0, r5
 800608c:	47b8      	blx	r7
 800608e:	3001      	adds	r0, #1
 8006090:	f43f af09 	beq.w	8005ea6 <_printf_float+0xbe>
 8006094:	f04f 0900 	mov.w	r9, #0
 8006098:	f104 0a1a 	add.w	sl, r4, #26
 800609c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800609e:	425b      	negs	r3, r3
 80060a0:	454b      	cmp	r3, r9
 80060a2:	dc01      	bgt.n	80060a8 <_printf_float+0x2c0>
 80060a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060a6:	e792      	b.n	8005fce <_printf_float+0x1e6>
 80060a8:	2301      	movs	r3, #1
 80060aa:	4652      	mov	r2, sl
 80060ac:	4631      	mov	r1, r6
 80060ae:	4628      	mov	r0, r5
 80060b0:	47b8      	blx	r7
 80060b2:	3001      	adds	r0, #1
 80060b4:	f43f aef7 	beq.w	8005ea6 <_printf_float+0xbe>
 80060b8:	f109 0901 	add.w	r9, r9, #1
 80060bc:	e7ee      	b.n	800609c <_printf_float+0x2b4>
 80060be:	bf00      	nop
 80060c0:	7fefffff 	.word	0x7fefffff
 80060c4:	080088d0 	.word	0x080088d0
 80060c8:	080088d4 	.word	0x080088d4
 80060cc:	080088d8 	.word	0x080088d8
 80060d0:	080088dc 	.word	0x080088dc
 80060d4:	080088e0 	.word	0x080088e0
 80060d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060dc:	429a      	cmp	r2, r3
 80060de:	bfa8      	it	ge
 80060e0:	461a      	movge	r2, r3
 80060e2:	2a00      	cmp	r2, #0
 80060e4:	4691      	mov	r9, r2
 80060e6:	dc37      	bgt.n	8006158 <_printf_float+0x370>
 80060e8:	f04f 0b00 	mov.w	fp, #0
 80060ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060f0:	f104 021a 	add.w	r2, r4, #26
 80060f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060f6:	9305      	str	r3, [sp, #20]
 80060f8:	eba3 0309 	sub.w	r3, r3, r9
 80060fc:	455b      	cmp	r3, fp
 80060fe:	dc33      	bgt.n	8006168 <_printf_float+0x380>
 8006100:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006104:	429a      	cmp	r2, r3
 8006106:	db3b      	blt.n	8006180 <_printf_float+0x398>
 8006108:	6823      	ldr	r3, [r4, #0]
 800610a:	07da      	lsls	r2, r3, #31
 800610c:	d438      	bmi.n	8006180 <_printf_float+0x398>
 800610e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006112:	eba2 0903 	sub.w	r9, r2, r3
 8006116:	9b05      	ldr	r3, [sp, #20]
 8006118:	1ad2      	subs	r2, r2, r3
 800611a:	4591      	cmp	r9, r2
 800611c:	bfa8      	it	ge
 800611e:	4691      	movge	r9, r2
 8006120:	f1b9 0f00 	cmp.w	r9, #0
 8006124:	dc35      	bgt.n	8006192 <_printf_float+0x3aa>
 8006126:	f04f 0800 	mov.w	r8, #0
 800612a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800612e:	f104 0a1a 	add.w	sl, r4, #26
 8006132:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006136:	1a9b      	subs	r3, r3, r2
 8006138:	eba3 0309 	sub.w	r3, r3, r9
 800613c:	4543      	cmp	r3, r8
 800613e:	f77f af79 	ble.w	8006034 <_printf_float+0x24c>
 8006142:	2301      	movs	r3, #1
 8006144:	4652      	mov	r2, sl
 8006146:	4631      	mov	r1, r6
 8006148:	4628      	mov	r0, r5
 800614a:	47b8      	blx	r7
 800614c:	3001      	adds	r0, #1
 800614e:	f43f aeaa 	beq.w	8005ea6 <_printf_float+0xbe>
 8006152:	f108 0801 	add.w	r8, r8, #1
 8006156:	e7ec      	b.n	8006132 <_printf_float+0x34a>
 8006158:	4613      	mov	r3, r2
 800615a:	4631      	mov	r1, r6
 800615c:	4642      	mov	r2, r8
 800615e:	4628      	mov	r0, r5
 8006160:	47b8      	blx	r7
 8006162:	3001      	adds	r0, #1
 8006164:	d1c0      	bne.n	80060e8 <_printf_float+0x300>
 8006166:	e69e      	b.n	8005ea6 <_printf_float+0xbe>
 8006168:	2301      	movs	r3, #1
 800616a:	4631      	mov	r1, r6
 800616c:	4628      	mov	r0, r5
 800616e:	9205      	str	r2, [sp, #20]
 8006170:	47b8      	blx	r7
 8006172:	3001      	adds	r0, #1
 8006174:	f43f ae97 	beq.w	8005ea6 <_printf_float+0xbe>
 8006178:	9a05      	ldr	r2, [sp, #20]
 800617a:	f10b 0b01 	add.w	fp, fp, #1
 800617e:	e7b9      	b.n	80060f4 <_printf_float+0x30c>
 8006180:	ee18 3a10 	vmov	r3, s16
 8006184:	4652      	mov	r2, sl
 8006186:	4631      	mov	r1, r6
 8006188:	4628      	mov	r0, r5
 800618a:	47b8      	blx	r7
 800618c:	3001      	adds	r0, #1
 800618e:	d1be      	bne.n	800610e <_printf_float+0x326>
 8006190:	e689      	b.n	8005ea6 <_printf_float+0xbe>
 8006192:	9a05      	ldr	r2, [sp, #20]
 8006194:	464b      	mov	r3, r9
 8006196:	4442      	add	r2, r8
 8006198:	4631      	mov	r1, r6
 800619a:	4628      	mov	r0, r5
 800619c:	47b8      	blx	r7
 800619e:	3001      	adds	r0, #1
 80061a0:	d1c1      	bne.n	8006126 <_printf_float+0x33e>
 80061a2:	e680      	b.n	8005ea6 <_printf_float+0xbe>
 80061a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061a6:	2a01      	cmp	r2, #1
 80061a8:	dc01      	bgt.n	80061ae <_printf_float+0x3c6>
 80061aa:	07db      	lsls	r3, r3, #31
 80061ac:	d53a      	bpl.n	8006224 <_printf_float+0x43c>
 80061ae:	2301      	movs	r3, #1
 80061b0:	4642      	mov	r2, r8
 80061b2:	4631      	mov	r1, r6
 80061b4:	4628      	mov	r0, r5
 80061b6:	47b8      	blx	r7
 80061b8:	3001      	adds	r0, #1
 80061ba:	f43f ae74 	beq.w	8005ea6 <_printf_float+0xbe>
 80061be:	ee18 3a10 	vmov	r3, s16
 80061c2:	4652      	mov	r2, sl
 80061c4:	4631      	mov	r1, r6
 80061c6:	4628      	mov	r0, r5
 80061c8:	47b8      	blx	r7
 80061ca:	3001      	adds	r0, #1
 80061cc:	f43f ae6b 	beq.w	8005ea6 <_printf_float+0xbe>
 80061d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061d4:	2200      	movs	r2, #0
 80061d6:	2300      	movs	r3, #0
 80061d8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80061dc:	f7fa fc74 	bl	8000ac8 <__aeabi_dcmpeq>
 80061e0:	b9d8      	cbnz	r0, 800621a <_printf_float+0x432>
 80061e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80061e6:	f108 0201 	add.w	r2, r8, #1
 80061ea:	4631      	mov	r1, r6
 80061ec:	4628      	mov	r0, r5
 80061ee:	47b8      	blx	r7
 80061f0:	3001      	adds	r0, #1
 80061f2:	d10e      	bne.n	8006212 <_printf_float+0x42a>
 80061f4:	e657      	b.n	8005ea6 <_printf_float+0xbe>
 80061f6:	2301      	movs	r3, #1
 80061f8:	4652      	mov	r2, sl
 80061fa:	4631      	mov	r1, r6
 80061fc:	4628      	mov	r0, r5
 80061fe:	47b8      	blx	r7
 8006200:	3001      	adds	r0, #1
 8006202:	f43f ae50 	beq.w	8005ea6 <_printf_float+0xbe>
 8006206:	f108 0801 	add.w	r8, r8, #1
 800620a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800620c:	3b01      	subs	r3, #1
 800620e:	4543      	cmp	r3, r8
 8006210:	dcf1      	bgt.n	80061f6 <_printf_float+0x40e>
 8006212:	464b      	mov	r3, r9
 8006214:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006218:	e6da      	b.n	8005fd0 <_printf_float+0x1e8>
 800621a:	f04f 0800 	mov.w	r8, #0
 800621e:	f104 0a1a 	add.w	sl, r4, #26
 8006222:	e7f2      	b.n	800620a <_printf_float+0x422>
 8006224:	2301      	movs	r3, #1
 8006226:	4642      	mov	r2, r8
 8006228:	e7df      	b.n	80061ea <_printf_float+0x402>
 800622a:	2301      	movs	r3, #1
 800622c:	464a      	mov	r2, r9
 800622e:	4631      	mov	r1, r6
 8006230:	4628      	mov	r0, r5
 8006232:	47b8      	blx	r7
 8006234:	3001      	adds	r0, #1
 8006236:	f43f ae36 	beq.w	8005ea6 <_printf_float+0xbe>
 800623a:	f108 0801 	add.w	r8, r8, #1
 800623e:	68e3      	ldr	r3, [r4, #12]
 8006240:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006242:	1a5b      	subs	r3, r3, r1
 8006244:	4543      	cmp	r3, r8
 8006246:	dcf0      	bgt.n	800622a <_printf_float+0x442>
 8006248:	e6f8      	b.n	800603c <_printf_float+0x254>
 800624a:	f04f 0800 	mov.w	r8, #0
 800624e:	f104 0919 	add.w	r9, r4, #25
 8006252:	e7f4      	b.n	800623e <_printf_float+0x456>

08006254 <_printf_common>:
 8006254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006258:	4616      	mov	r6, r2
 800625a:	4699      	mov	r9, r3
 800625c:	688a      	ldr	r2, [r1, #8]
 800625e:	690b      	ldr	r3, [r1, #16]
 8006260:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006264:	4293      	cmp	r3, r2
 8006266:	bfb8      	it	lt
 8006268:	4613      	movlt	r3, r2
 800626a:	6033      	str	r3, [r6, #0]
 800626c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006270:	4607      	mov	r7, r0
 8006272:	460c      	mov	r4, r1
 8006274:	b10a      	cbz	r2, 800627a <_printf_common+0x26>
 8006276:	3301      	adds	r3, #1
 8006278:	6033      	str	r3, [r6, #0]
 800627a:	6823      	ldr	r3, [r4, #0]
 800627c:	0699      	lsls	r1, r3, #26
 800627e:	bf42      	ittt	mi
 8006280:	6833      	ldrmi	r3, [r6, #0]
 8006282:	3302      	addmi	r3, #2
 8006284:	6033      	strmi	r3, [r6, #0]
 8006286:	6825      	ldr	r5, [r4, #0]
 8006288:	f015 0506 	ands.w	r5, r5, #6
 800628c:	d106      	bne.n	800629c <_printf_common+0x48>
 800628e:	f104 0a19 	add.w	sl, r4, #25
 8006292:	68e3      	ldr	r3, [r4, #12]
 8006294:	6832      	ldr	r2, [r6, #0]
 8006296:	1a9b      	subs	r3, r3, r2
 8006298:	42ab      	cmp	r3, r5
 800629a:	dc26      	bgt.n	80062ea <_printf_common+0x96>
 800629c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062a0:	1e13      	subs	r3, r2, #0
 80062a2:	6822      	ldr	r2, [r4, #0]
 80062a4:	bf18      	it	ne
 80062a6:	2301      	movne	r3, #1
 80062a8:	0692      	lsls	r2, r2, #26
 80062aa:	d42b      	bmi.n	8006304 <_printf_common+0xb0>
 80062ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062b0:	4649      	mov	r1, r9
 80062b2:	4638      	mov	r0, r7
 80062b4:	47c0      	blx	r8
 80062b6:	3001      	adds	r0, #1
 80062b8:	d01e      	beq.n	80062f8 <_printf_common+0xa4>
 80062ba:	6823      	ldr	r3, [r4, #0]
 80062bc:	6922      	ldr	r2, [r4, #16]
 80062be:	f003 0306 	and.w	r3, r3, #6
 80062c2:	2b04      	cmp	r3, #4
 80062c4:	bf02      	ittt	eq
 80062c6:	68e5      	ldreq	r5, [r4, #12]
 80062c8:	6833      	ldreq	r3, [r6, #0]
 80062ca:	1aed      	subeq	r5, r5, r3
 80062cc:	68a3      	ldr	r3, [r4, #8]
 80062ce:	bf0c      	ite	eq
 80062d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062d4:	2500      	movne	r5, #0
 80062d6:	4293      	cmp	r3, r2
 80062d8:	bfc4      	itt	gt
 80062da:	1a9b      	subgt	r3, r3, r2
 80062dc:	18ed      	addgt	r5, r5, r3
 80062de:	2600      	movs	r6, #0
 80062e0:	341a      	adds	r4, #26
 80062e2:	42b5      	cmp	r5, r6
 80062e4:	d11a      	bne.n	800631c <_printf_common+0xc8>
 80062e6:	2000      	movs	r0, #0
 80062e8:	e008      	b.n	80062fc <_printf_common+0xa8>
 80062ea:	2301      	movs	r3, #1
 80062ec:	4652      	mov	r2, sl
 80062ee:	4649      	mov	r1, r9
 80062f0:	4638      	mov	r0, r7
 80062f2:	47c0      	blx	r8
 80062f4:	3001      	adds	r0, #1
 80062f6:	d103      	bne.n	8006300 <_printf_common+0xac>
 80062f8:	f04f 30ff 	mov.w	r0, #4294967295
 80062fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006300:	3501      	adds	r5, #1
 8006302:	e7c6      	b.n	8006292 <_printf_common+0x3e>
 8006304:	18e1      	adds	r1, r4, r3
 8006306:	1c5a      	adds	r2, r3, #1
 8006308:	2030      	movs	r0, #48	; 0x30
 800630a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800630e:	4422      	add	r2, r4
 8006310:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006314:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006318:	3302      	adds	r3, #2
 800631a:	e7c7      	b.n	80062ac <_printf_common+0x58>
 800631c:	2301      	movs	r3, #1
 800631e:	4622      	mov	r2, r4
 8006320:	4649      	mov	r1, r9
 8006322:	4638      	mov	r0, r7
 8006324:	47c0      	blx	r8
 8006326:	3001      	adds	r0, #1
 8006328:	d0e6      	beq.n	80062f8 <_printf_common+0xa4>
 800632a:	3601      	adds	r6, #1
 800632c:	e7d9      	b.n	80062e2 <_printf_common+0x8e>
	...

08006330 <_printf_i>:
 8006330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006334:	7e0f      	ldrb	r7, [r1, #24]
 8006336:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006338:	2f78      	cmp	r7, #120	; 0x78
 800633a:	4691      	mov	r9, r2
 800633c:	4680      	mov	r8, r0
 800633e:	460c      	mov	r4, r1
 8006340:	469a      	mov	sl, r3
 8006342:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006346:	d807      	bhi.n	8006358 <_printf_i+0x28>
 8006348:	2f62      	cmp	r7, #98	; 0x62
 800634a:	d80a      	bhi.n	8006362 <_printf_i+0x32>
 800634c:	2f00      	cmp	r7, #0
 800634e:	f000 80d4 	beq.w	80064fa <_printf_i+0x1ca>
 8006352:	2f58      	cmp	r7, #88	; 0x58
 8006354:	f000 80c0 	beq.w	80064d8 <_printf_i+0x1a8>
 8006358:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800635c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006360:	e03a      	b.n	80063d8 <_printf_i+0xa8>
 8006362:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006366:	2b15      	cmp	r3, #21
 8006368:	d8f6      	bhi.n	8006358 <_printf_i+0x28>
 800636a:	a101      	add	r1, pc, #4	; (adr r1, 8006370 <_printf_i+0x40>)
 800636c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006370:	080063c9 	.word	0x080063c9
 8006374:	080063dd 	.word	0x080063dd
 8006378:	08006359 	.word	0x08006359
 800637c:	08006359 	.word	0x08006359
 8006380:	08006359 	.word	0x08006359
 8006384:	08006359 	.word	0x08006359
 8006388:	080063dd 	.word	0x080063dd
 800638c:	08006359 	.word	0x08006359
 8006390:	08006359 	.word	0x08006359
 8006394:	08006359 	.word	0x08006359
 8006398:	08006359 	.word	0x08006359
 800639c:	080064e1 	.word	0x080064e1
 80063a0:	08006409 	.word	0x08006409
 80063a4:	0800649b 	.word	0x0800649b
 80063a8:	08006359 	.word	0x08006359
 80063ac:	08006359 	.word	0x08006359
 80063b0:	08006503 	.word	0x08006503
 80063b4:	08006359 	.word	0x08006359
 80063b8:	08006409 	.word	0x08006409
 80063bc:	08006359 	.word	0x08006359
 80063c0:	08006359 	.word	0x08006359
 80063c4:	080064a3 	.word	0x080064a3
 80063c8:	682b      	ldr	r3, [r5, #0]
 80063ca:	1d1a      	adds	r2, r3, #4
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	602a      	str	r2, [r5, #0]
 80063d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063d8:	2301      	movs	r3, #1
 80063da:	e09f      	b.n	800651c <_printf_i+0x1ec>
 80063dc:	6820      	ldr	r0, [r4, #0]
 80063de:	682b      	ldr	r3, [r5, #0]
 80063e0:	0607      	lsls	r7, r0, #24
 80063e2:	f103 0104 	add.w	r1, r3, #4
 80063e6:	6029      	str	r1, [r5, #0]
 80063e8:	d501      	bpl.n	80063ee <_printf_i+0xbe>
 80063ea:	681e      	ldr	r6, [r3, #0]
 80063ec:	e003      	b.n	80063f6 <_printf_i+0xc6>
 80063ee:	0646      	lsls	r6, r0, #25
 80063f0:	d5fb      	bpl.n	80063ea <_printf_i+0xba>
 80063f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80063f6:	2e00      	cmp	r6, #0
 80063f8:	da03      	bge.n	8006402 <_printf_i+0xd2>
 80063fa:	232d      	movs	r3, #45	; 0x2d
 80063fc:	4276      	negs	r6, r6
 80063fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006402:	485a      	ldr	r0, [pc, #360]	; (800656c <_printf_i+0x23c>)
 8006404:	230a      	movs	r3, #10
 8006406:	e012      	b.n	800642e <_printf_i+0xfe>
 8006408:	682b      	ldr	r3, [r5, #0]
 800640a:	6820      	ldr	r0, [r4, #0]
 800640c:	1d19      	adds	r1, r3, #4
 800640e:	6029      	str	r1, [r5, #0]
 8006410:	0605      	lsls	r5, r0, #24
 8006412:	d501      	bpl.n	8006418 <_printf_i+0xe8>
 8006414:	681e      	ldr	r6, [r3, #0]
 8006416:	e002      	b.n	800641e <_printf_i+0xee>
 8006418:	0641      	lsls	r1, r0, #25
 800641a:	d5fb      	bpl.n	8006414 <_printf_i+0xe4>
 800641c:	881e      	ldrh	r6, [r3, #0]
 800641e:	4853      	ldr	r0, [pc, #332]	; (800656c <_printf_i+0x23c>)
 8006420:	2f6f      	cmp	r7, #111	; 0x6f
 8006422:	bf0c      	ite	eq
 8006424:	2308      	moveq	r3, #8
 8006426:	230a      	movne	r3, #10
 8006428:	2100      	movs	r1, #0
 800642a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800642e:	6865      	ldr	r5, [r4, #4]
 8006430:	60a5      	str	r5, [r4, #8]
 8006432:	2d00      	cmp	r5, #0
 8006434:	bfa2      	ittt	ge
 8006436:	6821      	ldrge	r1, [r4, #0]
 8006438:	f021 0104 	bicge.w	r1, r1, #4
 800643c:	6021      	strge	r1, [r4, #0]
 800643e:	b90e      	cbnz	r6, 8006444 <_printf_i+0x114>
 8006440:	2d00      	cmp	r5, #0
 8006442:	d04b      	beq.n	80064dc <_printf_i+0x1ac>
 8006444:	4615      	mov	r5, r2
 8006446:	fbb6 f1f3 	udiv	r1, r6, r3
 800644a:	fb03 6711 	mls	r7, r3, r1, r6
 800644e:	5dc7      	ldrb	r7, [r0, r7]
 8006450:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006454:	4637      	mov	r7, r6
 8006456:	42bb      	cmp	r3, r7
 8006458:	460e      	mov	r6, r1
 800645a:	d9f4      	bls.n	8006446 <_printf_i+0x116>
 800645c:	2b08      	cmp	r3, #8
 800645e:	d10b      	bne.n	8006478 <_printf_i+0x148>
 8006460:	6823      	ldr	r3, [r4, #0]
 8006462:	07de      	lsls	r6, r3, #31
 8006464:	d508      	bpl.n	8006478 <_printf_i+0x148>
 8006466:	6923      	ldr	r3, [r4, #16]
 8006468:	6861      	ldr	r1, [r4, #4]
 800646a:	4299      	cmp	r1, r3
 800646c:	bfde      	ittt	le
 800646e:	2330      	movle	r3, #48	; 0x30
 8006470:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006474:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006478:	1b52      	subs	r2, r2, r5
 800647a:	6122      	str	r2, [r4, #16]
 800647c:	f8cd a000 	str.w	sl, [sp]
 8006480:	464b      	mov	r3, r9
 8006482:	aa03      	add	r2, sp, #12
 8006484:	4621      	mov	r1, r4
 8006486:	4640      	mov	r0, r8
 8006488:	f7ff fee4 	bl	8006254 <_printf_common>
 800648c:	3001      	adds	r0, #1
 800648e:	d14a      	bne.n	8006526 <_printf_i+0x1f6>
 8006490:	f04f 30ff 	mov.w	r0, #4294967295
 8006494:	b004      	add	sp, #16
 8006496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	f043 0320 	orr.w	r3, r3, #32
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	4833      	ldr	r0, [pc, #204]	; (8006570 <_printf_i+0x240>)
 80064a4:	2778      	movs	r7, #120	; 0x78
 80064a6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80064aa:	6823      	ldr	r3, [r4, #0]
 80064ac:	6829      	ldr	r1, [r5, #0]
 80064ae:	061f      	lsls	r7, r3, #24
 80064b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80064b4:	d402      	bmi.n	80064bc <_printf_i+0x18c>
 80064b6:	065f      	lsls	r7, r3, #25
 80064b8:	bf48      	it	mi
 80064ba:	b2b6      	uxthmi	r6, r6
 80064bc:	07df      	lsls	r7, r3, #31
 80064be:	bf48      	it	mi
 80064c0:	f043 0320 	orrmi.w	r3, r3, #32
 80064c4:	6029      	str	r1, [r5, #0]
 80064c6:	bf48      	it	mi
 80064c8:	6023      	strmi	r3, [r4, #0]
 80064ca:	b91e      	cbnz	r6, 80064d4 <_printf_i+0x1a4>
 80064cc:	6823      	ldr	r3, [r4, #0]
 80064ce:	f023 0320 	bic.w	r3, r3, #32
 80064d2:	6023      	str	r3, [r4, #0]
 80064d4:	2310      	movs	r3, #16
 80064d6:	e7a7      	b.n	8006428 <_printf_i+0xf8>
 80064d8:	4824      	ldr	r0, [pc, #144]	; (800656c <_printf_i+0x23c>)
 80064da:	e7e4      	b.n	80064a6 <_printf_i+0x176>
 80064dc:	4615      	mov	r5, r2
 80064de:	e7bd      	b.n	800645c <_printf_i+0x12c>
 80064e0:	682b      	ldr	r3, [r5, #0]
 80064e2:	6826      	ldr	r6, [r4, #0]
 80064e4:	6961      	ldr	r1, [r4, #20]
 80064e6:	1d18      	adds	r0, r3, #4
 80064e8:	6028      	str	r0, [r5, #0]
 80064ea:	0635      	lsls	r5, r6, #24
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	d501      	bpl.n	80064f4 <_printf_i+0x1c4>
 80064f0:	6019      	str	r1, [r3, #0]
 80064f2:	e002      	b.n	80064fa <_printf_i+0x1ca>
 80064f4:	0670      	lsls	r0, r6, #25
 80064f6:	d5fb      	bpl.n	80064f0 <_printf_i+0x1c0>
 80064f8:	8019      	strh	r1, [r3, #0]
 80064fa:	2300      	movs	r3, #0
 80064fc:	6123      	str	r3, [r4, #16]
 80064fe:	4615      	mov	r5, r2
 8006500:	e7bc      	b.n	800647c <_printf_i+0x14c>
 8006502:	682b      	ldr	r3, [r5, #0]
 8006504:	1d1a      	adds	r2, r3, #4
 8006506:	602a      	str	r2, [r5, #0]
 8006508:	681d      	ldr	r5, [r3, #0]
 800650a:	6862      	ldr	r2, [r4, #4]
 800650c:	2100      	movs	r1, #0
 800650e:	4628      	mov	r0, r5
 8006510:	f7f9 fe5e 	bl	80001d0 <memchr>
 8006514:	b108      	cbz	r0, 800651a <_printf_i+0x1ea>
 8006516:	1b40      	subs	r0, r0, r5
 8006518:	6060      	str	r0, [r4, #4]
 800651a:	6863      	ldr	r3, [r4, #4]
 800651c:	6123      	str	r3, [r4, #16]
 800651e:	2300      	movs	r3, #0
 8006520:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006524:	e7aa      	b.n	800647c <_printf_i+0x14c>
 8006526:	6923      	ldr	r3, [r4, #16]
 8006528:	462a      	mov	r2, r5
 800652a:	4649      	mov	r1, r9
 800652c:	4640      	mov	r0, r8
 800652e:	47d0      	blx	sl
 8006530:	3001      	adds	r0, #1
 8006532:	d0ad      	beq.n	8006490 <_printf_i+0x160>
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	079b      	lsls	r3, r3, #30
 8006538:	d413      	bmi.n	8006562 <_printf_i+0x232>
 800653a:	68e0      	ldr	r0, [r4, #12]
 800653c:	9b03      	ldr	r3, [sp, #12]
 800653e:	4298      	cmp	r0, r3
 8006540:	bfb8      	it	lt
 8006542:	4618      	movlt	r0, r3
 8006544:	e7a6      	b.n	8006494 <_printf_i+0x164>
 8006546:	2301      	movs	r3, #1
 8006548:	4632      	mov	r2, r6
 800654a:	4649      	mov	r1, r9
 800654c:	4640      	mov	r0, r8
 800654e:	47d0      	blx	sl
 8006550:	3001      	adds	r0, #1
 8006552:	d09d      	beq.n	8006490 <_printf_i+0x160>
 8006554:	3501      	adds	r5, #1
 8006556:	68e3      	ldr	r3, [r4, #12]
 8006558:	9903      	ldr	r1, [sp, #12]
 800655a:	1a5b      	subs	r3, r3, r1
 800655c:	42ab      	cmp	r3, r5
 800655e:	dcf2      	bgt.n	8006546 <_printf_i+0x216>
 8006560:	e7eb      	b.n	800653a <_printf_i+0x20a>
 8006562:	2500      	movs	r5, #0
 8006564:	f104 0619 	add.w	r6, r4, #25
 8006568:	e7f5      	b.n	8006556 <_printf_i+0x226>
 800656a:	bf00      	nop
 800656c:	080088e2 	.word	0x080088e2
 8006570:	080088f3 	.word	0x080088f3

08006574 <std>:
 8006574:	2300      	movs	r3, #0
 8006576:	b510      	push	{r4, lr}
 8006578:	4604      	mov	r4, r0
 800657a:	e9c0 3300 	strd	r3, r3, [r0]
 800657e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006582:	6083      	str	r3, [r0, #8]
 8006584:	8181      	strh	r1, [r0, #12]
 8006586:	6643      	str	r3, [r0, #100]	; 0x64
 8006588:	81c2      	strh	r2, [r0, #14]
 800658a:	6183      	str	r3, [r0, #24]
 800658c:	4619      	mov	r1, r3
 800658e:	2208      	movs	r2, #8
 8006590:	305c      	adds	r0, #92	; 0x5c
 8006592:	f000 f906 	bl	80067a2 <memset>
 8006596:	4b0d      	ldr	r3, [pc, #52]	; (80065cc <std+0x58>)
 8006598:	6263      	str	r3, [r4, #36]	; 0x24
 800659a:	4b0d      	ldr	r3, [pc, #52]	; (80065d0 <std+0x5c>)
 800659c:	62a3      	str	r3, [r4, #40]	; 0x28
 800659e:	4b0d      	ldr	r3, [pc, #52]	; (80065d4 <std+0x60>)
 80065a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80065a2:	4b0d      	ldr	r3, [pc, #52]	; (80065d8 <std+0x64>)
 80065a4:	6323      	str	r3, [r4, #48]	; 0x30
 80065a6:	4b0d      	ldr	r3, [pc, #52]	; (80065dc <std+0x68>)
 80065a8:	6224      	str	r4, [r4, #32]
 80065aa:	429c      	cmp	r4, r3
 80065ac:	d006      	beq.n	80065bc <std+0x48>
 80065ae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80065b2:	4294      	cmp	r4, r2
 80065b4:	d002      	beq.n	80065bc <std+0x48>
 80065b6:	33d0      	adds	r3, #208	; 0xd0
 80065b8:	429c      	cmp	r4, r3
 80065ba:	d105      	bne.n	80065c8 <std+0x54>
 80065bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80065c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065c4:	f000 b96a 	b.w	800689c <__retarget_lock_init_recursive>
 80065c8:	bd10      	pop	{r4, pc}
 80065ca:	bf00      	nop
 80065cc:	0800671d 	.word	0x0800671d
 80065d0:	0800673f 	.word	0x0800673f
 80065d4:	08006777 	.word	0x08006777
 80065d8:	0800679b 	.word	0x0800679b
 80065dc:	20000484 	.word	0x20000484

080065e0 <stdio_exit_handler>:
 80065e0:	4a02      	ldr	r2, [pc, #8]	; (80065ec <stdio_exit_handler+0xc>)
 80065e2:	4903      	ldr	r1, [pc, #12]	; (80065f0 <stdio_exit_handler+0x10>)
 80065e4:	4803      	ldr	r0, [pc, #12]	; (80065f4 <stdio_exit_handler+0x14>)
 80065e6:	f000 b869 	b.w	80066bc <_fwalk_sglue>
 80065ea:	bf00      	nop
 80065ec:	2000000c 	.word	0x2000000c
 80065f0:	08008229 	.word	0x08008229
 80065f4:	20000018 	.word	0x20000018

080065f8 <cleanup_stdio>:
 80065f8:	6841      	ldr	r1, [r0, #4]
 80065fa:	4b0c      	ldr	r3, [pc, #48]	; (800662c <cleanup_stdio+0x34>)
 80065fc:	4299      	cmp	r1, r3
 80065fe:	b510      	push	{r4, lr}
 8006600:	4604      	mov	r4, r0
 8006602:	d001      	beq.n	8006608 <cleanup_stdio+0x10>
 8006604:	f001 fe10 	bl	8008228 <_fflush_r>
 8006608:	68a1      	ldr	r1, [r4, #8]
 800660a:	4b09      	ldr	r3, [pc, #36]	; (8006630 <cleanup_stdio+0x38>)
 800660c:	4299      	cmp	r1, r3
 800660e:	d002      	beq.n	8006616 <cleanup_stdio+0x1e>
 8006610:	4620      	mov	r0, r4
 8006612:	f001 fe09 	bl	8008228 <_fflush_r>
 8006616:	68e1      	ldr	r1, [r4, #12]
 8006618:	4b06      	ldr	r3, [pc, #24]	; (8006634 <cleanup_stdio+0x3c>)
 800661a:	4299      	cmp	r1, r3
 800661c:	d004      	beq.n	8006628 <cleanup_stdio+0x30>
 800661e:	4620      	mov	r0, r4
 8006620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006624:	f001 be00 	b.w	8008228 <_fflush_r>
 8006628:	bd10      	pop	{r4, pc}
 800662a:	bf00      	nop
 800662c:	20000484 	.word	0x20000484
 8006630:	200004ec 	.word	0x200004ec
 8006634:	20000554 	.word	0x20000554

08006638 <global_stdio_init.part.0>:
 8006638:	b510      	push	{r4, lr}
 800663a:	4b0b      	ldr	r3, [pc, #44]	; (8006668 <global_stdio_init.part.0+0x30>)
 800663c:	4c0b      	ldr	r4, [pc, #44]	; (800666c <global_stdio_init.part.0+0x34>)
 800663e:	4a0c      	ldr	r2, [pc, #48]	; (8006670 <global_stdio_init.part.0+0x38>)
 8006640:	601a      	str	r2, [r3, #0]
 8006642:	4620      	mov	r0, r4
 8006644:	2200      	movs	r2, #0
 8006646:	2104      	movs	r1, #4
 8006648:	f7ff ff94 	bl	8006574 <std>
 800664c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006650:	2201      	movs	r2, #1
 8006652:	2109      	movs	r1, #9
 8006654:	f7ff ff8e 	bl	8006574 <std>
 8006658:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800665c:	2202      	movs	r2, #2
 800665e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006662:	2112      	movs	r1, #18
 8006664:	f7ff bf86 	b.w	8006574 <std>
 8006668:	200005bc 	.word	0x200005bc
 800666c:	20000484 	.word	0x20000484
 8006670:	080065e1 	.word	0x080065e1

08006674 <__sfp_lock_acquire>:
 8006674:	4801      	ldr	r0, [pc, #4]	; (800667c <__sfp_lock_acquire+0x8>)
 8006676:	f000 b912 	b.w	800689e <__retarget_lock_acquire_recursive>
 800667a:	bf00      	nop
 800667c:	200005c5 	.word	0x200005c5

08006680 <__sfp_lock_release>:
 8006680:	4801      	ldr	r0, [pc, #4]	; (8006688 <__sfp_lock_release+0x8>)
 8006682:	f000 b90d 	b.w	80068a0 <__retarget_lock_release_recursive>
 8006686:	bf00      	nop
 8006688:	200005c5 	.word	0x200005c5

0800668c <__sinit>:
 800668c:	b510      	push	{r4, lr}
 800668e:	4604      	mov	r4, r0
 8006690:	f7ff fff0 	bl	8006674 <__sfp_lock_acquire>
 8006694:	6a23      	ldr	r3, [r4, #32]
 8006696:	b11b      	cbz	r3, 80066a0 <__sinit+0x14>
 8006698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800669c:	f7ff bff0 	b.w	8006680 <__sfp_lock_release>
 80066a0:	4b04      	ldr	r3, [pc, #16]	; (80066b4 <__sinit+0x28>)
 80066a2:	6223      	str	r3, [r4, #32]
 80066a4:	4b04      	ldr	r3, [pc, #16]	; (80066b8 <__sinit+0x2c>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1f5      	bne.n	8006698 <__sinit+0xc>
 80066ac:	f7ff ffc4 	bl	8006638 <global_stdio_init.part.0>
 80066b0:	e7f2      	b.n	8006698 <__sinit+0xc>
 80066b2:	bf00      	nop
 80066b4:	080065f9 	.word	0x080065f9
 80066b8:	200005bc 	.word	0x200005bc

080066bc <_fwalk_sglue>:
 80066bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066c0:	4607      	mov	r7, r0
 80066c2:	4688      	mov	r8, r1
 80066c4:	4614      	mov	r4, r2
 80066c6:	2600      	movs	r6, #0
 80066c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066cc:	f1b9 0901 	subs.w	r9, r9, #1
 80066d0:	d505      	bpl.n	80066de <_fwalk_sglue+0x22>
 80066d2:	6824      	ldr	r4, [r4, #0]
 80066d4:	2c00      	cmp	r4, #0
 80066d6:	d1f7      	bne.n	80066c8 <_fwalk_sglue+0xc>
 80066d8:	4630      	mov	r0, r6
 80066da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066de:	89ab      	ldrh	r3, [r5, #12]
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d907      	bls.n	80066f4 <_fwalk_sglue+0x38>
 80066e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066e8:	3301      	adds	r3, #1
 80066ea:	d003      	beq.n	80066f4 <_fwalk_sglue+0x38>
 80066ec:	4629      	mov	r1, r5
 80066ee:	4638      	mov	r0, r7
 80066f0:	47c0      	blx	r8
 80066f2:	4306      	orrs	r6, r0
 80066f4:	3568      	adds	r5, #104	; 0x68
 80066f6:	e7e9      	b.n	80066cc <_fwalk_sglue+0x10>

080066f8 <iprintf>:
 80066f8:	b40f      	push	{r0, r1, r2, r3}
 80066fa:	b507      	push	{r0, r1, r2, lr}
 80066fc:	4906      	ldr	r1, [pc, #24]	; (8006718 <iprintf+0x20>)
 80066fe:	ab04      	add	r3, sp, #16
 8006700:	6808      	ldr	r0, [r1, #0]
 8006702:	f853 2b04 	ldr.w	r2, [r3], #4
 8006706:	6881      	ldr	r1, [r0, #8]
 8006708:	9301      	str	r3, [sp, #4]
 800670a:	f001 fbed 	bl	8007ee8 <_vfiprintf_r>
 800670e:	b003      	add	sp, #12
 8006710:	f85d eb04 	ldr.w	lr, [sp], #4
 8006714:	b004      	add	sp, #16
 8006716:	4770      	bx	lr
 8006718:	20000064 	.word	0x20000064

0800671c <__sread>:
 800671c:	b510      	push	{r4, lr}
 800671e:	460c      	mov	r4, r1
 8006720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006724:	f000 f86c 	bl	8006800 <_read_r>
 8006728:	2800      	cmp	r0, #0
 800672a:	bfab      	itete	ge
 800672c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800672e:	89a3      	ldrhlt	r3, [r4, #12]
 8006730:	181b      	addge	r3, r3, r0
 8006732:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006736:	bfac      	ite	ge
 8006738:	6563      	strge	r3, [r4, #84]	; 0x54
 800673a:	81a3      	strhlt	r3, [r4, #12]
 800673c:	bd10      	pop	{r4, pc}

0800673e <__swrite>:
 800673e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006742:	461f      	mov	r7, r3
 8006744:	898b      	ldrh	r3, [r1, #12]
 8006746:	05db      	lsls	r3, r3, #23
 8006748:	4605      	mov	r5, r0
 800674a:	460c      	mov	r4, r1
 800674c:	4616      	mov	r6, r2
 800674e:	d505      	bpl.n	800675c <__swrite+0x1e>
 8006750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006754:	2302      	movs	r3, #2
 8006756:	2200      	movs	r2, #0
 8006758:	f000 f840 	bl	80067dc <_lseek_r>
 800675c:	89a3      	ldrh	r3, [r4, #12]
 800675e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006762:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006766:	81a3      	strh	r3, [r4, #12]
 8006768:	4632      	mov	r2, r6
 800676a:	463b      	mov	r3, r7
 800676c:	4628      	mov	r0, r5
 800676e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006772:	f000 b857 	b.w	8006824 <_write_r>

08006776 <__sseek>:
 8006776:	b510      	push	{r4, lr}
 8006778:	460c      	mov	r4, r1
 800677a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800677e:	f000 f82d 	bl	80067dc <_lseek_r>
 8006782:	1c43      	adds	r3, r0, #1
 8006784:	89a3      	ldrh	r3, [r4, #12]
 8006786:	bf15      	itete	ne
 8006788:	6560      	strne	r0, [r4, #84]	; 0x54
 800678a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800678e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006792:	81a3      	strheq	r3, [r4, #12]
 8006794:	bf18      	it	ne
 8006796:	81a3      	strhne	r3, [r4, #12]
 8006798:	bd10      	pop	{r4, pc}

0800679a <__sclose>:
 800679a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800679e:	f000 b80d 	b.w	80067bc <_close_r>

080067a2 <memset>:
 80067a2:	4402      	add	r2, r0
 80067a4:	4603      	mov	r3, r0
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d100      	bne.n	80067ac <memset+0xa>
 80067aa:	4770      	bx	lr
 80067ac:	f803 1b01 	strb.w	r1, [r3], #1
 80067b0:	e7f9      	b.n	80067a6 <memset+0x4>
	...

080067b4 <_localeconv_r>:
 80067b4:	4800      	ldr	r0, [pc, #0]	; (80067b8 <_localeconv_r+0x4>)
 80067b6:	4770      	bx	lr
 80067b8:	20000158 	.word	0x20000158

080067bc <_close_r>:
 80067bc:	b538      	push	{r3, r4, r5, lr}
 80067be:	4d06      	ldr	r5, [pc, #24]	; (80067d8 <_close_r+0x1c>)
 80067c0:	2300      	movs	r3, #0
 80067c2:	4604      	mov	r4, r0
 80067c4:	4608      	mov	r0, r1
 80067c6:	602b      	str	r3, [r5, #0]
 80067c8:	f7fb fb13 	bl	8001df2 <_close>
 80067cc:	1c43      	adds	r3, r0, #1
 80067ce:	d102      	bne.n	80067d6 <_close_r+0x1a>
 80067d0:	682b      	ldr	r3, [r5, #0]
 80067d2:	b103      	cbz	r3, 80067d6 <_close_r+0x1a>
 80067d4:	6023      	str	r3, [r4, #0]
 80067d6:	bd38      	pop	{r3, r4, r5, pc}
 80067d8:	200005c0 	.word	0x200005c0

080067dc <_lseek_r>:
 80067dc:	b538      	push	{r3, r4, r5, lr}
 80067de:	4d07      	ldr	r5, [pc, #28]	; (80067fc <_lseek_r+0x20>)
 80067e0:	4604      	mov	r4, r0
 80067e2:	4608      	mov	r0, r1
 80067e4:	4611      	mov	r1, r2
 80067e6:	2200      	movs	r2, #0
 80067e8:	602a      	str	r2, [r5, #0]
 80067ea:	461a      	mov	r2, r3
 80067ec:	f7fb fb28 	bl	8001e40 <_lseek>
 80067f0:	1c43      	adds	r3, r0, #1
 80067f2:	d102      	bne.n	80067fa <_lseek_r+0x1e>
 80067f4:	682b      	ldr	r3, [r5, #0]
 80067f6:	b103      	cbz	r3, 80067fa <_lseek_r+0x1e>
 80067f8:	6023      	str	r3, [r4, #0]
 80067fa:	bd38      	pop	{r3, r4, r5, pc}
 80067fc:	200005c0 	.word	0x200005c0

08006800 <_read_r>:
 8006800:	b538      	push	{r3, r4, r5, lr}
 8006802:	4d07      	ldr	r5, [pc, #28]	; (8006820 <_read_r+0x20>)
 8006804:	4604      	mov	r4, r0
 8006806:	4608      	mov	r0, r1
 8006808:	4611      	mov	r1, r2
 800680a:	2200      	movs	r2, #0
 800680c:	602a      	str	r2, [r5, #0]
 800680e:	461a      	mov	r2, r3
 8006810:	f7fb fab6 	bl	8001d80 <_read>
 8006814:	1c43      	adds	r3, r0, #1
 8006816:	d102      	bne.n	800681e <_read_r+0x1e>
 8006818:	682b      	ldr	r3, [r5, #0]
 800681a:	b103      	cbz	r3, 800681e <_read_r+0x1e>
 800681c:	6023      	str	r3, [r4, #0]
 800681e:	bd38      	pop	{r3, r4, r5, pc}
 8006820:	200005c0 	.word	0x200005c0

08006824 <_write_r>:
 8006824:	b538      	push	{r3, r4, r5, lr}
 8006826:	4d07      	ldr	r5, [pc, #28]	; (8006844 <_write_r+0x20>)
 8006828:	4604      	mov	r4, r0
 800682a:	4608      	mov	r0, r1
 800682c:	4611      	mov	r1, r2
 800682e:	2200      	movs	r2, #0
 8006830:	602a      	str	r2, [r5, #0]
 8006832:	461a      	mov	r2, r3
 8006834:	f7fb fac1 	bl	8001dba <_write>
 8006838:	1c43      	adds	r3, r0, #1
 800683a:	d102      	bne.n	8006842 <_write_r+0x1e>
 800683c:	682b      	ldr	r3, [r5, #0]
 800683e:	b103      	cbz	r3, 8006842 <_write_r+0x1e>
 8006840:	6023      	str	r3, [r4, #0]
 8006842:	bd38      	pop	{r3, r4, r5, pc}
 8006844:	200005c0 	.word	0x200005c0

08006848 <__errno>:
 8006848:	4b01      	ldr	r3, [pc, #4]	; (8006850 <__errno+0x8>)
 800684a:	6818      	ldr	r0, [r3, #0]
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	20000064 	.word	0x20000064

08006854 <__libc_init_array>:
 8006854:	b570      	push	{r4, r5, r6, lr}
 8006856:	4d0d      	ldr	r5, [pc, #52]	; (800688c <__libc_init_array+0x38>)
 8006858:	4c0d      	ldr	r4, [pc, #52]	; (8006890 <__libc_init_array+0x3c>)
 800685a:	1b64      	subs	r4, r4, r5
 800685c:	10a4      	asrs	r4, r4, #2
 800685e:	2600      	movs	r6, #0
 8006860:	42a6      	cmp	r6, r4
 8006862:	d109      	bne.n	8006878 <__libc_init_array+0x24>
 8006864:	4d0b      	ldr	r5, [pc, #44]	; (8006894 <__libc_init_array+0x40>)
 8006866:	4c0c      	ldr	r4, [pc, #48]	; (8006898 <__libc_init_array+0x44>)
 8006868:	f001 fef0 	bl	800864c <_init>
 800686c:	1b64      	subs	r4, r4, r5
 800686e:	10a4      	asrs	r4, r4, #2
 8006870:	2600      	movs	r6, #0
 8006872:	42a6      	cmp	r6, r4
 8006874:	d105      	bne.n	8006882 <__libc_init_array+0x2e>
 8006876:	bd70      	pop	{r4, r5, r6, pc}
 8006878:	f855 3b04 	ldr.w	r3, [r5], #4
 800687c:	4798      	blx	r3
 800687e:	3601      	adds	r6, #1
 8006880:	e7ee      	b.n	8006860 <__libc_init_array+0xc>
 8006882:	f855 3b04 	ldr.w	r3, [r5], #4
 8006886:	4798      	blx	r3
 8006888:	3601      	adds	r6, #1
 800688a:	e7f2      	b.n	8006872 <__libc_init_array+0x1e>
 800688c:	08008c44 	.word	0x08008c44
 8006890:	08008c44 	.word	0x08008c44
 8006894:	08008c44 	.word	0x08008c44
 8006898:	08008c48 	.word	0x08008c48

0800689c <__retarget_lock_init_recursive>:
 800689c:	4770      	bx	lr

0800689e <__retarget_lock_acquire_recursive>:
 800689e:	4770      	bx	lr

080068a0 <__retarget_lock_release_recursive>:
 80068a0:	4770      	bx	lr

080068a2 <quorem>:
 80068a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068a6:	6903      	ldr	r3, [r0, #16]
 80068a8:	690c      	ldr	r4, [r1, #16]
 80068aa:	42a3      	cmp	r3, r4
 80068ac:	4607      	mov	r7, r0
 80068ae:	db7e      	blt.n	80069ae <quorem+0x10c>
 80068b0:	3c01      	subs	r4, #1
 80068b2:	f101 0814 	add.w	r8, r1, #20
 80068b6:	f100 0514 	add.w	r5, r0, #20
 80068ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068be:	9301      	str	r3, [sp, #4]
 80068c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80068c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068c8:	3301      	adds	r3, #1
 80068ca:	429a      	cmp	r2, r3
 80068cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80068d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80068d8:	d331      	bcc.n	800693e <quorem+0x9c>
 80068da:	f04f 0e00 	mov.w	lr, #0
 80068de:	4640      	mov	r0, r8
 80068e0:	46ac      	mov	ip, r5
 80068e2:	46f2      	mov	sl, lr
 80068e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80068e8:	b293      	uxth	r3, r2
 80068ea:	fb06 e303 	mla	r3, r6, r3, lr
 80068ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80068f2:	0c1a      	lsrs	r2, r3, #16
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	ebaa 0303 	sub.w	r3, sl, r3
 80068fa:	f8dc a000 	ldr.w	sl, [ip]
 80068fe:	fa13 f38a 	uxtah	r3, r3, sl
 8006902:	fb06 220e 	mla	r2, r6, lr, r2
 8006906:	9300      	str	r3, [sp, #0]
 8006908:	9b00      	ldr	r3, [sp, #0]
 800690a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800690e:	b292      	uxth	r2, r2
 8006910:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006914:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006918:	f8bd 3000 	ldrh.w	r3, [sp]
 800691c:	4581      	cmp	r9, r0
 800691e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006922:	f84c 3b04 	str.w	r3, [ip], #4
 8006926:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800692a:	d2db      	bcs.n	80068e4 <quorem+0x42>
 800692c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006930:	b92b      	cbnz	r3, 800693e <quorem+0x9c>
 8006932:	9b01      	ldr	r3, [sp, #4]
 8006934:	3b04      	subs	r3, #4
 8006936:	429d      	cmp	r5, r3
 8006938:	461a      	mov	r2, r3
 800693a:	d32c      	bcc.n	8006996 <quorem+0xf4>
 800693c:	613c      	str	r4, [r7, #16]
 800693e:	4638      	mov	r0, r7
 8006940:	f001 f9a8 	bl	8007c94 <__mcmp>
 8006944:	2800      	cmp	r0, #0
 8006946:	db22      	blt.n	800698e <quorem+0xec>
 8006948:	3601      	adds	r6, #1
 800694a:	4629      	mov	r1, r5
 800694c:	2000      	movs	r0, #0
 800694e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006952:	f8d1 c000 	ldr.w	ip, [r1]
 8006956:	b293      	uxth	r3, r2
 8006958:	1ac3      	subs	r3, r0, r3
 800695a:	0c12      	lsrs	r2, r2, #16
 800695c:	fa13 f38c 	uxtah	r3, r3, ip
 8006960:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006964:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006968:	b29b      	uxth	r3, r3
 800696a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800696e:	45c1      	cmp	r9, r8
 8006970:	f841 3b04 	str.w	r3, [r1], #4
 8006974:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006978:	d2e9      	bcs.n	800694e <quorem+0xac>
 800697a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800697e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006982:	b922      	cbnz	r2, 800698e <quorem+0xec>
 8006984:	3b04      	subs	r3, #4
 8006986:	429d      	cmp	r5, r3
 8006988:	461a      	mov	r2, r3
 800698a:	d30a      	bcc.n	80069a2 <quorem+0x100>
 800698c:	613c      	str	r4, [r7, #16]
 800698e:	4630      	mov	r0, r6
 8006990:	b003      	add	sp, #12
 8006992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006996:	6812      	ldr	r2, [r2, #0]
 8006998:	3b04      	subs	r3, #4
 800699a:	2a00      	cmp	r2, #0
 800699c:	d1ce      	bne.n	800693c <quorem+0x9a>
 800699e:	3c01      	subs	r4, #1
 80069a0:	e7c9      	b.n	8006936 <quorem+0x94>
 80069a2:	6812      	ldr	r2, [r2, #0]
 80069a4:	3b04      	subs	r3, #4
 80069a6:	2a00      	cmp	r2, #0
 80069a8:	d1f0      	bne.n	800698c <quorem+0xea>
 80069aa:	3c01      	subs	r4, #1
 80069ac:	e7eb      	b.n	8006986 <quorem+0xe4>
 80069ae:	2000      	movs	r0, #0
 80069b0:	e7ee      	b.n	8006990 <quorem+0xee>
 80069b2:	0000      	movs	r0, r0
 80069b4:	0000      	movs	r0, r0
	...

080069b8 <_dtoa_r>:
 80069b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069bc:	ed2d 8b04 	vpush	{d8-d9}
 80069c0:	69c5      	ldr	r5, [r0, #28]
 80069c2:	b093      	sub	sp, #76	; 0x4c
 80069c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80069c8:	ec57 6b10 	vmov	r6, r7, d0
 80069cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80069d0:	9107      	str	r1, [sp, #28]
 80069d2:	4604      	mov	r4, r0
 80069d4:	920a      	str	r2, [sp, #40]	; 0x28
 80069d6:	930d      	str	r3, [sp, #52]	; 0x34
 80069d8:	b975      	cbnz	r5, 80069f8 <_dtoa_r+0x40>
 80069da:	2010      	movs	r0, #16
 80069dc:	f000 fe2a 	bl	8007634 <malloc>
 80069e0:	4602      	mov	r2, r0
 80069e2:	61e0      	str	r0, [r4, #28]
 80069e4:	b920      	cbnz	r0, 80069f0 <_dtoa_r+0x38>
 80069e6:	4bae      	ldr	r3, [pc, #696]	; (8006ca0 <_dtoa_r+0x2e8>)
 80069e8:	21ef      	movs	r1, #239	; 0xef
 80069ea:	48ae      	ldr	r0, [pc, #696]	; (8006ca4 <_dtoa_r+0x2ec>)
 80069ec:	f001 fcf8 	bl	80083e0 <__assert_func>
 80069f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80069f4:	6005      	str	r5, [r0, #0]
 80069f6:	60c5      	str	r5, [r0, #12]
 80069f8:	69e3      	ldr	r3, [r4, #28]
 80069fa:	6819      	ldr	r1, [r3, #0]
 80069fc:	b151      	cbz	r1, 8006a14 <_dtoa_r+0x5c>
 80069fe:	685a      	ldr	r2, [r3, #4]
 8006a00:	604a      	str	r2, [r1, #4]
 8006a02:	2301      	movs	r3, #1
 8006a04:	4093      	lsls	r3, r2
 8006a06:	608b      	str	r3, [r1, #8]
 8006a08:	4620      	mov	r0, r4
 8006a0a:	f000 ff07 	bl	800781c <_Bfree>
 8006a0e:	69e3      	ldr	r3, [r4, #28]
 8006a10:	2200      	movs	r2, #0
 8006a12:	601a      	str	r2, [r3, #0]
 8006a14:	1e3b      	subs	r3, r7, #0
 8006a16:	bfbb      	ittet	lt
 8006a18:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006a1c:	9303      	strlt	r3, [sp, #12]
 8006a1e:	2300      	movge	r3, #0
 8006a20:	2201      	movlt	r2, #1
 8006a22:	bfac      	ite	ge
 8006a24:	f8c8 3000 	strge.w	r3, [r8]
 8006a28:	f8c8 2000 	strlt.w	r2, [r8]
 8006a2c:	4b9e      	ldr	r3, [pc, #632]	; (8006ca8 <_dtoa_r+0x2f0>)
 8006a2e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006a32:	ea33 0308 	bics.w	r3, r3, r8
 8006a36:	d11b      	bne.n	8006a70 <_dtoa_r+0xb8>
 8006a38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a3a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006a3e:	6013      	str	r3, [r2, #0]
 8006a40:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006a44:	4333      	orrs	r3, r6
 8006a46:	f000 8593 	beq.w	8007570 <_dtoa_r+0xbb8>
 8006a4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a4c:	b963      	cbnz	r3, 8006a68 <_dtoa_r+0xb0>
 8006a4e:	4b97      	ldr	r3, [pc, #604]	; (8006cac <_dtoa_r+0x2f4>)
 8006a50:	e027      	b.n	8006aa2 <_dtoa_r+0xea>
 8006a52:	4b97      	ldr	r3, [pc, #604]	; (8006cb0 <_dtoa_r+0x2f8>)
 8006a54:	9300      	str	r3, [sp, #0]
 8006a56:	3308      	adds	r3, #8
 8006a58:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006a5a:	6013      	str	r3, [r2, #0]
 8006a5c:	9800      	ldr	r0, [sp, #0]
 8006a5e:	b013      	add	sp, #76	; 0x4c
 8006a60:	ecbd 8b04 	vpop	{d8-d9}
 8006a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a68:	4b90      	ldr	r3, [pc, #576]	; (8006cac <_dtoa_r+0x2f4>)
 8006a6a:	9300      	str	r3, [sp, #0]
 8006a6c:	3303      	adds	r3, #3
 8006a6e:	e7f3      	b.n	8006a58 <_dtoa_r+0xa0>
 8006a70:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006a74:	2200      	movs	r2, #0
 8006a76:	ec51 0b17 	vmov	r0, r1, d7
 8006a7a:	eeb0 8a47 	vmov.f32	s16, s14
 8006a7e:	eef0 8a67 	vmov.f32	s17, s15
 8006a82:	2300      	movs	r3, #0
 8006a84:	f7fa f820 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a88:	4681      	mov	r9, r0
 8006a8a:	b160      	cbz	r0, 8006aa6 <_dtoa_r+0xee>
 8006a8c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a8e:	2301      	movs	r3, #1
 8006a90:	6013      	str	r3, [r2, #0]
 8006a92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 8568 	beq.w	800756a <_dtoa_r+0xbb2>
 8006a9a:	4b86      	ldr	r3, [pc, #536]	; (8006cb4 <_dtoa_r+0x2fc>)
 8006a9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006a9e:	6013      	str	r3, [r2, #0]
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	9300      	str	r3, [sp, #0]
 8006aa4:	e7da      	b.n	8006a5c <_dtoa_r+0xa4>
 8006aa6:	aa10      	add	r2, sp, #64	; 0x40
 8006aa8:	a911      	add	r1, sp, #68	; 0x44
 8006aaa:	4620      	mov	r0, r4
 8006aac:	eeb0 0a48 	vmov.f32	s0, s16
 8006ab0:	eef0 0a68 	vmov.f32	s1, s17
 8006ab4:	f001 f994 	bl	8007de0 <__d2b>
 8006ab8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006abc:	4682      	mov	sl, r0
 8006abe:	2d00      	cmp	r5, #0
 8006ac0:	d07f      	beq.n	8006bc2 <_dtoa_r+0x20a>
 8006ac2:	ee18 3a90 	vmov	r3, s17
 8006ac6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006aca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006ace:	ec51 0b18 	vmov	r0, r1, d8
 8006ad2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006ad6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006ada:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006ade:	4619      	mov	r1, r3
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	4b75      	ldr	r3, [pc, #468]	; (8006cb8 <_dtoa_r+0x300>)
 8006ae4:	f7f9 fbd0 	bl	8000288 <__aeabi_dsub>
 8006ae8:	a367      	add	r3, pc, #412	; (adr r3, 8006c88 <_dtoa_r+0x2d0>)
 8006aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aee:	f7f9 fd83 	bl	80005f8 <__aeabi_dmul>
 8006af2:	a367      	add	r3, pc, #412	; (adr r3, 8006c90 <_dtoa_r+0x2d8>)
 8006af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af8:	f7f9 fbc8 	bl	800028c <__adddf3>
 8006afc:	4606      	mov	r6, r0
 8006afe:	4628      	mov	r0, r5
 8006b00:	460f      	mov	r7, r1
 8006b02:	f7f9 fd0f 	bl	8000524 <__aeabi_i2d>
 8006b06:	a364      	add	r3, pc, #400	; (adr r3, 8006c98 <_dtoa_r+0x2e0>)
 8006b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0c:	f7f9 fd74 	bl	80005f8 <__aeabi_dmul>
 8006b10:	4602      	mov	r2, r0
 8006b12:	460b      	mov	r3, r1
 8006b14:	4630      	mov	r0, r6
 8006b16:	4639      	mov	r1, r7
 8006b18:	f7f9 fbb8 	bl	800028c <__adddf3>
 8006b1c:	4606      	mov	r6, r0
 8006b1e:	460f      	mov	r7, r1
 8006b20:	f7fa f81a 	bl	8000b58 <__aeabi_d2iz>
 8006b24:	2200      	movs	r2, #0
 8006b26:	4683      	mov	fp, r0
 8006b28:	2300      	movs	r3, #0
 8006b2a:	4630      	mov	r0, r6
 8006b2c:	4639      	mov	r1, r7
 8006b2e:	f7f9 ffd5 	bl	8000adc <__aeabi_dcmplt>
 8006b32:	b148      	cbz	r0, 8006b48 <_dtoa_r+0x190>
 8006b34:	4658      	mov	r0, fp
 8006b36:	f7f9 fcf5 	bl	8000524 <__aeabi_i2d>
 8006b3a:	4632      	mov	r2, r6
 8006b3c:	463b      	mov	r3, r7
 8006b3e:	f7f9 ffc3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b42:	b908      	cbnz	r0, 8006b48 <_dtoa_r+0x190>
 8006b44:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006b48:	f1bb 0f16 	cmp.w	fp, #22
 8006b4c:	d857      	bhi.n	8006bfe <_dtoa_r+0x246>
 8006b4e:	4b5b      	ldr	r3, [pc, #364]	; (8006cbc <_dtoa_r+0x304>)
 8006b50:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b58:	ec51 0b18 	vmov	r0, r1, d8
 8006b5c:	f7f9 ffbe 	bl	8000adc <__aeabi_dcmplt>
 8006b60:	2800      	cmp	r0, #0
 8006b62:	d04e      	beq.n	8006c02 <_dtoa_r+0x24a>
 8006b64:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006b68:	2300      	movs	r3, #0
 8006b6a:	930c      	str	r3, [sp, #48]	; 0x30
 8006b6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b6e:	1b5b      	subs	r3, r3, r5
 8006b70:	1e5a      	subs	r2, r3, #1
 8006b72:	bf45      	ittet	mi
 8006b74:	f1c3 0301 	rsbmi	r3, r3, #1
 8006b78:	9305      	strmi	r3, [sp, #20]
 8006b7a:	2300      	movpl	r3, #0
 8006b7c:	2300      	movmi	r3, #0
 8006b7e:	9206      	str	r2, [sp, #24]
 8006b80:	bf54      	ite	pl
 8006b82:	9305      	strpl	r3, [sp, #20]
 8006b84:	9306      	strmi	r3, [sp, #24]
 8006b86:	f1bb 0f00 	cmp.w	fp, #0
 8006b8a:	db3c      	blt.n	8006c06 <_dtoa_r+0x24e>
 8006b8c:	9b06      	ldr	r3, [sp, #24]
 8006b8e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006b92:	445b      	add	r3, fp
 8006b94:	9306      	str	r3, [sp, #24]
 8006b96:	2300      	movs	r3, #0
 8006b98:	9308      	str	r3, [sp, #32]
 8006b9a:	9b07      	ldr	r3, [sp, #28]
 8006b9c:	2b09      	cmp	r3, #9
 8006b9e:	d868      	bhi.n	8006c72 <_dtoa_r+0x2ba>
 8006ba0:	2b05      	cmp	r3, #5
 8006ba2:	bfc4      	itt	gt
 8006ba4:	3b04      	subgt	r3, #4
 8006ba6:	9307      	strgt	r3, [sp, #28]
 8006ba8:	9b07      	ldr	r3, [sp, #28]
 8006baa:	f1a3 0302 	sub.w	r3, r3, #2
 8006bae:	bfcc      	ite	gt
 8006bb0:	2500      	movgt	r5, #0
 8006bb2:	2501      	movle	r5, #1
 8006bb4:	2b03      	cmp	r3, #3
 8006bb6:	f200 8085 	bhi.w	8006cc4 <_dtoa_r+0x30c>
 8006bba:	e8df f003 	tbb	[pc, r3]
 8006bbe:	3b2e      	.short	0x3b2e
 8006bc0:	5839      	.short	0x5839
 8006bc2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006bc6:	441d      	add	r5, r3
 8006bc8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006bcc:	2b20      	cmp	r3, #32
 8006bce:	bfc1      	itttt	gt
 8006bd0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006bd4:	fa08 f803 	lslgt.w	r8, r8, r3
 8006bd8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006bdc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006be0:	bfd6      	itet	le
 8006be2:	f1c3 0320 	rsble	r3, r3, #32
 8006be6:	ea48 0003 	orrgt.w	r0, r8, r3
 8006bea:	fa06 f003 	lslle.w	r0, r6, r3
 8006bee:	f7f9 fc89 	bl	8000504 <__aeabi_ui2d>
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006bf8:	3d01      	subs	r5, #1
 8006bfa:	920e      	str	r2, [sp, #56]	; 0x38
 8006bfc:	e76f      	b.n	8006ade <_dtoa_r+0x126>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e7b3      	b.n	8006b6a <_dtoa_r+0x1b2>
 8006c02:	900c      	str	r0, [sp, #48]	; 0x30
 8006c04:	e7b2      	b.n	8006b6c <_dtoa_r+0x1b4>
 8006c06:	9b05      	ldr	r3, [sp, #20]
 8006c08:	eba3 030b 	sub.w	r3, r3, fp
 8006c0c:	9305      	str	r3, [sp, #20]
 8006c0e:	f1cb 0300 	rsb	r3, fp, #0
 8006c12:	9308      	str	r3, [sp, #32]
 8006c14:	2300      	movs	r3, #0
 8006c16:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c18:	e7bf      	b.n	8006b9a <_dtoa_r+0x1e2>
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	dc52      	bgt.n	8006cca <_dtoa_r+0x312>
 8006c24:	2301      	movs	r3, #1
 8006c26:	9301      	str	r3, [sp, #4]
 8006c28:	9304      	str	r3, [sp, #16]
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	920a      	str	r2, [sp, #40]	; 0x28
 8006c2e:	e00b      	b.n	8006c48 <_dtoa_r+0x290>
 8006c30:	2301      	movs	r3, #1
 8006c32:	e7f3      	b.n	8006c1c <_dtoa_r+0x264>
 8006c34:	2300      	movs	r3, #0
 8006c36:	9309      	str	r3, [sp, #36]	; 0x24
 8006c38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c3a:	445b      	add	r3, fp
 8006c3c:	9301      	str	r3, [sp, #4]
 8006c3e:	3301      	adds	r3, #1
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	9304      	str	r3, [sp, #16]
 8006c44:	bfb8      	it	lt
 8006c46:	2301      	movlt	r3, #1
 8006c48:	69e0      	ldr	r0, [r4, #28]
 8006c4a:	2100      	movs	r1, #0
 8006c4c:	2204      	movs	r2, #4
 8006c4e:	f102 0614 	add.w	r6, r2, #20
 8006c52:	429e      	cmp	r6, r3
 8006c54:	d93d      	bls.n	8006cd2 <_dtoa_r+0x31a>
 8006c56:	6041      	str	r1, [r0, #4]
 8006c58:	4620      	mov	r0, r4
 8006c5a:	f000 fd9f 	bl	800779c <_Balloc>
 8006c5e:	9000      	str	r0, [sp, #0]
 8006c60:	2800      	cmp	r0, #0
 8006c62:	d139      	bne.n	8006cd8 <_dtoa_r+0x320>
 8006c64:	4b16      	ldr	r3, [pc, #88]	; (8006cc0 <_dtoa_r+0x308>)
 8006c66:	4602      	mov	r2, r0
 8006c68:	f240 11af 	movw	r1, #431	; 0x1af
 8006c6c:	e6bd      	b.n	80069ea <_dtoa_r+0x32>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e7e1      	b.n	8006c36 <_dtoa_r+0x27e>
 8006c72:	2501      	movs	r5, #1
 8006c74:	2300      	movs	r3, #0
 8006c76:	9307      	str	r3, [sp, #28]
 8006c78:	9509      	str	r5, [sp, #36]	; 0x24
 8006c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c7e:	9301      	str	r3, [sp, #4]
 8006c80:	9304      	str	r3, [sp, #16]
 8006c82:	2200      	movs	r2, #0
 8006c84:	2312      	movs	r3, #18
 8006c86:	e7d1      	b.n	8006c2c <_dtoa_r+0x274>
 8006c88:	636f4361 	.word	0x636f4361
 8006c8c:	3fd287a7 	.word	0x3fd287a7
 8006c90:	8b60c8b3 	.word	0x8b60c8b3
 8006c94:	3fc68a28 	.word	0x3fc68a28
 8006c98:	509f79fb 	.word	0x509f79fb
 8006c9c:	3fd34413 	.word	0x3fd34413
 8006ca0:	08008911 	.word	0x08008911
 8006ca4:	08008928 	.word	0x08008928
 8006ca8:	7ff00000 	.word	0x7ff00000
 8006cac:	0800890d 	.word	0x0800890d
 8006cb0:	08008904 	.word	0x08008904
 8006cb4:	080088e1 	.word	0x080088e1
 8006cb8:	3ff80000 	.word	0x3ff80000
 8006cbc:	08008a18 	.word	0x08008a18
 8006cc0:	08008980 	.word	0x08008980
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8006cc8:	e7d7      	b.n	8006c7a <_dtoa_r+0x2c2>
 8006cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ccc:	9301      	str	r3, [sp, #4]
 8006cce:	9304      	str	r3, [sp, #16]
 8006cd0:	e7ba      	b.n	8006c48 <_dtoa_r+0x290>
 8006cd2:	3101      	adds	r1, #1
 8006cd4:	0052      	lsls	r2, r2, #1
 8006cd6:	e7ba      	b.n	8006c4e <_dtoa_r+0x296>
 8006cd8:	69e3      	ldr	r3, [r4, #28]
 8006cda:	9a00      	ldr	r2, [sp, #0]
 8006cdc:	601a      	str	r2, [r3, #0]
 8006cde:	9b04      	ldr	r3, [sp, #16]
 8006ce0:	2b0e      	cmp	r3, #14
 8006ce2:	f200 80a8 	bhi.w	8006e36 <_dtoa_r+0x47e>
 8006ce6:	2d00      	cmp	r5, #0
 8006ce8:	f000 80a5 	beq.w	8006e36 <_dtoa_r+0x47e>
 8006cec:	f1bb 0f00 	cmp.w	fp, #0
 8006cf0:	dd38      	ble.n	8006d64 <_dtoa_r+0x3ac>
 8006cf2:	4bc0      	ldr	r3, [pc, #768]	; (8006ff4 <_dtoa_r+0x63c>)
 8006cf4:	f00b 020f 	and.w	r2, fp, #15
 8006cf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cfc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006d00:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006d04:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006d08:	d019      	beq.n	8006d3e <_dtoa_r+0x386>
 8006d0a:	4bbb      	ldr	r3, [pc, #748]	; (8006ff8 <_dtoa_r+0x640>)
 8006d0c:	ec51 0b18 	vmov	r0, r1, d8
 8006d10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d14:	f7f9 fd9a 	bl	800084c <__aeabi_ddiv>
 8006d18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d1c:	f008 080f 	and.w	r8, r8, #15
 8006d20:	2503      	movs	r5, #3
 8006d22:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006ff8 <_dtoa_r+0x640>
 8006d26:	f1b8 0f00 	cmp.w	r8, #0
 8006d2a:	d10a      	bne.n	8006d42 <_dtoa_r+0x38a>
 8006d2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d30:	4632      	mov	r2, r6
 8006d32:	463b      	mov	r3, r7
 8006d34:	f7f9 fd8a 	bl	800084c <__aeabi_ddiv>
 8006d38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d3c:	e02b      	b.n	8006d96 <_dtoa_r+0x3de>
 8006d3e:	2502      	movs	r5, #2
 8006d40:	e7ef      	b.n	8006d22 <_dtoa_r+0x36a>
 8006d42:	f018 0f01 	tst.w	r8, #1
 8006d46:	d008      	beq.n	8006d5a <_dtoa_r+0x3a2>
 8006d48:	4630      	mov	r0, r6
 8006d4a:	4639      	mov	r1, r7
 8006d4c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006d50:	f7f9 fc52 	bl	80005f8 <__aeabi_dmul>
 8006d54:	3501      	adds	r5, #1
 8006d56:	4606      	mov	r6, r0
 8006d58:	460f      	mov	r7, r1
 8006d5a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006d5e:	f109 0908 	add.w	r9, r9, #8
 8006d62:	e7e0      	b.n	8006d26 <_dtoa_r+0x36e>
 8006d64:	f000 809f 	beq.w	8006ea6 <_dtoa_r+0x4ee>
 8006d68:	f1cb 0600 	rsb	r6, fp, #0
 8006d6c:	4ba1      	ldr	r3, [pc, #644]	; (8006ff4 <_dtoa_r+0x63c>)
 8006d6e:	4fa2      	ldr	r7, [pc, #648]	; (8006ff8 <_dtoa_r+0x640>)
 8006d70:	f006 020f 	and.w	r2, r6, #15
 8006d74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7c:	ec51 0b18 	vmov	r0, r1, d8
 8006d80:	f7f9 fc3a 	bl	80005f8 <__aeabi_dmul>
 8006d84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d88:	1136      	asrs	r6, r6, #4
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	2502      	movs	r5, #2
 8006d8e:	2e00      	cmp	r6, #0
 8006d90:	d17e      	bne.n	8006e90 <_dtoa_r+0x4d8>
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d1d0      	bne.n	8006d38 <_dtoa_r+0x380>
 8006d96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d98:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	f000 8084 	beq.w	8006eaa <_dtoa_r+0x4f2>
 8006da2:	4b96      	ldr	r3, [pc, #600]	; (8006ffc <_dtoa_r+0x644>)
 8006da4:	2200      	movs	r2, #0
 8006da6:	4640      	mov	r0, r8
 8006da8:	4649      	mov	r1, r9
 8006daa:	f7f9 fe97 	bl	8000adc <__aeabi_dcmplt>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	d07b      	beq.n	8006eaa <_dtoa_r+0x4f2>
 8006db2:	9b04      	ldr	r3, [sp, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d078      	beq.n	8006eaa <_dtoa_r+0x4f2>
 8006db8:	9b01      	ldr	r3, [sp, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	dd39      	ble.n	8006e32 <_dtoa_r+0x47a>
 8006dbe:	4b90      	ldr	r3, [pc, #576]	; (8007000 <_dtoa_r+0x648>)
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	4640      	mov	r0, r8
 8006dc4:	4649      	mov	r1, r9
 8006dc6:	f7f9 fc17 	bl	80005f8 <__aeabi_dmul>
 8006dca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dce:	9e01      	ldr	r6, [sp, #4]
 8006dd0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006dd4:	3501      	adds	r5, #1
 8006dd6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006dda:	4628      	mov	r0, r5
 8006ddc:	f7f9 fba2 	bl	8000524 <__aeabi_i2d>
 8006de0:	4642      	mov	r2, r8
 8006de2:	464b      	mov	r3, r9
 8006de4:	f7f9 fc08 	bl	80005f8 <__aeabi_dmul>
 8006de8:	4b86      	ldr	r3, [pc, #536]	; (8007004 <_dtoa_r+0x64c>)
 8006dea:	2200      	movs	r2, #0
 8006dec:	f7f9 fa4e 	bl	800028c <__adddf3>
 8006df0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006df4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006df8:	9303      	str	r3, [sp, #12]
 8006dfa:	2e00      	cmp	r6, #0
 8006dfc:	d158      	bne.n	8006eb0 <_dtoa_r+0x4f8>
 8006dfe:	4b82      	ldr	r3, [pc, #520]	; (8007008 <_dtoa_r+0x650>)
 8006e00:	2200      	movs	r2, #0
 8006e02:	4640      	mov	r0, r8
 8006e04:	4649      	mov	r1, r9
 8006e06:	f7f9 fa3f 	bl	8000288 <__aeabi_dsub>
 8006e0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e0e:	4680      	mov	r8, r0
 8006e10:	4689      	mov	r9, r1
 8006e12:	f7f9 fe81 	bl	8000b18 <__aeabi_dcmpgt>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	f040 8296 	bne.w	8007348 <_dtoa_r+0x990>
 8006e1c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006e20:	4640      	mov	r0, r8
 8006e22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006e26:	4649      	mov	r1, r9
 8006e28:	f7f9 fe58 	bl	8000adc <__aeabi_dcmplt>
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	f040 8289 	bne.w	8007344 <_dtoa_r+0x98c>
 8006e32:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006e36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	f2c0 814e 	blt.w	80070da <_dtoa_r+0x722>
 8006e3e:	f1bb 0f0e 	cmp.w	fp, #14
 8006e42:	f300 814a 	bgt.w	80070da <_dtoa_r+0x722>
 8006e46:	4b6b      	ldr	r3, [pc, #428]	; (8006ff4 <_dtoa_r+0x63c>)
 8006e48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006e4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	f280 80dc 	bge.w	8007010 <_dtoa_r+0x658>
 8006e58:	9b04      	ldr	r3, [sp, #16]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	f300 80d8 	bgt.w	8007010 <_dtoa_r+0x658>
 8006e60:	f040 826f 	bne.w	8007342 <_dtoa_r+0x98a>
 8006e64:	4b68      	ldr	r3, [pc, #416]	; (8007008 <_dtoa_r+0x650>)
 8006e66:	2200      	movs	r2, #0
 8006e68:	4640      	mov	r0, r8
 8006e6a:	4649      	mov	r1, r9
 8006e6c:	f7f9 fbc4 	bl	80005f8 <__aeabi_dmul>
 8006e70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e74:	f7f9 fe46 	bl	8000b04 <__aeabi_dcmpge>
 8006e78:	9e04      	ldr	r6, [sp, #16]
 8006e7a:	4637      	mov	r7, r6
 8006e7c:	2800      	cmp	r0, #0
 8006e7e:	f040 8245 	bne.w	800730c <_dtoa_r+0x954>
 8006e82:	9d00      	ldr	r5, [sp, #0]
 8006e84:	2331      	movs	r3, #49	; 0x31
 8006e86:	f805 3b01 	strb.w	r3, [r5], #1
 8006e8a:	f10b 0b01 	add.w	fp, fp, #1
 8006e8e:	e241      	b.n	8007314 <_dtoa_r+0x95c>
 8006e90:	07f2      	lsls	r2, r6, #31
 8006e92:	d505      	bpl.n	8006ea0 <_dtoa_r+0x4e8>
 8006e94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e98:	f7f9 fbae 	bl	80005f8 <__aeabi_dmul>
 8006e9c:	3501      	adds	r5, #1
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	1076      	asrs	r6, r6, #1
 8006ea2:	3708      	adds	r7, #8
 8006ea4:	e773      	b.n	8006d8e <_dtoa_r+0x3d6>
 8006ea6:	2502      	movs	r5, #2
 8006ea8:	e775      	b.n	8006d96 <_dtoa_r+0x3de>
 8006eaa:	9e04      	ldr	r6, [sp, #16]
 8006eac:	465f      	mov	r7, fp
 8006eae:	e792      	b.n	8006dd6 <_dtoa_r+0x41e>
 8006eb0:	9900      	ldr	r1, [sp, #0]
 8006eb2:	4b50      	ldr	r3, [pc, #320]	; (8006ff4 <_dtoa_r+0x63c>)
 8006eb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006eb8:	4431      	add	r1, r6
 8006eba:	9102      	str	r1, [sp, #8]
 8006ebc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ebe:	eeb0 9a47 	vmov.f32	s18, s14
 8006ec2:	eef0 9a67 	vmov.f32	s19, s15
 8006ec6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006eca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ece:	2900      	cmp	r1, #0
 8006ed0:	d044      	beq.n	8006f5c <_dtoa_r+0x5a4>
 8006ed2:	494e      	ldr	r1, [pc, #312]	; (800700c <_dtoa_r+0x654>)
 8006ed4:	2000      	movs	r0, #0
 8006ed6:	f7f9 fcb9 	bl	800084c <__aeabi_ddiv>
 8006eda:	ec53 2b19 	vmov	r2, r3, d9
 8006ede:	f7f9 f9d3 	bl	8000288 <__aeabi_dsub>
 8006ee2:	9d00      	ldr	r5, [sp, #0]
 8006ee4:	ec41 0b19 	vmov	d9, r0, r1
 8006ee8:	4649      	mov	r1, r9
 8006eea:	4640      	mov	r0, r8
 8006eec:	f7f9 fe34 	bl	8000b58 <__aeabi_d2iz>
 8006ef0:	4606      	mov	r6, r0
 8006ef2:	f7f9 fb17 	bl	8000524 <__aeabi_i2d>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	460b      	mov	r3, r1
 8006efa:	4640      	mov	r0, r8
 8006efc:	4649      	mov	r1, r9
 8006efe:	f7f9 f9c3 	bl	8000288 <__aeabi_dsub>
 8006f02:	3630      	adds	r6, #48	; 0x30
 8006f04:	f805 6b01 	strb.w	r6, [r5], #1
 8006f08:	ec53 2b19 	vmov	r2, r3, d9
 8006f0c:	4680      	mov	r8, r0
 8006f0e:	4689      	mov	r9, r1
 8006f10:	f7f9 fde4 	bl	8000adc <__aeabi_dcmplt>
 8006f14:	2800      	cmp	r0, #0
 8006f16:	d164      	bne.n	8006fe2 <_dtoa_r+0x62a>
 8006f18:	4642      	mov	r2, r8
 8006f1a:	464b      	mov	r3, r9
 8006f1c:	4937      	ldr	r1, [pc, #220]	; (8006ffc <_dtoa_r+0x644>)
 8006f1e:	2000      	movs	r0, #0
 8006f20:	f7f9 f9b2 	bl	8000288 <__aeabi_dsub>
 8006f24:	ec53 2b19 	vmov	r2, r3, d9
 8006f28:	f7f9 fdd8 	bl	8000adc <__aeabi_dcmplt>
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	f040 80b6 	bne.w	800709e <_dtoa_r+0x6e6>
 8006f32:	9b02      	ldr	r3, [sp, #8]
 8006f34:	429d      	cmp	r5, r3
 8006f36:	f43f af7c 	beq.w	8006e32 <_dtoa_r+0x47a>
 8006f3a:	4b31      	ldr	r3, [pc, #196]	; (8007000 <_dtoa_r+0x648>)
 8006f3c:	ec51 0b19 	vmov	r0, r1, d9
 8006f40:	2200      	movs	r2, #0
 8006f42:	f7f9 fb59 	bl	80005f8 <__aeabi_dmul>
 8006f46:	4b2e      	ldr	r3, [pc, #184]	; (8007000 <_dtoa_r+0x648>)
 8006f48:	ec41 0b19 	vmov	d9, r0, r1
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	4640      	mov	r0, r8
 8006f50:	4649      	mov	r1, r9
 8006f52:	f7f9 fb51 	bl	80005f8 <__aeabi_dmul>
 8006f56:	4680      	mov	r8, r0
 8006f58:	4689      	mov	r9, r1
 8006f5a:	e7c5      	b.n	8006ee8 <_dtoa_r+0x530>
 8006f5c:	ec51 0b17 	vmov	r0, r1, d7
 8006f60:	f7f9 fb4a 	bl	80005f8 <__aeabi_dmul>
 8006f64:	9b02      	ldr	r3, [sp, #8]
 8006f66:	9d00      	ldr	r5, [sp, #0]
 8006f68:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f6a:	ec41 0b19 	vmov	d9, r0, r1
 8006f6e:	4649      	mov	r1, r9
 8006f70:	4640      	mov	r0, r8
 8006f72:	f7f9 fdf1 	bl	8000b58 <__aeabi_d2iz>
 8006f76:	4606      	mov	r6, r0
 8006f78:	f7f9 fad4 	bl	8000524 <__aeabi_i2d>
 8006f7c:	3630      	adds	r6, #48	; 0x30
 8006f7e:	4602      	mov	r2, r0
 8006f80:	460b      	mov	r3, r1
 8006f82:	4640      	mov	r0, r8
 8006f84:	4649      	mov	r1, r9
 8006f86:	f7f9 f97f 	bl	8000288 <__aeabi_dsub>
 8006f8a:	f805 6b01 	strb.w	r6, [r5], #1
 8006f8e:	9b02      	ldr	r3, [sp, #8]
 8006f90:	429d      	cmp	r5, r3
 8006f92:	4680      	mov	r8, r0
 8006f94:	4689      	mov	r9, r1
 8006f96:	f04f 0200 	mov.w	r2, #0
 8006f9a:	d124      	bne.n	8006fe6 <_dtoa_r+0x62e>
 8006f9c:	4b1b      	ldr	r3, [pc, #108]	; (800700c <_dtoa_r+0x654>)
 8006f9e:	ec51 0b19 	vmov	r0, r1, d9
 8006fa2:	f7f9 f973 	bl	800028c <__adddf3>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	460b      	mov	r3, r1
 8006faa:	4640      	mov	r0, r8
 8006fac:	4649      	mov	r1, r9
 8006fae:	f7f9 fdb3 	bl	8000b18 <__aeabi_dcmpgt>
 8006fb2:	2800      	cmp	r0, #0
 8006fb4:	d173      	bne.n	800709e <_dtoa_r+0x6e6>
 8006fb6:	ec53 2b19 	vmov	r2, r3, d9
 8006fba:	4914      	ldr	r1, [pc, #80]	; (800700c <_dtoa_r+0x654>)
 8006fbc:	2000      	movs	r0, #0
 8006fbe:	f7f9 f963 	bl	8000288 <__aeabi_dsub>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	4640      	mov	r0, r8
 8006fc8:	4649      	mov	r1, r9
 8006fca:	f7f9 fd87 	bl	8000adc <__aeabi_dcmplt>
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	f43f af2f 	beq.w	8006e32 <_dtoa_r+0x47a>
 8006fd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006fd6:	1e6b      	subs	r3, r5, #1
 8006fd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006fde:	2b30      	cmp	r3, #48	; 0x30
 8006fe0:	d0f8      	beq.n	8006fd4 <_dtoa_r+0x61c>
 8006fe2:	46bb      	mov	fp, r7
 8006fe4:	e04a      	b.n	800707c <_dtoa_r+0x6c4>
 8006fe6:	4b06      	ldr	r3, [pc, #24]	; (8007000 <_dtoa_r+0x648>)
 8006fe8:	f7f9 fb06 	bl	80005f8 <__aeabi_dmul>
 8006fec:	4680      	mov	r8, r0
 8006fee:	4689      	mov	r9, r1
 8006ff0:	e7bd      	b.n	8006f6e <_dtoa_r+0x5b6>
 8006ff2:	bf00      	nop
 8006ff4:	08008a18 	.word	0x08008a18
 8006ff8:	080089f0 	.word	0x080089f0
 8006ffc:	3ff00000 	.word	0x3ff00000
 8007000:	40240000 	.word	0x40240000
 8007004:	401c0000 	.word	0x401c0000
 8007008:	40140000 	.word	0x40140000
 800700c:	3fe00000 	.word	0x3fe00000
 8007010:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007014:	9d00      	ldr	r5, [sp, #0]
 8007016:	4642      	mov	r2, r8
 8007018:	464b      	mov	r3, r9
 800701a:	4630      	mov	r0, r6
 800701c:	4639      	mov	r1, r7
 800701e:	f7f9 fc15 	bl	800084c <__aeabi_ddiv>
 8007022:	f7f9 fd99 	bl	8000b58 <__aeabi_d2iz>
 8007026:	9001      	str	r0, [sp, #4]
 8007028:	f7f9 fa7c 	bl	8000524 <__aeabi_i2d>
 800702c:	4642      	mov	r2, r8
 800702e:	464b      	mov	r3, r9
 8007030:	f7f9 fae2 	bl	80005f8 <__aeabi_dmul>
 8007034:	4602      	mov	r2, r0
 8007036:	460b      	mov	r3, r1
 8007038:	4630      	mov	r0, r6
 800703a:	4639      	mov	r1, r7
 800703c:	f7f9 f924 	bl	8000288 <__aeabi_dsub>
 8007040:	9e01      	ldr	r6, [sp, #4]
 8007042:	9f04      	ldr	r7, [sp, #16]
 8007044:	3630      	adds	r6, #48	; 0x30
 8007046:	f805 6b01 	strb.w	r6, [r5], #1
 800704a:	9e00      	ldr	r6, [sp, #0]
 800704c:	1bae      	subs	r6, r5, r6
 800704e:	42b7      	cmp	r7, r6
 8007050:	4602      	mov	r2, r0
 8007052:	460b      	mov	r3, r1
 8007054:	d134      	bne.n	80070c0 <_dtoa_r+0x708>
 8007056:	f7f9 f919 	bl	800028c <__adddf3>
 800705a:	4642      	mov	r2, r8
 800705c:	464b      	mov	r3, r9
 800705e:	4606      	mov	r6, r0
 8007060:	460f      	mov	r7, r1
 8007062:	f7f9 fd59 	bl	8000b18 <__aeabi_dcmpgt>
 8007066:	b9c8      	cbnz	r0, 800709c <_dtoa_r+0x6e4>
 8007068:	4642      	mov	r2, r8
 800706a:	464b      	mov	r3, r9
 800706c:	4630      	mov	r0, r6
 800706e:	4639      	mov	r1, r7
 8007070:	f7f9 fd2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007074:	b110      	cbz	r0, 800707c <_dtoa_r+0x6c4>
 8007076:	9b01      	ldr	r3, [sp, #4]
 8007078:	07db      	lsls	r3, r3, #31
 800707a:	d40f      	bmi.n	800709c <_dtoa_r+0x6e4>
 800707c:	4651      	mov	r1, sl
 800707e:	4620      	mov	r0, r4
 8007080:	f000 fbcc 	bl	800781c <_Bfree>
 8007084:	2300      	movs	r3, #0
 8007086:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007088:	702b      	strb	r3, [r5, #0]
 800708a:	f10b 0301 	add.w	r3, fp, #1
 800708e:	6013      	str	r3, [r2, #0]
 8007090:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007092:	2b00      	cmp	r3, #0
 8007094:	f43f ace2 	beq.w	8006a5c <_dtoa_r+0xa4>
 8007098:	601d      	str	r5, [r3, #0]
 800709a:	e4df      	b.n	8006a5c <_dtoa_r+0xa4>
 800709c:	465f      	mov	r7, fp
 800709e:	462b      	mov	r3, r5
 80070a0:	461d      	mov	r5, r3
 80070a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80070a6:	2a39      	cmp	r2, #57	; 0x39
 80070a8:	d106      	bne.n	80070b8 <_dtoa_r+0x700>
 80070aa:	9a00      	ldr	r2, [sp, #0]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d1f7      	bne.n	80070a0 <_dtoa_r+0x6e8>
 80070b0:	9900      	ldr	r1, [sp, #0]
 80070b2:	2230      	movs	r2, #48	; 0x30
 80070b4:	3701      	adds	r7, #1
 80070b6:	700a      	strb	r2, [r1, #0]
 80070b8:	781a      	ldrb	r2, [r3, #0]
 80070ba:	3201      	adds	r2, #1
 80070bc:	701a      	strb	r2, [r3, #0]
 80070be:	e790      	b.n	8006fe2 <_dtoa_r+0x62a>
 80070c0:	4ba3      	ldr	r3, [pc, #652]	; (8007350 <_dtoa_r+0x998>)
 80070c2:	2200      	movs	r2, #0
 80070c4:	f7f9 fa98 	bl	80005f8 <__aeabi_dmul>
 80070c8:	2200      	movs	r2, #0
 80070ca:	2300      	movs	r3, #0
 80070cc:	4606      	mov	r6, r0
 80070ce:	460f      	mov	r7, r1
 80070d0:	f7f9 fcfa 	bl	8000ac8 <__aeabi_dcmpeq>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	d09e      	beq.n	8007016 <_dtoa_r+0x65e>
 80070d8:	e7d0      	b.n	800707c <_dtoa_r+0x6c4>
 80070da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070dc:	2a00      	cmp	r2, #0
 80070de:	f000 80ca 	beq.w	8007276 <_dtoa_r+0x8be>
 80070e2:	9a07      	ldr	r2, [sp, #28]
 80070e4:	2a01      	cmp	r2, #1
 80070e6:	f300 80ad 	bgt.w	8007244 <_dtoa_r+0x88c>
 80070ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070ec:	2a00      	cmp	r2, #0
 80070ee:	f000 80a5 	beq.w	800723c <_dtoa_r+0x884>
 80070f2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80070f6:	9e08      	ldr	r6, [sp, #32]
 80070f8:	9d05      	ldr	r5, [sp, #20]
 80070fa:	9a05      	ldr	r2, [sp, #20]
 80070fc:	441a      	add	r2, r3
 80070fe:	9205      	str	r2, [sp, #20]
 8007100:	9a06      	ldr	r2, [sp, #24]
 8007102:	2101      	movs	r1, #1
 8007104:	441a      	add	r2, r3
 8007106:	4620      	mov	r0, r4
 8007108:	9206      	str	r2, [sp, #24]
 800710a:	f000 fc3d 	bl	8007988 <__i2b>
 800710e:	4607      	mov	r7, r0
 8007110:	b165      	cbz	r5, 800712c <_dtoa_r+0x774>
 8007112:	9b06      	ldr	r3, [sp, #24]
 8007114:	2b00      	cmp	r3, #0
 8007116:	dd09      	ble.n	800712c <_dtoa_r+0x774>
 8007118:	42ab      	cmp	r3, r5
 800711a:	9a05      	ldr	r2, [sp, #20]
 800711c:	bfa8      	it	ge
 800711e:	462b      	movge	r3, r5
 8007120:	1ad2      	subs	r2, r2, r3
 8007122:	9205      	str	r2, [sp, #20]
 8007124:	9a06      	ldr	r2, [sp, #24]
 8007126:	1aed      	subs	r5, r5, r3
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	9306      	str	r3, [sp, #24]
 800712c:	9b08      	ldr	r3, [sp, #32]
 800712e:	b1f3      	cbz	r3, 800716e <_dtoa_r+0x7b6>
 8007130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007132:	2b00      	cmp	r3, #0
 8007134:	f000 80a3 	beq.w	800727e <_dtoa_r+0x8c6>
 8007138:	2e00      	cmp	r6, #0
 800713a:	dd10      	ble.n	800715e <_dtoa_r+0x7a6>
 800713c:	4639      	mov	r1, r7
 800713e:	4632      	mov	r2, r6
 8007140:	4620      	mov	r0, r4
 8007142:	f000 fce1 	bl	8007b08 <__pow5mult>
 8007146:	4652      	mov	r2, sl
 8007148:	4601      	mov	r1, r0
 800714a:	4607      	mov	r7, r0
 800714c:	4620      	mov	r0, r4
 800714e:	f000 fc31 	bl	80079b4 <__multiply>
 8007152:	4651      	mov	r1, sl
 8007154:	4680      	mov	r8, r0
 8007156:	4620      	mov	r0, r4
 8007158:	f000 fb60 	bl	800781c <_Bfree>
 800715c:	46c2      	mov	sl, r8
 800715e:	9b08      	ldr	r3, [sp, #32]
 8007160:	1b9a      	subs	r2, r3, r6
 8007162:	d004      	beq.n	800716e <_dtoa_r+0x7b6>
 8007164:	4651      	mov	r1, sl
 8007166:	4620      	mov	r0, r4
 8007168:	f000 fcce 	bl	8007b08 <__pow5mult>
 800716c:	4682      	mov	sl, r0
 800716e:	2101      	movs	r1, #1
 8007170:	4620      	mov	r0, r4
 8007172:	f000 fc09 	bl	8007988 <__i2b>
 8007176:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007178:	2b00      	cmp	r3, #0
 800717a:	4606      	mov	r6, r0
 800717c:	f340 8081 	ble.w	8007282 <_dtoa_r+0x8ca>
 8007180:	461a      	mov	r2, r3
 8007182:	4601      	mov	r1, r0
 8007184:	4620      	mov	r0, r4
 8007186:	f000 fcbf 	bl	8007b08 <__pow5mult>
 800718a:	9b07      	ldr	r3, [sp, #28]
 800718c:	2b01      	cmp	r3, #1
 800718e:	4606      	mov	r6, r0
 8007190:	dd7a      	ble.n	8007288 <_dtoa_r+0x8d0>
 8007192:	f04f 0800 	mov.w	r8, #0
 8007196:	6933      	ldr	r3, [r6, #16]
 8007198:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800719c:	6918      	ldr	r0, [r3, #16]
 800719e:	f000 fba5 	bl	80078ec <__hi0bits>
 80071a2:	f1c0 0020 	rsb	r0, r0, #32
 80071a6:	9b06      	ldr	r3, [sp, #24]
 80071a8:	4418      	add	r0, r3
 80071aa:	f010 001f 	ands.w	r0, r0, #31
 80071ae:	f000 8094 	beq.w	80072da <_dtoa_r+0x922>
 80071b2:	f1c0 0320 	rsb	r3, r0, #32
 80071b6:	2b04      	cmp	r3, #4
 80071b8:	f340 8085 	ble.w	80072c6 <_dtoa_r+0x90e>
 80071bc:	9b05      	ldr	r3, [sp, #20]
 80071be:	f1c0 001c 	rsb	r0, r0, #28
 80071c2:	4403      	add	r3, r0
 80071c4:	9305      	str	r3, [sp, #20]
 80071c6:	9b06      	ldr	r3, [sp, #24]
 80071c8:	4403      	add	r3, r0
 80071ca:	4405      	add	r5, r0
 80071cc:	9306      	str	r3, [sp, #24]
 80071ce:	9b05      	ldr	r3, [sp, #20]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	dd05      	ble.n	80071e0 <_dtoa_r+0x828>
 80071d4:	4651      	mov	r1, sl
 80071d6:	461a      	mov	r2, r3
 80071d8:	4620      	mov	r0, r4
 80071da:	f000 fcef 	bl	8007bbc <__lshift>
 80071de:	4682      	mov	sl, r0
 80071e0:	9b06      	ldr	r3, [sp, #24]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	dd05      	ble.n	80071f2 <_dtoa_r+0x83a>
 80071e6:	4631      	mov	r1, r6
 80071e8:	461a      	mov	r2, r3
 80071ea:	4620      	mov	r0, r4
 80071ec:	f000 fce6 	bl	8007bbc <__lshift>
 80071f0:	4606      	mov	r6, r0
 80071f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d072      	beq.n	80072de <_dtoa_r+0x926>
 80071f8:	4631      	mov	r1, r6
 80071fa:	4650      	mov	r0, sl
 80071fc:	f000 fd4a 	bl	8007c94 <__mcmp>
 8007200:	2800      	cmp	r0, #0
 8007202:	da6c      	bge.n	80072de <_dtoa_r+0x926>
 8007204:	2300      	movs	r3, #0
 8007206:	4651      	mov	r1, sl
 8007208:	220a      	movs	r2, #10
 800720a:	4620      	mov	r0, r4
 800720c:	f000 fb28 	bl	8007860 <__multadd>
 8007210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007212:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007216:	4682      	mov	sl, r0
 8007218:	2b00      	cmp	r3, #0
 800721a:	f000 81b0 	beq.w	800757e <_dtoa_r+0xbc6>
 800721e:	2300      	movs	r3, #0
 8007220:	4639      	mov	r1, r7
 8007222:	220a      	movs	r2, #10
 8007224:	4620      	mov	r0, r4
 8007226:	f000 fb1b 	bl	8007860 <__multadd>
 800722a:	9b01      	ldr	r3, [sp, #4]
 800722c:	2b00      	cmp	r3, #0
 800722e:	4607      	mov	r7, r0
 8007230:	f300 8096 	bgt.w	8007360 <_dtoa_r+0x9a8>
 8007234:	9b07      	ldr	r3, [sp, #28]
 8007236:	2b02      	cmp	r3, #2
 8007238:	dc59      	bgt.n	80072ee <_dtoa_r+0x936>
 800723a:	e091      	b.n	8007360 <_dtoa_r+0x9a8>
 800723c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800723e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007242:	e758      	b.n	80070f6 <_dtoa_r+0x73e>
 8007244:	9b04      	ldr	r3, [sp, #16]
 8007246:	1e5e      	subs	r6, r3, #1
 8007248:	9b08      	ldr	r3, [sp, #32]
 800724a:	42b3      	cmp	r3, r6
 800724c:	bfbf      	itttt	lt
 800724e:	9b08      	ldrlt	r3, [sp, #32]
 8007250:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007252:	9608      	strlt	r6, [sp, #32]
 8007254:	1af3      	sublt	r3, r6, r3
 8007256:	bfb4      	ite	lt
 8007258:	18d2      	addlt	r2, r2, r3
 800725a:	1b9e      	subge	r6, r3, r6
 800725c:	9b04      	ldr	r3, [sp, #16]
 800725e:	bfbc      	itt	lt
 8007260:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007262:	2600      	movlt	r6, #0
 8007264:	2b00      	cmp	r3, #0
 8007266:	bfb7      	itett	lt
 8007268:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800726c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007270:	1a9d      	sublt	r5, r3, r2
 8007272:	2300      	movlt	r3, #0
 8007274:	e741      	b.n	80070fa <_dtoa_r+0x742>
 8007276:	9e08      	ldr	r6, [sp, #32]
 8007278:	9d05      	ldr	r5, [sp, #20]
 800727a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800727c:	e748      	b.n	8007110 <_dtoa_r+0x758>
 800727e:	9a08      	ldr	r2, [sp, #32]
 8007280:	e770      	b.n	8007164 <_dtoa_r+0x7ac>
 8007282:	9b07      	ldr	r3, [sp, #28]
 8007284:	2b01      	cmp	r3, #1
 8007286:	dc19      	bgt.n	80072bc <_dtoa_r+0x904>
 8007288:	9b02      	ldr	r3, [sp, #8]
 800728a:	b9bb      	cbnz	r3, 80072bc <_dtoa_r+0x904>
 800728c:	9b03      	ldr	r3, [sp, #12]
 800728e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007292:	b99b      	cbnz	r3, 80072bc <_dtoa_r+0x904>
 8007294:	9b03      	ldr	r3, [sp, #12]
 8007296:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800729a:	0d1b      	lsrs	r3, r3, #20
 800729c:	051b      	lsls	r3, r3, #20
 800729e:	b183      	cbz	r3, 80072c2 <_dtoa_r+0x90a>
 80072a0:	9b05      	ldr	r3, [sp, #20]
 80072a2:	3301      	adds	r3, #1
 80072a4:	9305      	str	r3, [sp, #20]
 80072a6:	9b06      	ldr	r3, [sp, #24]
 80072a8:	3301      	adds	r3, #1
 80072aa:	9306      	str	r3, [sp, #24]
 80072ac:	f04f 0801 	mov.w	r8, #1
 80072b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	f47f af6f 	bne.w	8007196 <_dtoa_r+0x7de>
 80072b8:	2001      	movs	r0, #1
 80072ba:	e774      	b.n	80071a6 <_dtoa_r+0x7ee>
 80072bc:	f04f 0800 	mov.w	r8, #0
 80072c0:	e7f6      	b.n	80072b0 <_dtoa_r+0x8f8>
 80072c2:	4698      	mov	r8, r3
 80072c4:	e7f4      	b.n	80072b0 <_dtoa_r+0x8f8>
 80072c6:	d082      	beq.n	80071ce <_dtoa_r+0x816>
 80072c8:	9a05      	ldr	r2, [sp, #20]
 80072ca:	331c      	adds	r3, #28
 80072cc:	441a      	add	r2, r3
 80072ce:	9205      	str	r2, [sp, #20]
 80072d0:	9a06      	ldr	r2, [sp, #24]
 80072d2:	441a      	add	r2, r3
 80072d4:	441d      	add	r5, r3
 80072d6:	9206      	str	r2, [sp, #24]
 80072d8:	e779      	b.n	80071ce <_dtoa_r+0x816>
 80072da:	4603      	mov	r3, r0
 80072dc:	e7f4      	b.n	80072c8 <_dtoa_r+0x910>
 80072de:	9b04      	ldr	r3, [sp, #16]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	dc37      	bgt.n	8007354 <_dtoa_r+0x99c>
 80072e4:	9b07      	ldr	r3, [sp, #28]
 80072e6:	2b02      	cmp	r3, #2
 80072e8:	dd34      	ble.n	8007354 <_dtoa_r+0x99c>
 80072ea:	9b04      	ldr	r3, [sp, #16]
 80072ec:	9301      	str	r3, [sp, #4]
 80072ee:	9b01      	ldr	r3, [sp, #4]
 80072f0:	b963      	cbnz	r3, 800730c <_dtoa_r+0x954>
 80072f2:	4631      	mov	r1, r6
 80072f4:	2205      	movs	r2, #5
 80072f6:	4620      	mov	r0, r4
 80072f8:	f000 fab2 	bl	8007860 <__multadd>
 80072fc:	4601      	mov	r1, r0
 80072fe:	4606      	mov	r6, r0
 8007300:	4650      	mov	r0, sl
 8007302:	f000 fcc7 	bl	8007c94 <__mcmp>
 8007306:	2800      	cmp	r0, #0
 8007308:	f73f adbb 	bgt.w	8006e82 <_dtoa_r+0x4ca>
 800730c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800730e:	9d00      	ldr	r5, [sp, #0]
 8007310:	ea6f 0b03 	mvn.w	fp, r3
 8007314:	f04f 0800 	mov.w	r8, #0
 8007318:	4631      	mov	r1, r6
 800731a:	4620      	mov	r0, r4
 800731c:	f000 fa7e 	bl	800781c <_Bfree>
 8007320:	2f00      	cmp	r7, #0
 8007322:	f43f aeab 	beq.w	800707c <_dtoa_r+0x6c4>
 8007326:	f1b8 0f00 	cmp.w	r8, #0
 800732a:	d005      	beq.n	8007338 <_dtoa_r+0x980>
 800732c:	45b8      	cmp	r8, r7
 800732e:	d003      	beq.n	8007338 <_dtoa_r+0x980>
 8007330:	4641      	mov	r1, r8
 8007332:	4620      	mov	r0, r4
 8007334:	f000 fa72 	bl	800781c <_Bfree>
 8007338:	4639      	mov	r1, r7
 800733a:	4620      	mov	r0, r4
 800733c:	f000 fa6e 	bl	800781c <_Bfree>
 8007340:	e69c      	b.n	800707c <_dtoa_r+0x6c4>
 8007342:	2600      	movs	r6, #0
 8007344:	4637      	mov	r7, r6
 8007346:	e7e1      	b.n	800730c <_dtoa_r+0x954>
 8007348:	46bb      	mov	fp, r7
 800734a:	4637      	mov	r7, r6
 800734c:	e599      	b.n	8006e82 <_dtoa_r+0x4ca>
 800734e:	bf00      	nop
 8007350:	40240000 	.word	0x40240000
 8007354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007356:	2b00      	cmp	r3, #0
 8007358:	f000 80c8 	beq.w	80074ec <_dtoa_r+0xb34>
 800735c:	9b04      	ldr	r3, [sp, #16]
 800735e:	9301      	str	r3, [sp, #4]
 8007360:	2d00      	cmp	r5, #0
 8007362:	dd05      	ble.n	8007370 <_dtoa_r+0x9b8>
 8007364:	4639      	mov	r1, r7
 8007366:	462a      	mov	r2, r5
 8007368:	4620      	mov	r0, r4
 800736a:	f000 fc27 	bl	8007bbc <__lshift>
 800736e:	4607      	mov	r7, r0
 8007370:	f1b8 0f00 	cmp.w	r8, #0
 8007374:	d05b      	beq.n	800742e <_dtoa_r+0xa76>
 8007376:	6879      	ldr	r1, [r7, #4]
 8007378:	4620      	mov	r0, r4
 800737a:	f000 fa0f 	bl	800779c <_Balloc>
 800737e:	4605      	mov	r5, r0
 8007380:	b928      	cbnz	r0, 800738e <_dtoa_r+0x9d6>
 8007382:	4b83      	ldr	r3, [pc, #524]	; (8007590 <_dtoa_r+0xbd8>)
 8007384:	4602      	mov	r2, r0
 8007386:	f240 21ef 	movw	r1, #751	; 0x2ef
 800738a:	f7ff bb2e 	b.w	80069ea <_dtoa_r+0x32>
 800738e:	693a      	ldr	r2, [r7, #16]
 8007390:	3202      	adds	r2, #2
 8007392:	0092      	lsls	r2, r2, #2
 8007394:	f107 010c 	add.w	r1, r7, #12
 8007398:	300c      	adds	r0, #12
 800739a:	f001 f813 	bl	80083c4 <memcpy>
 800739e:	2201      	movs	r2, #1
 80073a0:	4629      	mov	r1, r5
 80073a2:	4620      	mov	r0, r4
 80073a4:	f000 fc0a 	bl	8007bbc <__lshift>
 80073a8:	9b00      	ldr	r3, [sp, #0]
 80073aa:	3301      	adds	r3, #1
 80073ac:	9304      	str	r3, [sp, #16]
 80073ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073b2:	4413      	add	r3, r2
 80073b4:	9308      	str	r3, [sp, #32]
 80073b6:	9b02      	ldr	r3, [sp, #8]
 80073b8:	f003 0301 	and.w	r3, r3, #1
 80073bc:	46b8      	mov	r8, r7
 80073be:	9306      	str	r3, [sp, #24]
 80073c0:	4607      	mov	r7, r0
 80073c2:	9b04      	ldr	r3, [sp, #16]
 80073c4:	4631      	mov	r1, r6
 80073c6:	3b01      	subs	r3, #1
 80073c8:	4650      	mov	r0, sl
 80073ca:	9301      	str	r3, [sp, #4]
 80073cc:	f7ff fa69 	bl	80068a2 <quorem>
 80073d0:	4641      	mov	r1, r8
 80073d2:	9002      	str	r0, [sp, #8]
 80073d4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80073d8:	4650      	mov	r0, sl
 80073da:	f000 fc5b 	bl	8007c94 <__mcmp>
 80073de:	463a      	mov	r2, r7
 80073e0:	9005      	str	r0, [sp, #20]
 80073e2:	4631      	mov	r1, r6
 80073e4:	4620      	mov	r0, r4
 80073e6:	f000 fc71 	bl	8007ccc <__mdiff>
 80073ea:	68c2      	ldr	r2, [r0, #12]
 80073ec:	4605      	mov	r5, r0
 80073ee:	bb02      	cbnz	r2, 8007432 <_dtoa_r+0xa7a>
 80073f0:	4601      	mov	r1, r0
 80073f2:	4650      	mov	r0, sl
 80073f4:	f000 fc4e 	bl	8007c94 <__mcmp>
 80073f8:	4602      	mov	r2, r0
 80073fa:	4629      	mov	r1, r5
 80073fc:	4620      	mov	r0, r4
 80073fe:	9209      	str	r2, [sp, #36]	; 0x24
 8007400:	f000 fa0c 	bl	800781c <_Bfree>
 8007404:	9b07      	ldr	r3, [sp, #28]
 8007406:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007408:	9d04      	ldr	r5, [sp, #16]
 800740a:	ea43 0102 	orr.w	r1, r3, r2
 800740e:	9b06      	ldr	r3, [sp, #24]
 8007410:	4319      	orrs	r1, r3
 8007412:	d110      	bne.n	8007436 <_dtoa_r+0xa7e>
 8007414:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007418:	d029      	beq.n	800746e <_dtoa_r+0xab6>
 800741a:	9b05      	ldr	r3, [sp, #20]
 800741c:	2b00      	cmp	r3, #0
 800741e:	dd02      	ble.n	8007426 <_dtoa_r+0xa6e>
 8007420:	9b02      	ldr	r3, [sp, #8]
 8007422:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007426:	9b01      	ldr	r3, [sp, #4]
 8007428:	f883 9000 	strb.w	r9, [r3]
 800742c:	e774      	b.n	8007318 <_dtoa_r+0x960>
 800742e:	4638      	mov	r0, r7
 8007430:	e7ba      	b.n	80073a8 <_dtoa_r+0x9f0>
 8007432:	2201      	movs	r2, #1
 8007434:	e7e1      	b.n	80073fa <_dtoa_r+0xa42>
 8007436:	9b05      	ldr	r3, [sp, #20]
 8007438:	2b00      	cmp	r3, #0
 800743a:	db04      	blt.n	8007446 <_dtoa_r+0xa8e>
 800743c:	9907      	ldr	r1, [sp, #28]
 800743e:	430b      	orrs	r3, r1
 8007440:	9906      	ldr	r1, [sp, #24]
 8007442:	430b      	orrs	r3, r1
 8007444:	d120      	bne.n	8007488 <_dtoa_r+0xad0>
 8007446:	2a00      	cmp	r2, #0
 8007448:	dded      	ble.n	8007426 <_dtoa_r+0xa6e>
 800744a:	4651      	mov	r1, sl
 800744c:	2201      	movs	r2, #1
 800744e:	4620      	mov	r0, r4
 8007450:	f000 fbb4 	bl	8007bbc <__lshift>
 8007454:	4631      	mov	r1, r6
 8007456:	4682      	mov	sl, r0
 8007458:	f000 fc1c 	bl	8007c94 <__mcmp>
 800745c:	2800      	cmp	r0, #0
 800745e:	dc03      	bgt.n	8007468 <_dtoa_r+0xab0>
 8007460:	d1e1      	bne.n	8007426 <_dtoa_r+0xa6e>
 8007462:	f019 0f01 	tst.w	r9, #1
 8007466:	d0de      	beq.n	8007426 <_dtoa_r+0xa6e>
 8007468:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800746c:	d1d8      	bne.n	8007420 <_dtoa_r+0xa68>
 800746e:	9a01      	ldr	r2, [sp, #4]
 8007470:	2339      	movs	r3, #57	; 0x39
 8007472:	7013      	strb	r3, [r2, #0]
 8007474:	462b      	mov	r3, r5
 8007476:	461d      	mov	r5, r3
 8007478:	3b01      	subs	r3, #1
 800747a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800747e:	2a39      	cmp	r2, #57	; 0x39
 8007480:	d06c      	beq.n	800755c <_dtoa_r+0xba4>
 8007482:	3201      	adds	r2, #1
 8007484:	701a      	strb	r2, [r3, #0]
 8007486:	e747      	b.n	8007318 <_dtoa_r+0x960>
 8007488:	2a00      	cmp	r2, #0
 800748a:	dd07      	ble.n	800749c <_dtoa_r+0xae4>
 800748c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007490:	d0ed      	beq.n	800746e <_dtoa_r+0xab6>
 8007492:	9a01      	ldr	r2, [sp, #4]
 8007494:	f109 0301 	add.w	r3, r9, #1
 8007498:	7013      	strb	r3, [r2, #0]
 800749a:	e73d      	b.n	8007318 <_dtoa_r+0x960>
 800749c:	9b04      	ldr	r3, [sp, #16]
 800749e:	9a08      	ldr	r2, [sp, #32]
 80074a0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d043      	beq.n	8007530 <_dtoa_r+0xb78>
 80074a8:	4651      	mov	r1, sl
 80074aa:	2300      	movs	r3, #0
 80074ac:	220a      	movs	r2, #10
 80074ae:	4620      	mov	r0, r4
 80074b0:	f000 f9d6 	bl	8007860 <__multadd>
 80074b4:	45b8      	cmp	r8, r7
 80074b6:	4682      	mov	sl, r0
 80074b8:	f04f 0300 	mov.w	r3, #0
 80074bc:	f04f 020a 	mov.w	r2, #10
 80074c0:	4641      	mov	r1, r8
 80074c2:	4620      	mov	r0, r4
 80074c4:	d107      	bne.n	80074d6 <_dtoa_r+0xb1e>
 80074c6:	f000 f9cb 	bl	8007860 <__multadd>
 80074ca:	4680      	mov	r8, r0
 80074cc:	4607      	mov	r7, r0
 80074ce:	9b04      	ldr	r3, [sp, #16]
 80074d0:	3301      	adds	r3, #1
 80074d2:	9304      	str	r3, [sp, #16]
 80074d4:	e775      	b.n	80073c2 <_dtoa_r+0xa0a>
 80074d6:	f000 f9c3 	bl	8007860 <__multadd>
 80074da:	4639      	mov	r1, r7
 80074dc:	4680      	mov	r8, r0
 80074de:	2300      	movs	r3, #0
 80074e0:	220a      	movs	r2, #10
 80074e2:	4620      	mov	r0, r4
 80074e4:	f000 f9bc 	bl	8007860 <__multadd>
 80074e8:	4607      	mov	r7, r0
 80074ea:	e7f0      	b.n	80074ce <_dtoa_r+0xb16>
 80074ec:	9b04      	ldr	r3, [sp, #16]
 80074ee:	9301      	str	r3, [sp, #4]
 80074f0:	9d00      	ldr	r5, [sp, #0]
 80074f2:	4631      	mov	r1, r6
 80074f4:	4650      	mov	r0, sl
 80074f6:	f7ff f9d4 	bl	80068a2 <quorem>
 80074fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80074fe:	9b00      	ldr	r3, [sp, #0]
 8007500:	f805 9b01 	strb.w	r9, [r5], #1
 8007504:	1aea      	subs	r2, r5, r3
 8007506:	9b01      	ldr	r3, [sp, #4]
 8007508:	4293      	cmp	r3, r2
 800750a:	dd07      	ble.n	800751c <_dtoa_r+0xb64>
 800750c:	4651      	mov	r1, sl
 800750e:	2300      	movs	r3, #0
 8007510:	220a      	movs	r2, #10
 8007512:	4620      	mov	r0, r4
 8007514:	f000 f9a4 	bl	8007860 <__multadd>
 8007518:	4682      	mov	sl, r0
 800751a:	e7ea      	b.n	80074f2 <_dtoa_r+0xb3a>
 800751c:	9b01      	ldr	r3, [sp, #4]
 800751e:	2b00      	cmp	r3, #0
 8007520:	bfc8      	it	gt
 8007522:	461d      	movgt	r5, r3
 8007524:	9b00      	ldr	r3, [sp, #0]
 8007526:	bfd8      	it	le
 8007528:	2501      	movle	r5, #1
 800752a:	441d      	add	r5, r3
 800752c:	f04f 0800 	mov.w	r8, #0
 8007530:	4651      	mov	r1, sl
 8007532:	2201      	movs	r2, #1
 8007534:	4620      	mov	r0, r4
 8007536:	f000 fb41 	bl	8007bbc <__lshift>
 800753a:	4631      	mov	r1, r6
 800753c:	4682      	mov	sl, r0
 800753e:	f000 fba9 	bl	8007c94 <__mcmp>
 8007542:	2800      	cmp	r0, #0
 8007544:	dc96      	bgt.n	8007474 <_dtoa_r+0xabc>
 8007546:	d102      	bne.n	800754e <_dtoa_r+0xb96>
 8007548:	f019 0f01 	tst.w	r9, #1
 800754c:	d192      	bne.n	8007474 <_dtoa_r+0xabc>
 800754e:	462b      	mov	r3, r5
 8007550:	461d      	mov	r5, r3
 8007552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007556:	2a30      	cmp	r2, #48	; 0x30
 8007558:	d0fa      	beq.n	8007550 <_dtoa_r+0xb98>
 800755a:	e6dd      	b.n	8007318 <_dtoa_r+0x960>
 800755c:	9a00      	ldr	r2, [sp, #0]
 800755e:	429a      	cmp	r2, r3
 8007560:	d189      	bne.n	8007476 <_dtoa_r+0xabe>
 8007562:	f10b 0b01 	add.w	fp, fp, #1
 8007566:	2331      	movs	r3, #49	; 0x31
 8007568:	e796      	b.n	8007498 <_dtoa_r+0xae0>
 800756a:	4b0a      	ldr	r3, [pc, #40]	; (8007594 <_dtoa_r+0xbdc>)
 800756c:	f7ff ba99 	b.w	8006aa2 <_dtoa_r+0xea>
 8007570:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007572:	2b00      	cmp	r3, #0
 8007574:	f47f aa6d 	bne.w	8006a52 <_dtoa_r+0x9a>
 8007578:	4b07      	ldr	r3, [pc, #28]	; (8007598 <_dtoa_r+0xbe0>)
 800757a:	f7ff ba92 	b.w	8006aa2 <_dtoa_r+0xea>
 800757e:	9b01      	ldr	r3, [sp, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	dcb5      	bgt.n	80074f0 <_dtoa_r+0xb38>
 8007584:	9b07      	ldr	r3, [sp, #28]
 8007586:	2b02      	cmp	r3, #2
 8007588:	f73f aeb1 	bgt.w	80072ee <_dtoa_r+0x936>
 800758c:	e7b0      	b.n	80074f0 <_dtoa_r+0xb38>
 800758e:	bf00      	nop
 8007590:	08008980 	.word	0x08008980
 8007594:	080088e0 	.word	0x080088e0
 8007598:	08008904 	.word	0x08008904

0800759c <_free_r>:
 800759c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800759e:	2900      	cmp	r1, #0
 80075a0:	d044      	beq.n	800762c <_free_r+0x90>
 80075a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075a6:	9001      	str	r0, [sp, #4]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	f1a1 0404 	sub.w	r4, r1, #4
 80075ae:	bfb8      	it	lt
 80075b0:	18e4      	addlt	r4, r4, r3
 80075b2:	f000 f8e7 	bl	8007784 <__malloc_lock>
 80075b6:	4a1e      	ldr	r2, [pc, #120]	; (8007630 <_free_r+0x94>)
 80075b8:	9801      	ldr	r0, [sp, #4]
 80075ba:	6813      	ldr	r3, [r2, #0]
 80075bc:	b933      	cbnz	r3, 80075cc <_free_r+0x30>
 80075be:	6063      	str	r3, [r4, #4]
 80075c0:	6014      	str	r4, [r2, #0]
 80075c2:	b003      	add	sp, #12
 80075c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80075c8:	f000 b8e2 	b.w	8007790 <__malloc_unlock>
 80075cc:	42a3      	cmp	r3, r4
 80075ce:	d908      	bls.n	80075e2 <_free_r+0x46>
 80075d0:	6825      	ldr	r5, [r4, #0]
 80075d2:	1961      	adds	r1, r4, r5
 80075d4:	428b      	cmp	r3, r1
 80075d6:	bf01      	itttt	eq
 80075d8:	6819      	ldreq	r1, [r3, #0]
 80075da:	685b      	ldreq	r3, [r3, #4]
 80075dc:	1949      	addeq	r1, r1, r5
 80075de:	6021      	streq	r1, [r4, #0]
 80075e0:	e7ed      	b.n	80075be <_free_r+0x22>
 80075e2:	461a      	mov	r2, r3
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	b10b      	cbz	r3, 80075ec <_free_r+0x50>
 80075e8:	42a3      	cmp	r3, r4
 80075ea:	d9fa      	bls.n	80075e2 <_free_r+0x46>
 80075ec:	6811      	ldr	r1, [r2, #0]
 80075ee:	1855      	adds	r5, r2, r1
 80075f0:	42a5      	cmp	r5, r4
 80075f2:	d10b      	bne.n	800760c <_free_r+0x70>
 80075f4:	6824      	ldr	r4, [r4, #0]
 80075f6:	4421      	add	r1, r4
 80075f8:	1854      	adds	r4, r2, r1
 80075fa:	42a3      	cmp	r3, r4
 80075fc:	6011      	str	r1, [r2, #0]
 80075fe:	d1e0      	bne.n	80075c2 <_free_r+0x26>
 8007600:	681c      	ldr	r4, [r3, #0]
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	6053      	str	r3, [r2, #4]
 8007606:	440c      	add	r4, r1
 8007608:	6014      	str	r4, [r2, #0]
 800760a:	e7da      	b.n	80075c2 <_free_r+0x26>
 800760c:	d902      	bls.n	8007614 <_free_r+0x78>
 800760e:	230c      	movs	r3, #12
 8007610:	6003      	str	r3, [r0, #0]
 8007612:	e7d6      	b.n	80075c2 <_free_r+0x26>
 8007614:	6825      	ldr	r5, [r4, #0]
 8007616:	1961      	adds	r1, r4, r5
 8007618:	428b      	cmp	r3, r1
 800761a:	bf04      	itt	eq
 800761c:	6819      	ldreq	r1, [r3, #0]
 800761e:	685b      	ldreq	r3, [r3, #4]
 8007620:	6063      	str	r3, [r4, #4]
 8007622:	bf04      	itt	eq
 8007624:	1949      	addeq	r1, r1, r5
 8007626:	6021      	streq	r1, [r4, #0]
 8007628:	6054      	str	r4, [r2, #4]
 800762a:	e7ca      	b.n	80075c2 <_free_r+0x26>
 800762c:	b003      	add	sp, #12
 800762e:	bd30      	pop	{r4, r5, pc}
 8007630:	200005c8 	.word	0x200005c8

08007634 <malloc>:
 8007634:	4b02      	ldr	r3, [pc, #8]	; (8007640 <malloc+0xc>)
 8007636:	4601      	mov	r1, r0
 8007638:	6818      	ldr	r0, [r3, #0]
 800763a:	f000 b823 	b.w	8007684 <_malloc_r>
 800763e:	bf00      	nop
 8007640:	20000064 	.word	0x20000064

08007644 <sbrk_aligned>:
 8007644:	b570      	push	{r4, r5, r6, lr}
 8007646:	4e0e      	ldr	r6, [pc, #56]	; (8007680 <sbrk_aligned+0x3c>)
 8007648:	460c      	mov	r4, r1
 800764a:	6831      	ldr	r1, [r6, #0]
 800764c:	4605      	mov	r5, r0
 800764e:	b911      	cbnz	r1, 8007656 <sbrk_aligned+0x12>
 8007650:	f000 fea8 	bl	80083a4 <_sbrk_r>
 8007654:	6030      	str	r0, [r6, #0]
 8007656:	4621      	mov	r1, r4
 8007658:	4628      	mov	r0, r5
 800765a:	f000 fea3 	bl	80083a4 <_sbrk_r>
 800765e:	1c43      	adds	r3, r0, #1
 8007660:	d00a      	beq.n	8007678 <sbrk_aligned+0x34>
 8007662:	1cc4      	adds	r4, r0, #3
 8007664:	f024 0403 	bic.w	r4, r4, #3
 8007668:	42a0      	cmp	r0, r4
 800766a:	d007      	beq.n	800767c <sbrk_aligned+0x38>
 800766c:	1a21      	subs	r1, r4, r0
 800766e:	4628      	mov	r0, r5
 8007670:	f000 fe98 	bl	80083a4 <_sbrk_r>
 8007674:	3001      	adds	r0, #1
 8007676:	d101      	bne.n	800767c <sbrk_aligned+0x38>
 8007678:	f04f 34ff 	mov.w	r4, #4294967295
 800767c:	4620      	mov	r0, r4
 800767e:	bd70      	pop	{r4, r5, r6, pc}
 8007680:	200005cc 	.word	0x200005cc

08007684 <_malloc_r>:
 8007684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007688:	1ccd      	adds	r5, r1, #3
 800768a:	f025 0503 	bic.w	r5, r5, #3
 800768e:	3508      	adds	r5, #8
 8007690:	2d0c      	cmp	r5, #12
 8007692:	bf38      	it	cc
 8007694:	250c      	movcc	r5, #12
 8007696:	2d00      	cmp	r5, #0
 8007698:	4607      	mov	r7, r0
 800769a:	db01      	blt.n	80076a0 <_malloc_r+0x1c>
 800769c:	42a9      	cmp	r1, r5
 800769e:	d905      	bls.n	80076ac <_malloc_r+0x28>
 80076a0:	230c      	movs	r3, #12
 80076a2:	603b      	str	r3, [r7, #0]
 80076a4:	2600      	movs	r6, #0
 80076a6:	4630      	mov	r0, r6
 80076a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076ac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007780 <_malloc_r+0xfc>
 80076b0:	f000 f868 	bl	8007784 <__malloc_lock>
 80076b4:	f8d8 3000 	ldr.w	r3, [r8]
 80076b8:	461c      	mov	r4, r3
 80076ba:	bb5c      	cbnz	r4, 8007714 <_malloc_r+0x90>
 80076bc:	4629      	mov	r1, r5
 80076be:	4638      	mov	r0, r7
 80076c0:	f7ff ffc0 	bl	8007644 <sbrk_aligned>
 80076c4:	1c43      	adds	r3, r0, #1
 80076c6:	4604      	mov	r4, r0
 80076c8:	d155      	bne.n	8007776 <_malloc_r+0xf2>
 80076ca:	f8d8 4000 	ldr.w	r4, [r8]
 80076ce:	4626      	mov	r6, r4
 80076d0:	2e00      	cmp	r6, #0
 80076d2:	d145      	bne.n	8007760 <_malloc_r+0xdc>
 80076d4:	2c00      	cmp	r4, #0
 80076d6:	d048      	beq.n	800776a <_malloc_r+0xe6>
 80076d8:	6823      	ldr	r3, [r4, #0]
 80076da:	4631      	mov	r1, r6
 80076dc:	4638      	mov	r0, r7
 80076de:	eb04 0903 	add.w	r9, r4, r3
 80076e2:	f000 fe5f 	bl	80083a4 <_sbrk_r>
 80076e6:	4581      	cmp	r9, r0
 80076e8:	d13f      	bne.n	800776a <_malloc_r+0xe6>
 80076ea:	6821      	ldr	r1, [r4, #0]
 80076ec:	1a6d      	subs	r5, r5, r1
 80076ee:	4629      	mov	r1, r5
 80076f0:	4638      	mov	r0, r7
 80076f2:	f7ff ffa7 	bl	8007644 <sbrk_aligned>
 80076f6:	3001      	adds	r0, #1
 80076f8:	d037      	beq.n	800776a <_malloc_r+0xe6>
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	442b      	add	r3, r5
 80076fe:	6023      	str	r3, [r4, #0]
 8007700:	f8d8 3000 	ldr.w	r3, [r8]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d038      	beq.n	800777a <_malloc_r+0xf6>
 8007708:	685a      	ldr	r2, [r3, #4]
 800770a:	42a2      	cmp	r2, r4
 800770c:	d12b      	bne.n	8007766 <_malloc_r+0xe2>
 800770e:	2200      	movs	r2, #0
 8007710:	605a      	str	r2, [r3, #4]
 8007712:	e00f      	b.n	8007734 <_malloc_r+0xb0>
 8007714:	6822      	ldr	r2, [r4, #0]
 8007716:	1b52      	subs	r2, r2, r5
 8007718:	d41f      	bmi.n	800775a <_malloc_r+0xd6>
 800771a:	2a0b      	cmp	r2, #11
 800771c:	d917      	bls.n	800774e <_malloc_r+0xca>
 800771e:	1961      	adds	r1, r4, r5
 8007720:	42a3      	cmp	r3, r4
 8007722:	6025      	str	r5, [r4, #0]
 8007724:	bf18      	it	ne
 8007726:	6059      	strne	r1, [r3, #4]
 8007728:	6863      	ldr	r3, [r4, #4]
 800772a:	bf08      	it	eq
 800772c:	f8c8 1000 	streq.w	r1, [r8]
 8007730:	5162      	str	r2, [r4, r5]
 8007732:	604b      	str	r3, [r1, #4]
 8007734:	4638      	mov	r0, r7
 8007736:	f104 060b 	add.w	r6, r4, #11
 800773a:	f000 f829 	bl	8007790 <__malloc_unlock>
 800773e:	f026 0607 	bic.w	r6, r6, #7
 8007742:	1d23      	adds	r3, r4, #4
 8007744:	1af2      	subs	r2, r6, r3
 8007746:	d0ae      	beq.n	80076a6 <_malloc_r+0x22>
 8007748:	1b9b      	subs	r3, r3, r6
 800774a:	50a3      	str	r3, [r4, r2]
 800774c:	e7ab      	b.n	80076a6 <_malloc_r+0x22>
 800774e:	42a3      	cmp	r3, r4
 8007750:	6862      	ldr	r2, [r4, #4]
 8007752:	d1dd      	bne.n	8007710 <_malloc_r+0x8c>
 8007754:	f8c8 2000 	str.w	r2, [r8]
 8007758:	e7ec      	b.n	8007734 <_malloc_r+0xb0>
 800775a:	4623      	mov	r3, r4
 800775c:	6864      	ldr	r4, [r4, #4]
 800775e:	e7ac      	b.n	80076ba <_malloc_r+0x36>
 8007760:	4634      	mov	r4, r6
 8007762:	6876      	ldr	r6, [r6, #4]
 8007764:	e7b4      	b.n	80076d0 <_malloc_r+0x4c>
 8007766:	4613      	mov	r3, r2
 8007768:	e7cc      	b.n	8007704 <_malloc_r+0x80>
 800776a:	230c      	movs	r3, #12
 800776c:	603b      	str	r3, [r7, #0]
 800776e:	4638      	mov	r0, r7
 8007770:	f000 f80e 	bl	8007790 <__malloc_unlock>
 8007774:	e797      	b.n	80076a6 <_malloc_r+0x22>
 8007776:	6025      	str	r5, [r4, #0]
 8007778:	e7dc      	b.n	8007734 <_malloc_r+0xb0>
 800777a:	605b      	str	r3, [r3, #4]
 800777c:	deff      	udf	#255	; 0xff
 800777e:	bf00      	nop
 8007780:	200005c8 	.word	0x200005c8

08007784 <__malloc_lock>:
 8007784:	4801      	ldr	r0, [pc, #4]	; (800778c <__malloc_lock+0x8>)
 8007786:	f7ff b88a 	b.w	800689e <__retarget_lock_acquire_recursive>
 800778a:	bf00      	nop
 800778c:	200005c4 	.word	0x200005c4

08007790 <__malloc_unlock>:
 8007790:	4801      	ldr	r0, [pc, #4]	; (8007798 <__malloc_unlock+0x8>)
 8007792:	f7ff b885 	b.w	80068a0 <__retarget_lock_release_recursive>
 8007796:	bf00      	nop
 8007798:	200005c4 	.word	0x200005c4

0800779c <_Balloc>:
 800779c:	b570      	push	{r4, r5, r6, lr}
 800779e:	69c6      	ldr	r6, [r0, #28]
 80077a0:	4604      	mov	r4, r0
 80077a2:	460d      	mov	r5, r1
 80077a4:	b976      	cbnz	r6, 80077c4 <_Balloc+0x28>
 80077a6:	2010      	movs	r0, #16
 80077a8:	f7ff ff44 	bl	8007634 <malloc>
 80077ac:	4602      	mov	r2, r0
 80077ae:	61e0      	str	r0, [r4, #28]
 80077b0:	b920      	cbnz	r0, 80077bc <_Balloc+0x20>
 80077b2:	4b18      	ldr	r3, [pc, #96]	; (8007814 <_Balloc+0x78>)
 80077b4:	4818      	ldr	r0, [pc, #96]	; (8007818 <_Balloc+0x7c>)
 80077b6:	216b      	movs	r1, #107	; 0x6b
 80077b8:	f000 fe12 	bl	80083e0 <__assert_func>
 80077bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077c0:	6006      	str	r6, [r0, #0]
 80077c2:	60c6      	str	r6, [r0, #12]
 80077c4:	69e6      	ldr	r6, [r4, #28]
 80077c6:	68f3      	ldr	r3, [r6, #12]
 80077c8:	b183      	cbz	r3, 80077ec <_Balloc+0x50>
 80077ca:	69e3      	ldr	r3, [r4, #28]
 80077cc:	68db      	ldr	r3, [r3, #12]
 80077ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80077d2:	b9b8      	cbnz	r0, 8007804 <_Balloc+0x68>
 80077d4:	2101      	movs	r1, #1
 80077d6:	fa01 f605 	lsl.w	r6, r1, r5
 80077da:	1d72      	adds	r2, r6, #5
 80077dc:	0092      	lsls	r2, r2, #2
 80077de:	4620      	mov	r0, r4
 80077e0:	f000 fe1c 	bl	800841c <_calloc_r>
 80077e4:	b160      	cbz	r0, 8007800 <_Balloc+0x64>
 80077e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80077ea:	e00e      	b.n	800780a <_Balloc+0x6e>
 80077ec:	2221      	movs	r2, #33	; 0x21
 80077ee:	2104      	movs	r1, #4
 80077f0:	4620      	mov	r0, r4
 80077f2:	f000 fe13 	bl	800841c <_calloc_r>
 80077f6:	69e3      	ldr	r3, [r4, #28]
 80077f8:	60f0      	str	r0, [r6, #12]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d1e4      	bne.n	80077ca <_Balloc+0x2e>
 8007800:	2000      	movs	r0, #0
 8007802:	bd70      	pop	{r4, r5, r6, pc}
 8007804:	6802      	ldr	r2, [r0, #0]
 8007806:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800780a:	2300      	movs	r3, #0
 800780c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007810:	e7f7      	b.n	8007802 <_Balloc+0x66>
 8007812:	bf00      	nop
 8007814:	08008911 	.word	0x08008911
 8007818:	08008991 	.word	0x08008991

0800781c <_Bfree>:
 800781c:	b570      	push	{r4, r5, r6, lr}
 800781e:	69c6      	ldr	r6, [r0, #28]
 8007820:	4605      	mov	r5, r0
 8007822:	460c      	mov	r4, r1
 8007824:	b976      	cbnz	r6, 8007844 <_Bfree+0x28>
 8007826:	2010      	movs	r0, #16
 8007828:	f7ff ff04 	bl	8007634 <malloc>
 800782c:	4602      	mov	r2, r0
 800782e:	61e8      	str	r0, [r5, #28]
 8007830:	b920      	cbnz	r0, 800783c <_Bfree+0x20>
 8007832:	4b09      	ldr	r3, [pc, #36]	; (8007858 <_Bfree+0x3c>)
 8007834:	4809      	ldr	r0, [pc, #36]	; (800785c <_Bfree+0x40>)
 8007836:	218f      	movs	r1, #143	; 0x8f
 8007838:	f000 fdd2 	bl	80083e0 <__assert_func>
 800783c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007840:	6006      	str	r6, [r0, #0]
 8007842:	60c6      	str	r6, [r0, #12]
 8007844:	b13c      	cbz	r4, 8007856 <_Bfree+0x3a>
 8007846:	69eb      	ldr	r3, [r5, #28]
 8007848:	6862      	ldr	r2, [r4, #4]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007850:	6021      	str	r1, [r4, #0]
 8007852:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007856:	bd70      	pop	{r4, r5, r6, pc}
 8007858:	08008911 	.word	0x08008911
 800785c:	08008991 	.word	0x08008991

08007860 <__multadd>:
 8007860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007864:	690d      	ldr	r5, [r1, #16]
 8007866:	4607      	mov	r7, r0
 8007868:	460c      	mov	r4, r1
 800786a:	461e      	mov	r6, r3
 800786c:	f101 0c14 	add.w	ip, r1, #20
 8007870:	2000      	movs	r0, #0
 8007872:	f8dc 3000 	ldr.w	r3, [ip]
 8007876:	b299      	uxth	r1, r3
 8007878:	fb02 6101 	mla	r1, r2, r1, r6
 800787c:	0c1e      	lsrs	r6, r3, #16
 800787e:	0c0b      	lsrs	r3, r1, #16
 8007880:	fb02 3306 	mla	r3, r2, r6, r3
 8007884:	b289      	uxth	r1, r1
 8007886:	3001      	adds	r0, #1
 8007888:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800788c:	4285      	cmp	r5, r0
 800788e:	f84c 1b04 	str.w	r1, [ip], #4
 8007892:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007896:	dcec      	bgt.n	8007872 <__multadd+0x12>
 8007898:	b30e      	cbz	r6, 80078de <__multadd+0x7e>
 800789a:	68a3      	ldr	r3, [r4, #8]
 800789c:	42ab      	cmp	r3, r5
 800789e:	dc19      	bgt.n	80078d4 <__multadd+0x74>
 80078a0:	6861      	ldr	r1, [r4, #4]
 80078a2:	4638      	mov	r0, r7
 80078a4:	3101      	adds	r1, #1
 80078a6:	f7ff ff79 	bl	800779c <_Balloc>
 80078aa:	4680      	mov	r8, r0
 80078ac:	b928      	cbnz	r0, 80078ba <__multadd+0x5a>
 80078ae:	4602      	mov	r2, r0
 80078b0:	4b0c      	ldr	r3, [pc, #48]	; (80078e4 <__multadd+0x84>)
 80078b2:	480d      	ldr	r0, [pc, #52]	; (80078e8 <__multadd+0x88>)
 80078b4:	21ba      	movs	r1, #186	; 0xba
 80078b6:	f000 fd93 	bl	80083e0 <__assert_func>
 80078ba:	6922      	ldr	r2, [r4, #16]
 80078bc:	3202      	adds	r2, #2
 80078be:	f104 010c 	add.w	r1, r4, #12
 80078c2:	0092      	lsls	r2, r2, #2
 80078c4:	300c      	adds	r0, #12
 80078c6:	f000 fd7d 	bl	80083c4 <memcpy>
 80078ca:	4621      	mov	r1, r4
 80078cc:	4638      	mov	r0, r7
 80078ce:	f7ff ffa5 	bl	800781c <_Bfree>
 80078d2:	4644      	mov	r4, r8
 80078d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80078d8:	3501      	adds	r5, #1
 80078da:	615e      	str	r6, [r3, #20]
 80078dc:	6125      	str	r5, [r4, #16]
 80078de:	4620      	mov	r0, r4
 80078e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078e4:	08008980 	.word	0x08008980
 80078e8:	08008991 	.word	0x08008991

080078ec <__hi0bits>:
 80078ec:	0c03      	lsrs	r3, r0, #16
 80078ee:	041b      	lsls	r3, r3, #16
 80078f0:	b9d3      	cbnz	r3, 8007928 <__hi0bits+0x3c>
 80078f2:	0400      	lsls	r0, r0, #16
 80078f4:	2310      	movs	r3, #16
 80078f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80078fa:	bf04      	itt	eq
 80078fc:	0200      	lsleq	r0, r0, #8
 80078fe:	3308      	addeq	r3, #8
 8007900:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007904:	bf04      	itt	eq
 8007906:	0100      	lsleq	r0, r0, #4
 8007908:	3304      	addeq	r3, #4
 800790a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800790e:	bf04      	itt	eq
 8007910:	0080      	lsleq	r0, r0, #2
 8007912:	3302      	addeq	r3, #2
 8007914:	2800      	cmp	r0, #0
 8007916:	db05      	blt.n	8007924 <__hi0bits+0x38>
 8007918:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800791c:	f103 0301 	add.w	r3, r3, #1
 8007920:	bf08      	it	eq
 8007922:	2320      	moveq	r3, #32
 8007924:	4618      	mov	r0, r3
 8007926:	4770      	bx	lr
 8007928:	2300      	movs	r3, #0
 800792a:	e7e4      	b.n	80078f6 <__hi0bits+0xa>

0800792c <__lo0bits>:
 800792c:	6803      	ldr	r3, [r0, #0]
 800792e:	f013 0207 	ands.w	r2, r3, #7
 8007932:	d00c      	beq.n	800794e <__lo0bits+0x22>
 8007934:	07d9      	lsls	r1, r3, #31
 8007936:	d422      	bmi.n	800797e <__lo0bits+0x52>
 8007938:	079a      	lsls	r2, r3, #30
 800793a:	bf49      	itett	mi
 800793c:	085b      	lsrmi	r3, r3, #1
 800793e:	089b      	lsrpl	r3, r3, #2
 8007940:	6003      	strmi	r3, [r0, #0]
 8007942:	2201      	movmi	r2, #1
 8007944:	bf5c      	itt	pl
 8007946:	6003      	strpl	r3, [r0, #0]
 8007948:	2202      	movpl	r2, #2
 800794a:	4610      	mov	r0, r2
 800794c:	4770      	bx	lr
 800794e:	b299      	uxth	r1, r3
 8007950:	b909      	cbnz	r1, 8007956 <__lo0bits+0x2a>
 8007952:	0c1b      	lsrs	r3, r3, #16
 8007954:	2210      	movs	r2, #16
 8007956:	b2d9      	uxtb	r1, r3
 8007958:	b909      	cbnz	r1, 800795e <__lo0bits+0x32>
 800795a:	3208      	adds	r2, #8
 800795c:	0a1b      	lsrs	r3, r3, #8
 800795e:	0719      	lsls	r1, r3, #28
 8007960:	bf04      	itt	eq
 8007962:	091b      	lsreq	r3, r3, #4
 8007964:	3204      	addeq	r2, #4
 8007966:	0799      	lsls	r1, r3, #30
 8007968:	bf04      	itt	eq
 800796a:	089b      	lsreq	r3, r3, #2
 800796c:	3202      	addeq	r2, #2
 800796e:	07d9      	lsls	r1, r3, #31
 8007970:	d403      	bmi.n	800797a <__lo0bits+0x4e>
 8007972:	085b      	lsrs	r3, r3, #1
 8007974:	f102 0201 	add.w	r2, r2, #1
 8007978:	d003      	beq.n	8007982 <__lo0bits+0x56>
 800797a:	6003      	str	r3, [r0, #0]
 800797c:	e7e5      	b.n	800794a <__lo0bits+0x1e>
 800797e:	2200      	movs	r2, #0
 8007980:	e7e3      	b.n	800794a <__lo0bits+0x1e>
 8007982:	2220      	movs	r2, #32
 8007984:	e7e1      	b.n	800794a <__lo0bits+0x1e>
	...

08007988 <__i2b>:
 8007988:	b510      	push	{r4, lr}
 800798a:	460c      	mov	r4, r1
 800798c:	2101      	movs	r1, #1
 800798e:	f7ff ff05 	bl	800779c <_Balloc>
 8007992:	4602      	mov	r2, r0
 8007994:	b928      	cbnz	r0, 80079a2 <__i2b+0x1a>
 8007996:	4b05      	ldr	r3, [pc, #20]	; (80079ac <__i2b+0x24>)
 8007998:	4805      	ldr	r0, [pc, #20]	; (80079b0 <__i2b+0x28>)
 800799a:	f240 1145 	movw	r1, #325	; 0x145
 800799e:	f000 fd1f 	bl	80083e0 <__assert_func>
 80079a2:	2301      	movs	r3, #1
 80079a4:	6144      	str	r4, [r0, #20]
 80079a6:	6103      	str	r3, [r0, #16]
 80079a8:	bd10      	pop	{r4, pc}
 80079aa:	bf00      	nop
 80079ac:	08008980 	.word	0x08008980
 80079b0:	08008991 	.word	0x08008991

080079b4 <__multiply>:
 80079b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079b8:	4691      	mov	r9, r2
 80079ba:	690a      	ldr	r2, [r1, #16]
 80079bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80079c0:	429a      	cmp	r2, r3
 80079c2:	bfb8      	it	lt
 80079c4:	460b      	movlt	r3, r1
 80079c6:	460c      	mov	r4, r1
 80079c8:	bfbc      	itt	lt
 80079ca:	464c      	movlt	r4, r9
 80079cc:	4699      	movlt	r9, r3
 80079ce:	6927      	ldr	r7, [r4, #16]
 80079d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80079d4:	68a3      	ldr	r3, [r4, #8]
 80079d6:	6861      	ldr	r1, [r4, #4]
 80079d8:	eb07 060a 	add.w	r6, r7, sl
 80079dc:	42b3      	cmp	r3, r6
 80079de:	b085      	sub	sp, #20
 80079e0:	bfb8      	it	lt
 80079e2:	3101      	addlt	r1, #1
 80079e4:	f7ff feda 	bl	800779c <_Balloc>
 80079e8:	b930      	cbnz	r0, 80079f8 <__multiply+0x44>
 80079ea:	4602      	mov	r2, r0
 80079ec:	4b44      	ldr	r3, [pc, #272]	; (8007b00 <__multiply+0x14c>)
 80079ee:	4845      	ldr	r0, [pc, #276]	; (8007b04 <__multiply+0x150>)
 80079f0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80079f4:	f000 fcf4 	bl	80083e0 <__assert_func>
 80079f8:	f100 0514 	add.w	r5, r0, #20
 80079fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a00:	462b      	mov	r3, r5
 8007a02:	2200      	movs	r2, #0
 8007a04:	4543      	cmp	r3, r8
 8007a06:	d321      	bcc.n	8007a4c <__multiply+0x98>
 8007a08:	f104 0314 	add.w	r3, r4, #20
 8007a0c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007a10:	f109 0314 	add.w	r3, r9, #20
 8007a14:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007a18:	9202      	str	r2, [sp, #8]
 8007a1a:	1b3a      	subs	r2, r7, r4
 8007a1c:	3a15      	subs	r2, #21
 8007a1e:	f022 0203 	bic.w	r2, r2, #3
 8007a22:	3204      	adds	r2, #4
 8007a24:	f104 0115 	add.w	r1, r4, #21
 8007a28:	428f      	cmp	r7, r1
 8007a2a:	bf38      	it	cc
 8007a2c:	2204      	movcc	r2, #4
 8007a2e:	9201      	str	r2, [sp, #4]
 8007a30:	9a02      	ldr	r2, [sp, #8]
 8007a32:	9303      	str	r3, [sp, #12]
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d80c      	bhi.n	8007a52 <__multiply+0x9e>
 8007a38:	2e00      	cmp	r6, #0
 8007a3a:	dd03      	ble.n	8007a44 <__multiply+0x90>
 8007a3c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d05b      	beq.n	8007afc <__multiply+0x148>
 8007a44:	6106      	str	r6, [r0, #16]
 8007a46:	b005      	add	sp, #20
 8007a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a4c:	f843 2b04 	str.w	r2, [r3], #4
 8007a50:	e7d8      	b.n	8007a04 <__multiply+0x50>
 8007a52:	f8b3 a000 	ldrh.w	sl, [r3]
 8007a56:	f1ba 0f00 	cmp.w	sl, #0
 8007a5a:	d024      	beq.n	8007aa6 <__multiply+0xf2>
 8007a5c:	f104 0e14 	add.w	lr, r4, #20
 8007a60:	46a9      	mov	r9, r5
 8007a62:	f04f 0c00 	mov.w	ip, #0
 8007a66:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007a6a:	f8d9 1000 	ldr.w	r1, [r9]
 8007a6e:	fa1f fb82 	uxth.w	fp, r2
 8007a72:	b289      	uxth	r1, r1
 8007a74:	fb0a 110b 	mla	r1, sl, fp, r1
 8007a78:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007a7c:	f8d9 2000 	ldr.w	r2, [r9]
 8007a80:	4461      	add	r1, ip
 8007a82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a86:	fb0a c20b 	mla	r2, sl, fp, ip
 8007a8a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007a8e:	b289      	uxth	r1, r1
 8007a90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a94:	4577      	cmp	r7, lr
 8007a96:	f849 1b04 	str.w	r1, [r9], #4
 8007a9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a9e:	d8e2      	bhi.n	8007a66 <__multiply+0xb2>
 8007aa0:	9a01      	ldr	r2, [sp, #4]
 8007aa2:	f845 c002 	str.w	ip, [r5, r2]
 8007aa6:	9a03      	ldr	r2, [sp, #12]
 8007aa8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007aac:	3304      	adds	r3, #4
 8007aae:	f1b9 0f00 	cmp.w	r9, #0
 8007ab2:	d021      	beq.n	8007af8 <__multiply+0x144>
 8007ab4:	6829      	ldr	r1, [r5, #0]
 8007ab6:	f104 0c14 	add.w	ip, r4, #20
 8007aba:	46ae      	mov	lr, r5
 8007abc:	f04f 0a00 	mov.w	sl, #0
 8007ac0:	f8bc b000 	ldrh.w	fp, [ip]
 8007ac4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007ac8:	fb09 220b 	mla	r2, r9, fp, r2
 8007acc:	4452      	add	r2, sl
 8007ace:	b289      	uxth	r1, r1
 8007ad0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ad4:	f84e 1b04 	str.w	r1, [lr], #4
 8007ad8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007adc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ae0:	f8be 1000 	ldrh.w	r1, [lr]
 8007ae4:	fb09 110a 	mla	r1, r9, sl, r1
 8007ae8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007aec:	4567      	cmp	r7, ip
 8007aee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007af2:	d8e5      	bhi.n	8007ac0 <__multiply+0x10c>
 8007af4:	9a01      	ldr	r2, [sp, #4]
 8007af6:	50a9      	str	r1, [r5, r2]
 8007af8:	3504      	adds	r5, #4
 8007afa:	e799      	b.n	8007a30 <__multiply+0x7c>
 8007afc:	3e01      	subs	r6, #1
 8007afe:	e79b      	b.n	8007a38 <__multiply+0x84>
 8007b00:	08008980 	.word	0x08008980
 8007b04:	08008991 	.word	0x08008991

08007b08 <__pow5mult>:
 8007b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b0c:	4615      	mov	r5, r2
 8007b0e:	f012 0203 	ands.w	r2, r2, #3
 8007b12:	4606      	mov	r6, r0
 8007b14:	460f      	mov	r7, r1
 8007b16:	d007      	beq.n	8007b28 <__pow5mult+0x20>
 8007b18:	4c25      	ldr	r4, [pc, #148]	; (8007bb0 <__pow5mult+0xa8>)
 8007b1a:	3a01      	subs	r2, #1
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b22:	f7ff fe9d 	bl	8007860 <__multadd>
 8007b26:	4607      	mov	r7, r0
 8007b28:	10ad      	asrs	r5, r5, #2
 8007b2a:	d03d      	beq.n	8007ba8 <__pow5mult+0xa0>
 8007b2c:	69f4      	ldr	r4, [r6, #28]
 8007b2e:	b97c      	cbnz	r4, 8007b50 <__pow5mult+0x48>
 8007b30:	2010      	movs	r0, #16
 8007b32:	f7ff fd7f 	bl	8007634 <malloc>
 8007b36:	4602      	mov	r2, r0
 8007b38:	61f0      	str	r0, [r6, #28]
 8007b3a:	b928      	cbnz	r0, 8007b48 <__pow5mult+0x40>
 8007b3c:	4b1d      	ldr	r3, [pc, #116]	; (8007bb4 <__pow5mult+0xac>)
 8007b3e:	481e      	ldr	r0, [pc, #120]	; (8007bb8 <__pow5mult+0xb0>)
 8007b40:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007b44:	f000 fc4c 	bl	80083e0 <__assert_func>
 8007b48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b4c:	6004      	str	r4, [r0, #0]
 8007b4e:	60c4      	str	r4, [r0, #12]
 8007b50:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007b54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b58:	b94c      	cbnz	r4, 8007b6e <__pow5mult+0x66>
 8007b5a:	f240 2171 	movw	r1, #625	; 0x271
 8007b5e:	4630      	mov	r0, r6
 8007b60:	f7ff ff12 	bl	8007988 <__i2b>
 8007b64:	2300      	movs	r3, #0
 8007b66:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	6003      	str	r3, [r0, #0]
 8007b6e:	f04f 0900 	mov.w	r9, #0
 8007b72:	07eb      	lsls	r3, r5, #31
 8007b74:	d50a      	bpl.n	8007b8c <__pow5mult+0x84>
 8007b76:	4639      	mov	r1, r7
 8007b78:	4622      	mov	r2, r4
 8007b7a:	4630      	mov	r0, r6
 8007b7c:	f7ff ff1a 	bl	80079b4 <__multiply>
 8007b80:	4639      	mov	r1, r7
 8007b82:	4680      	mov	r8, r0
 8007b84:	4630      	mov	r0, r6
 8007b86:	f7ff fe49 	bl	800781c <_Bfree>
 8007b8a:	4647      	mov	r7, r8
 8007b8c:	106d      	asrs	r5, r5, #1
 8007b8e:	d00b      	beq.n	8007ba8 <__pow5mult+0xa0>
 8007b90:	6820      	ldr	r0, [r4, #0]
 8007b92:	b938      	cbnz	r0, 8007ba4 <__pow5mult+0x9c>
 8007b94:	4622      	mov	r2, r4
 8007b96:	4621      	mov	r1, r4
 8007b98:	4630      	mov	r0, r6
 8007b9a:	f7ff ff0b 	bl	80079b4 <__multiply>
 8007b9e:	6020      	str	r0, [r4, #0]
 8007ba0:	f8c0 9000 	str.w	r9, [r0]
 8007ba4:	4604      	mov	r4, r0
 8007ba6:	e7e4      	b.n	8007b72 <__pow5mult+0x6a>
 8007ba8:	4638      	mov	r0, r7
 8007baa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bae:	bf00      	nop
 8007bb0:	08008ae0 	.word	0x08008ae0
 8007bb4:	08008911 	.word	0x08008911
 8007bb8:	08008991 	.word	0x08008991

08007bbc <__lshift>:
 8007bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bc0:	460c      	mov	r4, r1
 8007bc2:	6849      	ldr	r1, [r1, #4]
 8007bc4:	6923      	ldr	r3, [r4, #16]
 8007bc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007bca:	68a3      	ldr	r3, [r4, #8]
 8007bcc:	4607      	mov	r7, r0
 8007bce:	4691      	mov	r9, r2
 8007bd0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007bd4:	f108 0601 	add.w	r6, r8, #1
 8007bd8:	42b3      	cmp	r3, r6
 8007bda:	db0b      	blt.n	8007bf4 <__lshift+0x38>
 8007bdc:	4638      	mov	r0, r7
 8007bde:	f7ff fddd 	bl	800779c <_Balloc>
 8007be2:	4605      	mov	r5, r0
 8007be4:	b948      	cbnz	r0, 8007bfa <__lshift+0x3e>
 8007be6:	4602      	mov	r2, r0
 8007be8:	4b28      	ldr	r3, [pc, #160]	; (8007c8c <__lshift+0xd0>)
 8007bea:	4829      	ldr	r0, [pc, #164]	; (8007c90 <__lshift+0xd4>)
 8007bec:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007bf0:	f000 fbf6 	bl	80083e0 <__assert_func>
 8007bf4:	3101      	adds	r1, #1
 8007bf6:	005b      	lsls	r3, r3, #1
 8007bf8:	e7ee      	b.n	8007bd8 <__lshift+0x1c>
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	f100 0114 	add.w	r1, r0, #20
 8007c00:	f100 0210 	add.w	r2, r0, #16
 8007c04:	4618      	mov	r0, r3
 8007c06:	4553      	cmp	r3, sl
 8007c08:	db33      	blt.n	8007c72 <__lshift+0xb6>
 8007c0a:	6920      	ldr	r0, [r4, #16]
 8007c0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c10:	f104 0314 	add.w	r3, r4, #20
 8007c14:	f019 091f 	ands.w	r9, r9, #31
 8007c18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c20:	d02b      	beq.n	8007c7a <__lshift+0xbe>
 8007c22:	f1c9 0e20 	rsb	lr, r9, #32
 8007c26:	468a      	mov	sl, r1
 8007c28:	2200      	movs	r2, #0
 8007c2a:	6818      	ldr	r0, [r3, #0]
 8007c2c:	fa00 f009 	lsl.w	r0, r0, r9
 8007c30:	4310      	orrs	r0, r2
 8007c32:	f84a 0b04 	str.w	r0, [sl], #4
 8007c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c3a:	459c      	cmp	ip, r3
 8007c3c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c40:	d8f3      	bhi.n	8007c2a <__lshift+0x6e>
 8007c42:	ebac 0304 	sub.w	r3, ip, r4
 8007c46:	3b15      	subs	r3, #21
 8007c48:	f023 0303 	bic.w	r3, r3, #3
 8007c4c:	3304      	adds	r3, #4
 8007c4e:	f104 0015 	add.w	r0, r4, #21
 8007c52:	4584      	cmp	ip, r0
 8007c54:	bf38      	it	cc
 8007c56:	2304      	movcc	r3, #4
 8007c58:	50ca      	str	r2, [r1, r3]
 8007c5a:	b10a      	cbz	r2, 8007c60 <__lshift+0xa4>
 8007c5c:	f108 0602 	add.w	r6, r8, #2
 8007c60:	3e01      	subs	r6, #1
 8007c62:	4638      	mov	r0, r7
 8007c64:	612e      	str	r6, [r5, #16]
 8007c66:	4621      	mov	r1, r4
 8007c68:	f7ff fdd8 	bl	800781c <_Bfree>
 8007c6c:	4628      	mov	r0, r5
 8007c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c72:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c76:	3301      	adds	r3, #1
 8007c78:	e7c5      	b.n	8007c06 <__lshift+0x4a>
 8007c7a:	3904      	subs	r1, #4
 8007c7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c80:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c84:	459c      	cmp	ip, r3
 8007c86:	d8f9      	bhi.n	8007c7c <__lshift+0xc0>
 8007c88:	e7ea      	b.n	8007c60 <__lshift+0xa4>
 8007c8a:	bf00      	nop
 8007c8c:	08008980 	.word	0x08008980
 8007c90:	08008991 	.word	0x08008991

08007c94 <__mcmp>:
 8007c94:	b530      	push	{r4, r5, lr}
 8007c96:	6902      	ldr	r2, [r0, #16]
 8007c98:	690c      	ldr	r4, [r1, #16]
 8007c9a:	1b12      	subs	r2, r2, r4
 8007c9c:	d10e      	bne.n	8007cbc <__mcmp+0x28>
 8007c9e:	f100 0314 	add.w	r3, r0, #20
 8007ca2:	3114      	adds	r1, #20
 8007ca4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ca8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007cac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007cb0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007cb4:	42a5      	cmp	r5, r4
 8007cb6:	d003      	beq.n	8007cc0 <__mcmp+0x2c>
 8007cb8:	d305      	bcc.n	8007cc6 <__mcmp+0x32>
 8007cba:	2201      	movs	r2, #1
 8007cbc:	4610      	mov	r0, r2
 8007cbe:	bd30      	pop	{r4, r5, pc}
 8007cc0:	4283      	cmp	r3, r0
 8007cc2:	d3f3      	bcc.n	8007cac <__mcmp+0x18>
 8007cc4:	e7fa      	b.n	8007cbc <__mcmp+0x28>
 8007cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8007cca:	e7f7      	b.n	8007cbc <__mcmp+0x28>

08007ccc <__mdiff>:
 8007ccc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd0:	460c      	mov	r4, r1
 8007cd2:	4606      	mov	r6, r0
 8007cd4:	4611      	mov	r1, r2
 8007cd6:	4620      	mov	r0, r4
 8007cd8:	4690      	mov	r8, r2
 8007cda:	f7ff ffdb 	bl	8007c94 <__mcmp>
 8007cde:	1e05      	subs	r5, r0, #0
 8007ce0:	d110      	bne.n	8007d04 <__mdiff+0x38>
 8007ce2:	4629      	mov	r1, r5
 8007ce4:	4630      	mov	r0, r6
 8007ce6:	f7ff fd59 	bl	800779c <_Balloc>
 8007cea:	b930      	cbnz	r0, 8007cfa <__mdiff+0x2e>
 8007cec:	4b3a      	ldr	r3, [pc, #232]	; (8007dd8 <__mdiff+0x10c>)
 8007cee:	4602      	mov	r2, r0
 8007cf0:	f240 2137 	movw	r1, #567	; 0x237
 8007cf4:	4839      	ldr	r0, [pc, #228]	; (8007ddc <__mdiff+0x110>)
 8007cf6:	f000 fb73 	bl	80083e0 <__assert_func>
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d04:	bfa4      	itt	ge
 8007d06:	4643      	movge	r3, r8
 8007d08:	46a0      	movge	r8, r4
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007d10:	bfa6      	itte	ge
 8007d12:	461c      	movge	r4, r3
 8007d14:	2500      	movge	r5, #0
 8007d16:	2501      	movlt	r5, #1
 8007d18:	f7ff fd40 	bl	800779c <_Balloc>
 8007d1c:	b920      	cbnz	r0, 8007d28 <__mdiff+0x5c>
 8007d1e:	4b2e      	ldr	r3, [pc, #184]	; (8007dd8 <__mdiff+0x10c>)
 8007d20:	4602      	mov	r2, r0
 8007d22:	f240 2145 	movw	r1, #581	; 0x245
 8007d26:	e7e5      	b.n	8007cf4 <__mdiff+0x28>
 8007d28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007d2c:	6926      	ldr	r6, [r4, #16]
 8007d2e:	60c5      	str	r5, [r0, #12]
 8007d30:	f104 0914 	add.w	r9, r4, #20
 8007d34:	f108 0514 	add.w	r5, r8, #20
 8007d38:	f100 0e14 	add.w	lr, r0, #20
 8007d3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007d40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007d44:	f108 0210 	add.w	r2, r8, #16
 8007d48:	46f2      	mov	sl, lr
 8007d4a:	2100      	movs	r1, #0
 8007d4c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007d50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007d54:	fa11 f88b 	uxtah	r8, r1, fp
 8007d58:	b299      	uxth	r1, r3
 8007d5a:	0c1b      	lsrs	r3, r3, #16
 8007d5c:	eba8 0801 	sub.w	r8, r8, r1
 8007d60:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007d64:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007d68:	fa1f f888 	uxth.w	r8, r8
 8007d6c:	1419      	asrs	r1, r3, #16
 8007d6e:	454e      	cmp	r6, r9
 8007d70:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007d74:	f84a 3b04 	str.w	r3, [sl], #4
 8007d78:	d8e8      	bhi.n	8007d4c <__mdiff+0x80>
 8007d7a:	1b33      	subs	r3, r6, r4
 8007d7c:	3b15      	subs	r3, #21
 8007d7e:	f023 0303 	bic.w	r3, r3, #3
 8007d82:	3304      	adds	r3, #4
 8007d84:	3415      	adds	r4, #21
 8007d86:	42a6      	cmp	r6, r4
 8007d88:	bf38      	it	cc
 8007d8a:	2304      	movcc	r3, #4
 8007d8c:	441d      	add	r5, r3
 8007d8e:	4473      	add	r3, lr
 8007d90:	469e      	mov	lr, r3
 8007d92:	462e      	mov	r6, r5
 8007d94:	4566      	cmp	r6, ip
 8007d96:	d30e      	bcc.n	8007db6 <__mdiff+0xea>
 8007d98:	f10c 0203 	add.w	r2, ip, #3
 8007d9c:	1b52      	subs	r2, r2, r5
 8007d9e:	f022 0203 	bic.w	r2, r2, #3
 8007da2:	3d03      	subs	r5, #3
 8007da4:	45ac      	cmp	ip, r5
 8007da6:	bf38      	it	cc
 8007da8:	2200      	movcc	r2, #0
 8007daa:	4413      	add	r3, r2
 8007dac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007db0:	b17a      	cbz	r2, 8007dd2 <__mdiff+0x106>
 8007db2:	6107      	str	r7, [r0, #16]
 8007db4:	e7a4      	b.n	8007d00 <__mdiff+0x34>
 8007db6:	f856 8b04 	ldr.w	r8, [r6], #4
 8007dba:	fa11 f288 	uxtah	r2, r1, r8
 8007dbe:	1414      	asrs	r4, r2, #16
 8007dc0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007dc4:	b292      	uxth	r2, r2
 8007dc6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007dca:	f84e 2b04 	str.w	r2, [lr], #4
 8007dce:	1421      	asrs	r1, r4, #16
 8007dd0:	e7e0      	b.n	8007d94 <__mdiff+0xc8>
 8007dd2:	3f01      	subs	r7, #1
 8007dd4:	e7ea      	b.n	8007dac <__mdiff+0xe0>
 8007dd6:	bf00      	nop
 8007dd8:	08008980 	.word	0x08008980
 8007ddc:	08008991 	.word	0x08008991

08007de0 <__d2b>:
 8007de0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007de4:	460f      	mov	r7, r1
 8007de6:	2101      	movs	r1, #1
 8007de8:	ec59 8b10 	vmov	r8, r9, d0
 8007dec:	4616      	mov	r6, r2
 8007dee:	f7ff fcd5 	bl	800779c <_Balloc>
 8007df2:	4604      	mov	r4, r0
 8007df4:	b930      	cbnz	r0, 8007e04 <__d2b+0x24>
 8007df6:	4602      	mov	r2, r0
 8007df8:	4b24      	ldr	r3, [pc, #144]	; (8007e8c <__d2b+0xac>)
 8007dfa:	4825      	ldr	r0, [pc, #148]	; (8007e90 <__d2b+0xb0>)
 8007dfc:	f240 310f 	movw	r1, #783	; 0x30f
 8007e00:	f000 faee 	bl	80083e0 <__assert_func>
 8007e04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007e08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e0c:	bb2d      	cbnz	r5, 8007e5a <__d2b+0x7a>
 8007e0e:	9301      	str	r3, [sp, #4]
 8007e10:	f1b8 0300 	subs.w	r3, r8, #0
 8007e14:	d026      	beq.n	8007e64 <__d2b+0x84>
 8007e16:	4668      	mov	r0, sp
 8007e18:	9300      	str	r3, [sp, #0]
 8007e1a:	f7ff fd87 	bl	800792c <__lo0bits>
 8007e1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007e22:	b1e8      	cbz	r0, 8007e60 <__d2b+0x80>
 8007e24:	f1c0 0320 	rsb	r3, r0, #32
 8007e28:	fa02 f303 	lsl.w	r3, r2, r3
 8007e2c:	430b      	orrs	r3, r1
 8007e2e:	40c2      	lsrs	r2, r0
 8007e30:	6163      	str	r3, [r4, #20]
 8007e32:	9201      	str	r2, [sp, #4]
 8007e34:	9b01      	ldr	r3, [sp, #4]
 8007e36:	61a3      	str	r3, [r4, #24]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	bf14      	ite	ne
 8007e3c:	2202      	movne	r2, #2
 8007e3e:	2201      	moveq	r2, #1
 8007e40:	6122      	str	r2, [r4, #16]
 8007e42:	b1bd      	cbz	r5, 8007e74 <__d2b+0x94>
 8007e44:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007e48:	4405      	add	r5, r0
 8007e4a:	603d      	str	r5, [r7, #0]
 8007e4c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007e50:	6030      	str	r0, [r6, #0]
 8007e52:	4620      	mov	r0, r4
 8007e54:	b003      	add	sp, #12
 8007e56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e5e:	e7d6      	b.n	8007e0e <__d2b+0x2e>
 8007e60:	6161      	str	r1, [r4, #20]
 8007e62:	e7e7      	b.n	8007e34 <__d2b+0x54>
 8007e64:	a801      	add	r0, sp, #4
 8007e66:	f7ff fd61 	bl	800792c <__lo0bits>
 8007e6a:	9b01      	ldr	r3, [sp, #4]
 8007e6c:	6163      	str	r3, [r4, #20]
 8007e6e:	3020      	adds	r0, #32
 8007e70:	2201      	movs	r2, #1
 8007e72:	e7e5      	b.n	8007e40 <__d2b+0x60>
 8007e74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007e7c:	6038      	str	r0, [r7, #0]
 8007e7e:	6918      	ldr	r0, [r3, #16]
 8007e80:	f7ff fd34 	bl	80078ec <__hi0bits>
 8007e84:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e88:	e7e2      	b.n	8007e50 <__d2b+0x70>
 8007e8a:	bf00      	nop
 8007e8c:	08008980 	.word	0x08008980
 8007e90:	08008991 	.word	0x08008991

08007e94 <__sfputc_r>:
 8007e94:	6893      	ldr	r3, [r2, #8]
 8007e96:	3b01      	subs	r3, #1
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	b410      	push	{r4}
 8007e9c:	6093      	str	r3, [r2, #8]
 8007e9e:	da08      	bge.n	8007eb2 <__sfputc_r+0x1e>
 8007ea0:	6994      	ldr	r4, [r2, #24]
 8007ea2:	42a3      	cmp	r3, r4
 8007ea4:	db01      	blt.n	8007eaa <__sfputc_r+0x16>
 8007ea6:	290a      	cmp	r1, #10
 8007ea8:	d103      	bne.n	8007eb2 <__sfputc_r+0x1e>
 8007eaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007eae:	f000 b9e3 	b.w	8008278 <__swbuf_r>
 8007eb2:	6813      	ldr	r3, [r2, #0]
 8007eb4:	1c58      	adds	r0, r3, #1
 8007eb6:	6010      	str	r0, [r2, #0]
 8007eb8:	7019      	strb	r1, [r3, #0]
 8007eba:	4608      	mov	r0, r1
 8007ebc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ec0:	4770      	bx	lr

08007ec2 <__sfputs_r>:
 8007ec2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec4:	4606      	mov	r6, r0
 8007ec6:	460f      	mov	r7, r1
 8007ec8:	4614      	mov	r4, r2
 8007eca:	18d5      	adds	r5, r2, r3
 8007ecc:	42ac      	cmp	r4, r5
 8007ece:	d101      	bne.n	8007ed4 <__sfputs_r+0x12>
 8007ed0:	2000      	movs	r0, #0
 8007ed2:	e007      	b.n	8007ee4 <__sfputs_r+0x22>
 8007ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ed8:	463a      	mov	r2, r7
 8007eda:	4630      	mov	r0, r6
 8007edc:	f7ff ffda 	bl	8007e94 <__sfputc_r>
 8007ee0:	1c43      	adds	r3, r0, #1
 8007ee2:	d1f3      	bne.n	8007ecc <__sfputs_r+0xa>
 8007ee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ee8 <_vfiprintf_r>:
 8007ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eec:	460d      	mov	r5, r1
 8007eee:	b09d      	sub	sp, #116	; 0x74
 8007ef0:	4614      	mov	r4, r2
 8007ef2:	4698      	mov	r8, r3
 8007ef4:	4606      	mov	r6, r0
 8007ef6:	b118      	cbz	r0, 8007f00 <_vfiprintf_r+0x18>
 8007ef8:	6a03      	ldr	r3, [r0, #32]
 8007efa:	b90b      	cbnz	r3, 8007f00 <_vfiprintf_r+0x18>
 8007efc:	f7fe fbc6 	bl	800668c <__sinit>
 8007f00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f02:	07d9      	lsls	r1, r3, #31
 8007f04:	d405      	bmi.n	8007f12 <_vfiprintf_r+0x2a>
 8007f06:	89ab      	ldrh	r3, [r5, #12]
 8007f08:	059a      	lsls	r2, r3, #22
 8007f0a:	d402      	bmi.n	8007f12 <_vfiprintf_r+0x2a>
 8007f0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f0e:	f7fe fcc6 	bl	800689e <__retarget_lock_acquire_recursive>
 8007f12:	89ab      	ldrh	r3, [r5, #12]
 8007f14:	071b      	lsls	r3, r3, #28
 8007f16:	d501      	bpl.n	8007f1c <_vfiprintf_r+0x34>
 8007f18:	692b      	ldr	r3, [r5, #16]
 8007f1a:	b99b      	cbnz	r3, 8007f44 <_vfiprintf_r+0x5c>
 8007f1c:	4629      	mov	r1, r5
 8007f1e:	4630      	mov	r0, r6
 8007f20:	f000 f9e8 	bl	80082f4 <__swsetup_r>
 8007f24:	b170      	cbz	r0, 8007f44 <_vfiprintf_r+0x5c>
 8007f26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f28:	07dc      	lsls	r4, r3, #31
 8007f2a:	d504      	bpl.n	8007f36 <_vfiprintf_r+0x4e>
 8007f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f30:	b01d      	add	sp, #116	; 0x74
 8007f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f36:	89ab      	ldrh	r3, [r5, #12]
 8007f38:	0598      	lsls	r0, r3, #22
 8007f3a:	d4f7      	bmi.n	8007f2c <_vfiprintf_r+0x44>
 8007f3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f3e:	f7fe fcaf 	bl	80068a0 <__retarget_lock_release_recursive>
 8007f42:	e7f3      	b.n	8007f2c <_vfiprintf_r+0x44>
 8007f44:	2300      	movs	r3, #0
 8007f46:	9309      	str	r3, [sp, #36]	; 0x24
 8007f48:	2320      	movs	r3, #32
 8007f4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f52:	2330      	movs	r3, #48	; 0x30
 8007f54:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008108 <_vfiprintf_r+0x220>
 8007f58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f5c:	f04f 0901 	mov.w	r9, #1
 8007f60:	4623      	mov	r3, r4
 8007f62:	469a      	mov	sl, r3
 8007f64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f68:	b10a      	cbz	r2, 8007f6e <_vfiprintf_r+0x86>
 8007f6a:	2a25      	cmp	r2, #37	; 0x25
 8007f6c:	d1f9      	bne.n	8007f62 <_vfiprintf_r+0x7a>
 8007f6e:	ebba 0b04 	subs.w	fp, sl, r4
 8007f72:	d00b      	beq.n	8007f8c <_vfiprintf_r+0xa4>
 8007f74:	465b      	mov	r3, fp
 8007f76:	4622      	mov	r2, r4
 8007f78:	4629      	mov	r1, r5
 8007f7a:	4630      	mov	r0, r6
 8007f7c:	f7ff ffa1 	bl	8007ec2 <__sfputs_r>
 8007f80:	3001      	adds	r0, #1
 8007f82:	f000 80a9 	beq.w	80080d8 <_vfiprintf_r+0x1f0>
 8007f86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f88:	445a      	add	r2, fp
 8007f8a:	9209      	str	r2, [sp, #36]	; 0x24
 8007f8c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f000 80a1 	beq.w	80080d8 <_vfiprintf_r+0x1f0>
 8007f96:	2300      	movs	r3, #0
 8007f98:	f04f 32ff 	mov.w	r2, #4294967295
 8007f9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fa0:	f10a 0a01 	add.w	sl, sl, #1
 8007fa4:	9304      	str	r3, [sp, #16]
 8007fa6:	9307      	str	r3, [sp, #28]
 8007fa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fac:	931a      	str	r3, [sp, #104]	; 0x68
 8007fae:	4654      	mov	r4, sl
 8007fb0:	2205      	movs	r2, #5
 8007fb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fb6:	4854      	ldr	r0, [pc, #336]	; (8008108 <_vfiprintf_r+0x220>)
 8007fb8:	f7f8 f90a 	bl	80001d0 <memchr>
 8007fbc:	9a04      	ldr	r2, [sp, #16]
 8007fbe:	b9d8      	cbnz	r0, 8007ff8 <_vfiprintf_r+0x110>
 8007fc0:	06d1      	lsls	r1, r2, #27
 8007fc2:	bf44      	itt	mi
 8007fc4:	2320      	movmi	r3, #32
 8007fc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fca:	0713      	lsls	r3, r2, #28
 8007fcc:	bf44      	itt	mi
 8007fce:	232b      	movmi	r3, #43	; 0x2b
 8007fd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fd4:	f89a 3000 	ldrb.w	r3, [sl]
 8007fd8:	2b2a      	cmp	r3, #42	; 0x2a
 8007fda:	d015      	beq.n	8008008 <_vfiprintf_r+0x120>
 8007fdc:	9a07      	ldr	r2, [sp, #28]
 8007fde:	4654      	mov	r4, sl
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	f04f 0c0a 	mov.w	ip, #10
 8007fe6:	4621      	mov	r1, r4
 8007fe8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fec:	3b30      	subs	r3, #48	; 0x30
 8007fee:	2b09      	cmp	r3, #9
 8007ff0:	d94d      	bls.n	800808e <_vfiprintf_r+0x1a6>
 8007ff2:	b1b0      	cbz	r0, 8008022 <_vfiprintf_r+0x13a>
 8007ff4:	9207      	str	r2, [sp, #28]
 8007ff6:	e014      	b.n	8008022 <_vfiprintf_r+0x13a>
 8007ff8:	eba0 0308 	sub.w	r3, r0, r8
 8007ffc:	fa09 f303 	lsl.w	r3, r9, r3
 8008000:	4313      	orrs	r3, r2
 8008002:	9304      	str	r3, [sp, #16]
 8008004:	46a2      	mov	sl, r4
 8008006:	e7d2      	b.n	8007fae <_vfiprintf_r+0xc6>
 8008008:	9b03      	ldr	r3, [sp, #12]
 800800a:	1d19      	adds	r1, r3, #4
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	9103      	str	r1, [sp, #12]
 8008010:	2b00      	cmp	r3, #0
 8008012:	bfbb      	ittet	lt
 8008014:	425b      	neglt	r3, r3
 8008016:	f042 0202 	orrlt.w	r2, r2, #2
 800801a:	9307      	strge	r3, [sp, #28]
 800801c:	9307      	strlt	r3, [sp, #28]
 800801e:	bfb8      	it	lt
 8008020:	9204      	strlt	r2, [sp, #16]
 8008022:	7823      	ldrb	r3, [r4, #0]
 8008024:	2b2e      	cmp	r3, #46	; 0x2e
 8008026:	d10c      	bne.n	8008042 <_vfiprintf_r+0x15a>
 8008028:	7863      	ldrb	r3, [r4, #1]
 800802a:	2b2a      	cmp	r3, #42	; 0x2a
 800802c:	d134      	bne.n	8008098 <_vfiprintf_r+0x1b0>
 800802e:	9b03      	ldr	r3, [sp, #12]
 8008030:	1d1a      	adds	r2, r3, #4
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	9203      	str	r2, [sp, #12]
 8008036:	2b00      	cmp	r3, #0
 8008038:	bfb8      	it	lt
 800803a:	f04f 33ff 	movlt.w	r3, #4294967295
 800803e:	3402      	adds	r4, #2
 8008040:	9305      	str	r3, [sp, #20]
 8008042:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008118 <_vfiprintf_r+0x230>
 8008046:	7821      	ldrb	r1, [r4, #0]
 8008048:	2203      	movs	r2, #3
 800804a:	4650      	mov	r0, sl
 800804c:	f7f8 f8c0 	bl	80001d0 <memchr>
 8008050:	b138      	cbz	r0, 8008062 <_vfiprintf_r+0x17a>
 8008052:	9b04      	ldr	r3, [sp, #16]
 8008054:	eba0 000a 	sub.w	r0, r0, sl
 8008058:	2240      	movs	r2, #64	; 0x40
 800805a:	4082      	lsls	r2, r0
 800805c:	4313      	orrs	r3, r2
 800805e:	3401      	adds	r4, #1
 8008060:	9304      	str	r3, [sp, #16]
 8008062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008066:	4829      	ldr	r0, [pc, #164]	; (800810c <_vfiprintf_r+0x224>)
 8008068:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800806c:	2206      	movs	r2, #6
 800806e:	f7f8 f8af 	bl	80001d0 <memchr>
 8008072:	2800      	cmp	r0, #0
 8008074:	d03f      	beq.n	80080f6 <_vfiprintf_r+0x20e>
 8008076:	4b26      	ldr	r3, [pc, #152]	; (8008110 <_vfiprintf_r+0x228>)
 8008078:	bb1b      	cbnz	r3, 80080c2 <_vfiprintf_r+0x1da>
 800807a:	9b03      	ldr	r3, [sp, #12]
 800807c:	3307      	adds	r3, #7
 800807e:	f023 0307 	bic.w	r3, r3, #7
 8008082:	3308      	adds	r3, #8
 8008084:	9303      	str	r3, [sp, #12]
 8008086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008088:	443b      	add	r3, r7
 800808a:	9309      	str	r3, [sp, #36]	; 0x24
 800808c:	e768      	b.n	8007f60 <_vfiprintf_r+0x78>
 800808e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008092:	460c      	mov	r4, r1
 8008094:	2001      	movs	r0, #1
 8008096:	e7a6      	b.n	8007fe6 <_vfiprintf_r+0xfe>
 8008098:	2300      	movs	r3, #0
 800809a:	3401      	adds	r4, #1
 800809c:	9305      	str	r3, [sp, #20]
 800809e:	4619      	mov	r1, r3
 80080a0:	f04f 0c0a 	mov.w	ip, #10
 80080a4:	4620      	mov	r0, r4
 80080a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080aa:	3a30      	subs	r2, #48	; 0x30
 80080ac:	2a09      	cmp	r2, #9
 80080ae:	d903      	bls.n	80080b8 <_vfiprintf_r+0x1d0>
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d0c6      	beq.n	8008042 <_vfiprintf_r+0x15a>
 80080b4:	9105      	str	r1, [sp, #20]
 80080b6:	e7c4      	b.n	8008042 <_vfiprintf_r+0x15a>
 80080b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80080bc:	4604      	mov	r4, r0
 80080be:	2301      	movs	r3, #1
 80080c0:	e7f0      	b.n	80080a4 <_vfiprintf_r+0x1bc>
 80080c2:	ab03      	add	r3, sp, #12
 80080c4:	9300      	str	r3, [sp, #0]
 80080c6:	462a      	mov	r2, r5
 80080c8:	4b12      	ldr	r3, [pc, #72]	; (8008114 <_vfiprintf_r+0x22c>)
 80080ca:	a904      	add	r1, sp, #16
 80080cc:	4630      	mov	r0, r6
 80080ce:	f7fd fe8b 	bl	8005de8 <_printf_float>
 80080d2:	4607      	mov	r7, r0
 80080d4:	1c78      	adds	r0, r7, #1
 80080d6:	d1d6      	bne.n	8008086 <_vfiprintf_r+0x19e>
 80080d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080da:	07d9      	lsls	r1, r3, #31
 80080dc:	d405      	bmi.n	80080ea <_vfiprintf_r+0x202>
 80080de:	89ab      	ldrh	r3, [r5, #12]
 80080e0:	059a      	lsls	r2, r3, #22
 80080e2:	d402      	bmi.n	80080ea <_vfiprintf_r+0x202>
 80080e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080e6:	f7fe fbdb 	bl	80068a0 <__retarget_lock_release_recursive>
 80080ea:	89ab      	ldrh	r3, [r5, #12]
 80080ec:	065b      	lsls	r3, r3, #25
 80080ee:	f53f af1d 	bmi.w	8007f2c <_vfiprintf_r+0x44>
 80080f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080f4:	e71c      	b.n	8007f30 <_vfiprintf_r+0x48>
 80080f6:	ab03      	add	r3, sp, #12
 80080f8:	9300      	str	r3, [sp, #0]
 80080fa:	462a      	mov	r2, r5
 80080fc:	4b05      	ldr	r3, [pc, #20]	; (8008114 <_vfiprintf_r+0x22c>)
 80080fe:	a904      	add	r1, sp, #16
 8008100:	4630      	mov	r0, r6
 8008102:	f7fe f915 	bl	8006330 <_printf_i>
 8008106:	e7e4      	b.n	80080d2 <_vfiprintf_r+0x1ea>
 8008108:	08008aec 	.word	0x08008aec
 800810c:	08008af6 	.word	0x08008af6
 8008110:	08005de9 	.word	0x08005de9
 8008114:	08007ec3 	.word	0x08007ec3
 8008118:	08008af2 	.word	0x08008af2

0800811c <__sflush_r>:
 800811c:	898a      	ldrh	r2, [r1, #12]
 800811e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008122:	4605      	mov	r5, r0
 8008124:	0710      	lsls	r0, r2, #28
 8008126:	460c      	mov	r4, r1
 8008128:	d458      	bmi.n	80081dc <__sflush_r+0xc0>
 800812a:	684b      	ldr	r3, [r1, #4]
 800812c:	2b00      	cmp	r3, #0
 800812e:	dc05      	bgt.n	800813c <__sflush_r+0x20>
 8008130:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008132:	2b00      	cmp	r3, #0
 8008134:	dc02      	bgt.n	800813c <__sflush_r+0x20>
 8008136:	2000      	movs	r0, #0
 8008138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800813c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800813e:	2e00      	cmp	r6, #0
 8008140:	d0f9      	beq.n	8008136 <__sflush_r+0x1a>
 8008142:	2300      	movs	r3, #0
 8008144:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008148:	682f      	ldr	r7, [r5, #0]
 800814a:	6a21      	ldr	r1, [r4, #32]
 800814c:	602b      	str	r3, [r5, #0]
 800814e:	d032      	beq.n	80081b6 <__sflush_r+0x9a>
 8008150:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008152:	89a3      	ldrh	r3, [r4, #12]
 8008154:	075a      	lsls	r2, r3, #29
 8008156:	d505      	bpl.n	8008164 <__sflush_r+0x48>
 8008158:	6863      	ldr	r3, [r4, #4]
 800815a:	1ac0      	subs	r0, r0, r3
 800815c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800815e:	b10b      	cbz	r3, 8008164 <__sflush_r+0x48>
 8008160:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008162:	1ac0      	subs	r0, r0, r3
 8008164:	2300      	movs	r3, #0
 8008166:	4602      	mov	r2, r0
 8008168:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800816a:	6a21      	ldr	r1, [r4, #32]
 800816c:	4628      	mov	r0, r5
 800816e:	47b0      	blx	r6
 8008170:	1c43      	adds	r3, r0, #1
 8008172:	89a3      	ldrh	r3, [r4, #12]
 8008174:	d106      	bne.n	8008184 <__sflush_r+0x68>
 8008176:	6829      	ldr	r1, [r5, #0]
 8008178:	291d      	cmp	r1, #29
 800817a:	d82b      	bhi.n	80081d4 <__sflush_r+0xb8>
 800817c:	4a29      	ldr	r2, [pc, #164]	; (8008224 <__sflush_r+0x108>)
 800817e:	410a      	asrs	r2, r1
 8008180:	07d6      	lsls	r6, r2, #31
 8008182:	d427      	bmi.n	80081d4 <__sflush_r+0xb8>
 8008184:	2200      	movs	r2, #0
 8008186:	6062      	str	r2, [r4, #4]
 8008188:	04d9      	lsls	r1, r3, #19
 800818a:	6922      	ldr	r2, [r4, #16]
 800818c:	6022      	str	r2, [r4, #0]
 800818e:	d504      	bpl.n	800819a <__sflush_r+0x7e>
 8008190:	1c42      	adds	r2, r0, #1
 8008192:	d101      	bne.n	8008198 <__sflush_r+0x7c>
 8008194:	682b      	ldr	r3, [r5, #0]
 8008196:	b903      	cbnz	r3, 800819a <__sflush_r+0x7e>
 8008198:	6560      	str	r0, [r4, #84]	; 0x54
 800819a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800819c:	602f      	str	r7, [r5, #0]
 800819e:	2900      	cmp	r1, #0
 80081a0:	d0c9      	beq.n	8008136 <__sflush_r+0x1a>
 80081a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081a6:	4299      	cmp	r1, r3
 80081a8:	d002      	beq.n	80081b0 <__sflush_r+0x94>
 80081aa:	4628      	mov	r0, r5
 80081ac:	f7ff f9f6 	bl	800759c <_free_r>
 80081b0:	2000      	movs	r0, #0
 80081b2:	6360      	str	r0, [r4, #52]	; 0x34
 80081b4:	e7c0      	b.n	8008138 <__sflush_r+0x1c>
 80081b6:	2301      	movs	r3, #1
 80081b8:	4628      	mov	r0, r5
 80081ba:	47b0      	blx	r6
 80081bc:	1c41      	adds	r1, r0, #1
 80081be:	d1c8      	bne.n	8008152 <__sflush_r+0x36>
 80081c0:	682b      	ldr	r3, [r5, #0]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d0c5      	beq.n	8008152 <__sflush_r+0x36>
 80081c6:	2b1d      	cmp	r3, #29
 80081c8:	d001      	beq.n	80081ce <__sflush_r+0xb2>
 80081ca:	2b16      	cmp	r3, #22
 80081cc:	d101      	bne.n	80081d2 <__sflush_r+0xb6>
 80081ce:	602f      	str	r7, [r5, #0]
 80081d0:	e7b1      	b.n	8008136 <__sflush_r+0x1a>
 80081d2:	89a3      	ldrh	r3, [r4, #12]
 80081d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081d8:	81a3      	strh	r3, [r4, #12]
 80081da:	e7ad      	b.n	8008138 <__sflush_r+0x1c>
 80081dc:	690f      	ldr	r7, [r1, #16]
 80081de:	2f00      	cmp	r7, #0
 80081e0:	d0a9      	beq.n	8008136 <__sflush_r+0x1a>
 80081e2:	0793      	lsls	r3, r2, #30
 80081e4:	680e      	ldr	r6, [r1, #0]
 80081e6:	bf08      	it	eq
 80081e8:	694b      	ldreq	r3, [r1, #20]
 80081ea:	600f      	str	r7, [r1, #0]
 80081ec:	bf18      	it	ne
 80081ee:	2300      	movne	r3, #0
 80081f0:	eba6 0807 	sub.w	r8, r6, r7
 80081f4:	608b      	str	r3, [r1, #8]
 80081f6:	f1b8 0f00 	cmp.w	r8, #0
 80081fa:	dd9c      	ble.n	8008136 <__sflush_r+0x1a>
 80081fc:	6a21      	ldr	r1, [r4, #32]
 80081fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008200:	4643      	mov	r3, r8
 8008202:	463a      	mov	r2, r7
 8008204:	4628      	mov	r0, r5
 8008206:	47b0      	blx	r6
 8008208:	2800      	cmp	r0, #0
 800820a:	dc06      	bgt.n	800821a <__sflush_r+0xfe>
 800820c:	89a3      	ldrh	r3, [r4, #12]
 800820e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008212:	81a3      	strh	r3, [r4, #12]
 8008214:	f04f 30ff 	mov.w	r0, #4294967295
 8008218:	e78e      	b.n	8008138 <__sflush_r+0x1c>
 800821a:	4407      	add	r7, r0
 800821c:	eba8 0800 	sub.w	r8, r8, r0
 8008220:	e7e9      	b.n	80081f6 <__sflush_r+0xda>
 8008222:	bf00      	nop
 8008224:	dfbffffe 	.word	0xdfbffffe

08008228 <_fflush_r>:
 8008228:	b538      	push	{r3, r4, r5, lr}
 800822a:	690b      	ldr	r3, [r1, #16]
 800822c:	4605      	mov	r5, r0
 800822e:	460c      	mov	r4, r1
 8008230:	b913      	cbnz	r3, 8008238 <_fflush_r+0x10>
 8008232:	2500      	movs	r5, #0
 8008234:	4628      	mov	r0, r5
 8008236:	bd38      	pop	{r3, r4, r5, pc}
 8008238:	b118      	cbz	r0, 8008242 <_fflush_r+0x1a>
 800823a:	6a03      	ldr	r3, [r0, #32]
 800823c:	b90b      	cbnz	r3, 8008242 <_fflush_r+0x1a>
 800823e:	f7fe fa25 	bl	800668c <__sinit>
 8008242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d0f3      	beq.n	8008232 <_fflush_r+0xa>
 800824a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800824c:	07d0      	lsls	r0, r2, #31
 800824e:	d404      	bmi.n	800825a <_fflush_r+0x32>
 8008250:	0599      	lsls	r1, r3, #22
 8008252:	d402      	bmi.n	800825a <_fflush_r+0x32>
 8008254:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008256:	f7fe fb22 	bl	800689e <__retarget_lock_acquire_recursive>
 800825a:	4628      	mov	r0, r5
 800825c:	4621      	mov	r1, r4
 800825e:	f7ff ff5d 	bl	800811c <__sflush_r>
 8008262:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008264:	07da      	lsls	r2, r3, #31
 8008266:	4605      	mov	r5, r0
 8008268:	d4e4      	bmi.n	8008234 <_fflush_r+0xc>
 800826a:	89a3      	ldrh	r3, [r4, #12]
 800826c:	059b      	lsls	r3, r3, #22
 800826e:	d4e1      	bmi.n	8008234 <_fflush_r+0xc>
 8008270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008272:	f7fe fb15 	bl	80068a0 <__retarget_lock_release_recursive>
 8008276:	e7dd      	b.n	8008234 <_fflush_r+0xc>

08008278 <__swbuf_r>:
 8008278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800827a:	460e      	mov	r6, r1
 800827c:	4614      	mov	r4, r2
 800827e:	4605      	mov	r5, r0
 8008280:	b118      	cbz	r0, 800828a <__swbuf_r+0x12>
 8008282:	6a03      	ldr	r3, [r0, #32]
 8008284:	b90b      	cbnz	r3, 800828a <__swbuf_r+0x12>
 8008286:	f7fe fa01 	bl	800668c <__sinit>
 800828a:	69a3      	ldr	r3, [r4, #24]
 800828c:	60a3      	str	r3, [r4, #8]
 800828e:	89a3      	ldrh	r3, [r4, #12]
 8008290:	071a      	lsls	r2, r3, #28
 8008292:	d525      	bpl.n	80082e0 <__swbuf_r+0x68>
 8008294:	6923      	ldr	r3, [r4, #16]
 8008296:	b31b      	cbz	r3, 80082e0 <__swbuf_r+0x68>
 8008298:	6823      	ldr	r3, [r4, #0]
 800829a:	6922      	ldr	r2, [r4, #16]
 800829c:	1a98      	subs	r0, r3, r2
 800829e:	6963      	ldr	r3, [r4, #20]
 80082a0:	b2f6      	uxtb	r6, r6
 80082a2:	4283      	cmp	r3, r0
 80082a4:	4637      	mov	r7, r6
 80082a6:	dc04      	bgt.n	80082b2 <__swbuf_r+0x3a>
 80082a8:	4621      	mov	r1, r4
 80082aa:	4628      	mov	r0, r5
 80082ac:	f7ff ffbc 	bl	8008228 <_fflush_r>
 80082b0:	b9e0      	cbnz	r0, 80082ec <__swbuf_r+0x74>
 80082b2:	68a3      	ldr	r3, [r4, #8]
 80082b4:	3b01      	subs	r3, #1
 80082b6:	60a3      	str	r3, [r4, #8]
 80082b8:	6823      	ldr	r3, [r4, #0]
 80082ba:	1c5a      	adds	r2, r3, #1
 80082bc:	6022      	str	r2, [r4, #0]
 80082be:	701e      	strb	r6, [r3, #0]
 80082c0:	6962      	ldr	r2, [r4, #20]
 80082c2:	1c43      	adds	r3, r0, #1
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d004      	beq.n	80082d2 <__swbuf_r+0x5a>
 80082c8:	89a3      	ldrh	r3, [r4, #12]
 80082ca:	07db      	lsls	r3, r3, #31
 80082cc:	d506      	bpl.n	80082dc <__swbuf_r+0x64>
 80082ce:	2e0a      	cmp	r6, #10
 80082d0:	d104      	bne.n	80082dc <__swbuf_r+0x64>
 80082d2:	4621      	mov	r1, r4
 80082d4:	4628      	mov	r0, r5
 80082d6:	f7ff ffa7 	bl	8008228 <_fflush_r>
 80082da:	b938      	cbnz	r0, 80082ec <__swbuf_r+0x74>
 80082dc:	4638      	mov	r0, r7
 80082de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082e0:	4621      	mov	r1, r4
 80082e2:	4628      	mov	r0, r5
 80082e4:	f000 f806 	bl	80082f4 <__swsetup_r>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	d0d5      	beq.n	8008298 <__swbuf_r+0x20>
 80082ec:	f04f 37ff 	mov.w	r7, #4294967295
 80082f0:	e7f4      	b.n	80082dc <__swbuf_r+0x64>
	...

080082f4 <__swsetup_r>:
 80082f4:	b538      	push	{r3, r4, r5, lr}
 80082f6:	4b2a      	ldr	r3, [pc, #168]	; (80083a0 <__swsetup_r+0xac>)
 80082f8:	4605      	mov	r5, r0
 80082fa:	6818      	ldr	r0, [r3, #0]
 80082fc:	460c      	mov	r4, r1
 80082fe:	b118      	cbz	r0, 8008308 <__swsetup_r+0x14>
 8008300:	6a03      	ldr	r3, [r0, #32]
 8008302:	b90b      	cbnz	r3, 8008308 <__swsetup_r+0x14>
 8008304:	f7fe f9c2 	bl	800668c <__sinit>
 8008308:	89a3      	ldrh	r3, [r4, #12]
 800830a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800830e:	0718      	lsls	r0, r3, #28
 8008310:	d422      	bmi.n	8008358 <__swsetup_r+0x64>
 8008312:	06d9      	lsls	r1, r3, #27
 8008314:	d407      	bmi.n	8008326 <__swsetup_r+0x32>
 8008316:	2309      	movs	r3, #9
 8008318:	602b      	str	r3, [r5, #0]
 800831a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800831e:	81a3      	strh	r3, [r4, #12]
 8008320:	f04f 30ff 	mov.w	r0, #4294967295
 8008324:	e034      	b.n	8008390 <__swsetup_r+0x9c>
 8008326:	0758      	lsls	r0, r3, #29
 8008328:	d512      	bpl.n	8008350 <__swsetup_r+0x5c>
 800832a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800832c:	b141      	cbz	r1, 8008340 <__swsetup_r+0x4c>
 800832e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008332:	4299      	cmp	r1, r3
 8008334:	d002      	beq.n	800833c <__swsetup_r+0x48>
 8008336:	4628      	mov	r0, r5
 8008338:	f7ff f930 	bl	800759c <_free_r>
 800833c:	2300      	movs	r3, #0
 800833e:	6363      	str	r3, [r4, #52]	; 0x34
 8008340:	89a3      	ldrh	r3, [r4, #12]
 8008342:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008346:	81a3      	strh	r3, [r4, #12]
 8008348:	2300      	movs	r3, #0
 800834a:	6063      	str	r3, [r4, #4]
 800834c:	6923      	ldr	r3, [r4, #16]
 800834e:	6023      	str	r3, [r4, #0]
 8008350:	89a3      	ldrh	r3, [r4, #12]
 8008352:	f043 0308 	orr.w	r3, r3, #8
 8008356:	81a3      	strh	r3, [r4, #12]
 8008358:	6923      	ldr	r3, [r4, #16]
 800835a:	b94b      	cbnz	r3, 8008370 <__swsetup_r+0x7c>
 800835c:	89a3      	ldrh	r3, [r4, #12]
 800835e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008362:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008366:	d003      	beq.n	8008370 <__swsetup_r+0x7c>
 8008368:	4621      	mov	r1, r4
 800836a:	4628      	mov	r0, r5
 800836c:	f000 f8c4 	bl	80084f8 <__smakebuf_r>
 8008370:	89a0      	ldrh	r0, [r4, #12]
 8008372:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008376:	f010 0301 	ands.w	r3, r0, #1
 800837a:	d00a      	beq.n	8008392 <__swsetup_r+0x9e>
 800837c:	2300      	movs	r3, #0
 800837e:	60a3      	str	r3, [r4, #8]
 8008380:	6963      	ldr	r3, [r4, #20]
 8008382:	425b      	negs	r3, r3
 8008384:	61a3      	str	r3, [r4, #24]
 8008386:	6923      	ldr	r3, [r4, #16]
 8008388:	b943      	cbnz	r3, 800839c <__swsetup_r+0xa8>
 800838a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800838e:	d1c4      	bne.n	800831a <__swsetup_r+0x26>
 8008390:	bd38      	pop	{r3, r4, r5, pc}
 8008392:	0781      	lsls	r1, r0, #30
 8008394:	bf58      	it	pl
 8008396:	6963      	ldrpl	r3, [r4, #20]
 8008398:	60a3      	str	r3, [r4, #8]
 800839a:	e7f4      	b.n	8008386 <__swsetup_r+0x92>
 800839c:	2000      	movs	r0, #0
 800839e:	e7f7      	b.n	8008390 <__swsetup_r+0x9c>
 80083a0:	20000064 	.word	0x20000064

080083a4 <_sbrk_r>:
 80083a4:	b538      	push	{r3, r4, r5, lr}
 80083a6:	4d06      	ldr	r5, [pc, #24]	; (80083c0 <_sbrk_r+0x1c>)
 80083a8:	2300      	movs	r3, #0
 80083aa:	4604      	mov	r4, r0
 80083ac:	4608      	mov	r0, r1
 80083ae:	602b      	str	r3, [r5, #0]
 80083b0:	f7f9 fd54 	bl	8001e5c <_sbrk>
 80083b4:	1c43      	adds	r3, r0, #1
 80083b6:	d102      	bne.n	80083be <_sbrk_r+0x1a>
 80083b8:	682b      	ldr	r3, [r5, #0]
 80083ba:	b103      	cbz	r3, 80083be <_sbrk_r+0x1a>
 80083bc:	6023      	str	r3, [r4, #0]
 80083be:	bd38      	pop	{r3, r4, r5, pc}
 80083c0:	200005c0 	.word	0x200005c0

080083c4 <memcpy>:
 80083c4:	440a      	add	r2, r1
 80083c6:	4291      	cmp	r1, r2
 80083c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80083cc:	d100      	bne.n	80083d0 <memcpy+0xc>
 80083ce:	4770      	bx	lr
 80083d0:	b510      	push	{r4, lr}
 80083d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083da:	4291      	cmp	r1, r2
 80083dc:	d1f9      	bne.n	80083d2 <memcpy+0xe>
 80083de:	bd10      	pop	{r4, pc}

080083e0 <__assert_func>:
 80083e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083e2:	4614      	mov	r4, r2
 80083e4:	461a      	mov	r2, r3
 80083e6:	4b09      	ldr	r3, [pc, #36]	; (800840c <__assert_func+0x2c>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4605      	mov	r5, r0
 80083ec:	68d8      	ldr	r0, [r3, #12]
 80083ee:	b14c      	cbz	r4, 8008404 <__assert_func+0x24>
 80083f0:	4b07      	ldr	r3, [pc, #28]	; (8008410 <__assert_func+0x30>)
 80083f2:	9100      	str	r1, [sp, #0]
 80083f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083f8:	4906      	ldr	r1, [pc, #24]	; (8008414 <__assert_func+0x34>)
 80083fa:	462b      	mov	r3, r5
 80083fc:	f000 f844 	bl	8008488 <fiprintf>
 8008400:	f000 f8d8 	bl	80085b4 <abort>
 8008404:	4b04      	ldr	r3, [pc, #16]	; (8008418 <__assert_func+0x38>)
 8008406:	461c      	mov	r4, r3
 8008408:	e7f3      	b.n	80083f2 <__assert_func+0x12>
 800840a:	bf00      	nop
 800840c:	20000064 	.word	0x20000064
 8008410:	08008b07 	.word	0x08008b07
 8008414:	08008b14 	.word	0x08008b14
 8008418:	08008b42 	.word	0x08008b42

0800841c <_calloc_r>:
 800841c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800841e:	fba1 2402 	umull	r2, r4, r1, r2
 8008422:	b94c      	cbnz	r4, 8008438 <_calloc_r+0x1c>
 8008424:	4611      	mov	r1, r2
 8008426:	9201      	str	r2, [sp, #4]
 8008428:	f7ff f92c 	bl	8007684 <_malloc_r>
 800842c:	9a01      	ldr	r2, [sp, #4]
 800842e:	4605      	mov	r5, r0
 8008430:	b930      	cbnz	r0, 8008440 <_calloc_r+0x24>
 8008432:	4628      	mov	r0, r5
 8008434:	b003      	add	sp, #12
 8008436:	bd30      	pop	{r4, r5, pc}
 8008438:	220c      	movs	r2, #12
 800843a:	6002      	str	r2, [r0, #0]
 800843c:	2500      	movs	r5, #0
 800843e:	e7f8      	b.n	8008432 <_calloc_r+0x16>
 8008440:	4621      	mov	r1, r4
 8008442:	f7fe f9ae 	bl	80067a2 <memset>
 8008446:	e7f4      	b.n	8008432 <_calloc_r+0x16>

08008448 <__ascii_mbtowc>:
 8008448:	b082      	sub	sp, #8
 800844a:	b901      	cbnz	r1, 800844e <__ascii_mbtowc+0x6>
 800844c:	a901      	add	r1, sp, #4
 800844e:	b142      	cbz	r2, 8008462 <__ascii_mbtowc+0x1a>
 8008450:	b14b      	cbz	r3, 8008466 <__ascii_mbtowc+0x1e>
 8008452:	7813      	ldrb	r3, [r2, #0]
 8008454:	600b      	str	r3, [r1, #0]
 8008456:	7812      	ldrb	r2, [r2, #0]
 8008458:	1e10      	subs	r0, r2, #0
 800845a:	bf18      	it	ne
 800845c:	2001      	movne	r0, #1
 800845e:	b002      	add	sp, #8
 8008460:	4770      	bx	lr
 8008462:	4610      	mov	r0, r2
 8008464:	e7fb      	b.n	800845e <__ascii_mbtowc+0x16>
 8008466:	f06f 0001 	mvn.w	r0, #1
 800846a:	e7f8      	b.n	800845e <__ascii_mbtowc+0x16>

0800846c <__ascii_wctomb>:
 800846c:	b149      	cbz	r1, 8008482 <__ascii_wctomb+0x16>
 800846e:	2aff      	cmp	r2, #255	; 0xff
 8008470:	bf85      	ittet	hi
 8008472:	238a      	movhi	r3, #138	; 0x8a
 8008474:	6003      	strhi	r3, [r0, #0]
 8008476:	700a      	strbls	r2, [r1, #0]
 8008478:	f04f 30ff 	movhi.w	r0, #4294967295
 800847c:	bf98      	it	ls
 800847e:	2001      	movls	r0, #1
 8008480:	4770      	bx	lr
 8008482:	4608      	mov	r0, r1
 8008484:	4770      	bx	lr
	...

08008488 <fiprintf>:
 8008488:	b40e      	push	{r1, r2, r3}
 800848a:	b503      	push	{r0, r1, lr}
 800848c:	4601      	mov	r1, r0
 800848e:	ab03      	add	r3, sp, #12
 8008490:	4805      	ldr	r0, [pc, #20]	; (80084a8 <fiprintf+0x20>)
 8008492:	f853 2b04 	ldr.w	r2, [r3], #4
 8008496:	6800      	ldr	r0, [r0, #0]
 8008498:	9301      	str	r3, [sp, #4]
 800849a:	f7ff fd25 	bl	8007ee8 <_vfiprintf_r>
 800849e:	b002      	add	sp, #8
 80084a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80084a4:	b003      	add	sp, #12
 80084a6:	4770      	bx	lr
 80084a8:	20000064 	.word	0x20000064

080084ac <__swhatbuf_r>:
 80084ac:	b570      	push	{r4, r5, r6, lr}
 80084ae:	460c      	mov	r4, r1
 80084b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084b4:	2900      	cmp	r1, #0
 80084b6:	b096      	sub	sp, #88	; 0x58
 80084b8:	4615      	mov	r5, r2
 80084ba:	461e      	mov	r6, r3
 80084bc:	da0d      	bge.n	80084da <__swhatbuf_r+0x2e>
 80084be:	89a3      	ldrh	r3, [r4, #12]
 80084c0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80084c4:	f04f 0100 	mov.w	r1, #0
 80084c8:	bf0c      	ite	eq
 80084ca:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80084ce:	2340      	movne	r3, #64	; 0x40
 80084d0:	2000      	movs	r0, #0
 80084d2:	6031      	str	r1, [r6, #0]
 80084d4:	602b      	str	r3, [r5, #0]
 80084d6:	b016      	add	sp, #88	; 0x58
 80084d8:	bd70      	pop	{r4, r5, r6, pc}
 80084da:	466a      	mov	r2, sp
 80084dc:	f000 f848 	bl	8008570 <_fstat_r>
 80084e0:	2800      	cmp	r0, #0
 80084e2:	dbec      	blt.n	80084be <__swhatbuf_r+0x12>
 80084e4:	9901      	ldr	r1, [sp, #4]
 80084e6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80084ea:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80084ee:	4259      	negs	r1, r3
 80084f0:	4159      	adcs	r1, r3
 80084f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084f6:	e7eb      	b.n	80084d0 <__swhatbuf_r+0x24>

080084f8 <__smakebuf_r>:
 80084f8:	898b      	ldrh	r3, [r1, #12]
 80084fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084fc:	079d      	lsls	r5, r3, #30
 80084fe:	4606      	mov	r6, r0
 8008500:	460c      	mov	r4, r1
 8008502:	d507      	bpl.n	8008514 <__smakebuf_r+0x1c>
 8008504:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008508:	6023      	str	r3, [r4, #0]
 800850a:	6123      	str	r3, [r4, #16]
 800850c:	2301      	movs	r3, #1
 800850e:	6163      	str	r3, [r4, #20]
 8008510:	b002      	add	sp, #8
 8008512:	bd70      	pop	{r4, r5, r6, pc}
 8008514:	ab01      	add	r3, sp, #4
 8008516:	466a      	mov	r2, sp
 8008518:	f7ff ffc8 	bl	80084ac <__swhatbuf_r>
 800851c:	9900      	ldr	r1, [sp, #0]
 800851e:	4605      	mov	r5, r0
 8008520:	4630      	mov	r0, r6
 8008522:	f7ff f8af 	bl	8007684 <_malloc_r>
 8008526:	b948      	cbnz	r0, 800853c <__smakebuf_r+0x44>
 8008528:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800852c:	059a      	lsls	r2, r3, #22
 800852e:	d4ef      	bmi.n	8008510 <__smakebuf_r+0x18>
 8008530:	f023 0303 	bic.w	r3, r3, #3
 8008534:	f043 0302 	orr.w	r3, r3, #2
 8008538:	81a3      	strh	r3, [r4, #12]
 800853a:	e7e3      	b.n	8008504 <__smakebuf_r+0xc>
 800853c:	89a3      	ldrh	r3, [r4, #12]
 800853e:	6020      	str	r0, [r4, #0]
 8008540:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008544:	81a3      	strh	r3, [r4, #12]
 8008546:	9b00      	ldr	r3, [sp, #0]
 8008548:	6163      	str	r3, [r4, #20]
 800854a:	9b01      	ldr	r3, [sp, #4]
 800854c:	6120      	str	r0, [r4, #16]
 800854e:	b15b      	cbz	r3, 8008568 <__smakebuf_r+0x70>
 8008550:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008554:	4630      	mov	r0, r6
 8008556:	f000 f81d 	bl	8008594 <_isatty_r>
 800855a:	b128      	cbz	r0, 8008568 <__smakebuf_r+0x70>
 800855c:	89a3      	ldrh	r3, [r4, #12]
 800855e:	f023 0303 	bic.w	r3, r3, #3
 8008562:	f043 0301 	orr.w	r3, r3, #1
 8008566:	81a3      	strh	r3, [r4, #12]
 8008568:	89a3      	ldrh	r3, [r4, #12]
 800856a:	431d      	orrs	r5, r3
 800856c:	81a5      	strh	r5, [r4, #12]
 800856e:	e7cf      	b.n	8008510 <__smakebuf_r+0x18>

08008570 <_fstat_r>:
 8008570:	b538      	push	{r3, r4, r5, lr}
 8008572:	4d07      	ldr	r5, [pc, #28]	; (8008590 <_fstat_r+0x20>)
 8008574:	2300      	movs	r3, #0
 8008576:	4604      	mov	r4, r0
 8008578:	4608      	mov	r0, r1
 800857a:	4611      	mov	r1, r2
 800857c:	602b      	str	r3, [r5, #0]
 800857e:	f7f9 fc44 	bl	8001e0a <_fstat>
 8008582:	1c43      	adds	r3, r0, #1
 8008584:	d102      	bne.n	800858c <_fstat_r+0x1c>
 8008586:	682b      	ldr	r3, [r5, #0]
 8008588:	b103      	cbz	r3, 800858c <_fstat_r+0x1c>
 800858a:	6023      	str	r3, [r4, #0]
 800858c:	bd38      	pop	{r3, r4, r5, pc}
 800858e:	bf00      	nop
 8008590:	200005c0 	.word	0x200005c0

08008594 <_isatty_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	4d06      	ldr	r5, [pc, #24]	; (80085b0 <_isatty_r+0x1c>)
 8008598:	2300      	movs	r3, #0
 800859a:	4604      	mov	r4, r0
 800859c:	4608      	mov	r0, r1
 800859e:	602b      	str	r3, [r5, #0]
 80085a0:	f7f9 fc43 	bl	8001e2a <_isatty>
 80085a4:	1c43      	adds	r3, r0, #1
 80085a6:	d102      	bne.n	80085ae <_isatty_r+0x1a>
 80085a8:	682b      	ldr	r3, [r5, #0]
 80085aa:	b103      	cbz	r3, 80085ae <_isatty_r+0x1a>
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	bd38      	pop	{r3, r4, r5, pc}
 80085b0:	200005c0 	.word	0x200005c0

080085b4 <abort>:
 80085b4:	b508      	push	{r3, lr}
 80085b6:	2006      	movs	r0, #6
 80085b8:	f000 f82c 	bl	8008614 <raise>
 80085bc:	2001      	movs	r0, #1
 80085be:	f7f9 fbd5 	bl	8001d6c <_exit>

080085c2 <_raise_r>:
 80085c2:	291f      	cmp	r1, #31
 80085c4:	b538      	push	{r3, r4, r5, lr}
 80085c6:	4604      	mov	r4, r0
 80085c8:	460d      	mov	r5, r1
 80085ca:	d904      	bls.n	80085d6 <_raise_r+0x14>
 80085cc:	2316      	movs	r3, #22
 80085ce:	6003      	str	r3, [r0, #0]
 80085d0:	f04f 30ff 	mov.w	r0, #4294967295
 80085d4:	bd38      	pop	{r3, r4, r5, pc}
 80085d6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80085d8:	b112      	cbz	r2, 80085e0 <_raise_r+0x1e>
 80085da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80085de:	b94b      	cbnz	r3, 80085f4 <_raise_r+0x32>
 80085e0:	4620      	mov	r0, r4
 80085e2:	f000 f831 	bl	8008648 <_getpid_r>
 80085e6:	462a      	mov	r2, r5
 80085e8:	4601      	mov	r1, r0
 80085ea:	4620      	mov	r0, r4
 80085ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085f0:	f000 b818 	b.w	8008624 <_kill_r>
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d00a      	beq.n	800860e <_raise_r+0x4c>
 80085f8:	1c59      	adds	r1, r3, #1
 80085fa:	d103      	bne.n	8008604 <_raise_r+0x42>
 80085fc:	2316      	movs	r3, #22
 80085fe:	6003      	str	r3, [r0, #0]
 8008600:	2001      	movs	r0, #1
 8008602:	e7e7      	b.n	80085d4 <_raise_r+0x12>
 8008604:	2400      	movs	r4, #0
 8008606:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800860a:	4628      	mov	r0, r5
 800860c:	4798      	blx	r3
 800860e:	2000      	movs	r0, #0
 8008610:	e7e0      	b.n	80085d4 <_raise_r+0x12>
	...

08008614 <raise>:
 8008614:	4b02      	ldr	r3, [pc, #8]	; (8008620 <raise+0xc>)
 8008616:	4601      	mov	r1, r0
 8008618:	6818      	ldr	r0, [r3, #0]
 800861a:	f7ff bfd2 	b.w	80085c2 <_raise_r>
 800861e:	bf00      	nop
 8008620:	20000064 	.word	0x20000064

08008624 <_kill_r>:
 8008624:	b538      	push	{r3, r4, r5, lr}
 8008626:	4d07      	ldr	r5, [pc, #28]	; (8008644 <_kill_r+0x20>)
 8008628:	2300      	movs	r3, #0
 800862a:	4604      	mov	r4, r0
 800862c:	4608      	mov	r0, r1
 800862e:	4611      	mov	r1, r2
 8008630:	602b      	str	r3, [r5, #0]
 8008632:	f7f9 fb8b 	bl	8001d4c <_kill>
 8008636:	1c43      	adds	r3, r0, #1
 8008638:	d102      	bne.n	8008640 <_kill_r+0x1c>
 800863a:	682b      	ldr	r3, [r5, #0]
 800863c:	b103      	cbz	r3, 8008640 <_kill_r+0x1c>
 800863e:	6023      	str	r3, [r4, #0]
 8008640:	bd38      	pop	{r3, r4, r5, pc}
 8008642:	bf00      	nop
 8008644:	200005c0 	.word	0x200005c0

08008648 <_getpid_r>:
 8008648:	f7f9 bb78 	b.w	8001d3c <_getpid>

0800864c <_init>:
 800864c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800864e:	bf00      	nop
 8008650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008652:	bc08      	pop	{r3}
 8008654:	469e      	mov	lr, r3
 8008656:	4770      	bx	lr

08008658 <_fini>:
 8008658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800865a:	bf00      	nop
 800865c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800865e:	bc08      	pop	{r3}
 8008660:	469e      	mov	lr, r3
 8008662:	4770      	bx	lr
