[cols="1s,1,1,1"]
|===
| register
^| lan966x
^| lan969x
^| sparx5

| <<ADDRMAP0>>
^| yes
^| yes
^| yes

| <<ADDRMAP1>>
^| yes
^| yes
^| yes

| <<ADDRMAP2>>
^| yes
^| yes
^| yes

| <<ADDRMAP3>>
^| yes
^| yes
^| yes

| <<ADDRMAP4>>
^| yes
^| yes
^| yes

| <<ADDRMAP5>>
^| yes
^| yes
^| yes

| <<ADDRMAP6>>
^| yes
^| yes
^| yes

| <<ADDRMAP7>>
^s| no
^| yes
^| yes

| <<ADDRMAP8>>
^s| no
^| yes
^| yes

| <<CRCPARCTL1>>
^s| no
^| yes
^| yes

| <<DBICTL>>
^s| no
^| yes
^| yes

| <<DCR>>
^| yes
^| yes
^| yes

| <<DFIMISC>>
^| yes
^| yes
^| yes

| <<DFITMG0>>
^| yes
^| yes
^| yes

| <<DFITMG1>>
^| yes
^| yes
^| yes

| <<DFIUPD0>>
^| yes
^| yes
^| yes

| <<DFIUPD1>>
^| yes
^| yes
^| yes

| <<DRAMTMG0>>
^| yes
^| yes
^| yes

| <<DRAMTMG1>>
^| yes
^| yes
^| yes

| <<DRAMTMG12>>
^s| no
^| yes
^| yes

| <<DRAMTMG2>>
^| yes
^| yes
^| yes

| <<DRAMTMG3>>
^| yes
^| yes
^| yes

| <<DRAMTMG4>>
^| yes
^| yes
^| yes

| <<DRAMTMG5>>
^| yes
^| yes
^| yes

| <<DRAMTMG8>>
^| yes
^| yes
^| yes

| <<DRAMTMG9>>
^s| no
^| yes
^| yes

| <<DSGCR>>
^| yes
^| yes
^| yes

| <<DTCR>>
^| yes
^s| no
^s| no

| <<DTCR0>>
^s| no
^| yes
^| yes

| <<DTCR1>>
^s| no
^| yes
^| yes

| <<DTPR0>>
^| yes
^| yes
^| yes

| <<DTPR1>>
^| yes
^| yes
^| yes

| <<DTPR2>>
^| yes
^| yes
^| yes

| <<DTPR3>>
^s| no
^| yes
^| yes

| <<DTPR4>>
^s| no
^| yes
^| yes

| <<DTPR5>>
^s| no
^| yes
^| yes

| <<DXCCR>>
^| yes
^| yes
^| yes

| <<ECCCFG0>>
^| yes
^| yes
^| yes

| <<INIT0>>
^| yes
^| yes
^| yes

| <<INIT1>>
^| yes
^| yes
^| yes

| <<INIT3>>
^| yes
^| yes
^| yes

| <<INIT4>>
^| yes
^| yes
^| yes

| <<INIT5>>
^| yes
^| yes
^| yes

| <<INIT6>>
^s| no
^| yes
^| yes

| <<INIT7>>
^s| no
^| yes
^| yes

| <<MSTR>>
^| yes
^| yes
^| yes

| <<ODTCFG>>
^| yes
^| yes
^| yes

| <<PCCFG>>
^| yes
^| yes
^| yes

| <<PGCR2>>
^| yes
^| yes
^| yes

| <<PTR0>>
^| yes
^| yes
^| yes

| <<PTR1>>
^| yes
^| yes
^| yes

| <<PTR2>>
^| yes
^| yes
^| yes

| <<PTR3>>
^| yes
^| yes
^| yes

| <<PTR4>>
^| yes
^| yes
^| yes

| <<PWRCTL>>
^| yes
^| yes
^| yes

| <<RFSHCTL0>>
^| yes
^| yes
^| yes

| <<RFSHCTL3>>
^| yes
^| yes
^| yes

| <<RFSHTMG>>
^| yes
^| yes
^| yes

| <<SBRCTL>>
^s| no
^s| no
^| yes

| <<SCHCR1>>
^s| no
^| yes
^| yes

| <<ZQ0CR0>>
^| yes
^s| no
^s| no

| <<ZQ0CR1>>
^| yes
^s| no
^s| no

| <<ZQ0PR>>
^s| no
^| yes
^| yes

| <<ZQ1CR0>>
^| yes
^s| no
^s| no

| <<ZQ1CR1>>
^| yes
^s| no
^s| no

| <<ZQ1PR>>
^s| no
^| yes
^| yes

| <<ZQ2PR>>
^s| no
^| yes
^| yes

| <<ZQCR>>
^s| no
^| yes
^| yes


|===

Register fields below are given including start and end bits. The
value following in parenthesis is the default value.

=== ADDRMAP0

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ADDRMAP_CS_BIT0
^| bit 4..0 (0)


^| bit 4..0 (0)


^| bit 4..0 (0)


|===

=== ADDRMAP1

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ADDRMAP_BANK_B2
^| bit 5..16 (0)


^| bit 5..16 (0)


^| bit 5..16 (0)

| ADDRMAP_BANK_B1
^| bit 5..8 (0)


^| bit 5..8 (0)


^| bit 5..8 (0)

| ADDRMAP_BANK_B0
^| bit 5..0 (0)


^| bit 5..0 (0)


^| bit 5..0 (0)


|===

=== ADDRMAP2

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ADDRMAP_COL_B5
^| bit 3..24 (0)


^| bit 3..24 (0)


^| bit 3..24 (0)

| ADDRMAP_COL_B4
^| bit 3..16 (0)


^| bit 3..16 (0)


^| bit 3..16 (0)

| ADDRMAP_COL_B3
^| bit 4..8 (0)


^| bit 4..8 (0)


^| bit 3..8 (0)

| ADDRMAP_COL_B2
^| bit 3..0 (0)


^| bit 3..0 (0)


^| bit 3..0 (0)


|===

=== ADDRMAP3

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ADDRMAP_COL_B9
^| bit 4..24 (0)


^| bit 4..24 (0)


^| bit 4..24 (0)

| ADDRMAP_COL_B8
^| bit 4..16 (0)


^| bit 4..16 (0)


^| bit 4..16 (0)

| ADDRMAP_COL_B7
^| bit 4..8 (0)


^| bit 4..8 (0)


^| bit 4..8 (0)

| ADDRMAP_COL_B6
^| bit 4..0 (0)


^| bit 4..0 (0)


^| bit 3..0 (0)


|===

=== ADDRMAP4

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ADDRMAP_COL_B11
^| bit 4..8 (0)


^| bit 4..8 (0)


^| bit 4..8 (0)

| ADDRMAP_COL_B10
^| bit 4..0 (0)


^| bit 4..0 (0)


^| bit 4..0 (0)


|===

=== ADDRMAP5

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ADDRMAP_ROW_B11
^| bit 3..24 (0)


^| bit 3..24 (0)


^| bit 3..24 (0)

| ADDRMAP_ROW_B2_10
^| bit 3..16 (0)


^| bit 3..16 (0)


^| bit 3..16 (0)

| ADDRMAP_ROW_B1
^| bit 3..8 (0)


^| bit 3..8 (0)


^| bit 3..8 (0)

| ADDRMAP_ROW_B0
^| bit 3..0 (0)


^| bit 3..0 (0)


^| bit 3..0 (0)


|===

=== ADDRMAP6

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ADDRMAP_ROW_B15
^| bit 3..24 (0)


^| bit 3..24 (0)


^| bit 3..24 (0)

| ADDRMAP_ROW_B14
^| bit 3..16 (0)


^| bit 3..16 (0)


^| bit 3..16 (0)

| ADDRMAP_ROW_B13
^| bit 3..8 (0)


^| bit 3..8 (0)


^| bit 3..8 (0)

| ADDRMAP_ROW_B12
^| bit 3..0 (0)


^| bit 3..0 (0)


^| bit 3..0 (0)

| LPDDR3_6GB_12GB
^| 

^| 

^| bit 31 (0)


|===

=== ADDRMAP7

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ADDRMAP_ROW_B16
^| 

^| bit 3..0 (0)


^| bit 3..0 (0)

| ADDRMAP_ROW_B17
^| 

^| bit 3..8 (0)


^| bit 3..8 (0)


|===

=== ADDRMAP8

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ADDRMAP_BG_B0
^| 

^| bit 5..0 (0)


^| bit 5..0 (0)

| ADDRMAP_BG_B1
^| 

^| bit 5..8 (0)


^| bit 5..8 (0)


|===

=== CRCPARCTL1

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| PARITY_ENABLE
^| 

^| bit 0 (0)


^| bit 0 (0)

| CRC_ENABLE
^| 

^| bit 4 (0)


^| bit 4 (0)

| CRC_INC_DM
^| 

^| bit 7 (0)


^| bit 7 (0)

| CAPARITY_DISABLE_BEFORE_SR
^| 

^| bit 12 (1)


^| bit 12 (1)


|===

=== DBICTL

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DM_EN
^| 

^| bit 0 (1)


^| bit 0 (1)

| WR_DBI_EN
^| 

^| bit 1 (0)


^| bit 1 (0)

| RD_DBI_EN
^| 

^| bit 2 (0)


^| bit 2 (0)


|===

=== DCR

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| UDIMM
^| bit 29 (0)


^| bit 29 (0)


^| bit 29 (0)

| DDR2T
^| bit 28 (0)


^| bit 28 (0)


^| bit 28 (0)

| NOSRA
^| bit 27 (0)


^| bit 27 (0)


^| bit 27 (0)

| BYTEMASK
^| bit 7..10 (1)


^| bit 7..10 (1)


^| bit 7..10 (1)

| MPRDQ
^| bit 7 (0)


^| bit 7 (0)


^| bit 7 (0)

| PDQ
^| bit 2..4 (0)


^| bit 2..4 (0)


^| bit 2..4 (0)

| DDR8BNK
^| bit 3 (1)


^| bit 3 (1)


^| bit 3 (1)

| DDRMD
^| bit 2..0 (3)


^| bit 2..0 (3)


^| bit 2..0 (3)

| DDRTYPE
^| 

^| bit 1..8 (0)


^| bit 1..8 (0)

| RESERVED_26_18
^| 

^| bit 8..18 (0)


^| bit 8..18 (0)

| UBG
^| 

^| bit 30 (0)


^| bit 30 (0)

| RESERVED_31
^| 

^| bit 31 (0)


^| bit 31 (0)


|===

=== DFIMISC

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DFI_FREQUENCY
^| bit 4..8 (0)


^| bit 4..8 (0)


^| bit 4..8 (0)

| DFI_INIT_START
^| bit 5 (0)


^| bit 5 (0)


^| bit 5 (0)

| CTL_IDLE_EN
^| bit 4 (0)


^| bit 4 (0)


^| bit 4 (0)

| DFI_INIT_COMPLETE_EN
^| bit 0 (1)


^| bit 0 (1)


^| bit 0 (1)

| PHY_DBI_MODE
^| 

^| bit 1 (0)


^| bit 1 (0)

| DIS_DYN_ADR_TRI
^| 

^| bit 6 (1)


^| 

|===

=== DFITMG0

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DFI_T_CTRL_DELAY
^| bit 4..24 (7)


^| bit 4..24 (7)


^| bit 4..24 (7)

| DFI_RDDATA_USE_DFI_PHY_CLK
^| bit 23 (0)


^| bit 23 (0)


^| bit 23 (0)

| DFI_T_RDDATA_EN
^| bit 6..16 (2)


^| bit 6..16 (2)


^| bit 6..16 (2)

| DFI_WRDATA_USE_DFI_PHY_CLK
^| bit 15 (0)


^| bit 15 (0)


^| bit 15 (0)

| DFI_TPHY_WRDATA
^| bit 5..8 (0)


^| bit 5..8 (0)


^| bit 5..8 (0)

| DFI_TPHY_WRLAT
^| bit 5..0 (2)


^| bit 5..0 (2)


^| bit 5..0 (2)


|===

=== DFITMG1

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DFI_T_PARIN_LAT
^| bit 1..24 (0)


^| bit 1..24 (0)


^| bit 1..24 (0)

| DFI_T_WRDATA_DELAY
^| bit 4..16 (0)


^| bit 4..16 (0)


^| bit 4..16 (0)

| DFI_T_DRAM_CLK_DISABLE
^| bit 4..8 (4)


^| bit 4..8 (4)


^| bit 4..8 (4)

| DFI_T_DRAM_CLK_ENABLE
^| bit 4..0 (4)


^| bit 4..0 (4)


^| bit 4..0 (4)

| DFI_T_CMD_LAT
^| 

^| bit 3..28 (0)


^| bit 3..28 (0)


|===

=== DFIUPD0

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DIS_AUTO_CTRLUPD
^| bit 31 (0)


^| bit 31 (0)


^| bit 31 (0)

| DIS_AUTO_CTRLUPD_SRX
^| bit 30 (0)


^| bit 30 (0)


^| bit 30 (0)

| CTRLUPD_PRE_SRX
^| bit 29 (0)


^| bit 29 (0)


^| bit 29 (0)

| DFI_T_CTRLUP_MAX
^| bit 9..16 (64)


^| bit 9..16 (64)


^| bit 9..16 (64)

| DFI_T_CTRLUP_MIN
^| bit 9..0 (3)


^| bit 9..0 (3)


^| bit 9..0 (3)


|===

=== DFIUPD1

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DFI_T_CTRLUPD_INTERVAL_MIN_X1024
^| bit 7..16 (1)


^| bit 7..16 (1)


^| bit 7..16 (1)

| DFI_T_CTRLUPD_INTERVAL_MAX_X1024
^| bit 7..0 (1)


^| bit 7..0 (1)


^| bit 7..0 (1)


|===

=== DRAMTMG0

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| WR2PRE
^| bit 6..24 (15)


^| bit 6..24 (15)


^| bit 6..24 (15)

| T_FAW
^| bit 5..16 (16)


^| bit 5..16 (16)


^| bit 5..16 (16)

| T_RAS_MAX
^| bit 6..8 (27)


^| bit 6..8 (27)


^| bit 6..8 (27)

| T_RAS_MIN
^| bit 5..0 (15)


^| bit 5..0 (15)


^| bit 5..0 (15)


|===

=== DRAMTMG1

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| T_XP
^| bit 4..16 (8)


^| bit 4..16 (8)


^| bit 4..16 (8)

| RD2PRE
^| bit 5..8 (4)


^| bit 5..8 (4)


^| bit 5..8 (4)

| T_RC
^| bit 6..0 (20)


^| bit 6..0 (20)


^| bit 6..0 (20)


|===

=== DRAMTMG12

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| T_MRD_PDA
^| 

^| bit 4..0 (16)


^| bit 4..0 (16)

| T_WR_MPR
^| 

^| bit 5..24 (26)


^| 

|===

=== DRAMTMG2

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| RD2WR
^| bit 5..8 (6)


^| bit 5..8 (6)


^| bit 5..8 (6)

| WR2RD
^| bit 5..0 (13)


^| bit 5..0 (13)


^| bit 5..0 (13)

| READ_LATENCY
^| 

^| bit 5..16 (5)


^| bit 5..16 (5)

| WRITE_LATENCY
^| 

^| bit 5..24 (3)


^| bit 5..24 (3)


|===

=== DRAMTMG3

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| T_MRD
^| bit 5..12 (4)


^| bit 5..12 (4)


^| bit 5..12 (4)

| T_MOD
^| bit 9..0 (12)


^| bit 9..0 (12)


^| bit 9..0 (12)

| T_MRW
^| 

^| 

^| bit 9..20 (5)


|===

=== DRAMTMG4

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| T_RCD
^| bit 4..24 (5)


^| bit 4..24 (5)


^| bit 4..24 (5)

| T_CCD
^| bit 3..16 (4)


^| bit 3..16 (4)


^| bit 3..16 (4)

| T_RRD
^| bit 3..8 (4)


^| bit 3..8 (4)


^| bit 3..8 (4)

| T_RP
^| bit 4..0 (5)


^| bit 4..0 (5)


^| bit 4..0 (5)


|===

=== DRAMTMG5

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| T_CKSRX
^| bit 3..24 (5)


^| bit 3..24 (5)


^| bit 3..24 (5)

| T_CKSRE
^| bit 6..16 (5)


^| bit 7..16 (5)


^| bit 3..16 (5)

| T_CKESR
^| bit 5..8 (4)


^| bit 7..8 (4)


^| bit 5..8 (4)

| T_CKE
^| bit 4..0 (3)


^| bit 4..0 (3)


^| bit 4..0 (3)


|===

=== DRAMTMG8

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| T_XS_DLL_X32
^| bit 6..8 (68)


^| bit 6..8 (68)


^| bit 6..8 (68)

| T_XS_X32
^| bit 6..0 (5)


^| bit 6..0 (5)


^| bit 6..0 (5)

| T_XS_ABORT_X32
^| 

^| bit 6..16 (3)


^| bit 6..16 (3)

| T_XS_FAST_X32
^| 

^| bit 6..24 (3)


^| bit 6..24 (3)


|===

=== DRAMTMG9

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| WR2RD_S
^| 

^| bit 5..0 (13)


^| bit 5..0 (13)

| T_RRD_S
^| 

^| bit 3..8 (4)


^| bit 3..8 (4)

| T_CCD_S
^| 

^| bit 2..16 (4)


^| bit 2..16 (4)

| DDR4_WR_PREAMBLE
^| 

^| bit 30 (0)


^| bit 30 (0)


|===

=== DSGCR

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| CKEOE
^| bit 31 (1)


^| 

^| 
| RSTOE
^| bit 30 (1)


^| bit 21 (1)


^| bit 21 (1)

| ODTOE
^| bit 29 (1)


^| 

^| 
| CKOE
^| bit 28 (1)


^| 

^| 
| ODTPDD
^| bit 3..24 (0)


^| 

^| 
| CKEPDD
^| bit 3..20 (0)


^| 

^| 
| SDRMODE
^| bit 19 (0)


^| bit 1..19 (0)


^| bit 1..19 (0)

| RRMODE
^| bit 18 (0)


^| 

^| 
| ATOAE
^| bit 17 (0)


^| bit 17 (0)


^| bit 17 (0)

| DTOOE
^| bit 16 (0)


^| bit 16 (0)


^| bit 16 (0)

| DTOIOM
^| bit 15 (0)


^| bit 15 (0)


^| bit 15 (0)

| DTOPDR
^| bit 14 (1)


^| bit 14 (1)


^| bit 14 (1)

| DTOPDD
^| bit 13 (1)


^| 

^| 
| DTOODT
^| bit 12 (0)


^| bit 12 (0)


^| bit 12 (0)

| PUAD
^| bit 3..8 (4)


^| bit 3..8 (0)


^| bit 3..8 (0)

| BRRMODE
^| bit 7 (0)


^| 

^| 
| DQSGX
^| bit 6 (0)


^| bit 1..6 (0)


^| bit 1..6 (0)

| CUAEN
^| bit 5 (0)


^| bit 5 (0)


^| bit 5 (0)

| LPPLLPD
^| bit 4 (1)


^| bit 4 (1)


^| bit 4 (1)

| LPIOPD
^| bit 3 (1)


^| bit 3 (1)


^| bit 3 (1)

| ZUEN
^| bit 2 (1)


^| 

^| 
| BDISEN
^| bit 1 (1)


^| bit 1 (1)


^| bit 1 (1)

| PUREN
^| bit 0 (1)


^| bit 0 (1)


^| bit 0 (1)

| CTLZUEN
^| 

^| bit 2 (0)


^| bit 2 (0)

| RESERVED_13
^| 

^| bit 13 (0)


^| bit 13 (0)

| WRRMODE
^| 

^| bit 18 (1)


^| bit 18 (1)

| RRRMODE
^| 

^| bit 22 (1)


^| bit 22 (1)

| PHYZUEN
^| 

^| bit 23 (0)


^| bit 23 (0)

| LPACIOPD
^| 

^| bit 24 (0)


^| 
| RESERVED_31_25
^| 

^| bit 6..25 (0)


^| 
| RESERVED_31_24
^| 

^| 

^| bit 7..24 (0)


|===

=== DTCR

Applies to: lan966x



[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| RFSHDT
^| bit 3..28 (9)


^| 

^| 
| RANKEN
^| bit 3..24 (15)


^| 

^| 
| DTEXD
^| bit 22 (0)


^| 

^| 
| DTDSTP
^| bit 21 (0)


^| 

^| 
| DTDEN
^| bit 20 (0)


^| 

^| 
| DTDBS
^| bit 3..16 (0)


^| 

^| 
| DTWDQMO
^| bit 14 (0)


^| 

^| 
| DTBDC
^| bit 13 (1)


^| 

^| 
| DTWBDDM
^| bit 12 (1)


^| 

^| 
| DTWDQM
^| bit 3..8 (5)


^| 

^| 
| DTCMPD
^| bit 7 (1)


^| 

^| 
| DTMPR
^| bit 6 (0)


^| 

^| 
| DTRANK
^| bit 1..4 (0)


^| 

^| 
| DTRPTN
^| bit 3..0 (7)


^| 

^| 

|===

=== DTCR0

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DTRPTN
^| 

^| bit 3..0 (7)


^| bit 3..0 (7)

| RESERVED_5_4
^| 

^| bit 1..4 (0)


^| bit 1..4 (0)

| DTMPR
^| 

^| bit 6 (0)


^| bit 6 (0)

| DTCMPD
^| 

^| bit 7 (1)


^| bit 7 (1)

| RESERVED_10_8
^| 

^| bit 2..8 (0)


^| bit 2..8 (0)

| DTDBS4
^| 

^| bit 11 (0)


^| bit 11 (0)

| DTWBDDM
^| 

^| bit 12 (1)


^| bit 12 (1)

| DTBDC
^| 

^| bit 13 (1)


^| bit 13 (1)

| DTRDBITR
^| 

^| bit 1..14 (2)


^| bit 1..14 (2)

| DTDBS
^| 

^| bit 3..16 (0)


^| bit 3..16 (0)

| DTDEN
^| 

^| bit 20 (0)


^| bit 20 (0)

| DTDSTP
^| 

^| bit 21 (0)


^| bit 21 (0)

| DTEXD
^| 

^| bit 22 (0)


^| bit 22 (0)

| RESERVED_23
^| 

^| bit 23 (0)


^| 
| DTDRS
^| 

^| bit 1..24 (0)


^| bit 1..24 (0)

| RESERVED_27_26
^| 

^| bit 1..26 (0)


^| bit 1..26 (0)

| RFSHDT
^| 

^| bit 3..28 (8)


^| bit 3..28 (8)

| DTEXG
^| 

^| 

^| bit 23 (0)


|===

=== DTCR1

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| BSTEN
^| 

^| bit 0 (1)


^| bit 0 (1)

| RDLVLEN
^| 

^| bit 1 (1)


^| bit 1 (1)

| RDPRMBL_TRN
^| 

^| bit 2 (1)


^| bit 2 (1)

| RESERVED_3
^| 

^| bit 3 (0)


^| bit 3 (0)

| RDLVLGS
^| 

^| bit 2..4 (3)


^| bit 2..4 (3)

| RESERVED_7
^| 

^| bit 7 (0)


^| bit 7 (0)

| RDLVLGDIFF
^| 

^| bit 2..8 (2)


^| bit 2..8 (2)

| WLVLDPRD
^| 

^| bit 11 (1)


^| 
| DTRANK
^| 

^| bit 1..12 (0)


^| bit 1..12 (0)

| RESERVED_15_14
^| 

^| bit 1..14 (0)


^| bit 1..14 (0)

| RANKEN
^| 

^| bit 1..16 (3)


^| bit 1..16 (3)

| RANKEN_RSVD
^| 

^| bit 13..18 (0)


^| bit 13..18 (0)

| RESERVED_11
^| 

^| 

^| bit 11 (0)


|===

=== DTPR0

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TRC
^| bit 5..26 (50)


^| 

^| 
| TRRD
^| bit 3..22 (7)


^| bit 5..24 (7)


^| bit 5..24 (7)

| TRAS
^| bit 5..16 (36)


^| bit 6..16 (36)


^| bit 6..16 (36)

| TRCD
^| bit 3..12 (14)


^| 

^| 
| TRP
^| bit 3..8 (14)


^| bit 6..8 (14)


^| bit 6..8 (14)

| TWTR
^| bit 3..4 (8)


^| 

^| 
| TRTP
^| bit 3..0 (8)


^| bit 3..0 (8)


^| bit 3..0 (8)

| RESERVED_7_4
^| 

^| bit 3..4 (0)


^| bit 3..4 (0)

| RESERVED_15
^| 

^| bit 15 (0)


^| bit 15 (0)

| RESERVED_23
^| 

^| bit 23 (0)


^| bit 23 (0)

| RESERVED_31_30
^| 

^| bit 1..30 (0)


^| bit 1..30 (0)


|===

=== DTPR1

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TAON_OFF_D
^| bit 1..30 (0)


^| 

^| 
| TWLO
^| bit 3..26 (8)


^| 

^| 
| TWLMRD
^| bit 5..20 (40)


^| bit 5..24 (40)


^| bit 5..24 (40)

| TRFC
^| bit 8..11 (374)


^| 

^| 
| TFAW
^| bit 5..5 (38)


^| bit 7..16 (38)


^| bit 7..16 (38)

| TMOD
^| bit 2..2 (4)


^| bit 2..8 (4)


^| bit 2..8 (4)

| TMRD
^| bit 1..0 (2)


^| bit 4..0 (6)


^| bit 4..0 (6)

| RESERVED_7_5
^| 

^| bit 2..5 (0)


^| bit 2..5 (0)

| RESERVED_15_11
^| 

^| bit 4..11 (0)


^| bit 4..11 (0)

| RESERVED_31_30
^| 

^| bit 1..30 (0)


^| bit 1..30 (0)


|===

=== DTPR2

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TCCD
^| bit 31 (0)


^| 

^| 
| TRTW
^| bit 30 (0)


^| bit 28 (0)


^| bit 28 (0)

| TRTODT
^| bit 29 (0)


^| bit 24 (0)


^| bit 24 (0)

| TDLLK
^| bit 9..19 (512)


^| 

^| 
| TCKE
^| bit 3..15 (6)


^| bit 3..16 (6)


^| bit 3..16 (6)

| TXP
^| bit 4..10 (26)


^| 

^| 
| TXS
^| bit 9..0 (512)


^| bit 9..0 (512)


^| bit 9..0 (512)

| RESERVED_15_10
^| 

^| bit 5..10 (0)


^| bit 5..10 (0)

| RESERVED_23_20
^| 

^| bit 3..20 (0)


^| bit 3..20 (0)

| RESERVED_27_25
^| 

^| bit 2..25 (0)


^| bit 2..25 (0)

| RESERVED_31_29
^| 

^| bit 2..29 (0)


^| bit 2..29 (0)


|===

=== DTPR3

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TDQSCK
^| 

^| bit 2..0 (1)


^| bit 2..0 (1)

| RESERVED_7_3
^| 

^| bit 4..3 (0)


^| bit 4..3 (0)

| TDQSCKMAX
^| 

^| bit 2..8 (1)


^| bit 2..8 (1)

| RESERVED_15_11
^| 

^| bit 4..11 (0)


^| bit 4..11 (0)

| TDLLK
^| 

^| bit 9..16 (384)


^| bit 9..16 (384)

| TCCD
^| 

^| bit 2..26 (0)


^| bit 2..26 (0)

| TOFDX
^| 

^| bit 2..29 (0)


^| bit 2..29 (0)


|===

=== DTPR4

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TXP
^| 

^| bit 4..0 (26)


^| bit 4..0 (26)

| RESERVED_7_5
^| 

^| bit 2..5 (0)


^| bit 2..5 (0)

| TWLO
^| 

^| bit 3..8 (8)


^| bit 3..8 (8)

| RESERVED_15_12
^| 

^| bit 3..12 (0)


^| bit 3..12 (0)

| TRFC
^| 

^| bit 9..16 (374)


^| bit 9..16 (374)

| RESERVED_27_26
^| 

^| bit 1..26 (0)


^| bit 1..26 (0)

| TAOND_TAOFD
^| 

^| bit 1..28 (0)


^| bit 1..28 (0)

| RESERVED_31_30
^| 

^| bit 1..30 (0)


^| bit 1..30 (0)


|===

=== DTPR5

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TWTR
^| 

^| bit 4..0 (8)


^| bit 4..0 (8)

| RESERVED_7_5
^| 

^| bit 2..5 (0)


^| bit 2..5 (0)

| TRCD
^| 

^| bit 6..8 (14)


^| bit 6..8 (14)

| RESERVED_15
^| 

^| bit 15 (0)


^| bit 15 (0)

| TRC
^| 

^| bit 7..16 (50)


^| bit 7..16 (50)

| RESERVED_31_24
^| 

^| bit 7..24 (0)


^| bit 7..24 (0)


|===

=== DXCCR

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DDPDRCDO
^| bit 3..28 (4)


^| 

^| 
| DDPDDCDO
^| bit 3..24 (4)


^| 

^| 
| DYNDXPDR
^| bit 23 (0)


^| 

^| 
| DYNDXPDD
^| bit 22 (0)


^| 

^| 
| UDQIOM
^| bit 21 (0)


^| bit 21 (0)


^| bit 21 (0)

| UDQPDR
^| bit 20 (1)


^| 

^| 
| UDQPDD
^| bit 19 (1)


^| 

^| 
| UDQODT
^| bit 18 (0)


^| 

^| 
| MSBUDQ
^| bit 2..15 (0)


^| bit 2..15 (0)


^| bit 2..15 (0)

| DQSNRES
^| bit 3..9 (12)


^| bit 3..9 (12)


^| bit 3..9 (12)

| DQSRES
^| bit 3..5 (4)


^| bit 3..5 (4)


^| bit 3..5 (4)

| DXPDR
^| bit 4 (0)


^| 

^| 
| DXPDD
^| bit 3 (0)


^| 

^| 
| MDLEN
^| bit 2 (1)


^| bit 2 (1)


^| bit 2 (1)

| DXIOM
^| bit 1 (0)


^| bit 1 (0)


^| bit 1 (0)

| DXODT
^| bit 0 (0)


^| bit 0 (0)


^| bit 0 (0)

| DQSGLB
^| 

^| bit 1..3 (0)


^| bit 1..3 (0)

| DXSR
^| 

^| bit 1..13 (0)


^| bit 1..13 (0)

| RESERVED_19_18
^| 

^| bit 1..18 (0)


^| 
| QSCNTENCTL
^| 

^| bit 20 (0)


^| 
| QSCNTEN
^| 

^| bit 22 (1)


^| bit 22 (1)

| DXDCCBYP
^| 

^| bit 23 (1)


^| bit 23 (1)

| RESERVED_28_24
^| 

^| bit 4..24 (0)


^| bit 4..24 (0)

| RKLOOP
^| 

^| bit 29 (1)


^| bit 29 (1)

| X4DQSMD
^| 

^| bit 30 (0)


^| bit 30 (0)

| X4MODE
^| 

^| bit 31 (0)


^| bit 31 (0)

| RESERVED_20_18
^| 

^| 

^| bit 2..18 (0)


|===

=== ECCCFG0

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ECC_REGION_MAP_GRANU
^| bit 1..30 (0)


^| bit 1..30 (0)


^| 
| ECC_REGION_MAP_OTHER
^| bit 29 (0)


^| bit 29 (0)


^| 
| ECC_AP_ERR_THRESHOLD
^| bit 24 (0)


^| bit 24 (0)


^| 
| BLK_CHANNEL_IDLE_TIME_X32
^| bit 5..16 (63)


^| bit 5..16 (63)


^| 
| ECC_REGION_MAP
^| bit 6..8 (127)


^| bit 6..8 (127)


^| 
| ECC_REGION_REMAP_EN
^| bit 7 (0)


^| bit 7 (0)


^| 
| ECC_AP_EN
^| bit 6 (1)


^| bit 6 (1)


^| 
| DIS_SCRUB
^| bit 4 (0)


^| bit 4 (0)


^| bit 4 (0)

| ECC_MODE
^| bit 2..0 (0)


^| bit 2..0 (0)


^| bit 2..0 (0)


|===

=== INIT0

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| SKIP_DRAM_INIT
^| bit 1..30 (0)


^| bit 1..30 (0)


^| bit 1..30 (0)

| POST_CKE_X1024
^| bit 9..16 (2)


^| bit 9..16 (2)


^| bit 9..16 (2)

| PRE_CKE_X1024
^| bit 11..0 (78)


^| bit 11..0 (78)


^| bit 11..0 (78)


|===

=== INIT1

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DRAM_RSTN_X1024
^| bit 8..16 (0)


^| bit 8..16 (0)


^| bit 8..16 (0)

| PRE_OCD_X32
^| bit 3..0 (0)


^| bit 3..0 (0)


^| bit 3..0 (0)


|===

=== INIT3

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| MR
^| bit 15..16 (0)


^| bit 15..16 (0)


^| bit 15..16 (0)

| EMR
^| bit 15..0 (1296)


^| bit 15..0 (1296)


^| bit 15..0 (1296)


|===

=== INIT4

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| EMR2
^| bit 15..16 (0)


^| bit 15..16 (0)


^| bit 15..16 (0)

| EMR3
^| bit 15..0 (0)


^| bit 15..0 (0)


^| bit 15..0 (0)


|===

=== INIT5

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DEV_ZQINIT_X32
^| bit 7..16 (16)


^| bit 7..16 (16)


^| bit 7..16 (16)

| MAX_AUTO_INIT_X1024
^| 

^| 

^| bit 9..0 (4)


|===

=== INIT6

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| MR5
^| 

^| bit 15..0 (0)


^| bit 15..0 (0)

| MR4
^| 

^| bit 15..16 (0)


^| bit 15..16 (0)


|===

=== INIT7

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| MR6
^| 

^| bit 15..0 (0)


^| bit 15..0 (0)


|===

=== MSTR

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ACTIVE_RANKS
^| bit 1..24 (3)


^| bit 1..24 (3)


^| bit 1..24 (3)

| BURST_RDWR
^| bit 3..16 (4)


^| bit 3..16 (4)


^| bit 3..16 (4)

| DLL_OFF_MODE
^| bit 15 (0)


^| bit 15 (0)


^| bit 15 (0)

| DATA_BUS_WIDTH
^| bit 1..12 (0)


^| bit 1..12 (0)


^| bit 1..12 (0)

| EN_2T_TIMING_MODE
^| bit 10 (0)


^| bit 10 (0)


^| bit 10 (0)

| BURSTCHOP
^| bit 9 (0)


^| bit 9 (0)


^| bit 9 (0)

| DDR3
^| bit 0 (1)


^| bit 0 (1)


^| bit 0 (1)

| DDR4
^| 

^| bit 4 (0)


^| bit 4 (0)

| GEARDOWN_MODE
^| 

^| bit 11 (0)


^| bit 11 (0)

| DEVICE_CONFIG
^| 

^| bit 1..30 (0)


^| bit 1..30 (0)

| LPDDR2
^| 

^| 

^| bit 2 (0)

| LPDDR3
^| 

^| 

^| bit 3 (0)


|===

=== ODTCFG

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| WR_ODT_HOLD
^| bit 3..24 (4)


^| bit 3..24 (4)


^| bit 3..24 (4)

| WR_ODT_DELAY
^| bit 4..16 (0)


^| bit 4..16 (0)


^| bit 4..16 (0)

| RD_ODT_HOLD
^| bit 3..8 (4)


^| bit 3..8 (4)


^| bit 3..8 (4)

| RD_ODT_DELAY
^| bit 4..2 (0)


^| bit 4..2 (0)


^| bit 4..2 (0)


|===

=== PCCFG

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| BL_EXP_MODE
^| bit 8 (0)


^| bit 8 (0)


^| bit 8 (0)

| PAGEMATCH_LIMIT
^| bit 4 (0)


^| bit 4 (0)


^| bit 4 (0)

| GO2CRITICAL_EN
^| bit 0 (0)


^| bit 0 (0)


^| bit 0 (0)


|===

=== PGCR2

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DYNACPDD
^| bit 31 (0)


^| 

^| 
| LPMSTRC0
^| bit 30 (0)


^| 

^| 
| ACPDDC
^| bit 29 (0)


^| 

^| 
| SHRAC
^| bit 28 (0)


^| 

^| 
| DTPMXTMR
^| bit 7..20 (15)


^| bit 7..20 (0)


^| bit 7..20 (0)

| FXDLAT
^| bit 19 (0)


^| bit 19 (0)


^| bit 19 (0)

| NOBUB
^| bit 18 (0)


^| 

^| 
| TREFPRD
^| bit 17..0 (74880)


^| bit 17..0 (74880)


^| bit 17..0 (74880)

| CSNCIDMUX
^| 

^| bit 18 (0)


^| bit 18 (0)

| FXDLATINCR
^| 

^| bit 28 (0)


^| bit 28 (0)

| RFSHMODE
^| 

^| bit 1..29 (0)


^| bit 1..29 (0)

| RESERVED_31
^| 

^| bit 31 (0)


^| bit 31 (0)


|===

=== PTR0

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TPLLPD
^| bit 10..21 (534)


^| bit 10..21 (534)


^| bit 10..21 (534)

| TPLLGS
^| bit 14..6 (2134)


^| bit 14..6 (2134)


^| bit 14..6 (2134)

| TPHYRST
^| bit 5..0 (16)


^| bit 5..0 (16)


^| bit 5..0 (16)


|===

=== PTR1

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TPLLLOCK
^| bit 15..16 (53334)


^| bit 16..15 (53334)


^| bit 16..15 (53334)

| TPLLRST
^| bit 12..0 (4800)


^| bit 12..0 (4800)


^| bit 12..0 (4800)

| RESERVED_14_13
^| 

^| bit 1..13 (0)


^| bit 1..13 (0)


|===

=== PTR2

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TWLDLYS
^| bit 4..15 (16)


^| bit 4..15 (16)


^| bit 4..15 (16)

| TCALH
^| bit 4..10 (15)


^| bit 4..10 (15)


^| bit 4..10 (15)

| TCALS
^| bit 4..5 (15)


^| bit 4..5 (15)


^| bit 4..5 (15)

| TCALON
^| bit 4..0 (15)


^| bit 4..0 (15)


^| bit 4..0 (15)

| RESERVED_31_20
^| 

^| bit 11..20 (0)


^| bit 11..20 (0)


|===

=== PTR3

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TDINIT1
^| bit 9..20 (384)


^| bit 9..20 (384)


^| bit 9..20 (384)

| TDINIT0
^| bit 19..0 (533334)


^| bit 19..0 (533334)


^| bit 19..0 (533334)

| RESERVED_31_30
^| 

^| bit 1..30 (0)


^| bit 1..30 (0)


|===

=== PTR4

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| TDINIT3
^| bit 9..18 (683)


^| bit 10..18 (800)


^| bit 10..18 (800)

| TDINIT2
^| bit 17..0 (213334)


^| bit 17..0 (213334)


^| bit 17..0 (213334)

| RESERVED_31_29
^| 

^| bit 2..29 (0)


^| bit 2..29 (0)


|===

=== PWRCTL

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| DIS_CAM_DRAIN_SELFREF
^| bit 7 (0)


^| bit 7 (0)


^| bit 7 (0)

| SELFREF_SW
^| bit 5 (0)


^| bit 5 (0)


^| bit 5 (0)

| EN_DFI_DRAM_CLK_DISABLE
^| bit 3 (0)


^| bit 3 (0)


^| bit 3 (0)

| POWERDOWN_EN
^| bit 1 (0)


^| bit 1 (0)


^| bit 1 (0)

| SELFREF_EN
^| bit 0 (0)


^| bit 0 (0)


^| bit 0 (0)

| MPSM_EN
^| 

^| bit 4 (0)


^| bit 4 (0)

| DEEPPOWERDOWN_EN
^| 

^| 

^| bit 2 (0)


|===

=== RFSHCTL0

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| REFRESH_MARGIN
^| bit 3..20 (2)


^| bit 3..20 (2)


^| bit 3..20 (2)

| REFRESH_TO_X1_X32
^| bit 4..12 (16)


^| bit 4..12 (16)


^| 
| REFRESH_BURST
^| bit 5..4 (0)


^| bit 5..4 (0)


^| bit 4..4 (0)

| PER_BANK_REFRESH
^| 

^| 

^| bit 2 (0)

| REFRESH_TO_X32
^| 

^| 

^| bit 4..12 (16)


|===

=== RFSHCTL3

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| REFRESH_UPDATE_LEVEL
^| bit 1 (0)


^| bit 1 (0)


^| bit 1 (0)

| DIS_AUTO_REFRESH
^| bit 0 (0)


^| bit 0 (0)


^| bit 0 (0)

| REFRESH_MODE
^| 

^| bit 2..4 (0)


^| bit 2..4 (0)


|===

=== RFSHTMG

Applies to: lan966x
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| T_RFC_NOM_X1_X32
^| bit 11..16 (98)


^| bit 11..16 (98)


^| 
| T_RFC_MIN
^| bit 9..0 (140)


^| bit 9..0 (140)


^| bit 9..0 (140)

| LPDDR3_TREFBW_EN
^| 

^| 

^| bit 15 (0)

| T_RFC_NOM_X32
^| 

^| 

^| bit 11..16 (98)


|===

=== SBRCTL

Applies to: 

sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| SCRUB_INTERVAL
^| bit 12..8 (255)


^| bit 12..8 (255)


^| bit 12..8 (255)

| SCRUB_BURST
^| bit 2..4 (1)


^| bit 2..4 (1)


^| bit 2..4 (1)

| SCRUB_MODE
^| bit 2 (0)


^| bit 2 (0)


^| bit 2 (0)

| SCRUB_DURING_LOWPOWER
^| bit 1 (0)


^| bit 1 (0)


^| bit 1 (0)

| SCRUB_EN
^| bit 0 (0)


^| bit 0 (0)


^| bit 0 (0)


|===

=== SCHCR1

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| RESERVED_1_0
^| 

^| bit 1..0 (0)


^| bit 1..0 (0)

| ALLRANK
^| 

^| bit 2 (0)


^| bit 2 (0)

| RESERVED_3
^| 

^| bit 3 (0)


^| bit 3 (0)

| SCBK
^| 

^| bit 1..4 (0)


^| bit 1..4 (0)

| SCBG
^| 

^| bit 1..6 (0)


^| bit 1..6 (0)

| SCADDR
^| 

^| bit 19..8 (0)


^| bit 19..8 (0)

| SCRNK
^| 

^| bit 3..28 (0)


^| bit 3..28 (0)


|===

=== ZQ0CR0

Applies to: lan966x



[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ZQ0_ZQPD
^| bit 31 (0)


^| 

^| 
| ZQ0_ZCALEN
^| bit 30 (1)


^| 

^| 
| ZQ0_ZCALBYP
^| bit 29 (0)


^| 

^| 
| ZQ0_ZDEN
^| bit 28 (0)


^| 

^| 
| ZQ0_ZDATA
^| bit 27..0 (330)


^| 

^| 

|===

=== ZQ0CR1

Applies to: lan966x



[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ZQ0_DFIPU1
^| bit 17 (0)


^| 

^| 
| ZQ0_DFIPU0
^| bit 16 (0)


^| 

^| 
| ZQ0_DFICCU
^| bit 14 (0)


^| 

^| 
| ZQ0_DFICU1
^| bit 13 (0)


^| 

^| 
| ZQ0_DFICU0
^| bit 12 (1)


^| 

^| 
| ZQ0_ZPROG
^| bit 7..0 (123)


^| 

^| 

|===

=== ZQ0PR

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| RESERVED_7_0
^| 

^| bit 7..0 (0)


^| 
| ZPROG_ASYM_DRV_PU
^| 

^| bit 3..8 (11)


^| bit 3..8 (11)

| ZPROG_ASYM_DRV_PD
^| 

^| bit 3..12 (11)


^| bit 3..12 (11)

| ZPROG_PU_ODT_ONLY
^| 

^| bit 3..16 (7)


^| bit 3..16 (7)

| PU_DRV_ADJUST
^| 

^| bit 1..20 (0)


^| bit 1..20 (0)

| PD_DRV_ADJUST
^| 

^| bit 1..22 (0)


^| bit 1..22 (0)

| RESERVED_27_24
^| 

^| bit 3..24 (0)


^| 
| PU_ODT_ONLY
^| 

^| bit 28 (0)


^| 
| ZSEGBYP
^| 

^| bit 29 (0)


^| 
| ODT_ZDEN
^| 

^| bit 30 (0)


^| 
| DRV_ZDEN
^| 

^| bit 31 (0)


^| 
| ZQDIV
^| 

^| 

^| bit 7..0 (123)

| ZCTRL_UPPER
^| 

^| 

^| bit 3..24 (0)

| RESERVED_31_28
^| 

^| 

^| bit 3..28 (0)


|===

=== ZQ1CR0

Applies to: lan966x



[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ZQ1_ZQPD
^| bit 31 (0)


^| 

^| 
| ZQ1_ZCALEN
^| bit 30 (1)


^| 

^| 
| ZQ1_ZCALBYP
^| bit 29 (0)


^| 

^| 
| ZQ1_ZDEN
^| bit 28 (0)


^| 

^| 
| ZQ1_ZDATA
^| bit 27..0 (330)


^| 

^| 

|===

=== ZQ1CR1

Applies to: lan966x



[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| ZQ1_DFIPU1
^| bit 17 (0)


^| 

^| 
| ZQ1_DFIPU0
^| bit 16 (0)


^| 

^| 
| ZQ1_DFICCU
^| bit 14 (0)


^| 

^| 
| ZQ1_DFICU1
^| bit 13 (0)


^| 

^| 
| ZQ1_DFICU0
^| bit 12 (1)


^| 

^| 
| ZQ1_ZPROG
^| bit 7..0 (123)


^| 

^| 

|===

=== ZQ1PR

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| RESERVED_7_0
^| 

^| bit 7..0 (0)


^| 
| ZPROG_ASYM_DRV_PU
^| 

^| bit 3..8 (11)


^| bit 3..8 (11)

| ZPROG_ASYM_DRV_PD
^| 

^| bit 3..12 (11)


^| bit 3..12 (11)

| ZPROG_PU_ODT_ONLY
^| 

^| bit 3..16 (7)


^| bit 3..16 (7)

| PU_DRV_ADJUST
^| 

^| bit 1..20 (0)


^| bit 1..20 (0)

| PD_DRV_ADJUST
^| 

^| bit 1..22 (0)


^| bit 1..22 (0)

| RESERVED_27_24
^| 

^| bit 3..24 (0)


^| 
| PU_ODT_ONLY
^| 

^| bit 28 (0)


^| 
| ZSEGBYP
^| 

^| bit 29 (0)


^| 
| ODT_ZDEN
^| 

^| bit 30 (0)


^| 
| DRV_ZDEN
^| 

^| bit 31 (0)


^| 
| ZQDIV
^| 

^| 

^| bit 7..0 (123)

| ZCTRL_UPPER
^| 

^| 

^| bit 3..24 (0)

| RESERVED_31_28
^| 

^| 

^| bit 3..28 (0)


|===

=== ZQ2PR

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| RESERVED_7_0
^| 

^| bit 7..0 (0)


^| 
| ZPROG_ASYM_DRV_PU
^| 

^| bit 3..8 (0)


^| bit 3..8 (11)

| ZPROG_ASYM_DRV_PD
^| 

^| bit 3..12 (0)


^| bit 3..12 (11)

| ZPROG_PU_ODT_ONLY
^| 

^| bit 3..16 (0)


^| bit 3..16 (7)

| PU_DRV_ADJUST
^| 

^| bit 1..20 (0)


^| bit 1..20 (0)

| PD_DRV_ADJUST
^| 

^| bit 1..22 (0)


^| bit 1..22 (0)

| RESERVED_27_24
^| 

^| bit 3..24 (0)


^| 
| PU_ODT_ONLY
^| 

^| bit 28 (0)


^| 
| ZSEGBYP
^| 

^| bit 29 (0)


^| 
| ODT_ZDEN
^| 

^| bit 30 (0)


^| 
| DRV_ZDEN
^| 

^| bit 31 (0)


^| 
| ZQDIV
^| 

^| 

^| bit 7..0 (123)

| ZCTRL_UPPER
^| 

^| 

^| bit 3..24 (0)

| RESERVED_31_28
^| 

^| 

^| bit 3..28 (0)


|===

=== ZQCR

Applies to: 
lan969x
sparx5

[cols="1s,1,1,1"]
|===
| Field
^s| lan966x
^s| lan969x
^s| sparx5


| RESERVED_0
^| 

^| bit 0 (0)


^| bit 0 (0)

| TERM_OFF
^| 

^| bit 1 (0)


^| bit 1 (0)

| ZQPD
^| 

^| bit 2 (0)


^| bit 2 (0)

| RESERVED_7_3
^| 

^| bit 4..3 (0)


^| bit 4..3 (0)

| PGWAIT
^| 

^| bit 2..8 (5)


^| bit 2..8 (5)

| ZCALT
^| 

^| bit 2..11 (1)


^| bit 2..11 (1)

| AVGMAX
^| 

^| bit 1..14 (2)


^| bit 1..14 (2)

| AVGEN
^| 

^| bit 16 (1)


^| bit 16 (1)

| IODLMT
^| 

^| bit 7..17 (2)


^| bit 6..17 (2)

| RESERVED_26_25
^| 

^| bit 1..25 (0)


^| 
| FORCE_ZCAL_VT_UPDATE
^| 

^| bit 27 (0)


^| bit 27 (0)

| RESERVED_31_28
^| 

^| bit 3..28 (0)


^| 
| ASYM_DRV_EN
^| 

^| 

^| bit 24 (0)

| PU_ODT_ONLY
^| 

^| 

^| bit 25 (0)

| DIS_NON_LIN_COMP
^| 

^| 

^| bit 26 (1)

| ZCTRL_UPPER
^| 

^| 

^| bit 3..28 (0)


|===

