
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (13 3)  (269 530)  (269 530)  routing T_5_33.span4_vert_7 <X> T_5_33.span4_horz_r_1
 (14 3)  (270 530)  (270 530)  routing T_5_33.span4_vert_7 <X> T_5_33.span4_horz_r_1
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 7)  (251 534)  (251 534)  routing T_5_33.span4_vert_22 <X> T_5_33.lc_trk_g0_6
 (6 7)  (252 534)  (252 534)  routing T_5_33.span4_vert_22 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (4 4)  (304 532)  (304 532)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g0_4
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g0_4 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (5 5)  (305 533)  (305 533)  routing T_6_33.span4_horz_r_12 <X> T_6_33.lc_trk_g0_4
 (7 5)  (307 533)  (307 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (11 0)  (375 528)  (375 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (12 0)  (376 528)  (376 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (5 8)  (359 536)  (359 536)  routing T_7_33.span4_horz_r_9 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (362 536)  (362 536)  routing T_7_33.span4_horz_r_9 <X> T_7_33.lc_trk_g1_1
 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_6 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_6 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g1_6 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (4 14)  (412 543)  (412 543)  routing T_8_33.span12_vert_6 <X> T_8_33.lc_trk_g1_6
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit
 (4 15)  (412 542)  (412 542)  routing T_8_33.span12_vert_6 <X> T_8_33.lc_trk_g1_6
 (5 15)  (413 542)  (413 542)  routing T_8_33.span12_vert_6 <X> T_8_33.lc_trk_g1_6
 (7 15)  (415 542)  (415 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (6 0)  (834 528)  (834 528)  routing T_16_33.span4_vert_1 <X> T_16_33.lc_trk_g0_1
 (7 0)  (835 528)  (835 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (836 528)  (836 528)  routing T_16_33.span4_vert_1 <X> T_16_33.lc_trk_g0_1
 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (4 10)  (998 539)  (998 539)  routing T_19_33.span4_vert_2 <X> T_19_33.lc_trk_g1_2
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_2 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (6 11)  (1000 538)  (1000 538)  routing T_19_33.span4_vert_2 <X> T_19_33.lc_trk_g1_2
 (7 11)  (1001 538)  (1001 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_2 lc_trk_g1_2
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g1_2 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 6)  (1052 535)  (1052 535)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g0_6
 (4 7)  (1052 534)  (1052 534)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g0_6
 (6 7)  (1054 534)  (1054 534)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g0_6
 (7 7)  (1055 534)  (1055 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_14 lc_trk_g0_6
 (4 8)  (1052 536)  (1052 536)  routing T_20_33.span4_vert_0 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span4_vert_0 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (14 3)  (1234 530)  (1234 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (6 1)  (1324 529)  (1324 529)  routing T_25_33.span12_vert_8 <X> T_25_33.lc_trk_g0_0
 (7 1)  (1325 529)  (1325 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (14 3)  (1438 530)  (1438 530)  routing T_27_33.span4_horz_l_13 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (5 5)  (1419 533)  (1419 533)  routing T_27_33.span4_vert_20 <X> T_27_33.lc_trk_g0_4
 (6 5)  (1420 533)  (1420 533)  routing T_27_33.span4_vert_20 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (8 3)  (1476 530)  (1476 530)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (5 0)  (1527 528)  (1527 528)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1530 528)  (1530 528)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g0_1
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (5 14)  (1527 543)  (1527 543)  routing T_29_33.span4_vert_23 <X> T_29_33.lc_trk_g1_7
 (6 14)  (1528 543)  (1528 543)  routing T_29_33.span4_vert_23 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_23 lc_trk_g1_7
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 1)  (1569 529)  (1569 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1638 528)  (1638 528)  routing T_31_33.span4_vert_1 <X> T_31_33.lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (14 2)  (1654 531)  (1654 531)  routing T_31_33.span4_horz_l_13 <X> T_31_33.span4_vert_7
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (6 14)  (1636 543)  (1636 543)  routing T_31_33.span4_vert_7 <X> T_31_33.lc_trk_g1_7
 (7 14)  (1637 543)  (1637 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_7 lc_trk_g1_7
 (8 14)  (1638 543)  (1638 543)  routing T_31_33.span4_vert_7 <X> T_31_33.lc_trk_g1_7
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_7_32

 (19 1)  (361 513)  (361 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_16_32

 (19 1)  (835 513)  (835 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_23_32

 (19 7)  (1217 519)  (1217 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_31_32

 (19 1)  (1637 513)  (1637 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (4 7)  (1730 503)  (1730 503)  routing T_33_31.span4_vert_b_6 <X> T_33_31.lc_trk_g0_6
 (5 7)  (1731 503)  (1731 503)  routing T_33_31.span4_vert_b_6 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_5_30

 (11 14)  (245 494)  (245 494)  routing T_5_30.sp4_h_r_5 <X> T_5_30.sp4_v_t_46
 (13 14)  (247 494)  (247 494)  routing T_5_30.sp4_h_r_5 <X> T_5_30.sp4_v_t_46
 (12 15)  (246 495)  (246 495)  routing T_5_30.sp4_h_r_5 <X> T_5_30.sp4_v_t_46


LogicTile_6_30

 (2 0)  (290 480)  (290 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


RAM_Tile_8_30

 (3 5)  (399 485)  (399 485)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_h_r_0
 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_30

 (2 12)  (494 492)  (494 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_30

 (6 13)  (552 493)  (552 493)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_9


LogicTile_12_30

 (3 0)  (603 480)  (603 480)  routing T_12_30.sp12_h_r_0 <X> T_12_30.sp12_v_b_0
 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_r_0 <X> T_12_30.sp12_v_b_0


LogicTile_13_30

 (8 8)  (662 488)  (662 488)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_h_r_7
 (10 8)  (664 488)  (664 488)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_h_r_7


LogicTile_14_30

 (3 3)  (711 483)  (711 483)  routing T_14_30.sp12_v_b_0 <X> T_14_30.sp12_h_l_23
 (3 4)  (711 484)  (711 484)  routing T_14_30.sp12_v_b_0 <X> T_14_30.sp12_h_r_0
 (3 5)  (711 485)  (711 485)  routing T_14_30.sp12_v_b_0 <X> T_14_30.sp12_h_r_0
 (2 8)  (710 488)  (710 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_30

 (6 8)  (768 488)  (768 488)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_6
 (4 12)  (766 492)  (766 492)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_9
 (5 13)  (767 493)  (767 493)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_9


LogicTile_16_30

 (2 12)  (818 492)  (818 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_30

 (4 4)  (878 484)  (878 484)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (6 4)  (880 484)  (880 484)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (5 5)  (879 485)  (879 485)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_3
 (8 9)  (882 489)  (882 489)  routing T_17_30.sp4_h_l_42 <X> T_17_30.sp4_v_b_7
 (9 9)  (883 489)  (883 489)  routing T_17_30.sp4_h_l_42 <X> T_17_30.sp4_v_b_7


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_19_30

 (11 4)  (993 484)  (993 484)  routing T_19_30.sp4_h_l_46 <X> T_19_30.sp4_v_b_5
 (13 4)  (995 484)  (995 484)  routing T_19_30.sp4_h_l_46 <X> T_19_30.sp4_v_b_5
 (12 5)  (994 485)  (994 485)  routing T_19_30.sp4_h_l_46 <X> T_19_30.sp4_v_b_5


LogicTile_20_30

 (3 1)  (1039 481)  (1039 481)  routing T_20_30.sp12_h_l_23 <X> T_20_30.sp12_v_b_0
 (6 6)  (1042 486)  (1042 486)  routing T_20_30.sp4_v_b_0 <X> T_20_30.sp4_v_t_38
 (5 7)  (1041 487)  (1041 487)  routing T_20_30.sp4_v_b_0 <X> T_20_30.sp4_v_t_38


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (2 8)  (1146 488)  (1146 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_30

 (5 12)  (1203 492)  (1203 492)  routing T_23_30.sp4_v_b_9 <X> T_23_30.sp4_h_r_9
 (6 13)  (1204 493)  (1204 493)  routing T_23_30.sp4_v_b_9 <X> T_23_30.sp4_h_r_9


LogicTile_24_30

 (3 2)  (1255 482)  (1255 482)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23
 (3 3)  (1255 483)  (1255 483)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23


RAM_Tile_25_30

 (11 5)  (1317 485)  (1317 485)  routing T_25_30.sp4_h_l_44 <X> T_25_30.sp4_h_r_5
 (13 5)  (1319 485)  (1319 485)  routing T_25_30.sp4_h_l_44 <X> T_25_30.sp4_h_r_5


LogicTile_27_30

 (5 15)  (1407 495)  (1407 495)  routing T_27_30.sp4_h_l_44 <X> T_27_30.sp4_v_t_44


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_29_30

 (10 15)  (1520 495)  (1520 495)  routing T_29_30.sp4_h_l_40 <X> T_29_30.sp4_v_t_47


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_5_29

 (9 11)  (243 475)  (243 475)  routing T_5_29.sp4_v_b_7 <X> T_5_29.sp4_v_t_42


LogicTile_11_29

 (11 8)  (557 472)  (557 472)  routing T_11_29.sp4_h_r_3 <X> T_11_29.sp4_v_b_8


LogicTile_12_29

 (19 15)  (619 479)  (619 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0


LogicTile_19_29

 (13 2)  (995 466)  (995 466)  routing T_19_29.sp4_v_b_2 <X> T_19_29.sp4_v_t_39


LogicTile_20_29

 (4 2)  (1040 466)  (1040 466)  routing T_20_29.sp4_v_b_4 <X> T_20_29.sp4_v_t_37
 (6 2)  (1042 466)  (1042 466)  routing T_20_29.sp4_v_b_4 <X> T_20_29.sp4_v_t_37


LogicTile_22_29

 (3 2)  (1147 466)  (1147 466)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_h_l_23
 (3 3)  (1147 467)  (1147 467)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_h_l_23


LogicTile_24_29

 (5 8)  (1257 472)  (1257 472)  routing T_24_29.sp4_v_b_6 <X> T_24_29.sp4_h_r_6
 (6 9)  (1258 473)  (1258 473)  routing T_24_29.sp4_v_b_6 <X> T_24_29.sp4_h_r_6


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


LogicTile_28_29

 (11 14)  (1467 478)  (1467 478)  routing T_28_29.sp4_h_l_43 <X> T_28_29.sp4_v_t_46


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 1)  (1567 465)  (1567 465)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_5_28

 (19 7)  (253 455)  (253 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0


RAM_Tile_25_28

 (8 4)  (1314 452)  (1314 452)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_h_r_4
 (9 4)  (1315 452)  (1315 452)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_h_r_4


LogicTile_29_28

 (4 1)  (1514 449)  (1514 449)  routing T_29_28.sp4_h_l_41 <X> T_29_28.sp4_h_r_0
 (6 1)  (1516 449)  (1516 449)  routing T_29_28.sp4_h_l_41 <X> T_29_28.sp4_h_r_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (12 6)  (1738 454)  (1738 454)  routing T_33_28.span4_horz_37 <X> T_33_28.span4_vert_t_14
 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 434)  (13 434)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (4 3)  (13 435)  (13 435)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (5 3)  (12 435)  (12 435)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (6 3)  (11 435)  (11 435)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 438)  (12 438)  routing T_0_27.span12_horz_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (9 438)  (9 438)  routing T_0_27.span12_horz_7 <X> T_0_27.lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span12_horz_7 <X> T_0_27.lc_trk_g0_7
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_1_27

 (10 10)  (28 442)  (28 442)  routing T_1_27.sp4_v_b_2 <X> T_1_27.sp4_h_l_42


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0
 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_6_27

 (3 0)  (291 432)  (291 432)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_v_b_0


LogicTile_9_27

 (3 3)  (441 435)  (441 435)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_h_l_23


LogicTile_11_27

 (2 8)  (548 440)  (548 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_27

 (4 4)  (712 436)  (712 436)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_3
 (6 4)  (714 436)  (714 436)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_3
 (5 5)  (713 437)  (713 437)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_3


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_1_26

 (19 2)  (37 418)  (37 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_11_26

 (11 4)  (557 420)  (557 420)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_b_5


LogicTile_15_26

 (13 1)  (775 417)  (775 417)  routing T_15_26.sp4_v_t_44 <X> T_15_26.sp4_h_r_2
 (5 2)  (767 418)  (767 418)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_h_l_37
 (4 3)  (766 419)  (766 419)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_h_l_37
 (6 3)  (768 419)  (768 419)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_h_l_37
 (4 8)  (766 424)  (766 424)  routing T_15_26.sp4_v_t_43 <X> T_15_26.sp4_v_b_6


LogicTile_17_26

 (4 4)  (878 420)  (878 420)  routing T_17_26.sp4_v_t_42 <X> T_17_26.sp4_v_b_3
 (6 4)  (880 420)  (880 420)  routing T_17_26.sp4_v_t_42 <X> T_17_26.sp4_v_b_3
 (6 8)  (880 424)  (880 424)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_v_b_6
 (5 9)  (879 425)  (879 425)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_v_b_6
 (13 9)  (887 425)  (887 425)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_h_r_8


LogicTile_18_26

 (26 6)  (954 422)  (954 422)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 422)  (956 422)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 422)  (961 422)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 422)  (963 422)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.input_2_3
 (37 6)  (965 422)  (965 422)  LC_3 Logic Functioning bit
 (41 6)  (969 422)  (969 422)  LC_3 Logic Functioning bit
 (43 6)  (971 422)  (971 422)  LC_3 Logic Functioning bit
 (26 7)  (954 423)  (954 423)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 423)  (956 423)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 423)  (958 423)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 423)  (960 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (961 423)  (961 423)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.input_2_3
 (34 7)  (962 423)  (962 423)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.input_2_3
 (36 7)  (964 423)  (964 423)  LC_3 Logic Functioning bit
 (38 7)  (966 423)  (966 423)  LC_3 Logic Functioning bit
 (42 7)  (970 423)  (970 423)  LC_3 Logic Functioning bit
 (53 7)  (981 423)  (981 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (955 424)  (955 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 424)  (956 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 424)  (957 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 424)  (958 424)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 424)  (959 424)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 424)  (961 424)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (39 8)  (967 424)  (967 424)  LC_4 Logic Functioning bit
 (42 8)  (970 424)  (970 424)  LC_4 Logic Functioning bit
 (46 8)  (974 424)  (974 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (944 425)  (944 425)  routing T_18_26.sp12_v_b_8 <X> T_18_26.lc_trk_g2_0
 (17 9)  (945 425)  (945 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (950 425)  (950 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (954 425)  (954 425)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 425)  (956 425)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 425)  (957 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 425)  (959 425)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 425)  (960 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (961 425)  (961 425)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.input_2_4
 (38 9)  (966 425)  (966 425)  LC_4 Logic Functioning bit
 (39 9)  (967 425)  (967 425)  LC_4 Logic Functioning bit
 (42 9)  (970 425)  (970 425)  LC_4 Logic Functioning bit
 (21 10)  (949 426)  (949 426)  routing T_18_26.sp4_h_r_39 <X> T_18_26.lc_trk_g2_7
 (22 10)  (950 426)  (950 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (951 426)  (951 426)  routing T_18_26.sp4_h_r_39 <X> T_18_26.lc_trk_g2_7
 (24 10)  (952 426)  (952 426)  routing T_18_26.sp4_h_r_39 <X> T_18_26.lc_trk_g2_7
 (14 15)  (942 431)  (942 431)  routing T_18_26.sp4_r_v_b_44 <X> T_18_26.lc_trk_g3_4
 (17 15)  (945 431)  (945 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_26

 (25 0)  (1007 416)  (1007 416)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (9 1)  (991 417)  (991 417)  routing T_19_26.sp4_v_t_40 <X> T_19_26.sp4_v_b_1
 (10 1)  (992 417)  (992 417)  routing T_19_26.sp4_v_t_40 <X> T_19_26.sp4_v_b_1
 (22 1)  (1004 417)  (1004 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1005 417)  (1005 417)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (25 1)  (1007 417)  (1007 417)  routing T_19_26.sp4_v_b_10 <X> T_19_26.lc_trk_g0_2
 (12 4)  (994 420)  (994 420)  routing T_19_26.sp4_h_l_39 <X> T_19_26.sp4_h_r_5
 (13 5)  (995 421)  (995 421)  routing T_19_26.sp4_h_l_39 <X> T_19_26.sp4_h_r_5
 (15 6)  (997 422)  (997 422)  routing T_19_26.sp4_h_r_5 <X> T_19_26.lc_trk_g1_5
 (16 6)  (998 422)  (998 422)  routing T_19_26.sp4_h_r_5 <X> T_19_26.lc_trk_g1_5
 (17 6)  (999 422)  (999 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1000 423)  (1000 423)  routing T_19_26.sp4_h_r_5 <X> T_19_26.lc_trk_g1_5
 (11 8)  (993 424)  (993 424)  routing T_19_26.sp4_h_l_39 <X> T_19_26.sp4_v_b_8
 (13 8)  (995 424)  (995 424)  routing T_19_26.sp4_h_l_39 <X> T_19_26.sp4_v_b_8
 (26 8)  (1008 424)  (1008 424)  routing T_19_26.lc_trk_g1_5 <X> T_19_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 424)  (1009 424)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 424)  (1010 424)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 424)  (1011 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 424)  (1012 424)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 424)  (1014 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 424)  (1015 424)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 424)  (1016 424)  routing T_19_26.lc_trk_g3_0 <X> T_19_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 424)  (1019 424)  LC_4 Logic Functioning bit
 (39 8)  (1021 424)  (1021 424)  LC_4 Logic Functioning bit
 (43 8)  (1025 424)  (1025 424)  LC_4 Logic Functioning bit
 (12 9)  (994 425)  (994 425)  routing T_19_26.sp4_h_l_39 <X> T_19_26.sp4_v_b_8
 (27 9)  (1009 425)  (1009 425)  routing T_19_26.lc_trk_g1_5 <X> T_19_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 425)  (1011 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 425)  (1014 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 425)  (1017 425)  routing T_19_26.lc_trk_g0_2 <X> T_19_26.input_2_4
 (36 9)  (1018 425)  (1018 425)  LC_4 Logic Functioning bit
 (40 9)  (1022 425)  (1022 425)  LC_4 Logic Functioning bit
 (42 9)  (1024 425)  (1024 425)  LC_4 Logic Functioning bit
 (53 9)  (1035 425)  (1035 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 12)  (996 428)  (996 428)  routing T_19_26.sp4_h_l_21 <X> T_19_26.lc_trk_g3_0
 (15 13)  (997 429)  (997 429)  routing T_19_26.sp4_h_l_21 <X> T_19_26.lc_trk_g3_0
 (16 13)  (998 429)  (998 429)  routing T_19_26.sp4_h_l_21 <X> T_19_26.lc_trk_g3_0
 (17 13)  (999 429)  (999 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (15 15)  (997 431)  (997 431)  routing T_19_26.sp4_v_t_33 <X> T_19_26.lc_trk_g3_4
 (16 15)  (998 431)  (998 431)  routing T_19_26.sp4_v_t_33 <X> T_19_26.lc_trk_g3_4
 (17 15)  (999 431)  (999 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_20_26

 (5 3)  (1041 419)  (1041 419)  routing T_20_26.sp4_h_l_37 <X> T_20_26.sp4_v_t_37
 (14 4)  (1050 420)  (1050 420)  routing T_20_26.sp4_h_l_5 <X> T_20_26.lc_trk_g1_0
 (26 4)  (1062 420)  (1062 420)  routing T_20_26.lc_trk_g1_7 <X> T_20_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 420)  (1063 420)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 420)  (1064 420)  routing T_20_26.lc_trk_g3_0 <X> T_20_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 420)  (1065 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 420)  (1068 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 420)  (1070 420)  routing T_20_26.lc_trk_g1_0 <X> T_20_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 420)  (1072 420)  LC_2 Logic Functioning bit
 (37 4)  (1073 420)  (1073 420)  LC_2 Logic Functioning bit
 (38 4)  (1074 420)  (1074 420)  LC_2 Logic Functioning bit
 (39 4)  (1075 420)  (1075 420)  LC_2 Logic Functioning bit
 (40 4)  (1076 420)  (1076 420)  LC_2 Logic Functioning bit
 (42 4)  (1078 420)  (1078 420)  LC_2 Logic Functioning bit
 (46 4)  (1082 420)  (1082 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (1050 421)  (1050 421)  routing T_20_26.sp4_h_l_5 <X> T_20_26.lc_trk_g1_0
 (15 5)  (1051 421)  (1051 421)  routing T_20_26.sp4_h_l_5 <X> T_20_26.lc_trk_g1_0
 (16 5)  (1052 421)  (1052 421)  routing T_20_26.sp4_h_l_5 <X> T_20_26.lc_trk_g1_0
 (17 5)  (1053 421)  (1053 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (1062 421)  (1062 421)  routing T_20_26.lc_trk_g1_7 <X> T_20_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 421)  (1063 421)  routing T_20_26.lc_trk_g1_7 <X> T_20_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 421)  (1065 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 421)  (1072 421)  LC_2 Logic Functioning bit
 (38 5)  (1074 421)  (1074 421)  LC_2 Logic Functioning bit
 (41 5)  (1077 421)  (1077 421)  LC_2 Logic Functioning bit
 (43 5)  (1079 421)  (1079 421)  LC_2 Logic Functioning bit
 (22 6)  (1058 422)  (1058 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1059 422)  (1059 422)  routing T_20_26.sp4_v_b_23 <X> T_20_26.lc_trk_g1_7
 (24 6)  (1060 422)  (1060 422)  routing T_20_26.sp4_v_b_23 <X> T_20_26.lc_trk_g1_7
 (14 13)  (1050 429)  (1050 429)  routing T_20_26.sp12_v_b_16 <X> T_20_26.lc_trk_g3_0
 (16 13)  (1052 429)  (1052 429)  routing T_20_26.sp12_v_b_16 <X> T_20_26.lc_trk_g3_0
 (17 13)  (1053 429)  (1053 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0


LogicTile_23_26

 (3 14)  (1201 430)  (1201 430)  routing T_23_26.sp12_v_b_1 <X> T_23_26.sp12_v_t_22
 (5 15)  (1203 431)  (1203 431)  routing T_23_26.sp4_h_l_44 <X> T_23_26.sp4_v_t_44


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25

 (3 1)  (291 401)  (291 401)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_v_b_0


LogicTile_7_25



RAM_Tile_8_25

 (3 0)  (399 400)  (399 400)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_v_b_0
 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (11 12)  (557 412)  (557 412)  routing T_11_25.sp4_v_t_45 <X> T_11_25.sp4_v_b_11
 (12 13)  (558 413)  (558 413)  routing T_11_25.sp4_v_t_45 <X> T_11_25.sp4_v_b_11


LogicTile_12_25



LogicTile_13_25



LogicTile_14_25

 (2 4)  (710 404)  (710 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_25



LogicTile_16_25

 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_25

 (8 1)  (882 401)  (882 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (9 1)  (883 401)  (883 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (10 1)  (884 401)  (884 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1


LogicTile_18_25



LogicTile_19_25

 (14 2)  (996 402)  (996 402)  routing T_19_25.sp4_v_t_1 <X> T_19_25.lc_trk_g0_4
 (15 2)  (997 402)  (997 402)  routing T_19_25.sp4_v_b_21 <X> T_19_25.lc_trk_g0_5
 (16 2)  (998 402)  (998 402)  routing T_19_25.sp4_v_b_21 <X> T_19_25.lc_trk_g0_5
 (17 2)  (999 402)  (999 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (1004 402)  (1004 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1005 402)  (1005 402)  routing T_19_25.sp4_v_b_23 <X> T_19_25.lc_trk_g0_7
 (24 2)  (1006 402)  (1006 402)  routing T_19_25.sp4_v_b_23 <X> T_19_25.lc_trk_g0_7
 (14 3)  (996 403)  (996 403)  routing T_19_25.sp4_v_t_1 <X> T_19_25.lc_trk_g0_4
 (16 3)  (998 403)  (998 403)  routing T_19_25.sp4_v_t_1 <X> T_19_25.lc_trk_g0_4
 (17 3)  (999 403)  (999 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 4)  (1008 404)  (1008 404)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 404)  (1011 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 404)  (1012 404)  routing T_19_25.lc_trk_g0_7 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 404)  (1013 404)  routing T_19_25.lc_trk_g0_5 <X> T_19_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 404)  (1014 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 404)  (1017 404)  routing T_19_25.lc_trk_g0_4 <X> T_19_25.input_2_2
 (38 4)  (1020 404)  (1020 404)  LC_2 Logic Functioning bit
 (39 4)  (1021 404)  (1021 404)  LC_2 Logic Functioning bit
 (43 4)  (1025 404)  (1025 404)  LC_2 Logic Functioning bit
 (47 4)  (1029 404)  (1029 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1008 405)  (1008 405)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 405)  (1009 405)  routing T_19_25.lc_trk_g1_7 <X> T_19_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 405)  (1011 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 405)  (1012 405)  routing T_19_25.lc_trk_g0_7 <X> T_19_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 405)  (1014 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (1021 405)  (1021 405)  LC_2 Logic Functioning bit
 (42 5)  (1024 405)  (1024 405)  LC_2 Logic Functioning bit
 (22 6)  (1004 406)  (1004 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1005 406)  (1005 406)  routing T_19_25.sp12_h_r_23 <X> T_19_25.lc_trk_g1_7
 (21 7)  (1003 407)  (1003 407)  routing T_19_25.sp12_h_r_23 <X> T_19_25.lc_trk_g1_7
 (4 12)  (986 412)  (986 412)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_9
 (5 13)  (987 413)  (987 413)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_9
 (5 15)  (987 415)  (987 415)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_t_44


LogicTile_20_25

 (27 6)  (1063 406)  (1063 406)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 406)  (1064 406)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 406)  (1065 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 406)  (1068 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 406)  (1069 406)  routing T_20_25.lc_trk_g2_2 <X> T_20_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 406)  (1076 406)  LC_3 Logic Functioning bit
 (41 6)  (1077 406)  (1077 406)  LC_3 Logic Functioning bit
 (42 6)  (1078 406)  (1078 406)  LC_3 Logic Functioning bit
 (43 6)  (1079 406)  (1079 406)  LC_3 Logic Functioning bit
 (26 7)  (1062 407)  (1062 407)  routing T_20_25.lc_trk_g2_3 <X> T_20_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 407)  (1064 407)  routing T_20_25.lc_trk_g2_3 <X> T_20_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 407)  (1065 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 407)  (1066 407)  routing T_20_25.lc_trk_g3_3 <X> T_20_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 407)  (1067 407)  routing T_20_25.lc_trk_g2_2 <X> T_20_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 407)  (1072 407)  LC_3 Logic Functioning bit
 (38 7)  (1074 407)  (1074 407)  LC_3 Logic Functioning bit
 (40 7)  (1076 407)  (1076 407)  LC_3 Logic Functioning bit
 (41 7)  (1077 407)  (1077 407)  LC_3 Logic Functioning bit
 (42 7)  (1078 407)  (1078 407)  LC_3 Logic Functioning bit
 (43 7)  (1079 407)  (1079 407)  LC_3 Logic Functioning bit
 (46 7)  (1082 407)  (1082 407)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 8)  (1058 408)  (1058 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1059 408)  (1059 408)  routing T_20_25.sp12_v_b_19 <X> T_20_25.lc_trk_g2_3
 (25 8)  (1061 408)  (1061 408)  routing T_20_25.sp4_v_t_23 <X> T_20_25.lc_trk_g2_2
 (21 9)  (1057 409)  (1057 409)  routing T_20_25.sp12_v_b_19 <X> T_20_25.lc_trk_g2_3
 (22 9)  (1058 409)  (1058 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 409)  (1059 409)  routing T_20_25.sp4_v_t_23 <X> T_20_25.lc_trk_g2_2
 (25 9)  (1061 409)  (1061 409)  routing T_20_25.sp4_v_t_23 <X> T_20_25.lc_trk_g2_2
 (22 12)  (1058 412)  (1058 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 412)  (1059 412)  routing T_20_25.sp12_v_b_11 <X> T_20_25.lc_trk_g3_3


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (5 11)  (1257 411)  (1257 411)  routing T_24_25.sp4_h_l_43 <X> T_24_25.sp4_v_t_43


RAM_Tile_25_25

 (3 7)  (1309 407)  (1309 407)  routing T_25_25.sp12_h_l_23 <X> T_25_25.sp12_v_t_23


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (3 14)  (399 398)  (399 398)  routing T_8_24.sp12_h_r_1 <X> T_8_24.sp12_v_t_22
 (3 15)  (399 399)  (399 399)  routing T_8_24.sp12_h_r_1 <X> T_8_24.sp12_v_t_22


LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (22 3)  (568 387)  (568 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 387)  (569 387)  routing T_11_24.sp4_v_b_22 <X> T_11_24.lc_trk_g0_6
 (24 3)  (570 387)  (570 387)  routing T_11_24.sp4_v_b_22 <X> T_11_24.lc_trk_g0_6
 (16 10)  (562 394)  (562 394)  routing T_11_24.sp4_v_t_16 <X> T_11_24.lc_trk_g2_5
 (17 10)  (563 394)  (563 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 394)  (564 394)  routing T_11_24.sp4_v_t_16 <X> T_11_24.lc_trk_g2_5
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (569 396)  (569 396)  routing T_11_24.sp12_v_b_19 <X> T_11_24.lc_trk_g3_3
 (21 13)  (567 397)  (567 397)  routing T_11_24.sp12_v_b_19 <X> T_11_24.lc_trk_g3_3
 (26 14)  (572 398)  (572 398)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 398)  (576 398)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 398)  (579 398)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 398)  (580 398)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (40 14)  (586 398)  (586 398)  LC_7 Logic Functioning bit
 (42 14)  (588 398)  (588 398)  LC_7 Logic Functioning bit
 (47 14)  (593 398)  (593 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (574 399)  (574 399)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 399)  (575 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 399)  (576 399)  routing T_11_24.lc_trk_g0_6 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 399)  (577 399)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 399)  (586 399)  LC_7 Logic Functioning bit
 (41 15)  (587 399)  (587 399)  LC_7 Logic Functioning bit
 (42 15)  (588 399)  (588 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (22 3)  (730 387)  (730 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 387)  (733 387)  routing T_14_24.sp4_r_v_b_30 <X> T_14_24.lc_trk_g0_6
 (15 7)  (723 391)  (723 391)  routing T_14_24.sp4_v_t_9 <X> T_14_24.lc_trk_g1_4
 (16 7)  (724 391)  (724 391)  routing T_14_24.sp4_v_t_9 <X> T_14_24.lc_trk_g1_4
 (17 7)  (725 391)  (725 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 8)  (730 392)  (730 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (731 392)  (731 392)  routing T_14_24.sp12_v_b_11 <X> T_14_24.lc_trk_g2_3
 (25 10)  (733 394)  (733 394)  routing T_14_24.sp4_v_b_38 <X> T_14_24.lc_trk_g2_6
 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 395)  (731 395)  routing T_14_24.sp4_v_b_38 <X> T_14_24.lc_trk_g2_6
 (25 11)  (733 395)  (733 395)  routing T_14_24.sp4_v_b_38 <X> T_14_24.lc_trk_g2_6
 (26 12)  (734 396)  (734 396)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 396)  (736 396)  routing T_14_24.lc_trk_g2_3 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 396)  (739 396)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 396)  (742 396)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 396)  (743 396)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.input_2_6
 (40 12)  (748 396)  (748 396)  LC_6 Logic Functioning bit
 (41 12)  (749 396)  (749 396)  LC_6 Logic Functioning bit
 (42 12)  (750 396)  (750 396)  LC_6 Logic Functioning bit
 (47 12)  (755 396)  (755 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (734 397)  (734 397)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 397)  (736 397)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 397)  (737 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 397)  (738 397)  routing T_14_24.lc_trk_g2_3 <X> T_14_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 397)  (740 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 397)  (743 397)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.input_2_6
 (36 13)  (744 397)  (744 397)  LC_6 Logic Functioning bit
 (40 13)  (748 397)  (748 397)  LC_6 Logic Functioning bit
 (41 13)  (749 397)  (749 397)  LC_6 Logic Functioning bit
 (42 13)  (750 397)  (750 397)  LC_6 Logic Functioning bit
 (43 13)  (751 397)  (751 397)  LC_6 Logic Functioning bit
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24

 (27 2)  (901 386)  (901 386)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 386)  (902 386)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 386)  (905 386)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 386)  (907 386)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 386)  (911 386)  LC_1 Logic Functioning bit
 (39 2)  (913 386)  (913 386)  LC_1 Logic Functioning bit
 (41 2)  (915 386)  (915 386)  LC_1 Logic Functioning bit
 (43 2)  (917 386)  (917 386)  LC_1 Logic Functioning bit
 (51 2)  (925 386)  (925 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (30 3)  (904 387)  (904 387)  routing T_17_24.lc_trk_g3_3 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 387)  (905 387)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 387)  (911 387)  LC_1 Logic Functioning bit
 (39 3)  (913 387)  (913 387)  LC_1 Logic Functioning bit
 (41 3)  (915 387)  (915 387)  LC_1 Logic Functioning bit
 (43 3)  (917 387)  (917 387)  LC_1 Logic Functioning bit
 (53 3)  (927 387)  (927 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 10)  (899 394)  (899 394)  routing T_17_24.sp4_v_b_30 <X> T_17_24.lc_trk_g2_6
 (22 11)  (896 395)  (896 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (897 395)  (897 395)  routing T_17_24.sp4_v_b_30 <X> T_17_24.lc_trk_g2_6
 (21 12)  (895 396)  (895 396)  routing T_17_24.sp4_v_t_14 <X> T_17_24.lc_trk_g3_3
 (22 12)  (896 396)  (896 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 396)  (897 396)  routing T_17_24.sp4_v_t_14 <X> T_17_24.lc_trk_g3_3


LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24

 (2 12)  (1146 396)  (1146 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24

 (10 7)  (1316 391)  (1316 391)  routing T_25_24.sp4_h_l_46 <X> T_25_24.sp4_v_t_41


LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_7_23

 (3 0)  (345 368)  (345 368)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_v_b_0


LogicTile_14_23

 (4 4)  (712 372)  (712 372)  routing T_14_23.sp4_v_t_38 <X> T_14_23.sp4_v_b_3


LogicTile_16_23

 (31 2)  (847 370)  (847 370)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (856 370)  (856 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (42 2)  (858 370)  (858 370)  LC_1 Logic Functioning bit
 (43 2)  (859 370)  (859 370)  LC_1 Logic Functioning bit
 (52 2)  (868 370)  (868 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (830 371)  (830 371)  routing T_16_23.sp4_r_v_b_28 <X> T_16_23.lc_trk_g0_4
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (40 3)  (856 371)  (856 371)  LC_1 Logic Functioning bit
 (41 3)  (857 371)  (857 371)  LC_1 Logic Functioning bit
 (42 3)  (858 371)  (858 371)  LC_1 Logic Functioning bit
 (43 3)  (859 371)  (859 371)  LC_1 Logic Functioning bit
 (12 4)  (828 372)  (828 372)  routing T_16_23.sp4_v_b_11 <X> T_16_23.sp4_h_r_5
 (11 5)  (827 373)  (827 373)  routing T_16_23.sp4_v_b_11 <X> T_16_23.sp4_h_r_5
 (13 5)  (829 373)  (829 373)  routing T_16_23.sp4_v_b_11 <X> T_16_23.sp4_h_r_5


LogicTile_20_23

 (10 15)  (1046 383)  (1046 383)  routing T_20_23.sp4_h_l_40 <X> T_20_23.sp4_v_t_47


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


LogicTile_30_23

 (3 0)  (1567 368)  (1567 368)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0
 (3 1)  (1567 369)  (1567 369)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_v_b_0


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_5_22

 (3 14)  (237 366)  (237 366)  routing T_5_22.sp12_v_b_1 <X> T_5_22.sp12_v_t_22


RAM_Tile_8_22

 (3 5)  (399 357)  (399 357)  routing T_8_22.sp12_h_l_23 <X> T_8_22.sp12_h_r_0


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (11 8)  (557 360)  (557 360)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_8
 (12 9)  (558 361)  (558 361)  routing T_11_22.sp4_v_t_40 <X> T_11_22.sp4_v_b_8


LogicTile_12_22

 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_h_r_0


LogicTile_13_22

 (12 0)  (666 352)  (666 352)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_h_r_2
 (13 1)  (667 353)  (667 353)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_h_r_2


LogicTile_14_22

 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_v_b_0


LogicTile_16_22

 (2 0)  (818 352)  (818 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_17_22

 (4 4)  (878 356)  (878 356)  routing T_17_22.sp4_v_t_38 <X> T_17_22.sp4_v_b_3
 (11 8)  (885 360)  (885 360)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_b_8
 (13 8)  (887 360)  (887 360)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_b_8
 (12 9)  (886 361)  (886 361)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_b_8


LogicTile_18_22

 (11 0)  (939 352)  (939 352)  routing T_18_22.sp4_v_t_46 <X> T_18_22.sp4_v_b_2
 (12 1)  (940 353)  (940 353)  routing T_18_22.sp4_v_t_46 <X> T_18_22.sp4_v_b_2


LogicTile_19_22

 (11 12)  (993 364)  (993 364)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (13 12)  (995 364)  (995 364)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (12 13)  (994 365)  (994 365)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (10 15)  (992 367)  (992 367)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_t_47


LogicTile_20_22

 (3 7)  (1039 359)  (1039 359)  routing T_20_22.sp12_h_l_23 <X> T_20_22.sp12_v_t_23


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_11_21

 (3 6)  (549 342)  (549 342)  routing T_11_21.sp12_v_b_0 <X> T_11_21.sp12_v_t_23
 (13 12)  (559 348)  (559 348)  routing T_11_21.sp4_v_t_46 <X> T_11_21.sp4_v_b_11


LogicTile_14_21

 (6 14)  (714 350)  (714 350)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_v_t_44
 (5 15)  (713 351)  (713 351)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_v_t_44


LogicTile_17_21

 (8 5)  (882 341)  (882 341)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_v_b_4
 (10 5)  (884 341)  (884 341)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_v_b_4
 (9 7)  (883 343)  (883 343)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_v_t_41
 (10 7)  (884 343)  (884 343)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_v_t_41


LogicTile_18_21

 (19 13)  (947 349)  (947 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_21

 (11 4)  (993 340)  (993 340)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_v_b_5
 (13 4)  (995 340)  (995 340)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_v_b_5


LogicTile_21_21

 (5 5)  (1095 341)  (1095 341)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_b_3
 (8 9)  (1098 345)  (1098 345)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_v_b_7
 (9 9)  (1099 345)  (1099 345)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_v_b_7
 (10 9)  (1100 345)  (1100 345)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_v_b_7


LogicTile_22_21

 (3 0)  (1147 336)  (1147 336)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0


LogicTile_23_21

 (6 8)  (1204 344)  (1204 344)  routing T_23_21.sp4_h_r_1 <X> T_23_21.sp4_v_b_6


LogicTile_24_21

 (19 13)  (1271 349)  (1271 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_21

 (6 7)  (1312 343)  (1312 343)  routing T_25_21.sp4_h_r_3 <X> T_25_21.sp4_h_l_38


LogicTile_26_21

 (19 15)  (1367 351)  (1367 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_v_t_23 <X> T_30_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_7_20

 (3 14)  (345 334)  (345 334)  routing T_7_20.sp12_h_r_1 <X> T_7_20.sp12_v_t_22
 (3 15)  (345 335)  (345 335)  routing T_7_20.sp12_h_r_1 <X> T_7_20.sp12_v_t_22


LogicTile_12_20

 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_b_0
 (26 2)  (626 322)  (626 322)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 322)  (630 322)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (47 2)  (647 322)  (647 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 323)  (628 323)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (21 6)  (621 326)  (621 326)  routing T_12_20.sp4_v_b_7 <X> T_12_20.lc_trk_g1_7
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (623 326)  (623 326)  routing T_12_20.sp4_v_b_7 <X> T_12_20.lc_trk_g1_7
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (14 15)  (614 335)  (614 335)  routing T_12_20.sp12_v_b_20 <X> T_12_20.lc_trk_g3_4
 (16 15)  (616 335)  (616 335)  routing T_12_20.sp12_v_b_20 <X> T_12_20.lc_trk_g3_4
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_14_20

 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.bot_op_2 <X> T_14_20.lc_trk_g0_2
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (739 324)  (739 324)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (52 4)  (760 324)  (760 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (38 5)  (746 325)  (746 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (44 5)  (752 325)  (752 325)  LC_2 Logic Functioning bit
 (14 6)  (722 326)  (722 326)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g1_4
 (14 7)  (722 327)  (722 327)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g1_4
 (16 7)  (724 327)  (724 327)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_20

 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_v_b_0


LogicTile_19_20

 (3 13)  (985 333)  (985 333)  routing T_19_20.sp12_h_l_22 <X> T_19_20.sp12_h_r_1


LogicTile_22_20

 (3 0)  (1147 320)  (1147 320)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_b_0
 (3 1)  (1147 321)  (1147 321)  routing T_22_20.sp12_h_r_0 <X> T_22_20.sp12_v_b_0


LogicTile_31_20

 (3 15)  (1621 335)  (1621 335)  routing T_31_20.sp12_h_l_22 <X> T_31_20.sp12_v_t_22


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0


LogicTile_11_19

 (3 0)  (549 304)  (549 304)  routing T_11_19.sp12_v_t_23 <X> T_11_19.sp12_v_b_0


LogicTile_12_19

 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g1_5
 (18 7)  (618 311)  (618 311)  routing T_12_19.bnr_op_5 <X> T_12_19.lc_trk_g1_5
 (2 8)  (602 312)  (602 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (615 312)  (615 312)  routing T_12_19.sp4_h_r_33 <X> T_12_19.lc_trk_g2_1
 (16 8)  (616 312)  (616 312)  routing T_12_19.sp4_h_r_33 <X> T_12_19.lc_trk_g2_1
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.sp4_h_r_33 <X> T_12_19.lc_trk_g2_1
 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_v_b_7
 (21 10)  (621 314)  (621 314)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (0 14)  (600 318)  (600 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 318)  (621 318)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g3_7
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp4_h_l_34 <X> T_12_19.lc_trk_g3_7
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 319)  (633 319)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.input_2_7
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit
 (48 15)  (648 319)  (648 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_19

 (15 0)  (669 304)  (669 304)  routing T_13_19.bot_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (15 1)  (669 305)  (669 305)  routing T_13_19.bot_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (2 4)  (656 308)  (656 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (675 308)  (675 308)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 6)  (668 310)  (668 310)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g1_4
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 310)  (689 310)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.input_2_3
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (40 6)  (694 310)  (694 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (46 6)  (700 310)  (700 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (668 311)  (668 311)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g1_4
 (16 7)  (670 311)  (670 311)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 311)  (688 311)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.input_2_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (663 318)  (663 318)  routing T_13_19.sp4_v_b_10 <X> T_13_19.sp4_h_l_47


LogicTile_14_19

 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (40 4)  (748 308)  (748 308)  LC_2 Logic Functioning bit
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (1 8)  (709 312)  (709 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (709 313)  (709 313)  routing T_14_19.glb_netwk_4 <X> T_14_19.glb2local_1
 (11 12)  (719 316)  (719 316)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_v_b_11
 (13 12)  (721 316)  (721 316)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_v_b_11
 (14 12)  (722 316)  (722 316)  routing T_14_19.bnl_op_0 <X> T_14_19.lc_trk_g3_0
 (14 13)  (722 317)  (722 317)  routing T_14_19.bnl_op_0 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (5 14)  (713 318)  (713 318)  routing T_14_19.sp4_v_b_9 <X> T_14_19.sp4_h_l_44


LogicTile_15_19

 (4 12)  (766 316)  (766 316)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_9
 (5 13)  (767 317)  (767 317)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_9


LogicTile_16_19

 (12 15)  (828 319)  (828 319)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_t_46


LogicTile_21_19

 (6 8)  (1096 312)  (1096 312)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_b_6


LogicTile_22_19

 (3 0)  (1147 304)  (1147 304)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (19 13)  (1163 317)  (1163 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


LogicTile_11_18

 (9 5)  (555 293)  (555 293)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_4
 (10 5)  (556 293)  (556 293)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_4


LogicTile_12_18

 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 290)  (618 290)  routing T_12_18.bnr_op_5 <X> T_12_18.lc_trk_g0_5
 (25 2)  (625 290)  (625 290)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g0_6
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (18 3)  (618 291)  (618 291)  routing T_12_18.bnr_op_5 <X> T_12_18.lc_trk_g0_5
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 291)  (623 291)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g0_6
 (25 3)  (625 291)  (625 291)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g0_6
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (633 291)  (633 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.input_2_1
 (34 3)  (634 291)  (634 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.input_2_1
 (35 3)  (635 291)  (635 291)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.input_2_1
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (44 3)  (644 291)  (644 291)  LC_1 Logic Functioning bit
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 293)  (623 293)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.sp4_v_b_18 <X> T_12_18.lc_trk_g1_2
 (14 6)  (614 294)  (614 294)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g1_4
 (15 6)  (615 294)  (615 294)  routing T_12_18.bot_op_5 <X> T_12_18.lc_trk_g1_5
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 296)  (635 296)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.input_2_4
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (635 297)  (635 297)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.input_2_4
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (40 9)  (640 297)  (640 297)  LC_4 Logic Functioning bit
 (14 10)  (614 298)  (614 298)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g2_4
 (25 10)  (625 298)  (625 298)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g2_6
 (15 11)  (615 299)  (615 299)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 299)  (624 299)  routing T_12_18.rgt_op_6 <X> T_12_18.lc_trk_g2_6
 (25 12)  (625 300)  (625 300)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g3_2
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g3_2
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_18

 (15 0)  (669 288)  (669 288)  routing T_13_18.bot_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (40 0)  (694 288)  (694 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.bot_op_2 <X> T_13_18.lc_trk_g0_2
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 289)  (687 289)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (14 2)  (668 290)  (668 290)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g0_4
 (15 2)  (669 290)  (669 290)  routing T_13_18.bot_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (40 2)  (694 290)  (694 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (15 3)  (669 291)  (669 291)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (15 4)  (669 292)  (669 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (694 292)  (694 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.bot_op_2 <X> T_13_18.lc_trk_g1_2
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (25 8)  (679 296)  (679 296)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (52 9)  (706 297)  (706 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (668 298)  (668 298)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 298)  (678 298)  routing T_13_18.tnl_op_7 <X> T_13_18.lc_trk_g2_7
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (40 10)  (694 298)  (694 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (15 11)  (669 299)  (669 299)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (675 299)  (675 299)  routing T_13_18.tnl_op_7 <X> T_13_18.lc_trk_g2_7
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (25 12)  (679 300)  (679 300)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g3_2
 (26 12)  (680 300)  (680 300)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g3_2
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 301)  (694 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (14 14)  (668 302)  (668 302)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g3_4
 (15 15)  (669 303)  (669 303)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_14_18

 (21 0)  (729 288)  (729 288)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (44 5)  (752 293)  (752 293)  LC_2 Logic Functioning bit
 (48 5)  (756 293)  (756 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (759 293)  (759 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 294)  (722 294)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g1_4
 (25 6)  (733 294)  (733 294)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (44 7)  (752 295)  (752 295)  LC_3 Logic Functioning bit
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.bnl_op_5 <X> T_14_18.lc_trk_g3_5
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (726 303)  (726 303)  routing T_14_18.bnl_op_5 <X> T_14_18.lc_trk_g3_5


LogicTile_16_18

 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_v_b_0


LogicTile_17_18

 (4 4)  (878 292)  (878 292)  routing T_17_18.sp4_v_t_38 <X> T_17_18.sp4_v_b_3
 (9 5)  (883 293)  (883 293)  routing T_17_18.sp4_v_t_45 <X> T_17_18.sp4_v_b_4
 (10 5)  (884 293)  (884 293)  routing T_17_18.sp4_v_t_45 <X> T_17_18.sp4_v_b_4
 (11 8)  (885 296)  (885 296)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_b_8
 (4 12)  (878 300)  (878 300)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (5 13)  (879 301)  (879 301)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9


LogicTile_18_18

 (13 0)  (941 288)  (941 288)  routing T_18_18.sp4_v_t_39 <X> T_18_18.sp4_v_b_2
 (19 15)  (947 303)  (947 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_18

 (11 0)  (993 288)  (993 288)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_v_b_2
 (12 1)  (994 289)  (994 289)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_v_b_2
 (5 5)  (987 293)  (987 293)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_b_3


LogicTile_20_18

 (19 15)  (1055 303)  (1055 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_18

 (3 0)  (1147 288)  (1147 288)  routing T_22_18.sp12_v_t_23 <X> T_22_18.sp12_v_b_0
 (19 4)  (1163 292)  (1163 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23
 (19 6)  (1583 294)  (1583 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_1_17

 (3 6)  (21 278)  (21 278)  routing T_1_17.sp12_h_r_0 <X> T_1_17.sp12_v_t_23
 (3 7)  (21 279)  (21 279)  routing T_1_17.sp12_h_r_0 <X> T_1_17.sp12_v_t_23


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0
 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0


LogicTile_6_17

 (2 8)  (290 280)  (290 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_9_17

 (6 13)  (444 285)  (444 285)  routing T_9_17.sp4_h_l_44 <X> T_9_17.sp4_h_r_9


LogicTile_11_17

 (14 4)  (560 276)  (560 276)  routing T_11_17.bnr_op_0 <X> T_11_17.lc_trk_g1_0
 (14 5)  (560 277)  (560 277)  routing T_11_17.bnr_op_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (9 9)  (555 281)  (555 281)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_7
 (10 9)  (556 281)  (556 281)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_7
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (586 284)  (586 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (48 12)  (594 284)  (594 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (40 13)  (586 285)  (586 285)  LC_6 Logic Functioning bit
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit


LogicTile_12_17

 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (40 2)  (640 274)  (640 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (633 275)  (633 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_1
 (34 3)  (634 275)  (634 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_1
 (35 3)  (635 275)  (635 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_1
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (14 4)  (614 276)  (614 276)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (14 5)  (614 277)  (614 277)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (14 6)  (614 278)  (614 278)  routing T_12_17.bnr_op_4 <X> T_12_17.lc_trk_g1_4
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g1_5
 (14 7)  (614 279)  (614 279)  routing T_12_17.bnr_op_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (15 8)  (615 280)  (615 280)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g2_1
 (16 8)  (616 280)  (616 280)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (18 9)  (618 281)  (618 281)  routing T_12_17.sp4_h_r_25 <X> T_12_17.lc_trk_g2_1
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (25 10)  (625 282)  (625 282)  routing T_12_17.sp4_v_b_38 <X> T_12_17.lc_trk_g2_6
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (45 10)  (645 282)  (645 282)  LC_5 Logic Functioning bit
 (50 10)  (650 282)  (650 282)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (651 282)  (651 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 283)  (623 283)  routing T_12_17.sp4_v_b_38 <X> T_12_17.lc_trk_g2_6
 (25 11)  (625 283)  (625 283)  routing T_12_17.sp4_v_b_38 <X> T_12_17.lc_trk_g2_6
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (42 11)  (642 283)  (642 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (48 11)  (648 283)  (648 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (615 284)  (615 284)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g3_1
 (25 12)  (625 284)  (625 284)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g3_2
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g3_2


LogicTile_13_17

 (15 0)  (669 272)  (669 272)  routing T_13_17.lft_op_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.lft_op_1 <X> T_13_17.lc_trk_g0_1
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (8 3)  (662 275)  (662 275)  routing T_13_17.sp4_h_r_1 <X> T_13_17.sp4_v_t_36
 (9 3)  (663 275)  (663 275)  routing T_13_17.sp4_h_r_1 <X> T_13_17.sp4_v_t_36
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (44 3)  (698 275)  (698 275)  LC_1 Logic Functioning bit
 (51 3)  (705 275)  (705 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 276)  (677 276)  routing T_13_17.sp12_h_l_16 <X> T_13_17.lc_trk_g1_3
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_3
 (21 5)  (675 277)  (675 277)  routing T_13_17.sp12_h_l_16 <X> T_13_17.lc_trk_g1_3
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.input_2_2
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (51 5)  (705 277)  (705 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 7)  (669 279)  (669 279)  routing T_13_17.bot_op_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (25 10)  (679 282)  (679 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_5
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (40 10)  (694 282)  (694 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.input_2_5
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (4 12)  (658 284)  (658 284)  routing T_13_17.sp4_h_l_44 <X> T_13_17.sp4_v_b_9
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (5 13)  (659 285)  (659 285)  routing T_13_17.sp4_h_l_44 <X> T_13_17.sp4_v_b_9
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 285)  (678 285)  routing T_13_17.tnr_op_2 <X> T_13_17.lc_trk_g3_2
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (44 13)  (698 285)  (698 285)  LC_6 Logic Functioning bit
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g3_5


LogicTile_14_17

 (15 0)  (723 272)  (723 272)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 272)  (726 272)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g0_1
 (8 2)  (716 274)  (716 274)  routing T_14_17.sp4_v_t_36 <X> T_14_17.sp4_h_l_36
 (9 2)  (717 274)  (717 274)  routing T_14_17.sp4_v_t_36 <X> T_14_17.sp4_h_l_36
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (14 3)  (722 275)  (722 275)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (15 4)  (723 276)  (723 276)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g1_1
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (15 6)  (723 278)  (723 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (4 10)  (712 282)  (712 282)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_v_t_43
 (6 10)  (714 282)  (714 282)  routing T_14_17.sp4_v_b_10 <X> T_14_17.sp4_v_t_43
 (21 12)  (729 284)  (729 284)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g3_3
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g3_3
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (40 12)  (748 284)  (748 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (46 12)  (754 284)  (754 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (19 13)  (727 285)  (727 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (729 285)  (729 285)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g3_3
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (40 14)  (748 286)  (748 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.bot_op_2 <X> T_15_17.lc_trk_g0_2
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (48 3)  (810 275)  (810 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.bot_op_3 <X> T_15_17.lc_trk_g1_3
 (12 5)  (774 277)  (774 277)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_b_5
 (15 7)  (777 279)  (777 279)  routing T_15_17.bot_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4


LogicTile_16_17

 (2 0)  (818 272)  (818 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 5)  (819 277)  (819 277)  routing T_16_17.sp12_h_l_23 <X> T_16_17.sp12_h_r_0


LogicTile_17_17

 (4 0)  (878 272)  (878 272)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_v_b_0
 (6 0)  (880 272)  (880 272)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_v_b_0
 (8 1)  (882 273)  (882 273)  routing T_17_17.sp4_h_l_36 <X> T_17_17.sp4_v_b_1
 (9 1)  (883 273)  (883 273)  routing T_17_17.sp4_h_l_36 <X> T_17_17.sp4_v_b_1
 (11 10)  (885 282)  (885 282)  routing T_17_17.sp4_h_l_38 <X> T_17_17.sp4_v_t_45


LogicTile_18_17

 (3 0)  (931 272)  (931 272)  routing T_18_17.sp12_h_r_0 <X> T_18_17.sp12_v_b_0
 (3 1)  (931 273)  (931 273)  routing T_18_17.sp12_h_r_0 <X> T_18_17.sp12_v_b_0


LogicTile_19_17

 (13 4)  (995 276)  (995 276)  routing T_19_17.sp4_v_t_40 <X> T_19_17.sp4_v_b_5


LogicTile_21_17

 (6 8)  (1096 280)  (1096 280)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_v_b_6
 (5 9)  (1095 281)  (1095 281)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_v_b_6
 (9 9)  (1099 281)  (1099 281)  routing T_21_17.sp4_v_t_42 <X> T_21_17.sp4_v_b_7


LogicTile_22_17

 (19 2)  (1163 274)  (1163 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (1146 276)  (1146 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_17

 (4 8)  (1202 280)  (1202 280)  routing T_23_17.sp4_v_t_43 <X> T_23_17.sp4_v_b_6


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (19 10)  (1271 282)  (1271 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_25_17

 (9 12)  (1315 284)  (1315 284)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_h_r_10
 (10 12)  (1316 284)  (1316 284)  routing T_25_17.sp4_h_l_42 <X> T_25_17.sp4_h_r_10


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_29_17

 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6
 (6 9)  (1516 281)  (1516 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (11 0)  (6 256)  (6 256)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_vert_t_12
 (12 0)  (5 256)  (5 256)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_vert_t_12
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (6 6)  (11 262)  (11 262)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 262)  (9 262)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g0_7
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (8 2)  (188 258)  (188 258)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_h_l_36
 (8 10)  (188 266)  (188 266)  routing T_4_16.sp4_h_r_11 <X> T_4_16.sp4_h_l_42
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_h_r_11 <X> T_4_16.sp4_h_l_42


LogicTile_7_16

 (17 3)  (359 259)  (359 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (368 260)  (368 260)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 260)  (375 260)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 260)  (376 260)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (37 4)  (379 260)  (379 260)  LC_2 Logic Functioning bit
 (38 4)  (380 260)  (380 260)  LC_2 Logic Functioning bit
 (39 4)  (381 260)  (381 260)  LC_2 Logic Functioning bit
 (41 4)  (383 260)  (383 260)  LC_2 Logic Functioning bit
 (43 4)  (385 260)  (385 260)  LC_2 Logic Functioning bit
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 261)  (373 261)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 261)  (378 261)  LC_2 Logic Functioning bit
 (37 5)  (379 261)  (379 261)  LC_2 Logic Functioning bit
 (38 5)  (380 261)  (380 261)  LC_2 Logic Functioning bit
 (39 5)  (381 261)  (381 261)  LC_2 Logic Functioning bit
 (40 5)  (382 261)  (382 261)  LC_2 Logic Functioning bit
 (42 5)  (384 261)  (384 261)  LC_2 Logic Functioning bit
 (47 5)  (389 261)  (389 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (1 6)  (343 262)  (343 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (343 263)  (343 263)  routing T_7_16.glb_netwk_4 <X> T_7_16.glb2local_0
 (22 13)  (364 269)  (364 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 269)  (367 269)  routing T_7_16.sp4_r_v_b_42 <X> T_7_16.lc_trk_g3_2


RAM_Tile_8_16

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0
 (11 15)  (407 271)  (407 271)  routing T_8_16.sp4_h_r_11 <X> T_8_16.sp4_h_l_46


LogicTile_10_16

 (12 12)  (504 268)  (504 268)  routing T_10_16.sp4_v_b_5 <X> T_10_16.sp4_h_r_11
 (11 13)  (503 269)  (503 269)  routing T_10_16.sp4_v_b_5 <X> T_10_16.sp4_h_r_11
 (13 13)  (505 269)  (505 269)  routing T_10_16.sp4_v_b_5 <X> T_10_16.sp4_h_r_11


LogicTile_11_16

 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (572 260)  (572 260)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (39 4)  (585 260)  (585 260)  LC_2 Logic Functioning bit
 (40 4)  (586 260)  (586 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (42 4)  (588 260)  (588 260)  LC_2 Logic Functioning bit
 (43 4)  (589 260)  (589 260)  LC_2 Logic Functioning bit
 (45 4)  (591 260)  (591 260)  LC_2 Logic Functioning bit
 (22 5)  (568 261)  (568 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (569 261)  (569 261)  routing T_11_16.sp4_v_b_18 <X> T_11_16.lc_trk_g1_2
 (24 5)  (570 261)  (570 261)  routing T_11_16.sp4_v_b_18 <X> T_11_16.lc_trk_g1_2
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (38 5)  (584 261)  (584 261)  LC_2 Logic Functioning bit
 (40 5)  (586 261)  (586 261)  LC_2 Logic Functioning bit
 (41 5)  (587 261)  (587 261)  LC_2 Logic Functioning bit
 (42 5)  (588 261)  (588 261)  LC_2 Logic Functioning bit
 (43 5)  (589 261)  (589 261)  LC_2 Logic Functioning bit
 (14 10)  (560 266)  (560 266)  routing T_11_16.sp4_v_t_17 <X> T_11_16.lc_trk_g2_4
 (16 11)  (562 267)  (562 267)  routing T_11_16.sp4_v_t_17 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (15 0)  (615 256)  (615 256)  routing T_12_16.sp4_h_l_4 <X> T_12_16.lc_trk_g0_1
 (16 0)  (616 256)  (616 256)  routing T_12_16.sp4_h_l_4 <X> T_12_16.lc_trk_g0_1
 (17 0)  (617 256)  (617 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 256)  (618 256)  routing T_12_16.sp4_h_l_4 <X> T_12_16.lc_trk_g0_1
 (26 0)  (626 256)  (626 256)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (40 0)  (640 256)  (640 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (18 1)  (618 257)  (618 257)  routing T_12_16.sp4_h_l_4 <X> T_12_16.lc_trk_g0_1
 (26 1)  (626 257)  (626 257)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (40 1)  (640 257)  (640 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (44 1)  (644 257)  (644 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (600 260)  (600 260)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (25 8)  (625 264)  (625 264)  routing T_12_16.rgt_op_2 <X> T_12_16.lc_trk_g2_2
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 265)  (624 265)  routing T_12_16.rgt_op_2 <X> T_12_16.lc_trk_g2_2
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (614 268)  (614 268)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g3_0
 (15 13)  (615 269)  (615 269)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g3_0
 (16 13)  (616 269)  (616 269)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 15)  (611 271)  (611 271)  routing T_12_16.sp4_h_r_3 <X> T_12_16.sp4_h_l_46
 (13 15)  (613 271)  (613 271)  routing T_12_16.sp4_h_r_3 <X> T_12_16.sp4_h_l_46


LogicTile_13_16

 (15 0)  (669 256)  (669 256)  routing T_13_16.top_op_1 <X> T_13_16.lc_trk_g0_1
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (672 257)  (672 257)  routing T_13_16.top_op_1 <X> T_13_16.lc_trk_g0_1
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 257)  (678 257)  routing T_13_16.top_op_2 <X> T_13_16.lc_trk_g0_2
 (25 1)  (679 257)  (679 257)  routing T_13_16.top_op_2 <X> T_13_16.lc_trk_g0_2
 (25 2)  (679 258)  (679 258)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 258)  (689 258)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (25 3)  (679 259)  (679 259)  routing T_13_16.sp4_v_t_3 <X> T_13_16.lc_trk_g0_6
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 259)  (686 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 259)  (687 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (34 3)  (688 259)  (688 259)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_1
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (26 4)  (680 260)  (680 260)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (42 4)  (696 260)  (696 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (50 4)  (704 260)  (704 260)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (40 5)  (694 261)  (694 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (1 6)  (655 262)  (655 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (21 6)  (675 262)  (675 262)  routing T_13_16.bnr_op_7 <X> T_13_16.lc_trk_g1_7
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (1 7)  (655 263)  (655 263)  routing T_13_16.glb_netwk_4 <X> T_13_16.glb2local_0
 (21 7)  (675 263)  (675 263)  routing T_13_16.bnr_op_7 <X> T_13_16.lc_trk_g1_7
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (40 8)  (694 264)  (694 264)  LC_4 Logic Functioning bit
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (42 8)  (696 264)  (696 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (40 9)  (694 265)  (694 265)  LC_4 Logic Functioning bit
 (41 9)  (695 265)  (695 265)  LC_4 Logic Functioning bit
 (42 9)  (696 265)  (696 265)  LC_4 Logic Functioning bit
 (43 9)  (697 265)  (697 265)  LC_4 Logic Functioning bit
 (15 10)  (669 266)  (669 266)  routing T_13_16.sp4_v_t_32 <X> T_13_16.lc_trk_g2_5
 (16 10)  (670 266)  (670 266)  routing T_13_16.sp4_v_t_32 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 14)  (679 270)  (679 270)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (21 0)  (729 256)  (729 256)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (2 4)  (710 260)  (710 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 4)  (723 260)  (723 260)  routing T_14_16.top_op_1 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (726 261)  (726 261)  routing T_14_16.top_op_1 <X> T_14_16.lc_trk_g1_1
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 262)  (732 262)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g1_7
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (21 7)  (729 263)  (729 263)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g1_7
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 263)  (740 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 263)  (743 263)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.input_2_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (16 8)  (724 264)  (724 264)  routing T_14_16.sp4_v_b_33 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.sp4_v_b_33 <X> T_14_16.lc_trk_g2_1
 (18 9)  (726 265)  (726 265)  routing T_14_16.sp4_v_b_33 <X> T_14_16.lc_trk_g2_1
 (13 11)  (721 267)  (721 267)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_h_l_45
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_16

 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (44 0)  (806 256)  (806 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (40 1)  (802 257)  (802 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (45 1)  (807 257)  (807 257)  LC_0 Logic Functioning bit
 (50 1)  (812 257)  (812 257)  Carry_In_Mux bit 

 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (44 2)  (806 258)  (806 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (45 3)  (807 259)  (807 259)  LC_1 Logic Functioning bit
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 260)  (787 260)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g1_2
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (44 4)  (806 260)  (806 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 261)  (802 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (45 5)  (807 261)  (807 261)  LC_2 Logic Functioning bit
 (9 6)  (771 262)  (771 262)  routing T_15_16.sp4_v_b_4 <X> T_15_16.sp4_h_l_41
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (21 6)  (783 262)  (783 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 262)  (787 262)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g1_6
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (44 6)  (806 262)  (806 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (45 7)  (807 263)  (807 263)  LC_3 Logic Functioning bit
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (44 8)  (806 264)  (806 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (40 9)  (802 265)  (802 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (45 9)  (807 265)  (807 265)  LC_4 Logic Functioning bit
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (44 10)  (806 266)  (806 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (40 11)  (802 267)  (802 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (45 11)  (807 267)  (807 267)  LC_5 Logic Functioning bit
 (14 12)  (776 268)  (776 268)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g3_0
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g3_1
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (44 12)  (806 268)  (806 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (45 13)  (807 269)  (807 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 270)  (776 270)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g3_4
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g3_5
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (0 15)  (762 271)  (762 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 271)  (780 271)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g3_5
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit
 (45 15)  (807 271)  (807 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (4 7)  (820 263)  (820 263)  routing T_16_16.sp4_v_b_10 <X> T_16_16.sp4_h_l_38
 (3 8)  (819 264)  (819 264)  routing T_16_16.sp12_h_r_1 <X> T_16_16.sp12_v_b_1
 (3 9)  (819 265)  (819 265)  routing T_16_16.sp12_h_r_1 <X> T_16_16.sp12_v_b_1


LogicTile_17_16

 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.bot_op_3 <X> T_17_16.lc_trk_g1_3
 (16 6)  (890 262)  (890 262)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g1_5
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 262)  (898 262)  routing T_17_16.bot_op_7 <X> T_17_16.lc_trk_g1_7
 (18 7)  (892 263)  (892 263)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g1_5
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (900 264)  (900 264)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 264)  (901 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (8 9)  (882 265)  (882 265)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_7
 (9 9)  (883 265)  (883 265)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_b_7
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (897 265)  (897 265)  routing T_17_16.sp12_v_b_18 <X> T_17_16.lc_trk_g2_2
 (25 9)  (899 265)  (899 265)  routing T_17_16.sp12_v_b_18 <X> T_17_16.lc_trk_g2_2
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (907 265)  (907 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_4
 (34 9)  (908 265)  (908 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_4
 (35 9)  (909 265)  (909 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_4
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (27 10)  (901 266)  (901 266)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (39 10)  (913 266)  (913 266)  LC_5 Logic Functioning bit
 (40 10)  (914 266)  (914 266)  LC_5 Logic Functioning bit
 (47 10)  (921 266)  (921 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (924 266)  (924 266)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (39 11)  (913 267)  (913 267)  LC_5 Logic Functioning bit
 (21 12)  (895 268)  (895 268)  routing T_17_16.sp4_v_t_14 <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp4_v_t_14 <X> T_17_16.lc_trk_g3_3
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 268)  (902 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 268)  (909 268)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.input_2_6
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 269)  (902 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 269)  (906 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (908 269)  (908 269)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.input_2_6
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (14 14)  (888 270)  (888 270)  routing T_17_16.sp4_v_t_17 <X> T_17_16.lc_trk_g3_4
 (27 14)  (901 270)  (901 270)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 270)  (904 270)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (40 14)  (914 270)  (914 270)  LC_7 Logic Functioning bit
 (50 14)  (924 270)  (924 270)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (926 270)  (926 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (16 15)  (890 271)  (890 271)  routing T_17_16.sp4_v_t_17 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (28 15)  (902 271)  (902 271)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (39 15)  (913 271)  (913 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 256)  (956 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (42 0)  (970 256)  (970 256)  LC_0 Logic Functioning bit
 (43 0)  (971 256)  (971 256)  LC_0 Logic Functioning bit
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 257)  (959 257)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 257)  (960 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (962 257)  (962 257)  routing T_18_16.lc_trk_g1_1 <X> T_18_16.input_2_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (42 1)  (970 257)  (970 257)  LC_0 Logic Functioning bit
 (43 1)  (971 257)  (971 257)  LC_0 Logic Functioning bit
 (16 4)  (944 260)  (944 260)  routing T_18_16.sp4_v_b_9 <X> T_18_16.lc_trk_g1_1
 (17 4)  (945 260)  (945 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (946 260)  (946 260)  routing T_18_16.sp4_v_b_9 <X> T_18_16.lc_trk_g1_1
 (18 5)  (946 261)  (946 261)  routing T_18_16.sp4_v_b_9 <X> T_18_16.lc_trk_g1_1
 (27 8)  (955 264)  (955 264)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 264)  (956 264)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 264)  (961 264)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 264)  (965 264)  LC_4 Logic Functioning bit
 (42 8)  (970 264)  (970 264)  LC_4 Logic Functioning bit
 (43 8)  (971 264)  (971 264)  LC_4 Logic Functioning bit
 (51 8)  (979 264)  (979 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (954 265)  (954 265)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 265)  (959 265)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 265)  (960 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (962 265)  (962 265)  routing T_18_16.lc_trk_g1_1 <X> T_18_16.input_2_4
 (42 9)  (970 265)  (970 265)  LC_4 Logic Functioning bit
 (43 9)  (971 265)  (971 265)  LC_4 Logic Functioning bit
 (25 12)  (953 268)  (953 268)  routing T_18_16.sp4_v_b_26 <X> T_18_16.lc_trk_g3_2
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (951 269)  (951 269)  routing T_18_16.sp4_v_b_26 <X> T_18_16.lc_trk_g3_2


LogicTile_21_16

 (11 8)  (1101 264)  (1101 264)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_b_8


LogicTile_22_16

 (19 2)  (1163 258)  (1163 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 4)  (1163 260)  (1163 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 10)  (1163 266)  (1163 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 15)  (1163 271)  (1163 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0
 (3 5)  (345 245)  (345 245)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0


RAM_Tile_8_15

 (8 11)  (404 251)  (404 251)  routing T_8_15.sp4_h_r_1 <X> T_8_15.sp4_v_t_42
 (9 11)  (405 251)  (405 251)  routing T_8_15.sp4_h_r_1 <X> T_8_15.sp4_v_t_42
 (10 11)  (406 251)  (406 251)  routing T_8_15.sp4_h_r_1 <X> T_8_15.sp4_v_t_42
 (19 15)  (415 255)  (415 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_15

 (2 4)  (440 244)  (440 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 6)  (441 246)  (441 246)  routing T_9_15.sp12_h_r_0 <X> T_9_15.sp12_v_t_23
 (21 6)  (459 246)  (459 246)  routing T_9_15.sp12_h_l_4 <X> T_9_15.lc_trk_g1_7
 (22 6)  (460 246)  (460 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (462 246)  (462 246)  routing T_9_15.sp12_h_l_4 <X> T_9_15.lc_trk_g1_7
 (3 7)  (441 247)  (441 247)  routing T_9_15.sp12_h_r_0 <X> T_9_15.sp12_v_t_23
 (21 7)  (459 247)  (459 247)  routing T_9_15.sp12_h_l_4 <X> T_9_15.lc_trk_g1_7
 (26 12)  (464 252)  (464 252)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (37 12)  (475 252)  (475 252)  LC_6 Logic Functioning bit
 (39 12)  (477 252)  (477 252)  LC_6 Logic Functioning bit
 (40 12)  (478 252)  (478 252)  LC_6 Logic Functioning bit
 (42 12)  (480 252)  (480 252)  LC_6 Logic Functioning bit
 (26 13)  (464 253)  (464 253)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 253)  (465 253)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 253)  (474 253)  LC_6 Logic Functioning bit
 (38 13)  (476 253)  (476 253)  LC_6 Logic Functioning bit
 (41 13)  (479 253)  (479 253)  LC_6 Logic Functioning bit
 (43 13)  (481 253)  (481 253)  LC_6 Logic Functioning bit
 (46 13)  (484 253)  (484 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (19 15)  (457 255)  (457 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_15

 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 241)  (570 241)  routing T_11_15.top_op_2 <X> T_11_15.lc_trk_g0_2
 (25 1)  (571 241)  (571 241)  routing T_11_15.top_op_2 <X> T_11_15.lc_trk_g0_2
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (39 6)  (585 246)  (585 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (38 7)  (584 247)  (584 247)  LC_3 Logic Functioning bit
 (39 7)  (585 247)  (585 247)  LC_3 Logic Functioning bit
 (4 12)  (550 252)  (550 252)  routing T_11_15.sp4_h_l_38 <X> T_11_15.sp4_v_b_9
 (6 12)  (552 252)  (552 252)  routing T_11_15.sp4_h_l_38 <X> T_11_15.sp4_v_b_9
 (5 13)  (551 253)  (551 253)  routing T_11_15.sp4_h_l_38 <X> T_11_15.sp4_v_b_9
 (0 14)  (546 254)  (546 254)  routing T_11_15.glb_netwk_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_15

 (21 0)  (621 240)  (621 240)  routing T_12_15.lft_op_3 <X> T_12_15.lc_trk_g0_3
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.lft_op_3 <X> T_12_15.lc_trk_g0_3
 (8 1)  (608 241)  (608 241)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_b_1
 (9 1)  (609 241)  (609 241)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_b_1
 (10 1)  (610 241)  (610 241)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_b_1
 (9 4)  (609 244)  (609 244)  routing T_12_15.sp4_h_l_36 <X> T_12_15.sp4_h_r_4
 (10 4)  (610 244)  (610 244)  routing T_12_15.sp4_h_l_36 <X> T_12_15.sp4_h_r_4
 (5 7)  (605 247)  (605 247)  routing T_12_15.sp4_h_l_38 <X> T_12_15.sp4_v_t_38
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (53 8)  (653 248)  (653 248)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (5 12)  (605 252)  (605 252)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_r_9
 (6 13)  (606 253)  (606 253)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_r_9
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 253)  (624 253)  routing T_12_15.tnl_op_2 <X> T_12_15.lc_trk_g3_2
 (25 13)  (625 253)  (625 253)  routing T_12_15.tnl_op_2 <X> T_12_15.lc_trk_g3_2


LogicTile_13_15

 (21 0)  (675 240)  (675 240)  routing T_13_15.bnr_op_3 <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (679 240)  (679 240)  routing T_13_15.sp4_v_b_10 <X> T_13_15.lc_trk_g0_2
 (21 1)  (675 241)  (675 241)  routing T_13_15.bnr_op_3 <X> T_13_15.lc_trk_g0_3
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 241)  (677 241)  routing T_13_15.sp4_v_b_10 <X> T_13_15.lc_trk_g0_2
 (25 1)  (679 241)  (679 241)  routing T_13_15.sp4_v_b_10 <X> T_13_15.lc_trk_g0_2
 (14 2)  (668 242)  (668 242)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g0_4
 (14 3)  (668 243)  (668 243)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g0_4
 (16 3)  (670 243)  (670 243)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (11 4)  (665 244)  (665 244)  routing T_13_15.sp4_h_r_0 <X> T_13_15.sp4_v_b_5
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (679 244)  (679 244)  routing T_13_15.sp4_v_b_10 <X> T_13_15.lc_trk_g1_2
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 245)  (677 245)  routing T_13_15.sp4_v_b_10 <X> T_13_15.lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.sp4_v_b_10 <X> T_13_15.lc_trk_g1_2
 (14 6)  (668 246)  (668 246)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (25 6)  (679 246)  (679 246)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g1_6
 (14 7)  (668 247)  (668 247)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (16 7)  (670 247)  (670 247)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 247)  (677 247)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g1_6
 (25 7)  (679 247)  (679 247)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g1_6
 (11 10)  (665 250)  (665 250)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_45
 (13 10)  (667 250)  (667 250)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_45
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_5
 (12 11)  (666 251)  (666 251)  routing T_13_15.sp4_h_r_2 <X> T_13_15.sp4_v_t_45
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp12_v_b_14 <X> T_13_15.lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 251)  (688 251)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.input_2_5
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 252)  (677 252)  routing T_13_15.sp12_v_b_11 <X> T_13_15.lc_trk_g3_3
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (669 255)  (669 255)  routing T_13_15.sp4_v_t_33 <X> T_13_15.lc_trk_g3_4
 (16 15)  (670 255)  (670 255)  routing T_13_15.sp4_v_t_33 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (8 0)  (716 240)  (716 240)  routing T_14_15.sp4_v_b_7 <X> T_14_15.sp4_h_r_1
 (9 0)  (717 240)  (717 240)  routing T_14_15.sp4_v_b_7 <X> T_14_15.sp4_h_r_1
 (10 0)  (718 240)  (718 240)  routing T_14_15.sp4_v_b_7 <X> T_14_15.sp4_h_r_1
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (729 245)  (729 245)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.bnl_op_1 <X> T_14_15.lc_trk_g2_1
 (18 9)  (726 249)  (726 249)  routing T_14_15.bnl_op_1 <X> T_14_15.lc_trk_g2_1
 (25 10)  (733 250)  (733 250)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g2_6
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (42 10)  (750 250)  (750 250)  LC_5 Logic Functioning bit
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 251)  (733 251)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g2_6
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (741 251)  (741 251)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.input_2_5
 (34 11)  (742 251)  (742 251)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.input_2_5
 (2 12)  (710 252)  (710 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (722 252)  (722 252)  routing T_14_15.bnl_op_0 <X> T_14_15.lc_trk_g3_0
 (15 12)  (723 252)  (723 252)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g3_1
 (16 12)  (724 252)  (724 252)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g3_1
 (12 13)  (720 253)  (720 253)  routing T_14_15.sp4_h_r_11 <X> T_14_15.sp4_v_b_11
 (14 13)  (722 253)  (722 253)  routing T_14_15.bnl_op_0 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 254)  (742 254)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (40 14)  (748 254)  (748 254)  LC_7 Logic Functioning bit
 (42 14)  (750 254)  (750 254)  LC_7 Logic Functioning bit
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit
 (48 15)  (756 255)  (756 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_15

 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 242)  (777 242)  routing T_15_15.top_op_5 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 242)  (786 242)  routing T_15_15.bot_op_7 <X> T_15_15.lc_trk_g0_7
 (18 3)  (780 243)  (780 243)  routing T_15_15.top_op_5 <X> T_15_15.lc_trk_g0_5
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 243)  (786 243)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g0_6
 (25 3)  (787 243)  (787 243)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g0_6
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (47 4)  (809 244)  (809 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 245)  (795 245)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.input_2_2
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (44 5)  (806 245)  (806 245)  LC_2 Logic Functioning bit
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.top_op_7 <X> T_15_15.lc_trk_g1_7
 (15 7)  (777 247)  (777 247)  routing T_15_15.bot_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (783 247)  (783 247)  routing T_15_15.top_op_7 <X> T_15_15.lc_trk_g1_7
 (25 8)  (787 248)  (787 248)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g2_2
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 248)  (797 248)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_4
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (37 8)  (799 248)  (799 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (39 8)  (801 248)  (801 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (42 8)  (804 248)  (804 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (46 8)  (808 248)  (808 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 249)  (794 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (796 249)  (796 249)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_4
 (35 9)  (797 249)  (797 249)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_4
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (26 10)  (788 250)  (788 250)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (46 10)  (808 250)  (808 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (788 251)  (788 251)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (40 11)  (802 251)  (802 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 253)  (785 253)  routing T_15_15.sp4_v_b_42 <X> T_15_15.lc_trk_g3_2
 (24 13)  (786 253)  (786 253)  routing T_15_15.sp4_v_b_42 <X> T_15_15.lc_trk_g3_2
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_15

 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (4 1)  (820 241)  (820 241)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_h_r_0
 (6 1)  (822 241)  (822 241)  routing T_16_15.sp4_h_l_41 <X> T_16_15.sp4_h_r_0
 (4 4)  (820 244)  (820 244)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_v_b_3
 (6 4)  (822 244)  (822 244)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_v_b_3
 (5 5)  (821 245)  (821 245)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_v_b_3
 (11 5)  (827 245)  (827 245)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_h_r_5
 (13 5)  (829 245)  (829 245)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_h_r_5
 (15 10)  (831 250)  (831 250)  routing T_16_15.sp4_h_l_16 <X> T_16_15.lc_trk_g2_5
 (16 10)  (832 250)  (832 250)  routing T_16_15.sp4_h_l_16 <X> T_16_15.lc_trk_g2_5
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (40 10)  (856 250)  (856 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (47 10)  (863 250)  (863 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (834 251)  (834 251)  routing T_16_15.sp4_h_l_16 <X> T_16_15.lc_trk_g2_5
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (15 12)  (831 252)  (831 252)  routing T_16_15.sp4_h_r_25 <X> T_16_15.lc_trk_g3_1
 (16 12)  (832 252)  (832 252)  routing T_16_15.sp4_h_r_25 <X> T_16_15.lc_trk_g3_1
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (834 253)  (834 253)  routing T_16_15.sp4_h_r_25 <X> T_16_15.lc_trk_g3_1


LogicTile_17_15

 (14 2)  (888 242)  (888 242)  routing T_17_15.sp4_v_t_1 <X> T_17_15.lc_trk_g0_4
 (14 3)  (888 243)  (888 243)  routing T_17_15.sp4_v_t_1 <X> T_17_15.lc_trk_g0_4
 (16 3)  (890 243)  (890 243)  routing T_17_15.sp4_v_t_1 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (11 4)  (885 244)  (885 244)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_b_5
 (13 4)  (887 244)  (887 244)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_b_5
 (12 5)  (886 245)  (886 245)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_v_b_5
 (26 6)  (900 246)  (900 246)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 246)  (902 246)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 246)  (904 246)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 246)  (905 246)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (911 246)  (911 246)  LC_3 Logic Functioning bit
 (39 6)  (913 246)  (913 246)  LC_3 Logic Functioning bit
 (27 7)  (901 247)  (901 247)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 247)  (902 247)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (14 14)  (888 254)  (888 254)  routing T_17_15.sp4_h_r_36 <X> T_17_15.lc_trk_g3_4
 (15 14)  (889 254)  (889 254)  routing T_17_15.sp4_v_t_32 <X> T_17_15.lc_trk_g3_5
 (16 14)  (890 254)  (890 254)  routing T_17_15.sp4_v_t_32 <X> T_17_15.lc_trk_g3_5
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (900 254)  (900 254)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 254)  (902 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 254)  (904 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (15 15)  (889 255)  (889 255)  routing T_17_15.sp4_h_r_36 <X> T_17_15.lc_trk_g3_4
 (16 15)  (890 255)  (890 255)  routing T_17_15.sp4_h_r_36 <X> T_17_15.lc_trk_g3_4
 (17 15)  (891 255)  (891 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 240)  (959 240)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 240)  (963 240)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.input_2_0
 (37 0)  (965 240)  (965 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (40 0)  (968 240)  (968 240)  LC_0 Logic Functioning bit
 (42 0)  (970 240)  (970 240)  LC_0 Logic Functioning bit
 (51 0)  (979 240)  (979 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (943 241)  (943 241)  routing T_18_15.sp4_v_t_5 <X> T_18_15.lc_trk_g0_0
 (16 1)  (944 241)  (944 241)  routing T_18_15.sp4_v_t_5 <X> T_18_15.lc_trk_g0_0
 (17 1)  (945 241)  (945 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (957 241)  (957 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 241)  (959 241)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 241)  (961 241)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.input_2_0
 (37 1)  (965 241)  (965 241)  LC_0 Logic Functioning bit
 (39 1)  (967 241)  (967 241)  LC_0 Logic Functioning bit
 (42 1)  (970 241)  (970 241)  LC_0 Logic Functioning bit
 (21 2)  (949 242)  (949 242)  routing T_18_15.sp4_v_b_7 <X> T_18_15.lc_trk_g0_7
 (22 2)  (950 242)  (950 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (951 242)  (951 242)  routing T_18_15.sp4_v_b_7 <X> T_18_15.lc_trk_g0_7
 (14 5)  (942 245)  (942 245)  routing T_18_15.top_op_0 <X> T_18_15.lc_trk_g1_0
 (15 5)  (943 245)  (943 245)  routing T_18_15.top_op_0 <X> T_18_15.lc_trk_g1_0
 (17 5)  (945 245)  (945 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (12 6)  (940 246)  (940 246)  routing T_18_15.sp4_v_t_40 <X> T_18_15.sp4_h_l_40
 (11 7)  (939 247)  (939 247)  routing T_18_15.sp4_v_t_40 <X> T_18_15.sp4_h_l_40
 (8 9)  (936 249)  (936 249)  routing T_18_15.sp4_h_l_36 <X> T_18_15.sp4_v_b_7
 (9 9)  (937 249)  (937 249)  routing T_18_15.sp4_h_l_36 <X> T_18_15.sp4_v_b_7
 (10 9)  (938 249)  (938 249)  routing T_18_15.sp4_h_l_36 <X> T_18_15.sp4_v_b_7
 (14 10)  (942 250)  (942 250)  routing T_18_15.sp12_v_t_3 <X> T_18_15.lc_trk_g2_4
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp12_v_t_3 <X> T_18_15.lc_trk_g2_4
 (15 11)  (943 251)  (943 251)  routing T_18_15.sp12_v_t_3 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (11 15)  (939 255)  (939 255)  routing T_18_15.sp4_h_r_11 <X> T_18_15.sp4_h_l_46


LogicTile_19_15

 (0 0)  (982 240)  (982 240)  Negative Clock bit

 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 242)  (1007 242)  routing T_19_15.sp4_h_l_11 <X> T_19_15.lc_trk_g0_6
 (26 2)  (1008 242)  (1008 242)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 242)  (1012 242)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 242)  (1016 242)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 242)  (1017 242)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (37 2)  (1019 242)  (1019 242)  LC_1 Logic Functioning bit
 (39 2)  (1021 242)  (1021 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (45 2)  (1027 242)  (1027 242)  LC_1 Logic Functioning bit
 (52 2)  (1034 242)  (1034 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 243)  (1004 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1005 243)  (1005 243)  routing T_19_15.sp4_h_l_11 <X> T_19_15.lc_trk_g0_6
 (24 3)  (1006 243)  (1006 243)  routing T_19_15.sp4_h_l_11 <X> T_19_15.lc_trk_g0_6
 (25 3)  (1007 243)  (1007 243)  routing T_19_15.sp4_h_l_11 <X> T_19_15.lc_trk_g0_6
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 243)  (1012 243)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 243)  (1014 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1015 243)  (1015 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (34 3)  (1016 243)  (1016 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (35 3)  (1017 243)  (1017 243)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_1
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (15 10)  (997 250)  (997 250)  routing T_19_15.sp4_h_l_24 <X> T_19_15.lc_trk_g2_5
 (16 10)  (998 250)  (998 250)  routing T_19_15.sp4_h_l_24 <X> T_19_15.lc_trk_g2_5
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 250)  (1000 250)  routing T_19_15.sp4_h_l_24 <X> T_19_15.lc_trk_g2_5
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 252)  (1000 252)  routing T_19_15.wire_logic_cluster/lc_1/out <X> T_19_15.lc_trk_g3_1
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 254)  (1007 254)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 255)  (1005 255)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6
 (25 15)  (1007 255)  (1007 255)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6


LogicTile_20_15

 (0 0)  (1036 240)  (1036 240)  Negative Clock bit

 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 242)  (1050 242)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g0_4
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_1 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 243)  (1050 243)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g0_4
 (15 3)  (1051 243)  (1051 243)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g0_4
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 245)  (1036 245)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (12 5)  (1048 245)  (1048 245)  routing T_20_15.sp4_h_r_5 <X> T_20_15.sp4_v_b_5
 (27 6)  (1063 246)  (1063 246)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 246)  (1064 246)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 246)  (1067 246)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 246)  (1072 246)  LC_3 Logic Functioning bit
 (38 6)  (1074 246)  (1074 246)  LC_3 Logic Functioning bit
 (45 6)  (1081 246)  (1081 246)  LC_3 Logic Functioning bit
 (26 7)  (1062 247)  (1062 247)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 247)  (1063 247)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 247)  (1064 247)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 247)  (1066 247)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 247)  (1072 247)  LC_3 Logic Functioning bit
 (37 7)  (1073 247)  (1073 247)  LC_3 Logic Functioning bit
 (38 7)  (1074 247)  (1074 247)  LC_3 Logic Functioning bit
 (39 7)  (1075 247)  (1075 247)  LC_3 Logic Functioning bit
 (40 7)  (1076 247)  (1076 247)  LC_3 Logic Functioning bit
 (42 7)  (1078 247)  (1078 247)  LC_3 Logic Functioning bit
 (51 7)  (1087 247)  (1087 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 12)  (1047 252)  (1047 252)  routing T_20_15.sp4_h_l_40 <X> T_20_15.sp4_v_b_11
 (13 12)  (1049 252)  (1049 252)  routing T_20_15.sp4_h_l_40 <X> T_20_15.sp4_v_b_11
 (21 12)  (1057 252)  (1057 252)  routing T_20_15.sp4_h_r_35 <X> T_20_15.lc_trk_g3_3
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 252)  (1059 252)  routing T_20_15.sp4_h_r_35 <X> T_20_15.lc_trk_g3_3
 (24 12)  (1060 252)  (1060 252)  routing T_20_15.sp4_h_r_35 <X> T_20_15.lc_trk_g3_3
 (25 12)  (1061 252)  (1061 252)  routing T_20_15.sp4_h_r_34 <X> T_20_15.lc_trk_g3_2
 (12 13)  (1048 253)  (1048 253)  routing T_20_15.sp4_h_l_40 <X> T_20_15.sp4_v_b_11
 (22 13)  (1058 253)  (1058 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 253)  (1059 253)  routing T_20_15.sp4_h_r_34 <X> T_20_15.lc_trk_g3_2
 (24 13)  (1060 253)  (1060 253)  routing T_20_15.sp4_h_r_34 <X> T_20_15.lc_trk_g3_2
 (0 14)  (1036 254)  (1036 254)  routing T_20_15.glb_netwk_4 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_15

 (0 0)  (1090 240)  (1090 240)  Negative Clock bit

 (15 0)  (1105 240)  (1105 240)  routing T_21_15.sp4_h_r_1 <X> T_21_15.lc_trk_g0_1
 (16 0)  (1106 240)  (1106 240)  routing T_21_15.sp4_h_r_1 <X> T_21_15.lc_trk_g0_1
 (17 0)  (1107 240)  (1107 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (27 0)  (1117 240)  (1117 240)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 240)  (1118 240)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 240)  (1119 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 240)  (1120 240)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 240)  (1121 240)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 240)  (1122 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 240)  (1123 240)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 240)  (1126 240)  LC_0 Logic Functioning bit
 (38 0)  (1128 240)  (1128 240)  LC_0 Logic Functioning bit
 (45 0)  (1135 240)  (1135 240)  LC_0 Logic Functioning bit
 (46 0)  (1136 240)  (1136 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (1108 241)  (1108 241)  routing T_21_15.sp4_h_r_1 <X> T_21_15.lc_trk_g0_1
 (22 1)  (1112 241)  (1112 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1116 241)  (1116 241)  routing T_21_15.lc_trk_g0_2 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 241)  (1119 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 241)  (1120 241)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 241)  (1121 241)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 241)  (1126 241)  LC_0 Logic Functioning bit
 (37 1)  (1127 241)  (1127 241)  LC_0 Logic Functioning bit
 (38 1)  (1128 241)  (1128 241)  LC_0 Logic Functioning bit
 (39 1)  (1129 241)  (1129 241)  LC_0 Logic Functioning bit
 (40 1)  (1130 241)  (1130 241)  LC_0 Logic Functioning bit
 (42 1)  (1132 241)  (1132 241)  LC_0 Logic Functioning bit
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 243)  (1090 243)  routing T_21_15.glb_netwk_1 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 244)  (1091 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 245)  (1090 245)  routing T_21_15.glb_netwk_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (12 5)  (1102 245)  (1102 245)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_v_b_5
 (15 6)  (1105 246)  (1105 246)  routing T_21_15.sp4_v_b_21 <X> T_21_15.lc_trk_g1_5
 (16 6)  (1106 246)  (1106 246)  routing T_21_15.sp4_v_b_21 <X> T_21_15.lc_trk_g1_5
 (17 6)  (1107 246)  (1107 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 6)  (1121 246)  (1121 246)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 246)  (1122 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 246)  (1124 246)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 246)  (1125 246)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.input_2_3
 (36 6)  (1126 246)  (1126 246)  LC_3 Logic Functioning bit
 (37 6)  (1127 246)  (1127 246)  LC_3 Logic Functioning bit
 (38 6)  (1128 246)  (1128 246)  LC_3 Logic Functioning bit
 (41 6)  (1131 246)  (1131 246)  LC_3 Logic Functioning bit
 (45 6)  (1135 246)  (1135 246)  LC_3 Logic Functioning bit
 (29 7)  (1119 247)  (1119 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 247)  (1122 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1123 247)  (1123 247)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.input_2_3
 (34 7)  (1124 247)  (1124 247)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.input_2_3
 (35 7)  (1125 247)  (1125 247)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.input_2_3
 (36 7)  (1126 247)  (1126 247)  LC_3 Logic Functioning bit
 (37 7)  (1127 247)  (1127 247)  LC_3 Logic Functioning bit
 (39 7)  (1129 247)  (1129 247)  LC_3 Logic Functioning bit
 (40 7)  (1130 247)  (1130 247)  LC_3 Logic Functioning bit
 (51 7)  (1141 247)  (1141 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (1096 248)  (1096 248)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_6
 (22 10)  (1112 250)  (1112 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1111 251)  (1111 251)  routing T_21_15.sp4_r_v_b_39 <X> T_21_15.lc_trk_g2_7
 (6 12)  (1096 252)  (1096 252)  routing T_21_15.sp4_v_t_43 <X> T_21_15.sp4_v_b_9
 (5 13)  (1095 253)  (1095 253)  routing T_21_15.sp4_v_t_43 <X> T_21_15.sp4_v_b_9
 (0 14)  (1090 254)  (1090 254)  routing T_21_15.glb_netwk_4 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1115 254)  (1115 254)  routing T_21_15.sp4_h_r_46 <X> T_21_15.lc_trk_g3_6
 (22 15)  (1112 255)  (1112 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1113 255)  (1113 255)  routing T_21_15.sp4_h_r_46 <X> T_21_15.lc_trk_g3_6
 (24 15)  (1114 255)  (1114 255)  routing T_21_15.sp4_h_r_46 <X> T_21_15.lc_trk_g3_6
 (25 15)  (1115 255)  (1115 255)  routing T_21_15.sp4_h_r_46 <X> T_21_15.lc_trk_g3_6


LogicTile_22_15

 (0 0)  (1144 240)  (1144 240)  Negative Clock bit

 (2 0)  (1146 240)  (1146 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 0)  (1166 240)  (1166 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1167 240)  (1167 240)  routing T_22_15.sp4_h_r_3 <X> T_22_15.lc_trk_g0_3
 (24 0)  (1168 240)  (1168 240)  routing T_22_15.sp4_h_r_3 <X> T_22_15.lc_trk_g0_3
 (26 0)  (1170 240)  (1170 240)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 240)  (1178 240)  routing T_22_15.lc_trk_g1_0 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 240)  (1180 240)  LC_0 Logic Functioning bit
 (38 0)  (1182 240)  (1182 240)  LC_0 Logic Functioning bit
 (45 0)  (1189 240)  (1189 240)  LC_0 Logic Functioning bit
 (21 1)  (1165 241)  (1165 241)  routing T_22_15.sp4_h_r_3 <X> T_22_15.lc_trk_g0_3
 (26 1)  (1170 241)  (1170 241)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 241)  (1171 241)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 241)  (1172 241)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 241)  (1174 241)  routing T_22_15.lc_trk_g0_3 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (1180 241)  (1180 241)  LC_0 Logic Functioning bit
 (37 1)  (1181 241)  (1181 241)  LC_0 Logic Functioning bit
 (38 1)  (1182 241)  (1182 241)  LC_0 Logic Functioning bit
 (39 1)  (1183 241)  (1183 241)  LC_0 Logic Functioning bit
 (40 1)  (1184 241)  (1184 241)  LC_0 Logic Functioning bit
 (42 1)  (1186 241)  (1186 241)  LC_0 Logic Functioning bit
 (48 1)  (1192 241)  (1192 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 243)  (1144 243)  routing T_22_15.glb_netwk_1 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 4)  (1145 244)  (1145 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1158 244)  (1158 244)  routing T_22_15.sp12_h_r_0 <X> T_22_15.lc_trk_g1_0
 (0 5)  (1144 245)  (1144 245)  routing T_22_15.glb_netwk_3 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (14 5)  (1158 245)  (1158 245)  routing T_22_15.sp12_h_r_0 <X> T_22_15.lc_trk_g1_0
 (15 5)  (1159 245)  (1159 245)  routing T_22_15.sp12_h_r_0 <X> T_22_15.lc_trk_g1_0
 (17 5)  (1161 245)  (1161 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (11 8)  (1155 248)  (1155 248)  routing T_22_15.sp4_h_r_3 <X> T_22_15.sp4_v_b_8
 (8 9)  (1152 249)  (1152 249)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_v_b_7
 (10 9)  (1154 249)  (1154 249)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_v_b_7
 (13 12)  (1157 252)  (1157 252)  routing T_22_15.sp4_h_l_46 <X> T_22_15.sp4_v_b_11
 (12 13)  (1156 253)  (1156 253)  routing T_22_15.sp4_h_l_46 <X> T_22_15.sp4_v_b_11
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (1144 254)  (1144 254)  routing T_22_15.glb_netwk_4 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 254)  (1145 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1152 254)  (1152 254)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_47
 (9 14)  (1153 254)  (1153 254)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_47
 (10 14)  (1154 254)  (1154 254)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_47
 (21 14)  (1165 254)  (1165 254)  routing T_22_15.sp12_v_b_7 <X> T_22_15.lc_trk_g3_7
 (22 14)  (1166 254)  (1166 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1168 254)  (1168 254)  routing T_22_15.sp12_v_b_7 <X> T_22_15.lc_trk_g3_7
 (11 15)  (1155 255)  (1155 255)  routing T_22_15.sp4_h_r_3 <X> T_22_15.sp4_h_l_46
 (13 15)  (1157 255)  (1157 255)  routing T_22_15.sp4_h_r_3 <X> T_22_15.sp4_h_l_46
 (21 15)  (1165 255)  (1165 255)  routing T_22_15.sp12_v_b_7 <X> T_22_15.lc_trk_g3_7


LogicTile_26_15

 (5 6)  (1353 246)  (1353 246)  routing T_26_15.sp4_h_r_0 <X> T_26_15.sp4_h_l_38
 (4 7)  (1352 247)  (1352 247)  routing T_26_15.sp4_h_r_0 <X> T_26_15.sp4_h_l_38
 (2 14)  (1350 254)  (1350 254)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_15

 (4 9)  (1514 249)  (1514 249)  routing T_29_15.sp4_h_l_47 <X> T_29_15.sp4_h_r_6
 (6 9)  (1516 249)  (1516 249)  routing T_29_15.sp4_h_l_47 <X> T_29_15.sp4_h_r_6


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23
 (5 2)  (1569 242)  (1569 242)  routing T_30_15.sp4_v_t_43 <X> T_30_15.sp4_h_l_37
 (4 3)  (1568 243)  (1568 243)  routing T_30_15.sp4_v_t_43 <X> T_30_15.sp4_h_l_37
 (6 3)  (1570 243)  (1570 243)  routing T_30_15.sp4_v_t_43 <X> T_30_15.sp4_h_l_37


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (13 13)  (1739 253)  (1739 253)  routing T_33_15.span4_horz_43 <X> T_33_15.span4_vert_b_3
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_10_14

 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 14)  (492 238)  (492 238)  routing T_10_14.glb_netwk_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (518 238)  (518 238)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (38 14)  (530 238)  (530 238)  LC_7 Logic Functioning bit
 (41 14)  (533 238)  (533 238)  LC_7 Logic Functioning bit
 (43 14)  (535 238)  (535 238)  LC_7 Logic Functioning bit
 (45 14)  (537 238)  (537 238)  LC_7 Logic Functioning bit
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (519 239)  (519 239)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 239)  (520 239)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 239)  (521 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 239)  (529 239)  LC_7 Logic Functioning bit
 (39 15)  (531 239)  (531 239)  LC_7 Logic Functioning bit
 (40 15)  (532 239)  (532 239)  LC_7 Logic Functioning bit
 (42 15)  (534 239)  (534 239)  LC_7 Logic Functioning bit
 (44 15)  (536 239)  (536 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (12 8)  (558 232)  (558 232)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_h_r_8
 (11 9)  (557 233)  (557 233)  routing T_11_14.sp4_v_b_8 <X> T_11_14.sp4_h_r_8


LogicTile_12_14

 (21 0)  (621 224)  (621 224)  routing T_12_14.sp4_v_b_11 <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (623 224)  (623 224)  routing T_12_14.sp4_v_b_11 <X> T_12_14.lc_trk_g0_3
 (25 0)  (625 224)  (625 224)  routing T_12_14.bnr_op_2 <X> T_12_14.lc_trk_g0_2
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 224)  (630 224)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (5 1)  (605 225)  (605 225)  routing T_12_14.sp4_h_r_0 <X> T_12_14.sp4_v_b_0
 (21 1)  (621 225)  (621 225)  routing T_12_14.sp4_v_b_11 <X> T_12_14.lc_trk_g0_3
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.bnr_op_2 <X> T_12_14.lc_trk_g0_2
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 226)  (626 226)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (50 2)  (650 226)  (650 226)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (626 227)  (626 227)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 227)  (627 227)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (14 4)  (614 228)  (614 228)  routing T_12_14.sp4_h_r_8 <X> T_12_14.lc_trk_g1_0
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (40 4)  (640 228)  (640 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (47 4)  (647 228)  (647 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (650 228)  (650 228)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (615 229)  (615 229)  routing T_12_14.sp4_h_r_8 <X> T_12_14.lc_trk_g1_0
 (16 5)  (616 229)  (616 229)  routing T_12_14.sp4_h_r_8 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 229)  (624 229)  routing T_12_14.bot_op_2 <X> T_12_14.lc_trk_g1_2
 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (48 5)  (648 229)  (648 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (16 6)  (616 230)  (616 230)  routing T_12_14.sp4_v_b_13 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.sp4_v_b_13 <X> T_12_14.lc_trk_g1_5
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (18 7)  (618 231)  (618 231)  routing T_12_14.sp4_v_b_13 <X> T_12_14.lc_trk_g1_5
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (634 231)  (634 231)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.input_2_3
 (5 8)  (605 232)  (605 232)  routing T_12_14.sp4_v_b_6 <X> T_12_14.sp4_h_r_6
 (15 8)  (615 232)  (615 232)  routing T_12_14.sp4_h_r_33 <X> T_12_14.lc_trk_g2_1
 (16 8)  (616 232)  (616 232)  routing T_12_14.sp4_h_r_33 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 232)  (618 232)  routing T_12_14.sp4_h_r_33 <X> T_12_14.lc_trk_g2_1
 (25 8)  (625 232)  (625 232)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g2_2
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (50 8)  (650 232)  (650 232)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (606 233)  (606 233)  routing T_12_14.sp4_v_b_6 <X> T_12_14.sp4_h_r_6
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 233)  (626 233)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g2_5
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (50 10)  (650 234)  (650 234)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (616 235)  (616 235)  routing T_12_14.sp12_v_b_12 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 235)  (625 235)  routing T_12_14.sp4_r_v_b_38 <X> T_12_14.lc_trk_g2_6
 (26 11)  (626 235)  (626 235)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (11 12)  (611 236)  (611 236)  routing T_12_14.sp4_h_r_6 <X> T_12_14.sp4_v_b_11
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_h_r_27 <X> T_12_14.lc_trk_g3_3
 (24 12)  (624 236)  (624 236)  routing T_12_14.sp4_h_r_27 <X> T_12_14.lc_trk_g3_3
 (25 12)  (625 236)  (625 236)  routing T_12_14.sp4_h_r_34 <X> T_12_14.lc_trk_g3_2
 (21 13)  (621 237)  (621 237)  routing T_12_14.sp4_h_r_27 <X> T_12_14.lc_trk_g3_3
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 237)  (623 237)  routing T_12_14.sp4_h_r_34 <X> T_12_14.lc_trk_g3_2
 (24 13)  (624 237)  (624 237)  routing T_12_14.sp4_h_r_34 <X> T_12_14.lc_trk_g3_2
 (15 14)  (615 238)  (615 238)  routing T_12_14.sp4_h_l_16 <X> T_12_14.lc_trk_g3_5
 (16 14)  (616 238)  (616 238)  routing T_12_14.sp4_h_l_16 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (621 238)  (621 238)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 238)  (624 238)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g3_7
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 238)  (633 238)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (47 14)  (647 238)  (647 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (618 239)  (618 239)  routing T_12_14.sp4_h_l_16 <X> T_12_14.lc_trk_g3_5
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 239)  (624 239)  routing T_12_14.tnr_op_6 <X> T_12_14.lc_trk_g3_6
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (43 15)  (643 239)  (643 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.bnr_op_0 <X> T_13_14.lc_trk_g0_0
 (15 0)  (669 224)  (669 224)  routing T_13_14.bot_op_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (675 224)  (675 224)  routing T_13_14.sp4_h_r_19 <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 224)  (677 224)  routing T_13_14.sp4_h_r_19 <X> T_13_14.lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.sp4_h_r_19 <X> T_13_14.lc_trk_g0_3
 (25 0)  (679 224)  (679 224)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g0_2
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (40 0)  (694 224)  (694 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (46 0)  (700 224)  (700 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (668 225)  (668 225)  routing T_13_14.bnr_op_0 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (675 225)  (675 225)  routing T_13_14.sp4_h_r_19 <X> T_13_14.lc_trk_g0_3
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g0_2
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (46 1)  (700 225)  (700 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (52 1)  (706 225)  (706 225)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 226)  (669 226)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 226)  (672 226)  routing T_13_14.lft_op_5 <X> T_13_14.lc_trk_g0_5
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.top_op_7 <X> T_13_14.lc_trk_g0_7
 (25 2)  (679 226)  (679 226)  routing T_13_14.sp4_v_b_6 <X> T_13_14.lc_trk_g0_6
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 226)  (689 226)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.input_2_1
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (40 2)  (694 226)  (694 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (47 2)  (701 226)  (701 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (669 227)  (669 227)  routing T_13_14.sp4_v_t_9 <X> T_13_14.lc_trk_g0_4
 (16 3)  (670 227)  (670 227)  routing T_13_14.sp4_v_t_9 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (675 227)  (675 227)  routing T_13_14.top_op_7 <X> T_13_14.lc_trk_g0_7
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (677 227)  (677 227)  routing T_13_14.sp4_v_b_6 <X> T_13_14.lc_trk_g0_6
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 229)  (677 229)  routing T_13_14.sp4_v_b_18 <X> T_13_14.lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.sp4_v_b_18 <X> T_13_14.lc_trk_g1_2
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (14 6)  (668 230)  (668 230)  routing T_13_14.sp4_v_b_4 <X> T_13_14.lc_trk_g1_4
 (21 6)  (675 230)  (675 230)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 230)  (677 230)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.sp4_h_l_2 <X> T_13_14.lc_trk_g1_7
 (26 6)  (680 230)  (680 230)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (46 6)  (700 230)  (700 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (16 7)  (670 231)  (670 231)  routing T_13_14.sp4_v_b_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.bot_op_6 <X> T_13_14.lc_trk_g1_6
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (5 8)  (659 232)  (659 232)  routing T_13_14.sp4_v_b_6 <X> T_13_14.sp4_h_r_6
 (25 8)  (679 232)  (679 232)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g2_2
 (26 8)  (680 232)  (680 232)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (41 8)  (695 232)  (695 232)  LC_4 Logic Functioning bit
 (43 8)  (697 232)  (697 232)  LC_4 Logic Functioning bit
 (6 9)  (660 233)  (660 233)  routing T_13_14.sp4_v_b_6 <X> T_13_14.sp4_h_r_6
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g2_2
 (26 9)  (680 233)  (680 233)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 233)  (691 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (48 9)  (702 233)  (702 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (679 234)  (679 234)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g2_6
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (50 10)  (704 234)  (704 234)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (669 235)  (669 235)  routing T_13_14.sp4_v_t_33 <X> T_13_14.lc_trk_g2_4
 (16 11)  (670 235)  (670 235)  routing T_13_14.sp4_v_t_33 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g3_1
 (19 12)  (673 236)  (673 236)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_h_r_27 <X> T_13_14.lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp4_h_r_27 <X> T_13_14.lc_trk_g3_3
 (25 12)  (679 236)  (679 236)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g3_2
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 236)  (689 236)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_6
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (40 12)  (694 236)  (694 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (47 12)  (701 236)  (701 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_h_r_27 <X> T_13_14.lc_trk_g3_3
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 237)  (687 237)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_6
 (35 13)  (689 237)  (689 237)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_6
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (53 13)  (707 237)  (707 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (6 14)  (660 238)  (660 238)  routing T_13_14.sp4_v_b_6 <X> T_13_14.sp4_v_t_44
 (14 14)  (668 238)  (668 238)  routing T_13_14.rgt_op_4 <X> T_13_14.lc_trk_g3_4
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (5 15)  (659 239)  (659 239)  routing T_13_14.sp4_v_b_6 <X> T_13_14.sp4_v_t_44
 (15 15)  (669 239)  (669 239)  routing T_13_14.rgt_op_4 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (21 0)  (729 224)  (729 224)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 224)  (731 224)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (24 0)  (732 224)  (732 224)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 224)  (748 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (15 1)  (723 225)  (723 225)  routing T_14_14.bot_op_0 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (729 225)  (729 225)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (47 1)  (755 225)  (755 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (761 225)  (761 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (21 2)  (729 226)  (729 226)  routing T_14_14.bnr_op_7 <X> T_14_14.lc_trk_g0_7
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (733 226)  (733 226)  routing T_14_14.sp4_v_t_3 <X> T_14_14.lc_trk_g0_6
 (21 3)  (729 227)  (729 227)  routing T_14_14.bnr_op_7 <X> T_14_14.lc_trk_g0_7
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 227)  (731 227)  routing T_14_14.sp4_v_t_3 <X> T_14_14.lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.sp4_v_t_3 <X> T_14_14.lc_trk_g0_6
 (25 4)  (733 228)  (733 228)  routing T_14_14.sp4_v_b_10 <X> T_14_14.lc_trk_g1_2
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 229)  (731 229)  routing T_14_14.sp4_v_b_10 <X> T_14_14.lc_trk_g1_2
 (25 5)  (733 229)  (733 229)  routing T_14_14.sp4_v_b_10 <X> T_14_14.lc_trk_g1_2
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (5 6)  (713 230)  (713 230)  routing T_14_14.sp4_v_b_3 <X> T_14_14.sp4_h_l_38
 (12 6)  (720 230)  (720 230)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_h_l_40
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (15 7)  (723 231)  (723 231)  routing T_14_14.bot_op_4 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (46 7)  (754 231)  (754 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (2 8)  (710 232)  (710 232)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.bnl_op_1 <X> T_14_14.lc_trk_g2_1
 (21 8)  (729 232)  (729 232)  routing T_14_14.bnl_op_3 <X> T_14_14.lc_trk_g2_3
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (734 232)  (734 232)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (50 8)  (758 232)  (758 232)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (726 233)  (726 233)  routing T_14_14.bnl_op_1 <X> T_14_14.lc_trk_g2_1
 (21 9)  (729 233)  (729 233)  routing T_14_14.bnl_op_3 <X> T_14_14.lc_trk_g2_3
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (43 10)  (751 234)  (751 234)  LC_5 Logic Functioning bit
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 235)  (731 235)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g2_6
 (24 11)  (732 235)  (732 235)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g2_6
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (14 13)  (722 237)  (722 237)  routing T_14_14.sp4_r_v_b_40 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (5 14)  (713 238)  (713 238)  routing T_14_14.sp4_h_r_6 <X> T_14_14.sp4_h_l_44
 (10 14)  (718 238)  (718 238)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_h_l_47
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 238)  (731 238)  routing T_14_14.sp4_v_b_47 <X> T_14_14.lc_trk_g3_7
 (24 14)  (732 238)  (732 238)  routing T_14_14.sp4_v_b_47 <X> T_14_14.lc_trk_g3_7
 (4 15)  (712 239)  (712 239)  routing T_14_14.sp4_h_r_6 <X> T_14_14.sp4_h_l_44
 (15 15)  (723 239)  (723 239)  routing T_14_14.tnr_op_4 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_15_14

 (2 0)  (764 224)  (764 224)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 226)  (777 226)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (780 227)  (780 227)  routing T_15_14.top_op_5 <X> T_15_14.lc_trk_g0_5
 (8 4)  (770 228)  (770 228)  routing T_15_14.sp4_h_l_45 <X> T_15_14.sp4_h_r_4
 (10 4)  (772 228)  (772 228)  routing T_15_14.sp4_h_l_45 <X> T_15_14.sp4_h_r_4
 (5 6)  (767 230)  (767 230)  routing T_15_14.sp4_v_b_3 <X> T_15_14.sp4_h_l_38
 (14 6)  (776 230)  (776 230)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g1_4
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g1_5
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (13 8)  (775 232)  (775 232)  routing T_15_14.sp4_h_l_45 <X> T_15_14.sp4_v_b_8
 (25 8)  (787 232)  (787 232)  routing T_15_14.rgt_op_2 <X> T_15_14.lc_trk_g2_2
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 232)  (789 232)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 232)  (797 232)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_4
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (38 8)  (800 232)  (800 232)  LC_4 Logic Functioning bit
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (11 9)  (773 233)  (773 233)  routing T_15_14.sp4_h_l_45 <X> T_15_14.sp4_h_r_8
 (12 9)  (774 233)  (774 233)  routing T_15_14.sp4_h_l_45 <X> T_15_14.sp4_v_b_8
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 233)  (786 233)  routing T_15_14.rgt_op_2 <X> T_15_14.lc_trk_g2_2
 (27 9)  (789 233)  (789 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 233)  (794 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 233)  (795 233)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_4
 (35 9)  (797 233)  (797 233)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_4
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 234)  (786 234)  routing T_15_14.tnl_op_7 <X> T_15_14.lc_trk_g2_7
 (25 10)  (787 234)  (787 234)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g2_6
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (46 10)  (808 234)  (808 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (783 235)  (783 235)  routing T_15_14.tnl_op_7 <X> T_15_14.lc_trk_g2_7
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (789 235)  (789 235)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (40 11)  (802 235)  (802 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 236)  (797 236)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_6
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (26 13)  (788 237)  (788 237)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 237)  (790 237)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 237)  (795 237)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_6
 (34 13)  (796 237)  (796 237)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_6
 (35 13)  (797 237)  (797 237)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_6
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit
 (44 13)  (806 237)  (806 237)  LC_6 Logic Functioning bit
 (51 13)  (813 237)  (813 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 238)  (786 238)  routing T_15_14.tnl_op_7 <X> T_15_14.lc_trk_g3_7
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (21 15)  (783 239)  (783 239)  routing T_15_14.tnl_op_7 <X> T_15_14.lc_trk_g3_7
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (3 0)  (819 224)  (819 224)  routing T_16_14.sp12_h_r_0 <X> T_16_14.sp12_v_b_0
 (8 0)  (824 224)  (824 224)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_h_r_1
 (10 0)  (826 224)  (826 224)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_h_r_1
 (15 0)  (831 224)  (831 224)  routing T_16_14.sp4_h_l_4 <X> T_16_14.lc_trk_g0_1
 (16 0)  (832 224)  (832 224)  routing T_16_14.sp4_h_l_4 <X> T_16_14.lc_trk_g0_1
 (17 0)  (833 224)  (833 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (834 224)  (834 224)  routing T_16_14.sp4_h_l_4 <X> T_16_14.lc_trk_g0_1
 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 224)  (839 224)  routing T_16_14.sp12_h_r_11 <X> T_16_14.lc_trk_g0_3
 (3 1)  (819 225)  (819 225)  routing T_16_14.sp12_h_r_0 <X> T_16_14.sp12_v_b_0
 (18 1)  (834 225)  (834 225)  routing T_16_14.sp4_h_l_4 <X> T_16_14.lc_trk_g0_1
 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (15 2)  (831 226)  (831 226)  routing T_16_14.sp4_v_b_21 <X> T_16_14.lc_trk_g0_5
 (16 2)  (832 226)  (832 226)  routing T_16_14.sp4_v_b_21 <X> T_16_14.lc_trk_g0_5
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (837 226)  (837 226)  routing T_16_14.lft_op_7 <X> T_16_14.lc_trk_g0_7
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 226)  (840 226)  routing T_16_14.lft_op_7 <X> T_16_14.lc_trk_g0_7
 (26 2)  (842 226)  (842 226)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (40 2)  (856 226)  (856 226)  LC_1 Logic Functioning bit
 (42 2)  (858 226)  (858 226)  LC_1 Logic Functioning bit
 (47 2)  (863 226)  (863 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (13 3)  (829 227)  (829 227)  routing T_16_14.sp4_v_b_9 <X> T_16_14.sp4_h_l_39
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (839 227)  (839 227)  routing T_16_14.sp12_h_r_14 <X> T_16_14.lc_trk_g0_6
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (41 3)  (857 227)  (857 227)  LC_1 Logic Functioning bit
 (43 3)  (859 227)  (859 227)  LC_1 Logic Functioning bit
 (51 3)  (867 227)  (867 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 228)  (856 228)  LC_2 Logic Functioning bit
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (40 5)  (856 229)  (856 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (15 6)  (831 230)  (831 230)  routing T_16_14.sp12_h_r_5 <X> T_16_14.lc_trk_g1_5
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.sp12_h_r_5 <X> T_16_14.lc_trk_g1_5
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 230)  (851 230)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.input_2_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (39 6)  (855 230)  (855 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (53 6)  (869 230)  (869 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (830 231)  (830 231)  routing T_16_14.sp12_h_r_20 <X> T_16_14.lc_trk_g1_4
 (16 7)  (832 231)  (832 231)  routing T_16_14.sp12_h_r_20 <X> T_16_14.lc_trk_g1_4
 (17 7)  (833 231)  (833 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (834 231)  (834 231)  routing T_16_14.sp12_h_r_5 <X> T_16_14.lc_trk_g1_5
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 231)  (848 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (850 231)  (850 231)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.input_2_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (8 8)  (824 232)  (824 232)  routing T_16_14.sp4_h_l_46 <X> T_16_14.sp4_h_r_7
 (10 8)  (826 232)  (826 232)  routing T_16_14.sp4_h_l_46 <X> T_16_14.sp4_h_r_7
 (12 8)  (828 232)  (828 232)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_h_r_8
 (13 9)  (829 233)  (829 233)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_h_r_8
 (14 10)  (830 234)  (830 234)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g2_4
 (15 10)  (831 234)  (831 234)  routing T_16_14.sp4_h_l_24 <X> T_16_14.lc_trk_g2_5
 (16 10)  (832 234)  (832 234)  routing T_16_14.sp4_h_l_24 <X> T_16_14.lc_trk_g2_5
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.sp4_h_l_24 <X> T_16_14.lc_trk_g2_5
 (21 10)  (837 234)  (837 234)  routing T_16_14.sp4_h_r_39 <X> T_16_14.lc_trk_g2_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 234)  (839 234)  routing T_16_14.sp4_h_r_39 <X> T_16_14.lc_trk_g2_7
 (24 10)  (840 234)  (840 234)  routing T_16_14.sp4_h_r_39 <X> T_16_14.lc_trk_g2_7
 (14 11)  (830 235)  (830 235)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g2_4
 (15 11)  (831 235)  (831 235)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g2_4
 (16 11)  (832 235)  (832 235)  routing T_16_14.sp4_h_r_44 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 236)  (847 236)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (51 13)  (867 237)  (867 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (43 14)  (859 238)  (859 238)  LC_7 Logic Functioning bit
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_r_v_b_44 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (843 239)  (843 239)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 239)  (846 239)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit
 (40 15)  (856 239)  (856 239)  LC_7 Logic Functioning bit
 (42 15)  (858 239)  (858 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (4 0)  (878 224)  (878 224)  routing T_17_14.sp4_h_l_37 <X> T_17_14.sp4_v_b_0
 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 224)  (909 224)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.input_2_0
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (40 0)  (914 224)  (914 224)  LC_0 Logic Functioning bit
 (42 0)  (916 224)  (916 224)  LC_0 Logic Functioning bit
 (5 1)  (879 225)  (879 225)  routing T_17_14.sp4_h_l_37 <X> T_17_14.sp4_v_b_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (908 225)  (908 225)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.input_2_0
 (35 1)  (909 225)  (909 225)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.input_2_0
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (40 1)  (914 225)  (914 225)  LC_0 Logic Functioning bit
 (15 2)  (889 226)  (889 226)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g0_5
 (16 2)  (890 226)  (890 226)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g0_5
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (892 226)  (892 226)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g0_5
 (21 2)  (895 226)  (895 226)  routing T_17_14.lft_op_7 <X> T_17_14.lc_trk_g0_7
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 226)  (898 226)  routing T_17_14.lft_op_7 <X> T_17_14.lc_trk_g0_7
 (16 3)  (890 227)  (890 227)  routing T_17_14.sp12_h_r_12 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (892 227)  (892 227)  routing T_17_14.sp4_h_r_21 <X> T_17_14.lc_trk_g0_5
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (38 4)  (912 228)  (912 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (41 4)  (915 228)  (915 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (11 5)  (885 229)  (885 229)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_h_r_5
 (13 5)  (887 229)  (887 229)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_h_r_5
 (15 5)  (889 229)  (889 229)  routing T_17_14.sp4_v_t_5 <X> T_17_14.lc_trk_g1_0
 (16 5)  (890 229)  (890 229)  routing T_17_14.sp4_v_t_5 <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (897 229)  (897 229)  routing T_17_14.sp12_h_l_17 <X> T_17_14.lc_trk_g1_2
 (25 5)  (899 229)  (899 229)  routing T_17_14.sp12_h_l_17 <X> T_17_14.lc_trk_g1_2
 (26 5)  (900 229)  (900 229)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 229)  (901 229)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 229)  (904 229)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 229)  (906 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (907 229)  (907 229)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.input_2_2
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (43 5)  (917 229)  (917 229)  LC_2 Logic Functioning bit
 (14 6)  (888 230)  (888 230)  routing T_17_14.sp12_h_l_3 <X> T_17_14.lc_trk_g1_4
 (22 6)  (896 230)  (896 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (897 230)  (897 230)  routing T_17_14.sp12_h_r_23 <X> T_17_14.lc_trk_g1_7
 (27 6)  (901 230)  (901 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 230)  (902 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 230)  (908 230)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (41 6)  (915 230)  (915 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (14 7)  (888 231)  (888 231)  routing T_17_14.sp12_h_l_3 <X> T_17_14.lc_trk_g1_4
 (15 7)  (889 231)  (889 231)  routing T_17_14.sp12_h_l_3 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (895 231)  (895 231)  routing T_17_14.sp12_h_r_23 <X> T_17_14.lc_trk_g1_7
 (27 7)  (901 231)  (901 231)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 231)  (910 231)  LC_3 Logic Functioning bit
 (38 7)  (912 231)  (912 231)  LC_3 Logic Functioning bit
 (40 7)  (914 231)  (914 231)  LC_3 Logic Functioning bit
 (42 7)  (916 231)  (916 231)  LC_3 Logic Functioning bit
 (14 8)  (888 232)  (888 232)  routing T_17_14.sp4_h_l_21 <X> T_17_14.lc_trk_g2_0
 (15 9)  (889 233)  (889 233)  routing T_17_14.sp4_h_l_21 <X> T_17_14.lc_trk_g2_0
 (16 9)  (890 233)  (890 233)  routing T_17_14.sp4_h_l_21 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (4 12)  (878 236)  (878 236)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_9
 (5 12)  (879 236)  (879 236)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_r_9
 (5 13)  (879 237)  (879 237)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_9
 (21 14)  (895 238)  (895 238)  routing T_17_14.sp4_v_t_18 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 238)  (897 238)  routing T_17_14.sp4_v_t_18 <X> T_17_14.lc_trk_g3_7


LogicTile_18_14

 (9 2)  (937 226)  (937 226)  routing T_18_14.sp4_h_r_10 <X> T_18_14.sp4_h_l_36
 (10 2)  (938 226)  (938 226)  routing T_18_14.sp4_h_r_10 <X> T_18_14.sp4_h_l_36
 (14 4)  (942 228)  (942 228)  routing T_18_14.sp4_h_l_5 <X> T_18_14.lc_trk_g1_0
 (21 4)  (949 228)  (949 228)  routing T_18_14.lft_op_3 <X> T_18_14.lc_trk_g1_3
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 228)  (952 228)  routing T_18_14.lft_op_3 <X> T_18_14.lc_trk_g1_3
 (14 5)  (942 229)  (942 229)  routing T_18_14.sp4_h_l_5 <X> T_18_14.lc_trk_g1_0
 (15 5)  (943 229)  (943 229)  routing T_18_14.sp4_h_l_5 <X> T_18_14.lc_trk_g1_0
 (16 5)  (944 229)  (944 229)  routing T_18_14.sp4_h_l_5 <X> T_18_14.lc_trk_g1_0
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (953 229)  (953 229)  routing T_18_14.sp4_r_v_b_26 <X> T_18_14.lc_trk_g1_2
 (15 6)  (943 230)  (943 230)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (16 6)  (944 230)  (944 230)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (946 231)  (946 231)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (16 8)  (944 232)  (944 232)  routing T_18_14.sp4_v_b_33 <X> T_18_14.lc_trk_g2_1
 (17 8)  (945 232)  (945 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (946 232)  (946 232)  routing T_18_14.sp4_v_b_33 <X> T_18_14.lc_trk_g2_1
 (26 8)  (954 232)  (954 232)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (41 8)  (969 232)  (969 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (8 9)  (936 233)  (936 233)  routing T_18_14.sp4_h_l_36 <X> T_18_14.sp4_v_b_7
 (9 9)  (937 233)  (937 233)  routing T_18_14.sp4_h_l_36 <X> T_18_14.sp4_v_b_7
 (10 9)  (938 233)  (938 233)  routing T_18_14.sp4_h_l_36 <X> T_18_14.sp4_v_b_7
 (18 9)  (946 233)  (946 233)  routing T_18_14.sp4_v_b_33 <X> T_18_14.lc_trk_g2_1
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 233)  (958 233)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (38 9)  (966 233)  (966 233)  LC_4 Logic Functioning bit
 (40 9)  (968 233)  (968 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 234)  (962 234)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (37 10)  (965 234)  (965 234)  LC_5 Logic Functioning bit
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (50 10)  (978 234)  (978 234)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (944 235)  (944 235)  routing T_18_14.sp12_v_b_12 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (27 11)  (955 235)  (955 235)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (42 11)  (970 235)  (970 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (48 11)  (976 235)  (976 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (939 236)  (939 236)  routing T_18_14.sp4_h_l_40 <X> T_18_14.sp4_v_b_11
 (13 12)  (941 236)  (941 236)  routing T_18_14.sp4_h_l_40 <X> T_18_14.sp4_v_b_11
 (15 12)  (943 236)  (943 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (16 12)  (944 236)  (944 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (12 13)  (940 237)  (940 237)  routing T_18_14.sp4_h_l_40 <X> T_18_14.sp4_v_b_11
 (15 14)  (943 238)  (943 238)  routing T_18_14.sp4_h_r_45 <X> T_18_14.lc_trk_g3_5
 (16 14)  (944 238)  (944 238)  routing T_18_14.sp4_h_r_45 <X> T_18_14.lc_trk_g3_5
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 238)  (946 238)  routing T_18_14.sp4_h_r_45 <X> T_18_14.lc_trk_g3_5
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (18 15)  (946 239)  (946 239)  routing T_18_14.sp4_h_r_45 <X> T_18_14.lc_trk_g3_5
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 239)  (960 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 239)  (961 239)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.input_2_7
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (21 2)  (1003 226)  (1003 226)  routing T_19_14.sp4_v_b_15 <X> T_19_14.lc_trk_g0_7
 (22 2)  (1004 226)  (1004 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1005 226)  (1005 226)  routing T_19_14.sp4_v_b_15 <X> T_19_14.lc_trk_g0_7
 (21 3)  (1003 227)  (1003 227)  routing T_19_14.sp4_v_b_15 <X> T_19_14.lc_trk_g0_7
 (5 4)  (987 228)  (987 228)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_h_r_3
 (26 6)  (1008 230)  (1008 230)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 230)  (1010 230)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 230)  (1015 230)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 230)  (1016 230)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 230)  (1017 230)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.input_2_3
 (36 6)  (1018 230)  (1018 230)  LC_3 Logic Functioning bit
 (38 6)  (1020 230)  (1020 230)  LC_3 Logic Functioning bit
 (39 6)  (1021 230)  (1021 230)  LC_3 Logic Functioning bit
 (41 6)  (1023 230)  (1023 230)  LC_3 Logic Functioning bit
 (43 6)  (1025 230)  (1025 230)  LC_3 Logic Functioning bit
 (27 7)  (1009 231)  (1009 231)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 231)  (1010 231)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 231)  (1012 231)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 231)  (1013 231)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 231)  (1014 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1015 231)  (1015 231)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.input_2_3
 (36 7)  (1018 231)  (1018 231)  LC_3 Logic Functioning bit
 (38 7)  (1020 231)  (1020 231)  LC_3 Logic Functioning bit
 (43 7)  (1025 231)  (1025 231)  LC_3 Logic Functioning bit
 (25 8)  (1007 232)  (1007 232)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g2_2
 (22 9)  (1004 233)  (1004 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1005 233)  (1005 233)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g2_2
 (24 9)  (1006 233)  (1006 233)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g2_2
 (25 9)  (1007 233)  (1007 233)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g2_2
 (15 10)  (997 234)  (997 234)  routing T_19_14.sp4_h_l_16 <X> T_19_14.lc_trk_g2_5
 (16 10)  (998 234)  (998 234)  routing T_19_14.sp4_h_l_16 <X> T_19_14.lc_trk_g2_5
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (1008 234)  (1008 234)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 234)  (1009 234)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 234)  (1010 234)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 234)  (1013 234)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 234)  (1015 234)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 234)  (1016 234)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 234)  (1018 234)  LC_5 Logic Functioning bit
 (38 10)  (1020 234)  (1020 234)  LC_5 Logic Functioning bit
 (41 10)  (1023 234)  (1023 234)  LC_5 Logic Functioning bit
 (43 10)  (1025 234)  (1025 234)  LC_5 Logic Functioning bit
 (18 11)  (1000 235)  (1000 235)  routing T_19_14.sp4_h_l_16 <X> T_19_14.lc_trk_g2_5
 (26 11)  (1008 235)  (1008 235)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 235)  (1011 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 235)  (1019 235)  LC_5 Logic Functioning bit
 (39 11)  (1021 235)  (1021 235)  LC_5 Logic Functioning bit
 (41 11)  (1023 235)  (1023 235)  LC_5 Logic Functioning bit
 (43 11)  (1025 235)  (1025 235)  LC_5 Logic Functioning bit
 (15 12)  (997 236)  (997 236)  routing T_19_14.sp4_h_r_33 <X> T_19_14.lc_trk_g3_1
 (16 12)  (998 236)  (998 236)  routing T_19_14.sp4_h_r_33 <X> T_19_14.lc_trk_g3_1
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.sp4_h_r_33 <X> T_19_14.lc_trk_g3_1
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 236)  (1005 236)  routing T_19_14.sp4_h_r_27 <X> T_19_14.lc_trk_g3_3
 (24 12)  (1006 236)  (1006 236)  routing T_19_14.sp4_h_r_27 <X> T_19_14.lc_trk_g3_3
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 236)  (1009 236)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 236)  (1015 236)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (37 12)  (1019 236)  (1019 236)  LC_6 Logic Functioning bit
 (39 12)  (1021 236)  (1021 236)  LC_6 Logic Functioning bit
 (43 12)  (1025 236)  (1025 236)  LC_6 Logic Functioning bit
 (50 12)  (1032 236)  (1032 236)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (999 237)  (999 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1003 237)  (1003 237)  routing T_19_14.sp4_h_r_27 <X> T_19_14.lc_trk_g3_3
 (27 13)  (1009 237)  (1009 237)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 237)  (1010 237)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (37 13)  (1019 237)  (1019 237)  LC_6 Logic Functioning bit
 (42 13)  (1024 237)  (1024 237)  LC_6 Logic Functioning bit
 (43 13)  (1025 237)  (1025 237)  LC_6 Logic Functioning bit
 (15 14)  (997 238)  (997 238)  routing T_19_14.sp4_h_l_16 <X> T_19_14.lc_trk_g3_5
 (16 14)  (998 238)  (998 238)  routing T_19_14.sp4_h_l_16 <X> T_19_14.lc_trk_g3_5
 (17 14)  (999 238)  (999 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (14 15)  (996 239)  (996 239)  routing T_19_14.sp12_v_b_20 <X> T_19_14.lc_trk_g3_4
 (16 15)  (998 239)  (998 239)  routing T_19_14.sp12_v_b_20 <X> T_19_14.lc_trk_g3_4
 (17 15)  (999 239)  (999 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (1000 239)  (1000 239)  routing T_19_14.sp4_h_l_16 <X> T_19_14.lc_trk_g3_5


LogicTile_20_14

 (25 0)  (1061 224)  (1061 224)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g0_2
 (26 0)  (1062 224)  (1062 224)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 224)  (1063 224)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 224)  (1064 224)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 224)  (1065 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 224)  (1067 224)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 224)  (1070 224)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 224)  (1072 224)  LC_0 Logic Functioning bit
 (37 0)  (1073 224)  (1073 224)  LC_0 Logic Functioning bit
 (38 0)  (1074 224)  (1074 224)  LC_0 Logic Functioning bit
 (39 0)  (1075 224)  (1075 224)  LC_0 Logic Functioning bit
 (41 0)  (1077 224)  (1077 224)  LC_0 Logic Functioning bit
 (43 0)  (1079 224)  (1079 224)  LC_0 Logic Functioning bit
 (45 0)  (1081 224)  (1081 224)  LC_0 Logic Functioning bit
 (48 0)  (1084 224)  (1084 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (1044 225)  (1044 225)  routing T_20_14.sp4_h_l_36 <X> T_20_14.sp4_v_b_1
 (9 1)  (1045 225)  (1045 225)  routing T_20_14.sp4_h_l_36 <X> T_20_14.sp4_v_b_1
 (19 1)  (1055 225)  (1055 225)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (1058 225)  (1058 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 225)  (1059 225)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g0_2
 (24 1)  (1060 225)  (1060 225)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g0_2
 (26 1)  (1062 225)  (1062 225)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 225)  (1066 225)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (37 1)  (1073 225)  (1073 225)  LC_0 Logic Functioning bit
 (39 1)  (1075 225)  (1075 225)  LC_0 Logic Functioning bit
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (19 2)  (1055 226)  (1055 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (1061 226)  (1061 226)  routing T_20_14.sp4_h_r_14 <X> T_20_14.lc_trk_g0_6
 (31 2)  (1067 226)  (1067 226)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (38 2)  (1074 226)  (1074 226)  LC_1 Logic Functioning bit
 (39 2)  (1075 226)  (1075 226)  LC_1 Logic Functioning bit
 (43 2)  (1079 226)  (1079 226)  LC_1 Logic Functioning bit
 (45 2)  (1081 226)  (1081 226)  LC_1 Logic Functioning bit
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 227)  (1058 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 227)  (1059 227)  routing T_20_14.sp4_h_r_14 <X> T_20_14.lc_trk_g0_6
 (24 3)  (1060 227)  (1060 227)  routing T_20_14.sp4_h_r_14 <X> T_20_14.lc_trk_g0_6
 (27 3)  (1063 227)  (1063 227)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 227)  (1064 227)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 227)  (1068 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1069 227)  (1069 227)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_1
 (34 3)  (1070 227)  (1070 227)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_1
 (35 3)  (1071 227)  (1071 227)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_1
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (38 3)  (1074 227)  (1074 227)  LC_1 Logic Functioning bit
 (39 3)  (1075 227)  (1075 227)  LC_1 Logic Functioning bit
 (42 3)  (1078 227)  (1078 227)  LC_1 Logic Functioning bit
 (47 3)  (1083 227)  (1083 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (14 6)  (1050 230)  (1050 230)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g1_4
 (26 6)  (1062 230)  (1062 230)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g2_0 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 230)  (1072 230)  LC_3 Logic Functioning bit
 (38 6)  (1074 230)  (1074 230)  LC_3 Logic Functioning bit
 (39 6)  (1075 230)  (1075 230)  LC_3 Logic Functioning bit
 (43 6)  (1079 230)  (1079 230)  LC_3 Logic Functioning bit
 (45 6)  (1081 230)  (1081 230)  LC_3 Logic Functioning bit
 (14 7)  (1050 231)  (1050 231)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g1_4
 (15 7)  (1051 231)  (1051 231)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g1_4
 (17 7)  (1053 231)  (1053 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (1063 231)  (1063 231)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 231)  (1064 231)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 231)  (1068 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1069 231)  (1069 231)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_3
 (34 7)  (1070 231)  (1070 231)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_3
 (35 7)  (1071 231)  (1071 231)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.input_2_3
 (37 7)  (1073 231)  (1073 231)  LC_3 Logic Functioning bit
 (38 7)  (1074 231)  (1074 231)  LC_3 Logic Functioning bit
 (39 7)  (1075 231)  (1075 231)  LC_3 Logic Functioning bit
 (42 7)  (1078 231)  (1078 231)  LC_3 Logic Functioning bit
 (27 8)  (1063 232)  (1063 232)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 232)  (1064 232)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 232)  (1070 232)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (37 8)  (1073 232)  (1073 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (39 8)  (1075 232)  (1075 232)  LC_4 Logic Functioning bit
 (41 8)  (1077 232)  (1077 232)  LC_4 Logic Functioning bit
 (43 8)  (1079 232)  (1079 232)  LC_4 Logic Functioning bit
 (45 8)  (1081 232)  (1081 232)  LC_4 Logic Functioning bit
 (3 9)  (1039 233)  (1039 233)  routing T_20_14.sp12_h_l_22 <X> T_20_14.sp12_v_b_1
 (14 9)  (1050 233)  (1050 233)  routing T_20_14.sp4_r_v_b_32 <X> T_20_14.lc_trk_g2_0
 (17 9)  (1053 233)  (1053 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (1062 233)  (1062 233)  routing T_20_14.lc_trk_g0_2 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 233)  (1066 233)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (39 9)  (1075 233)  (1075 233)  LC_4 Logic Functioning bit
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1058 237)  (1058 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 237)  (1061 237)  routing T_20_14.sp4_r_v_b_42 <X> T_20_14.lc_trk_g3_2
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1041 238)  (1041 238)  routing T_20_14.sp4_v_t_38 <X> T_20_14.sp4_h_l_44
 (4 15)  (1040 239)  (1040 239)  routing T_20_14.sp4_v_t_38 <X> T_20_14.sp4_h_l_44
 (6 15)  (1042 239)  (1042 239)  routing T_20_14.sp4_v_t_38 <X> T_20_14.sp4_h_l_44
 (17 15)  (1053 239)  (1053 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_21_14

 (0 0)  (1090 224)  (1090 224)  Negative Clock bit

 (6 0)  (1096 224)  (1096 224)  routing T_21_14.sp4_h_r_7 <X> T_21_14.sp4_v_b_0
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 227)  (1090 227)  routing T_21_14.glb_netwk_1 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (1117 228)  (1117 228)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 228)  (1118 228)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 228)  (1120 228)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 228)  (1123 228)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 228)  (1124 228)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 228)  (1126 228)  LC_2 Logic Functioning bit
 (38 4)  (1128 228)  (1128 228)  LC_2 Logic Functioning bit
 (45 4)  (1135 228)  (1135 228)  LC_2 Logic Functioning bit
 (47 4)  (1137 228)  (1137 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (1090 229)  (1090 229)  routing T_21_14.glb_netwk_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (27 5)  (1117 229)  (1117 229)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 229)  (1118 229)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 229)  (1119 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 229)  (1120 229)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 229)  (1121 229)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 229)  (1126 229)  LC_2 Logic Functioning bit
 (37 5)  (1127 229)  (1127 229)  LC_2 Logic Functioning bit
 (38 5)  (1128 229)  (1128 229)  LC_2 Logic Functioning bit
 (39 5)  (1129 229)  (1129 229)  LC_2 Logic Functioning bit
 (40 5)  (1130 229)  (1130 229)  LC_2 Logic Functioning bit
 (42 5)  (1132 229)  (1132 229)  LC_2 Logic Functioning bit
 (5 6)  (1095 230)  (1095 230)  routing T_21_14.sp4_v_t_38 <X> T_21_14.sp4_h_l_38
 (21 6)  (1111 230)  (1111 230)  routing T_21_14.sp4_h_l_10 <X> T_21_14.lc_trk_g1_7
 (22 6)  (1112 230)  (1112 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1113 230)  (1113 230)  routing T_21_14.sp4_h_l_10 <X> T_21_14.lc_trk_g1_7
 (24 6)  (1114 230)  (1114 230)  routing T_21_14.sp4_h_l_10 <X> T_21_14.lc_trk_g1_7
 (31 6)  (1121 230)  (1121 230)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 230)  (1122 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 230)  (1123 230)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 230)  (1124 230)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 230)  (1125 230)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_3
 (36 6)  (1126 230)  (1126 230)  LC_3 Logic Functioning bit
 (38 6)  (1128 230)  (1128 230)  LC_3 Logic Functioning bit
 (39 6)  (1129 230)  (1129 230)  LC_3 Logic Functioning bit
 (43 6)  (1133 230)  (1133 230)  LC_3 Logic Functioning bit
 (45 6)  (1135 230)  (1135 230)  LC_3 Logic Functioning bit
 (47 6)  (1137 230)  (1137 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (6 7)  (1096 231)  (1096 231)  routing T_21_14.sp4_v_t_38 <X> T_21_14.sp4_h_l_38
 (21 7)  (1111 231)  (1111 231)  routing T_21_14.sp4_h_l_10 <X> T_21_14.lc_trk_g1_7
 (26 7)  (1116 231)  (1116 231)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 231)  (1118 231)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 231)  (1119 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 231)  (1122 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1123 231)  (1123 231)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_3
 (34 7)  (1124 231)  (1124 231)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_3
 (35 7)  (1125 231)  (1125 231)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_3
 (37 7)  (1127 231)  (1127 231)  LC_3 Logic Functioning bit
 (38 7)  (1128 231)  (1128 231)  LC_3 Logic Functioning bit
 (39 7)  (1129 231)  (1129 231)  LC_3 Logic Functioning bit
 (42 7)  (1132 231)  (1132 231)  LC_3 Logic Functioning bit
 (14 8)  (1104 232)  (1104 232)  routing T_21_14.sp4_v_t_21 <X> T_21_14.lc_trk_g2_0
 (22 8)  (1112 232)  (1112 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1113 232)  (1113 232)  routing T_21_14.sp4_v_t_30 <X> T_21_14.lc_trk_g2_3
 (24 8)  (1114 232)  (1114 232)  routing T_21_14.sp4_v_t_30 <X> T_21_14.lc_trk_g2_3
 (27 8)  (1117 232)  (1117 232)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 232)  (1118 232)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 232)  (1119 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 232)  (1120 232)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 232)  (1122 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 232)  (1123 232)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 232)  (1126 232)  LC_4 Logic Functioning bit
 (37 8)  (1127 232)  (1127 232)  LC_4 Logic Functioning bit
 (38 8)  (1128 232)  (1128 232)  LC_4 Logic Functioning bit
 (39 8)  (1129 232)  (1129 232)  LC_4 Logic Functioning bit
 (41 8)  (1131 232)  (1131 232)  LC_4 Logic Functioning bit
 (43 8)  (1133 232)  (1133 232)  LC_4 Logic Functioning bit
 (45 8)  (1135 232)  (1135 232)  LC_4 Logic Functioning bit
 (14 9)  (1104 233)  (1104 233)  routing T_21_14.sp4_v_t_21 <X> T_21_14.lc_trk_g2_0
 (16 9)  (1106 233)  (1106 233)  routing T_21_14.sp4_v_t_21 <X> T_21_14.lc_trk_g2_0
 (17 9)  (1107 233)  (1107 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (27 9)  (1117 233)  (1117 233)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 233)  (1118 233)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 233)  (1119 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 233)  (1120 233)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 233)  (1121 233)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 233)  (1127 233)  LC_4 Logic Functioning bit
 (39 9)  (1129 233)  (1129 233)  LC_4 Logic Functioning bit
 (47 9)  (1137 233)  (1137 233)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 10)  (1112 234)  (1112 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1116 234)  (1116 234)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 234)  (1117 234)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 234)  (1118 234)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 234)  (1119 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 234)  (1120 234)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 234)  (1121 234)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 234)  (1122 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 234)  (1124 234)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 234)  (1126 234)  LC_5 Logic Functioning bit
 (38 10)  (1128 234)  (1128 234)  LC_5 Logic Functioning bit
 (45 10)  (1135 234)  (1135 234)  LC_5 Logic Functioning bit
 (48 10)  (1138 234)  (1138 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (21 11)  (1111 235)  (1111 235)  routing T_21_14.sp4_r_v_b_39 <X> T_21_14.lc_trk_g2_7
 (26 11)  (1116 235)  (1116 235)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 235)  (1117 235)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 235)  (1118 235)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 235)  (1119 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 235)  (1120 235)  routing T_21_14.lc_trk_g3_7 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 235)  (1121 235)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 235)  (1126 235)  LC_5 Logic Functioning bit
 (37 11)  (1127 235)  (1127 235)  LC_5 Logic Functioning bit
 (38 11)  (1128 235)  (1128 235)  LC_5 Logic Functioning bit
 (39 11)  (1129 235)  (1129 235)  LC_5 Logic Functioning bit
 (41 11)  (1131 235)  (1131 235)  LC_5 Logic Functioning bit
 (43 11)  (1133 235)  (1133 235)  LC_5 Logic Functioning bit
 (11 12)  (1101 236)  (1101 236)  routing T_21_14.sp4_h_l_40 <X> T_21_14.sp4_v_b_11
 (13 12)  (1103 236)  (1103 236)  routing T_21_14.sp4_h_l_40 <X> T_21_14.sp4_v_b_11
 (17 12)  (1107 236)  (1107 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (1118 236)  (1118 236)  routing T_21_14.lc_trk_g2_7 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 236)  (1119 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 236)  (1120 236)  routing T_21_14.lc_trk_g2_7 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 236)  (1121 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 236)  (1122 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 236)  (1123 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 236)  (1124 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 236)  (1126 236)  LC_6 Logic Functioning bit
 (38 12)  (1128 236)  (1128 236)  LC_6 Logic Functioning bit
 (41 12)  (1131 236)  (1131 236)  LC_6 Logic Functioning bit
 (43 12)  (1133 236)  (1133 236)  LC_6 Logic Functioning bit
 (45 12)  (1135 236)  (1135 236)  LC_6 Logic Functioning bit
 (12 13)  (1102 237)  (1102 237)  routing T_21_14.sp4_h_l_40 <X> T_21_14.sp4_v_b_11
 (18 13)  (1108 237)  (1108 237)  routing T_21_14.sp4_r_v_b_41 <X> T_21_14.lc_trk_g3_1
 (22 13)  (1112 237)  (1112 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (1118 237)  (1118 237)  routing T_21_14.lc_trk_g2_0 <X> T_21_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 237)  (1119 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 237)  (1120 237)  routing T_21_14.lc_trk_g2_7 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 237)  (1121 237)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 237)  (1126 237)  LC_6 Logic Functioning bit
 (38 13)  (1128 237)  (1128 237)  LC_6 Logic Functioning bit
 (40 13)  (1130 237)  (1130 237)  LC_6 Logic Functioning bit
 (42 13)  (1132 237)  (1132 237)  LC_6 Logic Functioning bit
 (51 13)  (1141 237)  (1141 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1090 238)  (1090 238)  routing T_21_14.glb_netwk_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1105 238)  (1105 238)  routing T_21_14.sp4_h_r_45 <X> T_21_14.lc_trk_g3_5
 (16 14)  (1106 238)  (1106 238)  routing T_21_14.sp4_h_r_45 <X> T_21_14.lc_trk_g3_5
 (17 14)  (1107 238)  (1107 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 238)  (1108 238)  routing T_21_14.sp4_h_r_45 <X> T_21_14.lc_trk_g3_5
 (22 14)  (1112 238)  (1112 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (18 15)  (1108 239)  (1108 239)  routing T_21_14.sp4_h_r_45 <X> T_21_14.lc_trk_g3_5
 (21 15)  (1111 239)  (1111 239)  routing T_21_14.sp4_r_v_b_47 <X> T_21_14.lc_trk_g3_7
 (22 15)  (1112 239)  (1112 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_22_14

 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (1170 226)  (1170 226)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 226)  (1171 226)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 226)  (1173 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 226)  (1174 226)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 226)  (1177 226)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 226)  (1178 226)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 226)  (1180 226)  LC_1 Logic Functioning bit
 (38 2)  (1182 226)  (1182 226)  LC_1 Logic Functioning bit
 (45 2)  (1189 226)  (1189 226)  LC_1 Logic Functioning bit
 (46 2)  (1190 226)  (1190 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1144 227)  (1144 227)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (27 3)  (1171 227)  (1171 227)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 227)  (1172 227)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 227)  (1175 227)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 227)  (1180 227)  LC_1 Logic Functioning bit
 (37 3)  (1181 227)  (1181 227)  LC_1 Logic Functioning bit
 (38 3)  (1182 227)  (1182 227)  LC_1 Logic Functioning bit
 (39 3)  (1183 227)  (1183 227)  LC_1 Logic Functioning bit
 (40 3)  (1184 227)  (1184 227)  LC_1 Logic Functioning bit
 (42 3)  (1186 227)  (1186 227)  LC_1 Logic Functioning bit
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1170 228)  (1170 228)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (31 4)  (1175 228)  (1175 228)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 228)  (1176 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 228)  (1177 228)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 228)  (1178 228)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 228)  (1179 228)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.input_2_2
 (36 4)  (1180 228)  (1180 228)  LC_2 Logic Functioning bit
 (37 4)  (1181 228)  (1181 228)  LC_2 Logic Functioning bit
 (38 4)  (1182 228)  (1182 228)  LC_2 Logic Functioning bit
 (41 4)  (1185 228)  (1185 228)  LC_2 Logic Functioning bit
 (45 4)  (1189 228)  (1189 228)  LC_2 Logic Functioning bit
 (47 4)  (1191 228)  (1191 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (1144 229)  (1144 229)  routing T_22_14.glb_netwk_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (26 5)  (1170 229)  (1170 229)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 229)  (1171 229)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 229)  (1172 229)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 229)  (1173 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (1176 229)  (1176 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1178 229)  (1178 229)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.input_2_2
 (36 5)  (1180 229)  (1180 229)  LC_2 Logic Functioning bit
 (37 5)  (1181 229)  (1181 229)  LC_2 Logic Functioning bit
 (39 5)  (1183 229)  (1183 229)  LC_2 Logic Functioning bit
 (40 5)  (1184 229)  (1184 229)  LC_2 Logic Functioning bit
 (15 6)  (1159 230)  (1159 230)  routing T_22_14.sp4_v_b_21 <X> T_22_14.lc_trk_g1_5
 (16 6)  (1160 230)  (1160 230)  routing T_22_14.sp4_v_b_21 <X> T_22_14.lc_trk_g1_5
 (17 6)  (1161 230)  (1161 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (12 10)  (1156 234)  (1156 234)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (11 11)  (1155 235)  (1155 235)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (13 11)  (1157 235)  (1157 235)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_45
 (22 12)  (1166 236)  (1166 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1165 237)  (1165 237)  routing T_22_14.sp4_r_v_b_43 <X> T_22_14.lc_trk_g3_3
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1165 238)  (1165 238)  routing T_22_14.sp4_v_t_26 <X> T_22_14.lc_trk_g3_7
 (22 14)  (1166 238)  (1166 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1167 238)  (1167 238)  routing T_22_14.sp4_v_t_26 <X> T_22_14.lc_trk_g3_7
 (16 15)  (1160 239)  (1160 239)  routing T_22_14.sp12_v_b_12 <X> T_22_14.lc_trk_g3_4
 (17 15)  (1161 239)  (1161 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (1165 239)  (1165 239)  routing T_22_14.sp4_v_t_26 <X> T_22_14.lc_trk_g3_7


LogicTile_23_14

 (3 15)  (1201 239)  (1201 239)  routing T_23_14.sp12_h_l_22 <X> T_23_14.sp12_v_t_22


LogicTile_24_14

 (8 14)  (1260 238)  (1260 238)  routing T_24_14.sp4_v_t_47 <X> T_24_14.sp4_h_l_47
 (9 14)  (1261 238)  (1261 238)  routing T_24_14.sp4_v_t_47 <X> T_24_14.sp4_h_l_47


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_6_13

 (3 4)  (291 212)  (291 212)  routing T_6_13.sp12_v_t_23 <X> T_6_13.sp12_h_r_0


RAM_Tile_8_13

 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_t_23 <X> T_8_13.sp12_h_r_0


LogicTile_10_13

 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (514 210)  (514 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 210)  (516 210)  routing T_10_13.top_op_7 <X> T_10_13.lc_trk_g0_7
 (21 3)  (513 211)  (513 211)  routing T_10_13.top_op_7 <X> T_10_13.lc_trk_g0_7
 (31 8)  (523 216)  (523 216)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (39 8)  (531 216)  (531 216)  LC_4 Logic Functioning bit
 (45 8)  (537 216)  (537 216)  LC_4 Logic Functioning bit
 (51 8)  (543 216)  (543 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (523 217)  (523 217)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 217)  (528 217)  LC_4 Logic Functioning bit
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (38 9)  (530 217)  (530 217)  LC_4 Logic Functioning bit
 (39 9)  (531 217)  (531 217)  LC_4 Logic Functioning bit
 (44 9)  (536 217)  (536 217)  LC_4 Logic Functioning bit
 (46 9)  (538 217)  (538 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (0 14)  (492 222)  (492 222)  routing T_10_13.glb_netwk_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_13

 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 208)  (577 208)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (40 0)  (586 208)  (586 208)  LC_0 Logic Functioning bit
 (42 0)  (588 208)  (588 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (46 0)  (592 208)  (592 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (598 208)  (598 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (572 209)  (572 209)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 209)  (573 209)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (40 1)  (586 209)  (586 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 210)  (561 210)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g0_5
 (16 2)  (562 210)  (562 210)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g0_5
 (17 2)  (563 210)  (563 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (18 3)  (564 211)  (564 211)  routing T_11_13.sp4_h_r_5 <X> T_11_13.lc_trk_g0_5
 (0 4)  (546 212)  (546 212)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 213)  (546 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (21 6)  (567 214)  (567 214)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 214)  (570 214)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g1_7
 (21 7)  (567 215)  (567 215)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g1_7
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (567 221)  (567 221)  routing T_11_13.sp4_r_v_b_43 <X> T_11_13.lc_trk_g3_3
 (0 14)  (546 222)  (546 222)  routing T_11_13.glb_netwk_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_13

 (12 0)  (612 208)  (612 208)  routing T_12_13.sp4_v_b_2 <X> T_12_13.sp4_h_r_2
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 208)  (624 208)  routing T_12_13.bot_op_3 <X> T_12_13.lc_trk_g0_3
 (8 1)  (608 209)  (608 209)  routing T_12_13.sp4_v_t_47 <X> T_12_13.sp4_v_b_1
 (10 1)  (610 209)  (610 209)  routing T_12_13.sp4_v_t_47 <X> T_12_13.sp4_v_b_1
 (11 1)  (611 209)  (611 209)  routing T_12_13.sp4_v_b_2 <X> T_12_13.sp4_h_r_2
 (16 1)  (616 209)  (616 209)  routing T_12_13.sp12_h_r_8 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 210)  (614 210)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g0_4
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 210)  (624 210)  routing T_12_13.bot_op_7 <X> T_12_13.lc_trk_g0_7
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (5 4)  (605 212)  (605 212)  routing T_12_13.sp4_v_b_3 <X> T_12_13.sp4_h_r_3
 (21 4)  (621 212)  (621 212)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 212)  (623 212)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 212)  (635 212)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.input_2_2
 (6 5)  (606 213)  (606 213)  routing T_12_13.sp4_v_b_3 <X> T_12_13.sp4_h_r_3
 (14 5)  (614 213)  (614 213)  routing T_12_13.sp4_h_r_0 <X> T_12_13.lc_trk_g1_0
 (15 5)  (615 213)  (615 213)  routing T_12_13.sp4_h_r_0 <X> T_12_13.lc_trk_g1_0
 (16 5)  (616 213)  (616 213)  routing T_12_13.sp4_h_r_0 <X> T_12_13.lc_trk_g1_0
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (621 213)  (621 213)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 213)  (627 213)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 213)  (634 213)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.input_2_2
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (622 214)  (622 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (625 214)  (625 214)  routing T_12_13.bnr_op_6 <X> T_12_13.lc_trk_g1_6
 (18 7)  (618 215)  (618 215)  routing T_12_13.sp4_r_v_b_29 <X> T_12_13.lc_trk_g1_5
 (21 7)  (621 215)  (621 215)  routing T_12_13.sp4_r_v_b_31 <X> T_12_13.lc_trk_g1_7
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.bnr_op_6 <X> T_12_13.lc_trk_g1_6
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 216)  (635 216)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.input_2_4
 (37 8)  (637 216)  (637 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (43 8)  (643 216)  (643 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (52 8)  (652 216)  (652 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (37 9)  (637 217)  (637 217)  LC_4 Logic Functioning bit
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (43 9)  (643 217)  (643 217)  LC_4 Logic Functioning bit
 (44 9)  (644 217)  (644 217)  LC_4 Logic Functioning bit
 (15 10)  (615 218)  (615 218)  routing T_12_13.tnr_op_5 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (0 14)  (600 222)  (600 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (626 222)  (626 222)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 222)  (631 222)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 222)  (634 222)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (38 14)  (638 222)  (638 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (40 14)  (640 222)  (640 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (43 14)  (643 222)  (643 222)  LC_7 Logic Functioning bit
 (50 14)  (650 222)  (650 222)  Cascade bit: LH_LC07_inmux02_5

 (28 15)  (628 223)  (628 223)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (37 15)  (637 223)  (637 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (40 15)  (640 223)  (640 223)  LC_7 Logic Functioning bit
 (42 15)  (642 223)  (642 223)  LC_7 Logic Functioning bit
 (43 15)  (643 223)  (643 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (9 0)  (663 208)  (663 208)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_r_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 208)  (672 208)  routing T_13_13.bnr_op_1 <X> T_13_13.lc_trk_g0_1
 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 208)  (684 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.input_2_0
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (40 0)  (694 208)  (694 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (42 0)  (696 208)  (696 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (18 1)  (672 209)  (672 209)  routing T_13_13.bnr_op_1 <X> T_13_13.lc_trk_g0_1
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 209)  (688 209)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (40 1)  (694 209)  (694 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 210)  (675 210)  routing T_13_13.lft_op_7 <X> T_13_13.lc_trk_g0_7
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 210)  (678 210)  routing T_13_13.lft_op_7 <X> T_13_13.lc_trk_g0_7
 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (46 2)  (700 210)  (700 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (702 210)  (702 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (704 210)  (704 210)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (706 210)  (706 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (707 210)  (707 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 211)  (684 211)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (0 4)  (654 212)  (654 212)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (680 212)  (680 212)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 213)  (681 213)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 213)  (687 213)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.input_2_2
 (34 5)  (688 213)  (688 213)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.input_2_2
 (15 6)  (669 214)  (669 214)  routing T_13_13.top_op_5 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (677 214)  (677 214)  routing T_13_13.sp4_v_b_23 <X> T_13_13.lc_trk_g1_7
 (24 6)  (678 214)  (678 214)  routing T_13_13.sp4_v_b_23 <X> T_13_13.lc_trk_g1_7
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 214)  (694 214)  LC_3 Logic Functioning bit
 (42 6)  (696 214)  (696 214)  LC_3 Logic Functioning bit
 (18 7)  (672 215)  (672 215)  routing T_13_13.top_op_5 <X> T_13_13.lc_trk_g1_5
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (48 7)  (702 215)  (702 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 215)  (705 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (6 8)  (660 216)  (660 216)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (25 8)  (679 216)  (679 216)  routing T_13_13.bnl_op_2 <X> T_13_13.lc_trk_g2_2
 (5 9)  (659 217)  (659 217)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (679 217)  (679 217)  routing T_13_13.bnl_op_2 <X> T_13_13.lc_trk_g2_2
 (21 10)  (675 218)  (675 218)  routing T_13_13.sp4_v_t_18 <X> T_13_13.lc_trk_g2_7
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (677 218)  (677 218)  routing T_13_13.sp4_v_t_18 <X> T_13_13.lc_trk_g2_7
 (11 12)  (665 220)  (665 220)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_11
 (13 12)  (667 220)  (667 220)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_11
 (14 12)  (668 220)  (668 220)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g3_0
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g3_1
 (21 12)  (675 220)  (675 220)  routing T_13_13.sp4_v_t_14 <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_v_t_14 <X> T_13_13.lc_trk_g3_3
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 220)  (688 220)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (39 12)  (693 220)  (693 220)  LC_6 Logic Functioning bit
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (14 13)  (668 221)  (668 221)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g3_0
 (15 13)  (669 221)  (669 221)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g3_0
 (16 13)  (670 221)  (670 221)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 221)  (681 221)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (38 13)  (692 221)  (692 221)  LC_6 Logic Functioning bit
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (51 13)  (705 221)  (705 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (675 222)  (675 222)  routing T_13_13.bnl_op_7 <X> T_13_13.lc_trk_g3_7
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (675 223)  (675 223)  routing T_13_13.bnl_op_7 <X> T_13_13.lc_trk_g3_7
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (677 223)  (677 223)  routing T_13_13.sp4_h_r_30 <X> T_13_13.lc_trk_g3_6
 (24 15)  (678 223)  (678 223)  routing T_13_13.sp4_h_r_30 <X> T_13_13.lc_trk_g3_6
 (25 15)  (679 223)  (679 223)  routing T_13_13.sp4_h_r_30 <X> T_13_13.lc_trk_g3_6


LogicTile_14_13

 (10 0)  (718 208)  (718 208)  routing T_14_13.sp4_v_t_45 <X> T_14_13.sp4_h_r_1
 (14 0)  (722 208)  (722 208)  routing T_14_13.sp4_h_r_8 <X> T_14_13.lc_trk_g0_0
 (15 0)  (723 208)  (723 208)  routing T_14_13.bot_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (734 208)  (734 208)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 208)  (738 208)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 208)  (743 208)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.input_2_0
 (40 0)  (748 208)  (748 208)  LC_0 Logic Functioning bit
 (48 0)  (756 208)  (756 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (723 209)  (723 209)  routing T_14_13.sp4_h_r_8 <X> T_14_13.lc_trk_g0_0
 (16 1)  (724 209)  (724 209)  routing T_14_13.sp4_h_r_8 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (734 209)  (734 209)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 209)  (742 209)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.input_2_0
 (35 1)  (743 209)  (743 209)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.input_2_0
 (48 1)  (756 209)  (756 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (759 209)  (759 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 210)  (722 210)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g0_4
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.bot_op_7 <X> T_14_13.lc_trk_g0_7
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (718 211)  (718 211)  routing T_14_13.sp4_h_l_45 <X> T_14_13.sp4_v_t_36
 (15 3)  (723 211)  (723 211)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g0_4
 (16 3)  (724 211)  (724 211)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.bot_op_6 <X> T_14_13.lc_trk_g0_6
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (13 4)  (721 212)  (721 212)  routing T_14_13.sp4_h_l_40 <X> T_14_13.sp4_v_b_5
 (14 4)  (722 212)  (722 212)  routing T_14_13.bnr_op_0 <X> T_14_13.lc_trk_g1_0
 (15 4)  (723 212)  (723 212)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 212)  (726 212)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g1_1
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.bot_op_3 <X> T_14_13.lc_trk_g1_3
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 212)  (743 212)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_2
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (12 5)  (720 213)  (720 213)  routing T_14_13.sp4_h_l_40 <X> T_14_13.sp4_v_b_5
 (14 5)  (722 213)  (722 213)  routing T_14_13.bnr_op_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 213)  (740 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 213)  (741 213)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_2
 (34 5)  (742 213)  (742 213)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_2
 (15 6)  (723 214)  (723 214)  routing T_14_13.top_op_5 <X> T_14_13.lc_trk_g1_5
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (729 214)  (729 214)  routing T_14_13.sp4_v_b_15 <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (731 214)  (731 214)  routing T_14_13.sp4_v_b_15 <X> T_14_13.lc_trk_g1_7
 (25 6)  (733 214)  (733 214)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g1_6
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 214)  (741 214)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (50 6)  (758 214)  (758 214)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (723 215)  (723 215)  routing T_14_13.bot_op_4 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (726 215)  (726 215)  routing T_14_13.top_op_5 <X> T_14_13.lc_trk_g1_5
 (21 7)  (729 215)  (729 215)  routing T_14_13.sp4_v_b_15 <X> T_14_13.lc_trk_g1_7
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 215)  (732 215)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g1_6
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (2 8)  (710 216)  (710 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (720 216)  (720 216)  routing T_14_13.sp4_h_l_40 <X> T_14_13.sp4_h_r_8
 (14 8)  (722 216)  (722 216)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g2_0
 (21 8)  (729 216)  (729 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 216)  (731 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (26 8)  (734 216)  (734 216)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 216)  (743 216)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_4
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (41 8)  (749 216)  (749 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (46 8)  (754 216)  (754 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (759 216)  (759 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (721 217)  (721 217)  routing T_14_13.sp4_h_l_40 <X> T_14_13.sp4_h_r_8
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (729 217)  (729 217)  routing T_14_13.sp4_h_r_43 <X> T_14_13.lc_trk_g2_3
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 217)  (731 217)  routing T_14_13.sp4_h_l_15 <X> T_14_13.lc_trk_g2_2
 (24 9)  (732 217)  (732 217)  routing T_14_13.sp4_h_l_15 <X> T_14_13.lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.sp4_h_l_15 <X> T_14_13.lc_trk_g2_2
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 217)  (741 217)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_4
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (43 9)  (751 217)  (751 217)  LC_4 Logic Functioning bit
 (47 9)  (755 217)  (755 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (756 217)  (756 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (722 218)  (722 218)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g2_4
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 218)  (726 218)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g2_5
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (43 10)  (751 218)  (751 218)  LC_5 Logic Functioning bit
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (14 12)  (722 220)  (722 220)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g3_0
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (735 221)  (735 221)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.input_2_6
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (735 222)  (735 222)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (10 15)  (718 223)  (718 223)  routing T_14_13.sp4_h_l_40 <X> T_14_13.sp4_v_t_47
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 223)  (740 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (48 15)  (756 223)  (756 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_13

 (15 0)  (777 208)  (777 208)  routing T_15_13.sp4_v_b_17 <X> T_15_13.lc_trk_g0_1
 (16 0)  (778 208)  (778 208)  routing T_15_13.sp4_v_b_17 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (783 208)  (783 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 210)  (776 210)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g0_4
 (26 2)  (788 210)  (788 210)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 210)  (797 210)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_1
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (52 2)  (814 210)  (814 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 211)  (792 211)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (796 211)  (796 211)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_1
 (35 3)  (797 211)  (797 211)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_1
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (44 3)  (806 211)  (806 211)  LC_1 Logic Functioning bit
 (15 4)  (777 212)  (777 212)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g1_1
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 212)  (780 212)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g1_1
 (25 4)  (787 212)  (787 212)  routing T_15_13.sp4_h_r_10 <X> T_15_13.lc_trk_g1_2
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (785 213)  (785 213)  routing T_15_13.sp4_h_r_10 <X> T_15_13.lc_trk_g1_2
 (24 5)  (786 213)  (786 213)  routing T_15_13.sp4_h_r_10 <X> T_15_13.lc_trk_g1_2
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (25 6)  (787 214)  (787 214)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g1_6
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (42 6)  (804 214)  (804 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (50 6)  (812 214)  (812 214)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 215)  (786 215)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g1_6
 (26 7)  (788 215)  (788 215)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 215)  (789 215)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (25 8)  (787 216)  (787 216)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g2_2
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (50 8)  (812 216)  (812 216)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 217)  (785 217)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g2_2
 (24 9)  (786 217)  (786 217)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g2_2
 (25 9)  (787 217)  (787 217)  routing T_15_13.sp4_h_r_42 <X> T_15_13.lc_trk_g2_2
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (51 9)  (813 217)  (813 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (777 218)  (777 218)  routing T_15_13.tnl_op_5 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (787 218)  (787 218)  routing T_15_13.sp4_h_r_38 <X> T_15_13.lc_trk_g2_6
 (4 11)  (766 219)  (766 219)  routing T_15_13.sp4_h_r_10 <X> T_15_13.sp4_h_l_43
 (6 11)  (768 219)  (768 219)  routing T_15_13.sp4_h_r_10 <X> T_15_13.sp4_h_l_43
 (18 11)  (780 219)  (780 219)  routing T_15_13.tnl_op_5 <X> T_15_13.lc_trk_g2_5
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_h_r_38 <X> T_15_13.lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.sp4_h_r_38 <X> T_15_13.lc_trk_g2_6
 (10 12)  (772 220)  (772 220)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_r_10
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g3_1
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 223)  (786 223)  routing T_15_13.tnl_op_6 <X> T_15_13.lc_trk_g3_6
 (25 15)  (787 223)  (787 223)  routing T_15_13.tnl_op_6 <X> T_15_13.lc_trk_g3_6
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 223)  (789 223)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (48 15)  (810 223)  (810 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_13

 (26 0)  (842 208)  (842 208)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 209)  (846 209)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 209)  (848 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 209)  (849 209)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.input_2_0
 (35 1)  (851 209)  (851 209)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.input_2_0
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (22 3)  (838 211)  (838 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 211)  (840 211)  routing T_16_13.top_op_6 <X> T_16_13.lc_trk_g0_6
 (25 3)  (841 211)  (841 211)  routing T_16_13.top_op_6 <X> T_16_13.lc_trk_g0_6
 (21 8)  (837 216)  (837 216)  routing T_16_13.sp12_v_t_0 <X> T_16_13.lc_trk_g2_3
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 216)  (840 216)  routing T_16_13.sp12_v_t_0 <X> T_16_13.lc_trk_g2_3
 (21 9)  (837 217)  (837 217)  routing T_16_13.sp12_v_t_0 <X> T_16_13.lc_trk_g2_3
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (839 217)  (839 217)  routing T_16_13.sp4_v_b_42 <X> T_16_13.lc_trk_g2_2
 (24 9)  (840 217)  (840 217)  routing T_16_13.sp4_v_b_42 <X> T_16_13.lc_trk_g2_2
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 222)  (846 222)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 222)  (849 222)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 222)  (851 222)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_7
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (39 14)  (855 222)  (855 222)  LC_7 Logic Functioning bit
 (40 14)  (856 222)  (856 222)  LC_7 Logic Functioning bit
 (41 14)  (857 222)  (857 222)  LC_7 Logic Functioning bit
 (42 14)  (858 222)  (858 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (26 15)  (842 223)  (842 223)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 223)  (844 223)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 223)  (847 223)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 223)  (848 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 223)  (849 223)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_7
 (35 15)  (851 223)  (851 223)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.input_2_7
 (36 15)  (852 223)  (852 223)  LC_7 Logic Functioning bit
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit
 (40 15)  (856 223)  (856 223)  LC_7 Logic Functioning bit
 (42 15)  (858 223)  (858 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (14 0)  (888 208)  (888 208)  routing T_17_13.lft_op_0 <X> T_17_13.lc_trk_g0_0
 (15 1)  (889 209)  (889 209)  routing T_17_13.lft_op_0 <X> T_17_13.lc_trk_g0_0
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (895 210)  (895 210)  routing T_17_13.lft_op_7 <X> T_17_13.lc_trk_g0_7
 (22 2)  (896 210)  (896 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 210)  (898 210)  routing T_17_13.lft_op_7 <X> T_17_13.lc_trk_g0_7
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 210)  (904 210)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 210)  (909 210)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.input_2_1
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (15 3)  (889 211)  (889 211)  routing T_17_13.sp4_v_t_9 <X> T_17_13.lc_trk_g0_4
 (16 3)  (890 211)  (890 211)  routing T_17_13.sp4_v_t_9 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (900 211)  (900 211)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 211)  (906 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (907 211)  (907 211)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.input_2_1
 (34 3)  (908 211)  (908 211)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.input_2_1
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 212)  (895 212)  routing T_17_13.sp12_h_r_3 <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 212)  (898 212)  routing T_17_13.sp12_h_r_3 <X> T_17_13.lc_trk_g1_3
 (27 4)  (901 212)  (901 212)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 212)  (904 212)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 212)  (908 212)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (42 4)  (916 212)  (916 212)  LC_2 Logic Functioning bit
 (43 4)  (917 212)  (917 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (50 4)  (924 212)  (924 212)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (925 212)  (925 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (874 213)  (874 213)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (21 5)  (895 213)  (895 213)  routing T_17_13.sp12_h_r_3 <X> T_17_13.lc_trk_g1_3
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 213)  (898 213)  routing T_17_13.top_op_2 <X> T_17_13.lc_trk_g1_2
 (25 5)  (899 213)  (899 213)  routing T_17_13.top_op_2 <X> T_17_13.lc_trk_g1_2
 (31 5)  (905 213)  (905 213)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (14 6)  (888 214)  (888 214)  routing T_17_13.wire_logic_cluster/lc_4/out <X> T_17_13.lc_trk_g1_4
 (16 6)  (890 214)  (890 214)  routing T_17_13.sp4_v_b_13 <X> T_17_13.lc_trk_g1_5
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 214)  (892 214)  routing T_17_13.sp4_v_b_13 <X> T_17_13.lc_trk_g1_5
 (28 6)  (902 214)  (902 214)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 214)  (904 214)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 214)  (905 214)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 214)  (908 214)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 214)  (914 214)  LC_3 Logic Functioning bit
 (42 6)  (916 214)  (916 214)  LC_3 Logic Functioning bit
 (46 6)  (920 214)  (920 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 215)  (892 215)  routing T_17_13.sp4_v_b_13 <X> T_17_13.lc_trk_g1_5
 (40 7)  (914 215)  (914 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (26 8)  (900 216)  (900 216)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 216)  (905 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 216)  (908 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (40 8)  (914 216)  (914 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (42 8)  (916 216)  (916 216)  LC_4 Logic Functioning bit
 (50 8)  (924 216)  (924 216)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 217)  (904 217)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 217)  (910 217)  LC_4 Logic Functioning bit
 (38 9)  (912 217)  (912 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (14 10)  (888 218)  (888 218)  routing T_17_13.sp4_h_r_36 <X> T_17_13.lc_trk_g2_4
 (25 10)  (899 218)  (899 218)  routing T_17_13.bnl_op_6 <X> T_17_13.lc_trk_g2_6
 (15 11)  (889 219)  (889 219)  routing T_17_13.sp4_h_r_36 <X> T_17_13.lc_trk_g2_4
 (16 11)  (890 219)  (890 219)  routing T_17_13.sp4_h_r_36 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (896 219)  (896 219)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (899 219)  (899 219)  routing T_17_13.bnl_op_6 <X> T_17_13.lc_trk_g2_6
 (21 12)  (895 220)  (895 220)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g3_3
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (900 222)  (900 222)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 222)  (907 222)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (52 14)  (926 222)  (926 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (879 223)  (879 223)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_t_44
 (14 15)  (888 223)  (888 223)  routing T_17_13.sp4_r_v_b_44 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (900 223)  (900 223)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 223)  (905 223)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (929 214)  (929 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (929 215)  (929 215)  routing T_18_13.glb_netwk_4 <X> T_18_13.glb2local_0
 (26 12)  (954 220)  (954 220)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 220)  (961 220)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (37 12)  (965 220)  (965 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (41 12)  (969 220)  (969 220)  LC_6 Logic Functioning bit
 (43 12)  (971 220)  (971 220)  LC_6 Logic Functioning bit
 (47 12)  (975 220)  (975 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (980 220)  (980 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (932 221)  (932 221)  routing T_18_13.sp4_h_l_36 <X> T_18_13.sp4_h_r_9
 (6 13)  (934 221)  (934 221)  routing T_18_13.sp4_h_l_36 <X> T_18_13.sp4_h_r_9
 (14 13)  (942 221)  (942 221)  routing T_18_13.tnl_op_0 <X> T_18_13.lc_trk_g3_0
 (15 13)  (943 221)  (943 221)  routing T_18_13.tnl_op_0 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (42 13)  (970 221)  (970 221)  LC_6 Logic Functioning bit
 (53 13)  (981 221)  (981 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (19 15)  (947 223)  (947 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_13

 (17 0)  (999 208)  (999 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 1)  (996 209)  (996 209)  routing T_19_13.sp4_r_v_b_35 <X> T_19_13.lc_trk_g0_0
 (17 1)  (999 209)  (999 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 213)  (982 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (14 6)  (996 214)  (996 214)  routing T_19_13.sp4_h_l_9 <X> T_19_13.lc_trk_g1_4
 (14 7)  (996 215)  (996 215)  routing T_19_13.sp4_h_l_9 <X> T_19_13.lc_trk_g1_4
 (15 7)  (997 215)  (997 215)  routing T_19_13.sp4_h_l_9 <X> T_19_13.lc_trk_g1_4
 (16 7)  (998 215)  (998 215)  routing T_19_13.sp4_h_l_9 <X> T_19_13.lc_trk_g1_4
 (17 7)  (999 215)  (999 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 218)  (1006 218)  routing T_19_13.tnl_op_7 <X> T_19_13.lc_trk_g2_7
 (25 10)  (1007 218)  (1007 218)  routing T_19_13.sp4_h_r_46 <X> T_19_13.lc_trk_g2_6
 (26 10)  (1008 218)  (1008 218)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 218)  (1013 218)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 218)  (1015 218)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (45 10)  (1027 218)  (1027 218)  LC_5 Logic Functioning bit
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1003 219)  (1003 219)  routing T_19_13.tnl_op_7 <X> T_19_13.lc_trk_g2_7
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1005 219)  (1005 219)  routing T_19_13.sp4_h_r_46 <X> T_19_13.lc_trk_g2_6
 (24 11)  (1006 219)  (1006 219)  routing T_19_13.sp4_h_r_46 <X> T_19_13.lc_trk_g2_6
 (25 11)  (1007 219)  (1007 219)  routing T_19_13.sp4_h_r_46 <X> T_19_13.lc_trk_g2_6
 (27 11)  (1009 219)  (1009 219)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 219)  (1011 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 219)  (1014 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (41 11)  (1023 219)  (1023 219)  LC_5 Logic Functioning bit
 (53 11)  (1035 219)  (1035 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 220)  (1005 220)  routing T_19_13.sp4_h_r_27 <X> T_19_13.lc_trk_g3_3
 (24 12)  (1006 220)  (1006 220)  routing T_19_13.sp4_h_r_27 <X> T_19_13.lc_trk_g3_3
 (26 12)  (1008 220)  (1008 220)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 220)  (1010 220)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 220)  (1012 220)  routing T_19_13.lc_trk_g3_4 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 220)  (1013 220)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 220)  (1015 220)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 220)  (1017 220)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input_2_6
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (21 13)  (1003 221)  (1003 221)  routing T_19_13.sp4_h_r_27 <X> T_19_13.lc_trk_g3_3
 (26 13)  (1008 221)  (1008 221)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 221)  (1010 221)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 221)  (1013 221)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 221)  (1014 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1015 221)  (1015 221)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input_2_6
 (34 13)  (1016 221)  (1016 221)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input_2_6
 (36 13)  (1018 221)  (1018 221)  LC_6 Logic Functioning bit
 (38 13)  (1020 221)  (1020 221)  LC_6 Logic Functioning bit
 (43 13)  (1025 221)  (1025 221)  LC_6 Logic Functioning bit
 (46 13)  (1028 221)  (1028 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 222)  (999 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (997 223)  (997 223)  routing T_19_13.tnr_op_4 <X> T_19_13.lc_trk_g3_4
 (17 15)  (999 223)  (999 223)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (1000 223)  (1000 223)  routing T_19_13.sp4_r_v_b_45 <X> T_19_13.lc_trk_g3_5


LogicTile_20_13

 (22 0)  (1058 208)  (1058 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1060 208)  (1060 208)  routing T_20_13.top_op_3 <X> T_20_13.lc_trk_g0_3
 (21 1)  (1057 209)  (1057 209)  routing T_20_13.top_op_3 <X> T_20_13.lc_trk_g0_3
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1058 210)  (1058 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1059 210)  (1059 210)  routing T_20_13.sp4_h_r_7 <X> T_20_13.lc_trk_g0_7
 (24 2)  (1060 210)  (1060 210)  routing T_20_13.sp4_h_r_7 <X> T_20_13.lc_trk_g0_7
 (21 3)  (1057 211)  (1057 211)  routing T_20_13.sp4_h_r_7 <X> T_20_13.lc_trk_g0_7
 (0 4)  (1036 212)  (1036 212)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (1062 212)  (1062 212)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 212)  (1064 212)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 212)  (1066 212)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 212)  (1067 212)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 212)  (1069 212)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 212)  (1070 212)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 212)  (1071 212)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_2
 (39 4)  (1075 212)  (1075 212)  LC_2 Logic Functioning bit
 (45 4)  (1081 212)  (1081 212)  LC_2 Logic Functioning bit
 (51 4)  (1087 212)  (1087 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (1037 213)  (1037 213)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (26 5)  (1062 213)  (1062 213)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 213)  (1063 213)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 213)  (1067 213)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 213)  (1068 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1069 213)  (1069 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_2
 (34 5)  (1070 213)  (1070 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_2
 (36 5)  (1072 213)  (1072 213)  LC_2 Logic Functioning bit
 (38 5)  (1074 213)  (1074 213)  LC_2 Logic Functioning bit
 (43 5)  (1079 213)  (1079 213)  LC_2 Logic Functioning bit
 (22 6)  (1058 214)  (1058 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1059 214)  (1059 214)  routing T_20_13.sp4_h_r_7 <X> T_20_13.lc_trk_g1_7
 (24 6)  (1060 214)  (1060 214)  routing T_20_13.sp4_h_r_7 <X> T_20_13.lc_trk_g1_7
 (21 7)  (1057 215)  (1057 215)  routing T_20_13.sp4_h_r_7 <X> T_20_13.lc_trk_g1_7
 (22 7)  (1058 215)  (1058 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 215)  (1060 215)  routing T_20_13.bot_op_6 <X> T_20_13.lc_trk_g1_6
 (8 8)  (1044 216)  (1044 216)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_h_r_7
 (10 8)  (1046 216)  (1046 216)  routing T_20_13.sp4_h_l_46 <X> T_20_13.sp4_h_r_7
 (25 8)  (1061 216)  (1061 216)  routing T_20_13.sp4_h_r_42 <X> T_20_13.lc_trk_g2_2
 (22 9)  (1058 217)  (1058 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 217)  (1059 217)  routing T_20_13.sp4_h_r_42 <X> T_20_13.lc_trk_g2_2
 (24 9)  (1060 217)  (1060 217)  routing T_20_13.sp4_h_r_42 <X> T_20_13.lc_trk_g2_2
 (25 9)  (1061 217)  (1061 217)  routing T_20_13.sp4_h_r_42 <X> T_20_13.lc_trk_g2_2
 (17 10)  (1053 218)  (1053 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1057 218)  (1057 218)  routing T_20_13.rgt_op_7 <X> T_20_13.lc_trk_g2_7
 (22 10)  (1058 218)  (1058 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 218)  (1060 218)  routing T_20_13.rgt_op_7 <X> T_20_13.lc_trk_g2_7
 (22 12)  (1058 220)  (1058 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1060 220)  (1060 220)  routing T_20_13.tnl_op_3 <X> T_20_13.lc_trk_g3_3
 (26 12)  (1062 220)  (1062 220)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 220)  (1064 220)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 220)  (1066 220)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 220)  (1067 220)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 220)  (1070 220)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 220)  (1071 220)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_6
 (39 12)  (1075 220)  (1075 220)  LC_6 Logic Functioning bit
 (45 12)  (1081 220)  (1081 220)  LC_6 Logic Functioning bit
 (47 12)  (1083 220)  (1083 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (1057 221)  (1057 221)  routing T_20_13.tnl_op_3 <X> T_20_13.lc_trk_g3_3
 (26 13)  (1062 221)  (1062 221)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 221)  (1063 221)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 221)  (1066 221)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 221)  (1067 221)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 221)  (1068 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1069 221)  (1069 221)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_6
 (34 13)  (1070 221)  (1070 221)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_6
 (36 13)  (1072 221)  (1072 221)  LC_6 Logic Functioning bit
 (38 13)  (1074 221)  (1074 221)  LC_6 Logic Functioning bit
 (43 13)  (1079 221)  (1079 221)  LC_6 Logic Functioning bit
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 222)  (1051 222)  routing T_20_13.sp4_v_t_32 <X> T_20_13.lc_trk_g3_5
 (16 14)  (1052 222)  (1052 222)  routing T_20_13.sp4_v_t_32 <X> T_20_13.lc_trk_g3_5
 (17 14)  (1053 222)  (1053 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (1062 222)  (1062 222)  routing T_20_13.lc_trk_g0_7 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 222)  (1063 222)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 222)  (1064 222)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 222)  (1065 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 222)  (1066 222)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 222)  (1069 222)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 222)  (1070 222)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 222)  (1073 222)  LC_7 Logic Functioning bit
 (39 14)  (1075 222)  (1075 222)  LC_7 Logic Functioning bit
 (45 14)  (1081 222)  (1081 222)  LC_7 Logic Functioning bit
 (47 14)  (1083 222)  (1083 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (1058 223)  (1058 223)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1060 223)  (1060 223)  routing T_20_13.tnl_op_6 <X> T_20_13.lc_trk_g3_6
 (25 15)  (1061 223)  (1061 223)  routing T_20_13.tnl_op_6 <X> T_20_13.lc_trk_g3_6
 (26 15)  (1062 223)  (1062 223)  routing T_20_13.lc_trk_g0_7 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 223)  (1067 223)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 223)  (1068 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1071 223)  (1071 223)  routing T_20_13.lc_trk_g0_3 <X> T_20_13.input_2_7
 (36 15)  (1072 223)  (1072 223)  LC_7 Logic Functioning bit
 (43 15)  (1079 223)  (1079 223)  LC_7 Logic Functioning bit


LogicTile_21_13

 (22 0)  (1112 208)  (1112 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (1111 209)  (1111 209)  routing T_21_13.sp4_r_v_b_32 <X> T_21_13.lc_trk_g0_3
 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 210)  (1091 210)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1116 212)  (1116 212)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 212)  (1119 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 212)  (1123 212)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 212)  (1126 212)  LC_2 Logic Functioning bit
 (37 4)  (1127 212)  (1127 212)  LC_2 Logic Functioning bit
 (38 4)  (1128 212)  (1128 212)  LC_2 Logic Functioning bit
 (39 4)  (1129 212)  (1129 212)  LC_2 Logic Functioning bit
 (41 4)  (1131 212)  (1131 212)  LC_2 Logic Functioning bit
 (43 4)  (1133 212)  (1133 212)  LC_2 Logic Functioning bit
 (45 4)  (1135 212)  (1135 212)  LC_2 Logic Functioning bit
 (0 5)  (1090 213)  (1090 213)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (26 5)  (1116 213)  (1116 213)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 213)  (1117 213)  routing T_21_13.lc_trk_g1_7 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 213)  (1119 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 213)  (1120 213)  routing T_21_13.lc_trk_g0_3 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (37 5)  (1127 213)  (1127 213)  LC_2 Logic Functioning bit
 (39 5)  (1129 213)  (1129 213)  LC_2 Logic Functioning bit
 (51 5)  (1141 213)  (1141 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (1112 214)  (1112 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 214)  (1123 214)  routing T_21_13.lc_trk_g2_0 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 214)  (1126 214)  LC_3 Logic Functioning bit
 (38 6)  (1128 214)  (1128 214)  LC_3 Logic Functioning bit
 (39 6)  (1129 214)  (1129 214)  LC_3 Logic Functioning bit
 (43 6)  (1133 214)  (1133 214)  LC_3 Logic Functioning bit
 (45 6)  (1135 214)  (1135 214)  LC_3 Logic Functioning bit
 (21 7)  (1111 215)  (1111 215)  routing T_21_13.sp4_r_v_b_31 <X> T_21_13.lc_trk_g1_7
 (28 7)  (1118 215)  (1118 215)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 215)  (1119 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 215)  (1122 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1125 215)  (1125 215)  routing T_21_13.lc_trk_g0_3 <X> T_21_13.input_2_3
 (37 7)  (1127 215)  (1127 215)  LC_3 Logic Functioning bit
 (38 7)  (1128 215)  (1128 215)  LC_3 Logic Functioning bit
 (39 7)  (1129 215)  (1129 215)  LC_3 Logic Functioning bit
 (42 7)  (1132 215)  (1132 215)  LC_3 Logic Functioning bit
 (51 7)  (1141 215)  (1141 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (1105 216)  (1105 216)  routing T_21_13.sp4_h_r_41 <X> T_21_13.lc_trk_g2_1
 (16 8)  (1106 216)  (1106 216)  routing T_21_13.sp4_h_r_41 <X> T_21_13.lc_trk_g2_1
 (17 8)  (1107 216)  (1107 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1108 216)  (1108 216)  routing T_21_13.sp4_h_r_41 <X> T_21_13.lc_trk_g2_1
 (14 9)  (1104 217)  (1104 217)  routing T_21_13.sp4_h_r_24 <X> T_21_13.lc_trk_g2_0
 (15 9)  (1105 217)  (1105 217)  routing T_21_13.sp4_h_r_24 <X> T_21_13.lc_trk_g2_0
 (16 9)  (1106 217)  (1106 217)  routing T_21_13.sp4_h_r_24 <X> T_21_13.lc_trk_g2_0
 (17 9)  (1107 217)  (1107 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1108 217)  (1108 217)  routing T_21_13.sp4_h_r_41 <X> T_21_13.lc_trk_g2_1
 (8 10)  (1098 218)  (1098 218)  routing T_21_13.sp4_h_r_11 <X> T_21_13.sp4_h_l_42
 (10 10)  (1100 218)  (1100 218)  routing T_21_13.sp4_h_r_11 <X> T_21_13.sp4_h_l_42
 (25 10)  (1115 218)  (1115 218)  routing T_21_13.sp4_v_b_30 <X> T_21_13.lc_trk_g2_6
 (22 11)  (1112 219)  (1112 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 219)  (1113 219)  routing T_21_13.sp4_v_b_30 <X> T_21_13.lc_trk_g2_6
 (11 13)  (1101 221)  (1101 221)  routing T_21_13.sp4_h_l_38 <X> T_21_13.sp4_h_r_11
 (13 13)  (1103 221)  (1103 221)  routing T_21_13.sp4_h_l_38 <X> T_21_13.sp4_h_r_11
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.glb_netwk_4 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1105 222)  (1105 222)  routing T_21_13.sp4_v_t_32 <X> T_21_13.lc_trk_g3_5
 (16 14)  (1106 222)  (1106 222)  routing T_21_13.sp4_v_t_32 <X> T_21_13.lc_trk_g3_5
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (28 14)  (1118 222)  (1118 222)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 222)  (1120 222)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 222)  (1121 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 222)  (1123 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 222)  (1124 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 222)  (1126 222)  LC_7 Logic Functioning bit
 (38 14)  (1128 222)  (1128 222)  LC_7 Logic Functioning bit
 (45 14)  (1135 222)  (1135 222)  LC_7 Logic Functioning bit
 (26 15)  (1116 223)  (1116 223)  routing T_21_13.lc_trk_g0_3 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 223)  (1119 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 223)  (1120 223)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1126 223)  (1126 223)  LC_7 Logic Functioning bit
 (37 15)  (1127 223)  (1127 223)  LC_7 Logic Functioning bit
 (38 15)  (1128 223)  (1128 223)  LC_7 Logic Functioning bit
 (39 15)  (1129 223)  (1129 223)  LC_7 Logic Functioning bit
 (41 15)  (1131 223)  (1131 223)  LC_7 Logic Functioning bit
 (43 15)  (1133 223)  (1133 223)  LC_7 Logic Functioning bit


LogicTile_22_13

 (8 1)  (1152 209)  (1152 209)  routing T_22_13.sp4_h_l_36 <X> T_22_13.sp4_v_b_1
 (9 1)  (1153 209)  (1153 209)  routing T_22_13.sp4_h_l_36 <X> T_22_13.sp4_v_b_1
 (19 4)  (1163 212)  (1163 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 6)  (1152 214)  (1152 214)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_41
 (9 6)  (1153 214)  (1153 214)  routing T_22_13.sp4_v_t_41 <X> T_22_13.sp4_h_l_41


LogicTile_23_13

 (5 2)  (1203 210)  (1203 210)  routing T_23_13.sp4_v_t_43 <X> T_23_13.sp4_h_l_37
 (4 3)  (1202 211)  (1202 211)  routing T_23_13.sp4_v_t_43 <X> T_23_13.sp4_h_l_37
 (6 3)  (1204 211)  (1204 211)  routing T_23_13.sp4_v_t_43 <X> T_23_13.sp4_h_l_37


LogicTile_29_13

 (3 9)  (1513 217)  (1513 217)  routing T_29_13.sp12_h_l_22 <X> T_29_13.sp12_v_b_1


LogicTile_30_13

 (3 1)  (1567 209)  (1567 209)  routing T_30_13.sp12_h_l_23 <X> T_30_13.sp12_v_b_0


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_10_12

 (10 12)  (502 204)  (502 204)  routing T_10_12.sp4_v_t_40 <X> T_10_12.sp4_h_r_10


LogicTile_11_12

 (26 0)  (572 192)  (572 192)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 192)  (573 192)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 192)  (580 192)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 192)  (582 192)  LC_0 Logic Functioning bit
 (45 0)  (591 192)  (591 192)  LC_0 Logic Functioning bit
 (47 0)  (593 192)  (593 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (599 192)  (599 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (28 1)  (574 193)  (574 193)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 193)  (575 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 193)  (577 193)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 193)  (578 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 193)  (580 193)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.input_2_0
 (46 1)  (592 193)  (592 193)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (597 193)  (597 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (546 196)  (546 196)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (561 196)  (561 196)  routing T_11_12.sp4_h_r_9 <X> T_11_12.lc_trk_g1_1
 (16 4)  (562 196)  (562 196)  routing T_11_12.sp4_h_r_9 <X> T_11_12.lc_trk_g1_1
 (17 4)  (563 196)  (563 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 196)  (564 196)  routing T_11_12.sp4_h_r_9 <X> T_11_12.lc_trk_g1_1
 (21 4)  (567 196)  (567 196)  routing T_11_12.sp4_v_b_11 <X> T_11_12.lc_trk_g1_3
 (22 4)  (568 196)  (568 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (569 196)  (569 196)  routing T_11_12.sp4_v_b_11 <X> T_11_12.lc_trk_g1_3
 (25 4)  (571 196)  (571 196)  routing T_11_12.sp4_h_r_10 <X> T_11_12.lc_trk_g1_2
 (26 4)  (572 196)  (572 196)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 196)  (580 196)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (40 4)  (586 196)  (586 196)  LC_2 Logic Functioning bit
 (41 4)  (587 196)  (587 196)  LC_2 Logic Functioning bit
 (42 4)  (588 196)  (588 196)  LC_2 Logic Functioning bit
 (43 4)  (589 196)  (589 196)  LC_2 Logic Functioning bit
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (15 5)  (561 197)  (561 197)  routing T_11_12.bot_op_0 <X> T_11_12.lc_trk_g1_0
 (17 5)  (563 197)  (563 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (567 197)  (567 197)  routing T_11_12.sp4_v_b_11 <X> T_11_12.lc_trk_g1_3
 (22 5)  (568 197)  (568 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (569 197)  (569 197)  routing T_11_12.sp4_h_r_10 <X> T_11_12.lc_trk_g1_2
 (24 5)  (570 197)  (570 197)  routing T_11_12.sp4_h_r_10 <X> T_11_12.lc_trk_g1_2
 (28 5)  (574 197)  (574 197)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (40 5)  (586 197)  (586 197)  LC_2 Logic Functioning bit
 (41 5)  (587 197)  (587 197)  LC_2 Logic Functioning bit
 (42 5)  (588 197)  (588 197)  LC_2 Logic Functioning bit
 (43 5)  (589 197)  (589 197)  LC_2 Logic Functioning bit
 (53 5)  (599 197)  (599 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 6)  (562 198)  (562 198)  routing T_11_12.sp4_v_b_13 <X> T_11_12.lc_trk_g1_5
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 198)  (564 198)  routing T_11_12.sp4_v_b_13 <X> T_11_12.lc_trk_g1_5
 (26 6)  (572 198)  (572 198)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 198)  (573 198)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (47 6)  (593 198)  (593 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (564 199)  (564 199)  routing T_11_12.sp4_v_b_13 <X> T_11_12.lc_trk_g1_5
 (27 7)  (573 199)  (573 199)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 199)  (574 199)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 199)  (576 199)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (41 7)  (587 199)  (587 199)  LC_3 Logic Functioning bit
 (43 7)  (589 199)  (589 199)  LC_3 Logic Functioning bit
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 201)  (571 201)  routing T_11_12.sp4_r_v_b_34 <X> T_11_12.lc_trk_g2_2
 (14 11)  (560 203)  (560 203)  routing T_11_12.tnl_op_4 <X> T_11_12.lc_trk_g2_4
 (15 11)  (561 203)  (561 203)  routing T_11_12.tnl_op_4 <X> T_11_12.lc_trk_g2_4
 (17 11)  (563 203)  (563 203)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (12 12)  (558 204)  (558 204)  routing T_11_12.sp4_v_b_5 <X> T_11_12.sp4_h_r_11
 (8 13)  (554 205)  (554 205)  routing T_11_12.sp4_h_r_10 <X> T_11_12.sp4_v_b_10
 (11 13)  (557 205)  (557 205)  routing T_11_12.sp4_v_b_5 <X> T_11_12.sp4_h_r_11
 (13 13)  (559 205)  (559 205)  routing T_11_12.sp4_v_b_5 <X> T_11_12.sp4_h_r_11
 (0 14)  (546 206)  (546 206)  routing T_11_12.glb_netwk_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (560 207)  (560 207)  routing T_11_12.sp4_r_v_b_44 <X> T_11_12.lc_trk_g3_4
 (17 15)  (563 207)  (563 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_12_12

 (21 0)  (621 192)  (621 192)  routing T_12_12.bnr_op_3 <X> T_12_12.lc_trk_g0_3
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (625 192)  (625 192)  routing T_12_12.lft_op_2 <X> T_12_12.lc_trk_g0_2
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 192)  (631 192)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 192)  (634 192)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 192)  (635 192)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.input_2_0
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (38 0)  (638 192)  (638 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (21 1)  (621 193)  (621 193)  routing T_12_12.bnr_op_3 <X> T_12_12.lc_trk_g0_3
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.lft_op_2 <X> T_12_12.lc_trk_g0_2
 (26 1)  (626 193)  (626 193)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 193)  (631 193)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (37 1)  (637 193)  (637 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (43 1)  (643 193)  (643 193)  LC_0 Logic Functioning bit
 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 194)  (614 194)  routing T_12_12.sp4_h_l_9 <X> T_12_12.lc_trk_g0_4
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (626 194)  (626 194)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (50 2)  (650 194)  (650 194)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (614 195)  (614 195)  routing T_12_12.sp4_h_l_9 <X> T_12_12.lc_trk_g0_4
 (15 3)  (615 195)  (615 195)  routing T_12_12.sp4_h_l_9 <X> T_12_12.lc_trk_g0_4
 (16 3)  (616 195)  (616 195)  routing T_12_12.sp4_h_l_9 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (51 3)  (651 195)  (651 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (600 196)  (600 196)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (615 196)  (615 196)  routing T_12_12.sp4_h_r_1 <X> T_12_12.lc_trk_g1_1
 (16 4)  (616 196)  (616 196)  routing T_12_12.sp4_h_r_1 <X> T_12_12.lc_trk_g1_1
 (17 4)  (617 196)  (617 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 196)  (628 196)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 196)  (630 196)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 196)  (633 196)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 196)  (635 196)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.input_2_2
 (37 4)  (637 196)  (637 196)  LC_2 Logic Functioning bit
 (38 4)  (638 196)  (638 196)  LC_2 Logic Functioning bit
 (39 4)  (639 196)  (639 196)  LC_2 Logic Functioning bit
 (40 4)  (640 196)  (640 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (42 4)  (642 196)  (642 196)  LC_2 Logic Functioning bit
 (43 4)  (643 196)  (643 196)  LC_2 Logic Functioning bit
 (48 4)  (648 196)  (648 196)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (18 5)  (618 197)  (618 197)  routing T_12_12.sp4_h_r_1 <X> T_12_12.lc_trk_g1_1
 (26 5)  (626 197)  (626 197)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 197)  (631 197)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (37 5)  (637 197)  (637 197)  LC_2 Logic Functioning bit
 (38 5)  (638 197)  (638 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (40 5)  (640 197)  (640 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (14 6)  (614 198)  (614 198)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g1_4
 (21 6)  (621 198)  (621 198)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 198)  (625 198)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g1_6
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 198)  (630 198)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 198)  (634 198)  routing T_12_12.lc_trk_g1_1 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 198)  (637 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (15 7)  (615 199)  (615 199)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g1_4
 (16 7)  (616 199)  (616 199)  routing T_12_12.sp4_h_l_1 <X> T_12_12.lc_trk_g1_4
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 199)  (637 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (1 8)  (601 200)  (601 200)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (15 8)  (615 200)  (615 200)  routing T_12_12.tnr_op_1 <X> T_12_12.lc_trk_g2_1
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (621 200)  (621 200)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g2_3
 (22 8)  (622 200)  (622 200)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (625 200)  (625 200)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g2_2
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 200)  (631 200)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (50 8)  (650 200)  (650 200)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (601 201)  (601 201)  routing T_12_12.glb_netwk_4 <X> T_12_12.glb2local_1
 (15 9)  (615 201)  (615 201)  routing T_12_12.tnr_op_0 <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (4 10)  (604 202)  (604 202)  routing T_12_12.sp4_v_b_10 <X> T_12_12.sp4_v_t_43
 (6 10)  (606 202)  (606 202)  routing T_12_12.sp4_v_b_10 <X> T_12_12.sp4_v_t_43
 (15 10)  (615 202)  (615 202)  routing T_12_12.sp4_h_l_16 <X> T_12_12.lc_trk_g2_5
 (16 10)  (616 202)  (616 202)  routing T_12_12.sp4_h_l_16 <X> T_12_12.lc_trk_g2_5
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (38 10)  (638 202)  (638 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (43 10)  (643 202)  (643 202)  LC_5 Logic Functioning bit
 (50 10)  (650 202)  (650 202)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (618 203)  (618 203)  routing T_12_12.sp4_h_l_16 <X> T_12_12.lc_trk_g2_5
 (22 11)  (622 203)  (622 203)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 203)  (624 203)  routing T_12_12.tnr_op_6 <X> T_12_12.lc_trk_g2_6
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (37 11)  (637 203)  (637 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (40 11)  (640 203)  (640 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (43 11)  (643 203)  (643 203)  LC_5 Logic Functioning bit
 (48 11)  (648 203)  (648 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (608 204)  (608 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (9 12)  (609 204)  (609 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (10 12)  (610 204)  (610 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (626 204)  (626 204)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 204)  (633 204)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (43 12)  (643 204)  (643 204)  LC_6 Logic Functioning bit
 (14 13)  (614 205)  (614 205)  routing T_12_12.sp4_r_v_b_40 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (626 205)  (626 205)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 205)  (628 205)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (14 14)  (614 206)  (614 206)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g3_4
 (26 14)  (626 206)  (626 206)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 206)  (628 206)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 206)  (633 206)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 206)  (635 206)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.input_2_7
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (627 207)  (627 207)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 207)  (632 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (633 207)  (633 207)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.input_2_7
 (34 15)  (634 207)  (634 207)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.input_2_7
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (40 15)  (640 207)  (640 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit
 (46 15)  (646 207)  (646 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (648 207)  (648 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (651 207)  (651 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (653 207)  (653 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_12

 (15 0)  (669 192)  (669 192)  routing T_13_12.top_op_1 <X> T_13_12.lc_trk_g0_1
 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (40 0)  (694 192)  (694 192)  LC_0 Logic Functioning bit
 (42 0)  (696 192)  (696 192)  LC_0 Logic Functioning bit
 (52 0)  (706 192)  (706 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (10 1)  (664 193)  (664 193)  routing T_13_12.sp4_h_r_8 <X> T_13_12.sp4_v_b_1
 (18 1)  (672 193)  (672 193)  routing T_13_12.top_op_1 <X> T_13_12.lc_trk_g0_1
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 194)  (668 194)  routing T_13_12.lft_op_4 <X> T_13_12.lc_trk_g0_4
 (16 2)  (670 194)  (670 194)  routing T_13_12.sp12_h_r_13 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (31 2)  (685 194)  (685 194)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (50 2)  (704 194)  (704 194)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (662 195)  (662 195)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_v_t_36
 (9 3)  (663 195)  (663 195)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_v_t_36
 (10 3)  (664 195)  (664 195)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_v_t_36
 (15 3)  (669 195)  (669 195)  routing T_13_12.lft_op_4 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (681 195)  (681 195)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (47 3)  (701 195)  (701 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 4)  (656 196)  (656 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (668 196)  (668 196)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g1_0
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 196)  (672 196)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g1_1
 (28 4)  (682 196)  (682 196)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (50 4)  (704 196)  (704 196)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 197)  (682 197)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 197)  (685 197)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 198)  (672 198)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g1_5
 (21 6)  (675 198)  (675 198)  routing T_13_12.lft_op_7 <X> T_13_12.lc_trk_g1_7
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 198)  (678 198)  routing T_13_12.lft_op_7 <X> T_13_12.lc_trk_g1_7
 (26 6)  (680 198)  (680 198)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 198)  (687 198)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (50 6)  (704 198)  (704 198)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 199)  (681 199)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 199)  (682 199)  routing T_13_12.lc_trk_g3_6 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 199)  (685 199)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (15 8)  (669 200)  (669 200)  routing T_13_12.rgt_op_1 <X> T_13_12.lc_trk_g2_1
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 200)  (672 200)  routing T_13_12.rgt_op_1 <X> T_13_12.lc_trk_g2_1
 (21 8)  (675 200)  (675 200)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g2_3
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 200)  (677 200)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g2_3
 (24 8)  (678 200)  (678 200)  routing T_13_12.sp4_h_r_35 <X> T_13_12.lc_trk_g2_3
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (43 8)  (697 200)  (697 200)  LC_4 Logic Functioning bit
 (50 8)  (704 200)  (704 200)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (681 201)  (681 201)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (43 9)  (697 201)  (697 201)  LC_4 Logic Functioning bit
 (21 10)  (675 202)  (675 202)  routing T_13_12.sp4_h_l_34 <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 202)  (677 202)  routing T_13_12.sp4_h_l_34 <X> T_13_12.lc_trk_g2_7
 (24 10)  (678 202)  (678 202)  routing T_13_12.sp4_h_l_34 <X> T_13_12.lc_trk_g2_7
 (26 10)  (680 202)  (680 202)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 202)  (685 202)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (37 10)  (691 202)  (691 202)  LC_5 Logic Functioning bit
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (45 10)  (699 202)  (699 202)  LC_5 Logic Functioning bit
 (50 10)  (704 202)  (704 202)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (675 203)  (675 203)  routing T_13_12.sp4_h_l_34 <X> T_13_12.lc_trk_g2_7
 (27 11)  (681 203)  (681 203)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (37 11)  (691 203)  (691 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (43 11)  (697 203)  (697 203)  LC_5 Logic Functioning bit
 (46 11)  (700 203)  (700 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (669 204)  (669 204)  routing T_13_12.sp4_h_r_33 <X> T_13_12.lc_trk_g3_1
 (16 12)  (670 204)  (670 204)  routing T_13_12.sp4_h_r_33 <X> T_13_12.lc_trk_g3_1
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.sp4_h_r_33 <X> T_13_12.lc_trk_g3_1
 (21 12)  (675 204)  (675 204)  routing T_13_12.rgt_op_3 <X> T_13_12.lc_trk_g3_3
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 204)  (678 204)  routing T_13_12.rgt_op_3 <X> T_13_12.lc_trk_g3_3
 (26 12)  (680 204)  (680 204)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (51 12)  (705 204)  (705 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (669 205)  (669 205)  routing T_13_12.tnr_op_0 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (46 13)  (700 205)  (700 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (654 206)  (654 206)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (672 206)  (672 206)  routing T_13_12.bnl_op_5 <X> T_13_12.lc_trk_g3_5
 (15 15)  (669 207)  (669 207)  routing T_13_12.tnr_op_4 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (672 207)  (672 207)  routing T_13_12.bnl_op_5 <X> T_13_12.lc_trk_g3_5
 (22 15)  (676 207)  (676 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 207)  (679 207)  routing T_13_12.sp4_r_v_b_46 <X> T_13_12.lc_trk_g3_6


LogicTile_14_12

 (25 0)  (733 192)  (733 192)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (44 0)  (752 192)  (752 192)  LC_0 Logic Functioning bit
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 193)  (731 193)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (25 1)  (733 193)  (733 193)  routing T_14_12.sp4_h_l_7 <X> T_14_12.lc_trk_g0_2
 (31 1)  (739 193)  (739 193)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (50 1)  (758 193)  (758 193)  Carry_In_Mux bit 

 (51 1)  (759 193)  (759 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 194)  (729 194)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g0_7
 (22 2)  (730 194)  (730 194)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (44 2)  (752 194)  (752 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (46 2)  (754 194)  (754 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 195)  (736 195)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (51 3)  (759 195)  (759 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (708 196)  (708 196)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 196)  (738 196)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (44 4)  (752 196)  (752 196)  LC_2 Logic Functioning bit
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 197)  (748 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (47 5)  (755 197)  (755 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (720 198)  (720 198)  routing T_14_12.sp4_v_t_40 <X> T_14_12.sp4_h_l_40
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g1_5
 (25 6)  (733 198)  (733 198)  routing T_14_12.wire_logic_cluster/lc_6/out <X> T_14_12.lc_trk_g1_6
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (44 6)  (752 198)  (752 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (11 7)  (719 199)  (719 199)  routing T_14_12.sp4_v_t_40 <X> T_14_12.sp4_h_l_40
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (43 7)  (751 199)  (751 199)  LC_3 Logic Functioning bit
 (51 7)  (759 199)  (759 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (710 200)  (710 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 8)  (716 200)  (716 200)  routing T_14_12.sp4_v_b_1 <X> T_14_12.sp4_h_r_7
 (9 8)  (717 200)  (717 200)  routing T_14_12.sp4_v_b_1 <X> T_14_12.sp4_h_r_7
 (10 8)  (718 200)  (718 200)  routing T_14_12.sp4_v_b_1 <X> T_14_12.sp4_h_r_7
 (15 8)  (723 200)  (723 200)  routing T_14_12.tnl_op_1 <X> T_14_12.lc_trk_g2_1
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (733 200)  (733 200)  routing T_14_12.sp4_h_r_34 <X> T_14_12.lc_trk_g2_2
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (44 8)  (752 200)  (752 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (14 9)  (722 201)  (722 201)  routing T_14_12.tnl_op_0 <X> T_14_12.lc_trk_g2_0
 (15 9)  (723 201)  (723 201)  routing T_14_12.tnl_op_0 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (726 201)  (726 201)  routing T_14_12.tnl_op_1 <X> T_14_12.lc_trk_g2_1
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 201)  (731 201)  routing T_14_12.sp4_h_r_34 <X> T_14_12.lc_trk_g2_2
 (24 9)  (732 201)  (732 201)  routing T_14_12.sp4_h_r_34 <X> T_14_12.lc_trk_g2_2
 (28 9)  (736 201)  (736 201)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 202)  (732 202)  routing T_14_12.tnr_op_7 <X> T_14_12.lc_trk_g2_7
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (745 202)  (745 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (44 10)  (752 202)  (752 202)  LC_5 Logic Functioning bit
 (45 10)  (753 202)  (753 202)  LC_5 Logic Functioning bit
 (27 11)  (735 203)  (735 203)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 203)  (736 203)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (51 11)  (759 203)  (759 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (44 12)  (752 204)  (752 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (14 13)  (722 205)  (722 205)  routing T_14_12.tnl_op_0 <X> T_14_12.lc_trk_g3_0
 (15 13)  (723 205)  (723 205)  routing T_14_12.tnl_op_0 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (14 14)  (722 206)  (722 206)  routing T_14_12.wire_logic_cluster/lc_4/out <X> T_14_12.lc_trk_g3_4
 (25 14)  (733 206)  (733 206)  routing T_14_12.sp4_h_r_38 <X> T_14_12.lc_trk_g3_6
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 207)  (731 207)  routing T_14_12.sp4_h_r_38 <X> T_14_12.lc_trk_g3_6
 (24 15)  (732 207)  (732 207)  routing T_14_12.sp4_h_r_38 <X> T_14_12.lc_trk_g3_6
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (748 207)  (748 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (4 0)  (766 192)  (766 192)  routing T_15_12.sp4_h_l_37 <X> T_15_12.sp4_v_b_0
 (21 0)  (783 192)  (783 192)  routing T_15_12.sp4_h_r_11 <X> T_15_12.lc_trk_g0_3
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (785 192)  (785 192)  routing T_15_12.sp4_h_r_11 <X> T_15_12.lc_trk_g0_3
 (24 0)  (786 192)  (786 192)  routing T_15_12.sp4_h_r_11 <X> T_15_12.lc_trk_g0_3
 (25 0)  (787 192)  (787 192)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 192)  (793 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (46 0)  (808 192)  (808 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (767 193)  (767 193)  routing T_15_12.sp4_h_l_37 <X> T_15_12.sp4_v_b_0
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 193)  (785 193)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (25 1)  (787 193)  (787 193)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g0_2
 (30 1)  (792 193)  (792 193)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (47 1)  (809 193)  (809 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (815 193)  (815 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (2 8)  (764 200)  (764 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (773 200)  (773 200)  routing T_15_12.sp4_h_r_3 <X> T_15_12.sp4_v_b_8
 (11 13)  (773 205)  (773 205)  routing T_15_12.sp4_h_l_38 <X> T_15_12.sp4_h_r_11
 (13 13)  (775 205)  (775 205)  routing T_15_12.sp4_h_l_38 <X> T_15_12.sp4_h_r_11
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (767 206)  (767 206)  routing T_15_12.sp4_v_t_44 <X> T_15_12.sp4_h_l_44
 (14 14)  (776 206)  (776 206)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g3_4
 (6 15)  (768 207)  (768 207)  routing T_15_12.sp4_v_t_44 <X> T_15_12.sp4_h_l_44
 (15 15)  (777 207)  (777 207)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g3_4
 (16 15)  (778 207)  (778 207)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_16_12

 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (839 192)  (839 192)  routing T_16_12.sp12_h_l_16 <X> T_16_12.lc_trk_g0_3
 (21 1)  (837 193)  (837 193)  routing T_16_12.sp12_h_l_16 <X> T_16_12.lc_trk_g0_3
 (9 4)  (825 196)  (825 196)  routing T_16_12.sp4_v_t_41 <X> T_16_12.sp4_h_r_4
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (839 196)  (839 196)  routing T_16_12.sp12_h_l_16 <X> T_16_12.lc_trk_g1_3
 (4 5)  (820 197)  (820 197)  routing T_16_12.sp4_h_l_42 <X> T_16_12.sp4_h_r_3
 (6 5)  (822 197)  (822 197)  routing T_16_12.sp4_h_l_42 <X> T_16_12.sp4_h_r_3
 (21 5)  (837 197)  (837 197)  routing T_16_12.sp12_h_l_16 <X> T_16_12.lc_trk_g1_3
 (2 8)  (818 200)  (818 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (840 200)  (840 200)  routing T_16_12.tnr_op_3 <X> T_16_12.lc_trk_g2_3
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 201)  (847 201)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (46 9)  (862 201)  (862 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (26 10)  (842 202)  (842 202)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 202)  (843 202)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 202)  (849 202)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 202)  (850 202)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (37 10)  (853 202)  (853 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (41 10)  (857 202)  (857 202)  LC_5 Logic Functioning bit
 (43 10)  (859 202)  (859 202)  LC_5 Logic Functioning bit
 (8 11)  (824 203)  (824 203)  routing T_16_12.sp4_h_l_42 <X> T_16_12.sp4_v_t_42
 (27 11)  (843 203)  (843 203)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 203)  (844 203)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 203)  (846 203)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 203)  (853 203)  LC_5 Logic Functioning bit
 (39 11)  (855 203)  (855 203)  LC_5 Logic Functioning bit
 (15 12)  (831 204)  (831 204)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g3_1
 (16 12)  (832 204)  (832 204)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g3_1
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 204)  (847 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 204)  (850 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 204)  (853 204)  LC_6 Logic Functioning bit
 (41 12)  (857 204)  (857 204)  LC_6 Logic Functioning bit
 (42 12)  (858 204)  (858 204)  LC_6 Logic Functioning bit
 (43 12)  (859 204)  (859 204)  LC_6 Logic Functioning bit
 (50 12)  (866 204)  (866 204)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (819 205)  (819 205)  routing T_16_12.sp12_h_l_22 <X> T_16_12.sp12_h_r_1
 (18 13)  (834 205)  (834 205)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g3_1
 (30 13)  (846 205)  (846 205)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 205)  (847 205)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (41 13)  (857 205)  (857 205)  LC_6 Logic Functioning bit
 (42 13)  (858 205)  (858 205)  LC_6 Logic Functioning bit
 (43 13)  (859 205)  (859 205)  LC_6 Logic Functioning bit
 (25 14)  (841 206)  (841 206)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g3_6
 (16 15)  (832 207)  (832 207)  routing T_16_12.sp12_v_b_12 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 207)  (839 207)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g3_6
 (25 15)  (841 207)  (841 207)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g3_6


LogicTile_17_12

 (22 0)  (896 192)  (896 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 192)  (898 192)  routing T_17_12.top_op_3 <X> T_17_12.lc_trk_g0_3
 (21 1)  (895 193)  (895 193)  routing T_17_12.top_op_3 <X> T_17_12.lc_trk_g0_3
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (885 194)  (885 194)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_t_39
 (10 3)  (884 195)  (884 195)  routing T_17_12.sp4_h_l_45 <X> T_17_12.sp4_v_t_36
 (0 4)  (874 196)  (874 196)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 196)  (897 196)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (24 4)  (898 196)  (898 196)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (0 5)  (874 197)  (874 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (21 5)  (895 197)  (895 197)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (8 6)  (882 198)  (882 198)  routing T_17_12.sp4_h_r_4 <X> T_17_12.sp4_h_l_41
 (14 6)  (888 198)  (888 198)  routing T_17_12.lft_op_4 <X> T_17_12.lc_trk_g1_4
 (15 7)  (889 199)  (889 199)  routing T_17_12.lft_op_4 <X> T_17_12.lc_trk_g1_4
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 10)  (901 202)  (901 202)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 202)  (905 202)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 202)  (907 202)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 202)  (908 202)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 202)  (909 202)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.input_2_5
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (52 10)  (926 202)  (926 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (900 203)  (900 203)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 203)  (903 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 203)  (904 203)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 203)  (905 203)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 203)  (906 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (908 203)  (908 203)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.input_2_5
 (36 11)  (910 203)  (910 203)  LC_5 Logic Functioning bit
 (38 11)  (912 203)  (912 203)  LC_5 Logic Functioning bit
 (43 11)  (917 203)  (917 203)  LC_5 Logic Functioning bit
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (8 13)  (882 205)  (882 205)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_v_b_10
 (9 13)  (883 205)  (883 205)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_v_b_10
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 206)  (897 206)  routing T_17_12.sp4_v_b_47 <X> T_17_12.lc_trk_g3_7
 (24 14)  (898 206)  (898 206)  routing T_17_12.sp4_v_b_47 <X> T_17_12.lc_trk_g3_7


LogicTile_18_12

 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 194)  (942 194)  routing T_18_12.sp4_h_l_1 <X> T_18_12.lc_trk_g0_4
 (15 3)  (943 195)  (943 195)  routing T_18_12.sp4_h_l_1 <X> T_18_12.lc_trk_g0_4
 (16 3)  (944 195)  (944 195)  routing T_18_12.sp4_h_l_1 <X> T_18_12.lc_trk_g0_4
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (951 196)  (951 196)  routing T_18_12.sp4_v_b_19 <X> T_18_12.lc_trk_g1_3
 (24 4)  (952 196)  (952 196)  routing T_18_12.sp4_v_b_19 <X> T_18_12.lc_trk_g1_3
 (0 5)  (928 197)  (928 197)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (19 6)  (947 198)  (947 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 198)  (958 198)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 198)  (961 198)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (12 7)  (940 199)  (940 199)  routing T_18_12.sp4_h_l_40 <X> T_18_12.sp4_v_t_40
 (26 7)  (954 199)  (954 199)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 199)  (956 199)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 199)  (959 199)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 199)  (960 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (961 199)  (961 199)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.input_2_3
 (34 7)  (962 199)  (962 199)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.input_2_3
 (36 7)  (964 199)  (964 199)  LC_3 Logic Functioning bit
 (38 7)  (966 199)  (966 199)  LC_3 Logic Functioning bit
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (47 7)  (975 199)  (975 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 8)  (950 200)  (950 200)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (952 200)  (952 200)  routing T_18_12.tnl_op_3 <X> T_18_12.lc_trk_g2_3
 (25 8)  (953 200)  (953 200)  routing T_18_12.sp4_v_t_23 <X> T_18_12.lc_trk_g2_2
 (21 9)  (949 201)  (949 201)  routing T_18_12.tnl_op_3 <X> T_18_12.lc_trk_g2_3
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 201)  (951 201)  routing T_18_12.sp4_v_t_23 <X> T_18_12.lc_trk_g2_2
 (25 9)  (953 201)  (953 201)  routing T_18_12.sp4_v_t_23 <X> T_18_12.lc_trk_g2_2
 (14 12)  (942 204)  (942 204)  routing T_18_12.sp4_h_l_21 <X> T_18_12.lc_trk_g3_0
 (15 13)  (943 205)  (943 205)  routing T_18_12.sp4_h_l_21 <X> T_18_12.lc_trk_g3_0
 (16 13)  (944 205)  (944 205)  routing T_18_12.sp4_h_l_21 <X> T_18_12.lc_trk_g3_0
 (17 13)  (945 205)  (945 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 15)  (933 207)  (933 207)  routing T_18_12.sp4_h_l_44 <X> T_18_12.sp4_v_t_44


LogicTile_19_12

 (17 1)  (999 193)  (999 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (993 194)  (993 194)  routing T_19_12.sp4_h_l_44 <X> T_19_12.sp4_v_t_39
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (996 196)  (996 196)  routing T_19_12.sp4_h_r_8 <X> T_19_12.lc_trk_g1_0
 (21 4)  (1003 196)  (1003 196)  routing T_19_12.sp4_v_b_11 <X> T_19_12.lc_trk_g1_3
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 196)  (1005 196)  routing T_19_12.sp4_v_b_11 <X> T_19_12.lc_trk_g1_3
 (0 5)  (982 197)  (982 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (3 5)  (985 197)  (985 197)  routing T_19_12.sp12_h_l_23 <X> T_19_12.sp12_h_r_0
 (15 5)  (997 197)  (997 197)  routing T_19_12.sp4_h_r_8 <X> T_19_12.lc_trk_g1_0
 (16 5)  (998 197)  (998 197)  routing T_19_12.sp4_h_r_8 <X> T_19_12.lc_trk_g1_0
 (17 5)  (999 197)  (999 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (1003 197)  (1003 197)  routing T_19_12.sp4_v_b_11 <X> T_19_12.lc_trk_g1_3
 (3 7)  (985 199)  (985 199)  routing T_19_12.sp12_h_l_23 <X> T_19_12.sp12_v_t_23
 (17 7)  (999 199)  (999 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (3 10)  (985 202)  (985 202)  routing T_19_12.sp12_v_t_22 <X> T_19_12.sp12_h_l_22
 (22 10)  (1004 202)  (1004 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (1007 202)  (1007 202)  routing T_19_12.sp4_h_r_38 <X> T_19_12.lc_trk_g2_6
 (21 11)  (1003 203)  (1003 203)  routing T_19_12.sp4_r_v_b_39 <X> T_19_12.lc_trk_g2_7
 (22 11)  (1004 203)  (1004 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1005 203)  (1005 203)  routing T_19_12.sp4_h_r_38 <X> T_19_12.lc_trk_g2_6
 (24 11)  (1006 203)  (1006 203)  routing T_19_12.sp4_h_r_38 <X> T_19_12.lc_trk_g2_6
 (11 12)  (993 204)  (993 204)  routing T_19_12.sp4_v_t_45 <X> T_19_12.sp4_v_b_11
 (15 12)  (997 204)  (997 204)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g3_1
 (16 12)  (998 204)  (998 204)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g3_1
 (17 12)  (999 204)  (999 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 204)  (1000 204)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g3_1
 (28 12)  (1010 204)  (1010 204)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 204)  (1012 204)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 204)  (1016 204)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 204)  (1017 204)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.input_2_6
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (38 12)  (1020 204)  (1020 204)  LC_6 Logic Functioning bit
 (43 12)  (1025 204)  (1025 204)  LC_6 Logic Functioning bit
 (45 12)  (1027 204)  (1027 204)  LC_6 Logic Functioning bit
 (47 12)  (1029 204)  (1029 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (994 205)  (994 205)  routing T_19_12.sp4_v_t_45 <X> T_19_12.sp4_v_b_11
 (18 13)  (1000 205)  (1000 205)  routing T_19_12.sp4_h_r_41 <X> T_19_12.lc_trk_g3_1
 (27 13)  (1009 205)  (1009 205)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 205)  (1010 205)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 205)  (1012 205)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 205)  (1014 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1015 205)  (1015 205)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.input_2_6
 (35 13)  (1017 205)  (1017 205)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.input_2_6
 (39 13)  (1021 205)  (1021 205)  LC_6 Logic Functioning bit
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 206)  (1007 206)  routing T_19_12.sp4_h_r_38 <X> T_19_12.lc_trk_g3_6
 (26 14)  (1008 206)  (1008 206)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 206)  (1011 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 206)  (1015 206)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 206)  (1016 206)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 206)  (1017 206)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.input_2_7
 (36 14)  (1018 206)  (1018 206)  LC_7 Logic Functioning bit
 (38 14)  (1020 206)  (1020 206)  LC_7 Logic Functioning bit
 (45 14)  (1027 206)  (1027 206)  LC_7 Logic Functioning bit
 (52 14)  (1034 206)  (1034 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1005 207)  (1005 207)  routing T_19_12.sp4_h_r_38 <X> T_19_12.lc_trk_g3_6
 (24 15)  (1006 207)  (1006 207)  routing T_19_12.sp4_h_r_38 <X> T_19_12.lc_trk_g3_6
 (27 15)  (1009 207)  (1009 207)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 207)  (1011 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 207)  (1014 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1015 207)  (1015 207)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.input_2_7
 (34 15)  (1016 207)  (1016 207)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.input_2_7
 (35 15)  (1017 207)  (1017 207)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.input_2_7
 (37 15)  (1019 207)  (1019 207)  LC_7 Logic Functioning bit
 (38 15)  (1020 207)  (1020 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (16 0)  (1052 192)  (1052 192)  routing T_20_12.sp12_h_r_9 <X> T_20_12.lc_trk_g0_1
 (17 0)  (1053 192)  (1053 192)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (14 1)  (1050 193)  (1050 193)  routing T_20_12.sp4_r_v_b_35 <X> T_20_12.lc_trk_g0_0
 (17 1)  (1053 193)  (1053 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 4)  (1057 196)  (1057 196)  routing T_20_12.sp12_h_r_3 <X> T_20_12.lc_trk_g1_3
 (22 4)  (1058 196)  (1058 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1060 196)  (1060 196)  routing T_20_12.sp12_h_r_3 <X> T_20_12.lc_trk_g1_3
 (21 5)  (1057 197)  (1057 197)  routing T_20_12.sp12_h_r_3 <X> T_20_12.lc_trk_g1_3
 (15 10)  (1051 202)  (1051 202)  routing T_20_12.sp4_h_l_16 <X> T_20_12.lc_trk_g2_5
 (16 10)  (1052 202)  (1052 202)  routing T_20_12.sp4_h_l_16 <X> T_20_12.lc_trk_g2_5
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (12 11)  (1048 203)  (1048 203)  routing T_20_12.sp4_h_l_45 <X> T_20_12.sp4_v_t_45
 (18 11)  (1054 203)  (1054 203)  routing T_20_12.sp4_h_l_16 <X> T_20_12.lc_trk_g2_5
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 204)  (1067 204)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 204)  (1069 204)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 204)  (1072 204)  LC_6 Logic Functioning bit
 (38 12)  (1074 204)  (1074 204)  LC_6 Logic Functioning bit
 (39 12)  (1075 204)  (1075 204)  LC_6 Logic Functioning bit
 (41 12)  (1077 204)  (1077 204)  LC_6 Logic Functioning bit
 (43 12)  (1079 204)  (1079 204)  LC_6 Logic Functioning bit
 (13 13)  (1049 205)  (1049 205)  routing T_20_12.sp4_v_t_43 <X> T_20_12.sp4_h_r_11
 (26 13)  (1062 205)  (1062 205)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 205)  (1063 205)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (1068 205)  (1068 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1072 205)  (1072 205)  LC_6 Logic Functioning bit
 (38 13)  (1074 205)  (1074 205)  LC_6 Logic Functioning bit
 (43 13)  (1079 205)  (1079 205)  LC_6 Logic Functioning bit


LogicTile_21_12

 (27 0)  (1117 192)  (1117 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 192)  (1118 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 192)  (1120 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 192)  (1121 192)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 192)  (1122 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 192)  (1124 192)  routing T_21_12.lc_trk_g1_4 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 192)  (1126 192)  LC_0 Logic Functioning bit
 (37 0)  (1127 192)  (1127 192)  LC_0 Logic Functioning bit
 (38 0)  (1128 192)  (1128 192)  LC_0 Logic Functioning bit
 (39 0)  (1129 192)  (1129 192)  LC_0 Logic Functioning bit
 (41 0)  (1131 192)  (1131 192)  LC_0 Logic Functioning bit
 (43 0)  (1133 192)  (1133 192)  LC_0 Logic Functioning bit
 (45 0)  (1135 192)  (1135 192)  LC_0 Logic Functioning bit
 (26 1)  (1116 193)  (1116 193)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 193)  (1117 193)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 193)  (1118 193)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 193)  (1119 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 193)  (1120 193)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (37 1)  (1127 193)  (1127 193)  LC_0 Logic Functioning bit
 (39 1)  (1129 193)  (1129 193)  LC_0 Logic Functioning bit
 (47 1)  (1137 193)  (1137 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_7 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 194)  (1091 194)  routing T_21_12.glb_netwk_7 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (1098 194)  (1098 194)  routing T_21_12.sp4_v_t_36 <X> T_21_12.sp4_h_l_36
 (9 2)  (1099 194)  (1099 194)  routing T_21_12.sp4_v_t_36 <X> T_21_12.sp4_h_l_36
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.glb_netwk_7 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 196)  (1091 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 197)  (1090 197)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (5 6)  (1095 198)  (1095 198)  routing T_21_12.sp4_v_t_38 <X> T_21_12.sp4_h_l_38
 (8 6)  (1098 198)  (1098 198)  routing T_21_12.sp4_v_t_41 <X> T_21_12.sp4_h_l_41
 (9 6)  (1099 198)  (1099 198)  routing T_21_12.sp4_v_t_41 <X> T_21_12.sp4_h_l_41
 (6 7)  (1096 199)  (1096 199)  routing T_21_12.sp4_v_t_38 <X> T_21_12.sp4_h_l_38
 (14 7)  (1104 199)  (1104 199)  routing T_21_12.sp4_r_v_b_28 <X> T_21_12.lc_trk_g1_4
 (17 7)  (1107 199)  (1107 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 12)  (1112 204)  (1112 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 204)  (1113 204)  routing T_21_12.sp4_v_t_30 <X> T_21_12.lc_trk_g3_3
 (24 12)  (1114 204)  (1114 204)  routing T_21_12.sp4_v_t_30 <X> T_21_12.lc_trk_g3_3
 (0 14)  (1090 206)  (1090 206)  routing T_21_12.glb_netwk_4 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1112 207)  (1112 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1115 207)  (1115 207)  routing T_21_12.sp4_r_v_b_46 <X> T_21_12.lc_trk_g3_6


LogicTile_22_12

 (12 6)  (1156 198)  (1156 198)  routing T_22_12.sp4_v_t_40 <X> T_22_12.sp4_h_l_40
 (11 7)  (1155 199)  (1155 199)  routing T_22_12.sp4_v_t_40 <X> T_22_12.sp4_h_l_40


LogicTile_24_12

 (11 4)  (1263 196)  (1263 196)  routing T_24_12.sp4_h_l_46 <X> T_24_12.sp4_v_b_5
 (13 4)  (1265 196)  (1265 196)  routing T_24_12.sp4_h_l_46 <X> T_24_12.sp4_v_b_5
 (12 5)  (1264 197)  (1264 197)  routing T_24_12.sp4_h_l_46 <X> T_24_12.sp4_v_b_5


LogicTile_27_12

 (2 12)  (1404 204)  (1404 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_12

 (8 8)  (1572 200)  (1572 200)  routing T_30_12.sp4_h_l_46 <X> T_30_12.sp4_h_r_7
 (10 8)  (1574 200)  (1574 200)  routing T_30_12.sp4_h_l_46 <X> T_30_12.sp4_h_r_7


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 195)  (1739 195)  routing T_33_12.span4_horz_31 <X> T_33_12.span4_vert_b_1
 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_t_23 <X> T_7_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_10_11

 (2 8)  (494 184)  (494 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 9)  (500 185)  (500 185)  routing T_10_11.sp4_h_r_7 <X> T_10_11.sp4_v_b_7


LogicTile_11_11

 (27 0)  (573 176)  (573 176)  routing T_11_11.lc_trk_g1_0 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 176)  (579 176)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 176)  (580 176)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 176)  (583 176)  LC_0 Logic Functioning bit
 (40 0)  (586 176)  (586 176)  LC_0 Logic Functioning bit
 (42 0)  (588 176)  (588 176)  LC_0 Logic Functioning bit
 (45 0)  (591 176)  (591 176)  LC_0 Logic Functioning bit
 (14 1)  (560 177)  (560 177)  routing T_11_11.top_op_0 <X> T_11_11.lc_trk_g0_0
 (15 1)  (561 177)  (561 177)  routing T_11_11.top_op_0 <X> T_11_11.lc_trk_g0_0
 (17 1)  (563 177)  (563 177)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (575 177)  (575 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 177)  (578 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 177)  (579 177)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.input_2_0
 (36 1)  (582 177)  (582 177)  LC_0 Logic Functioning bit
 (40 1)  (586 177)  (586 177)  LC_0 Logic Functioning bit
 (42 1)  (588 177)  (588 177)  LC_0 Logic Functioning bit
 (43 1)  (589 177)  (589 177)  LC_0 Logic Functioning bit
 (48 1)  (594 177)  (594 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 178)  (546 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (1 2)  (547 178)  (547 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 178)  (568 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 178)  (569 178)  routing T_11_11.sp4_v_b_23 <X> T_11_11.lc_trk_g0_7
 (24 2)  (570 178)  (570 178)  routing T_11_11.sp4_v_b_23 <X> T_11_11.lc_trk_g0_7
 (26 2)  (572 178)  (572 178)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 178)  (573 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 178)  (574 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 178)  (575 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 178)  (577 178)  routing T_11_11.lc_trk_g0_4 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 178)  (578 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 178)  (581 178)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.input_2_1
 (37 2)  (583 178)  (583 178)  LC_1 Logic Functioning bit
 (38 2)  (584 178)  (584 178)  LC_1 Logic Functioning bit
 (39 2)  (585 178)  (585 178)  LC_1 Logic Functioning bit
 (41 2)  (587 178)  (587 178)  LC_1 Logic Functioning bit
 (43 2)  (589 178)  (589 178)  LC_1 Logic Functioning bit
 (45 2)  (591 178)  (591 178)  LC_1 Logic Functioning bit
 (46 2)  (592 178)  (592 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (560 179)  (560 179)  routing T_11_11.sp4_h_r_4 <X> T_11_11.lc_trk_g0_4
 (15 3)  (561 179)  (561 179)  routing T_11_11.sp4_h_r_4 <X> T_11_11.lc_trk_g0_4
 (16 3)  (562 179)  (562 179)  routing T_11_11.sp4_h_r_4 <X> T_11_11.lc_trk_g0_4
 (17 3)  (563 179)  (563 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (28 3)  (574 179)  (574 179)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 179)  (575 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 179)  (578 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (581 179)  (581 179)  routing T_11_11.lc_trk_g0_7 <X> T_11_11.input_2_1
 (36 3)  (582 179)  (582 179)  LC_1 Logic Functioning bit
 (38 3)  (584 179)  (584 179)  LC_1 Logic Functioning bit
 (39 3)  (585 179)  (585 179)  LC_1 Logic Functioning bit
 (41 3)  (587 179)  (587 179)  LC_1 Logic Functioning bit
 (43 3)  (589 179)  (589 179)  LC_1 Logic Functioning bit
 (44 3)  (590 179)  (590 179)  LC_1 Logic Functioning bit
 (16 5)  (562 181)  (562 181)  routing T_11_11.sp12_h_r_8 <X> T_11_11.lc_trk_g1_0
 (17 5)  (563 181)  (563 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (14 8)  (560 184)  (560 184)  routing T_11_11.wire_logic_cluster/lc_0/out <X> T_11_11.lc_trk_g2_0
 (17 9)  (563 185)  (563 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (17 10)  (563 186)  (563 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (564 187)  (564 187)  routing T_11_11.sp4_r_v_b_37 <X> T_11_11.lc_trk_g2_5
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 188)  (564 188)  routing T_11_11.wire_logic_cluster/lc_1/out <X> T_11_11.lc_trk_g3_1
 (14 13)  (560 189)  (560 189)  routing T_11_11.sp12_v_b_16 <X> T_11_11.lc_trk_g3_0
 (16 13)  (562 189)  (562 189)  routing T_11_11.sp12_v_b_16 <X> T_11_11.lc_trk_g3_0
 (17 13)  (563 189)  (563 189)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (546 190)  (546 190)  routing T_11_11.glb_netwk_4 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_11

 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 2)  (601 178)  (601 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (622 178)  (622 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 178)  (624 178)  routing T_12_11.top_op_7 <X> T_12_11.lc_trk_g0_7
 (21 3)  (621 179)  (621 179)  routing T_12_11.top_op_7 <X> T_12_11.lc_trk_g0_7
 (17 6)  (617 182)  (617 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 182)  (618 182)  routing T_12_11.wire_logic_cluster/lc_5/out <X> T_12_11.lc_trk_g1_5
 (26 8)  (626 184)  (626 184)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (26 9)  (626 185)  (626 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 185)  (627 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 185)  (628 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 185)  (630 185)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 185)  (631 185)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (635 185)  (635 185)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.input_2_4
 (31 10)  (631 186)  (631 186)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 186)  (634 186)  routing T_12_11.lc_trk_g1_5 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 186)  (636 186)  LC_5 Logic Functioning bit
 (37 10)  (637 186)  (637 186)  LC_5 Logic Functioning bit
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (39 10)  (639 186)  (639 186)  LC_5 Logic Functioning bit
 (42 10)  (642 186)  (642 186)  LC_5 Logic Functioning bit
 (43 10)  (643 186)  (643 186)  LC_5 Logic Functioning bit
 (45 10)  (645 186)  (645 186)  LC_5 Logic Functioning bit
 (50 10)  (650 186)  (650 186)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 187)  (624 187)  routing T_12_11.tnr_op_6 <X> T_12_11.lc_trk_g2_6
 (36 11)  (636 187)  (636 187)  LC_5 Logic Functioning bit
 (37 11)  (637 187)  (637 187)  LC_5 Logic Functioning bit
 (38 11)  (638 187)  (638 187)  LC_5 Logic Functioning bit
 (39 11)  (639 187)  (639 187)  LC_5 Logic Functioning bit
 (42 11)  (642 187)  (642 187)  LC_5 Logic Functioning bit
 (43 11)  (643 187)  (643 187)  LC_5 Logic Functioning bit
 (46 11)  (646 187)  (646 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (651 187)  (651 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (653 187)  (653 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (615 188)  (615 188)  routing T_12_11.tnr_op_1 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 189)  (623 189)  routing T_12_11.sp4_h_l_15 <X> T_12_11.lc_trk_g3_2
 (24 13)  (624 189)  (624 189)  routing T_12_11.sp4_h_l_15 <X> T_12_11.lc_trk_g3_2
 (25 13)  (625 189)  (625 189)  routing T_12_11.sp4_h_l_15 <X> T_12_11.lc_trk_g3_2
 (0 14)  (600 190)  (600 190)  routing T_12_11.glb_netwk_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 190)  (601 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 190)  (621 190)  routing T_12_11.sp4_h_l_34 <X> T_12_11.lc_trk_g3_7
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 190)  (623 190)  routing T_12_11.sp4_h_l_34 <X> T_12_11.lc_trk_g3_7
 (24 14)  (624 190)  (624 190)  routing T_12_11.sp4_h_l_34 <X> T_12_11.lc_trk_g3_7
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 190)  (628 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 190)  (631 190)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 190)  (633 190)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (37 14)  (637 190)  (637 190)  LC_7 Logic Functioning bit
 (38 14)  (638 190)  (638 190)  LC_7 Logic Functioning bit
 (39 14)  (639 190)  (639 190)  LC_7 Logic Functioning bit
 (41 14)  (641 190)  (641 190)  LC_7 Logic Functioning bit
 (43 14)  (643 190)  (643 190)  LC_7 Logic Functioning bit
 (21 15)  (621 191)  (621 191)  routing T_12_11.sp4_h_l_34 <X> T_12_11.lc_trk_g3_7
 (31 15)  (631 191)  (631 191)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 191)  (636 191)  LC_7 Logic Functioning bit
 (37 15)  (637 191)  (637 191)  LC_7 Logic Functioning bit
 (38 15)  (638 191)  (638 191)  LC_7 Logic Functioning bit
 (39 15)  (639 191)  (639 191)  LC_7 Logic Functioning bit
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit
 (53 15)  (653 191)  (653 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_11

 (21 0)  (675 176)  (675 176)  routing T_13_11.wire_logic_cluster/lc_3/out <X> T_13_11.lc_trk_g0_3
 (22 0)  (676 176)  (676 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 176)  (684 176)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (38 0)  (692 176)  (692 176)  LC_0 Logic Functioning bit
 (53 0)  (707 176)  (707 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (31 1)  (685 177)  (685 177)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (38 1)  (692 177)  (692 177)  LC_0 Logic Functioning bit
 (11 2)  (665 178)  (665 178)  routing T_13_11.sp4_h_l_44 <X> T_13_11.sp4_v_t_39
 (17 2)  (671 178)  (671 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (675 178)  (675 178)  routing T_13_11.sp4_h_l_10 <X> T_13_11.lc_trk_g0_7
 (22 2)  (676 178)  (676 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 178)  (677 178)  routing T_13_11.sp4_h_l_10 <X> T_13_11.lc_trk_g0_7
 (24 2)  (678 178)  (678 178)  routing T_13_11.sp4_h_l_10 <X> T_13_11.lc_trk_g0_7
 (26 2)  (680 178)  (680 178)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 178)  (688 178)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (37 2)  (691 178)  (691 178)  LC_1 Logic Functioning bit
 (38 2)  (692 178)  (692 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (40 2)  (694 178)  (694 178)  LC_1 Logic Functioning bit
 (42 2)  (696 178)  (696 178)  LC_1 Logic Functioning bit
 (18 3)  (672 179)  (672 179)  routing T_13_11.sp4_r_v_b_29 <X> T_13_11.lc_trk_g0_5
 (21 3)  (675 179)  (675 179)  routing T_13_11.sp4_h_l_10 <X> T_13_11.lc_trk_g0_7
 (27 3)  (681 179)  (681 179)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 179)  (683 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 179)  (690 179)  LC_1 Logic Functioning bit
 (38 3)  (692 179)  (692 179)  LC_1 Logic Functioning bit
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (43 3)  (697 179)  (697 179)  LC_1 Logic Functioning bit
 (15 4)  (669 180)  (669 180)  routing T_13_11.top_op_1 <X> T_13_11.lc_trk_g1_1
 (17 4)  (671 180)  (671 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 180)  (685 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 180)  (687 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 180)  (688 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (37 4)  (691 180)  (691 180)  LC_2 Logic Functioning bit
 (38 4)  (692 180)  (692 180)  LC_2 Logic Functioning bit
 (42 4)  (696 180)  (696 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (50 4)  (704 180)  (704 180)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (668 181)  (668 181)  routing T_13_11.top_op_0 <X> T_13_11.lc_trk_g1_0
 (15 5)  (669 181)  (669 181)  routing T_13_11.top_op_0 <X> T_13_11.lc_trk_g1_0
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (672 181)  (672 181)  routing T_13_11.top_op_1 <X> T_13_11.lc_trk_g1_1
 (27 5)  (681 181)  (681 181)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 181)  (682 181)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 181)  (685 181)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 181)  (690 181)  LC_2 Logic Functioning bit
 (37 5)  (691 181)  (691 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (43 5)  (697 181)  (697 181)  LC_2 Logic Functioning bit
 (4 6)  (658 182)  (658 182)  routing T_13_11.sp4_h_r_3 <X> T_13_11.sp4_v_t_38
 (14 6)  (668 182)  (668 182)  routing T_13_11.sp4_v_t_1 <X> T_13_11.lc_trk_g1_4
 (26 6)  (680 182)  (680 182)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 182)  (687 182)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 182)  (688 182)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (38 6)  (692 182)  (692 182)  LC_3 Logic Functioning bit
 (5 7)  (659 183)  (659 183)  routing T_13_11.sp4_h_r_3 <X> T_13_11.sp4_v_t_38
 (14 7)  (668 183)  (668 183)  routing T_13_11.sp4_v_t_1 <X> T_13_11.lc_trk_g1_4
 (16 7)  (670 183)  (670 183)  routing T_13_11.sp4_v_t_1 <X> T_13_11.lc_trk_g1_4
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (680 183)  (680 183)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (25 8)  (679 184)  (679 184)  routing T_13_11.rgt_op_2 <X> T_13_11.lc_trk_g2_2
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 184)  (688 184)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (14 9)  (668 185)  (668 185)  routing T_13_11.sp4_r_v_b_32 <X> T_13_11.lc_trk_g2_0
 (17 9)  (671 185)  (671 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 185)  (678 185)  routing T_13_11.rgt_op_2 <X> T_13_11.lc_trk_g2_2
 (28 9)  (682 185)  (682 185)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 185)  (684 185)  routing T_13_11.lc_trk_g2_7 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (37 9)  (691 185)  (691 185)  LC_4 Logic Functioning bit
 (39 9)  (693 185)  (693 185)  LC_4 Logic Functioning bit
 (15 10)  (669 186)  (669 186)  routing T_13_11.sp4_v_t_32 <X> T_13_11.lc_trk_g2_5
 (16 10)  (670 186)  (670 186)  routing T_13_11.sp4_v_t_32 <X> T_13_11.lc_trk_g2_5
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (676 186)  (676 186)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 186)  (678 186)  routing T_13_11.tnl_op_7 <X> T_13_11.lc_trk_g2_7
 (26 10)  (680 186)  (680 186)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 186)  (687 186)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 186)  (690 186)  LC_5 Logic Functioning bit
 (38 10)  (692 186)  (692 186)  LC_5 Logic Functioning bit
 (43 10)  (697 186)  (697 186)  LC_5 Logic Functioning bit
 (50 10)  (704 186)  (704 186)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (662 187)  (662 187)  routing T_13_11.sp4_h_r_7 <X> T_13_11.sp4_v_t_42
 (9 11)  (663 187)  (663 187)  routing T_13_11.sp4_h_r_7 <X> T_13_11.sp4_v_t_42
 (21 11)  (675 187)  (675 187)  routing T_13_11.tnl_op_7 <X> T_13_11.lc_trk_g2_7
 (22 11)  (676 187)  (676 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 187)  (677 187)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g2_6
 (24 11)  (678 187)  (678 187)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g2_6
 (26 11)  (680 187)  (680 187)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 187)  (683 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 187)  (685 187)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (15 12)  (669 188)  (669 188)  routing T_13_11.rgt_op_1 <X> T_13_11.lc_trk_g3_1
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 188)  (672 188)  routing T_13_11.rgt_op_1 <X> T_13_11.lc_trk_g3_1
 (26 12)  (680 188)  (680 188)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 188)  (684 188)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (37 12)  (691 188)  (691 188)  LC_6 Logic Functioning bit
 (38 12)  (692 188)  (692 188)  LC_6 Logic Functioning bit
 (42 12)  (696 188)  (696 188)  LC_6 Logic Functioning bit
 (43 12)  (697 188)  (697 188)  LC_6 Logic Functioning bit
 (46 12)  (700 188)  (700 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (704 188)  (704 188)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (658 189)  (658 189)  routing T_13_11.sp4_v_t_41 <X> T_13_11.sp4_h_r_9
 (14 13)  (668 189)  (668 189)  routing T_13_11.sp4_r_v_b_40 <X> T_13_11.lc_trk_g3_0
 (17 13)  (671 189)  (671 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (680 189)  (680 189)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 189)  (682 189)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 189)  (683 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 189)  (685 189)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 189)  (690 189)  LC_6 Logic Functioning bit
 (37 13)  (691 189)  (691 189)  LC_6 Logic Functioning bit
 (42 13)  (696 189)  (696 189)  LC_6 Logic Functioning bit
 (43 13)  (697 189)  (697 189)  LC_6 Logic Functioning bit
 (9 14)  (663 190)  (663 190)  routing T_13_11.sp4_h_r_7 <X> T_13_11.sp4_h_l_47
 (10 14)  (664 190)  (664 190)  routing T_13_11.sp4_h_r_7 <X> T_13_11.sp4_h_l_47
 (22 15)  (676 191)  (676 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (677 191)  (677 191)  routing T_13_11.sp12_v_t_21 <X> T_13_11.lc_trk_g3_6
 (25 15)  (679 191)  (679 191)  routing T_13_11.sp12_v_t_21 <X> T_13_11.lc_trk_g3_6


LogicTile_14_11

 (21 0)  (729 176)  (729 176)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g0_3
 (22 0)  (730 176)  (730 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 176)  (732 176)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g0_3
 (12 2)  (720 178)  (720 178)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_l_39
 (14 2)  (722 178)  (722 178)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g0_4
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 178)  (742 178)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (38 2)  (746 178)  (746 178)  LC_1 Logic Functioning bit
 (46 2)  (754 178)  (754 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (11 3)  (719 179)  (719 179)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_l_39
 (13 3)  (721 179)  (721 179)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_l_39
 (14 3)  (722 179)  (722 179)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g0_4
 (15 3)  (723 179)  (723 179)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g0_4
 (16 3)  (724 179)  (724 179)  routing T_14_11.sp4_h_l_9 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (30 3)  (738 179)  (738 179)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (15 4)  (723 180)  (723 180)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.top_op_3 <X> T_14_11.lc_trk_g1_3
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 180)  (736 180)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 180)  (741 180)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (50 4)  (758 180)  (758 180)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (726 181)  (726 181)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g1_1
 (21 5)  (729 181)  (729 181)  routing T_14_11.top_op_3 <X> T_14_11.lc_trk_g1_3
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (25 6)  (733 182)  (733 182)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g1_6
 (26 6)  (734 182)  (734 182)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (41 6)  (749 182)  (749 182)  LC_3 Logic Functioning bit
 (43 6)  (751 182)  (751 182)  LC_3 Logic Functioning bit
 (22 7)  (730 183)  (730 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 183)  (732 183)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g1_6
 (28 7)  (736 183)  (736 183)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (53 7)  (761 183)  (761 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (1 8)  (709 184)  (709 184)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (22 8)  (730 184)  (730 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 184)  (731 184)  routing T_14_11.sp4_v_t_30 <X> T_14_11.lc_trk_g2_3
 (24 8)  (732 184)  (732 184)  routing T_14_11.sp4_v_t_30 <X> T_14_11.lc_trk_g2_3
 (26 8)  (734 184)  (734 184)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 184)  (741 184)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (1 9)  (709 185)  (709 185)  routing T_14_11.glb_netwk_4 <X> T_14_11.glb2local_1
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 185)  (738 185)  routing T_14_11.lc_trk_g0_3 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 185)  (739 185)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (41 9)  (749 185)  (749 185)  LC_4 Logic Functioning bit
 (43 9)  (751 185)  (751 185)  LC_4 Logic Functioning bit
 (53 9)  (761 185)  (761 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (725 186)  (725 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (19 10)  (727 186)  (727 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (8 11)  (716 187)  (716 187)  routing T_14_11.sp4_h_l_42 <X> T_14_11.sp4_v_t_42
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (38 12)  (746 188)  (746 188)  LC_6 Logic Functioning bit
 (39 12)  (747 188)  (747 188)  LC_6 Logic Functioning bit
 (41 12)  (749 188)  (749 188)  LC_6 Logic Functioning bit
 (43 12)  (751 188)  (751 188)  LC_6 Logic Functioning bit
 (15 13)  (723 189)  (723 189)  routing T_14_11.tnr_op_0 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (31 13)  (739 189)  (739 189)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 189)  (744 189)  LC_6 Logic Functioning bit
 (37 13)  (745 189)  (745 189)  LC_6 Logic Functioning bit
 (38 13)  (746 189)  (746 189)  LC_6 Logic Functioning bit
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (41 13)  (749 189)  (749 189)  LC_6 Logic Functioning bit
 (43 13)  (751 189)  (751 189)  LC_6 Logic Functioning bit
 (48 13)  (756 189)  (756 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_16_11

 (36 6)  (852 182)  (852 182)  LC_3 Logic Functioning bit
 (37 6)  (853 182)  (853 182)  LC_3 Logic Functioning bit
 (38 6)  (854 182)  (854 182)  LC_3 Logic Functioning bit
 (39 6)  (855 182)  (855 182)  LC_3 Logic Functioning bit
 (40 6)  (856 182)  (856 182)  LC_3 Logic Functioning bit
 (41 6)  (857 182)  (857 182)  LC_3 Logic Functioning bit
 (42 6)  (858 182)  (858 182)  LC_3 Logic Functioning bit
 (43 6)  (859 182)  (859 182)  LC_3 Logic Functioning bit
 (36 7)  (852 183)  (852 183)  LC_3 Logic Functioning bit
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (38 7)  (854 183)  (854 183)  LC_3 Logic Functioning bit
 (39 7)  (855 183)  (855 183)  LC_3 Logic Functioning bit
 (40 7)  (856 183)  (856 183)  LC_3 Logic Functioning bit
 (41 7)  (857 183)  (857 183)  LC_3 Logic Functioning bit
 (42 7)  (858 183)  (858 183)  LC_3 Logic Functioning bit
 (43 7)  (859 183)  (859 183)  LC_3 Logic Functioning bit
 (46 7)  (862 183)  (862 183)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (863 183)  (863 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (2 8)  (818 184)  (818 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 10)  (827 186)  (827 186)  routing T_16_11.sp4_v_b_0 <X> T_16_11.sp4_v_t_45
 (13 10)  (829 186)  (829 186)  routing T_16_11.sp4_v_b_0 <X> T_16_11.sp4_v_t_45


LogicTile_17_11

 (3 12)  (877 188)  (877 188)  routing T_17_11.sp12_v_t_22 <X> T_17_11.sp12_h_r_1


LogicTile_18_11

 (19 13)  (947 189)  (947 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_11

 (11 2)  (993 178)  (993 178)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_t_39


LogicTile_20_11

 (4 0)  (1040 176)  (1040 176)  routing T_20_11.sp4_h_l_43 <X> T_20_11.sp4_v_b_0
 (6 0)  (1042 176)  (1042 176)  routing T_20_11.sp4_h_l_43 <X> T_20_11.sp4_v_b_0
 (5 1)  (1041 177)  (1041 177)  routing T_20_11.sp4_h_l_43 <X> T_20_11.sp4_v_b_0
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 178)  (1062 178)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (36 2)  (1072 178)  (1072 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (41 2)  (1077 178)  (1077 178)  LC_1 Logic Functioning bit
 (43 2)  (1079 178)  (1079 178)  LC_1 Logic Functioning bit
 (45 2)  (1081 178)  (1081 178)  LC_1 Logic Functioning bit
 (26 3)  (1062 179)  (1062 179)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 179)  (1063 179)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 179)  (1064 179)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 179)  (1065 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 179)  (1073 179)  LC_1 Logic Functioning bit
 (39 3)  (1075 179)  (1075 179)  LC_1 Logic Functioning bit
 (40 3)  (1076 179)  (1076 179)  LC_1 Logic Functioning bit
 (42 3)  (1078 179)  (1078 179)  LC_1 Logic Functioning bit
 (44 3)  (1080 179)  (1080 179)  LC_1 Logic Functioning bit
 (46 3)  (1082 179)  (1082 179)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (19 4)  (1055 180)  (1055 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1058 191)  (1058 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 191)  (1061 191)  routing T_20_11.sp4_r_v_b_46 <X> T_20_11.lc_trk_g3_6


LogicTile_21_11

 (8 3)  (1098 179)  (1098 179)  routing T_21_11.sp4_h_l_36 <X> T_21_11.sp4_v_t_36


LogicTile_24_11

 (8 12)  (1260 188)  (1260 188)  routing T_24_11.sp4_h_l_39 <X> T_24_11.sp4_h_r_10
 (10 12)  (1262 188)  (1262 188)  routing T_24_11.sp4_h_l_39 <X> T_24_11.sp4_h_r_10


LogicTile_28_11

 (8 5)  (1464 181)  (1464 181)  routing T_28_11.sp4_h_l_47 <X> T_28_11.sp4_v_b_4
 (9 5)  (1465 181)  (1465 181)  routing T_28_11.sp4_h_l_47 <X> T_28_11.sp4_v_b_4
 (10 5)  (1466 181)  (1466 181)  routing T_28_11.sp4_h_l_47 <X> T_28_11.sp4_v_b_4


LogicTile_29_11

 (3 9)  (1513 185)  (1513 185)  routing T_29_11.sp12_h_l_22 <X> T_29_11.sp12_v_b_1


LogicTile_30_11

 (3 2)  (1567 178)  (1567 178)  routing T_30_11.sp12_v_t_23 <X> T_30_11.sp12_h_l_23


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (14 13)  (1740 189)  (1740 189)  routing T_33_11.span4_vert_t_15 <X> T_33_11.span4_vert_b_3


IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_5_10

 (3 14)  (237 174)  (237 174)  routing T_5_10.sp12_h_r_1 <X> T_5_10.sp12_v_t_22
 (3 15)  (237 175)  (237 175)  routing T_5_10.sp12_h_r_1 <X> T_5_10.sp12_v_t_22


LogicTile_12_10

 (15 8)  (615 168)  (615 168)  routing T_12_10.sp4_v_t_28 <X> T_12_10.lc_trk_g2_1
 (16 8)  (616 168)  (616 168)  routing T_12_10.sp4_v_t_28 <X> T_12_10.lc_trk_g2_1
 (17 8)  (617 168)  (617 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (14 10)  (614 170)  (614 170)  routing T_12_10.sp4_v_b_36 <X> T_12_10.lc_trk_g2_4
 (14 11)  (614 171)  (614 171)  routing T_12_10.sp4_v_b_36 <X> T_12_10.lc_trk_g2_4
 (16 11)  (616 171)  (616 171)  routing T_12_10.sp4_v_b_36 <X> T_12_10.lc_trk_g2_4
 (17 11)  (617 171)  (617 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 12)  (626 172)  (626 172)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (32 12)  (632 172)  (632 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 172)  (633 172)  routing T_12_10.lc_trk_g2_1 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 172)  (640 172)  LC_6 Logic Functioning bit
 (42 12)  (642 172)  (642 172)  LC_6 Logic Functioning bit
 (52 12)  (652 172)  (652 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (628 173)  (628 173)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 173)  (629 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (41 13)  (641 173)  (641 173)  LC_6 Logic Functioning bit
 (43 13)  (643 173)  (643 173)  LC_6 Logic Functioning bit


LogicTile_13_10

 (9 7)  (663 167)  (663 167)  routing T_13_10.sp4_v_b_4 <X> T_13_10.sp4_v_t_41


LogicTile_14_10

 (0 2)  (708 162)  (708 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (1 2)  (709 162)  (709 162)  routing T_14_10.glb_netwk_6 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 7)  (722 167)  (722 167)  routing T_14_10.top_op_4 <X> T_14_10.lc_trk_g1_4
 (15 7)  (723 167)  (723 167)  routing T_14_10.top_op_4 <X> T_14_10.lc_trk_g1_4
 (17 7)  (725 167)  (725 167)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 9)  (730 169)  (730 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 169)  (732 169)  routing T_14_10.tnl_op_2 <X> T_14_10.lc_trk_g2_2
 (25 9)  (733 169)  (733 169)  routing T_14_10.tnl_op_2 <X> T_14_10.lc_trk_g2_2
 (15 10)  (723 170)  (723 170)  routing T_14_10.tnl_op_5 <X> T_14_10.lc_trk_g2_5
 (17 10)  (725 170)  (725 170)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (734 170)  (734 170)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 170)  (735 170)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 170)  (736 170)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 170)  (737 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 170)  (738 170)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 170)  (740 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 170)  (741 170)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 170)  (743 170)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.input_2_5
 (41 10)  (749 170)  (749 170)  LC_5 Logic Functioning bit
 (42 10)  (750 170)  (750 170)  LC_5 Logic Functioning bit
 (43 10)  (751 170)  (751 170)  LC_5 Logic Functioning bit
 (45 10)  (753 170)  (753 170)  LC_5 Logic Functioning bit
 (48 10)  (756 170)  (756 170)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (726 171)  (726 171)  routing T_14_10.tnl_op_5 <X> T_14_10.lc_trk_g2_5
 (28 11)  (736 171)  (736 171)  routing T_14_10.lc_trk_g2_5 <X> T_14_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 171)  (737 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 171)  (739 171)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 171)  (740 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (742 171)  (742 171)  routing T_14_10.lc_trk_g1_4 <X> T_14_10.input_2_5
 (38 11)  (746 171)  (746 171)  LC_5 Logic Functioning bit
 (40 11)  (748 171)  (748 171)  LC_5 Logic Functioning bit
 (41 11)  (749 171)  (749 171)  LC_5 Logic Functioning bit
 (42 11)  (750 171)  (750 171)  LC_5 Logic Functioning bit
 (43 11)  (751 171)  (751 171)  LC_5 Logic Functioning bit
 (0 14)  (708 174)  (708 174)  routing T_14_10.glb_netwk_4 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 174)  (709 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 174)  (725 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 174)  (726 174)  routing T_14_10.wire_logic_cluster/lc_5/out <X> T_14_10.lc_trk_g3_5


LogicTile_15_10

 (3 12)  (765 172)  (765 172)  routing T_15_10.sp12_v_t_22 <X> T_15_10.sp12_h_r_1


LogicTile_17_10

 (5 0)  (879 160)  (879 160)  routing T_17_10.sp4_v_t_37 <X> T_17_10.sp4_h_r_0
 (13 2)  (887 162)  (887 162)  routing T_17_10.sp4_v_b_2 <X> T_17_10.sp4_v_t_39


LogicTile_18_10

 (10 4)  (938 164)  (938 164)  routing T_18_10.sp4_v_t_46 <X> T_18_10.sp4_h_r_4


LogicTile_19_10

 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (1 2)  (983 162)  (983 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (1014 164)  (1014 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 164)  (1015 164)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 164)  (1016 164)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 164)  (1018 164)  LC_2 Logic Functioning bit
 (37 4)  (1019 164)  (1019 164)  LC_2 Logic Functioning bit
 (38 4)  (1020 164)  (1020 164)  LC_2 Logic Functioning bit
 (39 4)  (1021 164)  (1021 164)  LC_2 Logic Functioning bit
 (45 4)  (1027 164)  (1027 164)  LC_2 Logic Functioning bit
 (52 4)  (1034 164)  (1034 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (36 5)  (1018 165)  (1018 165)  LC_2 Logic Functioning bit
 (37 5)  (1019 165)  (1019 165)  LC_2 Logic Functioning bit
 (38 5)  (1020 165)  (1020 165)  LC_2 Logic Functioning bit
 (39 5)  (1021 165)  (1021 165)  LC_2 Logic Functioning bit
 (44 5)  (1026 165)  (1026 165)  LC_2 Logic Functioning bit
 (14 13)  (996 173)  (996 173)  routing T_19_10.sp4_h_r_24 <X> T_19_10.lc_trk_g3_0
 (15 13)  (997 173)  (997 173)  routing T_19_10.sp4_h_r_24 <X> T_19_10.lc_trk_g3_0
 (16 13)  (998 173)  (998 173)  routing T_19_10.sp4_h_r_24 <X> T_19_10.lc_trk_g3_0
 (17 13)  (999 173)  (999 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (982 174)  (982 174)  routing T_19_10.glb_netwk_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_10

 (0 2)  (1036 162)  (1036 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 162)  (1037 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (1067 164)  (1067 164)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 164)  (1068 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 164)  (1069 164)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 164)  (1070 164)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 164)  (1072 164)  LC_2 Logic Functioning bit
 (37 4)  (1073 164)  (1073 164)  LC_2 Logic Functioning bit
 (38 4)  (1074 164)  (1074 164)  LC_2 Logic Functioning bit
 (39 4)  (1075 164)  (1075 164)  LC_2 Logic Functioning bit
 (45 4)  (1081 164)  (1081 164)  LC_2 Logic Functioning bit
 (53 4)  (1089 164)  (1089 164)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (36 5)  (1072 165)  (1072 165)  LC_2 Logic Functioning bit
 (37 5)  (1073 165)  (1073 165)  LC_2 Logic Functioning bit
 (38 5)  (1074 165)  (1074 165)  LC_2 Logic Functioning bit
 (39 5)  (1075 165)  (1075 165)  LC_2 Logic Functioning bit
 (44 5)  (1080 165)  (1080 165)  LC_2 Logic Functioning bit
 (16 8)  (1052 168)  (1052 168)  routing T_20_10.sp12_v_t_6 <X> T_20_10.lc_trk_g2_1
 (17 8)  (1053 168)  (1053 168)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (32 12)  (1068 172)  (1068 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 172)  (1069 172)  routing T_20_10.lc_trk_g2_1 <X> T_20_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 172)  (1072 172)  LC_6 Logic Functioning bit
 (37 12)  (1073 172)  (1073 172)  LC_6 Logic Functioning bit
 (38 12)  (1074 172)  (1074 172)  LC_6 Logic Functioning bit
 (39 12)  (1075 172)  (1075 172)  LC_6 Logic Functioning bit
 (45 12)  (1081 172)  (1081 172)  LC_6 Logic Functioning bit
 (36 13)  (1072 173)  (1072 173)  LC_6 Logic Functioning bit
 (37 13)  (1073 173)  (1073 173)  LC_6 Logic Functioning bit
 (38 13)  (1074 173)  (1074 173)  LC_6 Logic Functioning bit
 (39 13)  (1075 173)  (1075 173)  LC_6 Logic Functioning bit
 (44 13)  (1080 173)  (1080 173)  LC_6 Logic Functioning bit
 (48 13)  (1084 173)  (1084 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1036 174)  (1036 174)  routing T_20_10.glb_netwk_4 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 174)  (1037 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (1050 175)  (1050 175)  routing T_20_10.sp4_h_l_17 <X> T_20_10.lc_trk_g3_4
 (15 15)  (1051 175)  (1051 175)  routing T_20_10.sp4_h_l_17 <X> T_20_10.lc_trk_g3_4
 (16 15)  (1052 175)  (1052 175)  routing T_20_10.sp4_h_l_17 <X> T_20_10.lc_trk_g3_4
 (17 15)  (1053 175)  (1053 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_26_10

 (2 14)  (1350 174)  (1350 174)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_10

 (8 13)  (1518 173)  (1518 173)  routing T_29_10.sp4_h_l_47 <X> T_29_10.sp4_v_b_10
 (9 13)  (1519 173)  (1519 173)  routing T_29_10.sp4_h_l_47 <X> T_29_10.sp4_v_b_10


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 166)  (1731 166)  routing T_33_10.span4_vert_b_7 <X> T_33_10.lc_trk_g0_7
 (7 6)  (1733 166)  (1733 166)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 167)  (1734 167)  routing T_33_10.span4_vert_b_7 <X> T_33_10.lc_trk_g0_7
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9

 (7 13)  (349 157)  (349 157)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (4 2)  (550 146)  (550 146)  routing T_11_9.sp4_v_b_4 <X> T_11_9.sp4_v_t_37
 (6 2)  (552 146)  (552 146)  routing T_11_9.sp4_v_b_4 <X> T_11_9.sp4_v_t_37
 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9



LogicTile_17_9

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 8)  (1043 152)  (1043 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 8)  (1097 152)  (1097 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1097 158)  (1097 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_22_9

 (7 8)  (1151 152)  (1151 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3

 (4 12)  (1148 156)  (1148 156)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_v_b_9
 (6 12)  (1150 156)  (1150 156)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_v_b_9
 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1151 158)  (1151 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (7 15)  (349 143)  (349 143)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (13 14)  (559 142)  (559 142)  routing T_11_8.sp4_v_b_11 <X> T_11_8.sp4_v_t_46


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (13 8)  (775 136)  (775 136)  routing T_15_8.sp4_v_t_45 <X> T_15_8.sp4_v_b_8


LogicTile_16_8



LogicTile_17_8

 (8 1)  (882 129)  (882 129)  routing T_17_8.sp4_v_t_47 <X> T_17_8.sp4_v_b_1
 (10 1)  (884 129)  (884 129)  routing T_17_8.sp4_v_t_47 <X> T_17_8.sp4_v_b_1
 (3 12)  (877 140)  (877 140)  routing T_17_8.sp12_v_t_22 <X> T_17_8.sp12_h_r_1


LogicTile_18_8



LogicTile_19_8

 (3 4)  (985 132)  (985 132)  routing T_19_8.sp12_v_t_23 <X> T_19_8.sp12_h_r_0


LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (9 1)  (1261 129)  (1261 129)  routing T_24_8.sp4_v_t_40 <X> T_24_8.sp4_v_b_1
 (10 1)  (1262 129)  (1262 129)  routing T_24_8.sp4_v_t_40 <X> T_24_8.sp4_v_b_1


RAM_Tile_25_8



LogicTile_26_8

 (2 10)  (1350 138)  (1350 138)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (11 0)  (1521 128)  (1521 128)  routing T_29_8.sp4_h_l_45 <X> T_29_8.sp4_v_b_2
 (13 0)  (1523 128)  (1523 128)  routing T_29_8.sp4_h_l_45 <X> T_29_8.sp4_v_b_2
 (12 1)  (1522 129)  (1522 129)  routing T_29_8.sp4_h_l_45 <X> T_29_8.sp4_v_b_2


LogicTile_30_8

 (19 4)  (1583 132)  (1583 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_31_8

 (3 1)  (1621 129)  (1621 129)  routing T_31_8.sp12_h_l_23 <X> T_31_8.sp12_v_b_0


LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 131)  (1740 131)  routing T_33_8.span4_vert_t_13 <X> T_33_8.span4_vert_b_1
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (11 0)  (191 112)  (191 112)  routing T_4_7.sp4_h_r_9 <X> T_4_7.sp4_v_b_2


LogicTile_7_7

 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (342 118)  (342 118)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0
 (1 6)  (343 118)  (343 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (343 119)  (343 119)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0
 (26 12)  (368 124)  (368 124)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (37 12)  (379 124)  (379 124)  LC_6 Logic Functioning bit
 (39 12)  (381 124)  (381 124)  LC_6 Logic Functioning bit
 (40 12)  (382 124)  (382 124)  LC_6 Logic Functioning bit
 (42 12)  (384 124)  (384 124)  LC_6 Logic Functioning bit
 (29 13)  (371 125)  (371 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (378 125)  (378 125)  LC_6 Logic Functioning bit
 (38 13)  (380 125)  (380 125)  LC_6 Logic Functioning bit
 (41 13)  (383 125)  (383 125)  LC_6 Logic Functioning bit
 (43 13)  (385 125)  (385 125)  LC_6 Logic Functioning bit
 (47 13)  (389 125)  (389 125)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44


LogicTile_10_7

 (9 9)  (501 121)  (501 121)  routing T_10_7.sp4_v_t_42 <X> T_10_7.sp4_v_b_7


LogicTile_16_7

 (4 2)  (820 114)  (820 114)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_v_t_37
 (6 2)  (822 114)  (822 114)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_v_t_37


LogicTile_19_7

 (3 12)  (985 124)  (985 124)  routing T_19_7.sp12_v_t_22 <X> T_19_7.sp12_h_r_1


LogicTile_20_7

 (4 0)  (1040 112)  (1040 112)  routing T_20_7.sp4_v_t_37 <X> T_20_7.sp4_v_b_0
 (9 0)  (1045 112)  (1045 112)  routing T_20_7.sp4_v_t_36 <X> T_20_7.sp4_h_r_1


LogicTile_21_7

 (10 0)  (1100 112)  (1100 112)  routing T_21_7.sp4_v_t_45 <X> T_21_7.sp4_h_r_1


LogicTile_24_7

 (8 1)  (1260 113)  (1260 113)  routing T_24_7.sp4_h_l_36 <X> T_24_7.sp4_v_b_1
 (9 1)  (1261 113)  (1261 113)  routing T_24_7.sp4_h_l_36 <X> T_24_7.sp4_v_b_1


RAM_Tile_25_7

 (8 1)  (1314 113)  (1314 113)  routing T_25_7.sp4_h_l_36 <X> T_25_7.sp4_v_b_1
 (9 1)  (1315 113)  (1315 113)  routing T_25_7.sp4_h_l_36 <X> T_25_7.sp4_v_b_1


LogicTile_26_7

 (2 6)  (1350 118)  (1350 118)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_28_7

 (9 5)  (1465 117)  (1465 117)  routing T_28_7.sp4_v_t_41 <X> T_28_7.sp4_v_b_4


LogicTile_29_7

 (19 7)  (1529 119)  (1529 119)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (6 9)  (1516 121)  (1516 121)  routing T_29_7.sp4_h_l_43 <X> T_29_7.sp4_h_r_6


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 125)  (1739 125)  routing T_33_7.span4_horz_43 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_10_6

 (2 12)  (494 108)  (494 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_6

 (10 7)  (664 103)  (664 103)  routing T_13_6.sp4_h_l_46 <X> T_13_6.sp4_v_t_41


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_6

 (19 11)  (835 107)  (835 107)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_17_6

 (11 2)  (885 98)  (885 98)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_39


LogicTile_29_6

 (9 12)  (1519 108)  (1519 108)  routing T_29_6.sp4_v_t_47 <X> T_29_6.sp4_h_r_10


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 102)  (1731 102)  routing T_33_6.span4_horz_47 <X> T_33_6.lc_trk_g0_7
 (6 6)  (1732 102)  (1732 102)  routing T_33_6.span4_horz_47 <X> T_33_6.lc_trk_g0_7
 (7 6)  (1733 102)  (1733 102)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 102)  (1734 102)  routing T_33_6.span4_horz_47 <X> T_33_6.lc_trk_g0_7
 (8 7)  (1734 103)  (1734 103)  routing T_33_6.span4_horz_47 <X> T_33_6.lc_trk_g0_7
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_7 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_7 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit
 (8 15)  (1734 111)  (1734 111)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g1_7


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0
 (2 12)  (398 92)  (398 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_5

 (10 7)  (556 87)  (556 87)  routing T_11_5.sp4_h_l_46 <X> T_11_5.sp4_v_t_41


LogicTile_13_5

 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_17_5

 (3 12)  (877 92)  (877 92)  routing T_17_5.sp12_v_t_22 <X> T_17_5.sp12_h_r_1


LogicTile_20_5

 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_l_23 <X> T_20_5.sp12_v_t_23


LogicTile_22_5

 (11 4)  (1155 84)  (1155 84)  routing T_22_5.sp4_v_t_44 <X> T_22_5.sp4_v_b_5
 (13 4)  (1157 84)  (1157 84)  routing T_22_5.sp4_v_t_44 <X> T_22_5.sp4_v_b_5


LogicTile_28_5

 (2 14)  (1458 94)  (1458 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_5

 (19 7)  (1529 87)  (1529 87)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_30_5

 (4 13)  (1568 93)  (1568 93)  routing T_30_5.sp4_v_t_41 <X> T_30_5.sp4_h_r_9


LogicTile_31_5

 (4 9)  (1622 89)  (1622 89)  routing T_31_5.sp4_h_l_47 <X> T_31_5.sp4_h_r_6
 (6 9)  (1624 89)  (1624 89)  routing T_31_5.sp4_h_l_47 <X> T_31_5.sp4_h_r_6


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (5 4)  (1731 84)  (1731 84)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 84)  (1734 84)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g0_5
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_1 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 8)  (1731 88)  (1731 88)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g1_1
 (6 8)  (1732 88)  (1732 88)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g1_1
 (7 8)  (1733 88)  (1733 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (1734 88)  (1734 88)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g1_1
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0
 (2 12)  (398 76)  (398 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_4

 (12 15)  (558 79)  (558 79)  routing T_11_4.sp4_h_l_46 <X> T_11_4.sp4_v_t_46


LogicTile_12_4

 (3 0)  (603 64)  (603 64)  routing T_12_4.sp12_v_t_23 <X> T_12_4.sp12_v_b_0


LogicTile_15_4

 (9 5)  (771 69)  (771 69)  routing T_15_4.sp4_v_t_45 <X> T_15_4.sp4_v_b_4
 (10 5)  (772 69)  (772 69)  routing T_15_4.sp4_v_t_45 <X> T_15_4.sp4_v_b_4


LogicTile_17_4

 (9 1)  (883 65)  (883 65)  routing T_17_4.sp4_v_t_36 <X> T_17_4.sp4_v_b_1


LogicTile_20_4

 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_l_23 <X> T_20_4.sp12_v_t_23


LogicTile_24_4

 (9 1)  (1261 65)  (1261 65)  routing T_24_4.sp4_v_t_36 <X> T_24_4.sp4_v_b_1


LogicTile_29_4

 (4 1)  (1514 65)  (1514 65)  routing T_29_4.sp4_v_t_42 <X> T_29_4.sp4_h_r_0
 (10 8)  (1520 72)  (1520 72)  routing T_29_4.sp4_v_t_39 <X> T_29_4.sp4_h_r_7


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 66)  (1730 66)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (4 3)  (1730 67)  (1730 67)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span4_horz_42 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_horz_37 <X> T_33_4.lc_trk_g0_5
 (6 4)  (1732 68)  (1732 68)  routing T_33_4.span4_horz_37 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_37 lc_trk_g0_5
 (8 4)  (1734 68)  (1734 68)  routing T_33_4.span4_horz_37 <X> T_33_4.lc_trk_g0_5
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (13 0)  (193 48)  (193 48)  routing T_4_3.sp4_v_t_39 <X> T_4_3.sp4_v_b_2


LogicTile_7_3

 (3 6)  (345 54)  (345 54)  routing T_7_3.sp12_v_b_0 <X> T_7_3.sp12_v_t_23


LogicTile_10_3

 (9 9)  (501 57)  (501 57)  routing T_10_3.sp4_v_t_42 <X> T_10_3.sp4_v_b_7


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 5)  (610 53)  (610 53)  routing T_12_3.sp4_h_r_11 <X> T_12_3.sp4_v_b_4


LogicTile_16_3

 (8 7)  (824 55)  (824 55)  routing T_16_3.sp4_v_b_1 <X> T_16_3.sp4_v_t_41
 (10 7)  (826 55)  (826 55)  routing T_16_3.sp4_v_b_1 <X> T_16_3.sp4_v_t_41
 (6 8)  (822 56)  (822 56)  routing T_16_3.sp4_h_r_1 <X> T_16_3.sp4_v_b_6
 (12 14)  (828 62)  (828 62)  routing T_16_3.sp4_v_t_46 <X> T_16_3.sp4_h_l_46
 (11 15)  (827 63)  (827 63)  routing T_16_3.sp4_v_t_46 <X> T_16_3.sp4_h_l_46


LogicTile_17_3

 (3 4)  (877 52)  (877 52)  routing T_17_3.sp12_v_t_23 <X> T_17_3.sp12_h_r_0
 (19 13)  (893 61)  (893 61)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_3

 (3 4)  (931 52)  (931 52)  routing T_18_3.sp12_v_t_23 <X> T_18_3.sp12_h_r_0


LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_37 <X> T_20_3.sp4_v_b_0
 (3 4)  (1039 52)  (1039 52)  routing T_20_3.sp12_v_t_23 <X> T_20_3.sp12_h_r_0


LogicTile_24_3

 (4 12)  (1256 60)  (1256 60)  routing T_24_3.sp4_v_t_36 <X> T_24_3.sp4_v_b_9
 (6 12)  (1258 60)  (1258 60)  routing T_24_3.sp4_v_t_36 <X> T_24_3.sp4_v_b_9


RAM_Tile_25_3

 (8 5)  (1314 53)  (1314 53)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_4
 (10 5)  (1316 53)  (1316 53)  routing T_25_3.sp4_v_t_36 <X> T_25_3.sp4_v_b_4


LogicTile_26_3

 (2 8)  (1350 56)  (1350 56)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_3

 (4 0)  (1460 48)  (1460 48)  routing T_28_3.sp4_v_t_41 <X> T_28_3.sp4_v_b_0
 (6 0)  (1462 48)  (1462 48)  routing T_28_3.sp4_v_t_41 <X> T_28_3.sp4_v_b_0


LogicTile_29_3

 (5 0)  (1515 48)  (1515 48)  routing T_29_3.sp4_h_l_44 <X> T_29_3.sp4_h_r_0
 (4 1)  (1514 49)  (1514 49)  routing T_29_3.sp4_h_l_44 <X> T_29_3.sp4_h_r_0


LogicTile_30_3

 (2 12)  (1566 60)  (1566 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 55)  (1739 55)  routing T_33_3.span4_horz_37 <X> T_33_3.span4_vert_b_2
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (4 14)  (1730 62)  (1730 62)  routing T_33_3.span4_horz_46 <X> T_33_3.lc_trk_g1_6
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit
 (4 15)  (1730 63)  (1730 63)  routing T_33_3.span4_horz_46 <X> T_33_3.lc_trk_g1_6
 (5 15)  (1731 63)  (1731 63)  routing T_33_3.span4_horz_46 <X> T_33_3.lc_trk_g1_6
 (6 15)  (1732 63)  (1732 63)  routing T_33_3.span4_horz_46 <X> T_33_3.lc_trk_g1_6
 (7 15)  (1733 63)  (1733 63)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_46 lc_trk_g1_6


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_29_2

 (4 1)  (1514 33)  (1514 33)  routing T_29_2.sp4_v_t_42 <X> T_29_2.sp4_h_r_0


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_6 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 38)  (1734 38)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g0_7
 (4 7)  (1730 39)  (1730 39)  routing T_33_2.span4_vert_b_6 <X> T_33_2.lc_trk_g0_6
 (5 7)  (1731 39)  (1731 39)  routing T_33_2.span4_vert_b_6 <X> T_33_2.lc_trk_g0_6
 (7 7)  (1733 39)  (1733 39)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (13 7)  (1739 39)  (1739 39)  routing T_33_2.span4_horz_37 <X> T_33_2.span4_vert_b_2
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3


LogicTile_22_1

 (11 8)  (1155 24)  (1155 24)  routing T_22_1.sp4_v_t_40 <X> T_22_1.sp4_v_b_8
 (12 9)  (1156 25)  (1156 25)  routing T_22_1.sp4_v_t_40 <X> T_22_1.sp4_v_b_8


LogicTile_31_1

 (19 6)  (1637 22)  (1637 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (4 15)  (1730 31)  (1730 31)  routing T_33_1.span4_vert_b_6 <X> T_33_1.lc_trk_g1_6
 (5 15)  (1731 31)  (1731 31)  routing T_33_1.span4_vert_b_6 <X> T_33_1.lc_trk_g1_6
 (7 15)  (1733 31)  (1733 31)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6
 (8 15)  (1734 31)  (1734 31)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (4 11)  (196 5)  (196 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (5 11)  (197 5)  (197 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (6 11)  (198 5)  (198 5)  routing T_4_0.span4_vert_26 <X> T_4_0.lc_trk_g1_2
 (7 11)  (199 5)  (199 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (346 6)  (346 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_1 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 8)  (413 7)  (413 7)  routing T_8_0.span4_horz_r_9 <X> T_8_0.lc_trk_g1_1
 (7 8)  (415 7)  (415 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (416 7)  (416 7)  routing T_8_0.span4_horz_r_9 <X> T_8_0.lc_trk_g1_1


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (12 2)  (526 12)  (526 12)  routing T_10_0.span4_vert_31 <X> T_10_0.span4_horz_l_13
 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_4 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g1_4 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (562 3)  (562 3)  routing T_11_0.span4_horz_r_12 <X> T_11_0.lc_trk_g1_4
 (5 13)  (563 2)  (563 2)  routing T_11_0.span4_horz_r_12 <X> T_11_0.lc_trk_g1_4
 (7 13)  (565 2)  (565 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (12 0)  (634 15)  (634 15)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_l_12
 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (616 2)  (616 2)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g1_4
 (5 13)  (617 2)  (617 2)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g1_4
 (6 13)  (618 2)  (618 2)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g1_4
 (7 13)  (619 2)  (619 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (5 14)  (617 0)  (617 0)  routing T_12_0.span12_vert_7 <X> T_12_0.lc_trk_g1_7
 (7 14)  (619 0)  (619 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (620 0)  (620 0)  routing T_12_0.span12_vert_7 <X> T_12_0.lc_trk_g1_7
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit
 (8 15)  (620 1)  (620 1)  routing T_12_0.span12_vert_7 <X> T_12_0.lc_trk_g1_7


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (5 0)  (779 15)  (779 15)  routing T_15_0.span4_vert_41 <X> T_15_0.lc_trk_g0_1
 (6 0)  (780 15)  (780 15)  routing T_15_0.span4_vert_41 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (782 15)  (782 15)  routing T_15_0.span4_vert_41 <X> T_15_0.lc_trk_g0_1
 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (8 1)  (782 14)  (782 14)  routing T_15_0.span4_vert_41 <X> T_15_0.lc_trk_g0_1
 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (12 1)  (850 14)  (850 14)  routing T_16_0.span4_horz_r_0 <X> T_16_0.span4_vert_25
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (4 7)  (832 9)  (832 9)  routing T_16_0.span4_vert_30 <X> T_16_0.lc_trk_g0_6
 (5 7)  (833 9)  (833 9)  routing T_16_0.span4_vert_30 <X> T_16_0.lc_trk_g0_6
 (6 7)  (834 9)  (834 9)  routing T_16_0.span4_vert_30 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_30 lc_trk_g0_6
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (0 2)  (897 12)  (897 12)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (4 4)  (890 11)  (890 11)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (5 5)  (891 10)  (891 10)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (6 5)  (892 10)  (892 10)  routing T_17_0.span4_vert_36 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (1160 7)  (1160 7)  routing T_22_0.span4_vert_8 <X> T_22_0.lc_trk_g1_0
 (4 9)  (1160 6)  (1160 6)  routing T_22_0.span4_vert_8 <X> T_22_0.lc_trk_g1_0
 (6 9)  (1162 6)  (1162 6)  routing T_22_0.span4_vert_8 <X> T_22_0.lc_trk_g1_0
 (7 9)  (1163 6)  (1163 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_0 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (5 0)  (1269 15)  (1269 15)  routing T_24_0.span4_vert_33 <X> T_24_0.lc_trk_g0_1
 (6 0)  (1270 15)  (1270 15)  routing T_24_0.span4_vert_33 <X> T_24_0.lc_trk_g0_1
 (7 0)  (1271 15)  (1271 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (1272 15)  (1272 15)  routing T_24_0.span4_vert_33 <X> T_24_0.lc_trk_g0_1
 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (4 4)  (1268 11)  (1268 11)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g0_4 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (4 5)  (1322 10)  (1322 10)  routing T_25_0.span4_vert_28 <X> T_25_0.lc_trk_g0_4
 (5 5)  (1323 10)  (1323 10)  routing T_25_0.span4_vert_28 <X> T_25_0.lc_trk_g0_4
 (6 5)  (1324 10)  (1324 10)  routing T_25_0.span4_vert_28 <X> T_25_0.lc_trk_g0_4
 (7 5)  (1325 10)  (1325 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1472 14)  (1472 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (5 1)  (1473 14)  (1473 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (6 1)  (1474 14)  (1474 14)  routing T_28_0.span4_vert_24 <X> T_28_0.lc_trk_g0_0
 (7 1)  (1475 14)  (1475 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0

 (13 13)  (1653 2)  (1653 2)  routing T_31_0.span4_vert_19 <X> T_31_0.span4_horz_r_3
 (14 13)  (1654 2)  (1654 2)  routing T_31_0.span4_vert_19 <X> T_31_0.span4_horz_r_3


IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


