Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 00:39:25 -0000
Received: from icoremail.net (unknown [209.85.214.169])
	by mail-app4 (Coremail) with SMTP id cS_KCgD3_z_SC_RbnfTfAQ--.51067S3;
	Tue, 20 Nov 2018 21:27:47 +0800 (CST)
Received: from mail-pl1-f169.google.com (unknown [209.85.214.169])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwDXvkrOC_RbN1deAA--.298S3;
	Tue, 20 Nov 2018 21:27:43 +0800 (CST)
Received: by mail-pl1-f169.google.com with SMTP id b5so1012616plr.4
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 05:27:43 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:subject:to:cc
         :references:from:message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding:sender:precedence
         :list-id;
        bh=7NZ/xVlUfPpnqYC9BP/cMc65vHefuKvjMR7MCkPyfeg=;
        b=sa4RkE0bZi6bEZoNSKCeR+ZI5e+8mL5kwhIu4j2yRehbyk9wgNLO0UVhvFvI1oIixs
         KsbaaIL6IlOBHK2pagUIjIFE9wYJNZJoBcP5T8psFrOu4MkKbsUGFFkC3Hqtps74NmIa
         ZZqXzkPMAbfGcL7ws3sp5opF4pf3zSBp/jp8338L1CGyLRmHtaeOkPZrTA7tag6pMFPc
         0Ms7l7DHsW+0KsiBMtiYCpN/IX7UmukBmgvmnuK+FQ1gm37mONDNeuk6ugX58qtHeHF1
         Wve9NC6Cz1XybNbf5vp3t0K1XwAYLuFym3qKlM1vkxTm6PanhS/29uz8KoX2uyzAkZaG
         Dpzg==
X-Gm-Message-State: AA+aEWYXfOFtGmoWKU42Szr2gneBzwH0b5zuximuuBZXBwS4XlWQ5UM0
	pOtIDgPHbEjBi1MXzmHcoFoc24Y/btObXLfjZB96tz3Tbm7IipA=
X-Received: by 2002:a17:902:7e44:: with SMTP id a4mr2223136pln.338.1542720462701;
        Tue, 20 Nov 2018 05:27:42 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp599052pju;
        Tue, 20 Nov 2018 05:27:41 -0800 (PST)
X-Google-Smtp-Source: AFSGD/VmiaPmurgTkyPKY+MgCjhB2gh7pzC79pusIFdXBnz3KKypkVAND+sYZWKPJRKdGzhF20fR
X-Received: by 2002:a63:495b:: with SMTP id y27mr1916802pgk.32.1542720461667;
        Tue, 20 Nov 2018 05:27:41 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542720461; cv=none;
        d=google.com; s=arc-20160816;
        b=VAtVhZvpmthUqpWRRzmt0CjZIj7X8igKC4CwTd1WvlqWvVlp7JU568TceX6uAHt0u5
         N9Hd3uoX3aASAxSn/6UtaI3X63dbNO6jwN5qNA2FfyBf0vlMtJ46LO9CcA3WSXrx7jQ3
         Mq2Bc2xydYujIDS6p6ahuSAf6DgZ7d0zxx9aeu7jEC9KMnSWRg7nGtV3hyXkuU5kjNPx
         P0TSykT7os475UTCthjf0cz2tCPeNn1dYkUKO0vIyM0Lks8uBEFOtzJ74UTSa28b74jz
         Upv15V0NIeiPFph6h1eEhAYmdoH1I5a9y4fVH0E4GFHnMYEzRIk0fUuseiok+j/2KY42
         r7Ww==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject:dkim-signature;
        bh=7NZ/xVlUfPpnqYC9BP/cMc65vHefuKvjMR7MCkPyfeg=;
        b=dssiSp/M22duTYDWnq4nPlJDdMHOJwRsXh+RoRlkXAAXcp20czoAc6C8Tjq1kZhilq
         4ONw8eS1x+PYDmUU9NL1a1jqs8A/912GbkydpiLwGg1wpvz915BeklF3nAHZVJwg5QzY
         Qn0cr+cE2FC1RZ3ZQHOGvzhbByud0meywt0SCjB7UKd/N4rA9vAr1qAwvK6fw4j9WZe/
         2R5xD+tSdFkl79NHwZ5C7FLBbdrICZjQdV2gFmjbHK+Wsip99+xoTlsjfvIhaEaCEKOy
         XSayfrXydDo7WmgSemUpxA3EU6kAHu8tRIqnjwNYwpXAToa+19Yr1UcEjyVHZwzyagn3
         wHSw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@gmail.com header.s=20161025 header.b=QUg4cUck;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id c3si21562504plr.178.2018.11.20.05.27.27;
        Tue, 20 Nov 2018 05:27:41 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726822AbeKTXiN (ORCPT <rfc822;yv9200@gmail.com> + 99 others);
        Tue, 20 Nov 2018 18:38:13 -0500
Received: from mail-wr1-f67.google.com ([209.85.221.67]:42346 "EHLO
        mail-wr1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725898AbeKTXiN (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 18:38:13 -0500
Received: by mail-wr1-f67.google.com with SMTP id q18so1896944wrx.9;
        Tue, 20 Nov 2018 05:09:08 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=subject:to:cc:references:from:message-id:date:user-agent
         :mime-version:in-reply-to:content-language:content-transfer-encoding;
        bh=7NZ/xVlUfPpnqYC9BP/cMc65vHefuKvjMR7MCkPyfeg=;
        b=QUg4cUckU0TJ9Rfn2S+mKU38UqCf5W5oSxfTsxRIVTUOGkQv6ldQptI/4mJ9SH1w/z
         JFFxcGKBF0oY47gIwf0XukiWNiuKrCRF6qm2EMlqtrSLRbQ7V59lNHp0DC5fa8T+BS/1
         0E5hsvU+iDlrZwCzsCySlLi5h52n8HlD7nKCXLlaox/vrj85dptJXhgygb9qrtyC5oek
         E9G59cAU8/TPqkMyCwBDUNPw7oWpAx8odWtoEzMXcnZJO09ht1ueIclJqL4bEUa/zW/D
         95/KbNhDm6Er5TrYJkShBmLoEnnA2vB2bQ7Qy9Wp/X9fE8Oc9Pkudf+NLN1gay+hNGV7
         F5wQ==
X-Received: by 2002:a5d:64c7:: with SMTP id y7mr1884663wrv.207.1542719347389;
        Tue, 20 Nov 2018 05:09:07 -0800 (PST)
Received: from [192.168.1.4] (ip-86-49-110-70.net.upcbroadband.cz. [86.49.110.70])
        by smtp.gmail.com with ESMTPSA id v189-v6sm33598381wmd.40.2018.11.20.05.09.05
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Tue, 20 Nov 2018 05:09:06 -0800 (PST)
Subject: Re: [PATCH 1/2] spi: Add Renesas R-Car RPC SPI controller driver
To: masonccyang@mxic.com.tw
Cc: boris.brezillon@bootlin.com, broonie@kernel.org,
        Geert Uytterhoeven <geert+renesas@glider.be>,
        Simon Horman <horms@verge.net.au>, juliensu@mxic.com.tw,
        linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
        linux-spi@vger.kernel.org, tpiepho@impinj.com,
        zhengxunli@mxic.com.tw
References: <1542621690-10229-1-git-send-email-masonccyang@mxic.com.tw>
 <1542621690-10229-2-git-send-email-masonccyang@mxic.com.tw>
 <0223f43b-c6a6-eade-49af-4e7b7ef7f022@gmail.com>
 <OF4FAD10C5.F4F6D29B-ON4825834B.001FAB40-4825834B.00289635@mxic.com.tw>
From: Marek Vasut <marek.vasut@gmail.com>
Message-ID: <6b024f18-d0bc-3e65-f07c-cef913f795ab@gmail.com>
Date: Tue, 20 Nov 2018 14:09:05 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101
 Thunderbird/52.8.0
MIME-Version: 1.0
In-Reply-To: <OF4FAD10C5.F4F6D29B-ON4825834B.001FAB40-4825834B.00289635@mxic.com.tw>
Content-Type: text/plain; charset=UTF-8
Content-Language: en-US
Content-Transfer-Encoding: 8bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwDXvkrOC_RbN1deAA--.298S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxZw13JF1kZw4fAry5CFW3ZFb_yoWrAFyUpa
	s5JFWUAF4rtrs5Gr1qgr15ZFW5AFyxJa9rXF1kX3WUArsFvrn2gF1UWrnY9Fn8CFs7Ga1Y
	yr4jvrZxZF98AFJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUmIb7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r10
	6r15McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcVAKI4
	8JMx02cVCv0xWlc7I2V7IY0VAS07AlzVAYIcxG8wCY1x0264kExVAvwVAq07x20xylc7Ca
	8VAvwVCFzxkY4VCF77xAMxkIecxEwVCI4VW5GwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2I
	x0cI8IcVAFwI0_Xr0_Ar1lcIIF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2
	z280aVAFwI0_GcCE3s1lcIIF0xvEx4A2jsIEc7CjxVAFwI0_GcCE3s1l42xK82IYc2Ij64
	vIr41l42xK82IY64kExVAvwVAq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_
	Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17
	CE14v26r1q6r43MIIYrxkI7VAKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnI
	WIevJa73UjIFyTuYvjxU6ZqXUUUUU

On 11/20/2018 08:23 AM, masonccyang@mxic.com.tw wrote:
> Hi Marek,

Hi,

>> Marek Vasut <marek.vasut@gmail.com>
>> 2018/11/19 下午 10:12
>>
>> To
>>
>> > +
>> > +static int rpc_spi_set_freq(struct rpc_spi *rpc, unsigned long freq)
>> > +{
>> > +   int ret;
>> > +
>> > +   if (rpc->cur_speed_hz == freq)
>> > +      return 0;
>> > +
>> > +   clk_disable_unprepare(rpc->clk_rpc);
>> > +   ret = clk_set_rate(rpc->clk_rpc, freq);
>> > +   if (ret)
>> > +      return ret;
>> > +
>> > +   ret = clk_prepare_enable(rpc->clk_rpc);
>> > +   if (ret)
>> > +      return ret;
>>
>> Is this clock disable/update/enable really needed ? I'd think that
>> clk_set_rate() would handle the rate update correctly.
> 
> This is for run time PM mechanism in spi-mem layer and __spi_sync(),
> you may refer to another patch [1].
> 
> [1]
> https://git.kernel.org/pub/scm/linux/kernel/git/broonie/spi.git/commit/?h=for-4.21&id=b942d80b0a394e8ea18fce3b032b4700439e8ca3

I think Geert commented on the clock topic, so let's move it there.
Disabling and enabling clock to change their rate looks real odd to me.

>> > +   rpc->cur_speed_hz = freq;
>> > +   return ret;
>> > +}
>> > +
>> > +static void rpc_spi_hw_init(struct rpc_spi *rpc)
>> > +{
>> > +   /*
>> > +    * NOTE: The 0x260 are undocumented bits, but they must be set.
>> > +    */
>>
>> FYI:
>>
> http://git.denx.de/?p=u-boot.git;a=blob;f=drivers/spi/renesas_rpc_spi.c#l207
>>
>> I think the STRTIM should be 6 .
>>
> 
> In my D3 Draak board, the STRTIM is 0x3 for on board qspi flash and
> mx25uw51245g.
> And this is also refer to Renesas R-Car Gen3 bare-metal code,
> mini-monitor v4.01.

The copy of minimon I have says 6 , but maybe this is flash specific ?

[...]

>> > +         writel(rpc->cmd, rpc->regs + RPC_SMCMR);
>> > +         writel(rpc->dummy, rpc->regs + RPC_SMDMCR);
>> > +         writel(rpc->addr + pos, rpc->regs + RPC_SMADR);
>> > +         writel(rpc->smenr, rpc->regs + RPC_SMENR);
>> > +         writel(rpc->smcr | RPC_SMCR_SPIE, rpc->regs + RPC_SMCR);
>> > +         ret = wait_msg_xfer_end(rpc);
>> > +         if (ret)
>> > +            goto out;
>> > +
>> > +         data = readl(rpc->regs + RPC_SMRDR0);
>> > +         memcpy_fromio(rx_buf + pos, (void *)&data, nbytes);
>> > +         pos += nbytes;
>> > +      }
>> > +   } else {
>> > +      writel(rpc->cmd, rpc->regs + RPC_SMCMR);
>> > +      writel(rpc->dummy, rpc->regs + RPC_SMDMCR);
>> > +      writel(rpc->addr + pos, rpc->regs + RPC_SMADR);
>> > +      writel(rpc->smenr, rpc->regs + RPC_SMENR);
>> > +      writel(rpc->smcr | RPC_SMCR_SPIE, rpc->regs + RPC_SMCR);
>> > +      ret = wait_msg_xfer_end(rpc);
>> > +   }
>> > +out:
>>
>> Dont you need to stop the RPC somehow in case the transmission fails ?
> 
> It seems there is no any RPC registers bit to monitor xfer fail !

What happens if wait_msg_xfer_end() returns non-zero ? I guess that
means the transfer timed out ?

[...]

>> > +static const struct of_device_id rpc_spi_of_ids[] = {
>> > +   { .compatible = "renesas,rpc-r8a77995", },
>> > +   { /* sentinel */ }
>> > +};
>> > +MODULE_DEVICE_TABLE(of, rpc_spi_of_ids);
>> > +
>> > +static struct platform_driver rpc_spi_driver = {
>> > +   .probe = rpc_spi_probe,
>> > +   .remove = rpc_spi_remove,
>> > +   .driver = {
>> > +      .name = "rpc-spi",
>> > +      .of_match_table = rpc_spi_of_ids,
>> > +      .pm = &rpc_spi_dev_pm_ops,
>> > +   },
>> > +};
>> > +module_platform_driver(rpc_spi_driver);
>> > +
>> > +MODULE_AUTHOR("Mason Yang <masonccyang@mxic.com.tw>");
>> > +MODULE_DESCRIPTION("Renesas R-Car D3 RPC SPI controller driver");
>>
>> This is not D3 specific and not SPI-only controller btw.
> 
> In R-Car Gen3, there are some registers(i.e,. RPC_PHYCNT) in different
> setting
> for R-Car H3, M3-W, V3M, V3H, D3, M3-N and E3 model.
> 
> I test this patch is based on D3 Draak board, it works fine but I am not
> sure
> if these registers setting is ok for others R-Card model.
> 
> I think this could be a reference when patch others Gen3 model is needed.
You can take a look into the U-Boot driver(s) I linked, that's used on
the other SoCs you listed (except for V3H).

-- 
Best regards,
Marek Vasut
