{"vcs1":{"timestamp_begin":1745325607.295991347, "rt":17.52, "ut":16.87, "st":0.49}}
{"vcselab":{"timestamp_begin":1745325624.979005400, "rt":0.60, "ut":0.37, "st":0.24}}
{"link":{"timestamp_begin":1745325625.790230349, "rt":0.61, "ut":0.28, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745325606.354308071}
{"VCS_COMP_START_TIME": 1745325606.354308071}
{"VCS_COMP_END_TIME": 1745325626.566014898}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373400}}
{"vcselab": {"peak_mem": 174916}}
