
*** Running vivado
    with args -log rsa_soc_rsa_accelerator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rsa_soc_rsa_accelerator_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rsa_soc_rsa_accelerator_0_0.tcl -notrace
Command: synth_design -top rsa_soc_rsa_accelerator_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 388.477 ; gain = 97.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_soc_rsa_accelerator_0_0' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rsa_accelerator_0_0/synth/rsa_soc_rsa_accelerator_0_0.vhd:92]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'rsa_accelerator' declared at 'c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_accelerator.vhd:16' bound to instance 'U0' of component 'rsa_accelerator' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rsa_accelerator_0_0/synth/rsa_soc_rsa_accelerator_0_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'rsa_accelerator' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_accelerator.vhd:82]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rsa_regio' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_regio.vhd:113]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_regio.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'rsa_regio' (1#1) [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_regio.vhd:113]
INFO: [Synth 8-638] synthesizing module 'rsa_msgin' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_msgin.vhd:69]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgin' (2#1) [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_msgin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rsa_msgout' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_msgout.vhd:61]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgout' (3#1) [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_msgout.vhd:61]
INFO: [Synth 8-638] synthesizing module 'rsa_core' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:70]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'ModExp_0' of component 'rsa_modexp' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:238]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'ModExp_1' of component 'rsa_modexp' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:253]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'ModExp_2' of component 'rsa_modexp' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:270]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'ModExp_3' of component 'rsa_modexp' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:285]
WARNING: [Synth 8-3848] Net monexp_msgout_last_0 in module/entity rsa_core does not have driver. [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:109]
WARNING: [Synth 8-3848] Net monexp_msgout_last_1 in module/entity rsa_core does not have driver. [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:109]
WARNING: [Synth 8-3848] Net monexp_msgout_last_2 in module/entity rsa_core does not have driver. [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:109]
WARNING: [Synth 8-3848] Net monexp_msgout_last_3 in module/entity rsa_core does not have driver. [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'rsa_core' (4#1) [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'rsa_accelerator' (5#1) [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_accelerator.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'rsa_soc_rsa_accelerator_0_0' (6#1) [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ip/rsa_soc_rsa_accelerator_0_0/synth/rsa_soc_rsa_accelerator_0_0.vhd:92]
WARNING: [Synth 8-3331] design rsa_core has unconnected port msgin_last
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 450.543 ; gain = 159.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 450.543 ; gain = 159.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 450.543 ; gain = 159.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.153 . Memory (MB): peak = 819.543 ; gain = 2.984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 819.543 ; gain = 528.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 819.543 ; gain = 528.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 819.543 ; gain = 528.980
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_m1_reg' in module 'rsa_core'
INFO: [Synth 8-5544] ROM "monexp_msgvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_start_monexp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state_m1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                wait_msg |                               00 |                               00
               wait_idle |                               01 |                               01
            start_monexp |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_m1_reg' using encoding 'sequential' in module 'rsa_core'
WARNING: [Synth 8-327] inferring latch for variable 'monexp_idle_reg' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:149]
WARNING: [Synth 8-327] inferring latch for variable 'monexp_msgvalid_reg' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:165]
WARNING: [Synth 8-327] inferring latch for variable 'msgout_data_reg' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:166]
WARNING: [Synth 8-327] inferring latch for variable 'msgout_last_reg' [c:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.srcs/sources_1/bd/rsa_soc/ipshared/0a85/hdl/rsa_core.vhd:167]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 819.543 ; gain = 528.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 42    
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  35 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rsa_regio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	  35 Input      1 Bit        Muxes := 1     
Module rsa_msgin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module rsa_msgout 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module rsa_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rsa_core has unconnected port msgin_last
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/u_rsa_core/msgout_last_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/u_rsa_regio /aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0/u_rsa_regio/axi_rresp_reg[0]' (FDRE) to 'U0/u_rsa_regio/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/u_rsa_regio /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/u_rsa_regio/axi_bresp_reg[0]' (FDRE) to 'U0/u_rsa_regio/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/u_rsa_regio /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module rsa_regio.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_msgin/msgbuf_last_r_reg) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_msgout/msgbuf_last_r_reg[7]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_msgout/msgbuf_last_r_reg[6]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_msgout/msgbuf_last_r_reg[5]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_msgout/msgbuf_last_r_reg[4]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_msgout/msgbuf_last_r_reg[3]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_msgout/msgbuf_last_r_reg[2]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_msgout/msgbuf_last_r_reg[1]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_msgout/msgbuf_last_r_reg[0]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/monexp_idle_reg) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/monexp_msgvalid_reg) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[255]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[254]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[253]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[252]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[251]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[250]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[249]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[248]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[247]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[246]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[245]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[244]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[243]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[242]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[241]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[240]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[239]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[238]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[237]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[236]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[235]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[234]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[233]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[232]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[231]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[230]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[229]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[228]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[227]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[226]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[225]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[224]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[223]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[222]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[221]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[220]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[219]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[218]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[217]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[216]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[215]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[214]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[213]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[212]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[211]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[210]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[209]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[208]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[207]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[206]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[205]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[204]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[203]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[202]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[201]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[200]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[199]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[198]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[197]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[196]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[195]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[194]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[193]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[192]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[191]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[190]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[189]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[188]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[187]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[186]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[185]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[184]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[183]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[182]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[181]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[180]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[179]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[178]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[177]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[176]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[175]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_rsa_core/msgout_data_reg[174]) is unused and will be removed from module rsa_soc_rsa_accelerator_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 819.543 ; gain = 528.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 819.543 ; gain = 528.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 819.543 ; gain = 528.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 842.418 ; gain = 551.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 842.418 ; gain = 551.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 842.418 ; gain = 551.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 842.418 ; gain = 551.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 842.418 ; gain = 551.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 842.418 ; gain = 551.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 842.418 ; gain = 551.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rsa_modexp    |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |rsa_modexp_bbox_3 |     1|
|2     |rsa_modexp_bbox_4 |     1|
|3     |rsa_modexp_bbox_5 |     1|
|4     |rsa_modexp_bbox_6 |     1|
|5     |LUT1              |     1|
|6     |LUT2              |    41|
|7     |LUT3              |    16|
|8     |LUT4              |    54|
|9     |LUT5              |   261|
|10    |LUT6              |   684|
|11    |MUXF7             |   160|
|12    |FDCE              |   536|
|13    |FDRE              |  1099|
|14    |FDSE              |    10|
+------+------------------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |  3894|
|2     |  U0             |rsa_accelerator |  3894|
|3     |    u_rsa_core   |rsa_core        |  1599|
|4     |    u_rsa_msgin  |rsa_msgin       |   266|
|5     |    u_rsa_msgout |rsa_msgout      |   265|
|6     |    u_rsa_regio  |rsa_regio       |  1761|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 842.418 ; gain = 551.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 842.418 ; gain = 182.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 842.418 ; gain = 551.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 842.418 ; gain = 559.465
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/silvi/workspace/tfe4141_term_project/term_project/term_project.runs/rsa_soc_rsa_accelerator_0_0_synth_1/rsa_soc_rsa_accelerator_0_0.dcp' has been generated.
