
LED_1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001d98  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000c  00800060  00001d98  00001e2c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000001  0080006c  0080006c  00001e38  2**0
                  ALLOC
  3 .stab         00001788  00000000  00000000  00001e38  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001204  00000000  00000000  000035c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000047c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004904  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004a74  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000066bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000075a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008358  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  000084b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008745  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008f13  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e9       	ldi	r30, 0x98	; 152
      68:	fd e1       	ldi	r31, 0x1D	; 29
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 36       	cpi	r26, 0x6C	; 108
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ac e6       	ldi	r26, 0x6C	; 108
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 36       	cpi	r26, 0x6D	; 109
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 11 0e 	call	0x1c22	; 0x1c22 <main>
      8a:	0c 94 ca 0e 	jmp	0x1d94	; 0x1d94 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 93 0e 	jmp	0x1d26	; 0x1d26 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 af 0e 	jmp	0x1d5e	; 0x1d5e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 9f 0e 	jmp	0x1d3e	; 0x1d3e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 bb 0e 	jmp	0x1d76	; 0x1d76 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 9f 0e 	jmp	0x1d3e	; 0x1d3e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 bb 0e 	jmp	0x1d76	; 0x1d76 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 93 0e 	jmp	0x1d26	; 0x1d26 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 af 0e 	jmp	0x1d5e	; 0x1d5e <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 9f 0e 	jmp	0x1d3e	; 0x1d3e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 bb 0e 	jmp	0x1d76	; 0x1d76 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 9f 0e 	jmp	0x1d3e	; 0x1d3e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 bb 0e 	jmp	0x1d76	; 0x1d76 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 9f 0e 	jmp	0x1d3e	; 0x1d3e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 bb 0e 	jmp	0x1d76	; 0x1d76 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 a3 0e 	jmp	0x1d46	; 0x1d46 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 bf 0e 	jmp	0x1d7e	; 0x1d7e <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <DIO_PINS_enuInit>:
/*****************************************************************************/
/**************   Use these function to configure DIO by PINS   **************/
/*****************************************************************************/

ERROR_STATES DIO_PINS_enuInit			(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	0f 92       	push	r0
     b4c:	cd b7       	in	r28, 0x3d	; 61
     b4e:	de b7       	in	r29, 0x3e	; 62
	ERROR_STATES error_enuState =ES_NOT_OK;
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	89 83       	std	Y+1, r24	; 0x01

	DDRA= DIO_U8_PORTA_DIRECTION;
     b54:	ea e3       	ldi	r30, 0x3A	; 58
     b56:	f0 e0       	ldi	r31, 0x00	; 0
     b58:	85 e5       	ldi	r24, 0x55	; 85
     b5a:	80 83       	st	Z, r24

	DDRB= DIO_U8_PORTB_DIRECTION;
     b5c:	e7 e3       	ldi	r30, 0x37	; 55
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	85 e0       	ldi	r24, 0x05	; 5
     b62:	80 83       	st	Z, r24

	DDRC= DIO_U8_PORTC_DIRECTION;
     b64:	e4 e3       	ldi	r30, 0x34	; 52
     b66:	f0 e0       	ldi	r31, 0x00	; 0
     b68:	10 82       	st	Z, r1

	DDRD= DIO_U8_PORTD_DIRECTION;
     b6a:	e1 e3       	ldi	r30, 0x31	; 49
     b6c:	f0 e0       	ldi	r31, 0x00	; 0
     b6e:	10 82       	st	Z, r1

	error_enuState = ES_OK;
     b70:	19 82       	std	Y+1, r1	; 0x01
	return error_enuState;
     b72:	89 81       	ldd	r24, Y+1	; 0x01
}
     b74:	0f 90       	pop	r0
     b76:	cf 91       	pop	r28
     b78:	df 91       	pop	r29
     b7a:	08 95       	ret

00000b7c <DIO_PINS_enuSetPinDirection>:

ERROR_STATES DIO_PINS_enuSetPinDirection(u8 Copy_u8PinID , u8 Copy_u8PinDirection)
{
     b7c:	df 93       	push	r29
     b7e:	cf 93       	push	r28
     b80:	00 d0       	rcall	.+0      	; 0xb82 <DIO_PINS_enuSetPinDirection+0x6>
     b82:	0f 92       	push	r0
     b84:	cd b7       	in	r28, 0x3d	; 61
     b86:	de b7       	in	r29, 0x3e	; 62
     b88:	8a 83       	std	Y+2, r24	; 0x02
     b8a:	6b 83       	std	Y+3, r22	; 0x03
	ERROR_STATES error_enuState =ES_OK;
     b8c:	19 82       	std	Y+1, r1	; 0x01

	if( Copy_u8PinID < DIO_PIN8 )
     b8e:	8a 81       	ldd	r24, Y+2	; 0x02
     b90:	88 30       	cpi	r24, 0x08	; 8
     b92:	90 f5       	brcc	.+100    	; 0xbf8 <DIO_PINS_enuSetPinDirection+0x7c>
	{
		if 		(Copy_u8PinDirection == PIN_OUTPUT)		DDRA|= (ONE<<Copy_u8PinID);
     b94:	8b 81       	ldd	r24, Y+3	; 0x03
     b96:	81 30       	cpi	r24, 0x01	; 1
     b98:	a1 f4       	brne	.+40     	; 0xbc2 <DIO_PINS_enuSetPinDirection+0x46>
     b9a:	aa e3       	ldi	r26, 0x3A	; 58
     b9c:	b0 e0       	ldi	r27, 0x00	; 0
     b9e:	ea e3       	ldi	r30, 0x3A	; 58
     ba0:	f0 e0       	ldi	r31, 0x00	; 0
     ba2:	80 81       	ld	r24, Z
     ba4:	48 2f       	mov	r20, r24
     ba6:	8a 81       	ldd	r24, Y+2	; 0x02
     ba8:	28 2f       	mov	r18, r24
     baa:	30 e0       	ldi	r19, 0x00	; 0
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	90 e0       	ldi	r25, 0x00	; 0
     bb0:	02 2e       	mov	r0, r18
     bb2:	02 c0       	rjmp	.+4      	; 0xbb8 <DIO_PINS_enuSetPinDirection+0x3c>
     bb4:	88 0f       	add	r24, r24
     bb6:	99 1f       	adc	r25, r25
     bb8:	0a 94       	dec	r0
     bba:	e2 f7       	brpl	.-8      	; 0xbb4 <DIO_PINS_enuSetPinDirection+0x38>
     bbc:	84 2b       	or	r24, r20
     bbe:	8c 93       	st	X, r24
     bc0:	ce c0       	rjmp	.+412    	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
		else if (! Copy_u8PinDirection)					DDRA&=~(ONE<<Copy_u8PinID);
     bc2:	8b 81       	ldd	r24, Y+3	; 0x03
     bc4:	88 23       	and	r24, r24
     bc6:	a9 f4       	brne	.+42     	; 0xbf2 <DIO_PINS_enuSetPinDirection+0x76>
     bc8:	aa e3       	ldi	r26, 0x3A	; 58
     bca:	b0 e0       	ldi	r27, 0x00	; 0
     bcc:	ea e3       	ldi	r30, 0x3A	; 58
     bce:	f0 e0       	ldi	r31, 0x00	; 0
     bd0:	80 81       	ld	r24, Z
     bd2:	48 2f       	mov	r20, r24
     bd4:	8a 81       	ldd	r24, Y+2	; 0x02
     bd6:	28 2f       	mov	r18, r24
     bd8:	30 e0       	ldi	r19, 0x00	; 0
     bda:	81 e0       	ldi	r24, 0x01	; 1
     bdc:	90 e0       	ldi	r25, 0x00	; 0
     bde:	02 2e       	mov	r0, r18
     be0:	02 c0       	rjmp	.+4      	; 0xbe6 <DIO_PINS_enuSetPinDirection+0x6a>
     be2:	88 0f       	add	r24, r24
     be4:	99 1f       	adc	r25, r25
     be6:	0a 94       	dec	r0
     be8:	e2 f7       	brpl	.-8      	; 0xbe2 <DIO_PINS_enuSetPinDirection+0x66>
     bea:	80 95       	com	r24
     bec:	84 23       	and	r24, r20
     bee:	8c 93       	st	X, r24
     bf0:	b6 c0       	rjmp	.+364    	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
		else	error_enuState 			=				ES_OUT_OF_RANGE;
     bf2:	82 e0       	ldi	r24, 0x02	; 2
     bf4:	89 83       	std	Y+1, r24	; 0x01
     bf6:	b3 c0       	rjmp	.+358    	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
	}

	else if (Copy_u8PinID >= DIO_PIN8 && Copy_u8PinID < DIO_PIN16 )
     bf8:	8a 81       	ldd	r24, Y+2	; 0x02
     bfa:	88 30       	cpi	r24, 0x08	; 8
     bfc:	c0 f1       	brcs	.+112    	; 0xc6e <DIO_PINS_enuSetPinDirection+0xf2>
     bfe:	8a 81       	ldd	r24, Y+2	; 0x02
     c00:	80 31       	cpi	r24, 0x10	; 16
     c02:	a8 f5       	brcc	.+106    	; 0xc6e <DIO_PINS_enuSetPinDirection+0xf2>
	{
		Copy_u8PinID -= DIO_PIN8;
     c04:	8a 81       	ldd	r24, Y+2	; 0x02
     c06:	88 50       	subi	r24, 0x08	; 8
     c08:	8a 83       	std	Y+2, r24	; 0x02
		if 		(Copy_u8PinDirection == PIN_OUTPUT)		DDRB|= (ONE<<Copy_u8PinID);
     c0a:	8b 81       	ldd	r24, Y+3	; 0x03
     c0c:	81 30       	cpi	r24, 0x01	; 1
     c0e:	a1 f4       	brne	.+40     	; 0xc38 <DIO_PINS_enuSetPinDirection+0xbc>
     c10:	a7 e3       	ldi	r26, 0x37	; 55
     c12:	b0 e0       	ldi	r27, 0x00	; 0
     c14:	e7 e3       	ldi	r30, 0x37	; 55
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	80 81       	ld	r24, Z
     c1a:	48 2f       	mov	r20, r24
     c1c:	8a 81       	ldd	r24, Y+2	; 0x02
     c1e:	28 2f       	mov	r18, r24
     c20:	30 e0       	ldi	r19, 0x00	; 0
     c22:	81 e0       	ldi	r24, 0x01	; 1
     c24:	90 e0       	ldi	r25, 0x00	; 0
     c26:	02 2e       	mov	r0, r18
     c28:	02 c0       	rjmp	.+4      	; 0xc2e <DIO_PINS_enuSetPinDirection+0xb2>
     c2a:	88 0f       	add	r24, r24
     c2c:	99 1f       	adc	r25, r25
     c2e:	0a 94       	dec	r0
     c30:	e2 f7       	brpl	.-8      	; 0xc2a <DIO_PINS_enuSetPinDirection+0xae>
     c32:	84 2b       	or	r24, r20
     c34:	8c 93       	st	X, r24
     c36:	93 c0       	rjmp	.+294    	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
		else if (! Copy_u8PinDirection)					DDRB&=~(ONE<<Copy_u8PinID);
     c38:	8b 81       	ldd	r24, Y+3	; 0x03
     c3a:	88 23       	and	r24, r24
     c3c:	a9 f4       	brne	.+42     	; 0xc68 <DIO_PINS_enuSetPinDirection+0xec>
     c3e:	a7 e3       	ldi	r26, 0x37	; 55
     c40:	b0 e0       	ldi	r27, 0x00	; 0
     c42:	e7 e3       	ldi	r30, 0x37	; 55
     c44:	f0 e0       	ldi	r31, 0x00	; 0
     c46:	80 81       	ld	r24, Z
     c48:	48 2f       	mov	r20, r24
     c4a:	8a 81       	ldd	r24, Y+2	; 0x02
     c4c:	28 2f       	mov	r18, r24
     c4e:	30 e0       	ldi	r19, 0x00	; 0
     c50:	81 e0       	ldi	r24, 0x01	; 1
     c52:	90 e0       	ldi	r25, 0x00	; 0
     c54:	02 2e       	mov	r0, r18
     c56:	02 c0       	rjmp	.+4      	; 0xc5c <DIO_PINS_enuSetPinDirection+0xe0>
     c58:	88 0f       	add	r24, r24
     c5a:	99 1f       	adc	r25, r25
     c5c:	0a 94       	dec	r0
     c5e:	e2 f7       	brpl	.-8      	; 0xc58 <DIO_PINS_enuSetPinDirection+0xdc>
     c60:	80 95       	com	r24
     c62:	84 23       	and	r24, r20
     c64:	8c 93       	st	X, r24
     c66:	7b c0       	rjmp	.+246    	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
		else	error_enuState 				=			ES_OUT_OF_RANGE;
     c68:	82 e0       	ldi	r24, 0x02	; 2
     c6a:	89 83       	std	Y+1, r24	; 0x01
     c6c:	78 c0       	rjmp	.+240    	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
	}

	else if (Copy_u8PinID >= DIO_PIN16 && Copy_u8PinID < DIO_PIN24 )
     c6e:	8a 81       	ldd	r24, Y+2	; 0x02
     c70:	80 31       	cpi	r24, 0x10	; 16
     c72:	c0 f1       	brcs	.+112    	; 0xce4 <DIO_PINS_enuSetPinDirection+0x168>
     c74:	8a 81       	ldd	r24, Y+2	; 0x02
     c76:	88 31       	cpi	r24, 0x18	; 24
     c78:	a8 f5       	brcc	.+106    	; 0xce4 <DIO_PINS_enuSetPinDirection+0x168>
	{
		Copy_u8PinID -= DIO_PIN16;
     c7a:	8a 81       	ldd	r24, Y+2	; 0x02
     c7c:	80 51       	subi	r24, 0x10	; 16
     c7e:	8a 83       	std	Y+2, r24	; 0x02
		if 		(Copy_u8PinDirection == PIN_OUTPUT)		DDRC|= (ONE<<Copy_u8PinID);
     c80:	8b 81       	ldd	r24, Y+3	; 0x03
     c82:	81 30       	cpi	r24, 0x01	; 1
     c84:	a1 f4       	brne	.+40     	; 0xcae <DIO_PINS_enuSetPinDirection+0x132>
     c86:	a4 e3       	ldi	r26, 0x34	; 52
     c88:	b0 e0       	ldi	r27, 0x00	; 0
     c8a:	e4 e3       	ldi	r30, 0x34	; 52
     c8c:	f0 e0       	ldi	r31, 0x00	; 0
     c8e:	80 81       	ld	r24, Z
     c90:	48 2f       	mov	r20, r24
     c92:	8a 81       	ldd	r24, Y+2	; 0x02
     c94:	28 2f       	mov	r18, r24
     c96:	30 e0       	ldi	r19, 0x00	; 0
     c98:	81 e0       	ldi	r24, 0x01	; 1
     c9a:	90 e0       	ldi	r25, 0x00	; 0
     c9c:	02 2e       	mov	r0, r18
     c9e:	02 c0       	rjmp	.+4      	; 0xca4 <DIO_PINS_enuSetPinDirection+0x128>
     ca0:	88 0f       	add	r24, r24
     ca2:	99 1f       	adc	r25, r25
     ca4:	0a 94       	dec	r0
     ca6:	e2 f7       	brpl	.-8      	; 0xca0 <DIO_PINS_enuSetPinDirection+0x124>
     ca8:	84 2b       	or	r24, r20
     caa:	8c 93       	st	X, r24
     cac:	58 c0       	rjmp	.+176    	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
		else if (! Copy_u8PinDirection)					DDRC&=~(ONE<<Copy_u8PinID);
     cae:	8b 81       	ldd	r24, Y+3	; 0x03
     cb0:	88 23       	and	r24, r24
     cb2:	a9 f4       	brne	.+42     	; 0xcde <DIO_PINS_enuSetPinDirection+0x162>
     cb4:	a4 e3       	ldi	r26, 0x34	; 52
     cb6:	b0 e0       	ldi	r27, 0x00	; 0
     cb8:	e4 e3       	ldi	r30, 0x34	; 52
     cba:	f0 e0       	ldi	r31, 0x00	; 0
     cbc:	80 81       	ld	r24, Z
     cbe:	48 2f       	mov	r20, r24
     cc0:	8a 81       	ldd	r24, Y+2	; 0x02
     cc2:	28 2f       	mov	r18, r24
     cc4:	30 e0       	ldi	r19, 0x00	; 0
     cc6:	81 e0       	ldi	r24, 0x01	; 1
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	02 2e       	mov	r0, r18
     ccc:	02 c0       	rjmp	.+4      	; 0xcd2 <DIO_PINS_enuSetPinDirection+0x156>
     cce:	88 0f       	add	r24, r24
     cd0:	99 1f       	adc	r25, r25
     cd2:	0a 94       	dec	r0
     cd4:	e2 f7       	brpl	.-8      	; 0xcce <DIO_PINS_enuSetPinDirection+0x152>
     cd6:	80 95       	com	r24
     cd8:	84 23       	and	r24, r20
     cda:	8c 93       	st	X, r24
     cdc:	40 c0       	rjmp	.+128    	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
		else	error_enuState 				=			ES_OUT_OF_RANGE;
     cde:	82 e0       	ldi	r24, 0x02	; 2
     ce0:	89 83       	std	Y+1, r24	; 0x01
     ce2:	3d c0       	rjmp	.+122    	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
	}

	else if (Copy_u8PinID >= DIO_PIN24 && Copy_u8PinID < DIO_PIN31 )
     ce4:	8a 81       	ldd	r24, Y+2	; 0x02
     ce6:	88 31       	cpi	r24, 0x18	; 24
     ce8:	c0 f1       	brcs	.+112    	; 0xd5a <DIO_PINS_enuSetPinDirection+0x1de>
     cea:	8a 81       	ldd	r24, Y+2	; 0x02
     cec:	8f 31       	cpi	r24, 0x1F	; 31
     cee:	a8 f5       	brcc	.+106    	; 0xd5a <DIO_PINS_enuSetPinDirection+0x1de>
	{
		Copy_u8PinID -= DIO_PIN24;
     cf0:	8a 81       	ldd	r24, Y+2	; 0x02
     cf2:	88 51       	subi	r24, 0x18	; 24
     cf4:	8a 83       	std	Y+2, r24	; 0x02
		if 		(Copy_u8PinDirection == PIN_OUTPUT)		DDRD|= (ONE<<Copy_u8PinID);
     cf6:	8b 81       	ldd	r24, Y+3	; 0x03
     cf8:	81 30       	cpi	r24, 0x01	; 1
     cfa:	a1 f4       	brne	.+40     	; 0xd24 <DIO_PINS_enuSetPinDirection+0x1a8>
     cfc:	a1 e3       	ldi	r26, 0x31	; 49
     cfe:	b0 e0       	ldi	r27, 0x00	; 0
     d00:	e1 e3       	ldi	r30, 0x31	; 49
     d02:	f0 e0       	ldi	r31, 0x00	; 0
     d04:	80 81       	ld	r24, Z
     d06:	48 2f       	mov	r20, r24
     d08:	8a 81       	ldd	r24, Y+2	; 0x02
     d0a:	28 2f       	mov	r18, r24
     d0c:	30 e0       	ldi	r19, 0x00	; 0
     d0e:	81 e0       	ldi	r24, 0x01	; 1
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	02 2e       	mov	r0, r18
     d14:	02 c0       	rjmp	.+4      	; 0xd1a <DIO_PINS_enuSetPinDirection+0x19e>
     d16:	88 0f       	add	r24, r24
     d18:	99 1f       	adc	r25, r25
     d1a:	0a 94       	dec	r0
     d1c:	e2 f7       	brpl	.-8      	; 0xd16 <DIO_PINS_enuSetPinDirection+0x19a>
     d1e:	84 2b       	or	r24, r20
     d20:	8c 93       	st	X, r24
     d22:	1d c0       	rjmp	.+58     	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
		else if (! Copy_u8PinDirection)					DDRD&=~(ONE<<Copy_u8PinID);
     d24:	8b 81       	ldd	r24, Y+3	; 0x03
     d26:	88 23       	and	r24, r24
     d28:	a9 f4       	brne	.+42     	; 0xd54 <DIO_PINS_enuSetPinDirection+0x1d8>
     d2a:	a1 e3       	ldi	r26, 0x31	; 49
     d2c:	b0 e0       	ldi	r27, 0x00	; 0
     d2e:	e1 e3       	ldi	r30, 0x31	; 49
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	80 81       	ld	r24, Z
     d34:	48 2f       	mov	r20, r24
     d36:	8a 81       	ldd	r24, Y+2	; 0x02
     d38:	28 2f       	mov	r18, r24
     d3a:	30 e0       	ldi	r19, 0x00	; 0
     d3c:	81 e0       	ldi	r24, 0x01	; 1
     d3e:	90 e0       	ldi	r25, 0x00	; 0
     d40:	02 2e       	mov	r0, r18
     d42:	02 c0       	rjmp	.+4      	; 0xd48 <DIO_PINS_enuSetPinDirection+0x1cc>
     d44:	88 0f       	add	r24, r24
     d46:	99 1f       	adc	r25, r25
     d48:	0a 94       	dec	r0
     d4a:	e2 f7       	brpl	.-8      	; 0xd44 <DIO_PINS_enuSetPinDirection+0x1c8>
     d4c:	80 95       	com	r24
     d4e:	84 23       	and	r24, r20
     d50:	8c 93       	st	X, r24
     d52:	05 c0       	rjmp	.+10     	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
		else	error_enuState 				=			ES_OUT_OF_RANGE;
     d54:	82 e0       	ldi	r24, 0x02	; 2
     d56:	89 83       	std	Y+1, r24	; 0x01
     d58:	02 c0       	rjmp	.+4      	; 0xd5e <DIO_PINS_enuSetPinDirection+0x1e2>
	}

	else
	{
		error_enuState	=	ES_NOT_SELECTED;
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
     d5e:	89 81       	ldd	r24, Y+1	; 0x01
}
     d60:	0f 90       	pop	r0
     d62:	0f 90       	pop	r0
     d64:	0f 90       	pop	r0
     d66:	cf 91       	pop	r28
     d68:	df 91       	pop	r29
     d6a:	08 95       	ret

00000d6c <DIO_PINS_enuSetPinValue>:


ERROR_STATES DIO_PINS_enuSetPinValue	(u8 Copy_u8PinID , u8 Copy_u8PinValue)
{
     d6c:	df 93       	push	r29
     d6e:	cf 93       	push	r28
     d70:	00 d0       	rcall	.+0      	; 0xd72 <DIO_PINS_enuSetPinValue+0x6>
     d72:	0f 92       	push	r0
     d74:	cd b7       	in	r28, 0x3d	; 61
     d76:	de b7       	in	r29, 0x3e	; 62
     d78:	8a 83       	std	Y+2, r24	; 0x02
     d7a:	6b 83       	std	Y+3, r22	; 0x03
	ERROR_STATES error_enuState =ES_OK;
     d7c:	19 82       	std	Y+1, r1	; 0x01

	if ( Copy_u8PinID < DIO_PIN8)
     d7e:	8a 81       	ldd	r24, Y+2	; 0x02
     d80:	88 30       	cpi	r24, 0x08	; 8
     d82:	90 f5       	brcc	.+100    	; 0xde8 <DIO_PINS_enuSetPinValue+0x7c>
	{
		if 		(Copy_u8PinValue  == PIN_HIGH)		PORTA|= (ONE<<Copy_u8PinID);
     d84:	8b 81       	ldd	r24, Y+3	; 0x03
     d86:	81 30       	cpi	r24, 0x01	; 1
     d88:	a1 f4       	brne	.+40     	; 0xdb2 <DIO_PINS_enuSetPinValue+0x46>
     d8a:	ab e3       	ldi	r26, 0x3B	; 59
     d8c:	b0 e0       	ldi	r27, 0x00	; 0
     d8e:	eb e3       	ldi	r30, 0x3B	; 59
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	48 2f       	mov	r20, r24
     d96:	8a 81       	ldd	r24, Y+2	; 0x02
     d98:	28 2f       	mov	r18, r24
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	90 e0       	ldi	r25, 0x00	; 0
     da0:	02 2e       	mov	r0, r18
     da2:	02 c0       	rjmp	.+4      	; 0xda8 <DIO_PINS_enuSetPinValue+0x3c>
     da4:	88 0f       	add	r24, r24
     da6:	99 1f       	adc	r25, r25
     da8:	0a 94       	dec	r0
     daa:	e2 f7       	brpl	.-8      	; 0xda4 <DIO_PINS_enuSetPinValue+0x38>
     dac:	84 2b       	or	r24, r20
     dae:	8c 93       	st	X, r24
     db0:	ce c0       	rjmp	.+412    	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
		else if (! Copy_u8PinValue)					PORTA&=~(ONE<<Copy_u8PinID);
     db2:	8b 81       	ldd	r24, Y+3	; 0x03
     db4:	88 23       	and	r24, r24
     db6:	a9 f4       	brne	.+42     	; 0xde2 <DIO_PINS_enuSetPinValue+0x76>
     db8:	ab e3       	ldi	r26, 0x3B	; 59
     dba:	b0 e0       	ldi	r27, 0x00	; 0
     dbc:	eb e3       	ldi	r30, 0x3B	; 59
     dbe:	f0 e0       	ldi	r31, 0x00	; 0
     dc0:	80 81       	ld	r24, Z
     dc2:	48 2f       	mov	r20, r24
     dc4:	8a 81       	ldd	r24, Y+2	; 0x02
     dc6:	28 2f       	mov	r18, r24
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	81 e0       	ldi	r24, 0x01	; 1
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	02 2e       	mov	r0, r18
     dd0:	02 c0       	rjmp	.+4      	; 0xdd6 <DIO_PINS_enuSetPinValue+0x6a>
     dd2:	88 0f       	add	r24, r24
     dd4:	99 1f       	adc	r25, r25
     dd6:	0a 94       	dec	r0
     dd8:	e2 f7       	brpl	.-8      	; 0xdd2 <DIO_PINS_enuSetPinValue+0x66>
     dda:	80 95       	com	r24
     ddc:	84 23       	and	r24, r20
     dde:	8c 93       	st	X, r24
     de0:	b6 c0       	rjmp	.+364    	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
		else	error_enuState 			=			ES_OUT_OF_RANGE;
     de2:	82 e0       	ldi	r24, 0x02	; 2
     de4:	89 83       	std	Y+1, r24	; 0x01
     de6:	b3 c0       	rjmp	.+358    	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
	}

	else if (Copy_u8PinID >= DIO_PIN8 && Copy_u8PinID < DIO_PIN16 )
     de8:	8a 81       	ldd	r24, Y+2	; 0x02
     dea:	88 30       	cpi	r24, 0x08	; 8
     dec:	c0 f1       	brcs	.+112    	; 0xe5e <DIO_PINS_enuSetPinValue+0xf2>
     dee:	8a 81       	ldd	r24, Y+2	; 0x02
     df0:	80 31       	cpi	r24, 0x10	; 16
     df2:	a8 f5       	brcc	.+106    	; 0xe5e <DIO_PINS_enuSetPinValue+0xf2>
	{
		Copy_u8PinID -= DIO_PIN8;
     df4:	8a 81       	ldd	r24, Y+2	; 0x02
     df6:	88 50       	subi	r24, 0x08	; 8
     df8:	8a 83       	std	Y+2, r24	; 0x02
		if 		(Copy_u8PinValue  == PIN_HIGH)		PORTB|= (ONE<<Copy_u8PinID);
     dfa:	8b 81       	ldd	r24, Y+3	; 0x03
     dfc:	81 30       	cpi	r24, 0x01	; 1
     dfe:	a1 f4       	brne	.+40     	; 0xe28 <DIO_PINS_enuSetPinValue+0xbc>
     e00:	a8 e3       	ldi	r26, 0x38	; 56
     e02:	b0 e0       	ldi	r27, 0x00	; 0
     e04:	e8 e3       	ldi	r30, 0x38	; 56
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	80 81       	ld	r24, Z
     e0a:	48 2f       	mov	r20, r24
     e0c:	8a 81       	ldd	r24, Y+2	; 0x02
     e0e:	28 2f       	mov	r18, r24
     e10:	30 e0       	ldi	r19, 0x00	; 0
     e12:	81 e0       	ldi	r24, 0x01	; 1
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	02 2e       	mov	r0, r18
     e18:	02 c0       	rjmp	.+4      	; 0xe1e <DIO_PINS_enuSetPinValue+0xb2>
     e1a:	88 0f       	add	r24, r24
     e1c:	99 1f       	adc	r25, r25
     e1e:	0a 94       	dec	r0
     e20:	e2 f7       	brpl	.-8      	; 0xe1a <DIO_PINS_enuSetPinValue+0xae>
     e22:	84 2b       	or	r24, r20
     e24:	8c 93       	st	X, r24
     e26:	93 c0       	rjmp	.+294    	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
		else if (! Copy_u8PinValue)					PORTB&=~(ONE<<Copy_u8PinID);
     e28:	8b 81       	ldd	r24, Y+3	; 0x03
     e2a:	88 23       	and	r24, r24
     e2c:	a9 f4       	brne	.+42     	; 0xe58 <DIO_PINS_enuSetPinValue+0xec>
     e2e:	a8 e3       	ldi	r26, 0x38	; 56
     e30:	b0 e0       	ldi	r27, 0x00	; 0
     e32:	e8 e3       	ldi	r30, 0x38	; 56
     e34:	f0 e0       	ldi	r31, 0x00	; 0
     e36:	80 81       	ld	r24, Z
     e38:	48 2f       	mov	r20, r24
     e3a:	8a 81       	ldd	r24, Y+2	; 0x02
     e3c:	28 2f       	mov	r18, r24
     e3e:	30 e0       	ldi	r19, 0x00	; 0
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	02 2e       	mov	r0, r18
     e46:	02 c0       	rjmp	.+4      	; 0xe4c <DIO_PINS_enuSetPinValue+0xe0>
     e48:	88 0f       	add	r24, r24
     e4a:	99 1f       	adc	r25, r25
     e4c:	0a 94       	dec	r0
     e4e:	e2 f7       	brpl	.-8      	; 0xe48 <DIO_PINS_enuSetPinValue+0xdc>
     e50:	80 95       	com	r24
     e52:	84 23       	and	r24, r20
     e54:	8c 93       	st	X, r24
     e56:	7b c0       	rjmp	.+246    	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
		else	error_enuState 			=			ES_OUT_OF_RANGE;
     e58:	82 e0       	ldi	r24, 0x02	; 2
     e5a:	89 83       	std	Y+1, r24	; 0x01
     e5c:	78 c0       	rjmp	.+240    	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
	}

	else if (Copy_u8PinID >= DIO_PIN16 && Copy_u8PinID < DIO_PIN24 )
     e5e:	8a 81       	ldd	r24, Y+2	; 0x02
     e60:	80 31       	cpi	r24, 0x10	; 16
     e62:	c0 f1       	brcs	.+112    	; 0xed4 <DIO_PINS_enuSetPinValue+0x168>
     e64:	8a 81       	ldd	r24, Y+2	; 0x02
     e66:	88 31       	cpi	r24, 0x18	; 24
     e68:	a8 f5       	brcc	.+106    	; 0xed4 <DIO_PINS_enuSetPinValue+0x168>
	{
		Copy_u8PinID -= DIO_PIN16;
     e6a:	8a 81       	ldd	r24, Y+2	; 0x02
     e6c:	80 51       	subi	r24, 0x10	; 16
     e6e:	8a 83       	std	Y+2, r24	; 0x02
		if 		(Copy_u8PinValue  == PIN_HIGH)		PORTC|= (ONE<<Copy_u8PinID);
     e70:	8b 81       	ldd	r24, Y+3	; 0x03
     e72:	81 30       	cpi	r24, 0x01	; 1
     e74:	a1 f4       	brne	.+40     	; 0xe9e <DIO_PINS_enuSetPinValue+0x132>
     e76:	a5 e3       	ldi	r26, 0x35	; 53
     e78:	b0 e0       	ldi	r27, 0x00	; 0
     e7a:	e5 e3       	ldi	r30, 0x35	; 53
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	80 81       	ld	r24, Z
     e80:	48 2f       	mov	r20, r24
     e82:	8a 81       	ldd	r24, Y+2	; 0x02
     e84:	28 2f       	mov	r18, r24
     e86:	30 e0       	ldi	r19, 0x00	; 0
     e88:	81 e0       	ldi	r24, 0x01	; 1
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	02 2e       	mov	r0, r18
     e8e:	02 c0       	rjmp	.+4      	; 0xe94 <DIO_PINS_enuSetPinValue+0x128>
     e90:	88 0f       	add	r24, r24
     e92:	99 1f       	adc	r25, r25
     e94:	0a 94       	dec	r0
     e96:	e2 f7       	brpl	.-8      	; 0xe90 <DIO_PINS_enuSetPinValue+0x124>
     e98:	84 2b       	or	r24, r20
     e9a:	8c 93       	st	X, r24
     e9c:	58 c0       	rjmp	.+176    	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
		else if (! Copy_u8PinValue)					PORTC&=~(ONE<<Copy_u8PinID);
     e9e:	8b 81       	ldd	r24, Y+3	; 0x03
     ea0:	88 23       	and	r24, r24
     ea2:	a9 f4       	brne	.+42     	; 0xece <DIO_PINS_enuSetPinValue+0x162>
     ea4:	a5 e3       	ldi	r26, 0x35	; 53
     ea6:	b0 e0       	ldi	r27, 0x00	; 0
     ea8:	e5 e3       	ldi	r30, 0x35	; 53
     eaa:	f0 e0       	ldi	r31, 0x00	; 0
     eac:	80 81       	ld	r24, Z
     eae:	48 2f       	mov	r20, r24
     eb0:	8a 81       	ldd	r24, Y+2	; 0x02
     eb2:	28 2f       	mov	r18, r24
     eb4:	30 e0       	ldi	r19, 0x00	; 0
     eb6:	81 e0       	ldi	r24, 0x01	; 1
     eb8:	90 e0       	ldi	r25, 0x00	; 0
     eba:	02 2e       	mov	r0, r18
     ebc:	02 c0       	rjmp	.+4      	; 0xec2 <DIO_PINS_enuSetPinValue+0x156>
     ebe:	88 0f       	add	r24, r24
     ec0:	99 1f       	adc	r25, r25
     ec2:	0a 94       	dec	r0
     ec4:	e2 f7       	brpl	.-8      	; 0xebe <DIO_PINS_enuSetPinValue+0x152>
     ec6:	80 95       	com	r24
     ec8:	84 23       	and	r24, r20
     eca:	8c 93       	st	X, r24
     ecc:	40 c0       	rjmp	.+128    	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
		else	error_enuState 			=			ES_OUT_OF_RANGE;
     ece:	82 e0       	ldi	r24, 0x02	; 2
     ed0:	89 83       	std	Y+1, r24	; 0x01
     ed2:	3d c0       	rjmp	.+122    	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
	}

	else if (Copy_u8PinID >= DIO_PIN24 && Copy_u8PinID < DIO_PIN31 )
     ed4:	8a 81       	ldd	r24, Y+2	; 0x02
     ed6:	88 31       	cpi	r24, 0x18	; 24
     ed8:	c0 f1       	brcs	.+112    	; 0xf4a <DIO_PINS_enuSetPinValue+0x1de>
     eda:	8a 81       	ldd	r24, Y+2	; 0x02
     edc:	8f 31       	cpi	r24, 0x1F	; 31
     ede:	a8 f5       	brcc	.+106    	; 0xf4a <DIO_PINS_enuSetPinValue+0x1de>
	{
		Copy_u8PinID -= DIO_PIN24;
     ee0:	8a 81       	ldd	r24, Y+2	; 0x02
     ee2:	88 51       	subi	r24, 0x18	; 24
     ee4:	8a 83       	std	Y+2, r24	; 0x02
		if 		(Copy_u8PinValue  == PIN_HIGH)		PORTD|= (ONE<<Copy_u8PinID);
     ee6:	8b 81       	ldd	r24, Y+3	; 0x03
     ee8:	81 30       	cpi	r24, 0x01	; 1
     eea:	a1 f4       	brne	.+40     	; 0xf14 <DIO_PINS_enuSetPinValue+0x1a8>
     eec:	a2 e3       	ldi	r26, 0x32	; 50
     eee:	b0 e0       	ldi	r27, 0x00	; 0
     ef0:	e2 e3       	ldi	r30, 0x32	; 50
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	80 81       	ld	r24, Z
     ef6:	48 2f       	mov	r20, r24
     ef8:	8a 81       	ldd	r24, Y+2	; 0x02
     efa:	28 2f       	mov	r18, r24
     efc:	30 e0       	ldi	r19, 0x00	; 0
     efe:	81 e0       	ldi	r24, 0x01	; 1
     f00:	90 e0       	ldi	r25, 0x00	; 0
     f02:	02 2e       	mov	r0, r18
     f04:	02 c0       	rjmp	.+4      	; 0xf0a <DIO_PINS_enuSetPinValue+0x19e>
     f06:	88 0f       	add	r24, r24
     f08:	99 1f       	adc	r25, r25
     f0a:	0a 94       	dec	r0
     f0c:	e2 f7       	brpl	.-8      	; 0xf06 <DIO_PINS_enuSetPinValue+0x19a>
     f0e:	84 2b       	or	r24, r20
     f10:	8c 93       	st	X, r24
     f12:	1d c0       	rjmp	.+58     	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
		else if (! Copy_u8PinValue)					PORTD&=~(ONE<<Copy_u8PinID);
     f14:	8b 81       	ldd	r24, Y+3	; 0x03
     f16:	88 23       	and	r24, r24
     f18:	a9 f4       	brne	.+42     	; 0xf44 <DIO_PINS_enuSetPinValue+0x1d8>
     f1a:	a2 e3       	ldi	r26, 0x32	; 50
     f1c:	b0 e0       	ldi	r27, 0x00	; 0
     f1e:	e2 e3       	ldi	r30, 0x32	; 50
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	80 81       	ld	r24, Z
     f24:	48 2f       	mov	r20, r24
     f26:	8a 81       	ldd	r24, Y+2	; 0x02
     f28:	28 2f       	mov	r18, r24
     f2a:	30 e0       	ldi	r19, 0x00	; 0
     f2c:	81 e0       	ldi	r24, 0x01	; 1
     f2e:	90 e0       	ldi	r25, 0x00	; 0
     f30:	02 2e       	mov	r0, r18
     f32:	02 c0       	rjmp	.+4      	; 0xf38 <DIO_PINS_enuSetPinValue+0x1cc>
     f34:	88 0f       	add	r24, r24
     f36:	99 1f       	adc	r25, r25
     f38:	0a 94       	dec	r0
     f3a:	e2 f7       	brpl	.-8      	; 0xf34 <DIO_PINS_enuSetPinValue+0x1c8>
     f3c:	80 95       	com	r24
     f3e:	84 23       	and	r24, r20
     f40:	8c 93       	st	X, r24
     f42:	05 c0       	rjmp	.+10     	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
		else	error_enuState 			=			ES_OUT_OF_RANGE;
     f44:	82 e0       	ldi	r24, 0x02	; 2
     f46:	89 83       	std	Y+1, r24	; 0x01
     f48:	02 c0       	rjmp	.+4      	; 0xf4e <DIO_PINS_enuSetPinValue+0x1e2>
	}

	else
	{
		error_enuState	=	ES_NOT_SELECTED;
     f4a:	83 e0       	ldi	r24, 0x03	; 3
     f4c:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
     f4e:	89 81       	ldd	r24, Y+1	; 0x01
}
     f50:	0f 90       	pop	r0
     f52:	0f 90       	pop	r0
     f54:	0f 90       	pop	r0
     f56:	cf 91       	pop	r28
     f58:	df 91       	pop	r29
     f5a:	08 95       	ret

00000f5c <DIO_PINS_enuTogglePin>:


ERROR_STATES DIO_PINS_enuTogglePin		( u8 Copy_u8PinID )
{
     f5c:	df 93       	push	r29
     f5e:	cf 93       	push	r28
     f60:	00 d0       	rcall	.+0      	; 0xf62 <DIO_PINS_enuTogglePin+0x6>
     f62:	cd b7       	in	r28, 0x3d	; 61
     f64:	de b7       	in	r29, 0x3e	; 62
     f66:	8a 83       	std	Y+2, r24	; 0x02
	ERROR_STATES error_enuState =ES_NOT_OK;
     f68:	81 e0       	ldi	r24, 0x01	; 1
     f6a:	89 83       	std	Y+1, r24	; 0x01


	if ( Copy_u8PinID < DIO_PIN8 )
     f6c:	8a 81       	ldd	r24, Y+2	; 0x02
     f6e:	88 30       	cpi	r24, 0x08	; 8
     f70:	a8 f4       	brcc	.+42     	; 0xf9c <DIO_PINS_enuTogglePin+0x40>
	{
		PORTA ^= (ONE<<Copy_u8PinID);
     f72:	ab e3       	ldi	r26, 0x3B	; 59
     f74:	b0 e0       	ldi	r27, 0x00	; 0
     f76:	eb e3       	ldi	r30, 0x3B	; 59
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	80 81       	ld	r24, Z
     f7c:	48 2f       	mov	r20, r24
     f7e:	8a 81       	ldd	r24, Y+2	; 0x02
     f80:	28 2f       	mov	r18, r24
     f82:	30 e0       	ldi	r19, 0x00	; 0
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	90 e0       	ldi	r25, 0x00	; 0
     f88:	02 2e       	mov	r0, r18
     f8a:	02 c0       	rjmp	.+4      	; 0xf90 <DIO_PINS_enuTogglePin+0x34>
     f8c:	88 0f       	add	r24, r24
     f8e:	99 1f       	adc	r25, r25
     f90:	0a 94       	dec	r0
     f92:	e2 f7       	brpl	.-8      	; 0xf8c <DIO_PINS_enuTogglePin+0x30>
     f94:	84 27       	eor	r24, r20
     f96:	8c 93       	st	X, r24
		error_enuState =ES_OK;
     f98:	19 82       	std	Y+1, r1	; 0x01
     f9a:	5c c0       	rjmp	.+184    	; 0x1054 <DIO_PINS_enuTogglePin+0xf8>
	}

	else if (Copy_u8PinID >= DIO_PIN8 && Copy_u8PinID < DIO_PIN16 )
     f9c:	8a 81       	ldd	r24, Y+2	; 0x02
     f9e:	88 30       	cpi	r24, 0x08	; 8
     fa0:	d8 f0       	brcs	.+54     	; 0xfd8 <DIO_PINS_enuTogglePin+0x7c>
     fa2:	8a 81       	ldd	r24, Y+2	; 0x02
     fa4:	80 31       	cpi	r24, 0x10	; 16
     fa6:	c0 f4       	brcc	.+48     	; 0xfd8 <DIO_PINS_enuTogglePin+0x7c>
	{
		Copy_u8PinID -= DIO_PIN8;
     fa8:	8a 81       	ldd	r24, Y+2	; 0x02
     faa:	88 50       	subi	r24, 0x08	; 8
     fac:	8a 83       	std	Y+2, r24	; 0x02
		PORTB ^= (ONE<<Copy_u8PinID);
     fae:	a8 e3       	ldi	r26, 0x38	; 56
     fb0:	b0 e0       	ldi	r27, 0x00	; 0
     fb2:	e8 e3       	ldi	r30, 0x38	; 56
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	80 81       	ld	r24, Z
     fb8:	48 2f       	mov	r20, r24
     fba:	8a 81       	ldd	r24, Y+2	; 0x02
     fbc:	28 2f       	mov	r18, r24
     fbe:	30 e0       	ldi	r19, 0x00	; 0
     fc0:	81 e0       	ldi	r24, 0x01	; 1
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	02 2e       	mov	r0, r18
     fc6:	02 c0       	rjmp	.+4      	; 0xfcc <DIO_PINS_enuTogglePin+0x70>
     fc8:	88 0f       	add	r24, r24
     fca:	99 1f       	adc	r25, r25
     fcc:	0a 94       	dec	r0
     fce:	e2 f7       	brpl	.-8      	; 0xfc8 <DIO_PINS_enuTogglePin+0x6c>
     fd0:	84 27       	eor	r24, r20
     fd2:	8c 93       	st	X, r24
		error_enuState =ES_OK;
     fd4:	19 82       	std	Y+1, r1	; 0x01
     fd6:	3e c0       	rjmp	.+124    	; 0x1054 <DIO_PINS_enuTogglePin+0xf8>
	}

	else if (Copy_u8PinID >= DIO_PIN16 && Copy_u8PinID < DIO_PIN24 )
     fd8:	8a 81       	ldd	r24, Y+2	; 0x02
     fda:	80 31       	cpi	r24, 0x10	; 16
     fdc:	d8 f0       	brcs	.+54     	; 0x1014 <DIO_PINS_enuTogglePin+0xb8>
     fde:	8a 81       	ldd	r24, Y+2	; 0x02
     fe0:	88 31       	cpi	r24, 0x18	; 24
     fe2:	c0 f4       	brcc	.+48     	; 0x1014 <DIO_PINS_enuTogglePin+0xb8>
	{
		Copy_u8PinID -= DIO_PIN16;
     fe4:	8a 81       	ldd	r24, Y+2	; 0x02
     fe6:	80 51       	subi	r24, 0x10	; 16
     fe8:	8a 83       	std	Y+2, r24	; 0x02
		PORTC ^= (ONE<<Copy_u8PinID);
     fea:	a5 e3       	ldi	r26, 0x35	; 53
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	e5 e3       	ldi	r30, 0x35	; 53
     ff0:	f0 e0       	ldi	r31, 0x00	; 0
     ff2:	80 81       	ld	r24, Z
     ff4:	48 2f       	mov	r20, r24
     ff6:	8a 81       	ldd	r24, Y+2	; 0x02
     ff8:	28 2f       	mov	r18, r24
     ffa:	30 e0       	ldi	r19, 0x00	; 0
     ffc:	81 e0       	ldi	r24, 0x01	; 1
     ffe:	90 e0       	ldi	r25, 0x00	; 0
    1000:	02 2e       	mov	r0, r18
    1002:	02 c0       	rjmp	.+4      	; 0x1008 <DIO_PINS_enuTogglePin+0xac>
    1004:	88 0f       	add	r24, r24
    1006:	99 1f       	adc	r25, r25
    1008:	0a 94       	dec	r0
    100a:	e2 f7       	brpl	.-8      	; 0x1004 <DIO_PINS_enuTogglePin+0xa8>
    100c:	84 27       	eor	r24, r20
    100e:	8c 93       	st	X, r24
		error_enuState =ES_OK;
    1010:	19 82       	std	Y+1, r1	; 0x01
    1012:	20 c0       	rjmp	.+64     	; 0x1054 <DIO_PINS_enuTogglePin+0xf8>
	}
	else if (Copy_u8PinID >= DIO_PIN24 && Copy_u8PinID < DIO_PIN31 )
    1014:	8a 81       	ldd	r24, Y+2	; 0x02
    1016:	88 31       	cpi	r24, 0x18	; 24
    1018:	d8 f0       	brcs	.+54     	; 0x1050 <DIO_PINS_enuTogglePin+0xf4>
    101a:	8a 81       	ldd	r24, Y+2	; 0x02
    101c:	8f 31       	cpi	r24, 0x1F	; 31
    101e:	c0 f4       	brcc	.+48     	; 0x1050 <DIO_PINS_enuTogglePin+0xf4>
	{
		Copy_u8PinID -= DIO_PIN24;
    1020:	8a 81       	ldd	r24, Y+2	; 0x02
    1022:	88 51       	subi	r24, 0x18	; 24
    1024:	8a 83       	std	Y+2, r24	; 0x02
		PORTD ^= (ONE<<Copy_u8PinID);
    1026:	a2 e3       	ldi	r26, 0x32	; 50
    1028:	b0 e0       	ldi	r27, 0x00	; 0
    102a:	e2 e3       	ldi	r30, 0x32	; 50
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	80 81       	ld	r24, Z
    1030:	48 2f       	mov	r20, r24
    1032:	8a 81       	ldd	r24, Y+2	; 0x02
    1034:	28 2f       	mov	r18, r24
    1036:	30 e0       	ldi	r19, 0x00	; 0
    1038:	81 e0       	ldi	r24, 0x01	; 1
    103a:	90 e0       	ldi	r25, 0x00	; 0
    103c:	02 2e       	mov	r0, r18
    103e:	02 c0       	rjmp	.+4      	; 0x1044 <DIO_PINS_enuTogglePin+0xe8>
    1040:	88 0f       	add	r24, r24
    1042:	99 1f       	adc	r25, r25
    1044:	0a 94       	dec	r0
    1046:	e2 f7       	brpl	.-8      	; 0x1040 <DIO_PINS_enuTogglePin+0xe4>
    1048:	84 27       	eor	r24, r20
    104a:	8c 93       	st	X, r24
		error_enuState =ES_OK;
    104c:	19 82       	std	Y+1, r1	; 0x01
    104e:	02 c0       	rjmp	.+4      	; 0x1054 <DIO_PINS_enuTogglePin+0xf8>
	}

	else
	{
		error_enuState	=	ES_NOT_SELECTED;
    1050:	83 e0       	ldi	r24, 0x03	; 3
    1052:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
    1054:	89 81       	ldd	r24, Y+1	; 0x01
}
    1056:	0f 90       	pop	r0
    1058:	0f 90       	pop	r0
    105a:	cf 91       	pop	r28
    105c:	df 91       	pop	r29
    105e:	08 95       	ret

00001060 <DIO_PINS_enuGetPinValue>:


ERROR_STATES DIO_PINS_enuGetPinValue	(u8 Copy_u8PinID , u8 * Copy_Pu8PinValue)
{
    1060:	df 93       	push	r29
    1062:	cf 93       	push	r28
    1064:	00 d0       	rcall	.+0      	; 0x1066 <DIO_PINS_enuGetPinValue+0x6>
    1066:	00 d0       	rcall	.+0      	; 0x1068 <DIO_PINS_enuGetPinValue+0x8>
    1068:	cd b7       	in	r28, 0x3d	; 61
    106a:	de b7       	in	r29, 0x3e	; 62
    106c:	8a 83       	std	Y+2, r24	; 0x02
    106e:	7c 83       	std	Y+4, r23	; 0x04
    1070:	6b 83       	std	Y+3, r22	; 0x03
	ERROR_STATES error_enuState =ES_NOT_OK;
    1072:	81 e0       	ldi	r24, 0x01	; 1
    1074:	89 83       	std	Y+1, r24	; 0x01

	if ( Copy_u8PinID < DIO_PIN8 )
    1076:	8a 81       	ldd	r24, Y+2	; 0x02
    1078:	88 30       	cpi	r24, 0x08	; 8
    107a:	a8 f4       	brcc	.+42     	; 0x10a6 <DIO_PINS_enuGetPinValue+0x46>
	{
		* Copy_Pu8PinValue = ((PINA >> Copy_u8PinID) & ONE );
    107c:	e9 e3       	ldi	r30, 0x39	; 57
    107e:	f0 e0       	ldi	r31, 0x00	; 0
    1080:	80 81       	ld	r24, Z
    1082:	28 2f       	mov	r18, r24
    1084:	30 e0       	ldi	r19, 0x00	; 0
    1086:	8a 81       	ldd	r24, Y+2	; 0x02
    1088:	88 2f       	mov	r24, r24
    108a:	90 e0       	ldi	r25, 0x00	; 0
    108c:	a9 01       	movw	r20, r18
    108e:	02 c0       	rjmp	.+4      	; 0x1094 <DIO_PINS_enuGetPinValue+0x34>
    1090:	55 95       	asr	r21
    1092:	47 95       	ror	r20
    1094:	8a 95       	dec	r24
    1096:	e2 f7       	brpl	.-8      	; 0x1090 <DIO_PINS_enuGetPinValue+0x30>
    1098:	ca 01       	movw	r24, r20
    109a:	81 70       	andi	r24, 0x01	; 1
    109c:	eb 81       	ldd	r30, Y+3	; 0x03
    109e:	fc 81       	ldd	r31, Y+4	; 0x04
    10a0:	80 83       	st	Z, r24
		error_enuState =ES_OK;
    10a2:	19 82       	std	Y+1, r1	; 0x01
    10a4:	5c c0       	rjmp	.+184    	; 0x115e <DIO_PINS_enuGetPinValue+0xfe>
	}

	else if (Copy_u8PinID >= DIO_PIN8 && Copy_u8PinID < DIO_PIN16 )
    10a6:	8a 81       	ldd	r24, Y+2	; 0x02
    10a8:	88 30       	cpi	r24, 0x08	; 8
    10aa:	d8 f0       	brcs	.+54     	; 0x10e2 <DIO_PINS_enuGetPinValue+0x82>
    10ac:	8a 81       	ldd	r24, Y+2	; 0x02
    10ae:	80 31       	cpi	r24, 0x10	; 16
    10b0:	c0 f4       	brcc	.+48     	; 0x10e2 <DIO_PINS_enuGetPinValue+0x82>
	{
		Copy_u8PinID -= DIO_PIN8;
    10b2:	8a 81       	ldd	r24, Y+2	; 0x02
    10b4:	88 50       	subi	r24, 0x08	; 8
    10b6:	8a 83       	std	Y+2, r24	; 0x02
		* Copy_Pu8PinValue = ((PINB >> Copy_u8PinID) & ONE );
    10b8:	e6 e3       	ldi	r30, 0x36	; 54
    10ba:	f0 e0       	ldi	r31, 0x00	; 0
    10bc:	80 81       	ld	r24, Z
    10be:	28 2f       	mov	r18, r24
    10c0:	30 e0       	ldi	r19, 0x00	; 0
    10c2:	8a 81       	ldd	r24, Y+2	; 0x02
    10c4:	88 2f       	mov	r24, r24
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	a9 01       	movw	r20, r18
    10ca:	02 c0       	rjmp	.+4      	; 0x10d0 <DIO_PINS_enuGetPinValue+0x70>
    10cc:	55 95       	asr	r21
    10ce:	47 95       	ror	r20
    10d0:	8a 95       	dec	r24
    10d2:	e2 f7       	brpl	.-8      	; 0x10cc <DIO_PINS_enuGetPinValue+0x6c>
    10d4:	ca 01       	movw	r24, r20
    10d6:	81 70       	andi	r24, 0x01	; 1
    10d8:	eb 81       	ldd	r30, Y+3	; 0x03
    10da:	fc 81       	ldd	r31, Y+4	; 0x04
    10dc:	80 83       	st	Z, r24
		error_enuState =ES_OK;
    10de:	19 82       	std	Y+1, r1	; 0x01
    10e0:	3e c0       	rjmp	.+124    	; 0x115e <DIO_PINS_enuGetPinValue+0xfe>
	}

	else if (Copy_u8PinID >= DIO_PIN16 && Copy_u8PinID < DIO_PIN24 )
    10e2:	8a 81       	ldd	r24, Y+2	; 0x02
    10e4:	80 31       	cpi	r24, 0x10	; 16
    10e6:	d8 f0       	brcs	.+54     	; 0x111e <DIO_PINS_enuGetPinValue+0xbe>
    10e8:	8a 81       	ldd	r24, Y+2	; 0x02
    10ea:	88 31       	cpi	r24, 0x18	; 24
    10ec:	c0 f4       	brcc	.+48     	; 0x111e <DIO_PINS_enuGetPinValue+0xbe>
	{
		Copy_u8PinID -= DIO_PIN16;
    10ee:	8a 81       	ldd	r24, Y+2	; 0x02
    10f0:	80 51       	subi	r24, 0x10	; 16
    10f2:	8a 83       	std	Y+2, r24	; 0x02
		* Copy_Pu8PinValue = ((PINC >> Copy_u8PinID) & ONE );
    10f4:	e3 e3       	ldi	r30, 0x33	; 51
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	80 81       	ld	r24, Z
    10fa:	28 2f       	mov	r18, r24
    10fc:	30 e0       	ldi	r19, 0x00	; 0
    10fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1100:	88 2f       	mov	r24, r24
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	a9 01       	movw	r20, r18
    1106:	02 c0       	rjmp	.+4      	; 0x110c <DIO_PINS_enuGetPinValue+0xac>
    1108:	55 95       	asr	r21
    110a:	47 95       	ror	r20
    110c:	8a 95       	dec	r24
    110e:	e2 f7       	brpl	.-8      	; 0x1108 <DIO_PINS_enuGetPinValue+0xa8>
    1110:	ca 01       	movw	r24, r20
    1112:	81 70       	andi	r24, 0x01	; 1
    1114:	eb 81       	ldd	r30, Y+3	; 0x03
    1116:	fc 81       	ldd	r31, Y+4	; 0x04
    1118:	80 83       	st	Z, r24
		error_enuState =ES_OK;
    111a:	19 82       	std	Y+1, r1	; 0x01
    111c:	20 c0       	rjmp	.+64     	; 0x115e <DIO_PINS_enuGetPinValue+0xfe>
	}

	else if (Copy_u8PinID >= DIO_PIN24 && Copy_u8PinID < DIO_PIN31 )
    111e:	8a 81       	ldd	r24, Y+2	; 0x02
    1120:	88 31       	cpi	r24, 0x18	; 24
    1122:	d8 f0       	brcs	.+54     	; 0x115a <DIO_PINS_enuGetPinValue+0xfa>
    1124:	8a 81       	ldd	r24, Y+2	; 0x02
    1126:	8f 31       	cpi	r24, 0x1F	; 31
    1128:	c0 f4       	brcc	.+48     	; 0x115a <DIO_PINS_enuGetPinValue+0xfa>
	{
		Copy_u8PinID -= DIO_PIN24;
    112a:	8a 81       	ldd	r24, Y+2	; 0x02
    112c:	88 51       	subi	r24, 0x18	; 24
    112e:	8a 83       	std	Y+2, r24	; 0x02
		* Copy_Pu8PinValue = ((PIND >> Copy_u8PinID) & ONE );
    1130:	e0 e3       	ldi	r30, 0x30	; 48
    1132:	f0 e0       	ldi	r31, 0x00	; 0
    1134:	80 81       	ld	r24, Z
    1136:	28 2f       	mov	r18, r24
    1138:	30 e0       	ldi	r19, 0x00	; 0
    113a:	8a 81       	ldd	r24, Y+2	; 0x02
    113c:	88 2f       	mov	r24, r24
    113e:	90 e0       	ldi	r25, 0x00	; 0
    1140:	a9 01       	movw	r20, r18
    1142:	02 c0       	rjmp	.+4      	; 0x1148 <DIO_PINS_enuGetPinValue+0xe8>
    1144:	55 95       	asr	r21
    1146:	47 95       	ror	r20
    1148:	8a 95       	dec	r24
    114a:	e2 f7       	brpl	.-8      	; 0x1144 <DIO_PINS_enuGetPinValue+0xe4>
    114c:	ca 01       	movw	r24, r20
    114e:	81 70       	andi	r24, 0x01	; 1
    1150:	eb 81       	ldd	r30, Y+3	; 0x03
    1152:	fc 81       	ldd	r31, Y+4	; 0x04
    1154:	80 83       	st	Z, r24
		error_enuState =ES_OK;
    1156:	19 82       	std	Y+1, r1	; 0x01
    1158:	02 c0       	rjmp	.+4      	; 0x115e <DIO_PINS_enuGetPinValue+0xfe>
	}

	else
	{
		error_enuState	=	ES_NOT_SELECTED;
    115a:	83 e0       	ldi	r24, 0x03	; 3
    115c:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
    115e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1160:	0f 90       	pop	r0
    1162:	0f 90       	pop	r0
    1164:	0f 90       	pop	r0
    1166:	0f 90       	pop	r0
    1168:	cf 91       	pop	r28
    116a:	df 91       	pop	r29
    116c:	08 95       	ret

0000116e <DIO_enuSetPinDirection>:
/*************   Use these function to  configure DIO by PORTS   *************/
/*****************************************************************************/


ERROR_STATES DIO_enuSetPinDirection 	(u8 Copy_u8PortID , u8 Copy_u8PinID , u8 Copy_u8PinDirection)
{
    116e:	df 93       	push	r29
    1170:	cf 93       	push	r28
    1172:	00 d0       	rcall	.+0      	; 0x1174 <DIO_enuSetPinDirection+0x6>
    1174:	00 d0       	rcall	.+0      	; 0x1176 <DIO_enuSetPinDirection+0x8>
    1176:	00 d0       	rcall	.+0      	; 0x1178 <DIO_enuSetPinDirection+0xa>
    1178:	cd b7       	in	r28, 0x3d	; 61
    117a:	de b7       	in	r29, 0x3e	; 62
    117c:	8a 83       	std	Y+2, r24	; 0x02
    117e:	6b 83       	std	Y+3, r22	; 0x03
    1180:	4c 83       	std	Y+4, r20	; 0x04
	ERROR_STATES error_enuState =ES_NOT_OK;
    1182:	81 e0       	ldi	r24, 0x01	; 1
    1184:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PinID < DIO_PIN8 && Copy_u8PinDirection <= PIN_OUTPUT)
    1186:	8b 81       	ldd	r24, Y+3	; 0x03
    1188:	88 30       	cpi	r24, 0x08	; 8
    118a:	08 f0       	brcs	.+2      	; 0x118e <DIO_enuSetPinDirection+0x20>
    118c:	b2 c0       	rjmp	.+356    	; 0x12f2 <DIO_enuSetPinDirection+0x184>
    118e:	8c 81       	ldd	r24, Y+4	; 0x04
    1190:	82 30       	cpi	r24, 0x02	; 2
    1192:	08 f0       	brcs	.+2      	; 0x1196 <DIO_enuSetPinDirection+0x28>
    1194:	ae c0       	rjmp	.+348    	; 0x12f2 <DIO_enuSetPinDirection+0x184>
	{
		error_enuState = ES_OK;
    1196:	19 82       	std	Y+1, r1	; 0x01
		switch (Copy_u8PortID)
    1198:	8a 81       	ldd	r24, Y+2	; 0x02
    119a:	28 2f       	mov	r18, r24
    119c:	30 e0       	ldi	r19, 0x00	; 0
    119e:	3e 83       	std	Y+6, r19	; 0x06
    11a0:	2d 83       	std	Y+5, r18	; 0x05
    11a2:	6d 81       	ldd	r22, Y+5	; 0x05
    11a4:	7e 81       	ldd	r23, Y+6	; 0x06
    11a6:	61 30       	cpi	r22, 0x01	; 1
    11a8:	71 05       	cpc	r23, r1
    11aa:	d1 f1       	breq	.+116    	; 0x1220 <DIO_enuSetPinDirection+0xb2>
    11ac:	8d 81       	ldd	r24, Y+5	; 0x05
    11ae:	9e 81       	ldd	r25, Y+6	; 0x06
    11b0:	82 30       	cpi	r24, 0x02	; 2
    11b2:	91 05       	cpc	r25, r1
    11b4:	34 f4       	brge	.+12     	; 0x11c2 <DIO_enuSetPinDirection+0x54>
    11b6:	2d 81       	ldd	r18, Y+5	; 0x05
    11b8:	3e 81       	ldd	r19, Y+6	; 0x06
    11ba:	21 15       	cp	r18, r1
    11bc:	31 05       	cpc	r19, r1
    11be:	71 f0       	breq	.+28     	; 0x11dc <DIO_enuSetPinDirection+0x6e>
    11c0:	95 c0       	rjmp	.+298    	; 0x12ec <DIO_enuSetPinDirection+0x17e>
    11c2:	6d 81       	ldd	r22, Y+5	; 0x05
    11c4:	7e 81       	ldd	r23, Y+6	; 0x06
    11c6:	62 30       	cpi	r22, 0x02	; 2
    11c8:	71 05       	cpc	r23, r1
    11ca:	09 f4       	brne	.+2      	; 0x11ce <DIO_enuSetPinDirection+0x60>
    11cc:	4b c0       	rjmp	.+150    	; 0x1264 <DIO_enuSetPinDirection+0xf6>
    11ce:	8d 81       	ldd	r24, Y+5	; 0x05
    11d0:	9e 81       	ldd	r25, Y+6	; 0x06
    11d2:	83 30       	cpi	r24, 0x03	; 3
    11d4:	91 05       	cpc	r25, r1
    11d6:	09 f4       	brne	.+2      	; 0x11da <DIO_enuSetPinDirection+0x6c>
    11d8:	67 c0       	rjmp	.+206    	; 0x12a8 <DIO_enuSetPinDirection+0x13a>
    11da:	88 c0       	rjmp	.+272    	; 0x12ec <DIO_enuSetPinDirection+0x17e>
		{
		case DIO_PORT_A:	ASSIGN_BIT(DDRA , Copy_u8PinID , Copy_u8PinDirection);	break;
    11dc:	aa e3       	ldi	r26, 0x3A	; 58
    11de:	b0 e0       	ldi	r27, 0x00	; 0
    11e0:	ea e3       	ldi	r30, 0x3A	; 58
    11e2:	f0 e0       	ldi	r31, 0x00	; 0
    11e4:	80 81       	ld	r24, Z
    11e6:	48 2f       	mov	r20, r24
    11e8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ea:	28 2f       	mov	r18, r24
    11ec:	30 e0       	ldi	r19, 0x00	; 0
    11ee:	81 e0       	ldi	r24, 0x01	; 1
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	02 c0       	rjmp	.+4      	; 0x11f8 <DIO_enuSetPinDirection+0x8a>
    11f4:	88 0f       	add	r24, r24
    11f6:	99 1f       	adc	r25, r25
    11f8:	2a 95       	dec	r18
    11fa:	e2 f7       	brpl	.-8      	; 0x11f4 <DIO_enuSetPinDirection+0x86>
    11fc:	80 95       	com	r24
    11fe:	48 23       	and	r20, r24
    1200:	8c 81       	ldd	r24, Y+4	; 0x04
    1202:	28 2f       	mov	r18, r24
    1204:	30 e0       	ldi	r19, 0x00	; 0
    1206:	8b 81       	ldd	r24, Y+3	; 0x03
    1208:	88 2f       	mov	r24, r24
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	b9 01       	movw	r22, r18
    120e:	02 c0       	rjmp	.+4      	; 0x1214 <DIO_enuSetPinDirection+0xa6>
    1210:	66 0f       	add	r22, r22
    1212:	77 1f       	adc	r23, r23
    1214:	8a 95       	dec	r24
    1216:	e2 f7       	brpl	.-8      	; 0x1210 <DIO_enuSetPinDirection+0xa2>
    1218:	cb 01       	movw	r24, r22
    121a:	84 2b       	or	r24, r20
    121c:	8c 93       	st	X, r24
    121e:	6b c0       	rjmp	.+214    	; 0x12f6 <DIO_enuSetPinDirection+0x188>
		case DIO_PORT_B:	ASSIGN_BIT(DDRB , Copy_u8PinID , Copy_u8PinDirection);	break;
    1220:	a7 e3       	ldi	r26, 0x37	; 55
    1222:	b0 e0       	ldi	r27, 0x00	; 0
    1224:	e7 e3       	ldi	r30, 0x37	; 55
    1226:	f0 e0       	ldi	r31, 0x00	; 0
    1228:	80 81       	ld	r24, Z
    122a:	48 2f       	mov	r20, r24
    122c:	8b 81       	ldd	r24, Y+3	; 0x03
    122e:	28 2f       	mov	r18, r24
    1230:	30 e0       	ldi	r19, 0x00	; 0
    1232:	81 e0       	ldi	r24, 0x01	; 1
    1234:	90 e0       	ldi	r25, 0x00	; 0
    1236:	02 c0       	rjmp	.+4      	; 0x123c <DIO_enuSetPinDirection+0xce>
    1238:	88 0f       	add	r24, r24
    123a:	99 1f       	adc	r25, r25
    123c:	2a 95       	dec	r18
    123e:	e2 f7       	brpl	.-8      	; 0x1238 <DIO_enuSetPinDirection+0xca>
    1240:	80 95       	com	r24
    1242:	48 23       	and	r20, r24
    1244:	8c 81       	ldd	r24, Y+4	; 0x04
    1246:	28 2f       	mov	r18, r24
    1248:	30 e0       	ldi	r19, 0x00	; 0
    124a:	8b 81       	ldd	r24, Y+3	; 0x03
    124c:	88 2f       	mov	r24, r24
    124e:	90 e0       	ldi	r25, 0x00	; 0
    1250:	b9 01       	movw	r22, r18
    1252:	02 c0       	rjmp	.+4      	; 0x1258 <DIO_enuSetPinDirection+0xea>
    1254:	66 0f       	add	r22, r22
    1256:	77 1f       	adc	r23, r23
    1258:	8a 95       	dec	r24
    125a:	e2 f7       	brpl	.-8      	; 0x1254 <DIO_enuSetPinDirection+0xe6>
    125c:	cb 01       	movw	r24, r22
    125e:	84 2b       	or	r24, r20
    1260:	8c 93       	st	X, r24
    1262:	49 c0       	rjmp	.+146    	; 0x12f6 <DIO_enuSetPinDirection+0x188>
		case DIO_PORT_C:	ASSIGN_BIT(DDRC , Copy_u8PinID , Copy_u8PinDirection);	break;
    1264:	a4 e3       	ldi	r26, 0x34	; 52
    1266:	b0 e0       	ldi	r27, 0x00	; 0
    1268:	e4 e3       	ldi	r30, 0x34	; 52
    126a:	f0 e0       	ldi	r31, 0x00	; 0
    126c:	80 81       	ld	r24, Z
    126e:	48 2f       	mov	r20, r24
    1270:	8b 81       	ldd	r24, Y+3	; 0x03
    1272:	28 2f       	mov	r18, r24
    1274:	30 e0       	ldi	r19, 0x00	; 0
    1276:	81 e0       	ldi	r24, 0x01	; 1
    1278:	90 e0       	ldi	r25, 0x00	; 0
    127a:	02 c0       	rjmp	.+4      	; 0x1280 <DIO_enuSetPinDirection+0x112>
    127c:	88 0f       	add	r24, r24
    127e:	99 1f       	adc	r25, r25
    1280:	2a 95       	dec	r18
    1282:	e2 f7       	brpl	.-8      	; 0x127c <DIO_enuSetPinDirection+0x10e>
    1284:	80 95       	com	r24
    1286:	48 23       	and	r20, r24
    1288:	8c 81       	ldd	r24, Y+4	; 0x04
    128a:	28 2f       	mov	r18, r24
    128c:	30 e0       	ldi	r19, 0x00	; 0
    128e:	8b 81       	ldd	r24, Y+3	; 0x03
    1290:	88 2f       	mov	r24, r24
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	b9 01       	movw	r22, r18
    1296:	02 c0       	rjmp	.+4      	; 0x129c <DIO_enuSetPinDirection+0x12e>
    1298:	66 0f       	add	r22, r22
    129a:	77 1f       	adc	r23, r23
    129c:	8a 95       	dec	r24
    129e:	e2 f7       	brpl	.-8      	; 0x1298 <DIO_enuSetPinDirection+0x12a>
    12a0:	cb 01       	movw	r24, r22
    12a2:	84 2b       	or	r24, r20
    12a4:	8c 93       	st	X, r24
    12a6:	27 c0       	rjmp	.+78     	; 0x12f6 <DIO_enuSetPinDirection+0x188>
		case DIO_PORT_D:	ASSIGN_BIT(DDRD , Copy_u8PinID , Copy_u8PinDirection);	break;
    12a8:	a1 e3       	ldi	r26, 0x31	; 49
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	e1 e3       	ldi	r30, 0x31	; 49
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	48 2f       	mov	r20, r24
    12b4:	8b 81       	ldd	r24, Y+3	; 0x03
    12b6:	28 2f       	mov	r18, r24
    12b8:	30 e0       	ldi	r19, 0x00	; 0
    12ba:	81 e0       	ldi	r24, 0x01	; 1
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	02 c0       	rjmp	.+4      	; 0x12c4 <DIO_enuSetPinDirection+0x156>
    12c0:	88 0f       	add	r24, r24
    12c2:	99 1f       	adc	r25, r25
    12c4:	2a 95       	dec	r18
    12c6:	e2 f7       	brpl	.-8      	; 0x12c0 <DIO_enuSetPinDirection+0x152>
    12c8:	80 95       	com	r24
    12ca:	48 23       	and	r20, r24
    12cc:	8c 81       	ldd	r24, Y+4	; 0x04
    12ce:	28 2f       	mov	r18, r24
    12d0:	30 e0       	ldi	r19, 0x00	; 0
    12d2:	8b 81       	ldd	r24, Y+3	; 0x03
    12d4:	88 2f       	mov	r24, r24
    12d6:	90 e0       	ldi	r25, 0x00	; 0
    12d8:	b9 01       	movw	r22, r18
    12da:	02 c0       	rjmp	.+4      	; 0x12e0 <DIO_enuSetPinDirection+0x172>
    12dc:	66 0f       	add	r22, r22
    12de:	77 1f       	adc	r23, r23
    12e0:	8a 95       	dec	r24
    12e2:	e2 f7       	brpl	.-8      	; 0x12dc <DIO_enuSetPinDirection+0x16e>
    12e4:	cb 01       	movw	r24, r22
    12e6:	84 2b       	or	r24, r20
    12e8:	8c 93       	st	X, r24
    12ea:	05 c0       	rjmp	.+10     	; 0x12f6 <DIO_enuSetPinDirection+0x188>
		default: error_enuState = ES_OUT_OF_RANGE;
    12ec:	82 e0       	ldi	r24, 0x02	; 2
    12ee:	89 83       	std	Y+1, r24	; 0x01
    12f0:	02 c0       	rjmp	.+4      	; 0x12f6 <DIO_enuSetPinDirection+0x188>
		}
	}
	else
	{
		error_enuState = ES_NOT_SELECTED;
    12f2:	83 e0       	ldi	r24, 0x03	; 3
    12f4:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
    12f6:	89 81       	ldd	r24, Y+1	; 0x01
}
    12f8:	26 96       	adiw	r28, 0x06	; 6
    12fa:	0f b6       	in	r0, 0x3f	; 63
    12fc:	f8 94       	cli
    12fe:	de bf       	out	0x3e, r29	; 62
    1300:	0f be       	out	0x3f, r0	; 63
    1302:	cd bf       	out	0x3d, r28	; 61
    1304:	cf 91       	pop	r28
    1306:	df 91       	pop	r29
    1308:	08 95       	ret

0000130a <DIO_enuSetPinValue>:


ERROR_STATES DIO_enuSetPinValue			(u8 Copy_u8PortID , u8 Copy_u8PinID , u8 Copy_u8PinValue)
{
    130a:	df 93       	push	r29
    130c:	cf 93       	push	r28
    130e:	00 d0       	rcall	.+0      	; 0x1310 <DIO_enuSetPinValue+0x6>
    1310:	00 d0       	rcall	.+0      	; 0x1312 <DIO_enuSetPinValue+0x8>
    1312:	00 d0       	rcall	.+0      	; 0x1314 <DIO_enuSetPinValue+0xa>
    1314:	cd b7       	in	r28, 0x3d	; 61
    1316:	de b7       	in	r29, 0x3e	; 62
    1318:	8a 83       	std	Y+2, r24	; 0x02
    131a:	6b 83       	std	Y+3, r22	; 0x03
    131c:	4c 83       	std	Y+4, r20	; 0x04
	ERROR_STATES error_enuState =ES_NOT_OK;
    131e:	81 e0       	ldi	r24, 0x01	; 1
    1320:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PinID < DIO_PIN8 && Copy_u8PinValue <= PIN_HIGH)
    1322:	8b 81       	ldd	r24, Y+3	; 0x03
    1324:	88 30       	cpi	r24, 0x08	; 8
    1326:	08 f0       	brcs	.+2      	; 0x132a <DIO_enuSetPinValue+0x20>
    1328:	b2 c0       	rjmp	.+356    	; 0x148e <DIO_enuSetPinValue+0x184>
    132a:	8c 81       	ldd	r24, Y+4	; 0x04
    132c:	82 30       	cpi	r24, 0x02	; 2
    132e:	08 f0       	brcs	.+2      	; 0x1332 <DIO_enuSetPinValue+0x28>
    1330:	ae c0       	rjmp	.+348    	; 0x148e <DIO_enuSetPinValue+0x184>
	{
		error_enuState = ES_OK;
    1332:	19 82       	std	Y+1, r1	; 0x01
		switch (Copy_u8PortID)
    1334:	8a 81       	ldd	r24, Y+2	; 0x02
    1336:	28 2f       	mov	r18, r24
    1338:	30 e0       	ldi	r19, 0x00	; 0
    133a:	3e 83       	std	Y+6, r19	; 0x06
    133c:	2d 83       	std	Y+5, r18	; 0x05
    133e:	6d 81       	ldd	r22, Y+5	; 0x05
    1340:	7e 81       	ldd	r23, Y+6	; 0x06
    1342:	61 30       	cpi	r22, 0x01	; 1
    1344:	71 05       	cpc	r23, r1
    1346:	d1 f1       	breq	.+116    	; 0x13bc <DIO_enuSetPinValue+0xb2>
    1348:	8d 81       	ldd	r24, Y+5	; 0x05
    134a:	9e 81       	ldd	r25, Y+6	; 0x06
    134c:	82 30       	cpi	r24, 0x02	; 2
    134e:	91 05       	cpc	r25, r1
    1350:	34 f4       	brge	.+12     	; 0x135e <DIO_enuSetPinValue+0x54>
    1352:	2d 81       	ldd	r18, Y+5	; 0x05
    1354:	3e 81       	ldd	r19, Y+6	; 0x06
    1356:	21 15       	cp	r18, r1
    1358:	31 05       	cpc	r19, r1
    135a:	71 f0       	breq	.+28     	; 0x1378 <DIO_enuSetPinValue+0x6e>
    135c:	95 c0       	rjmp	.+298    	; 0x1488 <DIO_enuSetPinValue+0x17e>
    135e:	6d 81       	ldd	r22, Y+5	; 0x05
    1360:	7e 81       	ldd	r23, Y+6	; 0x06
    1362:	62 30       	cpi	r22, 0x02	; 2
    1364:	71 05       	cpc	r23, r1
    1366:	09 f4       	brne	.+2      	; 0x136a <DIO_enuSetPinValue+0x60>
    1368:	4b c0       	rjmp	.+150    	; 0x1400 <DIO_enuSetPinValue+0xf6>
    136a:	8d 81       	ldd	r24, Y+5	; 0x05
    136c:	9e 81       	ldd	r25, Y+6	; 0x06
    136e:	83 30       	cpi	r24, 0x03	; 3
    1370:	91 05       	cpc	r25, r1
    1372:	09 f4       	brne	.+2      	; 0x1376 <DIO_enuSetPinValue+0x6c>
    1374:	67 c0       	rjmp	.+206    	; 0x1444 <DIO_enuSetPinValue+0x13a>
    1376:	88 c0       	rjmp	.+272    	; 0x1488 <DIO_enuSetPinValue+0x17e>
		{
		case DIO_PORT_A:	ASSIGN_BIT(PORTA , Copy_u8PinID , Copy_u8PinValue);	break;
    1378:	ab e3       	ldi	r26, 0x3B	; 59
    137a:	b0 e0       	ldi	r27, 0x00	; 0
    137c:	eb e3       	ldi	r30, 0x3B	; 59
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	80 81       	ld	r24, Z
    1382:	48 2f       	mov	r20, r24
    1384:	8b 81       	ldd	r24, Y+3	; 0x03
    1386:	28 2f       	mov	r18, r24
    1388:	30 e0       	ldi	r19, 0x00	; 0
    138a:	81 e0       	ldi	r24, 0x01	; 1
    138c:	90 e0       	ldi	r25, 0x00	; 0
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <DIO_enuSetPinValue+0x8a>
    1390:	88 0f       	add	r24, r24
    1392:	99 1f       	adc	r25, r25
    1394:	2a 95       	dec	r18
    1396:	e2 f7       	brpl	.-8      	; 0x1390 <DIO_enuSetPinValue+0x86>
    1398:	80 95       	com	r24
    139a:	48 23       	and	r20, r24
    139c:	8c 81       	ldd	r24, Y+4	; 0x04
    139e:	28 2f       	mov	r18, r24
    13a0:	30 e0       	ldi	r19, 0x00	; 0
    13a2:	8b 81       	ldd	r24, Y+3	; 0x03
    13a4:	88 2f       	mov	r24, r24
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	b9 01       	movw	r22, r18
    13aa:	02 c0       	rjmp	.+4      	; 0x13b0 <DIO_enuSetPinValue+0xa6>
    13ac:	66 0f       	add	r22, r22
    13ae:	77 1f       	adc	r23, r23
    13b0:	8a 95       	dec	r24
    13b2:	e2 f7       	brpl	.-8      	; 0x13ac <DIO_enuSetPinValue+0xa2>
    13b4:	cb 01       	movw	r24, r22
    13b6:	84 2b       	or	r24, r20
    13b8:	8c 93       	st	X, r24
    13ba:	6b c0       	rjmp	.+214    	; 0x1492 <DIO_enuSetPinValue+0x188>
		case DIO_PORT_B:	ASSIGN_BIT(PORTB , Copy_u8PinID , Copy_u8PinValue);	break;
    13bc:	a8 e3       	ldi	r26, 0x38	; 56
    13be:	b0 e0       	ldi	r27, 0x00	; 0
    13c0:	e8 e3       	ldi	r30, 0x38	; 56
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	80 81       	ld	r24, Z
    13c6:	48 2f       	mov	r20, r24
    13c8:	8b 81       	ldd	r24, Y+3	; 0x03
    13ca:	28 2f       	mov	r18, r24
    13cc:	30 e0       	ldi	r19, 0x00	; 0
    13ce:	81 e0       	ldi	r24, 0x01	; 1
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	02 c0       	rjmp	.+4      	; 0x13d8 <DIO_enuSetPinValue+0xce>
    13d4:	88 0f       	add	r24, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	2a 95       	dec	r18
    13da:	e2 f7       	brpl	.-8      	; 0x13d4 <DIO_enuSetPinValue+0xca>
    13dc:	80 95       	com	r24
    13de:	48 23       	and	r20, r24
    13e0:	8c 81       	ldd	r24, Y+4	; 0x04
    13e2:	28 2f       	mov	r18, r24
    13e4:	30 e0       	ldi	r19, 0x00	; 0
    13e6:	8b 81       	ldd	r24, Y+3	; 0x03
    13e8:	88 2f       	mov	r24, r24
    13ea:	90 e0       	ldi	r25, 0x00	; 0
    13ec:	b9 01       	movw	r22, r18
    13ee:	02 c0       	rjmp	.+4      	; 0x13f4 <DIO_enuSetPinValue+0xea>
    13f0:	66 0f       	add	r22, r22
    13f2:	77 1f       	adc	r23, r23
    13f4:	8a 95       	dec	r24
    13f6:	e2 f7       	brpl	.-8      	; 0x13f0 <DIO_enuSetPinValue+0xe6>
    13f8:	cb 01       	movw	r24, r22
    13fa:	84 2b       	or	r24, r20
    13fc:	8c 93       	st	X, r24
    13fe:	49 c0       	rjmp	.+146    	; 0x1492 <DIO_enuSetPinValue+0x188>
		case DIO_PORT_C:	ASSIGN_BIT(PORTC , Copy_u8PinID , Copy_u8PinValue);	break;
    1400:	a5 e3       	ldi	r26, 0x35	; 53
    1402:	b0 e0       	ldi	r27, 0x00	; 0
    1404:	e5 e3       	ldi	r30, 0x35	; 53
    1406:	f0 e0       	ldi	r31, 0x00	; 0
    1408:	80 81       	ld	r24, Z
    140a:	48 2f       	mov	r20, r24
    140c:	8b 81       	ldd	r24, Y+3	; 0x03
    140e:	28 2f       	mov	r18, r24
    1410:	30 e0       	ldi	r19, 0x00	; 0
    1412:	81 e0       	ldi	r24, 0x01	; 1
    1414:	90 e0       	ldi	r25, 0x00	; 0
    1416:	02 c0       	rjmp	.+4      	; 0x141c <DIO_enuSetPinValue+0x112>
    1418:	88 0f       	add	r24, r24
    141a:	99 1f       	adc	r25, r25
    141c:	2a 95       	dec	r18
    141e:	e2 f7       	brpl	.-8      	; 0x1418 <DIO_enuSetPinValue+0x10e>
    1420:	80 95       	com	r24
    1422:	48 23       	and	r20, r24
    1424:	8c 81       	ldd	r24, Y+4	; 0x04
    1426:	28 2f       	mov	r18, r24
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	8b 81       	ldd	r24, Y+3	; 0x03
    142c:	88 2f       	mov	r24, r24
    142e:	90 e0       	ldi	r25, 0x00	; 0
    1430:	b9 01       	movw	r22, r18
    1432:	02 c0       	rjmp	.+4      	; 0x1438 <DIO_enuSetPinValue+0x12e>
    1434:	66 0f       	add	r22, r22
    1436:	77 1f       	adc	r23, r23
    1438:	8a 95       	dec	r24
    143a:	e2 f7       	brpl	.-8      	; 0x1434 <DIO_enuSetPinValue+0x12a>
    143c:	cb 01       	movw	r24, r22
    143e:	84 2b       	or	r24, r20
    1440:	8c 93       	st	X, r24
    1442:	27 c0       	rjmp	.+78     	; 0x1492 <DIO_enuSetPinValue+0x188>
		case DIO_PORT_D:	ASSIGN_BIT(PORTD , Copy_u8PinID , Copy_u8PinValue);	break;
    1444:	a2 e3       	ldi	r26, 0x32	; 50
    1446:	b0 e0       	ldi	r27, 0x00	; 0
    1448:	e2 e3       	ldi	r30, 0x32	; 50
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	80 81       	ld	r24, Z
    144e:	48 2f       	mov	r20, r24
    1450:	8b 81       	ldd	r24, Y+3	; 0x03
    1452:	28 2f       	mov	r18, r24
    1454:	30 e0       	ldi	r19, 0x00	; 0
    1456:	81 e0       	ldi	r24, 0x01	; 1
    1458:	90 e0       	ldi	r25, 0x00	; 0
    145a:	02 c0       	rjmp	.+4      	; 0x1460 <DIO_enuSetPinValue+0x156>
    145c:	88 0f       	add	r24, r24
    145e:	99 1f       	adc	r25, r25
    1460:	2a 95       	dec	r18
    1462:	e2 f7       	brpl	.-8      	; 0x145c <DIO_enuSetPinValue+0x152>
    1464:	80 95       	com	r24
    1466:	48 23       	and	r20, r24
    1468:	8c 81       	ldd	r24, Y+4	; 0x04
    146a:	28 2f       	mov	r18, r24
    146c:	30 e0       	ldi	r19, 0x00	; 0
    146e:	8b 81       	ldd	r24, Y+3	; 0x03
    1470:	88 2f       	mov	r24, r24
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	b9 01       	movw	r22, r18
    1476:	02 c0       	rjmp	.+4      	; 0x147c <DIO_enuSetPinValue+0x172>
    1478:	66 0f       	add	r22, r22
    147a:	77 1f       	adc	r23, r23
    147c:	8a 95       	dec	r24
    147e:	e2 f7       	brpl	.-8      	; 0x1478 <DIO_enuSetPinValue+0x16e>
    1480:	cb 01       	movw	r24, r22
    1482:	84 2b       	or	r24, r20
    1484:	8c 93       	st	X, r24
    1486:	05 c0       	rjmp	.+10     	; 0x1492 <DIO_enuSetPinValue+0x188>
		default: error_enuState = ES_OUT_OF_RANGE;
    1488:	82 e0       	ldi	r24, 0x02	; 2
    148a:	89 83       	std	Y+1, r24	; 0x01
    148c:	02 c0       	rjmp	.+4      	; 0x1492 <DIO_enuSetPinValue+0x188>
		}
	}
	else
	{
		error_enuState = ES_NOT_SELECTED;
    148e:	83 e0       	ldi	r24, 0x03	; 3
    1490:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
    1492:	89 81       	ldd	r24, Y+1	; 0x01
}
    1494:	26 96       	adiw	r28, 0x06	; 6
    1496:	0f b6       	in	r0, 0x3f	; 63
    1498:	f8 94       	cli
    149a:	de bf       	out	0x3e, r29	; 62
    149c:	0f be       	out	0x3f, r0	; 63
    149e:	cd bf       	out	0x3d, r28	; 61
    14a0:	cf 91       	pop	r28
    14a2:	df 91       	pop	r29
    14a4:	08 95       	ret

000014a6 <DIO_enuTogglePinValue>:


ERROR_STATES DIO_enuTogglePinValue		(u8 Copy_u8PortID , u8 Copy_u8PinID )
{
    14a6:	df 93       	push	r29
    14a8:	cf 93       	push	r28
    14aa:	00 d0       	rcall	.+0      	; 0x14ac <DIO_enuTogglePinValue+0x6>
    14ac:	00 d0       	rcall	.+0      	; 0x14ae <DIO_enuTogglePinValue+0x8>
    14ae:	0f 92       	push	r0
    14b0:	cd b7       	in	r28, 0x3d	; 61
    14b2:	de b7       	in	r29, 0x3e	; 62
    14b4:	8a 83       	std	Y+2, r24	; 0x02
    14b6:	6b 83       	std	Y+3, r22	; 0x03
	ERROR_STATES error_enuState =ES_NOT_OK;
    14b8:	81 e0       	ldi	r24, 0x01	; 1
    14ba:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PinID < DIO_PIN8)
    14bc:	8b 81       	ldd	r24, Y+3	; 0x03
    14be:	88 30       	cpi	r24, 0x08	; 8
    14c0:	08 f0       	brcs	.+2      	; 0x14c4 <DIO_enuTogglePinValue+0x1e>
    14c2:	73 c0       	rjmp	.+230    	; 0x15aa <DIO_enuTogglePinValue+0x104>
	{
		error_enuState = ES_OK;
    14c4:	19 82       	std	Y+1, r1	; 0x01
		switch (Copy_u8PortID)
    14c6:	8a 81       	ldd	r24, Y+2	; 0x02
    14c8:	28 2f       	mov	r18, r24
    14ca:	30 e0       	ldi	r19, 0x00	; 0
    14cc:	3d 83       	std	Y+5, r19	; 0x05
    14ce:	2c 83       	std	Y+4, r18	; 0x04
    14d0:	8c 81       	ldd	r24, Y+4	; 0x04
    14d2:	9d 81       	ldd	r25, Y+5	; 0x05
    14d4:	81 30       	cpi	r24, 0x01	; 1
    14d6:	91 05       	cpc	r25, r1
    14d8:	49 f1       	breq	.+82     	; 0x152c <DIO_enuTogglePinValue+0x86>
    14da:	2c 81       	ldd	r18, Y+4	; 0x04
    14dc:	3d 81       	ldd	r19, Y+5	; 0x05
    14de:	22 30       	cpi	r18, 0x02	; 2
    14e0:	31 05       	cpc	r19, r1
    14e2:	2c f4       	brge	.+10     	; 0x14ee <DIO_enuTogglePinValue+0x48>
    14e4:	8c 81       	ldd	r24, Y+4	; 0x04
    14e6:	9d 81       	ldd	r25, Y+5	; 0x05
    14e8:	00 97       	sbiw	r24, 0x00	; 0
    14ea:	61 f0       	breq	.+24     	; 0x1504 <DIO_enuTogglePinValue+0x5e>
    14ec:	5b c0       	rjmp	.+182    	; 0x15a4 <DIO_enuTogglePinValue+0xfe>
    14ee:	2c 81       	ldd	r18, Y+4	; 0x04
    14f0:	3d 81       	ldd	r19, Y+5	; 0x05
    14f2:	22 30       	cpi	r18, 0x02	; 2
    14f4:	31 05       	cpc	r19, r1
    14f6:	71 f1       	breq	.+92     	; 0x1554 <DIO_enuTogglePinValue+0xae>
    14f8:	8c 81       	ldd	r24, Y+4	; 0x04
    14fa:	9d 81       	ldd	r25, Y+5	; 0x05
    14fc:	83 30       	cpi	r24, 0x03	; 3
    14fe:	91 05       	cpc	r25, r1
    1500:	e9 f1       	breq	.+122    	; 0x157c <DIO_enuTogglePinValue+0xd6>
    1502:	50 c0       	rjmp	.+160    	; 0x15a4 <DIO_enuTogglePinValue+0xfe>
		{
		case DIO_PORT_A:	TOG_BIT(PORTA , Copy_u8PinID);	break;
    1504:	ab e3       	ldi	r26, 0x3B	; 59
    1506:	b0 e0       	ldi	r27, 0x00	; 0
    1508:	eb e3       	ldi	r30, 0x3B	; 59
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	80 81       	ld	r24, Z
    150e:	48 2f       	mov	r20, r24
    1510:	8b 81       	ldd	r24, Y+3	; 0x03
    1512:	28 2f       	mov	r18, r24
    1514:	30 e0       	ldi	r19, 0x00	; 0
    1516:	81 e0       	ldi	r24, 0x01	; 1
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	02 2e       	mov	r0, r18
    151c:	02 c0       	rjmp	.+4      	; 0x1522 <DIO_enuTogglePinValue+0x7c>
    151e:	88 0f       	add	r24, r24
    1520:	99 1f       	adc	r25, r25
    1522:	0a 94       	dec	r0
    1524:	e2 f7       	brpl	.-8      	; 0x151e <DIO_enuTogglePinValue+0x78>
    1526:	84 27       	eor	r24, r20
    1528:	8c 93       	st	X, r24
    152a:	41 c0       	rjmp	.+130    	; 0x15ae <DIO_enuTogglePinValue+0x108>
		case DIO_PORT_B:	TOG_BIT(PORTB , Copy_u8PinID);	break;
    152c:	a8 e3       	ldi	r26, 0x38	; 56
    152e:	b0 e0       	ldi	r27, 0x00	; 0
    1530:	e8 e3       	ldi	r30, 0x38	; 56
    1532:	f0 e0       	ldi	r31, 0x00	; 0
    1534:	80 81       	ld	r24, Z
    1536:	48 2f       	mov	r20, r24
    1538:	8b 81       	ldd	r24, Y+3	; 0x03
    153a:	28 2f       	mov	r18, r24
    153c:	30 e0       	ldi	r19, 0x00	; 0
    153e:	81 e0       	ldi	r24, 0x01	; 1
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	02 2e       	mov	r0, r18
    1544:	02 c0       	rjmp	.+4      	; 0x154a <DIO_enuTogglePinValue+0xa4>
    1546:	88 0f       	add	r24, r24
    1548:	99 1f       	adc	r25, r25
    154a:	0a 94       	dec	r0
    154c:	e2 f7       	brpl	.-8      	; 0x1546 <DIO_enuTogglePinValue+0xa0>
    154e:	84 27       	eor	r24, r20
    1550:	8c 93       	st	X, r24
    1552:	2d c0       	rjmp	.+90     	; 0x15ae <DIO_enuTogglePinValue+0x108>
		case DIO_PORT_C:	TOG_BIT(PORTC , Copy_u8PinID);	break;
    1554:	a5 e3       	ldi	r26, 0x35	; 53
    1556:	b0 e0       	ldi	r27, 0x00	; 0
    1558:	e5 e3       	ldi	r30, 0x35	; 53
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	80 81       	ld	r24, Z
    155e:	48 2f       	mov	r20, r24
    1560:	8b 81       	ldd	r24, Y+3	; 0x03
    1562:	28 2f       	mov	r18, r24
    1564:	30 e0       	ldi	r19, 0x00	; 0
    1566:	81 e0       	ldi	r24, 0x01	; 1
    1568:	90 e0       	ldi	r25, 0x00	; 0
    156a:	02 2e       	mov	r0, r18
    156c:	02 c0       	rjmp	.+4      	; 0x1572 <DIO_enuTogglePinValue+0xcc>
    156e:	88 0f       	add	r24, r24
    1570:	99 1f       	adc	r25, r25
    1572:	0a 94       	dec	r0
    1574:	e2 f7       	brpl	.-8      	; 0x156e <DIO_enuTogglePinValue+0xc8>
    1576:	84 27       	eor	r24, r20
    1578:	8c 93       	st	X, r24
    157a:	19 c0       	rjmp	.+50     	; 0x15ae <DIO_enuTogglePinValue+0x108>
		case DIO_PORT_D:	TOG_BIT(PORTD , Copy_u8PinID);	break;
    157c:	a2 e3       	ldi	r26, 0x32	; 50
    157e:	b0 e0       	ldi	r27, 0x00	; 0
    1580:	e2 e3       	ldi	r30, 0x32	; 50
    1582:	f0 e0       	ldi	r31, 0x00	; 0
    1584:	80 81       	ld	r24, Z
    1586:	48 2f       	mov	r20, r24
    1588:	8b 81       	ldd	r24, Y+3	; 0x03
    158a:	28 2f       	mov	r18, r24
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	81 e0       	ldi	r24, 0x01	; 1
    1590:	90 e0       	ldi	r25, 0x00	; 0
    1592:	02 2e       	mov	r0, r18
    1594:	02 c0       	rjmp	.+4      	; 0x159a <DIO_enuTogglePinValue+0xf4>
    1596:	88 0f       	add	r24, r24
    1598:	99 1f       	adc	r25, r25
    159a:	0a 94       	dec	r0
    159c:	e2 f7       	brpl	.-8      	; 0x1596 <DIO_enuTogglePinValue+0xf0>
    159e:	84 27       	eor	r24, r20
    15a0:	8c 93       	st	X, r24
    15a2:	05 c0       	rjmp	.+10     	; 0x15ae <DIO_enuTogglePinValue+0x108>
		default: error_enuState = ES_OUT_OF_RANGE;
    15a4:	82 e0       	ldi	r24, 0x02	; 2
    15a6:	89 83       	std	Y+1, r24	; 0x01
    15a8:	02 c0       	rjmp	.+4      	; 0x15ae <DIO_enuTogglePinValue+0x108>
		}
	}
	else
	{
		error_enuState = ES_NOT_SELECTED;
    15aa:	83 e0       	ldi	r24, 0x03	; 3
    15ac:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
    15ae:	89 81       	ldd	r24, Y+1	; 0x01
}
    15b0:	0f 90       	pop	r0
    15b2:	0f 90       	pop	r0
    15b4:	0f 90       	pop	r0
    15b6:	0f 90       	pop	r0
    15b8:	0f 90       	pop	r0
    15ba:	cf 91       	pop	r28
    15bc:	df 91       	pop	r29
    15be:	08 95       	ret

000015c0 <DIO_enuGetPinValue>:


ERROR_STATES DIO_enuGetPinValue			(u8 Copy_u8PortID , u8 Copy_u8PinID , u8 * Copy_Pu8PinValue)
{
    15c0:	df 93       	push	r29
    15c2:	cf 93       	push	r28
    15c4:	cd b7       	in	r28, 0x3d	; 61
    15c6:	de b7       	in	r29, 0x3e	; 62
    15c8:	27 97       	sbiw	r28, 0x07	; 7
    15ca:	0f b6       	in	r0, 0x3f	; 63
    15cc:	f8 94       	cli
    15ce:	de bf       	out	0x3e, r29	; 62
    15d0:	0f be       	out	0x3f, r0	; 63
    15d2:	cd bf       	out	0x3d, r28	; 61
    15d4:	8a 83       	std	Y+2, r24	; 0x02
    15d6:	6b 83       	std	Y+3, r22	; 0x03
    15d8:	5d 83       	std	Y+5, r21	; 0x05
    15da:	4c 83       	std	Y+4, r20	; 0x04
	ERROR_STATES error_enuState =ES_NOT_OK;
    15dc:	81 e0       	ldi	r24, 0x01	; 1
    15de:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PinID < DIO_PIN8)
    15e0:	8b 81       	ldd	r24, Y+3	; 0x03
    15e2:	88 30       	cpi	r24, 0x08	; 8
    15e4:	08 f0       	brcs	.+2      	; 0x15e8 <DIO_enuGetPinValue+0x28>
    15e6:	75 c0       	rjmp	.+234    	; 0x16d2 <DIO_enuGetPinValue+0x112>
	{
		error_enuState = ES_OK;
    15e8:	19 82       	std	Y+1, r1	; 0x01
		switch (Copy_u8PortID)
    15ea:	8a 81       	ldd	r24, Y+2	; 0x02
    15ec:	28 2f       	mov	r18, r24
    15ee:	30 e0       	ldi	r19, 0x00	; 0
    15f0:	3f 83       	std	Y+7, r19	; 0x07
    15f2:	2e 83       	std	Y+6, r18	; 0x06
    15f4:	4e 81       	ldd	r20, Y+6	; 0x06
    15f6:	5f 81       	ldd	r21, Y+7	; 0x07
    15f8:	41 30       	cpi	r20, 0x01	; 1
    15fa:	51 05       	cpc	r21, r1
    15fc:	59 f1       	breq	.+86     	; 0x1654 <DIO_enuGetPinValue+0x94>
    15fe:	8e 81       	ldd	r24, Y+6	; 0x06
    1600:	9f 81       	ldd	r25, Y+7	; 0x07
    1602:	82 30       	cpi	r24, 0x02	; 2
    1604:	91 05       	cpc	r25, r1
    1606:	34 f4       	brge	.+12     	; 0x1614 <DIO_enuGetPinValue+0x54>
    1608:	2e 81       	ldd	r18, Y+6	; 0x06
    160a:	3f 81       	ldd	r19, Y+7	; 0x07
    160c:	21 15       	cp	r18, r1
    160e:	31 05       	cpc	r19, r1
    1610:	69 f0       	breq	.+26     	; 0x162c <DIO_enuGetPinValue+0x6c>
    1612:	5c c0       	rjmp	.+184    	; 0x16cc <DIO_enuGetPinValue+0x10c>
    1614:	4e 81       	ldd	r20, Y+6	; 0x06
    1616:	5f 81       	ldd	r21, Y+7	; 0x07
    1618:	42 30       	cpi	r20, 0x02	; 2
    161a:	51 05       	cpc	r21, r1
    161c:	79 f1       	breq	.+94     	; 0x167c <DIO_enuGetPinValue+0xbc>
    161e:	8e 81       	ldd	r24, Y+6	; 0x06
    1620:	9f 81       	ldd	r25, Y+7	; 0x07
    1622:	83 30       	cpi	r24, 0x03	; 3
    1624:	91 05       	cpc	r25, r1
    1626:	09 f4       	brne	.+2      	; 0x162a <DIO_enuGetPinValue+0x6a>
    1628:	3d c0       	rjmp	.+122    	; 0x16a4 <DIO_enuGetPinValue+0xe4>
    162a:	50 c0       	rjmp	.+160    	; 0x16cc <DIO_enuGetPinValue+0x10c>
		{
		case DIO_PORT_A:	* Copy_Pu8PinValue = GET_BIT(PINA , Copy_u8PinID);	break;
    162c:	e9 e3       	ldi	r30, 0x39	; 57
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	80 81       	ld	r24, Z
    1632:	28 2f       	mov	r18, r24
    1634:	30 e0       	ldi	r19, 0x00	; 0
    1636:	8b 81       	ldd	r24, Y+3	; 0x03
    1638:	88 2f       	mov	r24, r24
    163a:	90 e0       	ldi	r25, 0x00	; 0
    163c:	a9 01       	movw	r20, r18
    163e:	02 c0       	rjmp	.+4      	; 0x1644 <DIO_enuGetPinValue+0x84>
    1640:	55 95       	asr	r21
    1642:	47 95       	ror	r20
    1644:	8a 95       	dec	r24
    1646:	e2 f7       	brpl	.-8      	; 0x1640 <DIO_enuGetPinValue+0x80>
    1648:	ca 01       	movw	r24, r20
    164a:	81 70       	andi	r24, 0x01	; 1
    164c:	ec 81       	ldd	r30, Y+4	; 0x04
    164e:	fd 81       	ldd	r31, Y+5	; 0x05
    1650:	80 83       	st	Z, r24
    1652:	41 c0       	rjmp	.+130    	; 0x16d6 <DIO_enuGetPinValue+0x116>
		case DIO_PORT_B:	* Copy_Pu8PinValue = GET_BIT(PINB , Copy_u8PinID);	break;
    1654:	e6 e3       	ldi	r30, 0x36	; 54
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	80 81       	ld	r24, Z
    165a:	28 2f       	mov	r18, r24
    165c:	30 e0       	ldi	r19, 0x00	; 0
    165e:	8b 81       	ldd	r24, Y+3	; 0x03
    1660:	88 2f       	mov	r24, r24
    1662:	90 e0       	ldi	r25, 0x00	; 0
    1664:	a9 01       	movw	r20, r18
    1666:	02 c0       	rjmp	.+4      	; 0x166c <DIO_enuGetPinValue+0xac>
    1668:	55 95       	asr	r21
    166a:	47 95       	ror	r20
    166c:	8a 95       	dec	r24
    166e:	e2 f7       	brpl	.-8      	; 0x1668 <DIO_enuGetPinValue+0xa8>
    1670:	ca 01       	movw	r24, r20
    1672:	81 70       	andi	r24, 0x01	; 1
    1674:	ec 81       	ldd	r30, Y+4	; 0x04
    1676:	fd 81       	ldd	r31, Y+5	; 0x05
    1678:	80 83       	st	Z, r24
    167a:	2d c0       	rjmp	.+90     	; 0x16d6 <DIO_enuGetPinValue+0x116>
		case DIO_PORT_C:	* Copy_Pu8PinValue = GET_BIT(PINC , Copy_u8PinID);	break;
    167c:	e3 e3       	ldi	r30, 0x33	; 51
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	28 2f       	mov	r18, r24
    1684:	30 e0       	ldi	r19, 0x00	; 0
    1686:	8b 81       	ldd	r24, Y+3	; 0x03
    1688:	88 2f       	mov	r24, r24
    168a:	90 e0       	ldi	r25, 0x00	; 0
    168c:	a9 01       	movw	r20, r18
    168e:	02 c0       	rjmp	.+4      	; 0x1694 <DIO_enuGetPinValue+0xd4>
    1690:	55 95       	asr	r21
    1692:	47 95       	ror	r20
    1694:	8a 95       	dec	r24
    1696:	e2 f7       	brpl	.-8      	; 0x1690 <DIO_enuGetPinValue+0xd0>
    1698:	ca 01       	movw	r24, r20
    169a:	81 70       	andi	r24, 0x01	; 1
    169c:	ec 81       	ldd	r30, Y+4	; 0x04
    169e:	fd 81       	ldd	r31, Y+5	; 0x05
    16a0:	80 83       	st	Z, r24
    16a2:	19 c0       	rjmp	.+50     	; 0x16d6 <DIO_enuGetPinValue+0x116>
		case DIO_PORT_D:	* Copy_Pu8PinValue = GET_BIT(PIND , Copy_u8PinID);	break;
    16a4:	e0 e3       	ldi	r30, 0x30	; 48
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	80 81       	ld	r24, Z
    16aa:	28 2f       	mov	r18, r24
    16ac:	30 e0       	ldi	r19, 0x00	; 0
    16ae:	8b 81       	ldd	r24, Y+3	; 0x03
    16b0:	88 2f       	mov	r24, r24
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	a9 01       	movw	r20, r18
    16b6:	02 c0       	rjmp	.+4      	; 0x16bc <DIO_enuGetPinValue+0xfc>
    16b8:	55 95       	asr	r21
    16ba:	47 95       	ror	r20
    16bc:	8a 95       	dec	r24
    16be:	e2 f7       	brpl	.-8      	; 0x16b8 <DIO_enuGetPinValue+0xf8>
    16c0:	ca 01       	movw	r24, r20
    16c2:	81 70       	andi	r24, 0x01	; 1
    16c4:	ec 81       	ldd	r30, Y+4	; 0x04
    16c6:	fd 81       	ldd	r31, Y+5	; 0x05
    16c8:	80 83       	st	Z, r24
    16ca:	05 c0       	rjmp	.+10     	; 0x16d6 <DIO_enuGetPinValue+0x116>
		default: error_enuState = ES_OUT_OF_RANGE;
    16cc:	82 e0       	ldi	r24, 0x02	; 2
    16ce:	89 83       	std	Y+1, r24	; 0x01
    16d0:	02 c0       	rjmp	.+4      	; 0x16d6 <DIO_enuGetPinValue+0x116>
		}
	}
	else
	{
		error_enuState = ES_NOT_SELECTED;
    16d2:	83 e0       	ldi	r24, 0x03	; 3
    16d4:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
    16d6:	89 81       	ldd	r24, Y+1	; 0x01
}
    16d8:	27 96       	adiw	r28, 0x07	; 7
    16da:	0f b6       	in	r0, 0x3f	; 63
    16dc:	f8 94       	cli
    16de:	de bf       	out	0x3e, r29	; 62
    16e0:	0f be       	out	0x3f, r0	; 63
    16e2:	cd bf       	out	0x3d, r28	; 61
    16e4:	cf 91       	pop	r28
    16e6:	df 91       	pop	r29
    16e8:	08 95       	ret

000016ea <DIO_enuSetPortDirection>:


ERROR_STATES DIO_enuSetPortDirection 	(u8 Copy_u8PortID , u8 Copy_u8PortDirection)
{
    16ea:	df 93       	push	r29
    16ec:	cf 93       	push	r28
    16ee:	00 d0       	rcall	.+0      	; 0x16f0 <DIO_enuSetPortDirection+0x6>
    16f0:	00 d0       	rcall	.+0      	; 0x16f2 <DIO_enuSetPortDirection+0x8>
    16f2:	0f 92       	push	r0
    16f4:	cd b7       	in	r28, 0x3d	; 61
    16f6:	de b7       	in	r29, 0x3e	; 62
    16f8:	8a 83       	std	Y+2, r24	; 0x02
    16fa:	6b 83       	std	Y+3, r22	; 0x03
	ERROR_STATES error_enuState =ES_NOT_OK;
    16fc:	81 e0       	ldi	r24, 0x01	; 1
    16fe:	89 83       	std	Y+1, r24	; 0x01

	switch (Copy_u8PortID)
    1700:	8a 81       	ldd	r24, Y+2	; 0x02
    1702:	28 2f       	mov	r18, r24
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	3d 83       	std	Y+5, r19	; 0x05
    1708:	2c 83       	std	Y+4, r18	; 0x04
    170a:	8c 81       	ldd	r24, Y+4	; 0x04
    170c:	9d 81       	ldd	r25, Y+5	; 0x05
    170e:	81 30       	cpi	r24, 0x01	; 1
    1710:	91 05       	cpc	r25, r1
    1712:	d9 f0       	breq	.+54     	; 0x174a <DIO_enuSetPortDirection+0x60>
    1714:	2c 81       	ldd	r18, Y+4	; 0x04
    1716:	3d 81       	ldd	r19, Y+5	; 0x05
    1718:	22 30       	cpi	r18, 0x02	; 2
    171a:	31 05       	cpc	r19, r1
    171c:	2c f4       	brge	.+10     	; 0x1728 <DIO_enuSetPortDirection+0x3e>
    171e:	8c 81       	ldd	r24, Y+4	; 0x04
    1720:	9d 81       	ldd	r25, Y+5	; 0x05
    1722:	00 97       	sbiw	r24, 0x00	; 0
    1724:	61 f0       	breq	.+24     	; 0x173e <DIO_enuSetPortDirection+0x54>
    1726:	23 c0       	rjmp	.+70     	; 0x176e <DIO_enuSetPortDirection+0x84>
    1728:	2c 81       	ldd	r18, Y+4	; 0x04
    172a:	3d 81       	ldd	r19, Y+5	; 0x05
    172c:	22 30       	cpi	r18, 0x02	; 2
    172e:	31 05       	cpc	r19, r1
    1730:	91 f0       	breq	.+36     	; 0x1756 <DIO_enuSetPortDirection+0x6c>
    1732:	8c 81       	ldd	r24, Y+4	; 0x04
    1734:	9d 81       	ldd	r25, Y+5	; 0x05
    1736:	83 30       	cpi	r24, 0x03	; 3
    1738:	91 05       	cpc	r25, r1
    173a:	99 f0       	breq	.+38     	; 0x1762 <DIO_enuSetPortDirection+0x78>
    173c:	18 c0       	rjmp	.+48     	; 0x176e <DIO_enuSetPortDirection+0x84>
	{
	case DIO_PORT_A:	DDRA =  Copy_u8PortDirection;	error_enuState = ES_OK;	break;
    173e:	ea e3       	ldi	r30, 0x3A	; 58
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	8b 81       	ldd	r24, Y+3	; 0x03
    1744:	80 83       	st	Z, r24
    1746:	19 82       	std	Y+1, r1	; 0x01
    1748:	14 c0       	rjmp	.+40     	; 0x1772 <DIO_enuSetPortDirection+0x88>
	case DIO_PORT_B:	DDRB =  Copy_u8PortDirection;	error_enuState = ES_OK;	break;
    174a:	e7 e3       	ldi	r30, 0x37	; 55
    174c:	f0 e0       	ldi	r31, 0x00	; 0
    174e:	8b 81       	ldd	r24, Y+3	; 0x03
    1750:	80 83       	st	Z, r24
    1752:	19 82       	std	Y+1, r1	; 0x01
    1754:	0e c0       	rjmp	.+28     	; 0x1772 <DIO_enuSetPortDirection+0x88>
	case DIO_PORT_C:	DDRC =  Copy_u8PortDirection;	error_enuState = ES_OK;	break;
    1756:	e4 e3       	ldi	r30, 0x34	; 52
    1758:	f0 e0       	ldi	r31, 0x00	; 0
    175a:	8b 81       	ldd	r24, Y+3	; 0x03
    175c:	80 83       	st	Z, r24
    175e:	19 82       	std	Y+1, r1	; 0x01
    1760:	08 c0       	rjmp	.+16     	; 0x1772 <DIO_enuSetPortDirection+0x88>
	case DIO_PORT_D:	DDRD =  Copy_u8PortDirection;	error_enuState = ES_OK;	break;
    1762:	e1 e3       	ldi	r30, 0x31	; 49
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	8b 81       	ldd	r24, Y+3	; 0x03
    1768:	80 83       	st	Z, r24
    176a:	19 82       	std	Y+1, r1	; 0x01
    176c:	02 c0       	rjmp	.+4      	; 0x1772 <DIO_enuSetPortDirection+0x88>
	default: error_enuState = ES_OUT_OF_RANGE;
    176e:	82 e0       	ldi	r24, 0x02	; 2
    1770:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
    1772:	89 81       	ldd	r24, Y+1	; 0x01
}
    1774:	0f 90       	pop	r0
    1776:	0f 90       	pop	r0
    1778:	0f 90       	pop	r0
    177a:	0f 90       	pop	r0
    177c:	0f 90       	pop	r0
    177e:	cf 91       	pop	r28
    1780:	df 91       	pop	r29
    1782:	08 95       	ret

00001784 <DIO_enuSetPortValue>:


ERROR_STATES DIO_enuSetPortValue		(u8 Copy_u8PortID , u8 Copy_u8PortValue)
{
    1784:	df 93       	push	r29
    1786:	cf 93       	push	r28
    1788:	00 d0       	rcall	.+0      	; 0x178a <DIO_enuSetPortValue+0x6>
    178a:	00 d0       	rcall	.+0      	; 0x178c <DIO_enuSetPortValue+0x8>
    178c:	0f 92       	push	r0
    178e:	cd b7       	in	r28, 0x3d	; 61
    1790:	de b7       	in	r29, 0x3e	; 62
    1792:	8a 83       	std	Y+2, r24	; 0x02
    1794:	6b 83       	std	Y+3, r22	; 0x03
	ERROR_STATES error_enuState =ES_NOT_OK;
    1796:	81 e0       	ldi	r24, 0x01	; 1
    1798:	89 83       	std	Y+1, r24	; 0x01

	switch (Copy_u8PortID)
    179a:	8a 81       	ldd	r24, Y+2	; 0x02
    179c:	28 2f       	mov	r18, r24
    179e:	30 e0       	ldi	r19, 0x00	; 0
    17a0:	3d 83       	std	Y+5, r19	; 0x05
    17a2:	2c 83       	std	Y+4, r18	; 0x04
    17a4:	8c 81       	ldd	r24, Y+4	; 0x04
    17a6:	9d 81       	ldd	r25, Y+5	; 0x05
    17a8:	81 30       	cpi	r24, 0x01	; 1
    17aa:	91 05       	cpc	r25, r1
    17ac:	d9 f0       	breq	.+54     	; 0x17e4 <DIO_enuSetPortValue+0x60>
    17ae:	2c 81       	ldd	r18, Y+4	; 0x04
    17b0:	3d 81       	ldd	r19, Y+5	; 0x05
    17b2:	22 30       	cpi	r18, 0x02	; 2
    17b4:	31 05       	cpc	r19, r1
    17b6:	2c f4       	brge	.+10     	; 0x17c2 <DIO_enuSetPortValue+0x3e>
    17b8:	8c 81       	ldd	r24, Y+4	; 0x04
    17ba:	9d 81       	ldd	r25, Y+5	; 0x05
    17bc:	00 97       	sbiw	r24, 0x00	; 0
    17be:	61 f0       	breq	.+24     	; 0x17d8 <DIO_enuSetPortValue+0x54>
    17c0:	23 c0       	rjmp	.+70     	; 0x1808 <DIO_enuSetPortValue+0x84>
    17c2:	2c 81       	ldd	r18, Y+4	; 0x04
    17c4:	3d 81       	ldd	r19, Y+5	; 0x05
    17c6:	22 30       	cpi	r18, 0x02	; 2
    17c8:	31 05       	cpc	r19, r1
    17ca:	91 f0       	breq	.+36     	; 0x17f0 <DIO_enuSetPortValue+0x6c>
    17cc:	8c 81       	ldd	r24, Y+4	; 0x04
    17ce:	9d 81       	ldd	r25, Y+5	; 0x05
    17d0:	83 30       	cpi	r24, 0x03	; 3
    17d2:	91 05       	cpc	r25, r1
    17d4:	99 f0       	breq	.+38     	; 0x17fc <DIO_enuSetPortValue+0x78>
    17d6:	18 c0       	rjmp	.+48     	; 0x1808 <DIO_enuSetPortValue+0x84>
	{
	case DIO_PORT_A:	PORTA = Copy_u8PortValue;	error_enuState = ES_OK;	break;
    17d8:	eb e3       	ldi	r30, 0x3B	; 59
    17da:	f0 e0       	ldi	r31, 0x00	; 0
    17dc:	8b 81       	ldd	r24, Y+3	; 0x03
    17de:	80 83       	st	Z, r24
    17e0:	19 82       	std	Y+1, r1	; 0x01
    17e2:	14 c0       	rjmp	.+40     	; 0x180c <DIO_enuSetPortValue+0x88>
	case DIO_PORT_B:	PORTB = Copy_u8PortValue;	error_enuState = ES_OK;	break;
    17e4:	e8 e3       	ldi	r30, 0x38	; 56
    17e6:	f0 e0       	ldi	r31, 0x00	; 0
    17e8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ea:	80 83       	st	Z, r24
    17ec:	19 82       	std	Y+1, r1	; 0x01
    17ee:	0e c0       	rjmp	.+28     	; 0x180c <DIO_enuSetPortValue+0x88>
	case DIO_PORT_C:	PORTC = Copy_u8PortValue;	error_enuState = ES_OK;	break;
    17f0:	e5 e3       	ldi	r30, 0x35	; 53
    17f2:	f0 e0       	ldi	r31, 0x00	; 0
    17f4:	8b 81       	ldd	r24, Y+3	; 0x03
    17f6:	80 83       	st	Z, r24
    17f8:	19 82       	std	Y+1, r1	; 0x01
    17fa:	08 c0       	rjmp	.+16     	; 0x180c <DIO_enuSetPortValue+0x88>
	case DIO_PORT_D:	PORTD = Copy_u8PortValue;	error_enuState = ES_OK;	break;
    17fc:	e2 e3       	ldi	r30, 0x32	; 50
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	8b 81       	ldd	r24, Y+3	; 0x03
    1802:	80 83       	st	Z, r24
    1804:	19 82       	std	Y+1, r1	; 0x01
    1806:	02 c0       	rjmp	.+4      	; 0x180c <DIO_enuSetPortValue+0x88>
	default: error_enuState = ES_OUT_OF_RANGE;
    1808:	82 e0       	ldi	r24, 0x02	; 2
    180a:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
    180c:	89 81       	ldd	r24, Y+1	; 0x01
}
    180e:	0f 90       	pop	r0
    1810:	0f 90       	pop	r0
    1812:	0f 90       	pop	r0
    1814:	0f 90       	pop	r0
    1816:	0f 90       	pop	r0
    1818:	cf 91       	pop	r28
    181a:	df 91       	pop	r29
    181c:	08 95       	ret

0000181e <DIO_enuTogglePortValue>:


ERROR_STATES DIO_enuTogglePortValue		(u8 Copy_u8PortID )
{
    181e:	df 93       	push	r29
    1820:	cf 93       	push	r28
    1822:	00 d0       	rcall	.+0      	; 0x1824 <DIO_enuTogglePortValue+0x6>
    1824:	00 d0       	rcall	.+0      	; 0x1826 <DIO_enuTogglePortValue+0x8>
    1826:	cd b7       	in	r28, 0x3d	; 61
    1828:	de b7       	in	r29, 0x3e	; 62
    182a:	8a 83       	std	Y+2, r24	; 0x02
	ERROR_STATES error_enuState =ES_NOT_OK;
    182c:	81 e0       	ldi	r24, 0x01	; 1
    182e:	89 83       	std	Y+1, r24	; 0x01

	switch (Copy_u8PortID)
    1830:	8a 81       	ldd	r24, Y+2	; 0x02
    1832:	28 2f       	mov	r18, r24
    1834:	30 e0       	ldi	r19, 0x00	; 0
    1836:	3c 83       	std	Y+4, r19	; 0x04
    1838:	2b 83       	std	Y+3, r18	; 0x03
    183a:	8b 81       	ldd	r24, Y+3	; 0x03
    183c:	9c 81       	ldd	r25, Y+4	; 0x04
    183e:	81 30       	cpi	r24, 0x01	; 1
    1840:	91 05       	cpc	r25, r1
    1842:	f1 f0       	breq	.+60     	; 0x1880 <DIO_enuTogglePortValue+0x62>
    1844:	2b 81       	ldd	r18, Y+3	; 0x03
    1846:	3c 81       	ldd	r19, Y+4	; 0x04
    1848:	22 30       	cpi	r18, 0x02	; 2
    184a:	31 05       	cpc	r19, r1
    184c:	2c f4       	brge	.+10     	; 0x1858 <DIO_enuTogglePortValue+0x3a>
    184e:	8b 81       	ldd	r24, Y+3	; 0x03
    1850:	9c 81       	ldd	r25, Y+4	; 0x04
    1852:	00 97       	sbiw	r24, 0x00	; 0
    1854:	61 f0       	breq	.+24     	; 0x186e <DIO_enuTogglePortValue+0x50>
    1856:	2f c0       	rjmp	.+94     	; 0x18b6 <DIO_enuTogglePortValue+0x98>
    1858:	2b 81       	ldd	r18, Y+3	; 0x03
    185a:	3c 81       	ldd	r19, Y+4	; 0x04
    185c:	22 30       	cpi	r18, 0x02	; 2
    185e:	31 05       	cpc	r19, r1
    1860:	c1 f0       	breq	.+48     	; 0x1892 <DIO_enuTogglePortValue+0x74>
    1862:	8b 81       	ldd	r24, Y+3	; 0x03
    1864:	9c 81       	ldd	r25, Y+4	; 0x04
    1866:	83 30       	cpi	r24, 0x03	; 3
    1868:	91 05       	cpc	r25, r1
    186a:	e1 f0       	breq	.+56     	; 0x18a4 <DIO_enuTogglePortValue+0x86>
    186c:	24 c0       	rjmp	.+72     	; 0x18b6 <DIO_enuTogglePortValue+0x98>
	{
	case DIO_PORT_A:	PORTA = ~ PORTA; 	error_enuState = ES_OK;	break;
    186e:	ab e3       	ldi	r26, 0x3B	; 59
    1870:	b0 e0       	ldi	r27, 0x00	; 0
    1872:	eb e3       	ldi	r30, 0x3B	; 59
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	80 95       	com	r24
    187a:	8c 93       	st	X, r24
    187c:	19 82       	std	Y+1, r1	; 0x01
    187e:	1d c0       	rjmp	.+58     	; 0x18ba <DIO_enuTogglePortValue+0x9c>
	case DIO_PORT_B:	PORTB = ~ PORTB;	error_enuState = ES_OK;	break;
    1880:	a8 e3       	ldi	r26, 0x38	; 56
    1882:	b0 e0       	ldi	r27, 0x00	; 0
    1884:	e8 e3       	ldi	r30, 0x38	; 56
    1886:	f0 e0       	ldi	r31, 0x00	; 0
    1888:	80 81       	ld	r24, Z
    188a:	80 95       	com	r24
    188c:	8c 93       	st	X, r24
    188e:	19 82       	std	Y+1, r1	; 0x01
    1890:	14 c0       	rjmp	.+40     	; 0x18ba <DIO_enuTogglePortValue+0x9c>
	case DIO_PORT_C:	PORTC = ~ PORTC;	error_enuState = ES_OK;	break;
    1892:	a5 e3       	ldi	r26, 0x35	; 53
    1894:	b0 e0       	ldi	r27, 0x00	; 0
    1896:	e5 e3       	ldi	r30, 0x35	; 53
    1898:	f0 e0       	ldi	r31, 0x00	; 0
    189a:	80 81       	ld	r24, Z
    189c:	80 95       	com	r24
    189e:	8c 93       	st	X, r24
    18a0:	19 82       	std	Y+1, r1	; 0x01
    18a2:	0b c0       	rjmp	.+22     	; 0x18ba <DIO_enuTogglePortValue+0x9c>
	case DIO_PORT_D:	PORTD = ~ PORTD;	error_enuState = ES_OK;	break;
    18a4:	a2 e3       	ldi	r26, 0x32	; 50
    18a6:	b0 e0       	ldi	r27, 0x00	; 0
    18a8:	e2 e3       	ldi	r30, 0x32	; 50
    18aa:	f0 e0       	ldi	r31, 0x00	; 0
    18ac:	80 81       	ld	r24, Z
    18ae:	80 95       	com	r24
    18b0:	8c 93       	st	X, r24
    18b2:	19 82       	std	Y+1, r1	; 0x01
    18b4:	02 c0       	rjmp	.+4      	; 0x18ba <DIO_enuTogglePortValue+0x9c>
	default: error_enuState = ES_OUT_OF_RANGE;
    18b6:	82 e0       	ldi	r24, 0x02	; 2
    18b8:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
    18ba:	89 81       	ldd	r24, Y+1	; 0x01
}
    18bc:	0f 90       	pop	r0
    18be:	0f 90       	pop	r0
    18c0:	0f 90       	pop	r0
    18c2:	0f 90       	pop	r0
    18c4:	cf 91       	pop	r28
    18c6:	df 91       	pop	r29
    18c8:	08 95       	ret

000018ca <DIO_enuGetPortValue>:


ERROR_STATES DIO_enuGetPortValue		(u8 Copy_u8PortID , u8 * Copy_Pu8PortValue)
{
    18ca:	df 93       	push	r29
    18cc:	cf 93       	push	r28
    18ce:	00 d0       	rcall	.+0      	; 0x18d0 <DIO_enuGetPortValue+0x6>
    18d0:	00 d0       	rcall	.+0      	; 0x18d2 <DIO_enuGetPortValue+0x8>
    18d2:	00 d0       	rcall	.+0      	; 0x18d4 <DIO_enuGetPortValue+0xa>
    18d4:	cd b7       	in	r28, 0x3d	; 61
    18d6:	de b7       	in	r29, 0x3e	; 62
    18d8:	8a 83       	std	Y+2, r24	; 0x02
    18da:	7c 83       	std	Y+4, r23	; 0x04
    18dc:	6b 83       	std	Y+3, r22	; 0x03
	ERROR_STATES error_enuState =ES_NOT_OK;
    18de:	81 e0       	ldi	r24, 0x01	; 1
    18e0:	89 83       	std	Y+1, r24	; 0x01

	switch (Copy_u8PortID)
    18e2:	8a 81       	ldd	r24, Y+2	; 0x02
    18e4:	28 2f       	mov	r18, r24
    18e6:	30 e0       	ldi	r19, 0x00	; 0
    18e8:	3e 83       	std	Y+6, r19	; 0x06
    18ea:	2d 83       	std	Y+5, r18	; 0x05
    18ec:	8d 81       	ldd	r24, Y+5	; 0x05
    18ee:	9e 81       	ldd	r25, Y+6	; 0x06
    18f0:	81 30       	cpi	r24, 0x01	; 1
    18f2:	91 05       	cpc	r25, r1
    18f4:	e9 f0       	breq	.+58     	; 0x1930 <DIO_enuGetPortValue+0x66>
    18f6:	2d 81       	ldd	r18, Y+5	; 0x05
    18f8:	3e 81       	ldd	r19, Y+6	; 0x06
    18fa:	22 30       	cpi	r18, 0x02	; 2
    18fc:	31 05       	cpc	r19, r1
    18fe:	2c f4       	brge	.+10     	; 0x190a <DIO_enuGetPortValue+0x40>
    1900:	8d 81       	ldd	r24, Y+5	; 0x05
    1902:	9e 81       	ldd	r25, Y+6	; 0x06
    1904:	00 97       	sbiw	r24, 0x00	; 0
    1906:	61 f0       	breq	.+24     	; 0x1920 <DIO_enuGetPortValue+0x56>
    1908:	2b c0       	rjmp	.+86     	; 0x1960 <DIO_enuGetPortValue+0x96>
    190a:	2d 81       	ldd	r18, Y+5	; 0x05
    190c:	3e 81       	ldd	r19, Y+6	; 0x06
    190e:	22 30       	cpi	r18, 0x02	; 2
    1910:	31 05       	cpc	r19, r1
    1912:	b1 f0       	breq	.+44     	; 0x1940 <DIO_enuGetPortValue+0x76>
    1914:	8d 81       	ldd	r24, Y+5	; 0x05
    1916:	9e 81       	ldd	r25, Y+6	; 0x06
    1918:	83 30       	cpi	r24, 0x03	; 3
    191a:	91 05       	cpc	r25, r1
    191c:	c9 f0       	breq	.+50     	; 0x1950 <DIO_enuGetPortValue+0x86>
    191e:	20 c0       	rjmp	.+64     	; 0x1960 <DIO_enuGetPortValue+0x96>
	{
	case DIO_PORT_A:	* Copy_Pu8PortValue = PINA; error_enuState = ES_OK;	break;
    1920:	e9 e3       	ldi	r30, 0x39	; 57
    1922:	f0 e0       	ldi	r31, 0x00	; 0
    1924:	80 81       	ld	r24, Z
    1926:	eb 81       	ldd	r30, Y+3	; 0x03
    1928:	fc 81       	ldd	r31, Y+4	; 0x04
    192a:	80 83       	st	Z, r24
    192c:	19 82       	std	Y+1, r1	; 0x01
    192e:	1a c0       	rjmp	.+52     	; 0x1964 <DIO_enuGetPortValue+0x9a>
	case DIO_PORT_B:	* Copy_Pu8PortValue = PINB;	error_enuState = ES_OK;	break;
    1930:	e6 e3       	ldi	r30, 0x36	; 54
    1932:	f0 e0       	ldi	r31, 0x00	; 0
    1934:	80 81       	ld	r24, Z
    1936:	eb 81       	ldd	r30, Y+3	; 0x03
    1938:	fc 81       	ldd	r31, Y+4	; 0x04
    193a:	80 83       	st	Z, r24
    193c:	19 82       	std	Y+1, r1	; 0x01
    193e:	12 c0       	rjmp	.+36     	; 0x1964 <DIO_enuGetPortValue+0x9a>
	case DIO_PORT_C:	* Copy_Pu8PortValue = PINC;	error_enuState = ES_OK;	break;
    1940:	e3 e3       	ldi	r30, 0x33	; 51
    1942:	f0 e0       	ldi	r31, 0x00	; 0
    1944:	80 81       	ld	r24, Z
    1946:	eb 81       	ldd	r30, Y+3	; 0x03
    1948:	fc 81       	ldd	r31, Y+4	; 0x04
    194a:	80 83       	st	Z, r24
    194c:	19 82       	std	Y+1, r1	; 0x01
    194e:	0a c0       	rjmp	.+20     	; 0x1964 <DIO_enuGetPortValue+0x9a>
	case DIO_PORT_D:	* Copy_Pu8PortValue = PIND;	error_enuState = ES_OK;	break;
    1950:	e0 e3       	ldi	r30, 0x30	; 48
    1952:	f0 e0       	ldi	r31, 0x00	; 0
    1954:	80 81       	ld	r24, Z
    1956:	eb 81       	ldd	r30, Y+3	; 0x03
    1958:	fc 81       	ldd	r31, Y+4	; 0x04
    195a:	80 83       	st	Z, r24
    195c:	19 82       	std	Y+1, r1	; 0x01
    195e:	02 c0       	rjmp	.+4      	; 0x1964 <DIO_enuGetPortValue+0x9a>
	default: error_enuState = ES_OUT_OF_RANGE;
    1960:	82 e0       	ldi	r24, 0x02	; 2
    1962:	89 83       	std	Y+1, r24	; 0x01
	}

	return error_enuState;
    1964:	89 81       	ldd	r24, Y+1	; 0x01
}
    1966:	26 96       	adiw	r28, 0x06	; 6
    1968:	0f b6       	in	r0, 0x3f	; 63
    196a:	f8 94       	cli
    196c:	de bf       	out	0x3e, r29	; 62
    196e:	0f be       	out	0x3f, r0	; 63
    1970:	cd bf       	out	0x3d, r28	; 61
    1972:	cf 91       	pop	r28
    1974:	df 91       	pop	r29
    1976:	08 95       	ret

00001978 <LED_enuInit>:
#include "LED_priv.h"
#include "LED_config.h"


ERROR_STATES LED_enuInit 		(void)
{
    1978:	df 93       	push	r29
    197a:	cf 93       	push	r28
    197c:	00 d0       	rcall	.+0      	; 0x197e <LED_enuInit+0x6>
    197e:	cd b7       	in	r28, 0x3d	; 61
    1980:	de b7       	in	r29, 0x3e	; 62
	ERROR_STATES error_enuState = ES_NOT_OK;
    1982:	81 e0       	ldi	r24, 0x01	; 1
    1984:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Iter = 0;
    1986:	19 82       	std	Y+1, r1	; 0x01
	for (Local_u8Iter = 0 ; Local_u8Iter < NUM_OF_LEDS ; Local_u8Iter ++ )
    1988:	19 82       	std	Y+1, r1	; 0x01
    198a:	33 c0       	rjmp	.+102    	; 0x19f2 <LED_enuInit+0x7a>
	{
		DIO_enuSetPinDirection(LED_AstrNumOfLeds[Local_u8Iter].LED_u8Port ,LED_AstrNumOfLeds[Local_u8Iter].LED_u8Pin, PIN_OUTPUT );
    198c:	89 81       	ldd	r24, Y+1	; 0x01
    198e:	88 2f       	mov	r24, r24
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	88 0f       	add	r24, r24
    1994:	99 1f       	adc	r25, r25
    1996:	fc 01       	movw	r30, r24
    1998:	e8 59       	subi	r30, 0x98	; 152
    199a:	ff 4f       	sbci	r31, 0xFF	; 255
    199c:	20 81       	ld	r18, Z
    199e:	89 81       	ldd	r24, Y+1	; 0x01
    19a0:	88 2f       	mov	r24, r24
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	88 0f       	add	r24, r24
    19a6:	99 1f       	adc	r25, r25
    19a8:	fc 01       	movw	r30, r24
    19aa:	e7 59       	subi	r30, 0x97	; 151
    19ac:	ff 4f       	sbci	r31, 0xFF	; 255
    19ae:	90 81       	ld	r25, Z
    19b0:	82 2f       	mov	r24, r18
    19b2:	69 2f       	mov	r22, r25
    19b4:	41 e0       	ldi	r20, 0x01	; 1
    19b6:	0e 94 b7 08 	call	0x116e	; 0x116e <DIO_enuSetPinDirection>
		DIO_enuGetPinValue(LED_AstrNumOfLeds[Local_u8Iter].LED_u8Port ,LED_AstrNumOfLeds[Local_u8Iter].LED_u8Pin, PIN_LOW );
    19ba:	89 81       	ldd	r24, Y+1	; 0x01
    19bc:	88 2f       	mov	r24, r24
    19be:	90 e0       	ldi	r25, 0x00	; 0
    19c0:	88 0f       	add	r24, r24
    19c2:	99 1f       	adc	r25, r25
    19c4:	fc 01       	movw	r30, r24
    19c6:	e8 59       	subi	r30, 0x98	; 152
    19c8:	ff 4f       	sbci	r31, 0xFF	; 255
    19ca:	20 81       	ld	r18, Z
    19cc:	89 81       	ldd	r24, Y+1	; 0x01
    19ce:	88 2f       	mov	r24, r24
    19d0:	90 e0       	ldi	r25, 0x00	; 0
    19d2:	88 0f       	add	r24, r24
    19d4:	99 1f       	adc	r25, r25
    19d6:	fc 01       	movw	r30, r24
    19d8:	e7 59       	subi	r30, 0x97	; 151
    19da:	ff 4f       	sbci	r31, 0xFF	; 255
    19dc:	90 81       	ld	r25, Z
    19de:	82 2f       	mov	r24, r18
    19e0:	69 2f       	mov	r22, r25
    19e2:	40 e0       	ldi	r20, 0x00	; 0
    19e4:	50 e0       	ldi	r21, 0x00	; 0
    19e6:	0e 94 e0 0a 	call	0x15c0	; 0x15c0 <DIO_enuGetPinValue>
		error_enuState = ES_OK;
    19ea:	1a 82       	std	Y+2, r1	; 0x02

ERROR_STATES LED_enuInit 		(void)
{
	ERROR_STATES error_enuState = ES_NOT_OK;
	u8 Local_u8Iter = 0;
	for (Local_u8Iter = 0 ; Local_u8Iter < NUM_OF_LEDS ; Local_u8Iter ++ )
    19ec:	89 81       	ldd	r24, Y+1	; 0x01
    19ee:	8f 5f       	subi	r24, 0xFF	; 255
    19f0:	89 83       	std	Y+1, r24	; 0x01
    19f2:	89 81       	ldd	r24, Y+1	; 0x01
    19f4:	82 30       	cpi	r24, 0x02	; 2
    19f6:	50 f2       	brcs	.-108    	; 0x198c <LED_enuInit+0x14>
	{
		DIO_enuSetPinDirection(LED_AstrNumOfLeds[Local_u8Iter].LED_u8Port ,LED_AstrNumOfLeds[Local_u8Iter].LED_u8Pin, PIN_OUTPUT );
		DIO_enuGetPinValue(LED_AstrNumOfLeds[Local_u8Iter].LED_u8Port ,LED_AstrNumOfLeds[Local_u8Iter].LED_u8Pin, PIN_LOW );
		error_enuState = ES_OK;
	}
	return error_enuState;
    19f8:	8a 81       	ldd	r24, Y+2	; 0x02
}
    19fa:	0f 90       	pop	r0
    19fc:	0f 90       	pop	r0
    19fe:	cf 91       	pop	r28
    1a00:	df 91       	pop	r29
    1a02:	08 95       	ret

00001a04 <LED_enuTurnON>:


ERROR_STATES LED_enuTurnON 		(u8 Copy_u8LED_Order)
{
    1a04:	df 93       	push	r29
    1a06:	cf 93       	push	r28
    1a08:	00 d0       	rcall	.+0      	; 0x1a0a <LED_enuTurnON+0x6>
    1a0a:	cd b7       	in	r28, 0x3d	; 61
    1a0c:	de b7       	in	r29, 0x3e	; 62
    1a0e:	8a 83       	std	Y+2, r24	; 0x02
	ERROR_STATES error_enuState = ES_NOT_OK;
    1a10:	81 e0       	ldi	r24, 0x01	; 1
    1a12:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8LED_Order <  NUM_OF_LEDS)
    1a14:	8a 81       	ldd	r24, Y+2	; 0x02
    1a16:	82 30       	cpi	r24, 0x02	; 2
    1a18:	c8 f4       	brcc	.+50     	; 0x1a4c <LED_enuTurnON+0x48>
	{
		DIO_enuSetPinValue(LED_AstrNumOfLeds[Copy_u8LED_Order].LED_u8Port ,LED_AstrNumOfLeds[Copy_u8LED_Order].LED_u8Pin, PIN_HIGH );
    1a1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1c:	88 2f       	mov	r24, r24
    1a1e:	90 e0       	ldi	r25, 0x00	; 0
    1a20:	88 0f       	add	r24, r24
    1a22:	99 1f       	adc	r25, r25
    1a24:	fc 01       	movw	r30, r24
    1a26:	e8 59       	subi	r30, 0x98	; 152
    1a28:	ff 4f       	sbci	r31, 0xFF	; 255
    1a2a:	20 81       	ld	r18, Z
    1a2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a2e:	88 2f       	mov	r24, r24
    1a30:	90 e0       	ldi	r25, 0x00	; 0
    1a32:	88 0f       	add	r24, r24
    1a34:	99 1f       	adc	r25, r25
    1a36:	fc 01       	movw	r30, r24
    1a38:	e7 59       	subi	r30, 0x97	; 151
    1a3a:	ff 4f       	sbci	r31, 0xFF	; 255
    1a3c:	90 81       	ld	r25, Z
    1a3e:	82 2f       	mov	r24, r18
    1a40:	69 2f       	mov	r22, r25
    1a42:	41 e0       	ldi	r20, 0x01	; 1
    1a44:	0e 94 85 09 	call	0x130a	; 0x130a <DIO_enuSetPinValue>
		error_enuState =ES_OK;
    1a48:	19 82       	std	Y+1, r1	; 0x01
    1a4a:	02 c0       	rjmp	.+4      	; 0x1a50 <LED_enuTurnON+0x4c>
	}
	else
	{
		error_enuState = ES_OUT_OF_RANGE;
    1a4c:	82 e0       	ldi	r24, 0x02	; 2
    1a4e:	89 83       	std	Y+1, r24	; 0x01
	}
	return error_enuState;
    1a50:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a52:	0f 90       	pop	r0
    1a54:	0f 90       	pop	r0
    1a56:	cf 91       	pop	r28
    1a58:	df 91       	pop	r29
    1a5a:	08 95       	ret

00001a5c <LED_enuTurnToggle>:


ERROR_STATES LED_enuTurnToggle 	(u8 Copy_u8LED_Order)
{
    1a5c:	df 93       	push	r29
    1a5e:	cf 93       	push	r28
    1a60:	00 d0       	rcall	.+0      	; 0x1a62 <LED_enuTurnToggle+0x6>
    1a62:	00 d0       	rcall	.+0      	; 0x1a64 <LED_enuTurnToggle+0x8>
    1a64:	cd b7       	in	r28, 0x3d	; 61
    1a66:	de b7       	in	r29, 0x3e	; 62
    1a68:	8a 83       	std	Y+2, r24	; 0x02
	ERROR_STATES error_enuState = ES_NOT_OK;
    1a6a:	81 e0       	ldi	r24, 0x01	; 1
    1a6c:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8LED_Order <  NUM_OF_LEDS)
    1a6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a70:	82 30       	cpi	r24, 0x02	; 2
    1a72:	08 f0       	brcs	.+2      	; 0x1a76 <LED_enuTurnToggle+0x1a>
    1a74:	a0 c0       	rjmp	.+320    	; 0x1bb6 <LED_enuTurnToggle+0x15a>
	{
		switch (LED_AstrNumOfLeds[Copy_u8LED_Order].LED_u8Port)
    1a76:	8a 81       	ldd	r24, Y+2	; 0x02
    1a78:	88 2f       	mov	r24, r24
    1a7a:	90 e0       	ldi	r25, 0x00	; 0
    1a7c:	88 0f       	add	r24, r24
    1a7e:	99 1f       	adc	r25, r25
    1a80:	fc 01       	movw	r30, r24
    1a82:	e8 59       	subi	r30, 0x98	; 152
    1a84:	ff 4f       	sbci	r31, 0xFF	; 255
    1a86:	80 81       	ld	r24, Z
    1a88:	28 2f       	mov	r18, r24
    1a8a:	30 e0       	ldi	r19, 0x00	; 0
    1a8c:	3c 83       	std	Y+4, r19	; 0x04
    1a8e:	2b 83       	std	Y+3, r18	; 0x03
    1a90:	8b 81       	ldd	r24, Y+3	; 0x03
    1a92:	9c 81       	ldd	r25, Y+4	; 0x04
    1a94:	81 30       	cpi	r24, 0x01	; 1
    1a96:	91 05       	cpc	r25, r1
    1a98:	a1 f1       	breq	.+104    	; 0x1b02 <LED_enuTurnToggle+0xa6>
    1a9a:	2b 81       	ldd	r18, Y+3	; 0x03
    1a9c:	3c 81       	ldd	r19, Y+4	; 0x04
    1a9e:	22 30       	cpi	r18, 0x02	; 2
    1aa0:	31 05       	cpc	r19, r1
    1aa2:	2c f4       	brge	.+10     	; 0x1aae <LED_enuTurnToggle+0x52>
    1aa4:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa6:	9c 81       	ldd	r25, Y+4	; 0x04
    1aa8:	00 97       	sbiw	r24, 0x00	; 0
    1aaa:	71 f0       	breq	.+28     	; 0x1ac8 <LED_enuTurnToggle+0x6c>
    1aac:	81 c0       	rjmp	.+258    	; 0x1bb0 <LED_enuTurnToggle+0x154>
    1aae:	2b 81       	ldd	r18, Y+3	; 0x03
    1ab0:	3c 81       	ldd	r19, Y+4	; 0x04
    1ab2:	22 30       	cpi	r18, 0x02	; 2
    1ab4:	31 05       	cpc	r19, r1
    1ab6:	09 f4       	brne	.+2      	; 0x1aba <LED_enuTurnToggle+0x5e>
    1ab8:	41 c0       	rjmp	.+130    	; 0x1b3c <LED_enuTurnToggle+0xe0>
    1aba:	8b 81       	ldd	r24, Y+3	; 0x03
    1abc:	9c 81       	ldd	r25, Y+4	; 0x04
    1abe:	83 30       	cpi	r24, 0x03	; 3
    1ac0:	91 05       	cpc	r25, r1
    1ac2:	09 f4       	brne	.+2      	; 0x1ac6 <LED_enuTurnToggle+0x6a>
    1ac4:	58 c0       	rjmp	.+176    	; 0x1b76 <LED_enuTurnToggle+0x11a>
    1ac6:	74 c0       	rjmp	.+232    	; 0x1bb0 <LED_enuTurnToggle+0x154>
		{
		case PORT_A:
			PORTA^=(ONE<<LED_AstrNumOfLeds[Copy_u8LED_Order].LED_u8Pin);
    1ac8:	ab e3       	ldi	r26, 0x3B	; 59
    1aca:	b0 e0       	ldi	r27, 0x00	; 0
    1acc:	eb e3       	ldi	r30, 0x3B	; 59
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	80 81       	ld	r24, Z
    1ad2:	48 2f       	mov	r20, r24
    1ad4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad6:	88 2f       	mov	r24, r24
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	88 0f       	add	r24, r24
    1adc:	99 1f       	adc	r25, r25
    1ade:	fc 01       	movw	r30, r24
    1ae0:	e7 59       	subi	r30, 0x97	; 151
    1ae2:	ff 4f       	sbci	r31, 0xFF	; 255
    1ae4:	80 81       	ld	r24, Z
    1ae6:	28 2f       	mov	r18, r24
    1ae8:	30 e0       	ldi	r19, 0x00	; 0
    1aea:	81 e0       	ldi	r24, 0x01	; 1
    1aec:	90 e0       	ldi	r25, 0x00	; 0
    1aee:	02 2e       	mov	r0, r18
    1af0:	02 c0       	rjmp	.+4      	; 0x1af6 <LED_enuTurnToggle+0x9a>
    1af2:	88 0f       	add	r24, r24
    1af4:	99 1f       	adc	r25, r25
    1af6:	0a 94       	dec	r0
    1af8:	e2 f7       	brpl	.-8      	; 0x1af2 <LED_enuTurnToggle+0x96>
    1afa:	84 27       	eor	r24, r20
    1afc:	8c 93       	st	X, r24
				error_enuState = ES_OK;		break;
    1afe:	19 82       	std	Y+1, r1	; 0x01
    1b00:	5c c0       	rjmp	.+184    	; 0x1bba <LED_enuTurnToggle+0x15e>
		case PORT_B:
			PORTB^=(ONE<<LED_AstrNumOfLeds[Copy_u8LED_Order].LED_u8Pin);
    1b02:	a8 e3       	ldi	r26, 0x38	; 56
    1b04:	b0 e0       	ldi	r27, 0x00	; 0
    1b06:	e8 e3       	ldi	r30, 0x38	; 56
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	80 81       	ld	r24, Z
    1b0c:	48 2f       	mov	r20, r24
    1b0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b10:	88 2f       	mov	r24, r24
    1b12:	90 e0       	ldi	r25, 0x00	; 0
    1b14:	88 0f       	add	r24, r24
    1b16:	99 1f       	adc	r25, r25
    1b18:	fc 01       	movw	r30, r24
    1b1a:	e7 59       	subi	r30, 0x97	; 151
    1b1c:	ff 4f       	sbci	r31, 0xFF	; 255
    1b1e:	80 81       	ld	r24, Z
    1b20:	28 2f       	mov	r18, r24
    1b22:	30 e0       	ldi	r19, 0x00	; 0
    1b24:	81 e0       	ldi	r24, 0x01	; 1
    1b26:	90 e0       	ldi	r25, 0x00	; 0
    1b28:	02 2e       	mov	r0, r18
    1b2a:	02 c0       	rjmp	.+4      	; 0x1b30 <LED_enuTurnToggle+0xd4>
    1b2c:	88 0f       	add	r24, r24
    1b2e:	99 1f       	adc	r25, r25
    1b30:	0a 94       	dec	r0
    1b32:	e2 f7       	brpl	.-8      	; 0x1b2c <LED_enuTurnToggle+0xd0>
    1b34:	84 27       	eor	r24, r20
    1b36:	8c 93       	st	X, r24
				error_enuState = ES_OK;		break;
    1b38:	19 82       	std	Y+1, r1	; 0x01
    1b3a:	3f c0       	rjmp	.+126    	; 0x1bba <LED_enuTurnToggle+0x15e>
		case PORT_C:
			PORTC^=(ONE<<LED_AstrNumOfLeds[Copy_u8LED_Order].LED_u8Pin);
    1b3c:	a5 e3       	ldi	r26, 0x35	; 53
    1b3e:	b0 e0       	ldi	r27, 0x00	; 0
    1b40:	e5 e3       	ldi	r30, 0x35	; 53
    1b42:	f0 e0       	ldi	r31, 0x00	; 0
    1b44:	80 81       	ld	r24, Z
    1b46:	48 2f       	mov	r20, r24
    1b48:	8a 81       	ldd	r24, Y+2	; 0x02
    1b4a:	88 2f       	mov	r24, r24
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	88 0f       	add	r24, r24
    1b50:	99 1f       	adc	r25, r25
    1b52:	fc 01       	movw	r30, r24
    1b54:	e7 59       	subi	r30, 0x97	; 151
    1b56:	ff 4f       	sbci	r31, 0xFF	; 255
    1b58:	80 81       	ld	r24, Z
    1b5a:	28 2f       	mov	r18, r24
    1b5c:	30 e0       	ldi	r19, 0x00	; 0
    1b5e:	81 e0       	ldi	r24, 0x01	; 1
    1b60:	90 e0       	ldi	r25, 0x00	; 0
    1b62:	02 2e       	mov	r0, r18
    1b64:	02 c0       	rjmp	.+4      	; 0x1b6a <LED_enuTurnToggle+0x10e>
    1b66:	88 0f       	add	r24, r24
    1b68:	99 1f       	adc	r25, r25
    1b6a:	0a 94       	dec	r0
    1b6c:	e2 f7       	brpl	.-8      	; 0x1b66 <LED_enuTurnToggle+0x10a>
    1b6e:	84 27       	eor	r24, r20
    1b70:	8c 93       	st	X, r24
				error_enuState = ES_OK;		break;
    1b72:	19 82       	std	Y+1, r1	; 0x01
    1b74:	22 c0       	rjmp	.+68     	; 0x1bba <LED_enuTurnToggle+0x15e>
		case PORT_D:
			PORTD^=(ONE<<LED_AstrNumOfLeds[Copy_u8LED_Order].LED_u8Pin);
    1b76:	a2 e3       	ldi	r26, 0x32	; 50
    1b78:	b0 e0       	ldi	r27, 0x00	; 0
    1b7a:	e2 e3       	ldi	r30, 0x32	; 50
    1b7c:	f0 e0       	ldi	r31, 0x00	; 0
    1b7e:	80 81       	ld	r24, Z
    1b80:	48 2f       	mov	r20, r24
    1b82:	8a 81       	ldd	r24, Y+2	; 0x02
    1b84:	88 2f       	mov	r24, r24
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	88 0f       	add	r24, r24
    1b8a:	99 1f       	adc	r25, r25
    1b8c:	fc 01       	movw	r30, r24
    1b8e:	e7 59       	subi	r30, 0x97	; 151
    1b90:	ff 4f       	sbci	r31, 0xFF	; 255
    1b92:	80 81       	ld	r24, Z
    1b94:	28 2f       	mov	r18, r24
    1b96:	30 e0       	ldi	r19, 0x00	; 0
    1b98:	81 e0       	ldi	r24, 0x01	; 1
    1b9a:	90 e0       	ldi	r25, 0x00	; 0
    1b9c:	02 2e       	mov	r0, r18
    1b9e:	02 c0       	rjmp	.+4      	; 0x1ba4 <LED_enuTurnToggle+0x148>
    1ba0:	88 0f       	add	r24, r24
    1ba2:	99 1f       	adc	r25, r25
    1ba4:	0a 94       	dec	r0
    1ba6:	e2 f7       	brpl	.-8      	; 0x1ba0 <LED_enuTurnToggle+0x144>
    1ba8:	84 27       	eor	r24, r20
    1baa:	8c 93       	st	X, r24
				error_enuState = ES_OK;		break;
    1bac:	19 82       	std	Y+1, r1	; 0x01
    1bae:	05 c0       	rjmp	.+10     	; 0x1bba <LED_enuTurnToggle+0x15e>
		default:
			error_enuState = ES_NOT_SELECTED;
    1bb0:	83 e0       	ldi	r24, 0x03	; 3
    1bb2:	89 83       	std	Y+1, r24	; 0x01
    1bb4:	02 c0       	rjmp	.+4      	; 0x1bba <LED_enuTurnToggle+0x15e>
		}
	}
	else
	{
		error_enuState = ES_OUT_OF_RANGE;
    1bb6:	82 e0       	ldi	r24, 0x02	; 2
    1bb8:	89 83       	std	Y+1, r24	; 0x01
	}
	return error_enuState;
    1bba:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bbc:	0f 90       	pop	r0
    1bbe:	0f 90       	pop	r0
    1bc0:	0f 90       	pop	r0
    1bc2:	0f 90       	pop	r0
    1bc4:	cf 91       	pop	r28
    1bc6:	df 91       	pop	r29
    1bc8:	08 95       	ret

00001bca <LED_enuTurnOFF>:


ERROR_STATES LED_enuTurnOFF 	(u8 Copy_u8LED_Order)
{
    1bca:	df 93       	push	r29
    1bcc:	cf 93       	push	r28
    1bce:	00 d0       	rcall	.+0      	; 0x1bd0 <LED_enuTurnOFF+0x6>
    1bd0:	cd b7       	in	r28, 0x3d	; 61
    1bd2:	de b7       	in	r29, 0x3e	; 62
    1bd4:	8a 83       	std	Y+2, r24	; 0x02
	ERROR_STATES error_enuState = ES_NOT_OK;
    1bd6:	81 e0       	ldi	r24, 0x01	; 1
    1bd8:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8LED_Order <  NUM_OF_LEDS)
    1bda:	8a 81       	ldd	r24, Y+2	; 0x02
    1bdc:	82 30       	cpi	r24, 0x02	; 2
    1bde:	c8 f4       	brcc	.+50     	; 0x1c12 <LED_enuTurnOFF+0x48>
	{
		DIO_enuSetPinValue(LED_AstrNumOfLeds[Copy_u8LED_Order].LED_u8Port ,LED_AstrNumOfLeds[Copy_u8LED_Order].LED_u8Pin, PIN_LOW );
    1be0:	8a 81       	ldd	r24, Y+2	; 0x02
    1be2:	88 2f       	mov	r24, r24
    1be4:	90 e0       	ldi	r25, 0x00	; 0
    1be6:	88 0f       	add	r24, r24
    1be8:	99 1f       	adc	r25, r25
    1bea:	fc 01       	movw	r30, r24
    1bec:	e8 59       	subi	r30, 0x98	; 152
    1bee:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf0:	20 81       	ld	r18, Z
    1bf2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf4:	88 2f       	mov	r24, r24
    1bf6:	90 e0       	ldi	r25, 0x00	; 0
    1bf8:	88 0f       	add	r24, r24
    1bfa:	99 1f       	adc	r25, r25
    1bfc:	fc 01       	movw	r30, r24
    1bfe:	e7 59       	subi	r30, 0x97	; 151
    1c00:	ff 4f       	sbci	r31, 0xFF	; 255
    1c02:	90 81       	ld	r25, Z
    1c04:	82 2f       	mov	r24, r18
    1c06:	69 2f       	mov	r22, r25
    1c08:	40 e0       	ldi	r20, 0x00	; 0
    1c0a:	0e 94 85 09 	call	0x130a	; 0x130a <DIO_enuSetPinValue>
		error_enuState =ES_OK;
    1c0e:	19 82       	std	Y+1, r1	; 0x01
    1c10:	02 c0       	rjmp	.+4      	; 0x1c16 <LED_enuTurnOFF+0x4c>
	}
	else
	{
		error_enuState = ES_OUT_OF_RANGE;
    1c12:	82 e0       	ldi	r24, 0x02	; 2
    1c14:	89 83       	std	Y+1, r24	; 0x01
	}
	return error_enuState;
    1c16:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c18:	0f 90       	pop	r0
    1c1a:	0f 90       	pop	r0
    1c1c:	cf 91       	pop	r28
    1c1e:	df 91       	pop	r29
    1c20:	08 95       	ret

00001c22 <main>:
#include "../HAL/LED_int.h"

#include <util/delay.h>

int main (void)
{
    1c22:	df 93       	push	r29
    1c24:	cf 93       	push	r28
    1c26:	cd b7       	in	r28, 0x3d	; 61
    1c28:	de b7       	in	r29, 0x3e	; 62
    1c2a:	2e 97       	sbiw	r28, 0x0e	; 14
    1c2c:	0f b6       	in	r0, 0x3f	; 63
    1c2e:	f8 94       	cli
    1c30:	de bf       	out	0x3e, r29	; 62
    1c32:	0f be       	out	0x3f, r0	; 63
    1c34:	cd bf       	out	0x3d, r28	; 61
	LED_enuInit();
    1c36:	0e 94 bc 0c 	call	0x1978	; 0x1978 <LED_enuInit>
	while (1)
	{
		LED_enuTurnToggle(FIRST_LED);
    1c3a:	80 e0       	ldi	r24, 0x00	; 0
    1c3c:	0e 94 2e 0d 	call	0x1a5c	; 0x1a5c <LED_enuTurnToggle>
    1c40:	80 e0       	ldi	r24, 0x00	; 0
    1c42:	90 e0       	ldi	r25, 0x00	; 0
    1c44:	aa ef       	ldi	r26, 0xFA	; 250
    1c46:	b3 e4       	ldi	r27, 0x43	; 67
    1c48:	8b 87       	std	Y+11, r24	; 0x0b
    1c4a:	9c 87       	std	Y+12, r25	; 0x0c
    1c4c:	ad 87       	std	Y+13, r26	; 0x0d
    1c4e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c50:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c52:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c54:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c56:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c58:	20 e0       	ldi	r18, 0x00	; 0
    1c5a:	30 e0       	ldi	r19, 0x00	; 0
    1c5c:	4a e7       	ldi	r20, 0x7A	; 122
    1c5e:	53 e4       	ldi	r21, 0x43	; 67
    1c60:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c64:	dc 01       	movw	r26, r24
    1c66:	cb 01       	movw	r24, r22
    1c68:	8f 83       	std	Y+7, r24	; 0x07
    1c6a:	98 87       	std	Y+8, r25	; 0x08
    1c6c:	a9 87       	std	Y+9, r26	; 0x09
    1c6e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c70:	6f 81       	ldd	r22, Y+7	; 0x07
    1c72:	78 85       	ldd	r23, Y+8	; 0x08
    1c74:	89 85       	ldd	r24, Y+9	; 0x09
    1c76:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c78:	20 e0       	ldi	r18, 0x00	; 0
    1c7a:	30 e0       	ldi	r19, 0x00	; 0
    1c7c:	40 e8       	ldi	r20, 0x80	; 128
    1c7e:	5f e3       	ldi	r21, 0x3F	; 63
    1c80:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c84:	88 23       	and	r24, r24
    1c86:	2c f4       	brge	.+10     	; 0x1c92 <main+0x70>
		__ticks = 1;
    1c88:	81 e0       	ldi	r24, 0x01	; 1
    1c8a:	90 e0       	ldi	r25, 0x00	; 0
    1c8c:	9e 83       	std	Y+6, r25	; 0x06
    1c8e:	8d 83       	std	Y+5, r24	; 0x05
    1c90:	3f c0       	rjmp	.+126    	; 0x1d10 <main+0xee>
	else if (__tmp > 65535)
    1c92:	6f 81       	ldd	r22, Y+7	; 0x07
    1c94:	78 85       	ldd	r23, Y+8	; 0x08
    1c96:	89 85       	ldd	r24, Y+9	; 0x09
    1c98:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c9a:	20 e0       	ldi	r18, 0x00	; 0
    1c9c:	3f ef       	ldi	r19, 0xFF	; 255
    1c9e:	4f e7       	ldi	r20, 0x7F	; 127
    1ca0:	57 e4       	ldi	r21, 0x47	; 71
    1ca2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ca6:	18 16       	cp	r1, r24
    1ca8:	4c f5       	brge	.+82     	; 0x1cfc <main+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1caa:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cac:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cae:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cb0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cb2:	20 e0       	ldi	r18, 0x00	; 0
    1cb4:	30 e0       	ldi	r19, 0x00	; 0
    1cb6:	40 e2       	ldi	r20, 0x20	; 32
    1cb8:	51 e4       	ldi	r21, 0x41	; 65
    1cba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cbe:	dc 01       	movw	r26, r24
    1cc0:	cb 01       	movw	r24, r22
    1cc2:	bc 01       	movw	r22, r24
    1cc4:	cd 01       	movw	r24, r26
    1cc6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cca:	dc 01       	movw	r26, r24
    1ccc:	cb 01       	movw	r24, r22
    1cce:	9e 83       	std	Y+6, r25	; 0x06
    1cd0:	8d 83       	std	Y+5, r24	; 0x05
    1cd2:	0f c0       	rjmp	.+30     	; 0x1cf2 <main+0xd0>
    1cd4:	89 e1       	ldi	r24, 0x19	; 25
    1cd6:	90 e0       	ldi	r25, 0x00	; 0
    1cd8:	9c 83       	std	Y+4, r25	; 0x04
    1cda:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1cdc:	8b 81       	ldd	r24, Y+3	; 0x03
    1cde:	9c 81       	ldd	r25, Y+4	; 0x04
    1ce0:	01 97       	sbiw	r24, 0x01	; 1
    1ce2:	f1 f7       	brne	.-4      	; 0x1ce0 <main+0xbe>
    1ce4:	9c 83       	std	Y+4, r25	; 0x04
    1ce6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ce8:	8d 81       	ldd	r24, Y+5	; 0x05
    1cea:	9e 81       	ldd	r25, Y+6	; 0x06
    1cec:	01 97       	sbiw	r24, 0x01	; 1
    1cee:	9e 83       	std	Y+6, r25	; 0x06
    1cf0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cf2:	8d 81       	ldd	r24, Y+5	; 0x05
    1cf4:	9e 81       	ldd	r25, Y+6	; 0x06
    1cf6:	00 97       	sbiw	r24, 0x00	; 0
    1cf8:	69 f7       	brne	.-38     	; 0x1cd4 <main+0xb2>
    1cfa:	9f cf       	rjmp	.-194    	; 0x1c3a <main+0x18>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cfc:	6f 81       	ldd	r22, Y+7	; 0x07
    1cfe:	78 85       	ldd	r23, Y+8	; 0x08
    1d00:	89 85       	ldd	r24, Y+9	; 0x09
    1d02:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d08:	dc 01       	movw	r26, r24
    1d0a:	cb 01       	movw	r24, r22
    1d0c:	9e 83       	std	Y+6, r25	; 0x06
    1d0e:	8d 83       	std	Y+5, r24	; 0x05
    1d10:	8d 81       	ldd	r24, Y+5	; 0x05
    1d12:	9e 81       	ldd	r25, Y+6	; 0x06
    1d14:	9a 83       	std	Y+2, r25	; 0x02
    1d16:	89 83       	std	Y+1, r24	; 0x01
    1d18:	89 81       	ldd	r24, Y+1	; 0x01
    1d1a:	9a 81       	ldd	r25, Y+2	; 0x02
    1d1c:	01 97       	sbiw	r24, 0x01	; 1
    1d1e:	f1 f7       	brne	.-4      	; 0x1d1c <main+0xfa>
    1d20:	9a 83       	std	Y+2, r25	; 0x02
    1d22:	89 83       	std	Y+1, r24	; 0x01
    1d24:	8a cf       	rjmp	.-236    	; 0x1c3a <main+0x18>

00001d26 <__prologue_saves__>:
    1d26:	2f 92       	push	r2
    1d28:	3f 92       	push	r3
    1d2a:	4f 92       	push	r4
    1d2c:	5f 92       	push	r5
    1d2e:	6f 92       	push	r6
    1d30:	7f 92       	push	r7
    1d32:	8f 92       	push	r8
    1d34:	9f 92       	push	r9
    1d36:	af 92       	push	r10
    1d38:	bf 92       	push	r11
    1d3a:	cf 92       	push	r12
    1d3c:	df 92       	push	r13
    1d3e:	ef 92       	push	r14
    1d40:	ff 92       	push	r15
    1d42:	0f 93       	push	r16
    1d44:	1f 93       	push	r17
    1d46:	cf 93       	push	r28
    1d48:	df 93       	push	r29
    1d4a:	cd b7       	in	r28, 0x3d	; 61
    1d4c:	de b7       	in	r29, 0x3e	; 62
    1d4e:	ca 1b       	sub	r28, r26
    1d50:	db 0b       	sbc	r29, r27
    1d52:	0f b6       	in	r0, 0x3f	; 63
    1d54:	f8 94       	cli
    1d56:	de bf       	out	0x3e, r29	; 62
    1d58:	0f be       	out	0x3f, r0	; 63
    1d5a:	cd bf       	out	0x3d, r28	; 61
    1d5c:	09 94       	ijmp

00001d5e <__epilogue_restores__>:
    1d5e:	2a 88       	ldd	r2, Y+18	; 0x12
    1d60:	39 88       	ldd	r3, Y+17	; 0x11
    1d62:	48 88       	ldd	r4, Y+16	; 0x10
    1d64:	5f 84       	ldd	r5, Y+15	; 0x0f
    1d66:	6e 84       	ldd	r6, Y+14	; 0x0e
    1d68:	7d 84       	ldd	r7, Y+13	; 0x0d
    1d6a:	8c 84       	ldd	r8, Y+12	; 0x0c
    1d6c:	9b 84       	ldd	r9, Y+11	; 0x0b
    1d6e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1d70:	b9 84       	ldd	r11, Y+9	; 0x09
    1d72:	c8 84       	ldd	r12, Y+8	; 0x08
    1d74:	df 80       	ldd	r13, Y+7	; 0x07
    1d76:	ee 80       	ldd	r14, Y+6	; 0x06
    1d78:	fd 80       	ldd	r15, Y+5	; 0x05
    1d7a:	0c 81       	ldd	r16, Y+4	; 0x04
    1d7c:	1b 81       	ldd	r17, Y+3	; 0x03
    1d7e:	aa 81       	ldd	r26, Y+2	; 0x02
    1d80:	b9 81       	ldd	r27, Y+1	; 0x01
    1d82:	ce 0f       	add	r28, r30
    1d84:	d1 1d       	adc	r29, r1
    1d86:	0f b6       	in	r0, 0x3f	; 63
    1d88:	f8 94       	cli
    1d8a:	de bf       	out	0x3e, r29	; 62
    1d8c:	0f be       	out	0x3f, r0	; 63
    1d8e:	cd bf       	out	0x3d, r28	; 61
    1d90:	ed 01       	movw	r28, r26
    1d92:	08 95       	ret

00001d94 <_exit>:
    1d94:	f8 94       	cli

00001d96 <__stop_program>:
    1d96:	ff cf       	rjmp	.-2      	; 0x1d96 <__stop_program>
