{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714754101742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714754101747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  3 11:35:01 2024 " "Processing started: Fri May  3 11:35:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714754101747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754101747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tanks_test1 -c tanks_test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tanks_test1 -c tanks_test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754101747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714754102952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714754102952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb " "Found entity 1: wb" {  } { { "CPU/wb.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/wb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754109797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754109797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "CPU/shifter.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754109861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754109861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rf.sv(57) " "Verilog HDL information at rf.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "CPU/rf.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/rf.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714754109900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "CPU/rf.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/rf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754109907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754109907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memwbpipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memwbpipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBpipelineReg " "Found entity 1: MEMWBpipelineReg" {  } { { "CPU/MEMWBpipelineReg.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/MEMWBpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754109947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754109947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "CPU/memory.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754109991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754109991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ifidpipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ifidpipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFIDpipelineReg " "Found entity 1: IFIDpipelineReg" {  } { { "CPU/IFIDpipelineReg.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/IFIDpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/idexpipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/idexpipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXpipelineReg " "Found entity 1: IDEXpipelineReg" {  } { { "CPU/IDEXpipelineReg.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/IDEXpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazarddetection.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazarddetection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "CPU/HazardDetection.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardtomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardtomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToMEM " "Found entity 1: forwardToMEM" {  } { { "CPU/forwardToMEM.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/forwardToMEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardtoex.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardtoex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToEX " "Found entity 1: forwardToEX" {  } { { "CPU/forwardToEX.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/forwardToEX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardtod.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardtod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToD " "Found entity 1: forwardToD" {  } { { "CPU/forwardToD.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/forwardToD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "CPU/fetch.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/fetch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/extension_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/extension_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extension_unit " "Found entity 1: extension_unit" {  } { { "CPU/extension_unit.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/extension_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/exmempipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/exmempipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMpipelineReg " "Found entity 1: EXMEMpipelineReg" {  } { { "CPU/EXMEMpipelineReg.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/EXMEMpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "CPU/execute.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/execute.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/dmem8.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/dmem8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem8 " "Found entity 1: dmem8" {  } { { "CPU/dmem8.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "CPU/decode.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "CPU/cpu_tb.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "CPU/control_unit.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/control_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/common_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file cpu/common_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common_def (SystemVerilog) " "Found design unit 1: common_def (SystemVerilog)" {  } { { "CPU/common_def.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/common_def.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/checkforloadtouse.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/checkforloadtouse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckForLoadToUse " "Found entity 1: CheckForLoadToUse" {  } { { "CPU/CheckForLoadToUse.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/CheckForLoadToUse.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754110989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754110989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/checkforcontroltouse.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/checkforcontroltouse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckForControlToUse " "Found entity 1: CheckForControlToUse" {  } { { "CPU/CheckForControlToUse.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/CheckForControlToUse.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/btb_and_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/btb_and_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTB_and_PC " "Found entity 1: BTB_and_PC" {  } { { "CPU/BTB_and_PC.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/BTB_and_PC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "CPU/branch_unit.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/branch_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/ALU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joy2/game_holder.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joy2/game_holder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interface_to_secondary_FPGA " "Found entity 1: interface_to_secondary_FPGA" {  } { { "Peripherals/JOY2/game_holder.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/JOY2/game_holder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunW " "Found entity 1: BMP_ROM_TankGunW" {  } { { "images_out/BMP_ROM_TankGunW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunSW " "Found entity 1: BMP_ROM_TankGunSW" {  } { { "images_out/BMP_ROM_TankGunSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunSE " "Found entity 1: BMP_ROM_TankGunSE" {  } { { "images_out/BMP_ROM_TankGunSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankguns.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankguns.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunS " "Found entity 1: BMP_ROM_TankGunS" {  } { { "images_out/BMP_ROM_TankGunS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunNW " "Found entity 1: BMP_ROM_TankGunNW" {  } { { "images_out/BMP_ROM_TankGunNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunNE " "Found entity 1: BMP_ROM_TankGunNE" {  } { { "images_out/BMP_ROM_TankGunNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunN " "Found entity 1: BMP_ROM_TankGunN" {  } { { "images_out/BMP_ROM_TankGunN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgune.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgune.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunE " "Found entity 1: BMP_ROM_TankGunE" {  } { { "images_out/BMP_ROM_TankGunE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbasewest.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasewest.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseWest " "Found entity 1: BMP_ROM_TankBaseWest" {  } { { "images_out/BMP_ROM_TankBaseWest.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseWest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbasesouth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasesouth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseSouth " "Found entity 1: BMP_ROM_TankBaseSouth" {  } { { "images_out/BMP_ROM_TankBaseSouth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseSouth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbasenorth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasenorth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseNorth " "Found entity 1: BMP_ROM_TankBaseNorth" {  } { { "images_out/BMP_ROM_TankBaseNorth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseNorth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbaseeast.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbaseeast.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseEast " "Found entity 1: BMP_ROM_TankBaseEast" {  } { { "images_out/BMP_ROM_TankBaseEast.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseEast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunW " "Found entity 1: BMP_ROM_EnemyTankGunW" {  } { { "images_out/BMP_ROM_EnemyTankGunW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754111983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754111983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunSW " "Found entity 1: BMP_ROM_EnemyTankGunSW" {  } { { "images_out/BMP_ROM_EnemyTankGunSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunSE " "Found entity 1: BMP_ROM_EnemyTankGunSE" {  } { { "images_out/BMP_ROM_EnemyTankGunSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankguns.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankguns.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunS " "Found entity 1: BMP_ROM_EnemyTankGunS" {  } { { "images_out/BMP_ROM_EnemyTankGunS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunNW " "Found entity 1: BMP_ROM_EnemyTankGunNW" {  } { { "images_out/BMP_ROM_EnemyTankGunNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunNE " "Found entity 1: BMP_ROM_EnemyTankGunNE" {  } { { "images_out/BMP_ROM_EnemyTankGunNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunN " "Found entity 1: BMP_ROM_EnemyTankGunN" {  } { { "images_out/BMP_ROM_EnemyTankGunN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgune.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgune.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunE " "Found entity 1: BMP_ROM_EnemyTankGunE" {  } { { "images_out/BMP_ROM_EnemyTankGunE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbasewest.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasewest.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseWest " "Found entity 1: BMP_ROM_EnemyTankBaseWest" {  } { { "images_out/BMP_ROM_EnemyTankBaseWest.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseWest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbasesouth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasesouth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseSouth " "Found entity 1: BMP_ROM_EnemyTankBaseSouth" {  } { { "images_out/BMP_ROM_EnemyTankBaseSouth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseSouth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbasenorth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasenorth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseNorth " "Found entity 1: BMP_ROM_EnemyTankBaseNorth" {  } { { "images_out/BMP_ROM_EnemyTankBaseNorth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseNorth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbaseeast.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbaseeast.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseEast " "Found entity 1: BMP_ROM_EnemyTankBaseEast" {  } { { "images_out/BMP_ROM_EnemyTankBaseEast.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseEast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletW " "Found entity 1: BMP_ROM_EnemyBulletW" {  } { { "images_out/BMP_ROM_EnemyBulletW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletSW " "Found entity 1: BMP_ROM_EnemyBulletSW" {  } { { "images_out/BMP_ROM_EnemyBulletSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletSE " "Found entity 1: BMP_ROM_EnemyBulletSE" {  } { { "images_out/BMP_ROM_EnemyBulletSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybullets.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybullets.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletS " "Found entity 1: BMP_ROM_EnemyBulletS" {  } { { "images_out/BMP_ROM_EnemyBulletS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletNW " "Found entity 1: BMP_ROM_EnemyBulletNW" {  } { { "images_out/BMP_ROM_EnemyBulletNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletNE " "Found entity 1: BMP_ROM_EnemyBulletNE" {  } { { "images_out/BMP_ROM_EnemyBulletNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754112996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754112996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletN " "Found entity 1: BMP_ROM_EnemyBulletN" {  } { { "images_out/BMP_ROM_EnemyBulletN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybullete.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybullete.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletE " "Found entity 1: BMP_ROM_EnemyBulletE" {  } { { "images_out/BMP_ROM_EnemyBulletE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_crown.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_crown.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_Crown " "Found entity 1: BMP_ROM_Crown" {  } { { "images_out/BMP_ROM_Crown.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Crown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletW " "Found entity 1: BMP_ROM_BulletW" {  } { { "images_out/BMP_ROM_BulletW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletSW " "Found entity 1: BMP_ROM_BulletSW" {  } { { "images_out/BMP_ROM_BulletSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletSE " "Found entity 1: BMP_ROM_BulletSE" {  } { { "images_out/BMP_ROM_BulletSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bullets.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bullets.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletS " "Found entity 1: BMP_ROM_BulletS" {  } { { "images_out/BMP_ROM_BulletS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletNW " "Found entity 1: BMP_ROM_BulletNW" {  } { { "images_out/BMP_ROM_BulletNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletNE " "Found entity 1: BMP_ROM_BulletNE" {  } { { "images_out/BMP_ROM_BulletNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletN " "Found entity 1: BMP_ROM_BulletN" {  } { { "images_out/BMP_ROM_BulletN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bullete.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bullete.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletE " "Found entity 1: BMP_ROM_BulletE" {  } { { "images_out/BMP_ROM_BulletE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_brick-block.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_brick-block.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_Brick_Block " "Found entity 1: BMP_ROM_Brick_Block" {  } { { "images_out/BMP_ROM_Brick-Block.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Brick-Block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bmp_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bmp_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM " "Found entity 1: BMP_ROM" {  } { { "Peripherals/BMP_ROM.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/BMP_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/videomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/videomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoMem " "Found entity 1: videoMem" {  } { { "Peripherals/VGA/videoMem.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/videoMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/vga_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/vga_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_timing " "Found entity 1: VGA_timing" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754113852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754113852 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 PlaceBMP.sv(250) " "Verilog HDL Expression warning at PlaceBMP.sv(250): truncated literal to match 6 bits" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 250 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714754113986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/placebmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/placebmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlaceBMP " "Found entity 1: PlaceBMP" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n BMP_display.v(12) " "Verilog HDL Declaration information at BMP_display.v(12): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714754114061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/bmp_display.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/bmp_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_display " "Found entity 1: BMP_display" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joystick/spi_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joystick/spi_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_M " "Found entity 1: SPI_M" {  } { { "Peripherals/Joystick/SPI_M.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/SPI_M.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joystick/joystick.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joystick/joystick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 joystick " "Found entity 1: joystick" {  } { { "Peripherals/Joystick/joystick.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/joystick.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joystick/a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joystick/a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "Peripherals/Joystick/A2D_intf.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_wrapper " "Found entity 1: UART_wrapper" {  } { { "Peripherals/Bootloader/UART_wrapper.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "Peripherals/Bootloader/UART_tx.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "receiving RECEIVING UART_rx.sv(10) " "Verilog HDL Declaration information at UART_rx.sv(10): object \"receiving\" differs only in case from object \"RECEIVING\" in the same scope" {  } { { "Peripherals/Bootloader/UART_rx.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_rx.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714754114374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "Peripherals/Bootloader/UART_rx.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "Peripherals/Bootloader/UART.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/circular_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/circular_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circular_queue " "Found entity 1: circular_queue" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/bootloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/bootloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bootloader " "Found entity 1: bootloader" {  } { { "Peripherals/Bootloader/bootloader.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/seg7/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/seg7/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "Peripherals/SEG7/SEG7_LUT_6.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/SEG7/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/seg7/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/seg7/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "Peripherals/SEG7/SEG7_LUT.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/SEG7/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanks_test1.v 1 1 " "Found 1 design units, including 1 entities, in source file tanks_test1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tanks_test1 " "Found entity 1: tanks_test1" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.sv(4) " "Verilog HDL Declaration information at reset_synch.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/reset_synch.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714754114767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/reset_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "I:/win/554_git/Submission/MainFPGA/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754114948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754114948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "I:/win/554_git/Submission/MainFPGA/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754115007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754115007 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_rdy game_holder.sv(20) " "Verilog HDL Implicit Net warning at game_holder.sv(20): created implicit net for \"rx_rdy\"" {  } { { "Peripherals/JOY2/game_holder.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/JOY2/game_holder.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754115009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done game_holder.sv(20) " "Verilog HDL Implicit Net warning at game_holder.sv(20): created implicit net for \"tx_done\"" {  } { { "Peripherals/JOY2/game_holder.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/JOY2/game_holder.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754115009 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BMP_display.v(73) " "Verilog HDL Instantiation warning at BMP_display.v(73): instance has no name" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714754115157 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BMP_display.v(87) " "Verilog HDL Instantiation warning at BMP_display.v(87): instance has no name" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714754115157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tanks_test1 " "Elaborating entity \"tanks_test1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714754120188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 tanks_test1.v(126) " "Verilog HDL assignment warning at tanks_test1.v(126): truncated value with size 32 to match size of target (13)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754120190 "|tanks_test1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tanks_test1.v(154) " "Verilog HDL Case Statement warning at tanks_test1.v(154): can't check case statement for completeness because the case expression has too many possible states" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 154 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1714754120191 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out tanks_test1.v(151) " "Verilog HDL Always Construct warning at tanks_test1.v(151): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714754120193 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR tanks_test1.v(29) " "Output port \"DRAM_ADDR\" at tanks_test1.v(29) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120194 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA tanks_test1.v(30) " "Output port \"DRAM_BA\" at tanks_test1.v(30) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120194 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] tanks_test1.v(57) " "Output port \"LEDR\[4\]\" at tanks_test1.v(57) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120194 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2..0\] tanks_test1.v(57) " "Output port \"LEDR\[2..0\]\" at tanks_test1.v(57) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120194 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT tanks_test1.v(18) " "Output port \"AUD_DACDAT\" at tanks_test1.v(18) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120194 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK tanks_test1.v(20) " "Output port \"AUD_XCK\" at tanks_test1.v(20) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120194 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N tanks_test1.v(31) " "Output port \"DRAM_CAS_N\" at tanks_test1.v(31) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120194 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE tanks_test1.v(32) " "Output port \"DRAM_CKE\" at tanks_test1.v(32) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120194 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK tanks_test1.v(33) " "Output port \"DRAM_CLK\" at tanks_test1.v(33) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120194 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N tanks_test1.v(34) " "Output port \"DRAM_CS_N\" at tanks_test1.v(34) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120194 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM tanks_test1.v(36) " "Output port \"DRAM_LDQM\" at tanks_test1.v(36) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120196 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N tanks_test1.v(37) " "Output port \"DRAM_RAS_N\" at tanks_test1.v(37) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120196 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM tanks_test1.v(38) " "Output port \"DRAM_UDQM\" at tanks_test1.v(38) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120196 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N tanks_test1.v(39) " "Output port \"DRAM_WE_N\" at tanks_test1.v(39) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120196 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK tanks_test1.v(42) " "Output port \"FPGA_I2C_SCLK\" at tanks_test1.v(42) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754120196 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] tanks_test1.v(151) " "Inferred latch for \"data_out\[0\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120196 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] tanks_test1.v(151) " "Inferred latch for \"data_out\[1\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120196 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] tanks_test1.v(151) " "Inferred latch for \"data_out\[2\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120196 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] tanks_test1.v(151) " "Inferred latch for \"data_out\[3\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120196 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] tanks_test1.v(151) " "Inferred latch for \"data_out\[4\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120197 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] tanks_test1.v(151) " "Inferred latch for \"data_out\[5\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120197 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] tanks_test1.v(151) " "Inferred latch for \"data_out\[6\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120198 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] tanks_test1.v(151) " "Inferred latch for \"data_out\[7\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120198 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] tanks_test1.v(151) " "Inferred latch for \"data_out\[13\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120198 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] tanks_test1.v(151) " "Inferred latch for \"data_out\[14\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120198 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] tanks_test1.v(151) " "Inferred latch for \"data_out\[15\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120198 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] tanks_test1.v(151) " "Inferred latch for \"data_out\[16\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120198 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] tanks_test1.v(151) " "Inferred latch for \"data_out\[17\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120198 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] tanks_test1.v(151) " "Inferred latch for \"data_out\[18\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120199 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] tanks_test1.v(151) " "Inferred latch for \"data_out\[19\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120199 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] tanks_test1.v(151) " "Inferred latch for \"data_out\[20\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120199 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] tanks_test1.v(151) " "Inferred latch for \"data_out\[21\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120199 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] tanks_test1.v(151) " "Inferred latch for \"data_out\[22\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120199 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] tanks_test1.v(151) " "Inferred latch for \"data_out\[23\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120201 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] tanks_test1.v(151) " "Inferred latch for \"data_out\[24\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120201 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] tanks_test1.v(151) " "Inferred latch for \"data_out\[25\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120201 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] tanks_test1.v(151) " "Inferred latch for \"data_out\[26\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120201 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] tanks_test1.v(151) " "Inferred latch for \"data_out\[27\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120201 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] tanks_test1.v(151) " "Inferred latch for \"data_out\[28\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120201 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] tanks_test1.v(151) " "Inferred latch for \"data_out\[29\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120201 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] tanks_test1.v(151) " "Inferred latch for \"data_out\[30\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120201 "|tanks_test1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] tanks_test1.v(151) " "Inferred latch for \"data_out\[31\]\" at tanks_test1.v(151)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754120201 "|tanks_test1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:iseg " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:iseg\"" {  } { { "tanks_test1.v" "iseg" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754120269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:iseg\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:iseg\|SEG7_LUT:u0\"" {  } { { "Peripherals/SEG7/SEG7_LUT_6.v" "u0" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/SEG7/SEG7_LUT_6.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754120356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:irst " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:irst\"" {  } { { "tanks_test1.v" "irst" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754120445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:iPLL " "Elaborating entity \"pll\" for hierarchy \"pll:iPLL\"" {  } { { "tanks_test1.v" "iPLL" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754120508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:iPLL\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:iPLL\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "I:/win/554_git/Submission/MainFPGA/pll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754120590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "I:/win/554_git/Submission/MainFPGA/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754120696 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714754120710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "I:/win/554_git/Submission/MainFPGA/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754120766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754120767 ""}  } { { "pll/pll_0002.v" "" { Text "I:/win/554_git/Submission/MainFPGA/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754120767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootloader bootloader:iboot " "Elaborating entity \"bootloader\" for hierarchy \"bootloader:iboot\"" {  } { { "tanks_test1.v" "iboot" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754120773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bootloader.sv(59) " "Verilog HDL assignment warning at bootloader.sv(59): truncated value with size 32 to match size of target (3)" {  } { { "Peripherals/Bootloader/bootloader.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754120774 "|tanks_test1|bootloader:iboot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bootloader.sv(137) " "Verilog HDL assignment warning at bootloader.sv(137): truncated value with size 32 to match size of target (3)" {  } { { "Peripherals/Bootloader/bootloader.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754120775 "|tanks_test1|bootloader:iboot"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bootloader.sv(156) " "Verilog HDL Case Statement information at bootloader.sv(156): all case item expressions in this case statement are onehot" {  } { { "Peripherals/Bootloader/bootloader.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv" 156 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714754120775 "|tanks_test1|bootloader:iboot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART bootloader:iboot\|UART:iUART " "Elaborating entity \"UART\" for hierarchy \"bootloader:iboot\|UART:iUART\"" {  } { { "Peripherals/Bootloader/bootloader.sv" "iUART" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754120861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx bootloader:iboot\|UART:iUART\|UART_tx:iTX " "Elaborating entity \"UART_tx\" for hierarchy \"bootloader:iboot\|UART:iUART\|UART_tx:iTX\"" {  } { { "Peripherals/Bootloader/UART.sv" "iTX" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754120937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.sv(43) " "Verilog HDL assignment warning at UART_tx.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "Peripherals/Bootloader/UART_tx.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_tx.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754120938 "|tanks_test1|bootloader:iboot|UART:iUART|UART_tx:iTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_tx.sv(54) " "Verilog HDL assignment warning at UART_tx.sv(54): truncated value with size 32 to match size of target (13)" {  } { { "Peripherals/Bootloader/UART_tx.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_tx.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754120938 "|tanks_test1|bootloader:iboot|UART:iUART|UART_tx:iTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx bootloader:iboot\|UART:iUART\|UART_rx:iRX " "Elaborating entity \"UART_rx\" for hierarchy \"bootloader:iboot\|UART:iUART\|UART_rx:iRX\"" {  } { { "Peripherals/Bootloader/UART.sv" "iRX" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754121018 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.sv(41) " "Verilog HDL assignment warning at UART_rx.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "Peripherals/Bootloader/UART_rx.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_rx.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754121018 "|tanks_test1|bootloader:iboot|UART:iUART|UART_rx:iRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_rx.sv(51) " "Verilog HDL assignment warning at UART_rx.sv(51): truncated value with size 32 to match size of target (13)" {  } { { "Peripherals/Bootloader/UART_rx.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_rx.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754121018 "|tanks_test1|bootloader:iboot|UART:iUART|UART_rx:iRX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circular_queue bootloader:iboot\|circular_queue:iCPUQueue " "Elaborating entity \"circular_queue\" for hierarchy \"bootloader:iboot\|circular_queue:iCPUQueue\"" {  } { { "Peripherals/Bootloader/bootloader.sv" "iCPUQueue" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754121087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 circular_queue.sv(25) " "Verilog HDL assignment warning at circular_queue.sv(25): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754121088 "|tanks_test1|bootloader:iboot|circular_queue:iCPUQueue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 circular_queue.sv(30) " "Verilog HDL assignment warning at circular_queue.sv(30): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754121088 "|tanks_test1|bootloader:iboot|circular_queue:iCPUQueue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 circular_queue.sv(38) " "Verilog HDL assignment warning at circular_queue.sv(38): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754121089 "|tanks_test1|bootloader:iboot|circular_queue:iCPUQueue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:iCPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:iCPU\"" {  } { { "tanks_test1.v" "iCPU" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754121163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch cpu:iCPU\|fetch:iFetch " "Elaborating entity \"fetch\" for hierarchy \"cpu:iCPU\|fetch:iFetch\"" {  } { { "CPU/cpu.sv" "iFetch" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754121310 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1583 0 8191 fetch.sv(37) " "Verilog HDL warning at fetch.sv(37): number of words (1583) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "CPU/fetch.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/fetch.sv" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1714754121392 "|tanks_test1|cpu:iCPU|fetch:iFetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTB_and_PC cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc " "Elaborating entity \"BTB_and_PC\" for hierarchy \"cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc\"" {  } { { "CPU/fetch.sv" "btb_pc" { Text "I:/win/554_git/Submission/MainFPGA/CPU/fetch.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754122820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 36 BTB_and_PC.sv(63) " "Verilog HDL assignment warning at BTB_and_PC.sv(63): truncated value with size 39 to match size of target (36)" {  } { { "CPU/BTB_and_PC.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/BTB_and_PC.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754122823 "|tanks_test1|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDpipelineReg cpu:iCPU\|IFIDpipelineReg:iIFID_pipeline_reg " "Elaborating entity \"IFIDpipelineReg\" for hierarchy \"cpu:iCPU\|IFIDpipelineReg:iIFID_pipeline_reg\"" {  } { { "CPU/cpu.sv" "iIFID_pipeline_reg" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode cpu:iCPU\|decode:iDecode " "Elaborating entity \"decode\" for hierarchy \"cpu:iCPU\|decode:iDecode\"" {  } { { "CPU/cpu.sv" "iDecode" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:iCPU\|decode:iDecode\|control_unit:iControl_Unit " "Elaborating entity \"control_unit\" for hierarchy \"cpu:iCPU\|decode:iDecode\|control_unit:iControl_Unit\"" {  } { { "CPU/decode.sv" "iControl_Unit" { Text "I:/win/554_git/Submission/MainFPGA/CPU/decode.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_unit.sv(38) " "Verilog HDL assignment warning at control_unit.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "CPU/control_unit.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/control_unit.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754123197 "|tanks_test1|cpu:iCPU|decode:iDecode|control_unit:iControl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_unit.sv(43) " "Verilog HDL assignment warning at control_unit.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "CPU/control_unit.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/control_unit.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754123197 "|tanks_test1|cpu:iCPU|decode:iDecode|control_unit:iControl_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extension_unit cpu:iCPU\|decode:iDecode\|extension_unit:iEU " "Elaborating entity \"extension_unit\" for hierarchy \"cpu:iCPU\|decode:iDecode\|extension_unit:iEU\"" {  } { { "CPU/decode.sv" "iEU" { Text "I:/win/554_git/Submission/MainFPGA/CPU/decode.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf cpu:iCPU\|decode:iDecode\|rf:iRF " "Elaborating entity \"rf\" for hierarchy \"cpu:iCPU\|decode:iDecode\|rf:iRF\"" {  } { { "CPU/decode.sv" "iRF" { Text "I:/win/554_git/Submission/MainFPGA/CPU/decode.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit cpu:iCPU\|decode:iDecode\|branch_unit:iBU " "Elaborating entity \"branch_unit\" for hierarchy \"cpu:iCPU\|decode:iDecode\|branch_unit:iBU\"" {  } { { "CPU/decode.sv" "iBU" { Text "I:/win/554_git/Submission/MainFPGA/CPU/decode.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXpipelineReg cpu:iCPU\|IDEXpipelineReg:iIDEX_pipeline_reg " "Elaborating entity \"IDEXpipelineReg\" for hierarchy \"cpu:iCPU\|IDEXpipelineReg:iIDEX_pipeline_reg\"" {  } { { "CPU/cpu.sv" "iIDEX_pipeline_reg" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute cpu:iCPU\|execute:iExecute " "Elaborating entity \"execute\" for hierarchy \"cpu:iCPU\|execute:iExecute\"" {  } { { "CPU/cpu.sv" "iExecute" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:iCPU\|execute:iExecute\|ALU:iALU " "Elaborating entity \"ALU\" for hierarchy \"cpu:iCPU\|execute:iExecute\|ALU:iALU\"" {  } { { "CPU/execute.sv" "iALU" { Text "I:/win/554_git/Submission/MainFPGA/CPU/execute.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMpipelineReg cpu:iCPU\|EXMEMpipelineReg:iEXMEM_pipeline_reg " "Elaborating entity \"EXMEMpipelineReg\" for hierarchy \"cpu:iCPU\|EXMEMpipelineReg:iEXMEM_pipeline_reg\"" {  } { { "CPU/cpu.sv" "iEXMEM_pipeline_reg" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory cpu:iCPU\|memory:iMemory " "Elaborating entity \"memory\" for hierarchy \"cpu:iCPU\|memory:iMemory\"" {  } { { "CPU/cpu.sv" "iMemory" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem8 cpu:iCPU\|memory:iMemory\|dmem8:iBNK0 " "Elaborating entity \"dmem8\" for hierarchy \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK0\"" {  } { { "CPU/memory.sv" "iBNK0" { Text "I:/win/554_git/Submission/MainFPGA/CPU/memory.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754123991 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1583 0 8191 dmem8.sv(37) " "Verilog HDL warning at dmem8.sv(37): number of words (1583) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "CPU/dmem8.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1714754124033 "|tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem8 cpu:iCPU\|memory:iMemory\|dmem8:iBNK1 " "Elaborating entity \"dmem8\" for hierarchy \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK1\"" {  } { { "CPU/memory.sv" "iBNK1" { Text "I:/win/554_git/Submission/MainFPGA/CPU/memory.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754124390 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1583 0 8191 dmem8.sv(37) " "Verilog HDL warning at dmem8.sv(37): number of words (1583) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "CPU/dmem8.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1714754124432 "|tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem8 cpu:iCPU\|memory:iMemory\|dmem8:iBNK2 " "Elaborating entity \"dmem8\" for hierarchy \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK2\"" {  } { { "CPU/memory.sv" "iBNK2" { Text "I:/win/554_git/Submission/MainFPGA/CPU/memory.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754124748 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1583 0 8191 dmem8.sv(37) " "Verilog HDL warning at dmem8.sv(37): number of words (1583) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "CPU/dmem8.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1714754124785 "|tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem8 cpu:iCPU\|memory:iMemory\|dmem8:iBNK3 " "Elaborating entity \"dmem8\" for hierarchy \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\"" {  } { { "CPU/memory.sv" "iBNK3" { Text "I:/win/554_git/Submission/MainFPGA/CPU/memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754125065 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1583 0 8191 dmem8.sv(37) " "Verilog HDL warning at dmem8.sv(37): number of words (1583) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "CPU/dmem8.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1714754125090 "|tanks_test1|cpu:iCPU|memory:iMemory|dmem8:iBNK3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBpipelineReg cpu:iCPU\|MEMWBpipelineReg:iMEMWB_pipeline_reg " "Elaborating entity \"MEMWBpipelineReg\" for hierarchy \"cpu:iCPU\|MEMWBpipelineReg:iMEMWB_pipeline_reg\"" {  } { { "CPU/cpu.sv" "iMEMWB_pipeline_reg" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754125495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb cpu:iCPU\|wb:iWB " "Elaborating entity \"wb\" for hierarchy \"cpu:iCPU\|wb:iWB\"" {  } { { "CPU/cpu.sv" "iWB" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754125571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardToEX cpu:iCPU\|forwardToEX:iForwardToEX " "Elaborating entity \"forwardToEX\" for hierarchy \"cpu:iCPU\|forwardToEX:iForwardToEX\"" {  } { { "CPU/cpu.sv" "iForwardToEX" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754125647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardToD cpu:iCPU\|forwardToD:iForwardToD " "Elaborating entity \"forwardToD\" for hierarchy \"cpu:iCPU\|forwardToD:iForwardToD\"" {  } { { "CPU/cpu.sv" "iForwardToD" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754125724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardToMEM cpu:iCPU\|forwardToMEM:iForwardToMEM " "Elaborating entity \"forwardToMEM\" for hierarchy \"cpu:iCPU\|forwardToMEM:iForwardToMEM\"" {  } { { "CPU/cpu.sv" "iForwardToMEM" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754125804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection cpu:iCPU\|HazardDetection:iHazardDetect " "Elaborating entity \"HazardDetection\" for hierarchy \"cpu:iCPU\|HazardDetection:iHazardDetect\"" {  } { { "CPU/cpu.sv" "iHazardDetect" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754125873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckForLoadToUse cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForLoadToUse:check_for_load_to_use " "Elaborating entity \"CheckForLoadToUse\" for hierarchy \"cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForLoadToUse:check_for_load_to_use\"" {  } { { "CPU/HazardDetection.sv" "check_for_load_to_use" { Text "I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754125943 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_uses_load_rst_as_addr CheckForLoadToUse.sv(62) " "Verilog HDL or VHDL warning at CheckForLoadToUse.sv(62): object \"store_uses_load_rst_as_addr\" assigned a value but never read" {  } { { "CPU/CheckForLoadToUse.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/CheckForLoadToUse.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714754125944 "|tanks_test1|cpu:iCPU|HazardDetection:iHazardDetect|CheckForLoadToUse:check_for_load_to_use"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckForControlToUse cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForControlToUse:check_for_alu_op_to_branch " "Elaborating entity \"CheckForControlToUse\" for hierarchy \"cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForControlToUse:check_for_alu_op_to_branch\"" {  } { { "CPU/HazardDetection.sv" "check_for_alu_op_to_branch" { Text "I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754126008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckForControlToUse cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForControlToUse:check_for_load_to_branch " "Elaborating entity \"CheckForControlToUse\" for hierarchy \"cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForControlToUse:check_for_load_to_branch\"" {  } { { "CPU/HazardDetection.sv" "check_for_load_to_branch" { Text "I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754126075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joystick joystick:ijoy " "Elaborating entity \"joystick\" for hierarchy \"joystick:ijoy\"" {  } { { "tanks_test1.v" "ijoy" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754126129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 joystick.sv(62) " "Verilog HDL assignment warning at joystick.sv(62): truncated value with size 32 to match size of target (3)" {  } { { "Peripherals/Joystick/joystick.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/joystick.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754126130 "|tanks_test1|joystick:ijoy"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "joystick.sv(114) " "Verilog HDL Case Statement information at joystick.sv(114): all case item expressions in this case statement are onehot" {  } { { "Peripherals/Joystick/joystick.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/joystick.sv" 114 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714754126130 "|tanks_test1|joystick:ijoy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf joystick:ijoy\|A2D_intf:iADC " "Elaborating entity \"A2D_intf\" for hierarchy \"joystick:ijoy\|A2D_intf:iADC\"" {  } { { "Peripherals/Joystick/joystick.sv" "iADC" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/joystick.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754126204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 A2D_intf.sv(37) " "Verilog HDL assignment warning at A2D_intf.sv(37): truncated value with size 32 to match size of target (12)" {  } { { "Peripherals/Joystick/A2D_intf.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/A2D_intf.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754126204 "|tanks_test1|joystick:ijoy|A2D_intf:iADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_M joystick:ijoy\|A2D_intf:iADC\|SPI_M:iSPI " "Elaborating entity \"SPI_M\" for hierarchy \"joystick:ijoy\|A2D_intf:iADC\|SPI_M:iSPI\"" {  } { { "Peripherals/Joystick/A2D_intf.sv" "iSPI" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/A2D_intf.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754126278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_to_secondary_FPGA interface_to_secondary_FPGA:iGame " "Elaborating entity \"interface_to_secondary_FPGA\" for hierarchy \"interface_to_secondary_FPGA:iGame\"" {  } { { "tanks_test1.v" "iGame" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754126352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_display BMP_display:IBMP " "Elaborating entity \"BMP_display\" for hierarchy \"BMP_display:IBMP\"" {  } { { "tanks_test1.v" "IBMP" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754126421 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR BMP_display.v(15) " "Output port \"LEDR\" at BMP_display.v(15) has no driver" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714754126422 "|tanks_test1|BMP_display:IBMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_timing BMP_display:IBMP\|VGA_timing:iVGATM " "Elaborating entity \"VGA_timing\" for hierarchy \"BMP_display:IBMP\|VGA_timing:iVGATM\"" {  } { { "Peripherals/VGA/BMP_display.v" "iVGATM" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754126496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_timing.sv(60) " "Verilog HDL assignment warning at VGA_timing.sv(60): truncated value with size 32 to match size of target (7)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754126497 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 VGA_timing.sv(67) " "Verilog HDL assignment warning at VGA_timing.sv(67): truncated value with size 9 to match size of target (6)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754126497 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 VGA_timing.sv(69) " "Verilog HDL assignment warning at VGA_timing.sv(69): truncated value with size 9 to match size of target (6)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754126497 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_timing.sv(71) " "Verilog HDL assignment warning at VGA_timing.sv(71): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754126497 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_timing.sv(82) " "Verilog HDL assignment warning at VGA_timing.sv(82): truncated value with size 32 to match size of target (10)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754126499 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_timing.sv(93) " "Verilog HDL assignment warning at VGA_timing.sv(93): truncated value with size 32 to match size of target (9)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754126499 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_timing.sv(101) " "Verilog HDL assignment warning at VGA_timing.sv(101): truncated value with size 32 to match size of target (19)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754126499 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoMem BMP_display:IBMP\|videoMem:comb_3 " "Elaborating entity \"videoMem\" for hierarchy \"BMP_display:IBMP\|videoMem:comb_3\"" {  } { { "Peripherals/VGA/BMP_display.v" "comb_3" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754126574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlaceBMP BMP_display:IBMP\|PlaceBMP:comb_28 " "Elaborating entity \"PlaceBMP\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\"" {  } { { "Peripherals/VGA/BMP_display.v" "comb_28" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754127916 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read10 PlaceBMP.sv(64) " "Verilog HDL warning at PlaceBMP.sv(64): object bmp_read10 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 64 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127917 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read11 PlaceBMP.sv(65) " "Verilog HDL warning at PlaceBMP.sv(65): object bmp_read11 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127917 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read12 PlaceBMP.sv(66) " "Verilog HDL warning at PlaceBMP.sv(66): object bmp_read12 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127917 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read13 PlaceBMP.sv(67) " "Verilog HDL warning at PlaceBMP.sv(67): object bmp_read13 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 67 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127917 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read14 PlaceBMP.sv(68) " "Verilog HDL warning at PlaceBMP.sv(68): object bmp_read14 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 68 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127918 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read15 PlaceBMP.sv(69) " "Verilog HDL warning at PlaceBMP.sv(69): object bmp_read15 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127918 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read16 PlaceBMP.sv(70) " "Verilog HDL warning at PlaceBMP.sv(70): object bmp_read16 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 70 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127918 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read17 PlaceBMP.sv(71) " "Verilog HDL warning at PlaceBMP.sv(71): object bmp_read17 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 71 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127918 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read22 PlaceBMP.sv(76) " "Verilog HDL warning at PlaceBMP.sv(76): object bmp_read22 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127918 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read23 PlaceBMP.sv(77) " "Verilog HDL warning at PlaceBMP.sv(77): object bmp_read23 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 77 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127918 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read24 PlaceBMP.sv(78) " "Verilog HDL warning at PlaceBMP.sv(78): object bmp_read24 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 78 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127918 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read25 PlaceBMP.sv(79) " "Verilog HDL warning at PlaceBMP.sv(79): object bmp_read25 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 79 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127918 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read26 PlaceBMP.sv(80) " "Verilog HDL warning at PlaceBMP.sv(80): object bmp_read26 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 80 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127918 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read27 PlaceBMP.sv(81) " "Verilog HDL warning at PlaceBMP.sv(81): object bmp_read27 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 81 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127920 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read28 PlaceBMP.sv(82) " "Verilog HDL warning at PlaceBMP.sv(82): object bmp_read28 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 82 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127920 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read29 PlaceBMP.sv(83) " "Verilog HDL warning at PlaceBMP.sv(83): object bmp_read29 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 83 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714754127920 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PlaceBMP.sv(143) " "Verilog HDL assignment warning at PlaceBMP.sv(143): truncated value with size 32 to match size of target (16)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754127921 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 PlaceBMP.sv(150) " "Verilog HDL assignment warning at PlaceBMP.sv(150): truncated value with size 16 to match size of target (14)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754127921 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 PlaceBMP.sv(152) " "Verilog HDL assignment warning at PlaceBMP.sv(152): truncated value with size 32 to match size of target (14)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754127921 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 PlaceBMP.sv(156) " "Verilog HDL assignment warning at PlaceBMP.sv(156): truncated value with size 32 to match size of target (14)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754127921 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PlaceBMP.sv(167) " "Verilog HDL assignment warning at PlaceBMP.sv(167): truncated value with size 32 to match size of target (4)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754127921 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PlaceBMP.sv(180) " "Verilog HDL assignment warning at PlaceBMP.sv(180): truncated value with size 32 to match size of target (4)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754127922 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 PlaceBMP.sv(213) " "Verilog HDL assignment warning at PlaceBMP.sv(213): truncated value with size 32 to match size of target (19)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754127923 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PlaceBMP.sv(371) " "Verilog HDL assignment warning at PlaceBMP.sv(371): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714754127927 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read10 0 PlaceBMP.sv(64) " "Net \"bmp_read10\" at PlaceBMP.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127928 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read11 0 PlaceBMP.sv(65) " "Net \"bmp_read11\" at PlaceBMP.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127928 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read12 0 PlaceBMP.sv(66) " "Net \"bmp_read12\" at PlaceBMP.sv(66) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127928 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read13 0 PlaceBMP.sv(67) " "Net \"bmp_read13\" at PlaceBMP.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127928 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read14 0 PlaceBMP.sv(68) " "Net \"bmp_read14\" at PlaceBMP.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127928 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read15 0 PlaceBMP.sv(69) " "Net \"bmp_read15\" at PlaceBMP.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read16 0 PlaceBMP.sv(70) " "Net \"bmp_read16\" at PlaceBMP.sv(70) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read17 0 PlaceBMP.sv(71) " "Net \"bmp_read17\" at PlaceBMP.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read22 0 PlaceBMP.sv(76) " "Net \"bmp_read22\" at PlaceBMP.sv(76) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read23 0 PlaceBMP.sv(77) " "Net \"bmp_read23\" at PlaceBMP.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read24 0 PlaceBMP.sv(78) " "Net \"bmp_read24\" at PlaceBMP.sv(78) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read25 0 PlaceBMP.sv(79) " "Net \"bmp_read25\" at PlaceBMP.sv(79) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read26 0 PlaceBMP.sv(80) " "Net \"bmp_read26\" at PlaceBMP.sv(80) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read27 0 PlaceBMP.sv(81) " "Net \"bmp_read27\" at PlaceBMP.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127932 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read28 0 PlaceBMP.sv(82) " "Net \"bmp_read28\" at PlaceBMP.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127932 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read29 0 PlaceBMP.sv(83) " "Net \"bmp_read29\" at PlaceBMP.sv(83) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754127932 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_Brick_Block BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0 " "Elaborating entity \"BMP_ROM_Brick_Block\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM0" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754128048 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_Brick-Block.v(7) " "Net \"rom.data_a\" at BMP_ROM_Brick-Block.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_Brick-Block.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Brick-Block.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128214 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_Brick-Block.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_Brick-Block.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_Brick-Block.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Brick-Block.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128215 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_Brick-Block.v(7) " "Net \"rom.we_a\" at BMP_ROM_Brick-Block.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_Brick-Block.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Brick-Block.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128215 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletE:iROM1 " "Elaborating entity \"BMP_ROM_BulletE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletE:iROM1\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM1" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754128289 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletE.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128353 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletE:iROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128353 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletE:iROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletE.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128354 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletE:iROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletN BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletN:iROM2 " "Elaborating entity \"BMP_ROM_BulletN\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletN:iROM2\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM2" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754128423 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletN.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128482 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletN:iROM2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletN.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128482 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletN:iROM2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletN.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128482 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletN:iROM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletNE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletNE:iROM3 " "Elaborating entity \"BMP_ROM_BulletNE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletNE:iROM3\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM3" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754128560 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletNE.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128618 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNE:iROM3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletNE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128618 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNE:iROM3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletNE.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128618 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNE:iROM3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletNW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletNW:iROM4 " "Elaborating entity \"BMP_ROM_BulletNW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletNW:iROM4\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM4" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754128695 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletNW.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128754 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNW:iROM4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletNW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128754 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNW:iROM4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletNW.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128754 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNW:iROM4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletS BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletS:iROM5 " "Elaborating entity \"BMP_ROM_BulletS\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletS:iROM5\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM5" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754128823 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletS.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128884 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletS:iROM5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletS.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128885 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletS:iROM5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletS.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754128885 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletS:iROM5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletSE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletSE:iROM6 " "Elaborating entity \"BMP_ROM_BulletSE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletSE:iROM6\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM6" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754128949 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletSE.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129008 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSE:iROM6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletSE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129008 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSE:iROM6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletSE.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129008 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSE:iROM6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletSW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletSW:iROM7 " "Elaborating entity \"BMP_ROM_BulletSW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletSW:iROM7\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM7" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754129078 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletSW.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129140 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSW:iROM7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletSW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129140 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSW:iROM7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletSW.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129140 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSW:iROM7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletW:iROM8 " "Elaborating entity \"BMP_ROM_BulletW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletW:iROM8\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM8" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754129214 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletW.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129274 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletW:iROM8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129274 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletW:iROM8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletW.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129274 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletW:iROM8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_EnemyTankBaseEast BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseEast:iROM18 " "Elaborating entity \"BMP_ROM_EnemyTankBaseEast\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseEast:iROM18\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM18" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754129340 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_EnemyTankBaseEast.v(7) " "Net \"rom.data_a\" at BMP_ROM_EnemyTankBaseEast.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseEast.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseEast.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129452 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_EnemyTankBaseEast.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_EnemyTankBaseEast.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseEast.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseEast.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129452 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_EnemyTankBaseEast.v(7) " "Net \"rom.we_a\" at BMP_ROM_EnemyTankBaseEast.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseEast.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseEast.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129452 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseEast:iROM18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_EnemyTankBaseNorth BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseNorth:iROM19 " "Elaborating entity \"BMP_ROM_EnemyTankBaseNorth\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseNorth:iROM19\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM19" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754129521 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_EnemyTankBaseNorth.v(7) " "Net \"rom.data_a\" at BMP_ROM_EnemyTankBaseNorth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseNorth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseNorth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129644 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_EnemyTankBaseNorth.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_EnemyTankBaseNorth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseNorth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseNorth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129644 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_EnemyTankBaseNorth.v(7) " "Net \"rom.we_a\" at BMP_ROM_EnemyTankBaseNorth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseNorth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseNorth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129645 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseNorth:iROM19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_EnemyTankBaseSouth BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseSouth:iROM20 " "Elaborating entity \"BMP_ROM_EnemyTankBaseSouth\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseSouth:iROM20\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM20" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754129716 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_EnemyTankBaseSouth.v(7) " "Net \"rom.data_a\" at BMP_ROM_EnemyTankBaseSouth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseSouth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseSouth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129825 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_EnemyTankBaseSouth.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_EnemyTankBaseSouth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseSouth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseSouth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129825 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_EnemyTankBaseSouth.v(7) " "Net \"rom.we_a\" at BMP_ROM_EnemyTankBaseSouth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseSouth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseSouth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754129826 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseSouth:iROM20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_EnemyTankBaseWest BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseWest:iROM21 " "Elaborating entity \"BMP_ROM_EnemyTankBaseWest\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseWest:iROM21\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM21" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754129900 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_EnemyTankBaseWest.v(7) " "Net \"rom.data_a\" at BMP_ROM_EnemyTankBaseWest.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseWest.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseWest.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130011 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_EnemyTankBaseWest.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_EnemyTankBaseWest.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseWest.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseWest.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130012 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_EnemyTankBaseWest.v(7) " "Net \"rom.we_a\" at BMP_ROM_EnemyTankBaseWest.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_EnemyTankBaseWest.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseWest.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130012 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_EnemyTankBaseWest:iROM21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankBaseEast BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30 " "Elaborating entity \"BMP_ROM_TankBaseEast\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM30" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754130077 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankBaseEast.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankBaseEast.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseEast.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseEast.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130186 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankBaseEast.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankBaseEast.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseEast.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseEast.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130186 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankBaseEast.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankBaseEast.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseEast.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseEast.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130186 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankBaseNorth BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31 " "Elaborating entity \"BMP_ROM_TankBaseNorth\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM31" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754130252 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankBaseNorth.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankBaseNorth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseNorth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseNorth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130357 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankBaseNorth.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankBaseNorth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseNorth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseNorth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130358 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankBaseNorth.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankBaseNorth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseNorth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseNorth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130359 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankBaseSouth BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32 " "Elaborating entity \"BMP_ROM_TankBaseSouth\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM32" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754130431 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankBaseSouth.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankBaseSouth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseSouth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseSouth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130551 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankBaseSouth.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankBaseSouth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseSouth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseSouth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130551 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankBaseSouth.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankBaseSouth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseSouth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseSouth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130551 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankBaseWest BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33 " "Elaborating entity \"BMP_ROM_TankBaseWest\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM33" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754130620 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankBaseWest.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankBaseWest.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseWest.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseWest.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130731 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankBaseWest.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankBaseWest.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseWest.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseWest.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130731 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankBaseWest.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankBaseWest.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseWest.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseWest.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130731 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34 " "Elaborating entity \"BMP_ROM_TankGunE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM34" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754130807 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunE.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunE.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754130930 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunN BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35 " "Elaborating entity \"BMP_ROM_TankGunN\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM35" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754131013 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunN.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131122 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunN.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131122 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunN.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131123 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunNE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36 " "Elaborating entity \"BMP_ROM_TankGunNE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM36" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754131196 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunNE.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131309 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunNE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131309 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunNE.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131310 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunNW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37 " "Elaborating entity \"BMP_ROM_TankGunNW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM37" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754131387 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunNW.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131501 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunNW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131501 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunNW.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131501 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunS BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38 " "Elaborating entity \"BMP_ROM_TankGunS\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM38" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754131576 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunS.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131706 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunS.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131706 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunS.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131707 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunSE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39 " "Elaborating entity \"BMP_ROM_TankGunSE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM39" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754131783 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunSE.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131893 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunSE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131893 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunSE.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754131893 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunSW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40 " "Elaborating entity \"BMP_ROM_TankGunSW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM40" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754131963 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunSW.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754132074 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunSW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754132075 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunSW.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754132075 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41 " "Elaborating entity \"BMP_ROM_TankGunW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM41" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754132152 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunW.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754132288 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754132288 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunW.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714754132288 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eb84 " "Found entity 1: altsyncram_eb84" {  } { { "db/altsyncram_eb84.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_eb84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754135518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754135518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754135999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754135999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754136303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754136303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754136665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754136665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754136820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754136820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754137026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754137026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754137372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754137372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754137699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754137699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754137883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754137883 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754138770 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714754138869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.03.11:35:41 Progress: Loading sld7e99d469/alt_sld_fab_wrapper_hw.tcl " "2024.05.03.11:35:41 Progress: Loading sld7e99d469/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754141953 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754143634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754143805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754145478 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754145579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754145675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754145785 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754145797 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754145802 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714754146532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e99d469/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e99d469/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7e99d469/alt_sld_fab.v" "" { Text "I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754146832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754146832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754146978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754146978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754147033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754147033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754147115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754147115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754147292 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754147292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754147292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/db/ip/sld7e99d469/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754147376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754147376 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc\|branch_reg_rtl_0 " "Inferred RAM node \"cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc\|branch_reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714754151261 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:iCPU\|decode:iDecode\|rf:iRF\|mem1 " "RAM logic \"cpu:iCPU\|decode:iDecode\|rf:iRF\|mem1\" is uninferred due to asynchronous read logic" {  } { { "CPU/rf.sv" "mem1" { Text "I:/win/554_git/Submission/MainFPGA/CPU/rf.sv" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714754151262 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bootloader:iboot\|circular_queue:iCPUQueue\|queue " "RAM logic \"bootloader:iboot\|circular_queue:iCPUQueue\|queue\" is uninferred due to asynchronous read logic" {  } { { "Peripherals/Bootloader/circular_queue.sv" "queue" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714754151262 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714754151262 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletW_a2470169.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletW_a2470169.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714754151289 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletSW_d336ef3f.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletSW_d336ef3f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714754151305 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletSE_d336ef2d.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletSE_d336ef2d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714754151321 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletS_a247016d.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletS_a247016d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714754151338 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletNW_d336ef81.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletNW_d336ef81.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714754151355 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletNE_d336ef93.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletNE_d336ef93.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714754151373 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletN_a2470172.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletN_a2470172.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714754151389 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletE_a247017b.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_BMP_ROM_BulletE_a247017b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714754151406 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseWest:iROM21\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseWest:iROM21\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseWest_a3cb2ff6.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseWest_a3cb2ff6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseSouth:iROM20\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseSouth:iROM20\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseSouth_f9c27da.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseSouth_f9c27da.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseNorth:iROM19\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseNorth:iROM19\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseNorth_8c301f6.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseNorth_8c301f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseEast:iROM18\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseEast:iROM18\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseEast_a3cdb073.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseEast_a3cdb073.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|videoMem:comb_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|videoMem:comb_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 19 " "Parameter WIDTHAD_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 307200 " "Parameter NUMWORDS_B set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|fetch:iFetch\|instr_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|fetch:iFetch\|instr_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_fetch_6891918.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_fetch_6891918.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc\|branch_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc\|branch_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714754159457 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714754159457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754159581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754159581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kge1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kge1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kge1 " "Found entity 1: altsyncram_kge1" {  } { { "db/altsyncram_kge1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_kge1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754159729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754159729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754159922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754159922 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754159922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ne1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ne1 " "Found entity 1: altsyncram_7ne1" {  } { { "db/altsyncram_7ne1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_7ne1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754160088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754160088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754160298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160298 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754160298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1oe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1oe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1oe1 " "Found entity 1: altsyncram_1oe1" {  } { { "db/altsyncram_1oe1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_1oe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754160443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754160443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754160647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754160648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ie1 " "Found entity 1: altsyncram_3ie1" {  } { { "db/altsyncram_3ie1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_3ie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754160782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754160782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754160974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754160974 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754160974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qme1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qme1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qme1 " "Found entity 1: altsyncram_qme1" {  } { { "db/altsyncram_qme1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_qme1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754161110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754161110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754161307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161307 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754161307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sne1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sne1 " "Found entity 1: altsyncram_sne1" {  } { { "db/altsyncram_sne1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_sne1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754161445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754161445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754161643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161643 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754161643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ige1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ige1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ige1 " "Found entity 1: altsyncram_ige1" {  } { { "db/altsyncram_ige1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_ige1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754161781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754161781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754161970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754161970 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754161970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5je1 " "Found entity 1: altsyncram_5je1" {  } { { "db/altsyncram_5je1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_5je1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754162105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754162105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754162300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162300 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754162300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fte1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fte1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fte1 " "Found entity 1: altsyncram_fte1" {  } { { "db/altsyncram_fte1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_fte1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754162435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754162435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754162628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162628 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754162628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63f1 " "Found entity 1: altsyncram_63f1" {  } { { "db/altsyncram_63f1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_63f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754162772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754162772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754162964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754162964 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754162964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2f1 " "Found entity 1: altsyncram_h2f1" {  } { { "db/altsyncram_h2f1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_h2f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754163108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754163108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754163304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163304 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754163304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1te1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1te1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1te1 " "Found entity 1: altsyncram_1te1" {  } { { "db/altsyncram_1te1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_1te1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754163445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754163445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseWest:iROM21\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseWest:iROM21\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754163642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseWest:iROM21\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseWest:iROM21\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseWest_a3cb2ff6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseWest_a3cb2ff6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163642 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754163642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rif1 " "Found entity 1: altsyncram_rif1" {  } { { "db/altsyncram_rif1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_rif1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754163779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754163779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseSouth:iROM20\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseSouth:iROM20\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754163975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseSouth:iROM20\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseSouth:iROM20\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseSouth_f9c27da.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseSouth_f9c27da.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754163975 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754163975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ejf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ejf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ejf1 " "Found entity 1: altsyncram_ejf1" {  } { { "db/altsyncram_ejf1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_ejf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754164111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754164111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseNorth:iROM19\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseNorth:iROM19\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754164301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseNorth:iROM19\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseNorth:iROM19\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseNorth_8c301f6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseNorth_8c301f6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164301 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754164301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gf1 " "Found entity 1: altsyncram_1gf1" {  } { { "db/altsyncram_1gf1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_1gf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754164436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754164436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseEast:iROM18\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseEast:iROM18\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754164626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseEast:iROM18\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_EnemyTankBaseEast:iROM18\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseEast_a3cdb073.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_EnemyTankBaseEast_a3cdb073.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164626 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754164626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgf1 " "Found entity 1: altsyncram_fgf1" {  } { { "db/altsyncram_fgf1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_fgf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754164762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754164762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754164956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754164957 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754164957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vpe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpe1 " "Found entity 1: altsyncram_vpe1" {  } { { "db/altsyncram_vpe1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_vpe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754165106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754165106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|videoMem:comb_3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|videoMem:comb_3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754165302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|videoMem:comb_3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|videoMem:comb_3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 19 " "Parameter \"WIDTHAD_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 307200 " "Parameter \"NUMWORDS_B\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754165302 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754165302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofn1 " "Found entity 1: altsyncram_ofn1" {  } { { "db/altsyncram_ofn1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_ofn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754165503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754165503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754165797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754165797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hhb " "Found entity 1: mux_hhb" {  } { { "db/mux_hhb.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/mux_hhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754166026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754166026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754166175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166175 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754166175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_juu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_juu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_juu1 " "Found entity 1: altsyncram_juu1" {  } { { "db/altsyncram_juu1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_juu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754166316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754166316 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714754166361 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_6ea9850d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714754166380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754166536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166536 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754166536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v0v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v0v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v0v1 " "Found entity 1: altsyncram_v0v1" {  } { { "db/altsyncram_v0v1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_v0v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754166675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754166675 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714754166723 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_a1ebb6a0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714754166740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754166899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754166899 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754166899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3tu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3tu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3tu1 " "Found entity 1: altsyncram_3tu1" {  } { { "db/altsyncram_3tu1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_3tu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754167037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754167037 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714754167083 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_4e38e715.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714754167102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754167260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167261 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754167261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jsu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jsu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jsu1 " "Found entity 1: altsyncram_jsu1" {  } { { "db/altsyncram_jsu1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_jsu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754167403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754167403 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714754167450 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_dmem8_f0f5bc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714754167467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|fetch:iFetch\|altsyncram:instr_mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|fetch:iFetch\|altsyncram:instr_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754167629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|fetch:iFetch\|altsyncram:instr_mem_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|fetch:iFetch\|altsyncram:instr_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_fetch_6891918.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_fetch_6891918.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754167629 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754167629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40s1 " "Found entity 1: altsyncram_40s1" {  } { { "db/altsyncram_40s1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_40s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754167786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754167786 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_fetch_6891918.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_fetch_6891918.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714754167859 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_fetch_6891918.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Submission/MainFPGA/db/tanks_test1.ram0_fetch_6891918.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714754167883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc\|altsyncram:branch_reg_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc\|altsyncram:branch_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754168178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc\|altsyncram:branch_reg_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc\|altsyncram:branch_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714754168178 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714754168178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_36k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36k1 " "Found entity 1: altsyncram_36k1" {  } { { "db/altsyncram_36k1.tdf" "" { Text "I:/win/554_git/Submission/MainFPGA/db/altsyncram_36k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754168325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754168325 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714754169327 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[35\]\" and its non-tri-state driver." {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714754169534 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1714754169534 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714754169534 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1714754169534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[1\] " "Latch data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169564 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[0\] " "Latch data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169565 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[7\] " "Latch data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169565 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[6\] " "Latch data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169565 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[5\] " "Latch data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169565 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[4\] " "Latch data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169566 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[3\] " "Latch data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169566 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[2\] " "Latch data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169566 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[22\] " "Latch data_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169566 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[23\] " "Latch data_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169566 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169566 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[24\] " "Latch data_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169567 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[25\] " "Latch data_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169568 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[26\] " "Latch data_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169568 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[27\] " "Latch data_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169568 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[28\] " "Latch data_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169568 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[21\] " "Latch data_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169568 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[19\] " "Latch data_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169568 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[20\] " "Latch data_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169569 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[18\] " "Latch data_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169569 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[17\] " "Latch data_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169569 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[29\] " "Latch data_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169570 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[13\] " "Latch data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169570 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[30\] " "Latch data_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169570 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[14\] " "Latch data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169570 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[15\] " "Latch data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169571 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[31\] " "Latch data_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169571 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_out\[16\] " "Latch data_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:iCPU\|we " "Ports D and ENA on the latch are fed by the same signal cpu:iCPU\|we" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 306 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714754169571 ""}  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714754169571 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754174084 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754174084 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714754174084 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714754174085 "|tanks_test1|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714754174085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754174457 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714754180148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/win/554_git/Submission/MainFPGA/tanks_test1.map.smsg " "Generated suppressed messages file I:/win/554_git/Submission/MainFPGA/tanks_test1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754180905 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 35 59 0 0 24 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 35 of its 59 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1714754183025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714754183219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714754183219 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714754184665 "|tanks_test1|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714754184665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9268 " "Implemented 9268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714754184688 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714754184688 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "92 " "Implemented 92 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714754184688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8595 " "Implemented 8595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714754184688 ""} { "Info" "ICUT_CUT_TM_RAMS" "443 " "Implemented 443 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714754184688 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714754184688 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714754184688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714754184688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 404 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 404 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5115 " "Peak virtual memory: 5115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714754185050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  3 11:36:25 2024 " "Processing ended: Fri May  3 11:36:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714754185050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714754185050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714754185050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754185049 ""}
