Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:38:48 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/mult_add/post_route_timing_summary.rpt
| Design       : mult_add
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.152       -0.432                      4                   68        0.099        0.000                      0                   68        4.500        0.000                       0                   128  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.152       -0.432                      4                   68        0.099        0.000                      0                   68        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.152ns,  Total Violation       -0.432ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 mult_result_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.115ns  (logic 3.526ns (34.860%)  route 6.589ns (65.140%))
  Logic Levels:           22  (CARRY4=9 LUT2=1 LUT3=3 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.704     0.704    clk
    SLICE_X38Y29         FDRE                                         r  mult_result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  mult_result_reg[25]/Q
                         net (fo=10, routed)          0.648     1.745    ADD/add_result_reg[24]_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I0_O)        0.097     1.842 r  ADD/add_result[26]_i_36/O
                         net (fo=1, routed)           0.000     1.842    ADD/add_result[26]_i_36_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.237 r  ADD/add_result_reg[26]_i_21/CO[3]
                         net (fo=108, routed)         0.844     3.081    ADD/p_0_in
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.097     3.178 r  ADD/add_result[31]_i_109/O
                         net (fo=2, routed)           0.214     3.392    ADD/add_result[31]_i_109_n_0
    SLICE_X38Y31         LUT2 (Prop_lut2_I1_O)        0.097     3.489 r  ADD/add_result[31]_i_60/O
                         net (fo=14, routed)          0.570     4.058    ADD/add_result[31]_i_60_n_0
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.097     4.155 r  ADD/add_result[27]_i_53/O
                         net (fo=4, routed)           0.355     4.510    ADD/add_result[27]_i_53_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.097     4.607 r  ADD/add_result[27]_i_34/O
                         net (fo=6, routed)           0.615     5.222    ADD/a_man[13]
    SLICE_X42Y31         LUT4 (Prop_lut4_I0_O)        0.097     5.319 r  ADD/add_result[31]_i_18/O
                         net (fo=1, routed)           0.000     5.319    ADD/add_result[31]_i_18_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     5.605 r  ADD/add_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.605    ADD/add_result_reg[31]_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.697 r  ADD/add_result_reg[31]_i_2/CO[3]
                         net (fo=25, routed)          0.965     6.662    ADD/add_result_reg[31]_i_2_n_0
    SLICE_X41Y30         LUT3 (Prop_lut3_I1_O)        0.111     6.773 r  ADD/add_result[18]_i_16/O
                         net (fo=1, routed)           0.000     6.773    ADD/add_result[18]_i_16_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358     7.131 r  ADD/add_result_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.131    ADD/add_result_reg[18]_i_6_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.220 r  ADD/add_result_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    ADD/add_result_reg[30]_i_9_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.309 r  ADD/add_result_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.309    ADD/add_result_reg[15]_i_6_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.398 r  ADD/add_result_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.398    ADD/add_result_reg[27]_i_17_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.487 r  ADD/add_result_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.487    ADD/add_result_reg[23]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.721 f  ADD/add_result_reg[21]_i_11/O[3]
                         net (fo=3, routed)           0.299     8.020    ADD/sum_man[23]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.234     8.254 f  ADD/add_result[0]_i_3/O
                         net (fo=35, routed)          0.627     8.881    ADD/sel0[22]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.097     8.978 r  ADD/add_result[24]_i_12/O
                         net (fo=23, routed)          0.552     9.530    ADD/add_result[24]_i_12_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I0_O)        0.097     9.627 r  ADD/add_result[27]_i_24/O
                         net (fo=1, routed)           0.399    10.026    ADD/add_result[27]_i_24_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.097    10.123 r  ADD/add_result[27]_i_7/O
                         net (fo=1, routed)           0.397    10.519    ADD/add_result[27]_i_7_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.097    10.616 r  ADD/add_result[27]_i_2/O
                         net (fo=1, routed)           0.105    10.722    ADD/add_result[27]_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.097    10.819 r  ADD/add_result[27]_i_1/O
                         net (fo=1, routed)           0.000    10.819    addition_result[27]
    SLICE_X40Y36         FDRE                                         r  add_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=127, unset)          0.669    10.669    clk
    SLICE_X40Y36         FDRE                                         r  add_result_reg[27]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.033    10.666    add_result_reg[27]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                 -0.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 MUL/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.411     0.411    MUL/clk
    SLICE_X53Y29         FDRE                                         r  MUL/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  MUL/y_out_reg[1]/Q
                         net (fo=1, routed)           0.055     0.607    MUL_n_30
    SLICE_X53Y29         FDRE                                         r  mult_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.432     0.432    clk
    SLICE_X53Y29         FDRE                                         r  mult_result_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y29         FDRE (Hold_fdre_C_D)         0.075     0.507    mult_result_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y29  ADD/a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29  ADD/a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y29  ADD/a_reg[0]/C



