
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003496                       # Number of seconds simulated
sim_ticks                                  3495972042                       # Number of ticks simulated
final_tick                               575027009718                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 341646                       # Simulator instruction rate (inst/s)
host_op_rate                                   439422                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 277871                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930176                       # Number of bytes of host memory used
host_seconds                                 12581.26                       # Real time elapsed on the host
sim_insts                                  4298340514                       # Number of instructions simulated
sim_ops                                    5528488385                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       220800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       294272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        75008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       158848                       # Number of bytes read from this memory
system.physmem.bytes_read::total               770304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       246528                       # Number of bytes written to this memory
system.physmem.bytes_written::total            246528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1725                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2299                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          586                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1241                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6018                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1926                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1926                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1610997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63158400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1464543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     84174586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1427929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21455549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1610997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     45437434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               220340435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1610997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1464543                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1427929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1610997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6114465                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          70517726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               70517726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          70517726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1610997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63158400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1464543                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     84174586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1427929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21455549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1610997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     45437434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              290858161                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8383627                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2857198                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490520                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188890                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1422448                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1381911                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199794                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5741                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3496080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15865718                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2857198                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581705                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875929                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        385741                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1719543                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91072                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7925485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.306662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.289174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4567839     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601534      7.59%     65.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294326      3.71%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          219284      2.77%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181408      2.29%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158964      2.01%     76.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54303      0.69%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195509      2.47%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1652318     20.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7925485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.340807                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.892465                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620227                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       362071                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243924                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16213                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683049                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313174                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2856                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17732594                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4456                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683049                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3771036                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         177743                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42736                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107983                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142931                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17172746                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70933                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59551                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22744645                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78183480                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78183480                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7841201                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2116                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1116                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           364575                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2624918                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7604                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       230381                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16146344                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2116                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13767285                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18184                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4662533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12675592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7925485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.737091                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855375                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2860661     36.09%     36.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1670409     21.08%     57.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       867552     10.95%     68.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1001660     12.64%     80.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       735527      9.28%     90.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477863      6.03%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204136      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60863      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46814      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7925485                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58442     73.04%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12643     15.80%     88.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8934     11.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806950     78.50%     78.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109567      0.80%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358107     17.13%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       491665      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13767285                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.642163                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80019                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005812                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35558257                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20811103                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13285335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13847304                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22463                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736838                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156254                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683049                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         115123                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7223                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16148461                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62323                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2624918                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596009                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1102                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           44                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          115                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207072                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13465795                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256738                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301489                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735828                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017114                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            479090                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.606202                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13310711                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13285335                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996873                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19699621                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.584676                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405940                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4778377                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2034                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187129                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7242436                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.569939                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.286994                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3407343     47.05%     47.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531886     21.15%     68.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835993     11.54%     79.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305181      4.21%     83.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262741      3.63%     87.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117033      1.62%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282821      3.91%     93.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77790      1.07%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       421648      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7242436                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327829                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       421648                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22969245                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32981040                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 458142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.838363                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.838363                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.192801                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.192801                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62346778                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17441645                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18291075                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2028                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8383627                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2863311                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2323955                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195308                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1193162                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1128472                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          304705                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8433                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3000457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15786217                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2863311                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1433177                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3332944                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1026874                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        696208                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1477413                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90893                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7856635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.476923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.310438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4523691     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          208461      2.65%     60.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          238585      3.04%     63.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          432889      5.51%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          195678      2.49%     71.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          299462      3.81%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163774      2.08%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139445      1.77%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1654650     21.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7856635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.341536                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.882982                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3165486                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       652638                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3181083                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32300                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        825123                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       486608                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1927                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18792691                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4575                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        825123                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3338369                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134440                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       280672                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3036431                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       241595                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18054508                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3803                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        130423                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69976                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          666                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25280906                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84110366                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84110366                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15554024                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9726823                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3865                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2346                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           618905                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1682975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       861742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11995                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       370592                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16961106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13649522                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26803                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5722964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17166853                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          792                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7856635                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.737324                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911132                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2846462     36.23%     36.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1608671     20.48%     56.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1160283     14.77%     71.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       777611      9.90%     81.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       626318      7.97%     89.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       352235      4.48%     93.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       341071      4.34%     98.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77293      0.98%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66691      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7856635                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99296     77.85%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13597     10.66%     88.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14651     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11387464     83.43%     83.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193038      1.41%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1505      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1360858      9.97%     94.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       706657      5.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13649522                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.628117                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127548                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009345                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35310028                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22688090                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13258329                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13777070                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27076                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       657174                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       219017                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        825123                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52982                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7939                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16964971                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        58747                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1682975                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       861742                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2332                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          166                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111840                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227532                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13395200                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1269255                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       254320                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1952455                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1897614                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            683200                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.597781                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13268625                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13258329                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8682637                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24367248                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.581455                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356324                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9116538                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11196876                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5768114                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3073                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197827                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7031512                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.592385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147299                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2875195     40.89%     40.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1867694     26.56%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       764591     10.87%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       382981      5.45%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       393414      5.60%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158056      2.25%     91.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171047      2.43%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87433      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       331101      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7031512                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9116538                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11196876                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1668521                       # Number of memory references committed
system.switch_cpus1.commit.loads              1025796                       # Number of loads committed
system.switch_cpus1.commit.membars               1528                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1609891                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10087401                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227816                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       331101                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23665258                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34755846                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 526992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9116538                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11196876                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9116538                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.919606                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.919606                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.087422                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.087422                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60218145                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18332161                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17382049                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3068                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8383627                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3069405                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2500882                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       208464                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1267391                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1198642                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          323581                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9198                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3216226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16738342                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3069405                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1522223                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3711340                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1067019                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        571930                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1575864                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        84862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8356150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.476323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.313860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4644810     55.59%     55.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          383841      4.59%     60.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          385210      4.61%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          478171      5.72%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          147999      1.77%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          187089      2.24%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          156677      1.87%     76.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          142571      1.71%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1829782     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8356150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366119                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.996551                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3373752                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       545160                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3547624                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33272                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        856341                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       519273                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19945817                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1957                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        856341                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3526673                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47080                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       321772                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3425728                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       178547                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19258110                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        109982                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48517                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27051864                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     89711930                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     89711930                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16802091                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10249743                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3597                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1925                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           492596                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1777045                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       921436                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8259                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       284722                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18099126                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14586977                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30597                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6020980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18159334                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8356150                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745658                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.908267                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3039985     36.38%     36.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1716355     20.54%     56.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1142120     13.67%     70.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       796629      9.53%     80.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       792057      9.48%     89.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       380167      4.55%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       362219      4.33%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        58826      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        67792      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8356150                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          92383     76.03%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14900     12.26%     88.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14230     11.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12191465     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       182566      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1444422      9.90%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       766857      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14586977                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.739936                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121513                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008330                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37682209                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24123834                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14179864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14708490                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17675                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       680610                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       225274                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        856341                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25039                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4146                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18102739                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1777045                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       921436                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1913                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126504                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       243781                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14335258                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1348344                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       251714                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2089684                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2048363                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            741340                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.709911                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14196229                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14179864                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9203407                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25961091                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.691376                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354508                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9772883                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12046812                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6055958                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209957                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7499809                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.606283                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154901                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3019660     40.26%     40.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2018884     26.92%     67.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       821246     10.95%     78.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       447002      5.96%     84.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       389657      5.20%     89.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       159990      2.13%     91.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       178241      2.38%     93.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104626      1.40%     95.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       360503      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7499809                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9772883                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12046812                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1792597                       # Number of memory references committed
system.switch_cpus2.commit.loads              1096435                       # Number of loads committed
system.switch_cpus2.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1747981                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10844752                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249003                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       360503                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25241907                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37062695                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  27477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9772883                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12046812                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9772883                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.857846                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.857846                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.165711                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.165711                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64348109                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19711520                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18433411                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3404                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8383627                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2949324                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2398911                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198671                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1221451                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1141915                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          312229                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8879                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2948298                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16286304                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2949324                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1454144                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3585475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1066587                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        679862                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1444328                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8077825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.495430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4492350     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          313876      3.89%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          254377      3.15%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          615848      7.62%     70.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          163539      2.02%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          223788      2.77%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          154391      1.91%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           89218      1.10%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1770438     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8077825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.351796                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.942632                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3077472                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       667163                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3447022                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22256                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        863906                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       503796                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          291                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19510963                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1499                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        863906                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3302913                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         110932                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       231804                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3239389                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       328876                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18815717                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          259                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        131902                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       107276                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26312107                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87847534                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87847534                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16139247                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10172804                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3986                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2411                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           921863                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1770642                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       918047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18855                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       282937                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17769792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3990                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14099626                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29551                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6121973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18834434                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          772                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8077825                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.745473                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896060                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2877805     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1720205     21.30%     56.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1098987     13.60%     70.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       828653     10.26%     80.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       723412      8.96%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       373576      4.62%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       321855      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        63826      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69506      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8077825                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          83438     69.55%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18165     15.14%     84.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18363     15.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11717376     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       196588      1.39%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1573      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1409746     10.00%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       774343      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14099626                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.681805                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             119970                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008509                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36426597                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23895947                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13734222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14219596                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53760                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       701725                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          357                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       232788                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        863906                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          63640                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7902                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17773783                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38087                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1770642                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       918047                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2385                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          196                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       233307                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13872908                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1319413                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       226717                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2073257                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1955194                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            753844                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.654762                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13744009                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13734222                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8929585                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25367092                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.638220                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352015                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9457159                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11623492                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6150477                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       201951                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7213919                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611259                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141086                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2850440     39.51%     39.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1976866     27.40%     66.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       798625     11.07%     77.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458218      6.35%     84.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       364740      5.06%     89.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       152393      2.11%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       179284      2.49%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        88731      1.23%     95.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       344622      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7213919                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9457159                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11623492                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1754173                       # Number of memory references committed
system.switch_cpus3.commit.loads              1068914                       # Number of loads committed
system.switch_cpus3.commit.membars               1600                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1667241                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10476360                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       236944                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       344622                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24643097                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36412483                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 305802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9457159                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11623492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9457159                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.886485                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.886485                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.128051                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.128051                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62412197                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18969880                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17990238                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3210                       # number of misc regfile writes
system.l20.replacements                          1769                       # number of replacements
system.l20.tagsinuse                      4095.350937                       # Cycle average of tags in use
system.l20.total_refs                          156621                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5865                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.704348                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           74.282039                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.931464                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   898.498609                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3083.638824                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.018135                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009505                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.219360                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.752842                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999842                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3687                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3691                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             919                       # number of Writeback hits
system.l20.Writeback_hits::total                  919                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   23                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3710                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3714                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3710                       # number of overall hits
system.l20.overall_hits::total                   3714                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1725                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1769                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1725                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1769                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1725                       # number of overall misses
system.l20.overall_misses::total                 1769                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19759335                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    270733889                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      290493224                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19759335                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    270733889                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       290493224                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19759335                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    270733889                       # number of overall miss cycles
system.l20.overall_miss_latency::total      290493224                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5412                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5460                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          919                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              919                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               23                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5435                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5483                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5435                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5483                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.318736                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323993                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.317387                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.322634                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.317387                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.322634                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 449075.795455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 156947.182029                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 164213.241379                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 449075.795455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 156947.182029                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 164213.241379                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 449075.795455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 156947.182029                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 164213.241379                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 280                       # number of writebacks
system.l20.writebacks::total                      280                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1725                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1769                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1725                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1769                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1725                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1769                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     19258433                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    251038924                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    270297357                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     19258433                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    251038924                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    270297357                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     19258433                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    251038924                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    270297357                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.318736                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323993                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.317387                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.322634                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.317387                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.322634                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 437691.659091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145529.811014                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152796.697004                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 437691.659091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145529.811014                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152796.697004                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 437691.659091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145529.811014                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152796.697004                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2339                       # number of replacements
system.l21.tagsinuse                      4094.458307                       # Cycle average of tags in use
system.l21.total_refs                          322409                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6435                       # Sample count of references to valid blocks.
system.l21.avg_refs                         50.102409                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           44.314380                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    32.479584                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   887.505164                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3130.159179                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010819                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007930                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.216676                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.764199                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999624                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4522                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4526                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1354                       # number of Writeback hits
system.l21.Writeback_hits::total                 1354                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4574                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4578                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4574                       # number of overall hits
system.l21.overall_hits::total                   4578                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2299                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2339                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2299                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2339                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2299                       # number of overall misses
system.l21.overall_misses::total                 2339                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     13177703                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    419915953                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      433093656                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     13177703                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    419915953                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       433093656                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     13177703                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    419915953                       # number of overall miss cycles
system.l21.overall_miss_latency::total      433093656                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6821                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6865                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1354                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1354                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6873                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6917                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6873                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6917                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.337047                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.340714                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.334497                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.338152                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.334497                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.338152                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 329442.575000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 182651.567203                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 185161.887986                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 329442.575000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 182651.567203                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 185161.887986                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 329442.575000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 182651.567203                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 185161.887986                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 420                       # number of writebacks
system.l21.writebacks::total                      420                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2299                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2339                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2299                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2339                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2299                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2339                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     12715558                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    393396129                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    406111687                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     12715558                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    393396129                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    406111687                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     12715558                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    393396129                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    406111687                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.337047                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.340714                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.334497                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.338152                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.334497                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.338152                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317888.950000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171116.193562                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 173626.202223                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 317888.950000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 171116.193562                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 173626.202223                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 317888.950000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 171116.193562                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 173626.202223                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           625                       # number of replacements
system.l22.tagsinuse                      4094.520717                       # Cycle average of tags in use
system.l22.total_refs                          305773                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4720                       # Sample count of references to valid blocks.
system.l22.avg_refs                         64.782415                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          115.401487                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    36.287715                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   284.533338                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3658.298176                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.028174                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008859                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.069466                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.893139                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999639                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3124                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3125                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             985                       # number of Writeback hits
system.l22.Writeback_hits::total                  985                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           38                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   38                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3162                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3163                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3162                       # number of overall hits
system.l22.overall_hits::total                   3163                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          586                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  625                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          586                       # number of demand (read+write) misses
system.l22.demand_misses::total                   625                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          586                       # number of overall misses
system.l22.overall_misses::total                  625                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     17188434                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     99543317                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      116731751                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     17188434                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     99543317                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       116731751                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     17188434                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     99543317                       # number of overall miss cycles
system.l22.overall_miss_latency::total      116731751                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3710                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3750                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          985                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              985                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           38                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               38                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3748                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3788                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3748                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3788                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.157951                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.166667                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.156350                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.164995                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.156350                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.164995                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 440729.076923                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169869.141638                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 186770.801600                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 440729.076923                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169869.141638                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 186770.801600                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 440729.076923                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169869.141638                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 186770.801600                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 377                       # number of writebacks
system.l22.writebacks::total                      377                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          586                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             625                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          586                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              625                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          586                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             625                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     16744719                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     92856760                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    109601479                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     16744719                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     92856760                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    109601479                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     16744719                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     92856760                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    109601479                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.157951                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.156350                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.164995                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.156350                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.164995                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 429351.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158458.634812                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 175362.366400                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 429351.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158458.634812                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 175362.366400                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 429351.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158458.634812                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 175362.366400                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1285                       # number of replacements
system.l23.tagsinuse                      4094.383694                       # Cycle average of tags in use
system.l23.total_refs                          378133                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5377                       # Sample count of references to valid blocks.
system.l23.avg_refs                         70.324158                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          150.545095                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    41.418029                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   630.490828                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3271.929742                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.036754                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.010112                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.153928                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.798811                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999605                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4054                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4055                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2380                       # number of Writeback hits
system.l23.Writeback_hits::total                 2380                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4106                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4107                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4106                       # number of overall hits
system.l23.overall_hits::total                   4107                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1241                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1285                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1241                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1285                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1241                       # number of overall misses
system.l23.overall_misses::total                 1285                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     17670461                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    187203312                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      204873773                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     17670461                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    187203312                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       204873773                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     17670461                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    187203312                       # number of overall miss cycles
system.l23.overall_miss_latency::total      204873773                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5295                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5340                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2380                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2380                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5347                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5392                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5347                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5392                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.234372                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.240637                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.232093                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.238316                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.232093                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.238316                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 401601.386364                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150848.760677                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 159434.842802                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 401601.386364                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150848.760677                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 159434.842802                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 401601.386364                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150848.760677                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 159434.842802                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 849                       # number of writebacks
system.l23.writebacks::total                      849                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1241                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1285                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1241                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1285                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1241                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1285                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     17169137                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    173045447                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    190214584                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     17169137                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    173045447                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    190214584                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     17169137                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    173045447                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    190214584                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.234372                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.240637                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.232093                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.238316                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.232093                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.238316                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 390207.659091                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139440.327961                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 148026.913619                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 390207.659091                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139440.327961                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 148026.913619                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 390207.659091                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139440.327961                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 148026.913619                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               557.836797                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752002                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1769879.862191                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.987278                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.849519                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068890                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825079                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893969                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719481                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719481                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719481                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719481                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719481                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719481                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24901563                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24901563                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24901563                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24901563                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24901563                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24901563                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719542                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719542                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719542                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719542                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 408222.344262                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 408222.344262                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 408222.344262                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 408222.344262                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 408222.344262                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 408222.344262                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       164096                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs        82048                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20023555                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20023555                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20023555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20023555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20023555                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20023555                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 417157.395833                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 417157.395833                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 417157.395833                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 417157.395833                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 417157.395833                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 417157.395833                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5435                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249842                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5691                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39228.578809                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.459110                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.540890                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783043                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216957                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055431                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055431                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1078                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1078                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1014                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1014                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493019                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493019                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493019                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493019                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17327                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17327                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17395                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17395                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17395                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17395                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1687735092                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1687735092                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2325099                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2325099                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1690060191                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1690060191                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1690060191                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1690060191                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072758                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072758                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510414                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510414                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510414                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510414                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008359                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008359                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006929                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006929                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006929                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006929                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97404.922491                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97404.922491                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34192.632353                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34192.632353                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97157.814947                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97157.814947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97157.814947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97157.814947                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          919                       # number of writebacks
system.cpu0.dcache.writebacks::total              919                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11915                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11915                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11960                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11960                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11960                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11960                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5412                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5435                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    300750931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    300750931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       542776                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       542776                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    301293707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    301293707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    301293707                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    301293707                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002165                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002165                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002165                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002165                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55571.125462                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55571.125462                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23598.956522                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23598.956522                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 55435.824655                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55435.824655                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 55435.824655                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55435.824655                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               509.921973                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088450700                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2109400.581395                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.921973                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060772                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817183                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1477349                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1477349                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1477349                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1477349                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1477349                       # number of overall hits
system.cpu1.icache.overall_hits::total        1477349                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     20478623                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20478623                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     20478623                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20478623                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     20478623                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20478623                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1477413                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1477413                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1477413                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1477413                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1477413                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1477413                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319978.484375                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319978.484375                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319978.484375                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319978.484375                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319978.484375                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319978.484375                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     13384243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     13384243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     13384243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     13384243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     13384243                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     13384243                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 304187.340909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 304187.340909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 304187.340909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 304187.340909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 304187.340909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 304187.340909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6873                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177641481                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7129                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24918.148548                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.928302                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.071698                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886439                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113561                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       988519                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         988519                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       639400                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        639400                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2263                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2263                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1534                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1627919                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1627919                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1627919                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1627919                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13738                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          198                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          198                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13936                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13936                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13936                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13936                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1097558045                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1097558045                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7618705                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7618705                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1105176750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1105176750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1105176750                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1105176750                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1002257                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1002257                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       639598                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       639598                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1641855                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1641855                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1641855                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1641855                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013707                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013707                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000310                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000310                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008488                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008488                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008488                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008488                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 79892.127311                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79892.127311                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 38478.308081                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38478.308081                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 79303.727755                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79303.727755                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 79303.727755                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79303.727755                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1354                       # number of writebacks
system.cpu1.dcache.writebacks::total             1354                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6917                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6917                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          146                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          146                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7063                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7063                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7063                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7063                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6821                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6821                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6873                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6873                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6873                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6873                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    459065955                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    459065955                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1325744                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1325744                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    460391699                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    460391699                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    460391699                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    460391699                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006806                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006806                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000081                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004186                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004186                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004186                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004186                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67301.855300                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67301.855300                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25495.076923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25495.076923                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 66985.552015                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66985.552015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 66985.552015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66985.552015                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.257329                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089537119                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2144758.108268                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.257329                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059707                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.809707                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1575810                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1575810                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1575810                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1575810                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1575810                       # number of overall hits
system.cpu2.icache.overall_hits::total        1575810                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24693793                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24693793                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24693793                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24693793                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24693793                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24693793                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1575864                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1575864                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1575864                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1575864                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1575864                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1575864                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 457292.462963                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 457292.462963                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 457292.462963                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 457292.462963                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 457292.462963                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 457292.462963                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     17334111                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     17334111                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     17334111                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     17334111                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     17334111                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     17334111                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 433352.775000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 433352.775000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 433352.775000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 433352.775000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 433352.775000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 433352.775000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3748                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161271811                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4004                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40277.675075                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.205853                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.794147                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864085                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135915                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1057457                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1057457                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       692497                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        692497                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1858                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1858                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1702                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1702                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1749954                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1749954                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1749954                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1749954                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7302                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7302                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          153                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7455                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7455                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7455                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7455                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    335458994                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    335458994                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5230775                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5230775                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    340689769                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    340689769                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    340689769                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    340689769                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1064759                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1064759                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       692650                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       692650                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1757409                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1757409                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1757409                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1757409                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006858                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006858                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000221                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004242                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004242                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004242                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004242                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 45940.700356                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45940.700356                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 34188.071895                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34188.071895                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45699.499531                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45699.499531                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45699.499531                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45699.499531                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu2.dcache.writebacks::total              985                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3592                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3592                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3707                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3707                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3707                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3707                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3710                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3710                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3748                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3748                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3748                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3748                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    128808251                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    128808251                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       914411                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       914411                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    129722662                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    129722662                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    129722662                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    129722662                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003484                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003484                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002133                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002133                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 34719.205121                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 34719.205121                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24063.447368                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24063.447368                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 34611.169157                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 34611.169157                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 34611.169157                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 34611.169157                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.397366                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086530181                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2093507.092486                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.397366                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067944                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827560                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1444265                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1444265                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1444265                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1444265                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1444265                       # number of overall hits
system.cpu3.icache.overall_hits::total        1444265                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           63                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           63                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           63                       # number of overall misses
system.cpu3.icache.overall_misses::total           63                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     29601908                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     29601908                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     29601908                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     29601908                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     29601908                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     29601908                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1444328                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1444328                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1444328                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1444328                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1444328                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1444328                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000044                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 469871.555556                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 469871.555556                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 469871.555556                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 469871.555556                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 469871.555556                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 469871.555556                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     17817425                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17817425                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     17817425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17817425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     17817425                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17817425                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 395942.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 395942.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 395942.777778                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 395942.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 395942.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 395942.777778                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5347                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170714457                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5603                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30468.402106                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.369441                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.630559                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880349                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119651                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1002030                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1002030                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       681521                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        681521                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1811                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1811                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1605                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1605                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1683551                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1683551                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1683551                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1683551                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13359                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13359                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          360                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          360                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13719                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13719                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13719                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13719                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    903029274                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    903029274                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     28726801                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28726801                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    931756075                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    931756075                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    931756075                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    931756075                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1015389                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1015389                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       681881                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       681881                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1605                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1605                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1697270                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1697270                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1697270                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1697270                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013157                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013157                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000528                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000528                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008083                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008083                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008083                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008083                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 67597.071188                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67597.071188                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 79796.669444                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 79796.669444                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 67917.200598                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67917.200598                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 67917.200598                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67917.200598                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       132157                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       132157                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2380                       # number of writebacks
system.cpu3.dcache.writebacks::total             2380                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8064                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8064                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          308                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          308                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8372                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8372                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8372                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8372                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5295                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5295                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5347                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5347                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5347                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5347                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    223128581                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    223128581                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1110036                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1110036                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    224238617                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    224238617                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    224238617                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    224238617                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005215                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005215                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003150                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003150                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003150                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003150                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42139.486497                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42139.486497                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21346.846154                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21346.846154                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 41937.276417                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 41937.276417                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 41937.276417                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 41937.276417                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
