// Seed: 196096121
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    input  tri1  id_2,
    output uwire id_3,
    input  tri   id_4,
    input  wor   id_5,
    output wor   id_6
);
  wire id_8, id_9;
  always @(negedge id_4) force id_3 = 1;
  wire id_10;
  module_0(
      id_10, id_10, id_8
  );
  always force id_3 = 1;
endmodule
