# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 3
attribute \is_interface 1
attribute \dynports 1
attribute \cells_not_processed 1
attribute \src "dut.sv:0.0-0.0"
module \data_bus_if
  parameter \WIDTH 8
  attribute \src "dut.sv:5.23-5.24"
  wire width 8 \a
  attribute \src "dut.sv:6.23-6.24"
  wire width 8 \b
  attribute \src "dut.sv:7.23-7.24"
  wire width 8 \c
end
attribute \cells_not_processed 1
attribute \src "dut.sv:30.1-75.10"
module \simple_interface
  attribute \is_interface 1
  wire $ummywireforinterface\bus1
  attribute \is_interface 1
  wire $dummywireforinterface\bus2
  attribute \is_interface 1
  wire $dummywireforinterface\bus3
  attribute \src "dut.sv:31.25-31.27"
  wire width 8 input 1 \a1
  attribute \src "dut.sv:32.25-32.27"
  wire width 8 input 4 \a2
  attribute \src "dut.sv:33.25-33.27"
  wire width 16 input 7 \a3
  attribute \src "dut.sv:31.29-31.31"
  wire width 8 input 2 \b1
  attribute \src "dut.sv:32.29-32.31"
  wire width 8 input 5 \b2
  attribute \src "dut.sv:33.29-33.31"
  wire width 16 input 8 \b3
  attribute \src "dut.sv:45.12-45.18"
  wire \bus1.a
  attribute \src "dut.sv:46.12-46.18"
  wire \bus1.b
  attribute \src "dut.sv:47.12-47.18"
  wire \bus1.c
  attribute \src "dut.sv:49.12-49.18"
  wire \bus2.a
  attribute \src "dut.sv:50.12-50.18"
  wire \bus2.b
  attribute \src "dut.sv:51.12-51.18"
  wire \bus2.c
  attribute \src "dut.sv:53.12-53.18"
  wire \bus3.a
  attribute \src "dut.sv:54.12-54.18"
  wire \bus3.b
  attribute \src "dut.sv:55.12-55.18"
  wire \bus3.c
  attribute \src "dut.sv:31.33-31.35"
  wire width 8 input 3 \c1
  attribute \src "dut.sv:32.33-32.35"
  wire width 8 input 6 \c2
  attribute \src "dut.sv:33.33-33.35"
  wire width 16 input 9 \c3
  attribute \src "dut.sv:34.25-34.29"
  wire width 8 output 10 \out1
  attribute \src "dut.sv:35.25-35.29"
  wire width 8 output 11 \out2
  attribute \src "dut.sv:36.25-36.29"
  wire width 16 output 12 \out3
  attribute \module_not_derived 1
  attribute \src "dut.sv:40.31-40.37"
  cell \data_bus_if \bus1
    parameter signed \WIDTH 8
  end
  attribute \module_not_derived 1
  attribute \src "dut.sv:41.31-41.37"
  cell \data_bus_if \bus2
    parameter signed \WIDTH 8
  end
  attribute \module_not_derived 1
  attribute \src "dut.sv:42.31-42.37"
  cell \data_bus_if \bus3
    parameter signed \WIDTH 16
  end
  attribute \module_not_derived 1
  attribute \src "dut.sv:58.28-61.6"
  cell \submodule \inst1
    parameter signed \WIDTH 8
    connect \bus $dummywireforinterface\bus1
    connect \out \out1
  end
  attribute \module_not_derived 1
  attribute \src "dut.sv:64.28-67.6"
  cell \submodule \inst2
    parameter signed \WIDTH 8
    connect \bus $dummywireforinterface\bus2
    connect \out \out2
  end
  attribute \module_not_derived 1
  attribute \src "dut.sv:70.29-73.6"
  cell \submodule \inst3
    parameter signed \WIDTH 16
    connect \bus $dummywireforinterface\bus3
    connect \out \out3
  end
  connect \bus1.a \a1 [0]
  connect \bus1.b \b1 [0]
  connect \bus1.c \c1 [0]
  connect \bus2.a \a2 [0]
  connect \bus2.b \b2 [0]
  connect \bus2.c \c2 [0]
  connect \bus3.a \a3 [0]
  connect \bus3.b \b3 [0]
  connect \bus3.c \c3 [0]
end
attribute \dynports 1
attribute \cells_not_processed 1
attribute \src "dut.sv:20.1-28.10"
module \submodule
  parameter \WIDTH 8
  attribute \src "dut.sv:27.18-27.31"
  wire width 8 $and$dut.sv:27$1_Y
  attribute \src "dut.sv:27.18-27.39"
  wire width 8 $and$dut.sv:27$2_Y
  attribute \interface_modport "user"
  attribute \interface_type "\\data_bus_if"
  attribute \is_interface 1
  attribute \src "dut.sv:0.0-0.0"
  wire inout 1 \bus
  attribute \src "dut.sv:27.18-27.23"
  wire \bus.a
  attribute \src "dut.sv:27.26-27.31"
  wire \bus.b
  attribute \src "dut.sv:27.34-27.39"
  wire \bus.c
  attribute \src "dut.sv:24.30-24.33"
  wire width 8 output 2 \out
  attribute \src "dut.sv:27.18-27.31"
  cell $and $and$dut.sv:27$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \bus.a
    connect \B \bus.b
    connect \Y $and$dut.sv:27$1_Y
  end
  attribute \src "dut.sv:27.18-27.39"
  cell $and $and$dut.sv:27$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $and$dut.sv:27$1_Y
    connect \B \bus.c
    connect \Y $and$dut.sv:27$2_Y
  end
  connect \out $and$dut.sv:27$2_Y
end
