#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jun 19 11:30:51 2021
# Process ID: 10496
# Current directory: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/Project_V1_DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18500 C:\Users\lucet\semester\21s-hardware-system-design\Project\proj\V1_DMA\Verilog\Project_V1_DMA\Project_V1_DMA.xpr
# Log file: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/Project_V1_DMA/vivado.log
# Journal file: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/Project_V1_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/Project_V1_DMA/Project_V1_DMA.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/Project_V1_DMA'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/My_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 753.344 ; gain = 101.172
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/Project_V1_DMA/Project_V1_DMA.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- user.org:user:myip:1.0 - myip_0
Successfully read diagram <design_1> from BD file <C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/Project_V1_DMA/Project_V1_DMA.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 978.516 ; gain = 38.000
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_DMA/Verilog/Project_V1_DMA/Project_V1_DMA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 19 11:33:13 2021...
