Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 14:01:16 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SAM/fir_SAM_ED97_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 ModCount21_instance/count_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No24_instance/Y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.231ns (6.646%)  route 3.245ns (93.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 6.948 - 4.000 ) 
    Source Clock Delay      (SCD):    3.534ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.151ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.948ns
    Common Clock Delay      (CCD):    1.944ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.597ns (routing 1.379ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.301ns (routing 1.252ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=19868, routed)       2.597     3.534    ModCount21_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y219       FDCE                                         r  ModCount21_instance/count_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y219       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.615 r  ModCount21_instance/count_reg[0]_rep/Q
                         net (fo=68, routed)          3.194     6.809    Delay7No12_instance/count_reg[0]_rep
    SLR Crossing[0->1]   
    SLICE_X127Y284       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.959 r  Delay7No12_instance/Y[31]_i_1__29/O
                         net (fo=1, routed)           0.051     7.010    Delay1No24_instance/D[12]
    SLICE_X127Y284       FDCE                                         r  Delay1No24_instance/Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=19868, routed)       2.301     6.948    Delay1No24_instance/clk_IBUF_BUFG
    SLICE_X127Y284       FDCE                                         r  Delay1No24_instance/Y_reg[31]/C
                         clock pessimism              0.422     7.369    
                         inter-SLR compensation      -0.151     7.219    
                         clock uncertainty           -0.035     7.183    
    SLICE_X127Y284       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.208    Delay1No24_instance/Y_reg[31]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  0.198    




