<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>rvpipeline_axiM</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_user_org_user_riscvpipeline_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>49b3a61e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_user_org_user_riscvpipeline_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>49b3a61e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0b8a871e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>instrF</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ReadData</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PCF</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>instrM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MemWriteM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AluResultM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>WriteDataM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_init_axi_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_txn_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_START_DATA_VALUE</spirit:name>
        <spirit:displayName>C M00 AXI START DATA VALUE</spirit:displayName>
        <spirit:description>The master will start generating data from the C_M_START_DATA_VALUE value</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_START_DATA_VALUE" spirit:order="3" spirit:bitStringLength="32">0xAA000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>The master requires a target slave base address.
    // The master will initiate read and write transactions on the slave with base address specified here as a parameter.</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="4" spirit:bitStringLength="32">0x40000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TRANSACTIONS_NUM</spirit:name>
        <spirit:displayName>C M00 AXI TRANSACTIONS NUM</spirit:displayName>
        <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/riscvpipeline_0/riscvpipeline_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/master_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/master_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4ef67667</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_user_org_user_riscvpipeline_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="riscvpipeline" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/riscvpipeline_0/riscvpipeline_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/master_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/master_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_user_org_user_riscvpipeline_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="riscvpipeline" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/rvpipeline_axiM_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0b8a871e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>rvpipeline_axiM</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_START_DATA_VALUE</spirit:name>
      <spirit:displayName>C M00 AXI START DATA VALUE</spirit:displayName>
      <spirit:description>The master will start generating data from the C_M_START_DATA_VALUE value</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_START_DATA_VALUE" spirit:order="3" spirit:bitStringLength="32">0xAA000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>The master requires a target slave base address.
    // The master will initiate read and write transactions on the slave with base address specified here as a parameter.</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="4" spirit:bitStringLength="32">0x40000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TRANSACTIONS_NUM</spirit:name>
      <spirit:displayName>C M00 AXI TRANSACTIONS NUM</spirit:displayName>
      <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">master_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>rvpipeline_axiM</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:master:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-05-30T20:54:23Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fba5d69_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315eb2cc_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad03828_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e00319a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fe5f4b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46dae931_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307bd481_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494d8a8c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7e1008_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae6aff0_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b40602_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5012ac1f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716f96fd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9a941b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587a0e3_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4281d33d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7b9896_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f114ad1_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71097e1f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c08d66c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ddd1e6_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fe9860_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196520f7_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f212e56_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed21732_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eaa3a5f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f869ccf_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6723104d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358d3030_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec632fa_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e128e56_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cba4a1d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb1a90a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67763da9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ade6e4a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c923008_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424e20c4_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3dbfcd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731d52d2_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571ae827_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f93375_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff0a76d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d9a272_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3caa78fc_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26207b95_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a046e1a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299e203_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5957cb_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e737d4_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596d4ff8_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a580afe_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410b8915_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6ad7a6_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb9fcc0_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd6b8e5_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca6fc6a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59450dca_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@950fb16_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d702dc_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a209e63_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6301c09c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5389b4b6_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d94412f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f99b54_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3641e8bf_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cc861d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3140cd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e76a24_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a456e54_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abc5c2c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4a8d05_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77274cf8_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7369da8e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24697050_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e406114_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696b5e9e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468b747_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64043e85_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc10d9_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec56cdc_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a96e367_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20269edd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac286c6_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444db166_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380cfc0c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb1f889_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eab696f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a381ef_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5320a346_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3dd5f8_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630e6a33_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2363002c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579b8e1e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac2ba0c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cac5deb_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcdfbb4_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7738640a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4445ef5d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea3339d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd528fe_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17be9dad_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9cba5b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328c1bbf_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8ec202_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8000e3_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b70ae60_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c63babd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241e1817_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c138f4_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cca3727_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3171085f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc001_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54545965_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447eb5fa_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263e13f2_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c63d542_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e15afcc_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46396d7c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@957f1ca_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e7a1ed_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73887703_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391eaeab_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404a6539_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f15997_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c220257_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5f4c0c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca31a35_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651e87dd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535eee7a_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5feb8d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cc00d_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714bf498_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5973bbfd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639413e0_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180823d6_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b1831b_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1b0c38_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b2f27e_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b938aab_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa98e31_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752838dd_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6144bc39_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6492ed4_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7f2ba1_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f87daa_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4bdd16_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e22331f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52342382_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61db5a54_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d3f421_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7638c37f_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148cf042_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8e62b3_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24daf7da_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fccd08_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a54c_ARCHIVE_LOCATION">/home/tomas/riscv-processor/ips/master_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6b14700e"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="55bfeea0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="10900b88"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ffd742fe"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="49205b8b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b42ab1b7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
