

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>I915 GuC Submission/DRM Scheduler Section &mdash; The Linux Kernel  documentation</title>
  

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />

  
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Security Documentation" href="../../security/index.html" />
    <link rel="prev" title="I915 DG1/LMEM RFC Section" href="i915_gem_lmem.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home"> The Linux Kernel
          

          
          </a>

          
            
            
              <div class="version">
                5.15.0
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">The Linux kernel user’s and administrator’s guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Kernel Build System</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">The Linux kernel firmware guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Open Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">The Linux kernel user-space API guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">Working with the kernel development community</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools for the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">How to write kernel documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Kernel Hacking Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Linux Tracing Technologies</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Kernel Maintainer Handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">fault-injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Kernel Livepatching</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">The Linux driver implementer’s API guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">locking</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../accounting/index.html">Accounting</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../block/index.html">Block</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../cdrom/index.html">cdrom</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../cpu-freq/index.html">Linux CPUFreq - CPU frequency and voltage scaling code in the Linux(TM) kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ide/index.html">Integrated Drive Electronics (IDE)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fb/index.html">Frame Buffer</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fpga/index.html">fpga</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../hid/index.html">Human Interface Devices (HID)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../i2c/index.html">I2C/SMBus Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../iio/index.html">Industrial I/O</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../isdn/index.html">ISDN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../infiniband/index.html">InfiniBand</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../leds/index.html">LEDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../netlabel/index.html">NetLabel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../networking/index.html">Linux Networking Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../pcmcia/index.html">pcmcia</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../power/index.html">Power Management</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../target/index.html">TCM Virtual Device</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../timers/index.html">timers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../spi/index.html">Serial Peripheral Interface (SPI)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../w1/index.html">1-Wire Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../watchdog/index.html">Linux Watchdog Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../virt/index.html">Linux Virtualization Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../input/index.html">The Linux Input Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../hwmon/index.html">Linux Hardware Monitoring</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Linux GPU Driver Developer’s Guide</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../drm-internals.html">DRM Internals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../drm-mm.html">DRM Memory Management</a></li>
<li class="toctree-l2"><a class="reference internal" href="../drm-kms.html">Kernel Mode Setting (KMS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../drm-kms-helpers.html">Mode Setting Helper Functions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../drm-uapi.html">Userland interfaces</a></li>
<li class="toctree-l2"><a class="reference internal" href="../driver-uapi.html">DRM Driver uAPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../drm-client.html">Kernel clients</a></li>
<li class="toctree-l2"><a class="reference internal" href="../drivers.html">GPU Driver Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../backlight.html">Backlight support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vga-switcheroo.html">VGA Switcheroo</a></li>
<li class="toctree-l2"><a class="reference internal" href="../vgaarbiter.html">VGA Arbiter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../todo.html">TODO list</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">GPU RFC Section</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="i915_gem_lmem.html">I915 DG1/LMEM RFC Section</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">I915 GuC Submission/DRM Scheduler Section</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#upstream-plan">Upstream plan</a></li>
<li class="toctree-l4"><a class="reference internal" href="#todos-for-guc-submission-upstream">TODOs for GuC submission upstream</a></li>
<li class="toctree-l4"><a class="reference internal" href="#new-uapi-for-basic-guc-submission">New uAPI for basic GuC submission</a></li>
<li class="toctree-l4"><a class="reference internal" href="#new-parallel-submission-uapi">New parallel submission uAPI</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../security/index.html">Security Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../sound/index.html">Linux Sound Subsystem Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../crypto/index.html">Linux Kernel Crypto API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../filesystems/index.html">Filesystems in the Linux kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../vm/index.html">Linux Memory Management Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../bpf/index.html">BPF Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../usb/index.html">USB support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../PCI/index.html">Linux PCI Bus Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../scsi/index.html">Linux SCSI Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../misc-devices/index.html">Assorted Miscellaneous Devices Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../scheduler/index.html">Linux Scheduler</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../mhi/index.html">MHI</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../asm-annotations.html">Assembler Annotations</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../arch.html">CPU Architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html#atomic-types">Atomic Types</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html#atomic-bitops">Atomic bitops</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html#memory-barriers">Memory Barriers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../watch_queue.html">General notification mechanism</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">The Linux Kernel</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="../index.html">Linux GPU Driver Developer’s Guide</a> &raquo;</li>
        
          <li><a href="index.html">GPU RFC Section</a> &raquo;</li>
        
      <li>I915 GuC Submission/DRM Scheduler Section</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../../_sources/gpu/rfc/i915_scheduler.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <section id="i915-guc-submission-drm-scheduler-section">
<h1>I915 GuC Submission/DRM Scheduler Section<a class="headerlink" href="#i915-guc-submission-drm-scheduler-section" title="Permalink to this headline">¶</a></h1>
<section id="upstream-plan">
<h2>Upstream plan<a class="headerlink" href="#upstream-plan" title="Permalink to this headline">¶</a></h2>
<p>For upstream the overall plan for landing GuC submission and integrating the
i915 with the DRM scheduler is:</p>
<ul class="simple">
<li><dl class="simple">
<dt>Merge basic GuC submission</dt><dd><ul>
<li><p>Basic submission support for all gen11+ platforms</p></li>
<li><p>Not enabled by default on any current platforms but can be enabled via
modparam enable_guc</p></li>
<li><p>Lots of rework will need to be done to integrate with DRM scheduler so
no need to nit pick everything in the code, it just should be
functional, no major coding style / layering errors, and not regress
execlists</p></li>
<li><p>Update IGTs / selftests as needed to work with GuC submission</p></li>
<li><p>Enable CI on supported platforms for a baseline</p></li>
<li><p>Rework / get CI heathly for GuC submission in place as needed</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>Merge new parallel submission uAPI</dt><dd><ul>
<li><p>Bonding uAPI completely incompatible with GuC submission, plus it has
severe design issues in general, which is why we want to retire it no
matter what</p></li>
<li><p>New uAPI adds I915_CONTEXT_ENGINES_EXT_PARALLEL context setup step
which configures a slot with N contexts</p></li>
<li><p>After I915_CONTEXT_ENGINES_EXT_PARALLEL a user can submit N batches to
a slot in a single execbuf IOCTL and the batches run on the GPU in
paralllel</p></li>
<li><p>Initially only for GuC submission but execlists can be supported if
needed</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>Convert the i915 to use the DRM scheduler</dt><dd><ul>
<li><dl class="simple">
<dt>GuC submission backend fully integrated with DRM scheduler</dt><dd><ul>
<li><p>All request queues removed from backend (e.g. all backpressure
handled in DRM scheduler)</p></li>
<li><p>Resets / cancels hook in DRM scheduler</p></li>
<li><p>Watchdog hooks into DRM scheduler</p></li>
<li><p>Lots of complexity of the GuC backend can be pulled out once
integrated with DRM scheduler (e.g. state machine gets
simplier, locking gets simplier, etc…)</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>Execlists backend will minimum required to hook in the DRM scheduler</dt><dd><ul>
<li><p>Legacy interface</p></li>
<li><p>Features like timeslicing / preemption / virtual engines would
be difficult to integrate with the DRM scheduler and these
features are not required for GuC submission as the GuC does
these things for us</p></li>
<li><p>ROI low on fully integrating into DRM scheduler</p></li>
<li><p>Fully integrating would add lots of complexity to DRM
scheduler</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>Port i915 priority inheritance / boosting feature in DRM scheduler</dt><dd><ul>
<li><p>Used for i915 page flip, may be useful to other DRM drivers as
well</p></li>
<li><p>Will be an optional feature in the DRM scheduler</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>Remove in-order completion assumptions from DRM scheduler</dt><dd><ul>
<li><p>Even when using the DRM scheduler the backends will handle
preemption, timeslicing, etc… so it is possible for jobs to
finish out of order</p></li>
</ul>
</dd>
</dl>
</li>
<li><p>Pull out i915 priority levels and use DRM priority levels</p></li>
<li><p>Optimize DRM scheduler as needed</p></li>
</ul>
</dd>
</dl>
</li>
</ul>
</section>
<section id="todos-for-guc-submission-upstream">
<h2>TODOs for GuC submission upstream<a class="headerlink" href="#todos-for-guc-submission-upstream" title="Permalink to this headline">¶</a></h2>
<ul class="simple">
<li><p>Need an update to GuC firmware / i915 to enable error state capture</p></li>
<li><p>Open source tool to decode GuC logs</p></li>
<li><p>Public GuC spec</p></li>
</ul>
</section>
<section id="new-uapi-for-basic-guc-submission">
<h2>New uAPI for basic GuC submission<a class="headerlink" href="#new-uapi-for-basic-guc-submission" title="Permalink to this headline">¶</a></h2>
<p>No major changes are required to the uAPI for basic GuC submission. The only
change is a new scheduler attribute: I915_SCHEDULER_CAP_STATIC_PRIORITY_MAP.
This attribute indicates the 2k i915 user priority levels are statically mapped
into 3 levels as follows:</p>
<ul class="simple">
<li><p>-1k to -1 Low priority</p></li>
<li><p>0 Medium priority</p></li>
<li><p>1 to 1k High priority</p></li>
</ul>
<p>This is needed because the GuC only has 4 priority bands. The highest priority
band is reserved with the kernel. This aligns with the DRM scheduler priority
levels too.</p>
<section id="spec-references">
<h3>Spec references:<a class="headerlink" href="#spec-references" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://www.khronos.org/registry/EGL/extensions/IMG/EGL_IMG_context_priority.txt">https://www.khronos.org/registry/EGL/extensions/IMG/EGL_IMG_context_priority.txt</a></p></li>
<li><p><a class="reference external" href="https://www.khronos.org/registry/vulkan/specs/1.2-extensions/html/chap5.html#devsandqueues-priority">https://www.khronos.org/registry/vulkan/specs/1.2-extensions/html/chap5.html#devsandqueues-priority</a></p></li>
<li><p><a class="reference external" href="https://spec.oneapi.com/level-zero/latest/core/api.html#ze-command-queue-priority-t">https://spec.oneapi.com/level-zero/latest/core/api.html#ze-command-queue-priority-t</a></p></li>
</ul>
</section>
</section>
<section id="new-parallel-submission-uapi">
<h2>New parallel submission uAPI<a class="headerlink" href="#new-parallel-submission-uapi" title="Permalink to this headline">¶</a></h2>
<p>The existing bonding uAPI is completely broken with GuC submission because
whether a submission is a single context submit or parallel submit isn’t known
until execbuf time activated via the I915_SUBMIT_FENCE. To submit multiple
contexts in parallel with the GuC the context must be explicitly registered with
N contexts and all N contexts must be submitted in a single command to the GuC.
The GuC interfaces do not support dynamically changing between N contexts as the
bonding uAPI does. Hence the need for a new parallel submission interface. Also
the legacy bonding uAPI is quite confusing and not intuitive at all. Furthermore
I915_SUBMIT_FENCE is by design a future fence, so not really something we should
continue to support.</p>
<p>The new parallel submission uAPI consists of 3 parts:</p>
<ul class="simple">
<li><p>Export engines logical mapping</p></li>
<li><p>A ‘set_parallel’ extension to configure contexts for parallel
submission</p></li>
<li><p>Extend execbuf2 IOCTL to support submitting N BBs in a single IOCTL</p></li>
</ul>
<section id="export-engines-logical-mapping">
<h3>Export engines logical mapping<a class="headerlink" href="#export-engines-logical-mapping" title="Permalink to this headline">¶</a></h3>
<p>Certain use cases require BBs to be placed on engine instances in logical order
(e.g. split-frame on gen11+). The logical mapping of engine instances can change
based on fusing. Rather than making UMDs be aware of fusing, simply expose the
logical mapping with the existing query engine info IOCTL. Also the GuC
submission interface currently only supports submitting multiple contexts to
engines in logical order which is a new requirement compared to execlists.
Lastly, all current platforms have at most 2 engine instances and the logical
order is the same as uAPI order. This will change on platforms with more than 2
engine instances.</p>
<p>A single bit will be added to drm_i915_engine_info.flags indicating that the
logical instance has been returned and a new field,
drm_i915_engine_info.logical_instance, returns the logical instance.</p>
</section>
<section id="a-set-parallel-extension-to-configure-contexts-for-parallel-submission">
<h3>A ‘set_parallel’ extension to configure contexts for parallel submission<a class="headerlink" href="#a-set-parallel-extension-to-configure-contexts-for-parallel-submission" title="Permalink to this headline">¶</a></h3>
<p>The ‘set_parallel’ extension configures a slot for parallel submission of N BBs.
It is a setup step that must be called before using any of the contexts. See
I915_CONTEXT_ENGINES_EXT_LOAD_BALANCE or I915_CONTEXT_ENGINES_EXT_BOND for
similar existing examples. Once a slot is configured for parallel submission the
execbuf2 IOCTL can be called submitting N BBs in a single IOCTL. Initially only
supports GuC submission. Execlists supports can be added later if needed.</p>
<p>Add I915_CONTEXT_ENGINES_EXT_PARALLEL_SUBMIT and
drm_i915_context_engines_parallel_submit to the uAPI to implement this
extension.</p>
<dl class="c struct">
<dt id="c.drm_i915_context_engines_parallel_submit">
<em class="property"><span class="pre">struct</span> </em><code class="sig-name descname"><span class="pre">drm_i915_context_engines_parallel_submit</span></code><a class="headerlink" href="#c.drm_i915_context_engines_parallel_submit" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Configure engine for parallel submission.</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct drm_i915_context_engines_parallel_submit {
  struct i915_user_extension base;
  __u16 engine_index;
  __u16 width;
  __u16 num_siblings;
  __u16 mbz16;
  __u64 flags;
  __u64 mbz64[3];
  struct i915_engine_class_instance engines[0];
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl>
<dt><code class="docutils literal notranslate"><span class="pre">base</span></code></dt><dd><p>base user extension.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">engine_index</span></code></dt><dd><p>slot for parallel engine</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">width</span></code></dt><dd><p>number of contexts per parallel engine</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">num_siblings</span></code></dt><dd><p>number of siblings per context</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">mbz16</span></code></dt><dd><p>reserved for future use; must be zero</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">flags</span></code></dt><dd><p>all undefined flags must be zero, currently not defined flags</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">mbz64</span></code></dt><dd><p>reserved for future use; must be zero</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">engines</span></code></dt><dd><p>2-d array of engine instances to configure parallel engine</p>
<p>length = width (i) * num_siblings (j)
index = j + i * num_siblings</p>
</dd>
</dl>
<p><strong>Description</strong></p>
<p>Setup a slot in the context engine map to allow multiple BBs to be submitted
in a single execbuf IOCTL. Those BBs will then be scheduled to run on the GPU
in parallel. Multiple hardware contexts are created internally in the i915
run these BBs. Once a slot is configured for N BBs only N BBs can be
submitted in each execbuf IOCTL and this is implicit behavior e.g. The user
doesn’t tell the execbuf IOCTL there are N BBs, the execbuf IOCTL knows how
many BBs there are based on the slot’s configuration. The N BBs are the last
N buffer objects or first N if I915_EXEC_BATCH_FIRST is set.</p>
<p>The default placement behavior is to create implicit bonds between each
context if each context maps to more than 1 physical engine (e.g. context is
a virtual engine). Also we only allow contexts of same engine class and these
contexts must be in logically contiguous order. Examples of the placement
behavior described below. Lastly, the default is to not allow BBs to
preempted mid BB rather insert coordinated preemption on all hardware
contexts between each set of BBs. Flags may be added in the future to change
both of these default behaviors.</p>
<p>Returns -EINVAL if hardware context placement configuration is invalid or if
the placement configuration isn’t supported on the platform / submission
interface.
Returns -ENODEV if extension isn’t supported on the platform / submission
interface.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Example 1 pseudo code:
CS[X] = generic engine of same class, logical instance X
INVALID = I915_ENGINE_CLASS_INVALID, I915_ENGINE_CLASS_INVALID_NONE
set_engines(INVALID)
set_parallel(engine_index=0, width=2, num_siblings=1,
             engines=CS[0],CS[1])

Results in the following valid placement:
CS[0], CS[1]

Example 2 pseudo code:
CS[X] = generic engine of same class, logical instance X
INVALID = I915_ENGINE_CLASS_INVALID, I915_ENGINE_CLASS_INVALID_NONE
set_engines(INVALID)
set_parallel(engine_index=0, width=2, num_siblings=2,
             engines=CS[0],CS[2],CS[1],CS[3])

Results in the following valid placements:
CS[0], CS[1]
CS[2], CS[3]

This can also be thought of as 2 virtual engines described by 2-D array
in the engines the field with bonds placed between each index of the
virtual engines. e.g. CS[0] is bonded to CS[1], CS[2] is bonded to
CS[3].
VE[0] = CS[0], CS[2]
VE[1] = CS[1], CS[3]

Example 3 pseudo code:
CS[X] = generic engine of same class, logical instance X
INVALID = I915_ENGINE_CLASS_INVALID, I915_ENGINE_CLASS_INVALID_NONE
set_engines(INVALID)
set_parallel(engine_index=0, width=2, num_siblings=2,
             engines=CS[0],CS[1],CS[1],CS[3])

Results in the following valid and invalid placements:
CS[0], CS[1]
CS[1], CS[3] - Not logical contiguous, return -EINVAL
</pre></div>
</div>
</section>
<section id="extend-execbuf2-ioctl-to-support-submitting-n-bbs-in-a-single-ioctl">
<h3>Extend execbuf2 IOCTL to support submitting N BBs in a single IOCTL<a class="headerlink" href="#extend-execbuf2-ioctl-to-support-submitting-n-bbs-in-a-single-ioctl" title="Permalink to this headline">¶</a></h3>
<p>Contexts that have been configured with the ‘set_parallel’ extension can only
submit N BBs in a single execbuf2 IOCTL. The BBs are either the last N objects
in the drm_i915_gem_exec_object2 list or the first N if I915_EXEC_BATCH_FIRST is
set. The number of BBs is implicit based on the slot submitted and how it has
been configured by ‘set_parallel’ or other extensions. No uAPI changes are
required to the execbuf2 IOCTL.</p>
</section>
</section>
</section>


           </div>
           
          </div>
          <footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
        <a href="../../security/index.html" class="btn btn-neutral float-right" title="Security Documentation" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
        <a href="i915_gem_lmem.html" class="btn btn-neutral float-left" title="I915 DG1/LMEM RFC Section" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright The kernel development community.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>