Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 30 14:51:23 2020
| Host         : shohamlaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.471        0.000                      0                   18        0.267        0.000                      0                   18        3.750        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.471        0.000                      0                   18        0.267        0.000                      0                   18        3.750        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.642ns (33.055%)  route 1.300ns (66.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     5.197    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 f  ge/M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.643     6.358    ge/ram/ram/io_led[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.482 r  ge/ram/ram/ram_reg_0_7_0_0_i_2/O
                         net (fo=3, routed)           0.657     7.139    ge/ram/ram/ram_reg_0_7_0_0/WE
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.503    14.907    ge/ram/ram/ram_reg_0_7_0_0/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X64Y84         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.611    ge/ram/ram/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_1_1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.642ns (33.055%)  route 1.300ns (66.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     5.197    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 f  ge/M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.643     6.358    ge/ram/ram/io_led[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.482 r  ge/ram/ram/ram_reg_0_7_0_0_i_2/O
                         net (fo=3, routed)           0.657     7.139    ge/ram/ram/ram_reg_0_7_1_1/WE
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.503    14.907    ge/ram/ram/ram_reg_0_7_1_1/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X64Y84         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.611    ge/ram/ram/ram_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_2_2/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.642ns (33.055%)  route 1.300ns (66.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     5.197    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 f  ge/M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.643     6.358    ge/ram/ram/io_led[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.482 r  ge/ram/ram/ram_reg_0_7_0_0_i_2/O
                         net (fo=3, routed)           0.657     7.139    ge/ram/ram/ram_reg_0_7_2_2/WE
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.503    14.907    ge/ram/ram/ram_reg_0_7_2_2/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X64Y84         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.611    ge/ram/ram/ram_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.637ns (38.305%)  route 1.026ns (61.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     5.197    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  ge/M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.643     6.358    ge/ram/ram/io_led[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.119     6.477 r  ge/ram/ram/ram_reg_0_7_2_2_i_1/O
                         net (fo=1, routed)           0.383     6.860    ge/ram/ram/ram_reg_0_7_2_2/D
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.503    14.907    ge/ram/ram/ram_reg_0_7_2_2/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X64Y84         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.436    14.708    ge/ram/ram/ram_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.636ns (38.363%)  route 1.022ns (61.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     5.197    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  ge/M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.639     6.354    ge/ram/ram/io_led[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.118     6.472 r  ge/ram/ram/ram_reg_0_7_0_0_i_1/O
                         net (fo=1, routed)           0.382     6.855    ge/ram/ram/ram_reg_0_7_0_0/D
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.503    14.907    ge/ram/ram/ram_reg_0_7_0_0/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X64Y84         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.410    14.734    ge/ram/ram/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.880ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/M_state_q_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.642ns (31.615%)  route 1.389ns (68.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.612     5.196    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDSE (Prop_fdse_C_Q)         0.518     5.714 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.663     6.377    reset_cond/rst
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  reset_cond/M_state_q[0]_i_1/O
                         net (fo=6, routed)           0.726     7.227    ge/M_state_q_reg[0]_0
    SLICE_X64Y76         FDRE                                         r  ge/M_state_q_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.494    14.898    ge/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  ge/M_state_q_reg[0]_lopt_replica_5/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)       -0.028    15.107    ge/M_state_q_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  7.880    

Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/M_state_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.642ns (34.719%)  route 1.207ns (65.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.612     5.196    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDSE (Prop_fdse_C_Q)         0.518     5.714 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.663     6.377    reset_cond/rst
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  reset_cond/M_state_q[0]_i_1/O
                         net (fo=6, routed)           0.544     7.045    ge/M_state_q_reg[0]_0
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.498    14.902    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]_lopt_replica/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)       -0.045    15.094    ge/M_state_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.052ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/M_state_q_reg[0]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.642ns (34.864%)  route 1.199ns (65.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.612     5.196    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDSE (Prop_fdse_C_Q)         0.518     5.714 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.663     6.377    reset_cond/rst
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  reset_cond/M_state_q[0]_i_1/O
                         net (fo=6, routed)           0.536     7.037    ge/M_state_q_reg[0]_0
    SLICE_X64Y76         FDRE                                         r  ge/M_state_q_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.494    14.898    ge/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  ge/M_state_q_reg[0]_lopt_replica_4/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X64Y76         FDRE (Setup_fdre_C_D)       -0.045    15.090    ge/M_state_q_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  8.052    

Slack (MET) :             8.115ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/M_state_q_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.642ns (35.672%)  route 1.158ns (64.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.612     5.196    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDSE (Prop_fdse_C_Q)         0.518     5.714 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.663     6.377    reset_cond/rst
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.501 r  reset_cond/M_state_q[0]_i_1/O
                         net (fo=6, routed)           0.495     6.996    ge/M_state_q_reg[0]_0
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.498    14.902    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]_lopt_replica_2/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)       -0.028    15.111    ge/M_state_q_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  8.115    

Slack (MET) :             8.218ns  (required time - arrival time)
  Source:                 ge/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.642ns (43.657%)  route 0.829ns (56.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.613     5.197    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  ge/M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.639     6.354    ge/ram/ram/io_led[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.478 r  ge/ram/ram/ram_reg_0_7_1_1_i_1/O
                         net (fo=1, routed)           0.189     6.668    ge/ram/ram/ram_reg_0_7_1_1/D
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.503    14.907    ge/ram/ram/ram_reg_0_7_1_1/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X64Y84         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    14.886    ge/ram/ram/ram_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  8.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.589     1.533    ge/ram/ram/ram_reg_0_7_2_2/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.921 r  ge/ram/ram/ram_reg_0_7_2_2/SP/O
                         net (fo=1, routed)           0.000     1.921    ge/ram/ram/read_data0[2]
    SLICE_X64Y84         FDRE                                         r  ge/ram/ram/read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.857     2.047    ge/ram/ram/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  ge/ram/ram/read_data_reg[2]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.121     1.654    ge/ram/ram/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDSE (Prop_fdse_C_Q)         0.164     1.691 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.861    reset_cond/M_stage_d[2]
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y78         FDSE (Hold_fdse_C_D)         0.063     1.590    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.589     1.533    ge/ram/ram/ram_reg_0_7_0_0/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     1.926 r  ge/ram/ram/ram_reg_0_7_0_0/SP/O
                         net (fo=1, routed)           0.000     1.926    ge/ram/ram/read_data0[0]
    SLICE_X64Y84         FDRE                                         r  ge/ram/ram/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.857     2.047    ge/ram/ram/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  ge/ram/ram/read_data_reg[0]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.121     1.654    ge/ram/ram/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDSE (Prop_fdse_C_Q)         0.164     1.691 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.861    reset_cond/M_stage_d[1]
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y78         FDSE (Hold_fdse_C_D)         0.052     1.579    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.478ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.589     1.533    ge/ram/ram/ram_reg_0_7_1_1/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         RAMS32 (Prop_rams32_CLK_O)
                                                      0.478     2.011 r  ge/ram/ram/ram_reg_0_7_1_1/SP/O
                         net (fo=1, routed)           0.000     2.011    ge/ram/ram/read_data0[1]
    SLICE_X64Y84         FDRE                                         r  ge/ram/ram/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.857     2.047    ge/ram/ram/clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  ge/ram/ram/read_data_reg[1]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.120     1.653    ge/ram/ram/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ge/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.766%)  route 0.317ns (60.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.528    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  ge/M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.261     1.953    ge/ram/ram/io_led[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.998 r  ge/ram/ram/ram_reg_0_7_1_1_i_1/O
                         net (fo=1, routed)           0.055     2.053    ge/ram/ram/ram_reg_0_7_1_1/D
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.857     2.047    ge/ram/ram/ram_reg_0_7_1_1/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
                         clock pessimism             -0.501     1.547    
    SLICE_X64Y84         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.667    ge/ram/ram/ram_reg_0_7_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.267%)  route 0.329ns (66.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDSE (Prop_fdse_C_Q)         0.164     1.691 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.329     2.020    reset_cond/M_stage_d[3]
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     2.041    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y78         FDSE (Hold_fdse_C_D)         0.063     1.590    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/M_state_q_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.512%)  route 0.348ns (62.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDSE (Prop_fdse_C_Q)         0.164     1.691 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.219     1.910    reset_cond/rst
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.955 r  reset_cond/M_state_q[0]_i_1/O
                         net (fo=6, routed)           0.129     2.084    ge/M_state_q_reg[0]_0
    SLICE_X64Y76         FDRE                                         r  ge/M_state_q_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.848     2.038    ge/clk_IBUF_BUFG
    SLICE_X64Y76         FDRE                                         r  ge/M_state_q_reg[0]_lopt_replica_3/C
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.059     1.597    ge/M_state_q_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.209ns (37.132%)  route 0.354ns (62.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDSE (Prop_fdse_C_Q)         0.164     1.691 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.219     1.910    reset_cond/rst
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.955 r  reset_cond/M_state_q[0]_i_1/O
                         net (fo=6, routed)           0.135     2.090    ge/M_state_q_reg[0]_0
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.852     2.042    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.059     1.601    ge/M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 ge/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ge/ram/ram/ram_reg_0_7_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.759%)  route 0.381ns (64.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.528    ge/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  ge/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  ge/M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.261     1.953    ge/ram/ram/io_led[1]
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.048     2.001 r  ge/ram/ram/ram_reg_0_7_0_0_i_1/O
                         net (fo=1, routed)           0.119     2.121    ge/ram/ram/ram_reg_0_7_0_0/D
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.857     2.047    ge/ram/ram/ram_reg_0_7_0_0/WCLK
    SLICE_X64Y84         RAMS32                                       r  ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.501     1.547    
    SLICE_X64Y84         RAMS32 (Hold_rams32_CLK_I)
                                                      0.059     1.606    ge/ram/ram/ram_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.515    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y79   ge/M_state_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y79   ge/M_state_q_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y79   ge/M_state_q_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y76   ge/M_state_q_reg[0]_lopt_replica_3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y76   ge/M_state_q_reg[0]_lopt_replica_4/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y76   ge/M_state_q_reg[0]_lopt_replica_5/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y84   ge/ram/ram/read_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y84   ge/ram/ram/read_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y84   ge/ram/ram/read_data_reg[2]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y76   ge/M_state_q_reg[0]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y76   ge/M_state_q_reg[0]_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y76   ge/M_state_q_reg[0]_lopt_replica_5/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y79   ge/M_state_q_reg[0]/C
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y84   ge/ram/ram/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y79   ge/M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y79   ge/M_state_q_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y79   ge/M_state_q_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X64Y76   ge/M_state_q_reg[0]_lopt_replica_3/C



