#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 16 09:36:12 2023
# Process ID: 3885
# Current directory: /home/jzhang/bypass/boards/690t/bypass_690t
# Command line: vivado bypass_690t.xpr
# Log file: /home/jzhang/bypass/boards/690t/bypass_690t/vivado.log
# Journal file: /home/jzhang/bypass/boards/690t/bypass_690t/vivado.jou
#-----------------------------------------------------------
start_gui
open_project bypass_690t.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'rp_ila' generated file not found '/home/jzhang/bypass/ips_690t/rp_ila/rp_ila.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rp_ila' generated file not found '/home/jzhang/bypass/ips_690t/rp_ila/rp_ila_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rp_ila' generated file not found '/home/jzhang/bypass/ips_690t/rp_ila/rp_ila_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rp_ila' generated file not found '/home/jzhang/bypass/ips_690t/rp_ila/rp_ila_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'rp_ila' generated file not found '/home/jzhang/bypass/ips_690t/rp_ila/rp_ila_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 6461.383 ; gain = 291.414 ; free physical = 57117 ; free virtual = 74204
update_compile_order -fileset sources_1
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
set_property -dict [list CONFIG.pf0_dev_cap_max_payload {128_bytes} CONFIG.perf_level {Extreme}] [get_ips rp_690t]
generate_target all [get_files  /home/jzhang/bypass/ips_690t/rp_690t/rp_690t.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rp_690t'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rp_690t'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rp_690t'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rp_690t'...
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6764.332 ; gain = 0.000 ; free physical = 56931 ; free virtual = 74050
catch { config_ip_cache -export [get_ips -all rp_690t] }
export_ip_user_files -of_objects [get_files /home/jzhang/bypass/ips_690t/rp_690t/rp_690t.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jzhang/bypass/ips_690t/rp_690t/rp_690t.xci]
launch_runs -jobs 8 rp_690t_synth_1
[Thu Mar 16 09:45:22 2023] Launched rp_690t_synth_1...
Run output will be captured here: /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.runs/rp_690t_synth_1/runme.log
export_simulation -of_objects [get_files /home/jzhang/bypass/ips_690t/rp_690t/rp_690t.xci] -directory /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.ip_user_files/sim_scripts -ip_user_files_dir /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.ip_user_files -ipstatic_source_dir /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/modelsim} {questa=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/questa} {ies=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/ies} {xcelium=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/xcelium} {vcs=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/vcs} {riviera=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [Common 17-14] Message 'xilinx.com:ip:pcie3_7x:4.3 2148' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property -dict [list CONFIG.TL_PF_ENABLE_REG {false} CONFIG.extended_tag_field {true} CONFIG.PF0_DEVICE_ID {0100} CONFIG.perf_level {Good} CONFIG.PF1_DEVICE_ID {7011} CONFIG.pf1_bar0_enabled {false} CONFIG.pf1_bar0_type {N/A} CONFIG.pf1_bar0_size {2} CONFIG.PF0_SRIOV_CAP_INITIAL_VF {0} CONFIG.PF1_SRIOV_CAP_INITIAL_VF {0} CONFIG.PF0_MSIX_CAP_TABLE_BIR {BAR_1:0} CONFIG.PF0_MSIX_CAP_PBA_BIR {BAR_1:0} CONFIG.PF1_MSIX_CAP_TABLE_BIR {BAR_0} CONFIG.PF1_MSIX_CAP_PBA_BIR {BAR_0}] [get_ips ep_690t_veiglo_u2]
generate_target all [get_files  /home/jzhang/bypass/ips_690t/ep_690t_veiglo_u2/ep_690t_veiglo_u2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ep_690t_veiglo_u2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ep_690t_veiglo_u2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ep_690t_veiglo_u2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ep_690t_veiglo_u2'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6844.094 ; gain = 0.000 ; free physical = 56734 ; free virtual = 73990
catch { config_ip_cache -export [get_ips -all ep_690t_veiglo_u2] }
export_ip_user_files -of_objects [get_files /home/jzhang/bypass/ips_690t/ep_690t_veiglo_u2/ep_690t_veiglo_u2.xci] -no_script -sync -force -quiet
reset_run ep_690t_veiglo_u2_synth_1
launch_runs -jobs 8 ep_690t_veiglo_u2_synth_1
[Thu Mar 16 09:51:17 2023] Launched ep_690t_veiglo_u2_synth_1...
Run output will be captured here: /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.runs/ep_690t_veiglo_u2_synth_1/runme.log
export_simulation -of_objects [get_files /home/jzhang/bypass/ips_690t/ep_690t_veiglo_u2/ep_690t_veiglo_u2.xci] -directory /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.ip_user_files/sim_scripts -ip_user_files_dir /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.ip_user_files -ipstatic_source_dir /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/modelsim} {questa=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/questa} {ies=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/ies} {xcelium=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/xcelium} {vcs=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/vcs} {riviera=/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 16 11:40:48 2023] Launched synth_1...
Run output will be captured here: /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.runs/synth_1/runme.log
[Thu Mar 16 11:40:48 2023] Launched impl_1...
Run output will be captured here: /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8133.152 ; gain = 51.289 ; free physical = 54889 ; free virtual = 72393
Restored from archive | CPU: 6.400000 secs | Memory: 71.774742 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8133.152 ; gain = 51.289 ; free physical = 54889 ; free virtual = 72393
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3838 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 3768 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances

open_run: Time (s): cpu = 00:03:12 ; elapsed = 00:06:47 . Memory (MB): peak = 8397.043 ; gain = 1552.949 ; free physical = 54750 ; free virtual = 72258
open_report: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 8659.910 ; gain = 257.863 ; free physical = 54445 ; free virtual = 71953
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.2.177:3121
connect_hw_server -url 192.168.2.177:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.2.177:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/usb1.9]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/usb1.9]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.2.177:3121/xilinx_tcf/Xilinx/usb1.9
set_property PROGRAM.FILE {/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.runs/impl_1/bypass_690t.bit} [get_hw_devices xc7vx690t_0]
set_property PROBES.FILE {/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.runs/impl_1/bypass_690t.ltx} [get_hw_devices xc7vx690t_0]
set_property FULL_PROBES.FILE {/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.runs/impl_1/bypass_690t.ltx} [get_hw_devices xc7vx690t_0]
current_hw_device [get_hw_devices xc7vx690t_0]
refresh_hw_device [lindex [get_hw_devices xc7vx690t_0] 0]
INFO: [Labtools 27-1435] Device xc7vx690t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.runs/impl_1/bypass_690t.ltx} [get_hw_devices xc7vx690t_0]
set_property FULL_PROBES.FILE {/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.runs/impl_1/bypass_690t.ltx} [get_hw_devices xc7vx690t_0]
set_property PROGRAM.FILE {/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.runs/impl_1/bypass_690t.bit} [get_hw_devices xc7vx690t_0]
program_hw_devices [get_hw_devices xc7vx690t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:01:04 ; elapsed = 00:01:01 . Memory (MB): peak = 9157.570 ; gain = 0.000 ; free physical = 53859 ; free virtual = 71375
refresh_hw_device [lindex [get_hw_devices xc7vx690t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 9184.160 ; gain = 26.590 ; free physical = 53838 ; free virtual = 71356
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_ep_error_ila_i"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_rp_error_ila_i"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_ep_error_ila_i"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Mar-16 14:51:47
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_rp_error_ila_i"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2023-Mar-16 14:51:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_ep_error_ila_i"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_rp_error_ila_i"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_ep_error_ila_i"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Mar-16 14:52:08
upload_hw_ila_data: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 9337.047 ; gain = 0.000 ; free physical = 53836 ; free virtual = 71356
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9362.914 ; gain = 25.867 ; free physical = 53818 ; free virtual = 71355
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_rp_error_ila_i"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2023-Mar-16 14:52:08
upload_hw_ila_data: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 9362.914 ; gain = 0.000 ; free physical = 53818 ; free virtual = 71355
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9362.914 ; gain = 0.000 ; free physical = 53797 ; free virtual = 71352
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_ep_error_ila_i"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Mar-16 14:52:52
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_rp_error_ila_i"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2023-Mar-16 14:52:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_ep_error_ila_i"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_rp_error_ila_i"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_ep_error_ila_i"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Mar-16 15:11:41
upload_hw_ila_data: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 9362.914 ; gain = 0.000 ; free physical = 53772 ; free virtual = 71327
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9362.914 ; gain = 0.000 ; free physical = 53767 ; free virtual = 71327
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx690t_0] -filter {CELL_NAME=~"top_rp_error_ila_i"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2023-Mar-16 15:11:41
upload_hw_ila_data: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 9362.914 ; gain = 0.000 ; free physical = 53767 ; free virtual = 71328
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9362.914 ; gain = 0.000 ; free physical = 53760 ; free virtual = 71328
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {ep_m_axis_rc_tvalid} }
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
write_hw_ila_data {/home/jzhang/bypass/VCD/ep_rc_error.ila} hw_ila_data_1
/home/jzhang/bypass/VCD/ep_rc_error.ila
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] rp_690t: 11 - false 
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_IO_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
can't read "p_Prefetchable_Memory_Base_Limit_Registers": no such variable
write_hw_ila_data {/home/jzhang/bypass/VCD/rp.ila} hw_ila_data_2
/home/jzhang/bypass/VCD/rp.ila
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - true 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
INFO: [xilinx.com:ip:pcie3_7x:4.3-2148] ep_690t_veiglo_u2: 11 - false 
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {ep_s_axis_rq_tkeep} }
save_wave_config {/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {/home/jzhang/bypass/boards/690t/bypass_690t/bypass_690t.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
read_hw_ila_data {/home/jzhang/bypass/VCD/ep_rc_error.ila}
ep_rc_error
display_hw_ila_data
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 18:16:18 2023...
