{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463626297021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463626297021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 10:51:36 2016 " "Processing started: Thu May 19 10:51:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463626297021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463626297021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off change_led -c change_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off change_led -c change_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463626297022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463626297708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/change_led.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/change_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 change_led " "Found entity 1: change_led" {  } { { "output_files/change_led.v" "" { Text "C:/Users/User/Desktop/a1050428/output_files/change_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463626298179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463626298179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "kfout_led change_led.v(13) " "Verilog HDL Implicit Net warning at change_led.v(13): created implicit net for \"kfout_led\"" {  } { { "output_files/change_led.v" "" { Text "C:/Users/User/Desktop/a1050428/output_files/change_led.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463626298181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "change_led " "Elaborating entity \"change_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463626298336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dekey.v 1 1 " "Using design file dekey.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dekey " "Found entity 1: dekey" {  } { { "dekey.v" "" { Text "C:/Users/User/Desktop/a1050428/dekey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463626298683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463626298683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dekey dekey:u1 " "Elaborating entity \"dekey\" for hierarchy \"dekey:u1\"" {  } { { "output_files/change_led.v" "u1" { Text "C:/Users/User/Desktop/a1050428/output_files/change_led.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463626298684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.v 1 1 " "Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/User/Desktop/a1050428/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463626298704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463626298704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u4 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u4\"" {  } { { "output_files/change_led.v" "u4" { Text "C:/Users/User/Desktop/a1050428/output_files/change_led.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463626298706 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "output_files/change_led.v" "" { Text "C:/Users/User/Desktop/a1050428/output_files/change_led.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1463626298878 "|change_led|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1463626298878 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1463626301115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "274 " "Implemented 274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463626301309 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463626301309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463626301309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463626301309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463626302058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 10:51:42 2016 " "Processing ended: Thu May 19 10:51:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463626302058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463626302058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463626302058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463626302058 ""}
