Using  the  logic  voltage  values  given  in  Table  79.3  for  the  selected  subfamilies  reveals  that  highest  noise
immunity is obtained with logic devices in the CMOS family, while lowest noise immunity is endemic to the
ECL family.