
A2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002454  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08002604  08002604  00003604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002680  08002680  00004068  2**0
                  CONTENTS
  4 .ARM          00000008  08002680  08002680  00003680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002688  08002688  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002688  08002688  00003688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800268c  0800268c  0000368c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002690  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  20000068  080026f8  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d8  080026f8  000041d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004af5  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012f1  00000000  00000000  00008b8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000638  00000000  00000000  00009e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000481  00000000  00000000  0000a4b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028ca6  00000000  00000000  0000a939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006508  00000000  00000000  000335df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4116  00000000  00000000  00039ae7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012dbfd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e30  00000000  00000000  0012dc40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  0012fa70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080025ec 	.word	0x080025ec

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	080025ec 	.word	0x080025ec

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <Keypad_Init>:
uint8_t Keypad_CheckKeyPressed(uint8_t columnRowByte);



// Use to initialize Keypad GPIO and other funcitonality of keypad
void Keypad_Init(void){
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
	// configure GPIO pins PC0, PC1, PC2, PC3 for:
	// output mode, push-pull, no pull up or pull down, high speed
	RCC->AHB2ENR   |=  (RCC_AHB2ENR_GPIOCEN);
 8000294:	4b1d      	ldr	r3, [pc, #116]	@ (800030c <Keypad_Init+0x7c>)
 8000296:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000298:	4a1c      	ldr	r2, [pc, #112]	@ (800030c <Keypad_Init+0x7c>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	64d3      	str	r3, [r2, #76]	@ 0x4c
	GPIOC->MODER   &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2 | GPIO_MODER_MODE3 );
 80002a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000310 <Keypad_Init+0x80>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a1a      	ldr	r2, [pc, #104]	@ (8000310 <Keypad_Init+0x80>)
 80002a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80002aa:	6013      	str	r3, [r2, #0]
	GPIOC->MODER   |=  (GPIO_MODER_MODE0_0 | GPIO_MODER_MODE1_0 | GPIO_MODER_MODE2_0 | GPIO_MODER_MODE3_0);
 80002ac:	4b18      	ldr	r3, [pc, #96]	@ (8000310 <Keypad_Init+0x80>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a17      	ldr	r2, [pc, #92]	@ (8000310 <Keypad_Init+0x80>)
 80002b2:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 80002b6:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER  &= ~(GPIO_OTYPER_OT0 | GPIO_OTYPER_OT1 | GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);
 80002b8:	4b15      	ldr	r3, [pc, #84]	@ (8000310 <Keypad_Init+0x80>)
 80002ba:	685b      	ldr	r3, [r3, #4]
 80002bc:	4a14      	ldr	r2, [pc, #80]	@ (8000310 <Keypad_Init+0x80>)
 80002be:	f023 030f 	bic.w	r3, r3, #15
 80002c2:	6053      	str	r3, [r2, #4]
	GPIOC->PUPDR   &= ~(GPIO_PUPDR_PUPD0 | GPIO_PUPDR_PUPD1 | GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 80002c4:	4b12      	ldr	r3, [pc, #72]	@ (8000310 <Keypad_Init+0x80>)
 80002c6:	68db      	ldr	r3, [r3, #12]
 80002c8:	4a11      	ldr	r2, [pc, #68]	@ (8000310 <Keypad_Init+0x80>)
 80002ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80002ce:	60d3      	str	r3, [r2, #12]
	GPIOC->OSPEEDR |=  ((3 << GPIO_OSPEEDR_OSPEED0_Pos) |
 80002d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000310 <Keypad_Init+0x80>)
 80002d2:	689b      	ldr	r3, [r3, #8]
 80002d4:	4a0e      	ldr	r2, [pc, #56]	@ (8000310 <Keypad_Init+0x80>)
 80002d6:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 80002da:	6093      	str	r3, [r2, #8]
							  (3 << GPIO_OSPEEDR_OSPEED1_Pos) |
							  (3 << GPIO_OSPEEDR_OSPEED2_Pos) |
							  (3 << GPIO_OSPEEDR_OSPEED3_Pos));

	// configure GPIO pins PC4, PC5, PC6 for Input, with pull down
	GPIOC->MODER   &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE5 | GPIO_MODER_MODE6 );
 80002dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000310 <Keypad_Init+0x80>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a0b      	ldr	r2, [pc, #44]	@ (8000310 <Keypad_Init+0x80>)
 80002e2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80002e6:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR |= (GPIO_PUPDR_PUPD4_1 | GPIO_PUPDR_PUPD5_1 | GPIO_PUPDR_PUPD6_1);
 80002e8:	4b09      	ldr	r3, [pc, #36]	@ (8000310 <Keypad_Init+0x80>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	4a08      	ldr	r2, [pc, #32]	@ (8000310 <Keypad_Init+0x80>)
 80002ee:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 80002f2:	60d3      	str	r3, [r2, #12]


	 // preset PC0, PC1, PC2, PC3 to 0
	GPIOC->BRR |= (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 );
 80002f4:	4b06      	ldr	r3, [pc, #24]	@ (8000310 <Keypad_Init+0x80>)
 80002f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80002f8:	4a05      	ldr	r2, [pc, #20]	@ (8000310 <Keypad_Init+0x80>)
 80002fa:	f043 030f 	orr.w	r3, r3, #15
 80002fe:	6293      	str	r3, [r2, #40]	@ 0x28

}
 8000300:	bf00      	nop
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	40021000 	.word	0x40021000
 8000310:	48000800 	.word	0x48000800

08000314 <Keypad_CheckKeyPressed>:
 *                                       |_____| |_____|
 *                                        Row     Column
 *  BEWARNED: Row data is a standard integer, it counts up to 4,
 *  Column data is BITWISE!!!, bit 1 represents column 1, bit 2 column 2, etc
 */
uint8_t Keypad_CheckKeyPressed(uint8_t columnRowByte){
 8000314:	b480      	push	{r7}
 8000316:	b085      	sub	sp, #20
 8000318:	af00      	add	r7, sp, #0
 800031a:	4603      	mov	r3, r0
 800031c:	71fb      	strb	r3, [r7, #7]

	uint8_t var;

	switch (columnRowByte) {
 800031e:	79fb      	ldrb	r3, [r7, #7]
 8000320:	3b01      	subs	r3, #1
 8000322:	2b1b      	cmp	r3, #27
 8000324:	d85e      	bhi.n	80003e4 <Keypad_CheckKeyPressed+0xd0>
 8000326:	a201      	add	r2, pc, #4	@ (adr r2, 800032c <Keypad_CheckKeyPressed+0x18>)
 8000328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800032c:	0800039d 	.word	0x0800039d
 8000330:	080003a3 	.word	0x080003a3
 8000334:	080003e5 	.word	0x080003e5
 8000338:	080003a9 	.word	0x080003a9
 800033c:	080003e5 	.word	0x080003e5
 8000340:	080003e5 	.word	0x080003e5
 8000344:	080003e5 	.word	0x080003e5
 8000348:	080003e5 	.word	0x080003e5
 800034c:	080003af 	.word	0x080003af
 8000350:	080003b5 	.word	0x080003b5
 8000354:	080003e5 	.word	0x080003e5
 8000358:	080003bb 	.word	0x080003bb
 800035c:	080003e5 	.word	0x080003e5
 8000360:	080003e5 	.word	0x080003e5
 8000364:	080003e5 	.word	0x080003e5
 8000368:	080003e5 	.word	0x080003e5
 800036c:	080003c1 	.word	0x080003c1
 8000370:	080003c7 	.word	0x080003c7
 8000374:	080003e5 	.word	0x080003e5
 8000378:	080003cd 	.word	0x080003cd
 800037c:	080003e5 	.word	0x080003e5
 8000380:	080003e5 	.word	0x080003e5
 8000384:	080003e5 	.word	0x080003e5
 8000388:	080003e5 	.word	0x080003e5
 800038c:	080003d3 	.word	0x080003d3
 8000390:	080003d9 	.word	0x080003d9
 8000394:	080003e5 	.word	0x080003e5
 8000398:	080003df 	.word	0x080003df
	  case 0x01: //Column 1, Row 1
		  var = ('1');
 800039c:	2331      	movs	r3, #49	@ 0x31
 800039e:	73fb      	strb	r3, [r7, #15]
		  break;
 80003a0:	e023      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>
	  case 0x02: //Column 2, Row 1
		  var = ('2');
 80003a2:	2332      	movs	r3, #50	@ 0x32
 80003a4:	73fb      	strb	r3, [r7, #15]
		  break;
 80003a6:	e020      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  case 0x04: //Column 3, Row 1
		  var = ('3');
 80003a8:	2333      	movs	r3, #51	@ 0x33
 80003aa:	73fb      	strb	r3, [r7, #15]
		  break;
 80003ac:	e01d      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  case 0x09: //Column 1, Row 2
		  var = ('4');
 80003ae:	2334      	movs	r3, #52	@ 0x34
 80003b0:	73fb      	strb	r3, [r7, #15]
		  break;
 80003b2:	e01a      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  case 0x0a: //Column 2, Row 2
		  var = ('5');
 80003b4:	2335      	movs	r3, #53	@ 0x35
 80003b6:	73fb      	strb	r3, [r7, #15]
		  break;
 80003b8:	e017      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  case 0x0c: //Column 3, Row 2
		  var = ('6');
 80003ba:	2336      	movs	r3, #54	@ 0x36
 80003bc:	73fb      	strb	r3, [r7, #15]
		  break;
 80003be:	e014      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  case 0x11: //Column 1, Row 3
		  var = ('7');
 80003c0:	2337      	movs	r3, #55	@ 0x37
 80003c2:	73fb      	strb	r3, [r7, #15]
		  break;
 80003c4:	e011      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  case 0x12: //Column 2, Row 3
		  var = ('8');
 80003c6:	2338      	movs	r3, #56	@ 0x38
 80003c8:	73fb      	strb	r3, [r7, #15]
		  break;
 80003ca:	e00e      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  case 0x14: //Column 2, Row 3
		  var = ('9');
 80003cc:	2339      	movs	r3, #57	@ 0x39
 80003ce:	73fb      	strb	r3, [r7, #15]
		  break;
 80003d0:	e00b      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  case 0x19: //Column 1, Row 4
		  var = ('*');
 80003d2:	232a      	movs	r3, #42	@ 0x2a
 80003d4:	73fb      	strb	r3, [r7, #15]
		  break;
 80003d6:	e008      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  case 0x1a: //Column 2, Row 4
		  var = ('0');
 80003d8:	2330      	movs	r3, #48	@ 0x30
 80003da:	73fb      	strb	r3, [r7, #15]
		  break;
 80003dc:	e005      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  case 0x1c: //Column 3, Row 4
		  var = ('#');
 80003de:	2323      	movs	r3, #35	@ 0x23
 80003e0:	73fb      	strb	r3, [r7, #15]
		  break;
 80003e2:	e002      	b.n	80003ea <Keypad_CheckKeyPressed+0xd6>

	  default:
		  var = ('.'); //period for no press
 80003e4:	232e      	movs	r3, #46	@ 0x2e
 80003e6:	73fb      	strb	r3, [r7, #15]
		  break;
 80003e8:	bf00      	nop

	}

	return var;
 80003ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80003ec:	4618      	mov	r0, r3
 80003ee:	3714      	adds	r7, #20
 80003f0:	46bd      	mov	sp, r7
 80003f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f6:	4770      	bx	lr

080003f8 <Keypad_Read>:

    return maxElement;
}


void Keypad_Read(void){
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b086      	sub	sp, #24
 80003fc:	af00      	add	r7, sp, #0

	uint8_t columnRowByte;

	uint8_t debounceArray[DEBOUNCE_ELEMENTS];

	for(int debouncePoll = 0; debouncePoll < DEBOUNCE_ELEMENTS; debouncePoll++){
 80003fe:	2300      	movs	r3, #0
 8000400:	617b      	str	r3, [r7, #20]
 8000402:	e037      	b.n	8000474 <Keypad_Read+0x7c>

		// Poll through 3 pins
		for(int polledRow = 0; polledRow < 4; polledRow++){
 8000404:	2300      	movs	r3, #0
 8000406:	613b      	str	r3, [r7, #16]
 8000408:	e02e      	b.n	8000468 <Keypad_Read+0x70>

			//Enable current polled row
			GPIOC->ODR = (1 << polledRow);
 800040a:	2201      	movs	r2, #1
 800040c:	693b      	ldr	r3, [r7, #16]
 800040e:	409a      	lsls	r2, r3
 8000410:	4b1c      	ldr	r3, [pc, #112]	@ (8000484 <Keypad_Read+0x8c>)
 8000412:	615a      	str	r2, [r3, #20]

			// arbitrary delay to allow pin output to settle
			for (int i = 0; i < 100; i++);
 8000414:	2300      	movs	r3, #0
 8000416:	60fb      	str	r3, [r7, #12]
 8000418:	e002      	b.n	8000420 <Keypad_Read+0x28>
 800041a:	68fb      	ldr	r3, [r7, #12]
 800041c:	3301      	adds	r3, #1
 800041e:	60fb      	str	r3, [r7, #12]
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	2b63      	cmp	r3, #99	@ 0x63
 8000424:	ddf9      	ble.n	800041a <Keypad_Read+0x22>


			//printf("Currently polling %d, ", polledRow);
			//printf("Pin currently high = %d \n", (GPIOC->IDR >> 4));

			columnRowByte = (polledRow<<3) | ((GPIOC->IDR >> 4));
 8000426:	693b      	ldr	r3, [r7, #16]
 8000428:	b2db      	uxtb	r3, r3
 800042a:	00db      	lsls	r3, r3, #3
 800042c:	b2da      	uxtb	r2, r3
 800042e:	4b15      	ldr	r3, [pc, #84]	@ (8000484 <Keypad_Read+0x8c>)
 8000430:	691b      	ldr	r3, [r3, #16]
 8000432:	091b      	lsrs	r3, r3, #4
 8000434:	b2db      	uxtb	r3, r3
 8000436:	4313      	orrs	r3, r2
 8000438:	72fb      	strb	r3, [r7, #11]

			debounceArray[debouncePoll] = Keypad_CheckKeyPressed(columnRowByte);
 800043a:	7afb      	ldrb	r3, [r7, #11]
 800043c:	4618      	mov	r0, r3
 800043e:	f7ff ff69 	bl	8000314 <Keypad_CheckKeyPressed>
 8000442:	4603      	mov	r3, r0
 8000444:	4619      	mov	r1, r3
 8000446:	1d3a      	adds	r2, r7, #4
 8000448:	697b      	ldr	r3, [r7, #20]
 800044a:	4413      	add	r3, r2
 800044c:	460a      	mov	r2, r1
 800044e:	701a      	strb	r2, [r3, #0]

			printf("%c \n",Keypad_CheckKeyPressed(columnRowByte));
 8000450:	7afb      	ldrb	r3, [r7, #11]
 8000452:	4618      	mov	r0, r3
 8000454:	f7ff ff5e 	bl	8000314 <Keypad_CheckKeyPressed>
 8000458:	4603      	mov	r3, r0
 800045a:	4619      	mov	r1, r3
 800045c:	480a      	ldr	r0, [pc, #40]	@ (8000488 <Keypad_Read+0x90>)
 800045e:	f001 fa59 	bl	8001914 <iprintf>
		for(int polledRow = 0; polledRow < 4; polledRow++){
 8000462:	693b      	ldr	r3, [r7, #16]
 8000464:	3301      	adds	r3, #1
 8000466:	613b      	str	r3, [r7, #16]
 8000468:	693b      	ldr	r3, [r7, #16]
 800046a:	2b03      	cmp	r3, #3
 800046c:	ddcd      	ble.n	800040a <Keypad_Read+0x12>
	for(int debouncePoll = 0; debouncePoll < DEBOUNCE_ELEMENTS; debouncePoll++){
 800046e:	697b      	ldr	r3, [r7, #20]
 8000470:	3301      	adds	r3, #1
 8000472:	617b      	str	r3, [r7, #20]
 8000474:	697b      	ldr	r3, [r7, #20]
 8000476:	2b04      	cmp	r3, #4
 8000478:	ddc4      	ble.n	8000404 <Keypad_Read+0xc>
		}

		//return (Keypad_FindMostFrequentElement(debounceArray, DEBOUNCE_ELEMENTS));

	}
}
 800047a:	bf00      	nop
 800047c:	bf00      	nop
 800047e:	3718      	adds	r7, #24
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	48000800 	.word	0x48000800
 8000488:	08002604 	.word	0x08002604

0800048c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800048c:	b480      	push	{r7}
 800048e:	b083      	sub	sp, #12
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000494:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000498:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800049c:	f003 0301 	and.w	r3, r3, #1
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d013      	beq.n	80004cc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80004a4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80004a8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80004ac:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d00b      	beq.n	80004cc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004b4:	e000      	b.n	80004b8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80004b6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004b8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d0f9      	beq.n	80004b6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004c2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80004c6:	687a      	ldr	r2, [r7, #4]
 80004c8:	b2d2      	uxtb	r2, r2
 80004ca:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80004cc:	687b      	ldr	r3, [r7, #4]
}
 80004ce:	4618      	mov	r0, r3
 80004d0:	370c      	adds	r7, #12
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr

080004da <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004da:	b580      	push	{r7, lr}
 80004dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004de:	f000 f992 	bl	8000806 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e2:	f000 f805 	bl	80004f0 <SystemClock_Config>
//
//	 // preset PC0, PC1, PC2, PC3 to 0
//	GPIOC->BRR = (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 );

  //Enable keypad
  Keypad_Init();
 80004e6:	f7ff fed3 	bl	8000290 <Keypad_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  Keypad_Read();	  // arbitrary delay
 80004ea:	f7ff ff85 	bl	80003f8 <Keypad_Read>
 80004ee:	e7fc      	b.n	80004ea <main+0x10>

080004f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b096      	sub	sp, #88	@ 0x58
 80004f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f6:	f107 0314 	add.w	r3, r7, #20
 80004fa:	2244      	movs	r2, #68	@ 0x44
 80004fc:	2100      	movs	r1, #0
 80004fe:	4618      	mov	r0, r3
 8000500:	f001 fa1a 	bl	8001938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000504:	463b      	mov	r3, r7
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]
 800050a:	605a      	str	r2, [r3, #4]
 800050c:	609a      	str	r2, [r3, #8]
 800050e:	60da      	str	r2, [r3, #12]
 8000510:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000512:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000516:	f000 fadf 	bl	8000ad8 <HAL_PWREx_ControlVoltageScaling>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000520:	f000 f83a 	bl	8000598 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000524:	2310      	movs	r3, #16
 8000526:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000528:	2301      	movs	r3, #1
 800052a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800052c:	2300      	movs	r3, #0
 800052e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000530:	2360      	movs	r3, #96	@ 0x60
 8000532:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000534:	2300      	movs	r3, #0
 8000536:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000538:	f107 0314 	add.w	r3, r7, #20
 800053c:	4618      	mov	r0, r3
 800053e:	f000 fb21 	bl	8000b84 <HAL_RCC_OscConfig>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d001      	beq.n	800054c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000548:	f000 f826 	bl	8000598 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054c:	230f      	movs	r3, #15
 800054e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000550:	2300      	movs	r3, #0
 8000552:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000554:	2300      	movs	r3, #0
 8000556:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000558:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800055c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800055e:	2300      	movs	r3, #0
 8000560:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000562:	463b      	mov	r3, r7
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f000 ff26 	bl	80013b8 <HAL_RCC_ClockConfig>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000572:	f000 f811 	bl	8000598 <Error_Handler>
  }
}
 8000576:	bf00      	nop
 8000578:	3758      	adds	r7, #88	@ 0x58
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}

0800057e <__io_putchar>:


/* USER CODE BEGIN 4 */

int __io_putchar(int ch) {
 800057e:	b580      	push	{r7, lr}
 8000580:	b082      	sub	sp, #8
 8000582:	af00      	add	r7, sp, #0
 8000584:	6078      	str	r0, [r7, #4]
    ITM_SendChar(ch);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	4618      	mov	r0, r3
 800058a:	f7ff ff7f 	bl	800048c <ITM_SendChar>
    return ch;
 800058e:	687b      	ldr	r3, [r7, #4]
}
 8000590:	4618      	mov	r0, r3
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}

08000598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800059c:	b672      	cpsid	i
}
 800059e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <Error_Handler+0x8>

080005a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005aa:	4b0f      	ldr	r3, [pc, #60]	@ (80005e8 <HAL_MspInit+0x44>)
 80005ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005ae:	4a0e      	ldr	r2, [pc, #56]	@ (80005e8 <HAL_MspInit+0x44>)
 80005b0:	f043 0301 	orr.w	r3, r3, #1
 80005b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80005b6:	4b0c      	ldr	r3, [pc, #48]	@ (80005e8 <HAL_MspInit+0x44>)
 80005b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005ba:	f003 0301 	and.w	r3, r3, #1
 80005be:	607b      	str	r3, [r7, #4]
 80005c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c2:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <HAL_MspInit+0x44>)
 80005c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005c6:	4a08      	ldr	r2, [pc, #32]	@ (80005e8 <HAL_MspInit+0x44>)
 80005c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80005ce:	4b06      	ldr	r3, [pc, #24]	@ (80005e8 <HAL_MspInit+0x44>)
 80005d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005d6:	603b      	str	r3, [r7, #0]
 80005d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005da:	bf00      	nop
 80005dc:	370c      	adds	r7, #12
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	40021000 	.word	0x40021000

080005ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005f0:	bf00      	nop
 80005f2:	e7fd      	b.n	80005f0 <NMI_Handler+0x4>

080005f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f8:	bf00      	nop
 80005fa:	e7fd      	b.n	80005f8 <HardFault_Handler+0x4>

080005fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000600:	bf00      	nop
 8000602:	e7fd      	b.n	8000600 <MemManage_Handler+0x4>

08000604 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <BusFault_Handler+0x4>

0800060c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <UsageFault_Handler+0x4>

08000614 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr

08000622 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000622:	b480      	push	{r7}
 8000624:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr

08000630 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr

0800063e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800063e:	b580      	push	{r7, lr}
 8000640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000642:	f000 f935 	bl	80008b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}

0800064a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800064a:	b580      	push	{r7, lr}
 800064c:	b086      	sub	sp, #24
 800064e:	af00      	add	r7, sp, #0
 8000650:	60f8      	str	r0, [r7, #12]
 8000652:	60b9      	str	r1, [r7, #8]
 8000654:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000656:	2300      	movs	r3, #0
 8000658:	617b      	str	r3, [r7, #20]
 800065a:	e00a      	b.n	8000672 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800065c:	f3af 8000 	nop.w
 8000660:	4601      	mov	r1, r0
 8000662:	68bb      	ldr	r3, [r7, #8]
 8000664:	1c5a      	adds	r2, r3, #1
 8000666:	60ba      	str	r2, [r7, #8]
 8000668:	b2ca      	uxtb	r2, r1
 800066a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	3301      	adds	r3, #1
 8000670:	617b      	str	r3, [r7, #20]
 8000672:	697a      	ldr	r2, [r7, #20]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	429a      	cmp	r2, r3
 8000678:	dbf0      	blt.n	800065c <_read+0x12>
  }

  return len;
 800067a:	687b      	ldr	r3, [r7, #4]
}
 800067c:	4618      	mov	r0, r3
 800067e:	3718      	adds	r7, #24
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b086      	sub	sp, #24
 8000688:	af00      	add	r7, sp, #0
 800068a:	60f8      	str	r0, [r7, #12]
 800068c:	60b9      	str	r1, [r7, #8]
 800068e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
 8000694:	e009      	b.n	80006aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	1c5a      	adds	r2, r3, #1
 800069a:	60ba      	str	r2, [r7, #8]
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	4618      	mov	r0, r3
 80006a0:	f7ff ff6d 	bl	800057e <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	3301      	adds	r3, #1
 80006a8:	617b      	str	r3, [r7, #20]
 80006aa:	697a      	ldr	r2, [r7, #20]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	429a      	cmp	r2, r3
 80006b0:	dbf1      	blt.n	8000696 <_write+0x12>
  }
  return len;
 80006b2:	687b      	ldr	r3, [r7, #4]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3718      	adds	r7, #24
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <_close>:

int _close(int file)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr

080006d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006e4:	605a      	str	r2, [r3, #4]
  return 0;
 80006e6:	2300      	movs	r3, #0
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr

080006f4 <_isatty>:

int _isatty(int file)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80006fc:	2301      	movs	r3, #1
}
 80006fe:	4618      	mov	r0, r3
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr

0800070a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800070a:	b480      	push	{r7}
 800070c:	b085      	sub	sp, #20
 800070e:	af00      	add	r7, sp, #0
 8000710:	60f8      	str	r0, [r7, #12]
 8000712:	60b9      	str	r1, [r7, #8]
 8000714:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000716:	2300      	movs	r3, #0
}
 8000718:	4618      	mov	r0, r3
 800071a:	3714      	adds	r7, #20
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800072c:	4a14      	ldr	r2, [pc, #80]	@ (8000780 <_sbrk+0x5c>)
 800072e:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <_sbrk+0x60>)
 8000730:	1ad3      	subs	r3, r2, r3
 8000732:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000734:	697b      	ldr	r3, [r7, #20]
 8000736:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000738:	4b13      	ldr	r3, [pc, #76]	@ (8000788 <_sbrk+0x64>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d102      	bne.n	8000746 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000740:	4b11      	ldr	r3, [pc, #68]	@ (8000788 <_sbrk+0x64>)
 8000742:	4a12      	ldr	r2, [pc, #72]	@ (800078c <_sbrk+0x68>)
 8000744:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000746:	4b10      	ldr	r3, [pc, #64]	@ (8000788 <_sbrk+0x64>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4413      	add	r3, r2
 800074e:	693a      	ldr	r2, [r7, #16]
 8000750:	429a      	cmp	r2, r3
 8000752:	d207      	bcs.n	8000764 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000754:	f001 f8f8 	bl	8001948 <__errno>
 8000758:	4603      	mov	r3, r0
 800075a:	220c      	movs	r2, #12
 800075c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800075e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000762:	e009      	b.n	8000778 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000764:	4b08      	ldr	r3, [pc, #32]	@ (8000788 <_sbrk+0x64>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800076a:	4b07      	ldr	r3, [pc, #28]	@ (8000788 <_sbrk+0x64>)
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4413      	add	r3, r2
 8000772:	4a05      	ldr	r2, [pc, #20]	@ (8000788 <_sbrk+0x64>)
 8000774:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000776:	68fb      	ldr	r3, [r7, #12]
}
 8000778:	4618      	mov	r0, r3
 800077a:	3718      	adds	r7, #24
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	20050000 	.word	0x20050000
 8000784:	00000400 	.word	0x00000400
 8000788:	20000084 	.word	0x20000084
 800078c:	200001d8 	.word	0x200001d8

08000790 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000794:	4b06      	ldr	r3, [pc, #24]	@ (80007b0 <SystemInit+0x20>)
 8000796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800079a:	4a05      	ldr	r2, [pc, #20]	@ (80007b0 <SystemInit+0x20>)
 800079c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	e000ed00 	.word	0xe000ed00

080007b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80007b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007b8:	f7ff ffea 	bl	8000790 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007bc:	480c      	ldr	r0, [pc, #48]	@ (80007f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80007be:	490d      	ldr	r1, [pc, #52]	@ (80007f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007c0:	4a0d      	ldr	r2, [pc, #52]	@ (80007f8 <LoopForever+0xe>)
  movs r3, #0
 80007c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007c4:	e002      	b.n	80007cc <LoopCopyDataInit>

080007c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ca:	3304      	adds	r3, #4

080007cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007d0:	d3f9      	bcc.n	80007c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007d2:	4a0a      	ldr	r2, [pc, #40]	@ (80007fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80007d4:	4c0a      	ldr	r4, [pc, #40]	@ (8000800 <LoopForever+0x16>)
  movs r3, #0
 80007d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007d8:	e001      	b.n	80007de <LoopFillZerobss>

080007da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007dc:	3204      	adds	r2, #4

080007de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007e0:	d3fb      	bcc.n	80007da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007e2:	f001 f8b7 	bl	8001954 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007e6:	f7ff fe78 	bl	80004da <main>

080007ea <LoopForever>:

LoopForever:
    b LoopForever
 80007ea:	e7fe      	b.n	80007ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80007ec:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80007f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007f4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80007f8:	08002690 	.word	0x08002690
  ldr r2, =_sbss
 80007fc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000800:	200001d8 	.word	0x200001d8

08000804 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000804:	e7fe      	b.n	8000804 <ADC1_2_IRQHandler>

08000806 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b082      	sub	sp, #8
 800080a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800080c:	2300      	movs	r3, #0
 800080e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000810:	2003      	movs	r0, #3
 8000812:	f000 f91f 	bl	8000a54 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000816:	2000      	movs	r0, #0
 8000818:	f000 f80e 	bl	8000838 <HAL_InitTick>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d002      	beq.n	8000828 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000822:	2301      	movs	r3, #1
 8000824:	71fb      	strb	r3, [r7, #7]
 8000826:	e001      	b.n	800082c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000828:	f7ff febc 	bl	80005a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800082c:	79fb      	ldrb	r3, [r7, #7]
}
 800082e:	4618      	mov	r0, r3
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
	...

08000838 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000840:	2300      	movs	r3, #0
 8000842:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000844:	4b17      	ldr	r3, [pc, #92]	@ (80008a4 <HAL_InitTick+0x6c>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d023      	beq.n	8000894 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800084c:	4b16      	ldr	r3, [pc, #88]	@ (80008a8 <HAL_InitTick+0x70>)
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	4b14      	ldr	r3, [pc, #80]	@ (80008a4 <HAL_InitTick+0x6c>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	4619      	mov	r1, r3
 8000856:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800085a:	fbb3 f3f1 	udiv	r3, r3, r1
 800085e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000862:	4618      	mov	r0, r3
 8000864:	f000 f91d 	bl	8000aa2 <HAL_SYSTICK_Config>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d10f      	bne.n	800088e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2b0f      	cmp	r3, #15
 8000872:	d809      	bhi.n	8000888 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000874:	2200      	movs	r2, #0
 8000876:	6879      	ldr	r1, [r7, #4]
 8000878:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800087c:	f000 f8f5 	bl	8000a6a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000880:	4a0a      	ldr	r2, [pc, #40]	@ (80008ac <HAL_InitTick+0x74>)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	6013      	str	r3, [r2, #0]
 8000886:	e007      	b.n	8000898 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000888:	2301      	movs	r3, #1
 800088a:	73fb      	strb	r3, [r7, #15]
 800088c:	e004      	b.n	8000898 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800088e:	2301      	movs	r3, #1
 8000890:	73fb      	strb	r3, [r7, #15]
 8000892:	e001      	b.n	8000898 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000894:	2301      	movs	r3, #1
 8000896:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000898:	7bfb      	ldrb	r3, [r7, #15]
}
 800089a:	4618      	mov	r0, r3
 800089c:	3710      	adds	r7, #16
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000008 	.word	0x20000008
 80008a8:	20000000 	.word	0x20000000
 80008ac:	20000004 	.word	0x20000004

080008b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008b4:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <HAL_IncTick+0x20>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	461a      	mov	r2, r3
 80008ba:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <HAL_IncTick+0x24>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4413      	add	r3, r2
 80008c0:	4a04      	ldr	r2, [pc, #16]	@ (80008d4 <HAL_IncTick+0x24>)
 80008c2:	6013      	str	r3, [r2, #0]
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	20000008 	.word	0x20000008
 80008d4:	20000088 	.word	0x20000088

080008d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  return uwTick;
 80008dc:	4b03      	ldr	r3, [pc, #12]	@ (80008ec <HAL_GetTick+0x14>)
 80008de:	681b      	ldr	r3, [r3, #0]
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	20000088 	.word	0x20000088

080008f0 <__NVIC_SetPriorityGrouping>:
{
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <__NVIC_SetPriorityGrouping+0x44>)
 8000902:	68db      	ldr	r3, [r3, #12]
 8000904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000906:	68ba      	ldr	r2, [r7, #8]
 8000908:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800090c:	4013      	ands	r3, r2
 800090e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000918:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800091c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000922:	4a04      	ldr	r2, [pc, #16]	@ (8000934 <__NVIC_SetPriorityGrouping+0x44>)
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	60d3      	str	r3, [r2, #12]
}
 8000928:	bf00      	nop
 800092a:	3714      	adds	r7, #20
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	e000ed00 	.word	0xe000ed00

08000938 <__NVIC_GetPriorityGrouping>:
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800093c:	4b04      	ldr	r3, [pc, #16]	@ (8000950 <__NVIC_GetPriorityGrouping+0x18>)
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	0a1b      	lsrs	r3, r3, #8
 8000942:	f003 0307 	and.w	r3, r3, #7
}
 8000946:	4618      	mov	r0, r3
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr
 8000950:	e000ed00 	.word	0xe000ed00

08000954 <__NVIC_SetPriority>:
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	6039      	str	r1, [r7, #0]
 800095e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000964:	2b00      	cmp	r3, #0
 8000966:	db0a      	blt.n	800097e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	b2da      	uxtb	r2, r3
 800096c:	490c      	ldr	r1, [pc, #48]	@ (80009a0 <__NVIC_SetPriority+0x4c>)
 800096e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000972:	0112      	lsls	r2, r2, #4
 8000974:	b2d2      	uxtb	r2, r2
 8000976:	440b      	add	r3, r1
 8000978:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800097c:	e00a      	b.n	8000994 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	b2da      	uxtb	r2, r3
 8000982:	4908      	ldr	r1, [pc, #32]	@ (80009a4 <__NVIC_SetPriority+0x50>)
 8000984:	79fb      	ldrb	r3, [r7, #7]
 8000986:	f003 030f 	and.w	r3, r3, #15
 800098a:	3b04      	subs	r3, #4
 800098c:	0112      	lsls	r2, r2, #4
 800098e:	b2d2      	uxtb	r2, r2
 8000990:	440b      	add	r3, r1
 8000992:	761a      	strb	r2, [r3, #24]
}
 8000994:	bf00      	nop
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	e000e100 	.word	0xe000e100
 80009a4:	e000ed00 	.word	0xe000ed00

080009a8 <NVIC_EncodePriority>:
{
 80009a8:	b480      	push	{r7}
 80009aa:	b089      	sub	sp, #36	@ 0x24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	f003 0307 	and.w	r3, r3, #7
 80009ba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009bc:	69fb      	ldr	r3, [r7, #28]
 80009be:	f1c3 0307 	rsb	r3, r3, #7
 80009c2:	2b04      	cmp	r3, #4
 80009c4:	bf28      	it	cs
 80009c6:	2304      	movcs	r3, #4
 80009c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	3304      	adds	r3, #4
 80009ce:	2b06      	cmp	r3, #6
 80009d0:	d902      	bls.n	80009d8 <NVIC_EncodePriority+0x30>
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	3b03      	subs	r3, #3
 80009d6:	e000      	b.n	80009da <NVIC_EncodePriority+0x32>
 80009d8:	2300      	movs	r3, #0
 80009da:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80009e0:	69bb      	ldr	r3, [r7, #24]
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	43da      	mvns	r2, r3
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	401a      	ands	r2, r3
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009f0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	fa01 f303 	lsl.w	r3, r1, r3
 80009fa:	43d9      	mvns	r1, r3
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a00:	4313      	orrs	r3, r2
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3724      	adds	r7, #36	@ 0x24
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
	...

08000a10 <SysTick_Config>:
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a20:	d301      	bcc.n	8000a26 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000a22:	2301      	movs	r3, #1
 8000a24:	e00f      	b.n	8000a46 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a26:	4a0a      	ldr	r2, [pc, #40]	@ (8000a50 <SysTick_Config+0x40>)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a2e:	210f      	movs	r1, #15
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a34:	f7ff ff8e 	bl	8000954 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a38:	4b05      	ldr	r3, [pc, #20]	@ (8000a50 <SysTick_Config+0x40>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <SysTick_Config+0x40>)
 8000a40:	2207      	movs	r2, #7
 8000a42:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	e000e010 	.word	0xe000e010

08000a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f7ff ff47 	bl	80008f0 <__NVIC_SetPriorityGrouping>
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b086      	sub	sp, #24
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	4603      	mov	r3, r0
 8000a72:	60b9      	str	r1, [r7, #8]
 8000a74:	607a      	str	r2, [r7, #4]
 8000a76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a7c:	f7ff ff5c 	bl	8000938 <__NVIC_GetPriorityGrouping>
 8000a80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	68b9      	ldr	r1, [r7, #8]
 8000a86:	6978      	ldr	r0, [r7, #20]
 8000a88:	f7ff ff8e 	bl	80009a8 <NVIC_EncodePriority>
 8000a8c:	4602      	mov	r2, r0
 8000a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a92:	4611      	mov	r1, r2
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff ff5d 	bl	8000954 <__NVIC_SetPriority>
}
 8000a9a:	bf00      	nop
 8000a9c:	3718      	adds	r7, #24
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b082      	sub	sp, #8
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f7ff ffb0 	bl	8000a10 <SysTick_Config>
 8000ab0:	4603      	mov	r3, r0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
	...

08000abc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000ac0:	4b04      	ldr	r3, [pc, #16]	@ (8000ad4 <HAL_PWREx_GetVoltageRange+0x18>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	40007000 	.word	0x40007000

08000ad8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b085      	sub	sp, #20
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ae6:	d130      	bne.n	8000b4a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ae8:	4b23      	ldr	r3, [pc, #140]	@ (8000b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000af0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000af4:	d038      	beq.n	8000b68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000af6:	4b20      	ldr	r3, [pc, #128]	@ (8000b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000afe:	4a1e      	ldr	r2, [pc, #120]	@ (8000b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b00:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b04:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000b06:	4b1d      	ldr	r3, [pc, #116]	@ (8000b7c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2232      	movs	r2, #50	@ 0x32
 8000b0c:	fb02 f303 	mul.w	r3, r2, r3
 8000b10:	4a1b      	ldr	r2, [pc, #108]	@ (8000b80 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000b12:	fba2 2303 	umull	r2, r3, r2, r3
 8000b16:	0c9b      	lsrs	r3, r3, #18
 8000b18:	3301      	adds	r3, #1
 8000b1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b1c:	e002      	b.n	8000b24 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	3b01      	subs	r3, #1
 8000b22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b24:	4b14      	ldr	r3, [pc, #80]	@ (8000b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b26:	695b      	ldr	r3, [r3, #20]
 8000b28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b30:	d102      	bne.n	8000b38 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d1f2      	bne.n	8000b1e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b38:	4b0f      	ldr	r3, [pc, #60]	@ (8000b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b3a:	695b      	ldr	r3, [r3, #20]
 8000b3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b44:	d110      	bne.n	8000b68 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000b46:	2303      	movs	r3, #3
 8000b48:	e00f      	b.n	8000b6a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000b52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b56:	d007      	beq.n	8000b68 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b58:	4b07      	ldr	r3, [pc, #28]	@ (8000b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b60:	4a05      	ldr	r2, [pc, #20]	@ (8000b78 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b66:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3714      	adds	r7, #20
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	40007000 	.word	0x40007000
 8000b7c:	20000000 	.word	0x20000000
 8000b80:	431bde83 	.word	0x431bde83

08000b84 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b088      	sub	sp, #32
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d102      	bne.n	8000b98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
 8000b94:	f000 bc08 	b.w	80013a8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b98:	4b96      	ldr	r3, [pc, #600]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000b9a:	689b      	ldr	r3, [r3, #8]
 8000b9c:	f003 030c 	and.w	r3, r3, #12
 8000ba0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ba2:	4b94      	ldr	r3, [pc, #592]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000ba4:	68db      	ldr	r3, [r3, #12]
 8000ba6:	f003 0303 	and.w	r3, r3, #3
 8000baa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f003 0310 	and.w	r3, r3, #16
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	f000 80e4 	beq.w	8000d82 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d007      	beq.n	8000bd0 <HAL_RCC_OscConfig+0x4c>
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	2b0c      	cmp	r3, #12
 8000bc4:	f040 808b 	bne.w	8000cde <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	f040 8087 	bne.w	8000cde <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000bd0:	4b88      	ldr	r3, [pc, #544]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f003 0302 	and.w	r3, r3, #2
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d005      	beq.n	8000be8 <HAL_RCC_OscConfig+0x64>
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	699b      	ldr	r3, [r3, #24]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d101      	bne.n	8000be8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000be4:	2301      	movs	r3, #1
 8000be6:	e3df      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6a1a      	ldr	r2, [r3, #32]
 8000bec:	4b81      	ldr	r3, [pc, #516]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f003 0308 	and.w	r3, r3, #8
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d004      	beq.n	8000c02 <HAL_RCC_OscConfig+0x7e>
 8000bf8:	4b7e      	ldr	r3, [pc, #504]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c00:	e005      	b.n	8000c0e <HAL_RCC_OscConfig+0x8a>
 8000c02:	4b7c      	ldr	r3, [pc, #496]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c08:	091b      	lsrs	r3, r3, #4
 8000c0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d223      	bcs.n	8000c5a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6a1b      	ldr	r3, [r3, #32]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f000 fd5a 	bl	80016d0 <RCC_SetFlashLatencyFromMSIRange>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e3c0      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c26:	4b73      	ldr	r3, [pc, #460]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a72      	ldr	r2, [pc, #456]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c2c:	f043 0308 	orr.w	r3, r3, #8
 8000c30:	6013      	str	r3, [r2, #0]
 8000c32:	4b70      	ldr	r3, [pc, #448]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6a1b      	ldr	r3, [r3, #32]
 8000c3e:	496d      	ldr	r1, [pc, #436]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c40:	4313      	orrs	r3, r2
 8000c42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c44:	4b6b      	ldr	r3, [pc, #428]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	69db      	ldr	r3, [r3, #28]
 8000c50:	021b      	lsls	r3, r3, #8
 8000c52:	4968      	ldr	r1, [pc, #416]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c54:	4313      	orrs	r3, r2
 8000c56:	604b      	str	r3, [r1, #4]
 8000c58:	e025      	b.n	8000ca6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c5a:	4b66      	ldr	r3, [pc, #408]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4a65      	ldr	r2, [pc, #404]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c60:	f043 0308 	orr.w	r3, r3, #8
 8000c64:	6013      	str	r3, [r2, #0]
 8000c66:	4b63      	ldr	r3, [pc, #396]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6a1b      	ldr	r3, [r3, #32]
 8000c72:	4960      	ldr	r1, [pc, #384]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c74:	4313      	orrs	r3, r2
 8000c76:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c78:	4b5e      	ldr	r3, [pc, #376]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	69db      	ldr	r3, [r3, #28]
 8000c84:	021b      	lsls	r3, r3, #8
 8000c86:	495b      	ldr	r1, [pc, #364]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d109      	bne.n	8000ca6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6a1b      	ldr	r3, [r3, #32]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 fd1a 	bl	80016d0 <RCC_SetFlashLatencyFromMSIRange>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e380      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ca6:	f000 fc87 	bl	80015b8 <HAL_RCC_GetSysClockFreq>
 8000caa:	4602      	mov	r2, r0
 8000cac:	4b51      	ldr	r3, [pc, #324]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	091b      	lsrs	r3, r3, #4
 8000cb2:	f003 030f 	and.w	r3, r3, #15
 8000cb6:	4950      	ldr	r1, [pc, #320]	@ (8000df8 <HAL_RCC_OscConfig+0x274>)
 8000cb8:	5ccb      	ldrb	r3, [r1, r3]
 8000cba:	f003 031f 	and.w	r3, r3, #31
 8000cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8000cc2:	4a4e      	ldr	r2, [pc, #312]	@ (8000dfc <HAL_RCC_OscConfig+0x278>)
 8000cc4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000cc6:	4b4e      	ldr	r3, [pc, #312]	@ (8000e00 <HAL_RCC_OscConfig+0x27c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff fdb4 	bl	8000838 <HAL_InitTick>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d052      	beq.n	8000d80 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	e364      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	699b      	ldr	r3, [r3, #24]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d032      	beq.n	8000d4c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000ce6:	4b43      	ldr	r3, [pc, #268]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a42      	ldr	r2, [pc, #264]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000cec:	f043 0301 	orr.w	r3, r3, #1
 8000cf0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000cf2:	f7ff fdf1 	bl	80008d8 <HAL_GetTick>
 8000cf6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000cf8:	e008      	b.n	8000d0c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000cfa:	f7ff fded 	bl	80008d8 <HAL_GetTick>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	1ad3      	subs	r3, r2, r3
 8000d04:	2b02      	cmp	r3, #2
 8000d06:	d901      	bls.n	8000d0c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000d08:	2303      	movs	r3, #3
 8000d0a:	e34d      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d0c:	4b39      	ldr	r3, [pc, #228]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f003 0302 	and.w	r3, r3, #2
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d0f0      	beq.n	8000cfa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d18:	4b36      	ldr	r3, [pc, #216]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a35      	ldr	r2, [pc, #212]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000d1e:	f043 0308 	orr.w	r3, r3, #8
 8000d22:	6013      	str	r3, [r2, #0]
 8000d24:	4b33      	ldr	r3, [pc, #204]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6a1b      	ldr	r3, [r3, #32]
 8000d30:	4930      	ldr	r1, [pc, #192]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000d32:	4313      	orrs	r3, r2
 8000d34:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d36:	4b2f      	ldr	r3, [pc, #188]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	69db      	ldr	r3, [r3, #28]
 8000d42:	021b      	lsls	r3, r3, #8
 8000d44:	492b      	ldr	r1, [pc, #172]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000d46:	4313      	orrs	r3, r2
 8000d48:	604b      	str	r3, [r1, #4]
 8000d4a:	e01a      	b.n	8000d82 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000d4c:	4b29      	ldr	r3, [pc, #164]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a28      	ldr	r2, [pc, #160]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000d52:	f023 0301 	bic.w	r3, r3, #1
 8000d56:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d58:	f7ff fdbe 	bl	80008d8 <HAL_GetTick>
 8000d5c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d5e:	e008      	b.n	8000d72 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d60:	f7ff fdba 	bl	80008d8 <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d901      	bls.n	8000d72 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e31a      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d72:	4b20      	ldr	r3, [pc, #128]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0302 	and.w	r3, r3, #2
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d1f0      	bne.n	8000d60 <HAL_RCC_OscConfig+0x1dc>
 8000d7e:	e000      	b.n	8000d82 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d073      	beq.n	8000e76 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	2b08      	cmp	r3, #8
 8000d92:	d005      	beq.n	8000da0 <HAL_RCC_OscConfig+0x21c>
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	2b0c      	cmp	r3, #12
 8000d98:	d10e      	bne.n	8000db8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	2b03      	cmp	r3, #3
 8000d9e:	d10b      	bne.n	8000db8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000da0:	4b14      	ldr	r3, [pc, #80]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d063      	beq.n	8000e74 <HAL_RCC_OscConfig+0x2f0>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d15f      	bne.n	8000e74 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000db4:	2301      	movs	r3, #1
 8000db6:	e2f7      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000dc0:	d106      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x24c>
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a0b      	ldr	r2, [pc, #44]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000dc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dcc:	6013      	str	r3, [r2, #0]
 8000dce:	e025      	b.n	8000e1c <HAL_RCC_OscConfig+0x298>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000dd8:	d114      	bne.n	8000e04 <HAL_RCC_OscConfig+0x280>
 8000dda:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a05      	ldr	r2, [pc, #20]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000de0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000de4:	6013      	str	r3, [r2, #0]
 8000de6:	4b03      	ldr	r3, [pc, #12]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a02      	ldr	r2, [pc, #8]	@ (8000df4 <HAL_RCC_OscConfig+0x270>)
 8000dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000df0:	6013      	str	r3, [r2, #0]
 8000df2:	e013      	b.n	8000e1c <HAL_RCC_OscConfig+0x298>
 8000df4:	40021000 	.word	0x40021000
 8000df8:	0800260c 	.word	0x0800260c
 8000dfc:	20000000 	.word	0x20000000
 8000e00:	20000004 	.word	0x20000004
 8000e04:	4ba0      	ldr	r3, [pc, #640]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a9f      	ldr	r2, [pc, #636]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000e0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e0e:	6013      	str	r3, [r2, #0]
 8000e10:	4b9d      	ldr	r3, [pc, #628]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a9c      	ldr	r2, [pc, #624]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000e16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d013      	beq.n	8000e4c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e24:	f7ff fd58 	bl	80008d8 <HAL_GetTick>
 8000e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e2a:	e008      	b.n	8000e3e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e2c:	f7ff fd54 	bl	80008d8 <HAL_GetTick>
 8000e30:	4602      	mov	r2, r0
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	2b64      	cmp	r3, #100	@ 0x64
 8000e38:	d901      	bls.n	8000e3e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	e2b4      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e3e:	4b92      	ldr	r3, [pc, #584]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d0f0      	beq.n	8000e2c <HAL_RCC_OscConfig+0x2a8>
 8000e4a:	e014      	b.n	8000e76 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e4c:	f7ff fd44 	bl	80008d8 <HAL_GetTick>
 8000e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e52:	e008      	b.n	8000e66 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e54:	f7ff fd40 	bl	80008d8 <HAL_GetTick>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	2b64      	cmp	r3, #100	@ 0x64
 8000e60:	d901      	bls.n	8000e66 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000e62:	2303      	movs	r3, #3
 8000e64:	e2a0      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e66:	4b88      	ldr	r3, [pc, #544]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d1f0      	bne.n	8000e54 <HAL_RCC_OscConfig+0x2d0>
 8000e72:	e000      	b.n	8000e76 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d060      	beq.n	8000f44 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000e82:	69bb      	ldr	r3, [r7, #24]
 8000e84:	2b04      	cmp	r3, #4
 8000e86:	d005      	beq.n	8000e94 <HAL_RCC_OscConfig+0x310>
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	2b0c      	cmp	r3, #12
 8000e8c:	d119      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d116      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e94:	4b7c      	ldr	r3, [pc, #496]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d005      	beq.n	8000eac <HAL_RCC_OscConfig+0x328>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d101      	bne.n	8000eac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e27d      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eac:	4b76      	ldr	r3, [pc, #472]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	691b      	ldr	r3, [r3, #16]
 8000eb8:	061b      	lsls	r3, r3, #24
 8000eba:	4973      	ldr	r1, [pc, #460]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ec0:	e040      	b.n	8000f44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d023      	beq.n	8000f12 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eca:	4b6f      	ldr	r3, [pc, #444]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a6e      	ldr	r2, [pc, #440]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000ed0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ed4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ed6:	f7ff fcff 	bl	80008d8 <HAL_GetTick>
 8000eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000edc:	e008      	b.n	8000ef0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ede:	f7ff fcfb 	bl	80008d8 <HAL_GetTick>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d901      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000eec:	2303      	movs	r3, #3
 8000eee:	e25b      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ef0:	4b65      	ldr	r3, [pc, #404]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d0f0      	beq.n	8000ede <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000efc:	4b62      	ldr	r3, [pc, #392]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	691b      	ldr	r3, [r3, #16]
 8000f08:	061b      	lsls	r3, r3, #24
 8000f0a:	495f      	ldr	r1, [pc, #380]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	604b      	str	r3, [r1, #4]
 8000f10:	e018      	b.n	8000f44 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f12:	4b5d      	ldr	r3, [pc, #372]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a5c      	ldr	r2, [pc, #368]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000f18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f1e:	f7ff fcdb 	bl	80008d8 <HAL_GetTick>
 8000f22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f24:	e008      	b.n	8000f38 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f26:	f7ff fcd7 	bl	80008d8 <HAL_GetTick>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	d901      	bls.n	8000f38 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000f34:	2303      	movs	r3, #3
 8000f36:	e237      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f38:	4b53      	ldr	r3, [pc, #332]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d1f0      	bne.n	8000f26 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f003 0308 	and.w	r3, r3, #8
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d03c      	beq.n	8000fca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	695b      	ldr	r3, [r3, #20]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d01c      	beq.n	8000f92 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f58:	4b4b      	ldr	r3, [pc, #300]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000f5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f5e:	4a4a      	ldr	r2, [pc, #296]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f68:	f7ff fcb6 	bl	80008d8 <HAL_GetTick>
 8000f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f6e:	e008      	b.n	8000f82 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f70:	f7ff fcb2 	bl	80008d8 <HAL_GetTick>
 8000f74:	4602      	mov	r2, r0
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d901      	bls.n	8000f82 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e212      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f82:	4b41      	ldr	r3, [pc, #260]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000f84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f88:	f003 0302 	and.w	r3, r3, #2
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d0ef      	beq.n	8000f70 <HAL_RCC_OscConfig+0x3ec>
 8000f90:	e01b      	b.n	8000fca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f92:	4b3d      	ldr	r3, [pc, #244]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000f94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f98:	4a3b      	ldr	r2, [pc, #236]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000f9a:	f023 0301 	bic.w	r3, r3, #1
 8000f9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fa2:	f7ff fc99 	bl	80008d8 <HAL_GetTick>
 8000fa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fa8:	e008      	b.n	8000fbc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000faa:	f7ff fc95 	bl	80008d8 <HAL_GetTick>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	1ad3      	subs	r3, r2, r3
 8000fb4:	2b02      	cmp	r3, #2
 8000fb6:	d901      	bls.n	8000fbc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	e1f5      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fbc:	4b32      	ldr	r3, [pc, #200]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fc2:	f003 0302 	and.w	r3, r3, #2
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1ef      	bne.n	8000faa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0304 	and.w	r3, r3, #4
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	f000 80a6 	beq.w	8001124 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000fdc:	4b2a      	ldr	r3, [pc, #168]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d10d      	bne.n	8001004 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fe8:	4b27      	ldr	r3, [pc, #156]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fec:	4a26      	ldr	r2, [pc, #152]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000fee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ff2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ff4:	4b24      	ldr	r3, [pc, #144]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8000ff6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ffc:	60bb      	str	r3, [r7, #8]
 8000ffe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001000:	2301      	movs	r3, #1
 8001002:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001004:	4b21      	ldr	r3, [pc, #132]	@ (800108c <HAL_RCC_OscConfig+0x508>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800100c:	2b00      	cmp	r3, #0
 800100e:	d118      	bne.n	8001042 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001010:	4b1e      	ldr	r3, [pc, #120]	@ (800108c <HAL_RCC_OscConfig+0x508>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a1d      	ldr	r2, [pc, #116]	@ (800108c <HAL_RCC_OscConfig+0x508>)
 8001016:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800101a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800101c:	f7ff fc5c 	bl	80008d8 <HAL_GetTick>
 8001020:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001022:	e008      	b.n	8001036 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001024:	f7ff fc58 	bl	80008d8 <HAL_GetTick>
 8001028:	4602      	mov	r2, r0
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	2b02      	cmp	r3, #2
 8001030:	d901      	bls.n	8001036 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e1b8      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001036:	4b15      	ldr	r3, [pc, #84]	@ (800108c <HAL_RCC_OscConfig+0x508>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800103e:	2b00      	cmp	r3, #0
 8001040:	d0f0      	beq.n	8001024 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d108      	bne.n	800105c <HAL_RCC_OscConfig+0x4d8>
 800104a:	4b0f      	ldr	r3, [pc, #60]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 800104c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001050:	4a0d      	ldr	r2, [pc, #52]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800105a:	e029      	b.n	80010b0 <HAL_RCC_OscConfig+0x52c>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	2b05      	cmp	r3, #5
 8001062:	d115      	bne.n	8001090 <HAL_RCC_OscConfig+0x50c>
 8001064:	4b08      	ldr	r3, [pc, #32]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8001066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800106a:	4a07      	ldr	r2, [pc, #28]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 800106c:	f043 0304 	orr.w	r3, r3, #4
 8001070:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001074:	4b04      	ldr	r3, [pc, #16]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 8001076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800107a:	4a03      	ldr	r2, [pc, #12]	@ (8001088 <HAL_RCC_OscConfig+0x504>)
 800107c:	f043 0301 	orr.w	r3, r3, #1
 8001080:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001084:	e014      	b.n	80010b0 <HAL_RCC_OscConfig+0x52c>
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000
 800108c:	40007000 	.word	0x40007000
 8001090:	4b9d      	ldr	r3, [pc, #628]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001096:	4a9c      	ldr	r2, [pc, #624]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001098:	f023 0301 	bic.w	r3, r3, #1
 800109c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010a0:	4b99      	ldr	r3, [pc, #612]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 80010a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010a6:	4a98      	ldr	r2, [pc, #608]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 80010a8:	f023 0304 	bic.w	r3, r3, #4
 80010ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d016      	beq.n	80010e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010b8:	f7ff fc0e 	bl	80008d8 <HAL_GetTick>
 80010bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010be:	e00a      	b.n	80010d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010c0:	f7ff fc0a 	bl	80008d8 <HAL_GetTick>
 80010c4:	4602      	mov	r2, r0
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d901      	bls.n	80010d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e168      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010d6:	4b8c      	ldr	r3, [pc, #560]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 80010d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010dc:	f003 0302 	and.w	r3, r3, #2
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d0ed      	beq.n	80010c0 <HAL_RCC_OscConfig+0x53c>
 80010e4:	e015      	b.n	8001112 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010e6:	f7ff fbf7 	bl	80008d8 <HAL_GetTick>
 80010ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010ec:	e00a      	b.n	8001104 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ee:	f7ff fbf3 	bl	80008d8 <HAL_GetTick>
 80010f2:	4602      	mov	r2, r0
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d901      	bls.n	8001104 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e151      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001104:	4b80      	ldr	r3, [pc, #512]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001106:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	2b00      	cmp	r3, #0
 8001110:	d1ed      	bne.n	80010ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001112:	7ffb      	ldrb	r3, [r7, #31]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d105      	bne.n	8001124 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001118:	4b7b      	ldr	r3, [pc, #492]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 800111a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800111c:	4a7a      	ldr	r2, [pc, #488]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 800111e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001122:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0320 	and.w	r3, r3, #32
 800112c:	2b00      	cmp	r3, #0
 800112e:	d03c      	beq.n	80011aa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001134:	2b00      	cmp	r3, #0
 8001136:	d01c      	beq.n	8001172 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001138:	4b73      	ldr	r3, [pc, #460]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 800113a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800113e:	4a72      	ldr	r2, [pc, #456]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001148:	f7ff fbc6 	bl	80008d8 <HAL_GetTick>
 800114c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001150:	f7ff fbc2 	bl	80008d8 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b02      	cmp	r3, #2
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e122      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001162:	4b69      	ldr	r3, [pc, #420]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001164:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001168:	f003 0302 	and.w	r3, r3, #2
 800116c:	2b00      	cmp	r3, #0
 800116e:	d0ef      	beq.n	8001150 <HAL_RCC_OscConfig+0x5cc>
 8001170:	e01b      	b.n	80011aa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001172:	4b65      	ldr	r3, [pc, #404]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001174:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001178:	4a63      	ldr	r2, [pc, #396]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 800117a:	f023 0301 	bic.w	r3, r3, #1
 800117e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001182:	f7ff fba9 	bl	80008d8 <HAL_GetTick>
 8001186:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800118a:	f7ff fba5 	bl	80008d8 <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e105      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800119c:	4b5a      	ldr	r3, [pc, #360]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 800119e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d1ef      	bne.n	800118a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f000 80f9 	beq.w	80013a6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	f040 80cf 	bne.w	800135c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80011be:	4b52      	ldr	r3, [pc, #328]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	f003 0203 	and.w	r2, r3, #3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d12c      	bne.n	800122c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011dc:	3b01      	subs	r3, #1
 80011de:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d123      	bne.n	800122c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011ee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d11b      	bne.n	800122c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011fe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001200:	429a      	cmp	r2, r3
 8001202:	d113      	bne.n	800122c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800120e:	085b      	lsrs	r3, r3, #1
 8001210:	3b01      	subs	r3, #1
 8001212:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001214:	429a      	cmp	r2, r3
 8001216:	d109      	bne.n	800122c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001222:	085b      	lsrs	r3, r3, #1
 8001224:	3b01      	subs	r3, #1
 8001226:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001228:	429a      	cmp	r2, r3
 800122a:	d071      	beq.n	8001310 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	2b0c      	cmp	r3, #12
 8001230:	d068      	beq.n	8001304 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001232:	4b35      	ldr	r3, [pc, #212]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d105      	bne.n	800124a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800123e:	4b32      	ldr	r3, [pc, #200]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e0ac      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800124e:	4b2e      	ldr	r3, [pc, #184]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a2d      	ldr	r2, [pc, #180]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001254:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001258:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800125a:	f7ff fb3d 	bl	80008d8 <HAL_GetTick>
 800125e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001260:	e008      	b.n	8001274 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001262:	f7ff fb39 	bl	80008d8 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d901      	bls.n	8001274 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e099      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001274:	4b24      	ldr	r3, [pc, #144]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d1f0      	bne.n	8001262 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001280:	4b21      	ldr	r3, [pc, #132]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 8001282:	68da      	ldr	r2, [r3, #12]
 8001284:	4b21      	ldr	r3, [pc, #132]	@ (800130c <HAL_RCC_OscConfig+0x788>)
 8001286:	4013      	ands	r3, r2
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001290:	3a01      	subs	r2, #1
 8001292:	0112      	lsls	r2, r2, #4
 8001294:	4311      	orrs	r1, r2
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800129a:	0212      	lsls	r2, r2, #8
 800129c:	4311      	orrs	r1, r2
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80012a2:	0852      	lsrs	r2, r2, #1
 80012a4:	3a01      	subs	r2, #1
 80012a6:	0552      	lsls	r2, r2, #21
 80012a8:	4311      	orrs	r1, r2
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80012ae:	0852      	lsrs	r2, r2, #1
 80012b0:	3a01      	subs	r2, #1
 80012b2:	0652      	lsls	r2, r2, #25
 80012b4:	4311      	orrs	r1, r2
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80012ba:	06d2      	lsls	r2, r2, #27
 80012bc:	430a      	orrs	r2, r1
 80012be:	4912      	ldr	r1, [pc, #72]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 80012c0:	4313      	orrs	r3, r2
 80012c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80012c4:	4b10      	ldr	r3, [pc, #64]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 80012ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80012d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 80012d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012dc:	f7ff fafc 	bl	80008d8 <HAL_GetTick>
 80012e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012e4:	f7ff faf8 	bl	80008d8 <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e058      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012f6:	4b04      	ldr	r3, [pc, #16]	@ (8001308 <HAL_RCC_OscConfig+0x784>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f0      	beq.n	80012e4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001302:	e050      	b.n	80013a6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e04f      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
 8001308:	40021000 	.word	0x40021000
 800130c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001310:	4b27      	ldr	r3, [pc, #156]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d144      	bne.n	80013a6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800131c:	4b24      	ldr	r3, [pc, #144]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a23      	ldr	r2, [pc, #140]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 8001322:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001326:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001328:	4b21      	ldr	r3, [pc, #132]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	4a20      	ldr	r2, [pc, #128]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 800132e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001332:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001334:	f7ff fad0 	bl	80008d8 <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800133c:	f7ff facc 	bl	80008d8 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e02c      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800134e:	4b18      	ldr	r3, [pc, #96]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f0      	beq.n	800133c <HAL_RCC_OscConfig+0x7b8>
 800135a:	e024      	b.n	80013a6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	2b0c      	cmp	r3, #12
 8001360:	d01f      	beq.n	80013a2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001362:	4b13      	ldr	r3, [pc, #76]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a12      	ldr	r2, [pc, #72]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 8001368:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800136c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800136e:	f7ff fab3 	bl	80008d8 <HAL_GetTick>
 8001372:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001374:	e008      	b.n	8001388 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001376:	f7ff faaf 	bl	80008d8 <HAL_GetTick>
 800137a:	4602      	mov	r2, r0
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	2b02      	cmp	r3, #2
 8001382:	d901      	bls.n	8001388 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001384:	2303      	movs	r3, #3
 8001386:	e00f      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001388:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1f0      	bne.n	8001376 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 8001396:	68da      	ldr	r2, [r3, #12]
 8001398:	4905      	ldr	r1, [pc, #20]	@ (80013b0 <HAL_RCC_OscConfig+0x82c>)
 800139a:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <HAL_RCC_OscConfig+0x830>)
 800139c:	4013      	ands	r3, r2
 800139e:	60cb      	str	r3, [r1, #12]
 80013a0:	e001      	b.n	80013a6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e000      	b.n	80013a8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80013a6:	2300      	movs	r3, #0
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3720      	adds	r7, #32
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40021000 	.word	0x40021000
 80013b4:	feeefffc 	.word	0xfeeefffc

080013b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e0e7      	b.n	800159c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013cc:	4b75      	ldr	r3, [pc, #468]	@ (80015a4 <HAL_RCC_ClockConfig+0x1ec>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 0307 	and.w	r3, r3, #7
 80013d4:	683a      	ldr	r2, [r7, #0]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d910      	bls.n	80013fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013da:	4b72      	ldr	r3, [pc, #456]	@ (80015a4 <HAL_RCC_ClockConfig+0x1ec>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f023 0207 	bic.w	r2, r3, #7
 80013e2:	4970      	ldr	r1, [pc, #448]	@ (80015a4 <HAL_RCC_ClockConfig+0x1ec>)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ea:	4b6e      	ldr	r3, [pc, #440]	@ (80015a4 <HAL_RCC_ClockConfig+0x1ec>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0307 	and.w	r3, r3, #7
 80013f2:	683a      	ldr	r2, [r7, #0]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d001      	beq.n	80013fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e0cf      	b.n	800159c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f003 0302 	and.w	r3, r3, #2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d010      	beq.n	800142a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689a      	ldr	r2, [r3, #8]
 800140c:	4b66      	ldr	r3, [pc, #408]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001414:	429a      	cmp	r2, r3
 8001416:	d908      	bls.n	800142a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001418:	4b63      	ldr	r3, [pc, #396]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	4960      	ldr	r1, [pc, #384]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001426:	4313      	orrs	r3, r2
 8001428:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	2b00      	cmp	r3, #0
 8001434:	d04c      	beq.n	80014d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	2b03      	cmp	r3, #3
 800143c:	d107      	bne.n	800144e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800143e:	4b5a      	ldr	r3, [pc, #360]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d121      	bne.n	800148e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e0a6      	b.n	800159c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	2b02      	cmp	r3, #2
 8001454:	d107      	bne.n	8001466 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001456:	4b54      	ldr	r3, [pc, #336]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d115      	bne.n	800148e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e09a      	b.n	800159c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d107      	bne.n	800147e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800146e:	4b4e      	ldr	r3, [pc, #312]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d109      	bne.n	800148e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e08e      	b.n	800159c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800147e:	4b4a      	ldr	r3, [pc, #296]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001486:	2b00      	cmp	r3, #0
 8001488:	d101      	bne.n	800148e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e086      	b.n	800159c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800148e:	4b46      	ldr	r3, [pc, #280]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	f023 0203 	bic.w	r2, r3, #3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	4943      	ldr	r1, [pc, #268]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 800149c:	4313      	orrs	r3, r2
 800149e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014a0:	f7ff fa1a 	bl	80008d8 <HAL_GetTick>
 80014a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014a6:	e00a      	b.n	80014be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014a8:	f7ff fa16 	bl	80008d8 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d901      	bls.n	80014be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80014ba:	2303      	movs	r3, #3
 80014bc:	e06e      	b.n	800159c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014be:	4b3a      	ldr	r3, [pc, #232]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f003 020c 	and.w	r2, r3, #12
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d1eb      	bne.n	80014a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0302 	and.w	r3, r3, #2
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d010      	beq.n	80014fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689a      	ldr	r2, [r3, #8]
 80014e0:	4b31      	ldr	r3, [pc, #196]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d208      	bcs.n	80014fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014ec:	4b2e      	ldr	r3, [pc, #184]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	492b      	ldr	r1, [pc, #172]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 80014fa:	4313      	orrs	r3, r2
 80014fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014fe:	4b29      	ldr	r3, [pc, #164]	@ (80015a4 <HAL_RCC_ClockConfig+0x1ec>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d210      	bcs.n	800152e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800150c:	4b25      	ldr	r3, [pc, #148]	@ (80015a4 <HAL_RCC_ClockConfig+0x1ec>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f023 0207 	bic.w	r2, r3, #7
 8001514:	4923      	ldr	r1, [pc, #140]	@ (80015a4 <HAL_RCC_ClockConfig+0x1ec>)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	4313      	orrs	r3, r2
 800151a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800151c:	4b21      	ldr	r3, [pc, #132]	@ (80015a4 <HAL_RCC_ClockConfig+0x1ec>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0307 	and.w	r3, r3, #7
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	429a      	cmp	r2, r3
 8001528:	d001      	beq.n	800152e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e036      	b.n	800159c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0304 	and.w	r3, r3, #4
 8001536:	2b00      	cmp	r3, #0
 8001538:	d008      	beq.n	800154c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800153a:	4b1b      	ldr	r3, [pc, #108]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	4918      	ldr	r1, [pc, #96]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001548:	4313      	orrs	r3, r2
 800154a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f003 0308 	and.w	r3, r3, #8
 8001554:	2b00      	cmp	r3, #0
 8001556:	d009      	beq.n	800156c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001558:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	691b      	ldr	r3, [r3, #16]
 8001564:	00db      	lsls	r3, r3, #3
 8001566:	4910      	ldr	r1, [pc, #64]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001568:	4313      	orrs	r3, r2
 800156a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800156c:	f000 f824 	bl	80015b8 <HAL_RCC_GetSysClockFreq>
 8001570:	4602      	mov	r2, r0
 8001572:	4b0d      	ldr	r3, [pc, #52]	@ (80015a8 <HAL_RCC_ClockConfig+0x1f0>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	091b      	lsrs	r3, r3, #4
 8001578:	f003 030f 	and.w	r3, r3, #15
 800157c:	490b      	ldr	r1, [pc, #44]	@ (80015ac <HAL_RCC_ClockConfig+0x1f4>)
 800157e:	5ccb      	ldrb	r3, [r1, r3]
 8001580:	f003 031f 	and.w	r3, r3, #31
 8001584:	fa22 f303 	lsr.w	r3, r2, r3
 8001588:	4a09      	ldr	r2, [pc, #36]	@ (80015b0 <HAL_RCC_ClockConfig+0x1f8>)
 800158a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800158c:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <HAL_RCC_ClockConfig+0x1fc>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff f951 	bl	8000838 <HAL_InitTick>
 8001596:	4603      	mov	r3, r0
 8001598:	72fb      	strb	r3, [r7, #11]

  return status;
 800159a:	7afb      	ldrb	r3, [r7, #11]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40022000 	.word	0x40022000
 80015a8:	40021000 	.word	0x40021000
 80015ac:	0800260c 	.word	0x0800260c
 80015b0:	20000000 	.word	0x20000000
 80015b4:	20000004 	.word	0x20000004

080015b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b089      	sub	sp, #36	@ 0x24
 80015bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
 80015c2:	2300      	movs	r3, #0
 80015c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015c6:	4b3e      	ldr	r3, [pc, #248]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f003 030c 	and.w	r3, r3, #12
 80015ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015d0:	4b3b      	ldr	r3, [pc, #236]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	f003 0303 	and.w	r3, r3, #3
 80015d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d005      	beq.n	80015ec <HAL_RCC_GetSysClockFreq+0x34>
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	2b0c      	cmp	r3, #12
 80015e4:	d121      	bne.n	800162a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d11e      	bne.n	800162a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80015ec:	4b34      	ldr	r3, [pc, #208]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f003 0308 	and.w	r3, r3, #8
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d107      	bne.n	8001608 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80015f8:	4b31      	ldr	r3, [pc, #196]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015fe:	0a1b      	lsrs	r3, r3, #8
 8001600:	f003 030f 	and.w	r3, r3, #15
 8001604:	61fb      	str	r3, [r7, #28]
 8001606:	e005      	b.n	8001614 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001608:	4b2d      	ldr	r3, [pc, #180]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	091b      	lsrs	r3, r3, #4
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001614:	4a2b      	ldr	r2, [pc, #172]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d10d      	bne.n	8001640 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001628:	e00a      	b.n	8001640 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	2b04      	cmp	r3, #4
 800162e:	d102      	bne.n	8001636 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001630:	4b25      	ldr	r3, [pc, #148]	@ (80016c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001632:	61bb      	str	r3, [r7, #24]
 8001634:	e004      	b.n	8001640 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	2b08      	cmp	r3, #8
 800163a:	d101      	bne.n	8001640 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800163c:	4b23      	ldr	r3, [pc, #140]	@ (80016cc <HAL_RCC_GetSysClockFreq+0x114>)
 800163e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	2b0c      	cmp	r3, #12
 8001644:	d134      	bne.n	80016b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001646:	4b1e      	ldr	r3, [pc, #120]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	f003 0303 	and.w	r3, r3, #3
 800164e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	2b02      	cmp	r3, #2
 8001654:	d003      	beq.n	800165e <HAL_RCC_GetSysClockFreq+0xa6>
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	2b03      	cmp	r3, #3
 800165a:	d003      	beq.n	8001664 <HAL_RCC_GetSysClockFreq+0xac>
 800165c:	e005      	b.n	800166a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800165e:	4b1a      	ldr	r3, [pc, #104]	@ (80016c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001660:	617b      	str	r3, [r7, #20]
      break;
 8001662:	e005      	b.n	8001670 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001664:	4b19      	ldr	r3, [pc, #100]	@ (80016cc <HAL_RCC_GetSysClockFreq+0x114>)
 8001666:	617b      	str	r3, [r7, #20]
      break;
 8001668:	e002      	b.n	8001670 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	617b      	str	r3, [r7, #20]
      break;
 800166e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001670:	4b13      	ldr	r3, [pc, #76]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	091b      	lsrs	r3, r3, #4
 8001676:	f003 0307 	and.w	r3, r3, #7
 800167a:	3301      	adds	r3, #1
 800167c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800167e:	4b10      	ldr	r3, [pc, #64]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	0a1b      	lsrs	r3, r3, #8
 8001684:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001688:	697a      	ldr	r2, [r7, #20]
 800168a:	fb03 f202 	mul.w	r2, r3, r2
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	fbb2 f3f3 	udiv	r3, r2, r3
 8001694:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001696:	4b0a      	ldr	r3, [pc, #40]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	0e5b      	lsrs	r3, r3, #25
 800169c:	f003 0303 	and.w	r3, r3, #3
 80016a0:	3301      	adds	r3, #1
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80016b0:	69bb      	ldr	r3, [r7, #24]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3724      	adds	r7, #36	@ 0x24
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	40021000 	.word	0x40021000
 80016c4:	0800261c 	.word	0x0800261c
 80016c8:	00f42400 	.word	0x00f42400
 80016cc:	007a1200 	.word	0x007a1200

080016d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80016d8:	2300      	movs	r3, #0
 80016da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80016dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d003      	beq.n	80016f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80016e8:	f7ff f9e8 	bl	8000abc <HAL_PWREx_GetVoltageRange>
 80016ec:	6178      	str	r0, [r7, #20]
 80016ee:	e014      	b.n	800171a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80016f0:	4b25      	ldr	r3, [pc, #148]	@ (8001788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f4:	4a24      	ldr	r2, [pc, #144]	@ (8001788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80016fc:	4b22      	ldr	r3, [pc, #136]	@ (8001788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001700:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001704:	60fb      	str	r3, [r7, #12]
 8001706:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001708:	f7ff f9d8 	bl	8000abc <HAL_PWREx_GetVoltageRange>
 800170c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800170e:	4b1e      	ldr	r3, [pc, #120]	@ (8001788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001712:	4a1d      	ldr	r2, [pc, #116]	@ (8001788 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001714:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001718:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001720:	d10b      	bne.n	800173a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2b80      	cmp	r3, #128	@ 0x80
 8001726:	d919      	bls.n	800175c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2ba0      	cmp	r3, #160	@ 0xa0
 800172c:	d902      	bls.n	8001734 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800172e:	2302      	movs	r3, #2
 8001730:	613b      	str	r3, [r7, #16]
 8001732:	e013      	b.n	800175c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001734:	2301      	movs	r3, #1
 8001736:	613b      	str	r3, [r7, #16]
 8001738:	e010      	b.n	800175c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2b80      	cmp	r3, #128	@ 0x80
 800173e:	d902      	bls.n	8001746 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001740:	2303      	movs	r3, #3
 8001742:	613b      	str	r3, [r7, #16]
 8001744:	e00a      	b.n	800175c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2b80      	cmp	r3, #128	@ 0x80
 800174a:	d102      	bne.n	8001752 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800174c:	2302      	movs	r3, #2
 800174e:	613b      	str	r3, [r7, #16]
 8001750:	e004      	b.n	800175c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b70      	cmp	r3, #112	@ 0x70
 8001756:	d101      	bne.n	800175c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001758:	2301      	movs	r3, #1
 800175a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800175c:	4b0b      	ldr	r3, [pc, #44]	@ (800178c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f023 0207 	bic.w	r2, r3, #7
 8001764:	4909      	ldr	r1, [pc, #36]	@ (800178c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	4313      	orrs	r3, r2
 800176a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800176c:	4b07      	ldr	r3, [pc, #28]	@ (800178c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	693a      	ldr	r2, [r7, #16]
 8001776:	429a      	cmp	r2, r3
 8001778:	d001      	beq.n	800177e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e000      	b.n	8001780 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800177e:	2300      	movs	r3, #0
}
 8001780:	4618      	mov	r0, r3
 8001782:	3718      	adds	r7, #24
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40021000 	.word	0x40021000
 800178c:	40022000 	.word	0x40022000

08001790 <std>:
 8001790:	2300      	movs	r3, #0
 8001792:	b510      	push	{r4, lr}
 8001794:	4604      	mov	r4, r0
 8001796:	e9c0 3300 	strd	r3, r3, [r0]
 800179a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800179e:	6083      	str	r3, [r0, #8]
 80017a0:	8181      	strh	r1, [r0, #12]
 80017a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80017a4:	81c2      	strh	r2, [r0, #14]
 80017a6:	6183      	str	r3, [r0, #24]
 80017a8:	4619      	mov	r1, r3
 80017aa:	2208      	movs	r2, #8
 80017ac:	305c      	adds	r0, #92	@ 0x5c
 80017ae:	f000 f8c3 	bl	8001938 <memset>
 80017b2:	4b0d      	ldr	r3, [pc, #52]	@ (80017e8 <std+0x58>)
 80017b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80017b6:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <std+0x5c>)
 80017b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80017ba:	4b0d      	ldr	r3, [pc, #52]	@ (80017f0 <std+0x60>)
 80017bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80017be:	4b0d      	ldr	r3, [pc, #52]	@ (80017f4 <std+0x64>)
 80017c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80017c2:	4b0d      	ldr	r3, [pc, #52]	@ (80017f8 <std+0x68>)
 80017c4:	6224      	str	r4, [r4, #32]
 80017c6:	429c      	cmp	r4, r3
 80017c8:	d006      	beq.n	80017d8 <std+0x48>
 80017ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80017ce:	4294      	cmp	r4, r2
 80017d0:	d002      	beq.n	80017d8 <std+0x48>
 80017d2:	33d0      	adds	r3, #208	@ 0xd0
 80017d4:	429c      	cmp	r4, r3
 80017d6:	d105      	bne.n	80017e4 <std+0x54>
 80017d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80017dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017e0:	f000 b8dc 	b.w	800199c <__retarget_lock_init_recursive>
 80017e4:	bd10      	pop	{r4, pc}
 80017e6:	bf00      	nop
 80017e8:	080021f5 	.word	0x080021f5
 80017ec:	08002217 	.word	0x08002217
 80017f0:	0800224f 	.word	0x0800224f
 80017f4:	08002273 	.word	0x08002273
 80017f8:	2000008c 	.word	0x2000008c

080017fc <stdio_exit_handler>:
 80017fc:	4a02      	ldr	r2, [pc, #8]	@ (8001808 <stdio_exit_handler+0xc>)
 80017fe:	4903      	ldr	r1, [pc, #12]	@ (800180c <stdio_exit_handler+0x10>)
 8001800:	4803      	ldr	r0, [pc, #12]	@ (8001810 <stdio_exit_handler+0x14>)
 8001802:	f000 b869 	b.w	80018d8 <_fwalk_sglue>
 8001806:	bf00      	nop
 8001808:	2000000c 	.word	0x2000000c
 800180c:	0800218d 	.word	0x0800218d
 8001810:	2000001c 	.word	0x2000001c

08001814 <cleanup_stdio>:
 8001814:	6841      	ldr	r1, [r0, #4]
 8001816:	4b0c      	ldr	r3, [pc, #48]	@ (8001848 <cleanup_stdio+0x34>)
 8001818:	4299      	cmp	r1, r3
 800181a:	b510      	push	{r4, lr}
 800181c:	4604      	mov	r4, r0
 800181e:	d001      	beq.n	8001824 <cleanup_stdio+0x10>
 8001820:	f000 fcb4 	bl	800218c <_fflush_r>
 8001824:	68a1      	ldr	r1, [r4, #8]
 8001826:	4b09      	ldr	r3, [pc, #36]	@ (800184c <cleanup_stdio+0x38>)
 8001828:	4299      	cmp	r1, r3
 800182a:	d002      	beq.n	8001832 <cleanup_stdio+0x1e>
 800182c:	4620      	mov	r0, r4
 800182e:	f000 fcad 	bl	800218c <_fflush_r>
 8001832:	68e1      	ldr	r1, [r4, #12]
 8001834:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <cleanup_stdio+0x3c>)
 8001836:	4299      	cmp	r1, r3
 8001838:	d004      	beq.n	8001844 <cleanup_stdio+0x30>
 800183a:	4620      	mov	r0, r4
 800183c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001840:	f000 bca4 	b.w	800218c <_fflush_r>
 8001844:	bd10      	pop	{r4, pc}
 8001846:	bf00      	nop
 8001848:	2000008c 	.word	0x2000008c
 800184c:	200000f4 	.word	0x200000f4
 8001850:	2000015c 	.word	0x2000015c

08001854 <global_stdio_init.part.0>:
 8001854:	b510      	push	{r4, lr}
 8001856:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <global_stdio_init.part.0+0x30>)
 8001858:	4c0b      	ldr	r4, [pc, #44]	@ (8001888 <global_stdio_init.part.0+0x34>)
 800185a:	4a0c      	ldr	r2, [pc, #48]	@ (800188c <global_stdio_init.part.0+0x38>)
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	4620      	mov	r0, r4
 8001860:	2200      	movs	r2, #0
 8001862:	2104      	movs	r1, #4
 8001864:	f7ff ff94 	bl	8001790 <std>
 8001868:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800186c:	2201      	movs	r2, #1
 800186e:	2109      	movs	r1, #9
 8001870:	f7ff ff8e 	bl	8001790 <std>
 8001874:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001878:	2202      	movs	r2, #2
 800187a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800187e:	2112      	movs	r1, #18
 8001880:	f7ff bf86 	b.w	8001790 <std>
 8001884:	200001c4 	.word	0x200001c4
 8001888:	2000008c 	.word	0x2000008c
 800188c:	080017fd 	.word	0x080017fd

08001890 <__sfp_lock_acquire>:
 8001890:	4801      	ldr	r0, [pc, #4]	@ (8001898 <__sfp_lock_acquire+0x8>)
 8001892:	f000 b884 	b.w	800199e <__retarget_lock_acquire_recursive>
 8001896:	bf00      	nop
 8001898:	200001c9 	.word	0x200001c9

0800189c <__sfp_lock_release>:
 800189c:	4801      	ldr	r0, [pc, #4]	@ (80018a4 <__sfp_lock_release+0x8>)
 800189e:	f000 b87f 	b.w	80019a0 <__retarget_lock_release_recursive>
 80018a2:	bf00      	nop
 80018a4:	200001c9 	.word	0x200001c9

080018a8 <__sinit>:
 80018a8:	b510      	push	{r4, lr}
 80018aa:	4604      	mov	r4, r0
 80018ac:	f7ff fff0 	bl	8001890 <__sfp_lock_acquire>
 80018b0:	6a23      	ldr	r3, [r4, #32]
 80018b2:	b11b      	cbz	r3, 80018bc <__sinit+0x14>
 80018b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018b8:	f7ff bff0 	b.w	800189c <__sfp_lock_release>
 80018bc:	4b04      	ldr	r3, [pc, #16]	@ (80018d0 <__sinit+0x28>)
 80018be:	6223      	str	r3, [r4, #32]
 80018c0:	4b04      	ldr	r3, [pc, #16]	@ (80018d4 <__sinit+0x2c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d1f5      	bne.n	80018b4 <__sinit+0xc>
 80018c8:	f7ff ffc4 	bl	8001854 <global_stdio_init.part.0>
 80018cc:	e7f2      	b.n	80018b4 <__sinit+0xc>
 80018ce:	bf00      	nop
 80018d0:	08001815 	.word	0x08001815
 80018d4:	200001c4 	.word	0x200001c4

080018d8 <_fwalk_sglue>:
 80018d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80018dc:	4607      	mov	r7, r0
 80018de:	4688      	mov	r8, r1
 80018e0:	4614      	mov	r4, r2
 80018e2:	2600      	movs	r6, #0
 80018e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80018e8:	f1b9 0901 	subs.w	r9, r9, #1
 80018ec:	d505      	bpl.n	80018fa <_fwalk_sglue+0x22>
 80018ee:	6824      	ldr	r4, [r4, #0]
 80018f0:	2c00      	cmp	r4, #0
 80018f2:	d1f7      	bne.n	80018e4 <_fwalk_sglue+0xc>
 80018f4:	4630      	mov	r0, r6
 80018f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80018fa:	89ab      	ldrh	r3, [r5, #12]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d907      	bls.n	8001910 <_fwalk_sglue+0x38>
 8001900:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001904:	3301      	adds	r3, #1
 8001906:	d003      	beq.n	8001910 <_fwalk_sglue+0x38>
 8001908:	4629      	mov	r1, r5
 800190a:	4638      	mov	r0, r7
 800190c:	47c0      	blx	r8
 800190e:	4306      	orrs	r6, r0
 8001910:	3568      	adds	r5, #104	@ 0x68
 8001912:	e7e9      	b.n	80018e8 <_fwalk_sglue+0x10>

08001914 <iprintf>:
 8001914:	b40f      	push	{r0, r1, r2, r3}
 8001916:	b507      	push	{r0, r1, r2, lr}
 8001918:	4906      	ldr	r1, [pc, #24]	@ (8001934 <iprintf+0x20>)
 800191a:	ab04      	add	r3, sp, #16
 800191c:	6808      	ldr	r0, [r1, #0]
 800191e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001922:	6881      	ldr	r1, [r0, #8]
 8001924:	9301      	str	r3, [sp, #4]
 8001926:	f000 f865 	bl	80019f4 <_vfiprintf_r>
 800192a:	b003      	add	sp, #12
 800192c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001930:	b004      	add	sp, #16
 8001932:	4770      	bx	lr
 8001934:	20000018 	.word	0x20000018

08001938 <memset>:
 8001938:	4402      	add	r2, r0
 800193a:	4603      	mov	r3, r0
 800193c:	4293      	cmp	r3, r2
 800193e:	d100      	bne.n	8001942 <memset+0xa>
 8001940:	4770      	bx	lr
 8001942:	f803 1b01 	strb.w	r1, [r3], #1
 8001946:	e7f9      	b.n	800193c <memset+0x4>

08001948 <__errno>:
 8001948:	4b01      	ldr	r3, [pc, #4]	@ (8001950 <__errno+0x8>)
 800194a:	6818      	ldr	r0, [r3, #0]
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20000018 	.word	0x20000018

08001954 <__libc_init_array>:
 8001954:	b570      	push	{r4, r5, r6, lr}
 8001956:	4d0d      	ldr	r5, [pc, #52]	@ (800198c <__libc_init_array+0x38>)
 8001958:	4c0d      	ldr	r4, [pc, #52]	@ (8001990 <__libc_init_array+0x3c>)
 800195a:	1b64      	subs	r4, r4, r5
 800195c:	10a4      	asrs	r4, r4, #2
 800195e:	2600      	movs	r6, #0
 8001960:	42a6      	cmp	r6, r4
 8001962:	d109      	bne.n	8001978 <__libc_init_array+0x24>
 8001964:	4d0b      	ldr	r5, [pc, #44]	@ (8001994 <__libc_init_array+0x40>)
 8001966:	4c0c      	ldr	r4, [pc, #48]	@ (8001998 <__libc_init_array+0x44>)
 8001968:	f000 fe40 	bl	80025ec <_init>
 800196c:	1b64      	subs	r4, r4, r5
 800196e:	10a4      	asrs	r4, r4, #2
 8001970:	2600      	movs	r6, #0
 8001972:	42a6      	cmp	r6, r4
 8001974:	d105      	bne.n	8001982 <__libc_init_array+0x2e>
 8001976:	bd70      	pop	{r4, r5, r6, pc}
 8001978:	f855 3b04 	ldr.w	r3, [r5], #4
 800197c:	4798      	blx	r3
 800197e:	3601      	adds	r6, #1
 8001980:	e7ee      	b.n	8001960 <__libc_init_array+0xc>
 8001982:	f855 3b04 	ldr.w	r3, [r5], #4
 8001986:	4798      	blx	r3
 8001988:	3601      	adds	r6, #1
 800198a:	e7f2      	b.n	8001972 <__libc_init_array+0x1e>
 800198c:	08002688 	.word	0x08002688
 8001990:	08002688 	.word	0x08002688
 8001994:	08002688 	.word	0x08002688
 8001998:	0800268c 	.word	0x0800268c

0800199c <__retarget_lock_init_recursive>:
 800199c:	4770      	bx	lr

0800199e <__retarget_lock_acquire_recursive>:
 800199e:	4770      	bx	lr

080019a0 <__retarget_lock_release_recursive>:
 80019a0:	4770      	bx	lr

080019a2 <__sfputc_r>:
 80019a2:	6893      	ldr	r3, [r2, #8]
 80019a4:	3b01      	subs	r3, #1
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	b410      	push	{r4}
 80019aa:	6093      	str	r3, [r2, #8]
 80019ac:	da08      	bge.n	80019c0 <__sfputc_r+0x1e>
 80019ae:	6994      	ldr	r4, [r2, #24]
 80019b0:	42a3      	cmp	r3, r4
 80019b2:	db01      	blt.n	80019b8 <__sfputc_r+0x16>
 80019b4:	290a      	cmp	r1, #10
 80019b6:	d103      	bne.n	80019c0 <__sfputc_r+0x1e>
 80019b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80019bc:	f000 bc5d 	b.w	800227a <__swbuf_r>
 80019c0:	6813      	ldr	r3, [r2, #0]
 80019c2:	1c58      	adds	r0, r3, #1
 80019c4:	6010      	str	r0, [r2, #0]
 80019c6:	7019      	strb	r1, [r3, #0]
 80019c8:	4608      	mov	r0, r1
 80019ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <__sfputs_r>:
 80019d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019d2:	4606      	mov	r6, r0
 80019d4:	460f      	mov	r7, r1
 80019d6:	4614      	mov	r4, r2
 80019d8:	18d5      	adds	r5, r2, r3
 80019da:	42ac      	cmp	r4, r5
 80019dc:	d101      	bne.n	80019e2 <__sfputs_r+0x12>
 80019de:	2000      	movs	r0, #0
 80019e0:	e007      	b.n	80019f2 <__sfputs_r+0x22>
 80019e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80019e6:	463a      	mov	r2, r7
 80019e8:	4630      	mov	r0, r6
 80019ea:	f7ff ffda 	bl	80019a2 <__sfputc_r>
 80019ee:	1c43      	adds	r3, r0, #1
 80019f0:	d1f3      	bne.n	80019da <__sfputs_r+0xa>
 80019f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080019f4 <_vfiprintf_r>:
 80019f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019f8:	460d      	mov	r5, r1
 80019fa:	b09d      	sub	sp, #116	@ 0x74
 80019fc:	4614      	mov	r4, r2
 80019fe:	4698      	mov	r8, r3
 8001a00:	4606      	mov	r6, r0
 8001a02:	b118      	cbz	r0, 8001a0c <_vfiprintf_r+0x18>
 8001a04:	6a03      	ldr	r3, [r0, #32]
 8001a06:	b90b      	cbnz	r3, 8001a0c <_vfiprintf_r+0x18>
 8001a08:	f7ff ff4e 	bl	80018a8 <__sinit>
 8001a0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001a0e:	07d9      	lsls	r1, r3, #31
 8001a10:	d405      	bmi.n	8001a1e <_vfiprintf_r+0x2a>
 8001a12:	89ab      	ldrh	r3, [r5, #12]
 8001a14:	059a      	lsls	r2, r3, #22
 8001a16:	d402      	bmi.n	8001a1e <_vfiprintf_r+0x2a>
 8001a18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001a1a:	f7ff ffc0 	bl	800199e <__retarget_lock_acquire_recursive>
 8001a1e:	89ab      	ldrh	r3, [r5, #12]
 8001a20:	071b      	lsls	r3, r3, #28
 8001a22:	d501      	bpl.n	8001a28 <_vfiprintf_r+0x34>
 8001a24:	692b      	ldr	r3, [r5, #16]
 8001a26:	b99b      	cbnz	r3, 8001a50 <_vfiprintf_r+0x5c>
 8001a28:	4629      	mov	r1, r5
 8001a2a:	4630      	mov	r0, r6
 8001a2c:	f000 fc64 	bl	80022f8 <__swsetup_r>
 8001a30:	b170      	cbz	r0, 8001a50 <_vfiprintf_r+0x5c>
 8001a32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001a34:	07dc      	lsls	r4, r3, #31
 8001a36:	d504      	bpl.n	8001a42 <_vfiprintf_r+0x4e>
 8001a38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a3c:	b01d      	add	sp, #116	@ 0x74
 8001a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a42:	89ab      	ldrh	r3, [r5, #12]
 8001a44:	0598      	lsls	r0, r3, #22
 8001a46:	d4f7      	bmi.n	8001a38 <_vfiprintf_r+0x44>
 8001a48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001a4a:	f7ff ffa9 	bl	80019a0 <__retarget_lock_release_recursive>
 8001a4e:	e7f3      	b.n	8001a38 <_vfiprintf_r+0x44>
 8001a50:	2300      	movs	r3, #0
 8001a52:	9309      	str	r3, [sp, #36]	@ 0x24
 8001a54:	2320      	movs	r3, #32
 8001a56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001a5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8001a5e:	2330      	movs	r3, #48	@ 0x30
 8001a60:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001c10 <_vfiprintf_r+0x21c>
 8001a64:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001a68:	f04f 0901 	mov.w	r9, #1
 8001a6c:	4623      	mov	r3, r4
 8001a6e:	469a      	mov	sl, r3
 8001a70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001a74:	b10a      	cbz	r2, 8001a7a <_vfiprintf_r+0x86>
 8001a76:	2a25      	cmp	r2, #37	@ 0x25
 8001a78:	d1f9      	bne.n	8001a6e <_vfiprintf_r+0x7a>
 8001a7a:	ebba 0b04 	subs.w	fp, sl, r4
 8001a7e:	d00b      	beq.n	8001a98 <_vfiprintf_r+0xa4>
 8001a80:	465b      	mov	r3, fp
 8001a82:	4622      	mov	r2, r4
 8001a84:	4629      	mov	r1, r5
 8001a86:	4630      	mov	r0, r6
 8001a88:	f7ff ffa2 	bl	80019d0 <__sfputs_r>
 8001a8c:	3001      	adds	r0, #1
 8001a8e:	f000 80a7 	beq.w	8001be0 <_vfiprintf_r+0x1ec>
 8001a92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001a94:	445a      	add	r2, fp
 8001a96:	9209      	str	r2, [sp, #36]	@ 0x24
 8001a98:	f89a 3000 	ldrb.w	r3, [sl]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	f000 809f 	beq.w	8001be0 <_vfiprintf_r+0x1ec>
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001aa8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001aac:	f10a 0a01 	add.w	sl, sl, #1
 8001ab0:	9304      	str	r3, [sp, #16]
 8001ab2:	9307      	str	r3, [sp, #28]
 8001ab4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001ab8:	931a      	str	r3, [sp, #104]	@ 0x68
 8001aba:	4654      	mov	r4, sl
 8001abc:	2205      	movs	r2, #5
 8001abe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ac2:	4853      	ldr	r0, [pc, #332]	@ (8001c10 <_vfiprintf_r+0x21c>)
 8001ac4:	f7fe fb94 	bl	80001f0 <memchr>
 8001ac8:	9a04      	ldr	r2, [sp, #16]
 8001aca:	b9d8      	cbnz	r0, 8001b04 <_vfiprintf_r+0x110>
 8001acc:	06d1      	lsls	r1, r2, #27
 8001ace:	bf44      	itt	mi
 8001ad0:	2320      	movmi	r3, #32
 8001ad2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ad6:	0713      	lsls	r3, r2, #28
 8001ad8:	bf44      	itt	mi
 8001ada:	232b      	movmi	r3, #43	@ 0x2b
 8001adc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001ae0:	f89a 3000 	ldrb.w	r3, [sl]
 8001ae4:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ae6:	d015      	beq.n	8001b14 <_vfiprintf_r+0x120>
 8001ae8:	9a07      	ldr	r2, [sp, #28]
 8001aea:	4654      	mov	r4, sl
 8001aec:	2000      	movs	r0, #0
 8001aee:	f04f 0c0a 	mov.w	ip, #10
 8001af2:	4621      	mov	r1, r4
 8001af4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001af8:	3b30      	subs	r3, #48	@ 0x30
 8001afa:	2b09      	cmp	r3, #9
 8001afc:	d94b      	bls.n	8001b96 <_vfiprintf_r+0x1a2>
 8001afe:	b1b0      	cbz	r0, 8001b2e <_vfiprintf_r+0x13a>
 8001b00:	9207      	str	r2, [sp, #28]
 8001b02:	e014      	b.n	8001b2e <_vfiprintf_r+0x13a>
 8001b04:	eba0 0308 	sub.w	r3, r0, r8
 8001b08:	fa09 f303 	lsl.w	r3, r9, r3
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	9304      	str	r3, [sp, #16]
 8001b10:	46a2      	mov	sl, r4
 8001b12:	e7d2      	b.n	8001aba <_vfiprintf_r+0xc6>
 8001b14:	9b03      	ldr	r3, [sp, #12]
 8001b16:	1d19      	adds	r1, r3, #4
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	9103      	str	r1, [sp, #12]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	bfbb      	ittet	lt
 8001b20:	425b      	neglt	r3, r3
 8001b22:	f042 0202 	orrlt.w	r2, r2, #2
 8001b26:	9307      	strge	r3, [sp, #28]
 8001b28:	9307      	strlt	r3, [sp, #28]
 8001b2a:	bfb8      	it	lt
 8001b2c:	9204      	strlt	r2, [sp, #16]
 8001b2e:	7823      	ldrb	r3, [r4, #0]
 8001b30:	2b2e      	cmp	r3, #46	@ 0x2e
 8001b32:	d10a      	bne.n	8001b4a <_vfiprintf_r+0x156>
 8001b34:	7863      	ldrb	r3, [r4, #1]
 8001b36:	2b2a      	cmp	r3, #42	@ 0x2a
 8001b38:	d132      	bne.n	8001ba0 <_vfiprintf_r+0x1ac>
 8001b3a:	9b03      	ldr	r3, [sp, #12]
 8001b3c:	1d1a      	adds	r2, r3, #4
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	9203      	str	r2, [sp, #12]
 8001b42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001b46:	3402      	adds	r4, #2
 8001b48:	9305      	str	r3, [sp, #20]
 8001b4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001c20 <_vfiprintf_r+0x22c>
 8001b4e:	7821      	ldrb	r1, [r4, #0]
 8001b50:	2203      	movs	r2, #3
 8001b52:	4650      	mov	r0, sl
 8001b54:	f7fe fb4c 	bl	80001f0 <memchr>
 8001b58:	b138      	cbz	r0, 8001b6a <_vfiprintf_r+0x176>
 8001b5a:	9b04      	ldr	r3, [sp, #16]
 8001b5c:	eba0 000a 	sub.w	r0, r0, sl
 8001b60:	2240      	movs	r2, #64	@ 0x40
 8001b62:	4082      	lsls	r2, r0
 8001b64:	4313      	orrs	r3, r2
 8001b66:	3401      	adds	r4, #1
 8001b68:	9304      	str	r3, [sp, #16]
 8001b6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001b6e:	4829      	ldr	r0, [pc, #164]	@ (8001c14 <_vfiprintf_r+0x220>)
 8001b70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001b74:	2206      	movs	r2, #6
 8001b76:	f7fe fb3b 	bl	80001f0 <memchr>
 8001b7a:	2800      	cmp	r0, #0
 8001b7c:	d03f      	beq.n	8001bfe <_vfiprintf_r+0x20a>
 8001b7e:	4b26      	ldr	r3, [pc, #152]	@ (8001c18 <_vfiprintf_r+0x224>)
 8001b80:	bb1b      	cbnz	r3, 8001bca <_vfiprintf_r+0x1d6>
 8001b82:	9b03      	ldr	r3, [sp, #12]
 8001b84:	3307      	adds	r3, #7
 8001b86:	f023 0307 	bic.w	r3, r3, #7
 8001b8a:	3308      	adds	r3, #8
 8001b8c:	9303      	str	r3, [sp, #12]
 8001b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001b90:	443b      	add	r3, r7
 8001b92:	9309      	str	r3, [sp, #36]	@ 0x24
 8001b94:	e76a      	b.n	8001a6c <_vfiprintf_r+0x78>
 8001b96:	fb0c 3202 	mla	r2, ip, r2, r3
 8001b9a:	460c      	mov	r4, r1
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	e7a8      	b.n	8001af2 <_vfiprintf_r+0xfe>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	3401      	adds	r4, #1
 8001ba4:	9305      	str	r3, [sp, #20]
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f04f 0c0a 	mov.w	ip, #10
 8001bac:	4620      	mov	r0, r4
 8001bae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001bb2:	3a30      	subs	r2, #48	@ 0x30
 8001bb4:	2a09      	cmp	r2, #9
 8001bb6:	d903      	bls.n	8001bc0 <_vfiprintf_r+0x1cc>
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d0c6      	beq.n	8001b4a <_vfiprintf_r+0x156>
 8001bbc:	9105      	str	r1, [sp, #20]
 8001bbe:	e7c4      	b.n	8001b4a <_vfiprintf_r+0x156>
 8001bc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8001bc4:	4604      	mov	r4, r0
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e7f0      	b.n	8001bac <_vfiprintf_r+0x1b8>
 8001bca:	ab03      	add	r3, sp, #12
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	462a      	mov	r2, r5
 8001bd0:	4b12      	ldr	r3, [pc, #72]	@ (8001c1c <_vfiprintf_r+0x228>)
 8001bd2:	a904      	add	r1, sp, #16
 8001bd4:	4630      	mov	r0, r6
 8001bd6:	f3af 8000 	nop.w
 8001bda:	4607      	mov	r7, r0
 8001bdc:	1c78      	adds	r0, r7, #1
 8001bde:	d1d6      	bne.n	8001b8e <_vfiprintf_r+0x19a>
 8001be0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001be2:	07d9      	lsls	r1, r3, #31
 8001be4:	d405      	bmi.n	8001bf2 <_vfiprintf_r+0x1fe>
 8001be6:	89ab      	ldrh	r3, [r5, #12]
 8001be8:	059a      	lsls	r2, r3, #22
 8001bea:	d402      	bmi.n	8001bf2 <_vfiprintf_r+0x1fe>
 8001bec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001bee:	f7ff fed7 	bl	80019a0 <__retarget_lock_release_recursive>
 8001bf2:	89ab      	ldrh	r3, [r5, #12]
 8001bf4:	065b      	lsls	r3, r3, #25
 8001bf6:	f53f af1f 	bmi.w	8001a38 <_vfiprintf_r+0x44>
 8001bfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001bfc:	e71e      	b.n	8001a3c <_vfiprintf_r+0x48>
 8001bfe:	ab03      	add	r3, sp, #12
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	462a      	mov	r2, r5
 8001c04:	4b05      	ldr	r3, [pc, #20]	@ (8001c1c <_vfiprintf_r+0x228>)
 8001c06:	a904      	add	r1, sp, #16
 8001c08:	4630      	mov	r0, r6
 8001c0a:	f000 f91b 	bl	8001e44 <_printf_i>
 8001c0e:	e7e4      	b.n	8001bda <_vfiprintf_r+0x1e6>
 8001c10:	0800264c 	.word	0x0800264c
 8001c14:	08002656 	.word	0x08002656
 8001c18:	00000000 	.word	0x00000000
 8001c1c:	080019d1 	.word	0x080019d1
 8001c20:	08002652 	.word	0x08002652

08001c24 <sbrk_aligned>:
 8001c24:	b570      	push	{r4, r5, r6, lr}
 8001c26:	4e0f      	ldr	r6, [pc, #60]	@ (8001c64 <sbrk_aligned+0x40>)
 8001c28:	460c      	mov	r4, r1
 8001c2a:	6831      	ldr	r1, [r6, #0]
 8001c2c:	4605      	mov	r5, r0
 8001c2e:	b911      	cbnz	r1, 8001c36 <sbrk_aligned+0x12>
 8001c30:	f000 fc70 	bl	8002514 <_sbrk_r>
 8001c34:	6030      	str	r0, [r6, #0]
 8001c36:	4621      	mov	r1, r4
 8001c38:	4628      	mov	r0, r5
 8001c3a:	f000 fc6b 	bl	8002514 <_sbrk_r>
 8001c3e:	1c43      	adds	r3, r0, #1
 8001c40:	d103      	bne.n	8001c4a <sbrk_aligned+0x26>
 8001c42:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001c46:	4620      	mov	r0, r4
 8001c48:	bd70      	pop	{r4, r5, r6, pc}
 8001c4a:	1cc4      	adds	r4, r0, #3
 8001c4c:	f024 0403 	bic.w	r4, r4, #3
 8001c50:	42a0      	cmp	r0, r4
 8001c52:	d0f8      	beq.n	8001c46 <sbrk_aligned+0x22>
 8001c54:	1a21      	subs	r1, r4, r0
 8001c56:	4628      	mov	r0, r5
 8001c58:	f000 fc5c 	bl	8002514 <_sbrk_r>
 8001c5c:	3001      	adds	r0, #1
 8001c5e:	d1f2      	bne.n	8001c46 <sbrk_aligned+0x22>
 8001c60:	e7ef      	b.n	8001c42 <sbrk_aligned+0x1e>
 8001c62:	bf00      	nop
 8001c64:	200001cc 	.word	0x200001cc

08001c68 <_malloc_r>:
 8001c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c6c:	1ccd      	adds	r5, r1, #3
 8001c6e:	f025 0503 	bic.w	r5, r5, #3
 8001c72:	3508      	adds	r5, #8
 8001c74:	2d0c      	cmp	r5, #12
 8001c76:	bf38      	it	cc
 8001c78:	250c      	movcc	r5, #12
 8001c7a:	2d00      	cmp	r5, #0
 8001c7c:	4606      	mov	r6, r0
 8001c7e:	db01      	blt.n	8001c84 <_malloc_r+0x1c>
 8001c80:	42a9      	cmp	r1, r5
 8001c82:	d904      	bls.n	8001c8e <_malloc_r+0x26>
 8001c84:	230c      	movs	r3, #12
 8001c86:	6033      	str	r3, [r6, #0]
 8001c88:	2000      	movs	r0, #0
 8001c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001d64 <_malloc_r+0xfc>
 8001c92:	f000 faa3 	bl	80021dc <__malloc_lock>
 8001c96:	f8d8 3000 	ldr.w	r3, [r8]
 8001c9a:	461c      	mov	r4, r3
 8001c9c:	bb44      	cbnz	r4, 8001cf0 <_malloc_r+0x88>
 8001c9e:	4629      	mov	r1, r5
 8001ca0:	4630      	mov	r0, r6
 8001ca2:	f7ff ffbf 	bl	8001c24 <sbrk_aligned>
 8001ca6:	1c43      	adds	r3, r0, #1
 8001ca8:	4604      	mov	r4, r0
 8001caa:	d158      	bne.n	8001d5e <_malloc_r+0xf6>
 8001cac:	f8d8 4000 	ldr.w	r4, [r8]
 8001cb0:	4627      	mov	r7, r4
 8001cb2:	2f00      	cmp	r7, #0
 8001cb4:	d143      	bne.n	8001d3e <_malloc_r+0xd6>
 8001cb6:	2c00      	cmp	r4, #0
 8001cb8:	d04b      	beq.n	8001d52 <_malloc_r+0xea>
 8001cba:	6823      	ldr	r3, [r4, #0]
 8001cbc:	4639      	mov	r1, r7
 8001cbe:	4630      	mov	r0, r6
 8001cc0:	eb04 0903 	add.w	r9, r4, r3
 8001cc4:	f000 fc26 	bl	8002514 <_sbrk_r>
 8001cc8:	4581      	cmp	r9, r0
 8001cca:	d142      	bne.n	8001d52 <_malloc_r+0xea>
 8001ccc:	6821      	ldr	r1, [r4, #0]
 8001cce:	1a6d      	subs	r5, r5, r1
 8001cd0:	4629      	mov	r1, r5
 8001cd2:	4630      	mov	r0, r6
 8001cd4:	f7ff ffa6 	bl	8001c24 <sbrk_aligned>
 8001cd8:	3001      	adds	r0, #1
 8001cda:	d03a      	beq.n	8001d52 <_malloc_r+0xea>
 8001cdc:	6823      	ldr	r3, [r4, #0]
 8001cde:	442b      	add	r3, r5
 8001ce0:	6023      	str	r3, [r4, #0]
 8001ce2:	f8d8 3000 	ldr.w	r3, [r8]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	bb62      	cbnz	r2, 8001d44 <_malloc_r+0xdc>
 8001cea:	f8c8 7000 	str.w	r7, [r8]
 8001cee:	e00f      	b.n	8001d10 <_malloc_r+0xa8>
 8001cf0:	6822      	ldr	r2, [r4, #0]
 8001cf2:	1b52      	subs	r2, r2, r5
 8001cf4:	d420      	bmi.n	8001d38 <_malloc_r+0xd0>
 8001cf6:	2a0b      	cmp	r2, #11
 8001cf8:	d917      	bls.n	8001d2a <_malloc_r+0xc2>
 8001cfa:	1961      	adds	r1, r4, r5
 8001cfc:	42a3      	cmp	r3, r4
 8001cfe:	6025      	str	r5, [r4, #0]
 8001d00:	bf18      	it	ne
 8001d02:	6059      	strne	r1, [r3, #4]
 8001d04:	6863      	ldr	r3, [r4, #4]
 8001d06:	bf08      	it	eq
 8001d08:	f8c8 1000 	streq.w	r1, [r8]
 8001d0c:	5162      	str	r2, [r4, r5]
 8001d0e:	604b      	str	r3, [r1, #4]
 8001d10:	4630      	mov	r0, r6
 8001d12:	f000 fa69 	bl	80021e8 <__malloc_unlock>
 8001d16:	f104 000b 	add.w	r0, r4, #11
 8001d1a:	1d23      	adds	r3, r4, #4
 8001d1c:	f020 0007 	bic.w	r0, r0, #7
 8001d20:	1ac2      	subs	r2, r0, r3
 8001d22:	bf1c      	itt	ne
 8001d24:	1a1b      	subne	r3, r3, r0
 8001d26:	50a3      	strne	r3, [r4, r2]
 8001d28:	e7af      	b.n	8001c8a <_malloc_r+0x22>
 8001d2a:	6862      	ldr	r2, [r4, #4]
 8001d2c:	42a3      	cmp	r3, r4
 8001d2e:	bf0c      	ite	eq
 8001d30:	f8c8 2000 	streq.w	r2, [r8]
 8001d34:	605a      	strne	r2, [r3, #4]
 8001d36:	e7eb      	b.n	8001d10 <_malloc_r+0xa8>
 8001d38:	4623      	mov	r3, r4
 8001d3a:	6864      	ldr	r4, [r4, #4]
 8001d3c:	e7ae      	b.n	8001c9c <_malloc_r+0x34>
 8001d3e:	463c      	mov	r4, r7
 8001d40:	687f      	ldr	r7, [r7, #4]
 8001d42:	e7b6      	b.n	8001cb2 <_malloc_r+0x4a>
 8001d44:	461a      	mov	r2, r3
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	42a3      	cmp	r3, r4
 8001d4a:	d1fb      	bne.n	8001d44 <_malloc_r+0xdc>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	6053      	str	r3, [r2, #4]
 8001d50:	e7de      	b.n	8001d10 <_malloc_r+0xa8>
 8001d52:	230c      	movs	r3, #12
 8001d54:	6033      	str	r3, [r6, #0]
 8001d56:	4630      	mov	r0, r6
 8001d58:	f000 fa46 	bl	80021e8 <__malloc_unlock>
 8001d5c:	e794      	b.n	8001c88 <_malloc_r+0x20>
 8001d5e:	6005      	str	r5, [r0, #0]
 8001d60:	e7d6      	b.n	8001d10 <_malloc_r+0xa8>
 8001d62:	bf00      	nop
 8001d64:	200001d0 	.word	0x200001d0

08001d68 <_printf_common>:
 8001d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d6c:	4616      	mov	r6, r2
 8001d6e:	4698      	mov	r8, r3
 8001d70:	688a      	ldr	r2, [r1, #8]
 8001d72:	690b      	ldr	r3, [r1, #16]
 8001d74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	bfb8      	it	lt
 8001d7c:	4613      	movlt	r3, r2
 8001d7e:	6033      	str	r3, [r6, #0]
 8001d80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001d84:	4607      	mov	r7, r0
 8001d86:	460c      	mov	r4, r1
 8001d88:	b10a      	cbz	r2, 8001d8e <_printf_common+0x26>
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	6033      	str	r3, [r6, #0]
 8001d8e:	6823      	ldr	r3, [r4, #0]
 8001d90:	0699      	lsls	r1, r3, #26
 8001d92:	bf42      	ittt	mi
 8001d94:	6833      	ldrmi	r3, [r6, #0]
 8001d96:	3302      	addmi	r3, #2
 8001d98:	6033      	strmi	r3, [r6, #0]
 8001d9a:	6825      	ldr	r5, [r4, #0]
 8001d9c:	f015 0506 	ands.w	r5, r5, #6
 8001da0:	d106      	bne.n	8001db0 <_printf_common+0x48>
 8001da2:	f104 0a19 	add.w	sl, r4, #25
 8001da6:	68e3      	ldr	r3, [r4, #12]
 8001da8:	6832      	ldr	r2, [r6, #0]
 8001daa:	1a9b      	subs	r3, r3, r2
 8001dac:	42ab      	cmp	r3, r5
 8001dae:	dc26      	bgt.n	8001dfe <_printf_common+0x96>
 8001db0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001db4:	6822      	ldr	r2, [r4, #0]
 8001db6:	3b00      	subs	r3, #0
 8001db8:	bf18      	it	ne
 8001dba:	2301      	movne	r3, #1
 8001dbc:	0692      	lsls	r2, r2, #26
 8001dbe:	d42b      	bmi.n	8001e18 <_printf_common+0xb0>
 8001dc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001dc4:	4641      	mov	r1, r8
 8001dc6:	4638      	mov	r0, r7
 8001dc8:	47c8      	blx	r9
 8001dca:	3001      	adds	r0, #1
 8001dcc:	d01e      	beq.n	8001e0c <_printf_common+0xa4>
 8001dce:	6823      	ldr	r3, [r4, #0]
 8001dd0:	6922      	ldr	r2, [r4, #16]
 8001dd2:	f003 0306 	and.w	r3, r3, #6
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	bf02      	ittt	eq
 8001dda:	68e5      	ldreq	r5, [r4, #12]
 8001ddc:	6833      	ldreq	r3, [r6, #0]
 8001dde:	1aed      	subeq	r5, r5, r3
 8001de0:	68a3      	ldr	r3, [r4, #8]
 8001de2:	bf0c      	ite	eq
 8001de4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001de8:	2500      	movne	r5, #0
 8001dea:	4293      	cmp	r3, r2
 8001dec:	bfc4      	itt	gt
 8001dee:	1a9b      	subgt	r3, r3, r2
 8001df0:	18ed      	addgt	r5, r5, r3
 8001df2:	2600      	movs	r6, #0
 8001df4:	341a      	adds	r4, #26
 8001df6:	42b5      	cmp	r5, r6
 8001df8:	d11a      	bne.n	8001e30 <_printf_common+0xc8>
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	e008      	b.n	8001e10 <_printf_common+0xa8>
 8001dfe:	2301      	movs	r3, #1
 8001e00:	4652      	mov	r2, sl
 8001e02:	4641      	mov	r1, r8
 8001e04:	4638      	mov	r0, r7
 8001e06:	47c8      	blx	r9
 8001e08:	3001      	adds	r0, #1
 8001e0a:	d103      	bne.n	8001e14 <_printf_common+0xac>
 8001e0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e14:	3501      	adds	r5, #1
 8001e16:	e7c6      	b.n	8001da6 <_printf_common+0x3e>
 8001e18:	18e1      	adds	r1, r4, r3
 8001e1a:	1c5a      	adds	r2, r3, #1
 8001e1c:	2030      	movs	r0, #48	@ 0x30
 8001e1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001e22:	4422      	add	r2, r4
 8001e24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001e28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001e2c:	3302      	adds	r3, #2
 8001e2e:	e7c7      	b.n	8001dc0 <_printf_common+0x58>
 8001e30:	2301      	movs	r3, #1
 8001e32:	4622      	mov	r2, r4
 8001e34:	4641      	mov	r1, r8
 8001e36:	4638      	mov	r0, r7
 8001e38:	47c8      	blx	r9
 8001e3a:	3001      	adds	r0, #1
 8001e3c:	d0e6      	beq.n	8001e0c <_printf_common+0xa4>
 8001e3e:	3601      	adds	r6, #1
 8001e40:	e7d9      	b.n	8001df6 <_printf_common+0x8e>
	...

08001e44 <_printf_i>:
 8001e44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e48:	7e0f      	ldrb	r7, [r1, #24]
 8001e4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001e4c:	2f78      	cmp	r7, #120	@ 0x78
 8001e4e:	4691      	mov	r9, r2
 8001e50:	4680      	mov	r8, r0
 8001e52:	460c      	mov	r4, r1
 8001e54:	469a      	mov	sl, r3
 8001e56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001e5a:	d807      	bhi.n	8001e6c <_printf_i+0x28>
 8001e5c:	2f62      	cmp	r7, #98	@ 0x62
 8001e5e:	d80a      	bhi.n	8001e76 <_printf_i+0x32>
 8001e60:	2f00      	cmp	r7, #0
 8001e62:	f000 80d2 	beq.w	800200a <_printf_i+0x1c6>
 8001e66:	2f58      	cmp	r7, #88	@ 0x58
 8001e68:	f000 80b9 	beq.w	8001fde <_printf_i+0x19a>
 8001e6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001e70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001e74:	e03a      	b.n	8001eec <_printf_i+0xa8>
 8001e76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001e7a:	2b15      	cmp	r3, #21
 8001e7c:	d8f6      	bhi.n	8001e6c <_printf_i+0x28>
 8001e7e:	a101      	add	r1, pc, #4	@ (adr r1, 8001e84 <_printf_i+0x40>)
 8001e80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001e84:	08001edd 	.word	0x08001edd
 8001e88:	08001ef1 	.word	0x08001ef1
 8001e8c:	08001e6d 	.word	0x08001e6d
 8001e90:	08001e6d 	.word	0x08001e6d
 8001e94:	08001e6d 	.word	0x08001e6d
 8001e98:	08001e6d 	.word	0x08001e6d
 8001e9c:	08001ef1 	.word	0x08001ef1
 8001ea0:	08001e6d 	.word	0x08001e6d
 8001ea4:	08001e6d 	.word	0x08001e6d
 8001ea8:	08001e6d 	.word	0x08001e6d
 8001eac:	08001e6d 	.word	0x08001e6d
 8001eb0:	08001ff1 	.word	0x08001ff1
 8001eb4:	08001f1b 	.word	0x08001f1b
 8001eb8:	08001fab 	.word	0x08001fab
 8001ebc:	08001e6d 	.word	0x08001e6d
 8001ec0:	08001e6d 	.word	0x08001e6d
 8001ec4:	08002013 	.word	0x08002013
 8001ec8:	08001e6d 	.word	0x08001e6d
 8001ecc:	08001f1b 	.word	0x08001f1b
 8001ed0:	08001e6d 	.word	0x08001e6d
 8001ed4:	08001e6d 	.word	0x08001e6d
 8001ed8:	08001fb3 	.word	0x08001fb3
 8001edc:	6833      	ldr	r3, [r6, #0]
 8001ede:	1d1a      	adds	r2, r3, #4
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6032      	str	r2, [r6, #0]
 8001ee4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001ee8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001eec:	2301      	movs	r3, #1
 8001eee:	e09d      	b.n	800202c <_printf_i+0x1e8>
 8001ef0:	6833      	ldr	r3, [r6, #0]
 8001ef2:	6820      	ldr	r0, [r4, #0]
 8001ef4:	1d19      	adds	r1, r3, #4
 8001ef6:	6031      	str	r1, [r6, #0]
 8001ef8:	0606      	lsls	r6, r0, #24
 8001efa:	d501      	bpl.n	8001f00 <_printf_i+0xbc>
 8001efc:	681d      	ldr	r5, [r3, #0]
 8001efe:	e003      	b.n	8001f08 <_printf_i+0xc4>
 8001f00:	0645      	lsls	r5, r0, #25
 8001f02:	d5fb      	bpl.n	8001efc <_printf_i+0xb8>
 8001f04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001f08:	2d00      	cmp	r5, #0
 8001f0a:	da03      	bge.n	8001f14 <_printf_i+0xd0>
 8001f0c:	232d      	movs	r3, #45	@ 0x2d
 8001f0e:	426d      	negs	r5, r5
 8001f10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001f14:	4859      	ldr	r0, [pc, #356]	@ (800207c <_printf_i+0x238>)
 8001f16:	230a      	movs	r3, #10
 8001f18:	e011      	b.n	8001f3e <_printf_i+0xfa>
 8001f1a:	6821      	ldr	r1, [r4, #0]
 8001f1c:	6833      	ldr	r3, [r6, #0]
 8001f1e:	0608      	lsls	r0, r1, #24
 8001f20:	f853 5b04 	ldr.w	r5, [r3], #4
 8001f24:	d402      	bmi.n	8001f2c <_printf_i+0xe8>
 8001f26:	0649      	lsls	r1, r1, #25
 8001f28:	bf48      	it	mi
 8001f2a:	b2ad      	uxthmi	r5, r5
 8001f2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8001f2e:	4853      	ldr	r0, [pc, #332]	@ (800207c <_printf_i+0x238>)
 8001f30:	6033      	str	r3, [r6, #0]
 8001f32:	bf14      	ite	ne
 8001f34:	230a      	movne	r3, #10
 8001f36:	2308      	moveq	r3, #8
 8001f38:	2100      	movs	r1, #0
 8001f3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001f3e:	6866      	ldr	r6, [r4, #4]
 8001f40:	60a6      	str	r6, [r4, #8]
 8001f42:	2e00      	cmp	r6, #0
 8001f44:	bfa2      	ittt	ge
 8001f46:	6821      	ldrge	r1, [r4, #0]
 8001f48:	f021 0104 	bicge.w	r1, r1, #4
 8001f4c:	6021      	strge	r1, [r4, #0]
 8001f4e:	b90d      	cbnz	r5, 8001f54 <_printf_i+0x110>
 8001f50:	2e00      	cmp	r6, #0
 8001f52:	d04b      	beq.n	8001fec <_printf_i+0x1a8>
 8001f54:	4616      	mov	r6, r2
 8001f56:	fbb5 f1f3 	udiv	r1, r5, r3
 8001f5a:	fb03 5711 	mls	r7, r3, r1, r5
 8001f5e:	5dc7      	ldrb	r7, [r0, r7]
 8001f60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001f64:	462f      	mov	r7, r5
 8001f66:	42bb      	cmp	r3, r7
 8001f68:	460d      	mov	r5, r1
 8001f6a:	d9f4      	bls.n	8001f56 <_printf_i+0x112>
 8001f6c:	2b08      	cmp	r3, #8
 8001f6e:	d10b      	bne.n	8001f88 <_printf_i+0x144>
 8001f70:	6823      	ldr	r3, [r4, #0]
 8001f72:	07df      	lsls	r7, r3, #31
 8001f74:	d508      	bpl.n	8001f88 <_printf_i+0x144>
 8001f76:	6923      	ldr	r3, [r4, #16]
 8001f78:	6861      	ldr	r1, [r4, #4]
 8001f7a:	4299      	cmp	r1, r3
 8001f7c:	bfde      	ittt	le
 8001f7e:	2330      	movle	r3, #48	@ 0x30
 8001f80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001f84:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001f88:	1b92      	subs	r2, r2, r6
 8001f8a:	6122      	str	r2, [r4, #16]
 8001f8c:	f8cd a000 	str.w	sl, [sp]
 8001f90:	464b      	mov	r3, r9
 8001f92:	aa03      	add	r2, sp, #12
 8001f94:	4621      	mov	r1, r4
 8001f96:	4640      	mov	r0, r8
 8001f98:	f7ff fee6 	bl	8001d68 <_printf_common>
 8001f9c:	3001      	adds	r0, #1
 8001f9e:	d14a      	bne.n	8002036 <_printf_i+0x1f2>
 8001fa0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fa4:	b004      	add	sp, #16
 8001fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001faa:	6823      	ldr	r3, [r4, #0]
 8001fac:	f043 0320 	orr.w	r3, r3, #32
 8001fb0:	6023      	str	r3, [r4, #0]
 8001fb2:	4833      	ldr	r0, [pc, #204]	@ (8002080 <_printf_i+0x23c>)
 8001fb4:	2778      	movs	r7, #120	@ 0x78
 8001fb6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001fba:	6823      	ldr	r3, [r4, #0]
 8001fbc:	6831      	ldr	r1, [r6, #0]
 8001fbe:	061f      	lsls	r7, r3, #24
 8001fc0:	f851 5b04 	ldr.w	r5, [r1], #4
 8001fc4:	d402      	bmi.n	8001fcc <_printf_i+0x188>
 8001fc6:	065f      	lsls	r7, r3, #25
 8001fc8:	bf48      	it	mi
 8001fca:	b2ad      	uxthmi	r5, r5
 8001fcc:	6031      	str	r1, [r6, #0]
 8001fce:	07d9      	lsls	r1, r3, #31
 8001fd0:	bf44      	itt	mi
 8001fd2:	f043 0320 	orrmi.w	r3, r3, #32
 8001fd6:	6023      	strmi	r3, [r4, #0]
 8001fd8:	b11d      	cbz	r5, 8001fe2 <_printf_i+0x19e>
 8001fda:	2310      	movs	r3, #16
 8001fdc:	e7ac      	b.n	8001f38 <_printf_i+0xf4>
 8001fde:	4827      	ldr	r0, [pc, #156]	@ (800207c <_printf_i+0x238>)
 8001fe0:	e7e9      	b.n	8001fb6 <_printf_i+0x172>
 8001fe2:	6823      	ldr	r3, [r4, #0]
 8001fe4:	f023 0320 	bic.w	r3, r3, #32
 8001fe8:	6023      	str	r3, [r4, #0]
 8001fea:	e7f6      	b.n	8001fda <_printf_i+0x196>
 8001fec:	4616      	mov	r6, r2
 8001fee:	e7bd      	b.n	8001f6c <_printf_i+0x128>
 8001ff0:	6833      	ldr	r3, [r6, #0]
 8001ff2:	6825      	ldr	r5, [r4, #0]
 8001ff4:	6961      	ldr	r1, [r4, #20]
 8001ff6:	1d18      	adds	r0, r3, #4
 8001ff8:	6030      	str	r0, [r6, #0]
 8001ffa:	062e      	lsls	r6, r5, #24
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	d501      	bpl.n	8002004 <_printf_i+0x1c0>
 8002000:	6019      	str	r1, [r3, #0]
 8002002:	e002      	b.n	800200a <_printf_i+0x1c6>
 8002004:	0668      	lsls	r0, r5, #25
 8002006:	d5fb      	bpl.n	8002000 <_printf_i+0x1bc>
 8002008:	8019      	strh	r1, [r3, #0]
 800200a:	2300      	movs	r3, #0
 800200c:	6123      	str	r3, [r4, #16]
 800200e:	4616      	mov	r6, r2
 8002010:	e7bc      	b.n	8001f8c <_printf_i+0x148>
 8002012:	6833      	ldr	r3, [r6, #0]
 8002014:	1d1a      	adds	r2, r3, #4
 8002016:	6032      	str	r2, [r6, #0]
 8002018:	681e      	ldr	r6, [r3, #0]
 800201a:	6862      	ldr	r2, [r4, #4]
 800201c:	2100      	movs	r1, #0
 800201e:	4630      	mov	r0, r6
 8002020:	f7fe f8e6 	bl	80001f0 <memchr>
 8002024:	b108      	cbz	r0, 800202a <_printf_i+0x1e6>
 8002026:	1b80      	subs	r0, r0, r6
 8002028:	6060      	str	r0, [r4, #4]
 800202a:	6863      	ldr	r3, [r4, #4]
 800202c:	6123      	str	r3, [r4, #16]
 800202e:	2300      	movs	r3, #0
 8002030:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002034:	e7aa      	b.n	8001f8c <_printf_i+0x148>
 8002036:	6923      	ldr	r3, [r4, #16]
 8002038:	4632      	mov	r2, r6
 800203a:	4649      	mov	r1, r9
 800203c:	4640      	mov	r0, r8
 800203e:	47d0      	blx	sl
 8002040:	3001      	adds	r0, #1
 8002042:	d0ad      	beq.n	8001fa0 <_printf_i+0x15c>
 8002044:	6823      	ldr	r3, [r4, #0]
 8002046:	079b      	lsls	r3, r3, #30
 8002048:	d413      	bmi.n	8002072 <_printf_i+0x22e>
 800204a:	68e0      	ldr	r0, [r4, #12]
 800204c:	9b03      	ldr	r3, [sp, #12]
 800204e:	4298      	cmp	r0, r3
 8002050:	bfb8      	it	lt
 8002052:	4618      	movlt	r0, r3
 8002054:	e7a6      	b.n	8001fa4 <_printf_i+0x160>
 8002056:	2301      	movs	r3, #1
 8002058:	4632      	mov	r2, r6
 800205a:	4649      	mov	r1, r9
 800205c:	4640      	mov	r0, r8
 800205e:	47d0      	blx	sl
 8002060:	3001      	adds	r0, #1
 8002062:	d09d      	beq.n	8001fa0 <_printf_i+0x15c>
 8002064:	3501      	adds	r5, #1
 8002066:	68e3      	ldr	r3, [r4, #12]
 8002068:	9903      	ldr	r1, [sp, #12]
 800206a:	1a5b      	subs	r3, r3, r1
 800206c:	42ab      	cmp	r3, r5
 800206e:	dcf2      	bgt.n	8002056 <_printf_i+0x212>
 8002070:	e7eb      	b.n	800204a <_printf_i+0x206>
 8002072:	2500      	movs	r5, #0
 8002074:	f104 0619 	add.w	r6, r4, #25
 8002078:	e7f5      	b.n	8002066 <_printf_i+0x222>
 800207a:	bf00      	nop
 800207c:	0800265d 	.word	0x0800265d
 8002080:	0800266e 	.word	0x0800266e

08002084 <__sflush_r>:
 8002084:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800208c:	0716      	lsls	r6, r2, #28
 800208e:	4605      	mov	r5, r0
 8002090:	460c      	mov	r4, r1
 8002092:	d454      	bmi.n	800213e <__sflush_r+0xba>
 8002094:	684b      	ldr	r3, [r1, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	dc02      	bgt.n	80020a0 <__sflush_r+0x1c>
 800209a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800209c:	2b00      	cmp	r3, #0
 800209e:	dd48      	ble.n	8002132 <__sflush_r+0xae>
 80020a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80020a2:	2e00      	cmp	r6, #0
 80020a4:	d045      	beq.n	8002132 <__sflush_r+0xae>
 80020a6:	2300      	movs	r3, #0
 80020a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80020ac:	682f      	ldr	r7, [r5, #0]
 80020ae:	6a21      	ldr	r1, [r4, #32]
 80020b0:	602b      	str	r3, [r5, #0]
 80020b2:	d030      	beq.n	8002116 <__sflush_r+0x92>
 80020b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80020b6:	89a3      	ldrh	r3, [r4, #12]
 80020b8:	0759      	lsls	r1, r3, #29
 80020ba:	d505      	bpl.n	80020c8 <__sflush_r+0x44>
 80020bc:	6863      	ldr	r3, [r4, #4]
 80020be:	1ad2      	subs	r2, r2, r3
 80020c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80020c2:	b10b      	cbz	r3, 80020c8 <__sflush_r+0x44>
 80020c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80020c6:	1ad2      	subs	r2, r2, r3
 80020c8:	2300      	movs	r3, #0
 80020ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80020cc:	6a21      	ldr	r1, [r4, #32]
 80020ce:	4628      	mov	r0, r5
 80020d0:	47b0      	blx	r6
 80020d2:	1c43      	adds	r3, r0, #1
 80020d4:	89a3      	ldrh	r3, [r4, #12]
 80020d6:	d106      	bne.n	80020e6 <__sflush_r+0x62>
 80020d8:	6829      	ldr	r1, [r5, #0]
 80020da:	291d      	cmp	r1, #29
 80020dc:	d82b      	bhi.n	8002136 <__sflush_r+0xb2>
 80020de:	4a2a      	ldr	r2, [pc, #168]	@ (8002188 <__sflush_r+0x104>)
 80020e0:	410a      	asrs	r2, r1
 80020e2:	07d6      	lsls	r6, r2, #31
 80020e4:	d427      	bmi.n	8002136 <__sflush_r+0xb2>
 80020e6:	2200      	movs	r2, #0
 80020e8:	6062      	str	r2, [r4, #4]
 80020ea:	04d9      	lsls	r1, r3, #19
 80020ec:	6922      	ldr	r2, [r4, #16]
 80020ee:	6022      	str	r2, [r4, #0]
 80020f0:	d504      	bpl.n	80020fc <__sflush_r+0x78>
 80020f2:	1c42      	adds	r2, r0, #1
 80020f4:	d101      	bne.n	80020fa <__sflush_r+0x76>
 80020f6:	682b      	ldr	r3, [r5, #0]
 80020f8:	b903      	cbnz	r3, 80020fc <__sflush_r+0x78>
 80020fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80020fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80020fe:	602f      	str	r7, [r5, #0]
 8002100:	b1b9      	cbz	r1, 8002132 <__sflush_r+0xae>
 8002102:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002106:	4299      	cmp	r1, r3
 8002108:	d002      	beq.n	8002110 <__sflush_r+0x8c>
 800210a:	4628      	mov	r0, r5
 800210c:	f000 fa24 	bl	8002558 <_free_r>
 8002110:	2300      	movs	r3, #0
 8002112:	6363      	str	r3, [r4, #52]	@ 0x34
 8002114:	e00d      	b.n	8002132 <__sflush_r+0xae>
 8002116:	2301      	movs	r3, #1
 8002118:	4628      	mov	r0, r5
 800211a:	47b0      	blx	r6
 800211c:	4602      	mov	r2, r0
 800211e:	1c50      	adds	r0, r2, #1
 8002120:	d1c9      	bne.n	80020b6 <__sflush_r+0x32>
 8002122:	682b      	ldr	r3, [r5, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d0c6      	beq.n	80020b6 <__sflush_r+0x32>
 8002128:	2b1d      	cmp	r3, #29
 800212a:	d001      	beq.n	8002130 <__sflush_r+0xac>
 800212c:	2b16      	cmp	r3, #22
 800212e:	d11e      	bne.n	800216e <__sflush_r+0xea>
 8002130:	602f      	str	r7, [r5, #0]
 8002132:	2000      	movs	r0, #0
 8002134:	e022      	b.n	800217c <__sflush_r+0xf8>
 8002136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800213a:	b21b      	sxth	r3, r3
 800213c:	e01b      	b.n	8002176 <__sflush_r+0xf2>
 800213e:	690f      	ldr	r7, [r1, #16]
 8002140:	2f00      	cmp	r7, #0
 8002142:	d0f6      	beq.n	8002132 <__sflush_r+0xae>
 8002144:	0793      	lsls	r3, r2, #30
 8002146:	680e      	ldr	r6, [r1, #0]
 8002148:	bf08      	it	eq
 800214a:	694b      	ldreq	r3, [r1, #20]
 800214c:	600f      	str	r7, [r1, #0]
 800214e:	bf18      	it	ne
 8002150:	2300      	movne	r3, #0
 8002152:	eba6 0807 	sub.w	r8, r6, r7
 8002156:	608b      	str	r3, [r1, #8]
 8002158:	f1b8 0f00 	cmp.w	r8, #0
 800215c:	dde9      	ble.n	8002132 <__sflush_r+0xae>
 800215e:	6a21      	ldr	r1, [r4, #32]
 8002160:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002162:	4643      	mov	r3, r8
 8002164:	463a      	mov	r2, r7
 8002166:	4628      	mov	r0, r5
 8002168:	47b0      	blx	r6
 800216a:	2800      	cmp	r0, #0
 800216c:	dc08      	bgt.n	8002180 <__sflush_r+0xfc>
 800216e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002172:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002176:	81a3      	strh	r3, [r4, #12]
 8002178:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800217c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002180:	4407      	add	r7, r0
 8002182:	eba8 0800 	sub.w	r8, r8, r0
 8002186:	e7e7      	b.n	8002158 <__sflush_r+0xd4>
 8002188:	dfbffffe 	.word	0xdfbffffe

0800218c <_fflush_r>:
 800218c:	b538      	push	{r3, r4, r5, lr}
 800218e:	690b      	ldr	r3, [r1, #16]
 8002190:	4605      	mov	r5, r0
 8002192:	460c      	mov	r4, r1
 8002194:	b913      	cbnz	r3, 800219c <_fflush_r+0x10>
 8002196:	2500      	movs	r5, #0
 8002198:	4628      	mov	r0, r5
 800219a:	bd38      	pop	{r3, r4, r5, pc}
 800219c:	b118      	cbz	r0, 80021a6 <_fflush_r+0x1a>
 800219e:	6a03      	ldr	r3, [r0, #32]
 80021a0:	b90b      	cbnz	r3, 80021a6 <_fflush_r+0x1a>
 80021a2:	f7ff fb81 	bl	80018a8 <__sinit>
 80021a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d0f3      	beq.n	8002196 <_fflush_r+0xa>
 80021ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80021b0:	07d0      	lsls	r0, r2, #31
 80021b2:	d404      	bmi.n	80021be <_fflush_r+0x32>
 80021b4:	0599      	lsls	r1, r3, #22
 80021b6:	d402      	bmi.n	80021be <_fflush_r+0x32>
 80021b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80021ba:	f7ff fbf0 	bl	800199e <__retarget_lock_acquire_recursive>
 80021be:	4628      	mov	r0, r5
 80021c0:	4621      	mov	r1, r4
 80021c2:	f7ff ff5f 	bl	8002084 <__sflush_r>
 80021c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80021c8:	07da      	lsls	r2, r3, #31
 80021ca:	4605      	mov	r5, r0
 80021cc:	d4e4      	bmi.n	8002198 <_fflush_r+0xc>
 80021ce:	89a3      	ldrh	r3, [r4, #12]
 80021d0:	059b      	lsls	r3, r3, #22
 80021d2:	d4e1      	bmi.n	8002198 <_fflush_r+0xc>
 80021d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80021d6:	f7ff fbe3 	bl	80019a0 <__retarget_lock_release_recursive>
 80021da:	e7dd      	b.n	8002198 <_fflush_r+0xc>

080021dc <__malloc_lock>:
 80021dc:	4801      	ldr	r0, [pc, #4]	@ (80021e4 <__malloc_lock+0x8>)
 80021de:	f7ff bbde 	b.w	800199e <__retarget_lock_acquire_recursive>
 80021e2:	bf00      	nop
 80021e4:	200001c8 	.word	0x200001c8

080021e8 <__malloc_unlock>:
 80021e8:	4801      	ldr	r0, [pc, #4]	@ (80021f0 <__malloc_unlock+0x8>)
 80021ea:	f7ff bbd9 	b.w	80019a0 <__retarget_lock_release_recursive>
 80021ee:	bf00      	nop
 80021f0:	200001c8 	.word	0x200001c8

080021f4 <__sread>:
 80021f4:	b510      	push	{r4, lr}
 80021f6:	460c      	mov	r4, r1
 80021f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021fc:	f000 f978 	bl	80024f0 <_read_r>
 8002200:	2800      	cmp	r0, #0
 8002202:	bfab      	itete	ge
 8002204:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002206:	89a3      	ldrhlt	r3, [r4, #12]
 8002208:	181b      	addge	r3, r3, r0
 800220a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800220e:	bfac      	ite	ge
 8002210:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002212:	81a3      	strhlt	r3, [r4, #12]
 8002214:	bd10      	pop	{r4, pc}

08002216 <__swrite>:
 8002216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800221a:	461f      	mov	r7, r3
 800221c:	898b      	ldrh	r3, [r1, #12]
 800221e:	05db      	lsls	r3, r3, #23
 8002220:	4605      	mov	r5, r0
 8002222:	460c      	mov	r4, r1
 8002224:	4616      	mov	r6, r2
 8002226:	d505      	bpl.n	8002234 <__swrite+0x1e>
 8002228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800222c:	2302      	movs	r3, #2
 800222e:	2200      	movs	r2, #0
 8002230:	f000 f94c 	bl	80024cc <_lseek_r>
 8002234:	89a3      	ldrh	r3, [r4, #12]
 8002236:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800223a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800223e:	81a3      	strh	r3, [r4, #12]
 8002240:	4632      	mov	r2, r6
 8002242:	463b      	mov	r3, r7
 8002244:	4628      	mov	r0, r5
 8002246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800224a:	f000 b973 	b.w	8002534 <_write_r>

0800224e <__sseek>:
 800224e:	b510      	push	{r4, lr}
 8002250:	460c      	mov	r4, r1
 8002252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002256:	f000 f939 	bl	80024cc <_lseek_r>
 800225a:	1c43      	adds	r3, r0, #1
 800225c:	89a3      	ldrh	r3, [r4, #12]
 800225e:	bf15      	itete	ne
 8002260:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002262:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002266:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800226a:	81a3      	strheq	r3, [r4, #12]
 800226c:	bf18      	it	ne
 800226e:	81a3      	strhne	r3, [r4, #12]
 8002270:	bd10      	pop	{r4, pc}

08002272 <__sclose>:
 8002272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002276:	f000 b8f7 	b.w	8002468 <_close_r>

0800227a <__swbuf_r>:
 800227a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800227c:	460e      	mov	r6, r1
 800227e:	4614      	mov	r4, r2
 8002280:	4605      	mov	r5, r0
 8002282:	b118      	cbz	r0, 800228c <__swbuf_r+0x12>
 8002284:	6a03      	ldr	r3, [r0, #32]
 8002286:	b90b      	cbnz	r3, 800228c <__swbuf_r+0x12>
 8002288:	f7ff fb0e 	bl	80018a8 <__sinit>
 800228c:	69a3      	ldr	r3, [r4, #24]
 800228e:	60a3      	str	r3, [r4, #8]
 8002290:	89a3      	ldrh	r3, [r4, #12]
 8002292:	071a      	lsls	r2, r3, #28
 8002294:	d501      	bpl.n	800229a <__swbuf_r+0x20>
 8002296:	6923      	ldr	r3, [r4, #16]
 8002298:	b943      	cbnz	r3, 80022ac <__swbuf_r+0x32>
 800229a:	4621      	mov	r1, r4
 800229c:	4628      	mov	r0, r5
 800229e:	f000 f82b 	bl	80022f8 <__swsetup_r>
 80022a2:	b118      	cbz	r0, 80022ac <__swbuf_r+0x32>
 80022a4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80022a8:	4638      	mov	r0, r7
 80022aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80022ac:	6823      	ldr	r3, [r4, #0]
 80022ae:	6922      	ldr	r2, [r4, #16]
 80022b0:	1a98      	subs	r0, r3, r2
 80022b2:	6963      	ldr	r3, [r4, #20]
 80022b4:	b2f6      	uxtb	r6, r6
 80022b6:	4283      	cmp	r3, r0
 80022b8:	4637      	mov	r7, r6
 80022ba:	dc05      	bgt.n	80022c8 <__swbuf_r+0x4e>
 80022bc:	4621      	mov	r1, r4
 80022be:	4628      	mov	r0, r5
 80022c0:	f7ff ff64 	bl	800218c <_fflush_r>
 80022c4:	2800      	cmp	r0, #0
 80022c6:	d1ed      	bne.n	80022a4 <__swbuf_r+0x2a>
 80022c8:	68a3      	ldr	r3, [r4, #8]
 80022ca:	3b01      	subs	r3, #1
 80022cc:	60a3      	str	r3, [r4, #8]
 80022ce:	6823      	ldr	r3, [r4, #0]
 80022d0:	1c5a      	adds	r2, r3, #1
 80022d2:	6022      	str	r2, [r4, #0]
 80022d4:	701e      	strb	r6, [r3, #0]
 80022d6:	6962      	ldr	r2, [r4, #20]
 80022d8:	1c43      	adds	r3, r0, #1
 80022da:	429a      	cmp	r2, r3
 80022dc:	d004      	beq.n	80022e8 <__swbuf_r+0x6e>
 80022de:	89a3      	ldrh	r3, [r4, #12]
 80022e0:	07db      	lsls	r3, r3, #31
 80022e2:	d5e1      	bpl.n	80022a8 <__swbuf_r+0x2e>
 80022e4:	2e0a      	cmp	r6, #10
 80022e6:	d1df      	bne.n	80022a8 <__swbuf_r+0x2e>
 80022e8:	4621      	mov	r1, r4
 80022ea:	4628      	mov	r0, r5
 80022ec:	f7ff ff4e 	bl	800218c <_fflush_r>
 80022f0:	2800      	cmp	r0, #0
 80022f2:	d0d9      	beq.n	80022a8 <__swbuf_r+0x2e>
 80022f4:	e7d6      	b.n	80022a4 <__swbuf_r+0x2a>
	...

080022f8 <__swsetup_r>:
 80022f8:	b538      	push	{r3, r4, r5, lr}
 80022fa:	4b29      	ldr	r3, [pc, #164]	@ (80023a0 <__swsetup_r+0xa8>)
 80022fc:	4605      	mov	r5, r0
 80022fe:	6818      	ldr	r0, [r3, #0]
 8002300:	460c      	mov	r4, r1
 8002302:	b118      	cbz	r0, 800230c <__swsetup_r+0x14>
 8002304:	6a03      	ldr	r3, [r0, #32]
 8002306:	b90b      	cbnz	r3, 800230c <__swsetup_r+0x14>
 8002308:	f7ff face 	bl	80018a8 <__sinit>
 800230c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002310:	0719      	lsls	r1, r3, #28
 8002312:	d422      	bmi.n	800235a <__swsetup_r+0x62>
 8002314:	06da      	lsls	r2, r3, #27
 8002316:	d407      	bmi.n	8002328 <__swsetup_r+0x30>
 8002318:	2209      	movs	r2, #9
 800231a:	602a      	str	r2, [r5, #0]
 800231c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002320:	81a3      	strh	r3, [r4, #12]
 8002322:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002326:	e033      	b.n	8002390 <__swsetup_r+0x98>
 8002328:	0758      	lsls	r0, r3, #29
 800232a:	d512      	bpl.n	8002352 <__swsetup_r+0x5a>
 800232c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800232e:	b141      	cbz	r1, 8002342 <__swsetup_r+0x4a>
 8002330:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002334:	4299      	cmp	r1, r3
 8002336:	d002      	beq.n	800233e <__swsetup_r+0x46>
 8002338:	4628      	mov	r0, r5
 800233a:	f000 f90d 	bl	8002558 <_free_r>
 800233e:	2300      	movs	r3, #0
 8002340:	6363      	str	r3, [r4, #52]	@ 0x34
 8002342:	89a3      	ldrh	r3, [r4, #12]
 8002344:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002348:	81a3      	strh	r3, [r4, #12]
 800234a:	2300      	movs	r3, #0
 800234c:	6063      	str	r3, [r4, #4]
 800234e:	6923      	ldr	r3, [r4, #16]
 8002350:	6023      	str	r3, [r4, #0]
 8002352:	89a3      	ldrh	r3, [r4, #12]
 8002354:	f043 0308 	orr.w	r3, r3, #8
 8002358:	81a3      	strh	r3, [r4, #12]
 800235a:	6923      	ldr	r3, [r4, #16]
 800235c:	b94b      	cbnz	r3, 8002372 <__swsetup_r+0x7a>
 800235e:	89a3      	ldrh	r3, [r4, #12]
 8002360:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002364:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002368:	d003      	beq.n	8002372 <__swsetup_r+0x7a>
 800236a:	4621      	mov	r1, r4
 800236c:	4628      	mov	r0, r5
 800236e:	f000 f83f 	bl	80023f0 <__smakebuf_r>
 8002372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002376:	f013 0201 	ands.w	r2, r3, #1
 800237a:	d00a      	beq.n	8002392 <__swsetup_r+0x9a>
 800237c:	2200      	movs	r2, #0
 800237e:	60a2      	str	r2, [r4, #8]
 8002380:	6962      	ldr	r2, [r4, #20]
 8002382:	4252      	negs	r2, r2
 8002384:	61a2      	str	r2, [r4, #24]
 8002386:	6922      	ldr	r2, [r4, #16]
 8002388:	b942      	cbnz	r2, 800239c <__swsetup_r+0xa4>
 800238a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800238e:	d1c5      	bne.n	800231c <__swsetup_r+0x24>
 8002390:	bd38      	pop	{r3, r4, r5, pc}
 8002392:	0799      	lsls	r1, r3, #30
 8002394:	bf58      	it	pl
 8002396:	6962      	ldrpl	r2, [r4, #20]
 8002398:	60a2      	str	r2, [r4, #8]
 800239a:	e7f4      	b.n	8002386 <__swsetup_r+0x8e>
 800239c:	2000      	movs	r0, #0
 800239e:	e7f7      	b.n	8002390 <__swsetup_r+0x98>
 80023a0:	20000018 	.word	0x20000018

080023a4 <__swhatbuf_r>:
 80023a4:	b570      	push	{r4, r5, r6, lr}
 80023a6:	460c      	mov	r4, r1
 80023a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023ac:	2900      	cmp	r1, #0
 80023ae:	b096      	sub	sp, #88	@ 0x58
 80023b0:	4615      	mov	r5, r2
 80023b2:	461e      	mov	r6, r3
 80023b4:	da0d      	bge.n	80023d2 <__swhatbuf_r+0x2e>
 80023b6:	89a3      	ldrh	r3, [r4, #12]
 80023b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80023bc:	f04f 0100 	mov.w	r1, #0
 80023c0:	bf14      	ite	ne
 80023c2:	2340      	movne	r3, #64	@ 0x40
 80023c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80023c8:	2000      	movs	r0, #0
 80023ca:	6031      	str	r1, [r6, #0]
 80023cc:	602b      	str	r3, [r5, #0]
 80023ce:	b016      	add	sp, #88	@ 0x58
 80023d0:	bd70      	pop	{r4, r5, r6, pc}
 80023d2:	466a      	mov	r2, sp
 80023d4:	f000 f858 	bl	8002488 <_fstat_r>
 80023d8:	2800      	cmp	r0, #0
 80023da:	dbec      	blt.n	80023b6 <__swhatbuf_r+0x12>
 80023dc:	9901      	ldr	r1, [sp, #4]
 80023de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80023e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80023e6:	4259      	negs	r1, r3
 80023e8:	4159      	adcs	r1, r3
 80023ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023ee:	e7eb      	b.n	80023c8 <__swhatbuf_r+0x24>

080023f0 <__smakebuf_r>:
 80023f0:	898b      	ldrh	r3, [r1, #12]
 80023f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80023f4:	079d      	lsls	r5, r3, #30
 80023f6:	4606      	mov	r6, r0
 80023f8:	460c      	mov	r4, r1
 80023fa:	d507      	bpl.n	800240c <__smakebuf_r+0x1c>
 80023fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002400:	6023      	str	r3, [r4, #0]
 8002402:	6123      	str	r3, [r4, #16]
 8002404:	2301      	movs	r3, #1
 8002406:	6163      	str	r3, [r4, #20]
 8002408:	b003      	add	sp, #12
 800240a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800240c:	ab01      	add	r3, sp, #4
 800240e:	466a      	mov	r2, sp
 8002410:	f7ff ffc8 	bl	80023a4 <__swhatbuf_r>
 8002414:	9f00      	ldr	r7, [sp, #0]
 8002416:	4605      	mov	r5, r0
 8002418:	4639      	mov	r1, r7
 800241a:	4630      	mov	r0, r6
 800241c:	f7ff fc24 	bl	8001c68 <_malloc_r>
 8002420:	b948      	cbnz	r0, 8002436 <__smakebuf_r+0x46>
 8002422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002426:	059a      	lsls	r2, r3, #22
 8002428:	d4ee      	bmi.n	8002408 <__smakebuf_r+0x18>
 800242a:	f023 0303 	bic.w	r3, r3, #3
 800242e:	f043 0302 	orr.w	r3, r3, #2
 8002432:	81a3      	strh	r3, [r4, #12]
 8002434:	e7e2      	b.n	80023fc <__smakebuf_r+0xc>
 8002436:	89a3      	ldrh	r3, [r4, #12]
 8002438:	6020      	str	r0, [r4, #0]
 800243a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800243e:	81a3      	strh	r3, [r4, #12]
 8002440:	9b01      	ldr	r3, [sp, #4]
 8002442:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002446:	b15b      	cbz	r3, 8002460 <__smakebuf_r+0x70>
 8002448:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800244c:	4630      	mov	r0, r6
 800244e:	f000 f82d 	bl	80024ac <_isatty_r>
 8002452:	b128      	cbz	r0, 8002460 <__smakebuf_r+0x70>
 8002454:	89a3      	ldrh	r3, [r4, #12]
 8002456:	f023 0303 	bic.w	r3, r3, #3
 800245a:	f043 0301 	orr.w	r3, r3, #1
 800245e:	81a3      	strh	r3, [r4, #12]
 8002460:	89a3      	ldrh	r3, [r4, #12]
 8002462:	431d      	orrs	r5, r3
 8002464:	81a5      	strh	r5, [r4, #12]
 8002466:	e7cf      	b.n	8002408 <__smakebuf_r+0x18>

08002468 <_close_r>:
 8002468:	b538      	push	{r3, r4, r5, lr}
 800246a:	4d06      	ldr	r5, [pc, #24]	@ (8002484 <_close_r+0x1c>)
 800246c:	2300      	movs	r3, #0
 800246e:	4604      	mov	r4, r0
 8002470:	4608      	mov	r0, r1
 8002472:	602b      	str	r3, [r5, #0]
 8002474:	f7fe f922 	bl	80006bc <_close>
 8002478:	1c43      	adds	r3, r0, #1
 800247a:	d102      	bne.n	8002482 <_close_r+0x1a>
 800247c:	682b      	ldr	r3, [r5, #0]
 800247e:	b103      	cbz	r3, 8002482 <_close_r+0x1a>
 8002480:	6023      	str	r3, [r4, #0]
 8002482:	bd38      	pop	{r3, r4, r5, pc}
 8002484:	200001d4 	.word	0x200001d4

08002488 <_fstat_r>:
 8002488:	b538      	push	{r3, r4, r5, lr}
 800248a:	4d07      	ldr	r5, [pc, #28]	@ (80024a8 <_fstat_r+0x20>)
 800248c:	2300      	movs	r3, #0
 800248e:	4604      	mov	r4, r0
 8002490:	4608      	mov	r0, r1
 8002492:	4611      	mov	r1, r2
 8002494:	602b      	str	r3, [r5, #0]
 8002496:	f7fe f91d 	bl	80006d4 <_fstat>
 800249a:	1c43      	adds	r3, r0, #1
 800249c:	d102      	bne.n	80024a4 <_fstat_r+0x1c>
 800249e:	682b      	ldr	r3, [r5, #0]
 80024a0:	b103      	cbz	r3, 80024a4 <_fstat_r+0x1c>
 80024a2:	6023      	str	r3, [r4, #0]
 80024a4:	bd38      	pop	{r3, r4, r5, pc}
 80024a6:	bf00      	nop
 80024a8:	200001d4 	.word	0x200001d4

080024ac <_isatty_r>:
 80024ac:	b538      	push	{r3, r4, r5, lr}
 80024ae:	4d06      	ldr	r5, [pc, #24]	@ (80024c8 <_isatty_r+0x1c>)
 80024b0:	2300      	movs	r3, #0
 80024b2:	4604      	mov	r4, r0
 80024b4:	4608      	mov	r0, r1
 80024b6:	602b      	str	r3, [r5, #0]
 80024b8:	f7fe f91c 	bl	80006f4 <_isatty>
 80024bc:	1c43      	adds	r3, r0, #1
 80024be:	d102      	bne.n	80024c6 <_isatty_r+0x1a>
 80024c0:	682b      	ldr	r3, [r5, #0]
 80024c2:	b103      	cbz	r3, 80024c6 <_isatty_r+0x1a>
 80024c4:	6023      	str	r3, [r4, #0]
 80024c6:	bd38      	pop	{r3, r4, r5, pc}
 80024c8:	200001d4 	.word	0x200001d4

080024cc <_lseek_r>:
 80024cc:	b538      	push	{r3, r4, r5, lr}
 80024ce:	4d07      	ldr	r5, [pc, #28]	@ (80024ec <_lseek_r+0x20>)
 80024d0:	4604      	mov	r4, r0
 80024d2:	4608      	mov	r0, r1
 80024d4:	4611      	mov	r1, r2
 80024d6:	2200      	movs	r2, #0
 80024d8:	602a      	str	r2, [r5, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	f7fe f915 	bl	800070a <_lseek>
 80024e0:	1c43      	adds	r3, r0, #1
 80024e2:	d102      	bne.n	80024ea <_lseek_r+0x1e>
 80024e4:	682b      	ldr	r3, [r5, #0]
 80024e6:	b103      	cbz	r3, 80024ea <_lseek_r+0x1e>
 80024e8:	6023      	str	r3, [r4, #0]
 80024ea:	bd38      	pop	{r3, r4, r5, pc}
 80024ec:	200001d4 	.word	0x200001d4

080024f0 <_read_r>:
 80024f0:	b538      	push	{r3, r4, r5, lr}
 80024f2:	4d07      	ldr	r5, [pc, #28]	@ (8002510 <_read_r+0x20>)
 80024f4:	4604      	mov	r4, r0
 80024f6:	4608      	mov	r0, r1
 80024f8:	4611      	mov	r1, r2
 80024fa:	2200      	movs	r2, #0
 80024fc:	602a      	str	r2, [r5, #0]
 80024fe:	461a      	mov	r2, r3
 8002500:	f7fe f8a3 	bl	800064a <_read>
 8002504:	1c43      	adds	r3, r0, #1
 8002506:	d102      	bne.n	800250e <_read_r+0x1e>
 8002508:	682b      	ldr	r3, [r5, #0]
 800250a:	b103      	cbz	r3, 800250e <_read_r+0x1e>
 800250c:	6023      	str	r3, [r4, #0]
 800250e:	bd38      	pop	{r3, r4, r5, pc}
 8002510:	200001d4 	.word	0x200001d4

08002514 <_sbrk_r>:
 8002514:	b538      	push	{r3, r4, r5, lr}
 8002516:	4d06      	ldr	r5, [pc, #24]	@ (8002530 <_sbrk_r+0x1c>)
 8002518:	2300      	movs	r3, #0
 800251a:	4604      	mov	r4, r0
 800251c:	4608      	mov	r0, r1
 800251e:	602b      	str	r3, [r5, #0]
 8002520:	f7fe f900 	bl	8000724 <_sbrk>
 8002524:	1c43      	adds	r3, r0, #1
 8002526:	d102      	bne.n	800252e <_sbrk_r+0x1a>
 8002528:	682b      	ldr	r3, [r5, #0]
 800252a:	b103      	cbz	r3, 800252e <_sbrk_r+0x1a>
 800252c:	6023      	str	r3, [r4, #0]
 800252e:	bd38      	pop	{r3, r4, r5, pc}
 8002530:	200001d4 	.word	0x200001d4

08002534 <_write_r>:
 8002534:	b538      	push	{r3, r4, r5, lr}
 8002536:	4d07      	ldr	r5, [pc, #28]	@ (8002554 <_write_r+0x20>)
 8002538:	4604      	mov	r4, r0
 800253a:	4608      	mov	r0, r1
 800253c:	4611      	mov	r1, r2
 800253e:	2200      	movs	r2, #0
 8002540:	602a      	str	r2, [r5, #0]
 8002542:	461a      	mov	r2, r3
 8002544:	f7fe f89e 	bl	8000684 <_write>
 8002548:	1c43      	adds	r3, r0, #1
 800254a:	d102      	bne.n	8002552 <_write_r+0x1e>
 800254c:	682b      	ldr	r3, [r5, #0]
 800254e:	b103      	cbz	r3, 8002552 <_write_r+0x1e>
 8002550:	6023      	str	r3, [r4, #0]
 8002552:	bd38      	pop	{r3, r4, r5, pc}
 8002554:	200001d4 	.word	0x200001d4

08002558 <_free_r>:
 8002558:	b538      	push	{r3, r4, r5, lr}
 800255a:	4605      	mov	r5, r0
 800255c:	2900      	cmp	r1, #0
 800255e:	d041      	beq.n	80025e4 <_free_r+0x8c>
 8002560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002564:	1f0c      	subs	r4, r1, #4
 8002566:	2b00      	cmp	r3, #0
 8002568:	bfb8      	it	lt
 800256a:	18e4      	addlt	r4, r4, r3
 800256c:	f7ff fe36 	bl	80021dc <__malloc_lock>
 8002570:	4a1d      	ldr	r2, [pc, #116]	@ (80025e8 <_free_r+0x90>)
 8002572:	6813      	ldr	r3, [r2, #0]
 8002574:	b933      	cbnz	r3, 8002584 <_free_r+0x2c>
 8002576:	6063      	str	r3, [r4, #4]
 8002578:	6014      	str	r4, [r2, #0]
 800257a:	4628      	mov	r0, r5
 800257c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002580:	f7ff be32 	b.w	80021e8 <__malloc_unlock>
 8002584:	42a3      	cmp	r3, r4
 8002586:	d908      	bls.n	800259a <_free_r+0x42>
 8002588:	6820      	ldr	r0, [r4, #0]
 800258a:	1821      	adds	r1, r4, r0
 800258c:	428b      	cmp	r3, r1
 800258e:	bf01      	itttt	eq
 8002590:	6819      	ldreq	r1, [r3, #0]
 8002592:	685b      	ldreq	r3, [r3, #4]
 8002594:	1809      	addeq	r1, r1, r0
 8002596:	6021      	streq	r1, [r4, #0]
 8002598:	e7ed      	b.n	8002576 <_free_r+0x1e>
 800259a:	461a      	mov	r2, r3
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	b10b      	cbz	r3, 80025a4 <_free_r+0x4c>
 80025a0:	42a3      	cmp	r3, r4
 80025a2:	d9fa      	bls.n	800259a <_free_r+0x42>
 80025a4:	6811      	ldr	r1, [r2, #0]
 80025a6:	1850      	adds	r0, r2, r1
 80025a8:	42a0      	cmp	r0, r4
 80025aa:	d10b      	bne.n	80025c4 <_free_r+0x6c>
 80025ac:	6820      	ldr	r0, [r4, #0]
 80025ae:	4401      	add	r1, r0
 80025b0:	1850      	adds	r0, r2, r1
 80025b2:	4283      	cmp	r3, r0
 80025b4:	6011      	str	r1, [r2, #0]
 80025b6:	d1e0      	bne.n	800257a <_free_r+0x22>
 80025b8:	6818      	ldr	r0, [r3, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	6053      	str	r3, [r2, #4]
 80025be:	4408      	add	r0, r1
 80025c0:	6010      	str	r0, [r2, #0]
 80025c2:	e7da      	b.n	800257a <_free_r+0x22>
 80025c4:	d902      	bls.n	80025cc <_free_r+0x74>
 80025c6:	230c      	movs	r3, #12
 80025c8:	602b      	str	r3, [r5, #0]
 80025ca:	e7d6      	b.n	800257a <_free_r+0x22>
 80025cc:	6820      	ldr	r0, [r4, #0]
 80025ce:	1821      	adds	r1, r4, r0
 80025d0:	428b      	cmp	r3, r1
 80025d2:	bf04      	itt	eq
 80025d4:	6819      	ldreq	r1, [r3, #0]
 80025d6:	685b      	ldreq	r3, [r3, #4]
 80025d8:	6063      	str	r3, [r4, #4]
 80025da:	bf04      	itt	eq
 80025dc:	1809      	addeq	r1, r1, r0
 80025de:	6021      	streq	r1, [r4, #0]
 80025e0:	6054      	str	r4, [r2, #4]
 80025e2:	e7ca      	b.n	800257a <_free_r+0x22>
 80025e4:	bd38      	pop	{r3, r4, r5, pc}
 80025e6:	bf00      	nop
 80025e8:	200001d0 	.word	0x200001d0

080025ec <_init>:
 80025ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025ee:	bf00      	nop
 80025f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025f2:	bc08      	pop	{r3}
 80025f4:	469e      	mov	lr, r3
 80025f6:	4770      	bx	lr

080025f8 <_fini>:
 80025f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025fa:	bf00      	nop
 80025fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025fe:	bc08      	pop	{r3}
 8002600:	469e      	mov	lr, r3
 8002602:	4770      	bx	lr
