
  =================
   Message Summary
  =================

Num   Sev       Id                        Message Text                    
--------------------------------------------------------------------------
  1   Info  CDFG-372   Bitwidth mismatch in assignment.                   
  3   Info  CDFG-500   Unused module input port.                          
                       The value of the input port is not used within     
                       the design.                                        
 31   Info  CWD-19     An implementation was inferred.                    
 31   Info  CWD-36     Sorted the set of valid implementations for        
                       synthetic operator.                                
  1   Info  ELAB-1     Elaborating Design.                                
  1   Info  ELAB-3     Done Elaborating Design.                           
  2   Info  GB-6       A datapath component has been ungrouped.           
  1   Info  GLO-34     Deleting instances not driving any primary         
                       outputs.                                           
                       Optimizations such as constant propagation or      
                       redundancy removal could change the connections    
                       so a hierarchical instance does not drive any      
                       primary outputs anymore. To see the list of        
                       deleted hierarchical instances, set the            
                       'information_level' attribute to 2 or above. If    
                       message is truncated set message attribute         
                       'truncate' to false to see the complete list. To   
                       prevent this optimization, set the                 
                       'delete_unloaded_insts' root/subdesign attribute   
                       to 'false' or 'preserve' instance attribute to     
                       'true'.                                            
  4   Info  GLO-51     Hierarchical instance automatically ungrouped.     
                       Hierarchical instances can be automatically        
                       ungrouped to allow for better area or timing       
                       optimization. You can control auto ungrouping      
                       using the root-level attribute 'auto_ungroup'.     
                       You can skip individual instances or modules       
                       using the attribute 'ungroup_ok'.                  
  4 Warning LBR-101    Unusable clock gating integrated cell.             
                       To use the cell in clock gating, Set cell          
                       attribute 'dont_use' false in the library.         
 20   Info  LBR-162    Both 'pos_unate' and 'neg_unate' timing_sense      
                       arcs have been processed.                          
                       Setting the 'timing_sense' to non_unate.           
  1   Info  LBR-40     An unsupported construct was detected in this      
                       library.                                           
                       Check to see if this construct is really needed    
                       for synthesis. Many liberty constructs are not     
                       actually required.                                 
  1   Info  LBR-41     An output library pin lacks a function attribute.  
                       If the remainder of this library cell's semantic   
                       checks are successful, it will be considered as a  
                       timing-model (because one of its outputs does not  
                       have a valid function.                             
  1   Info  LBR-412    Created nominal operating condition.               
                       The nominal operating condition represents either  
                       the nominal PVT values if specified in the         
                       library source, or the default PVT values (1.0,    
                       1.0, 1.0).                                         
  1   Info  LBR-415    Found unusable library cells.                      
                       For more information, refer to 'Cells Identified   
                       as Unusable' in the 'User Guide'. The reason why   
                       a cell is considered unusable is stored in the     
                       'unusable_reason' libcell attribute.               
 20   Info  LBR-436    Could not find an attribute in the library.        
  1   Info  LBR-518    Missing a function attribute in the output pin     
                       definition.                                        
 20 Warning LBR-9      Library cell has no output pins defined.           
                       Add the missing output pin(s), then reload the     
                       library. Otherwise, the library cell will be       
                       marked as unusable and as timing model.            
  1   Info  PA-7       Resetting power analysis results.                  
                       All computed switching activities are removed.     
  2   Info  PHYS-752   Partition Based Synthesis execution skipped.       
  1   Info  POPT-12    Could not find any user created clock-gating       
                       module.                                            
                       Looking for Integrated clock-gating cell in        
                       library.                                           
  2   Info  POPT-96    One or more cost groups were automatically         
                       created for clock gate enable paths.               
                       This feature can be disabled by setting the        
                       attribute lp_clock_gating_auto_cost_grouping       
                       false.                                             
  1 Warning RPT-13     Clock period mismatch between synthesis(SDC) and   
                       simulation(VCD/TCF/SAIF) values.                   
                       Synthesis clock period (derived from SDC) does     
                       not match with asserted data from VCD/TCF/SAIF.    
                       User can scale simulation frequency using -scale   
                       option of read_vcd/read_tcf/read_saif commands.    
  1   Info  RPT-7      Time taken to report power.                        
  1 Warning RPT_DP-100 The filename, column and line number information   
                       will not be available in the report.               
                       You must set the 'hdl_track_filename_row_col'      
                       attribute to 'true' (before elaborate) to enable   
                       filename, column, and line number tracking in the  
                       datapath report.                                   
  1   Info  RTLOPT-1   Optimizing RTL.                                    
  4   Info  RTLOPT-19  Grouping carry-save logic.                         
  1   Info  RTLOPT-2   Done optimizing RTL.                               
  2   Info  RTLOPT-20  Accepted carry-save configuration.                 
  3   Info  RTLOPT-21  Rejected carry-save configuration.                 
  4   Info  RTLOPT-23  Done grouping carry-save logic.                    
  1   Info  RTLOPT-30  Accepted resource sharing opportunity.             
  1   Info  SYNTH-1    Synthesizing.                                      
  1   Info  SYNTH-13   Gating clocks.                                     
  1   Info  SYNTH-2    Done synthesizing.                                 
  1   Info  SYNTH-4    Mapping.                                           
  1   Info  SYNTH-5    Done mapping.                                      

