/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [4:0] _02_;
  wire [6:0] _03_;
  wire [6:0] _04_;
  reg [10:0] _05_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire [25:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [4:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_10z[1] | celloutsig_0_5z;
  assign celloutsig_0_14z = celloutsig_0_2z | celloutsig_0_5z;
  assign celloutsig_0_16z = _00_ | celloutsig_0_14z;
  assign celloutsig_0_36z = celloutsig_0_15z[7] ^ celloutsig_0_19z;
  assign celloutsig_1_4z = celloutsig_1_3z[2] ^ celloutsig_1_2z[2];
  assign celloutsig_1_18z = celloutsig_1_9z ^ celloutsig_1_7z;
  assign celloutsig_0_25z = celloutsig_0_12z ^ celloutsig_0_21z;
  assign celloutsig_0_44z = { _01_[4:2], _00_, _01_[0] } + { _02_[4:3], celloutsig_0_26z };
  assign celloutsig_0_26z = { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_9z } + celloutsig_0_15z[7:5];
  reg [6:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _15_ <= 7'h00;
    else _15_ <= in_data[64:58];
  assign { _03_[6:5], _01_[4:2], _00_, _01_[0] } = _15_;
  reg [6:0] _16_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _16_ <= 7'h00;
    else _16_ <= { in_data[25:23], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z };
  assign { _02_[4:3], _04_[4:0] } = _16_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _05_ <= 11'h000;
    else _05_ <= { _02_[4:3], _04_[4:1], celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_6z } == { celloutsig_1_5z[5:1], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_9z = { in_data[67:64], celloutsig_0_2z, celloutsig_0_3z } == { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } > { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_1z[2:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z } > { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_3z = { in_data[82:72], celloutsig_0_2z } <= { in_data[38:29], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[59:55] < in_data[4:0];
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z } < { celloutsig_0_10z[9:0], celloutsig_0_7z };
  assign celloutsig_0_2z = celloutsig_0_1z < { in_data[25:23], celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_26z % { 1'h1, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_1_6z = { celloutsig_1_2z[5:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[8:7], celloutsig_1_3z };
  assign celloutsig_0_37z = { _05_[1:0], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_31z } * { _05_[4:2], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_36z, celloutsig_0_13z, _05_ };
  assign celloutsig_1_1z = in_data[124:115] * in_data[154:145];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } * { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[190:177], celloutsig_1_4z } * { celloutsig_1_2z[4:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_1z } * in_data[10:6];
  assign celloutsig_0_10z = { _01_[4:2], _00_, _01_[0], celloutsig_0_7z, celloutsig_0_5z } * { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_13z = { _01_[3:2], _00_, _01_[0] } * celloutsig_0_1z;
  assign celloutsig_0_20z = in_data[25:22] * _05_[3:0];
  assign celloutsig_0_31z = { celloutsig_0_7z, celloutsig_0_9z } * { in_data[28], celloutsig_0_7z };
  assign celloutsig_1_19z = | { celloutsig_1_8z[9:1], celloutsig_1_11z };
  assign celloutsig_0_19z = | { celloutsig_0_15z[8:2], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_7z = | celloutsig_1_6z;
  assign celloutsig_1_11z = | celloutsig_1_5z[6:1];
  assign celloutsig_0_41z = ~^ { celloutsig_0_20z[2], celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_11z };
  assign celloutsig_1_0z = ~^ in_data[161:152];
  assign celloutsig_0_5z = ~^ { _00_, celloutsig_0_1z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_15z[8:2], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_0_45z = celloutsig_0_37z[14:12] >>> { celloutsig_0_13z[1:0], celloutsig_0_41z };
  assign celloutsig_1_2z = in_data[104:98] >>> { in_data[186:182], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[9:7] >>> in_data[125:123];
  assign celloutsig_0_1z = in_data[94:91] >>> { in_data[11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = in_data[29:20] >>> { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_13z };
  assign _01_[1] = _00_;
  assign _02_[2:0] = celloutsig_0_26z;
  assign _03_[4:0] = { _01_[4:2], _00_, _01_[0] };
  assign _04_[6:5] = _02_[4:3];
  assign { out_data[128], out_data[96], out_data[36:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
