// Seed: 3475572169
module module_0 (
    id_1
);
  inout logic [7:0] id_1;
  always @(negedge id_1[1 : 1]) begin : LABEL_0
    wait (-1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (id_3);
  output logic [7:0] id_2;
  output tri0 id_1;
  assign id_2[-1] = 1 > id_3[-1];
  wire id_6;
  assign id_1 = -1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 : module_2] id_11;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout reg id_4;
  inout wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_9,
      id_5,
      id_9,
      id_14,
      id_14,
      id_12,
      id_2
  );
  output reg id_1;
  wand id_15 = -1'b0, id_16;
  always_ff @(posedge id_16)
    if (1) begin : LABEL_0
      id_4 = id_11;
    end else id_1 <= 1;
  logic id_17;
  ;
  wire id_18;
  ;
  wire id_19, id_20, id_21;
  assign id_12 = id_20;
endmodule
