

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_11_4_4_0_0_1u_config10_s'
================================================================
* Date:           Wed Feb 21 17:49:26 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91| 0.455 us | 0.455 us |   91|   91|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain         |       80|       80|        10|          -|          -|     8|    no    |
        | + CopyMain       |        8|        8|         1|          -|          -|     8|    no    |
        |- PadBottomWidth  |        9|        9|         1|          -|          -|     9|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ 0, %0 ], [ %i, %PadMain_end ]"   --->   Operation 8 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.30ns)   --->   "%icmp_ln59 = icmp eq i4 %i1_0, -8" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 9 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.73ns)   --->   "%i = add i4 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %PadBottom_begin, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str46) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 13 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str46)" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 14 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 15 'br' <Predicate = (!icmp_ln59)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str50) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 16 'specloopname' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str50)" [firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 17 'specregionbegin' 'tmp' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 18 'br' <Predicate = (icmp_ln59)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ 0, %PadMain_begin ], [ %j_1, %3 ]"   --->   Operation 19 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln65 = icmp eq i4 %j3_0, -8" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 20 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 21 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 22 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %PadMain_end, label %3" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str48) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_V_data_V_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 25 'read' 'data_V_data_V_read' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_0_V = trunc i16 %data_V_data_V_read to i11" [firmware/nnet_utils/nnet_padding_stream.h:24->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 26 'trunc' 'tmp_data_0_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %res_V_data_V, i11 %tmp_data_0_V)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 27 'write' <Predicate = (!icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 1> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 28 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str49) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:69]   --->   Operation 29 'specloopname' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %res_V_data_V, i11 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70]   --->   Operation 30 'write' <Predicate = (icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 1> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str46, i32 %tmp_1)" [firmware/nnet_utils/nnet_padding_stream.h:72]   --->   Operation 31 'specregionend' 'empty_25' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 32 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.18>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%j6_0 = phi i4 [ 0, %PadBottom_begin ], [ %j, %5 ]"   --->   Operation 33 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.30ns)   --->   "%icmp_ln77 = icmp eq i4 %j6_0, -7" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 34 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 35 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.73ns)   --->   "%j = add i4 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 36 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %PadBottom_end, label %5" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str51) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %res_V_data_V, i11 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:78]   --->   Operation 39 'write' <Predicate = (!icmp_ln77)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 1> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %4" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 40 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str50, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:80]   --->   Operation 41 'specregionend' 'empty_27' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 42 'ret' <Predicate = (icmp_ln77)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
br_ln59            (br               ) [ 01110]
i1_0               (phi              ) [ 00100]
icmp_ln59          (icmp             ) [ 00110]
empty              (speclooptripcount) [ 00000]
i                  (add              ) [ 01110]
br_ln59            (br               ) [ 00000]
specloopname_ln59  (specloopname     ) [ 00000]
tmp_1              (specregionbegin  ) [ 00010]
br_ln65            (br               ) [ 00110]
specloopname_ln75  (specloopname     ) [ 00000]
tmp                (specregionbegin  ) [ 00001]
br_ln77            (br               ) [ 00111]
j3_0               (phi              ) [ 00010]
icmp_ln65          (icmp             ) [ 00110]
empty_24           (speclooptripcount) [ 00000]
j_1                (add              ) [ 00110]
br_ln65            (br               ) [ 00000]
specloopname_ln65  (specloopname     ) [ 00000]
data_V_data_V_read (read             ) [ 00000]
tmp_data_0_V       (trunc            ) [ 00000]
write_ln26         (write            ) [ 00000]
br_ln65            (br               ) [ 00110]
specloopname_ln69  (specloopname     ) [ 00000]
write_ln15         (write            ) [ 00000]
empty_25           (specregionend    ) [ 00000]
br_ln59            (br               ) [ 01110]
j6_0               (phi              ) [ 00001]
icmp_ln77          (icmp             ) [ 00001]
empty_26           (speclooptripcount) [ 00000]
j                  (add              ) [ 00101]
br_ln77            (br               ) [ 00000]
specloopname_ln77  (specloopname     ) [ 00000]
write_ln15         (write            ) [ 00000]
br_ln77            (br               ) [ 00101]
empty_27           (specregionend    ) [ 00000]
ret_ln81           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="data_V_data_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_data_V_read/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="11" slack="0"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/3 write_ln15/3 write_ln15/4 "/>
</bind>
</comp>

<comp id="84" class="1005" name="i1_0_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="1"/>
<pin id="86" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="i1_0_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="j3_0_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="1"/>
<pin id="97" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="j3_0_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/3 "/>
</bind>
</comp>

<comp id="106" class="1005" name="j6_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="1"/>
<pin id="108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="j6_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln59_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln65_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_data_0_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln77_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="169" class="1005" name="j_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="j_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="56" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="60" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="88" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="88" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="99" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="99" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="70" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="150"><net_src comp="110" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="64" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="110" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="123" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="172"><net_src comp="135" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="180"><net_src comp="152" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="110" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_V | {3 4 }
 - Input state : 
	Port: zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<11,4,4,0,0>,1u>,config10> : data_V_data_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln59 : 1
		i : 1
		br_ln59 : 2
	State 3
		icmp_ln65 : 1
		j_1 : 1
		br_ln65 : 2
		write_ln26 : 1
	State 4
		icmp_ln77 : 1
		j : 1
		br_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |            i_fu_123           |    0    |    13   |
|    add   |           j_1_fu_135          |    0    |    13   |
|          |            j_fu_152           |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln59_fu_117       |    0    |    9    |
|   icmp   |        icmp_ln65_fu_129       |    0    |    9    |
|          |        icmp_ln77_fu_146       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|   read   | data_V_data_V_read_read_fu_70 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_76        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |      tmp_data_0_V_fu_141      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    66   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
| i1_0_reg_84|    4   |
|  i_reg_161 |    4   |
| j3_0_reg_95|    4   |
|j6_0_reg_106|    4   |
| j_1_reg_169|    4   |
|  j_reg_177 |    4   |
+------------+--------+
|    Total   |   24   |
+------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_76 |  p2  |   2  |  11  |   22   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   22   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   66   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   24   |   75   |
+-----------+--------+--------+--------+
