Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar 21 20:32:47 2024
| Host         : LAPTOP-SDV26TG8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2597)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7328)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2597)
---------------------------
 There are 890 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/U2/PC/Q_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7328)
---------------------------------------------------
 There are 7328 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7374          inf        0.000                      0                 7374           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7374 Endpoints
Min Delay          7374 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.316ns  (logic 9.115ns (23.184%)  route 30.201ns (76.816%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=19, routed)          1.282     1.800    U11/vga_controller/h_count_reg_n_0_[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I3_O)        0.150     1.950 r  U11/vga_controller/display_data_reg_0_63_0_2_i_25/O
                         net (fo=11, routed)          1.393     3.343    U11/vga_controller/vga_b[0]_66
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.326     3.669 r  U11/vga_controller/vga_b[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.433     4.102    U11/vga_controller/vga_b[0]_INST_0_i_18_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.226 f  U11/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=43, routed)          0.502     4.728    U11/vga_controller/vga_b[0]_63
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.852 r  U11/vga_controller/display_data_reg_0_63_0_2_i_20/O
                         net (fo=10, routed)          0.787     5.639    U11/vga_display/v_count_reg[0]_26
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  U11/vga_display/display_data_reg_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     5.763    U11/vga_controller/S[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.990 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=512, routed)         6.247    12.236    U11/vga_display/display_data_reg_3840_3903_0_2/ADDRA4
    SLICE_X6Y36          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    12.539 r  U11/vga_display/display_data_reg_3840_3903_0_2/RAMA/O
                         net (fo=1, routed)           1.001    13.540    U11/vga_display/display_data_reg_3840_3903_0_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.664    U11/vga_display/text_ascii_carry_i_119_n_0
    SLICE_X5Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.881 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.881    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X5Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.975 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.423    15.399    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.316    15.715 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.925    16.640    U11/vga_display/text_ascii0[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124    16.764 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.764    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.011 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.934    17.945    U11/vga_display/font_addr0[0]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.299    18.244 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    18.244    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.824 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         5.710    24.534    U11/vga_controller/sel[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    24.836 r  U11/vga_controller/g59_b4/O
                         net (fo=1, routed)           0.000    24.836    U11/vga_controller/g59_b4_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    25.053 r  U11/vga_controller/vga_b[0]_INST_0_i_210/O
                         net (fo=1, routed)           0.000    25.053    U11/vga_controller/vga_b[0]_INST_0_i_210_n_0
    SLICE_X4Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    25.147 r  U11/vga_controller/vga_b[0]_INST_0_i_84/O
                         net (fo=1, routed)           0.971    26.119    U11/vga_controller/vga_b[0]_INST_0_i_84_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.316    26.435 r  U11/vga_controller/vga_b[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.435    U11/vga_controller/vga_b[0]_INST_0_i_40_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    26.652 r  U11/vga_controller/vga_b[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.652    U11/vga_controller/vga_b[0]_INST_0_i_21_n_0
    SLICE_X3Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    26.746 r  U11/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.685    27.431    U11/vga_controller/vga_display/font_data[4]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.316    27.747 r  U11/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.763    28.510    U11/vga_controller/vga_b[0]_INST_0_i_1_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.634 r  U11/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          7.144    35.778    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    39.316 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.316    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.172ns  (logic 9.112ns (23.262%)  route 30.060ns (76.738%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=19, routed)          1.282     1.800    U11/vga_controller/h_count_reg_n_0_[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I3_O)        0.150     1.950 r  U11/vga_controller/display_data_reg_0_63_0_2_i_25/O
                         net (fo=11, routed)          1.393     3.343    U11/vga_controller/vga_b[0]_66
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.326     3.669 r  U11/vga_controller/vga_b[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.433     4.102    U11/vga_controller/vga_b[0]_INST_0_i_18_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.226 f  U11/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=43, routed)          0.502     4.728    U11/vga_controller/vga_b[0]_63
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.852 r  U11/vga_controller/display_data_reg_0_63_0_2_i_20/O
                         net (fo=10, routed)          0.787     5.639    U11/vga_display/v_count_reg[0]_26
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  U11/vga_display/display_data_reg_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     5.763    U11/vga_controller/S[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.990 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=512, routed)         6.247    12.236    U11/vga_display/display_data_reg_3840_3903_0_2/ADDRA4
    SLICE_X6Y36          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    12.539 r  U11/vga_display/display_data_reg_3840_3903_0_2/RAMA/O
                         net (fo=1, routed)           1.001    13.540    U11/vga_display/display_data_reg_3840_3903_0_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.664    U11/vga_display/text_ascii_carry_i_119_n_0
    SLICE_X5Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.881 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.881    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X5Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.975 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.423    15.399    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.316    15.715 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.925    16.640    U11/vga_display/text_ascii0[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124    16.764 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.764    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.011 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.934    17.945    U11/vga_display/font_addr0[0]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.299    18.244 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    18.244    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.824 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         5.710    24.534    U11/vga_controller/sel[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    24.836 r  U11/vga_controller/g59_b4/O
                         net (fo=1, routed)           0.000    24.836    U11/vga_controller/g59_b4_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    25.053 r  U11/vga_controller/vga_b[0]_INST_0_i_210/O
                         net (fo=1, routed)           0.000    25.053    U11/vga_controller/vga_b[0]_INST_0_i_210_n_0
    SLICE_X4Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    25.147 r  U11/vga_controller/vga_b[0]_INST_0_i_84/O
                         net (fo=1, routed)           0.971    26.119    U11/vga_controller/vga_b[0]_INST_0_i_84_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.316    26.435 r  U11/vga_controller/vga_b[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.435    U11/vga_controller/vga_b[0]_INST_0_i_40_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    26.652 r  U11/vga_controller/vga_b[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.652    U11/vga_controller/vga_b[0]_INST_0_i_21_n_0
    SLICE_X3Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    26.746 r  U11/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.685    27.431    U11/vga_controller/vga_display/font_data[4]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.316    27.747 r  U11/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.763    28.510    U11/vga_controller/vga_b[0]_INST_0_i_1_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.634 r  U11/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          7.003    35.637    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    39.172 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.172    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.033ns  (logic 9.124ns (23.375%)  route 29.909ns (76.625%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=19, routed)          1.282     1.800    U11/vga_controller/h_count_reg_n_0_[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I3_O)        0.150     1.950 r  U11/vga_controller/display_data_reg_0_63_0_2_i_25/O
                         net (fo=11, routed)          1.393     3.343    U11/vga_controller/vga_b[0]_66
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.326     3.669 r  U11/vga_controller/vga_b[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.433     4.102    U11/vga_controller/vga_b[0]_INST_0_i_18_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.226 f  U11/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=43, routed)          0.502     4.728    U11/vga_controller/vga_b[0]_63
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.852 r  U11/vga_controller/display_data_reg_0_63_0_2_i_20/O
                         net (fo=10, routed)          0.787     5.639    U11/vga_display/v_count_reg[0]_26
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  U11/vga_display/display_data_reg_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     5.763    U11/vga_controller/S[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.990 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=512, routed)         6.247    12.236    U11/vga_display/display_data_reg_3840_3903_0_2/ADDRA4
    SLICE_X6Y36          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    12.539 r  U11/vga_display/display_data_reg_3840_3903_0_2/RAMA/O
                         net (fo=1, routed)           1.001    13.540    U11/vga_display/display_data_reg_3840_3903_0_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.664    U11/vga_display/text_ascii_carry_i_119_n_0
    SLICE_X5Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.881 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.881    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X5Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.975 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.423    15.399    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.316    15.715 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.925    16.640    U11/vga_display/text_ascii0[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124    16.764 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.764    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.011 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.934    17.945    U11/vga_display/font_addr0[0]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.299    18.244 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    18.244    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.824 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         5.710    24.534    U11/vga_controller/sel[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    24.836 r  U11/vga_controller/g59_b4/O
                         net (fo=1, routed)           0.000    24.836    U11/vga_controller/g59_b4_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    25.053 r  U11/vga_controller/vga_b[0]_INST_0_i_210/O
                         net (fo=1, routed)           0.000    25.053    U11/vga_controller/vga_b[0]_INST_0_i_210_n_0
    SLICE_X4Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    25.147 r  U11/vga_controller/vga_b[0]_INST_0_i_84/O
                         net (fo=1, routed)           0.971    26.119    U11/vga_controller/vga_b[0]_INST_0_i_84_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.316    26.435 r  U11/vga_controller/vga_b[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.435    U11/vga_controller/vga_b[0]_INST_0_i_40_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    26.652 r  U11/vga_controller/vga_b[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.652    U11/vga_controller/vga_b[0]_INST_0_i_21_n_0
    SLICE_X3Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    26.746 r  U11/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.685    27.431    U11/vga_controller/vga_display/font_data[4]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.316    27.747 r  U11/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.763    28.510    U11/vga_controller/vga_b[0]_INST_0_i_1_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.634 r  U11/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.852    35.486    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    39.033 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.033    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.882ns  (logic 9.123ns (23.464%)  route 29.758ns (76.536%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=19, routed)          1.282     1.800    U11/vga_controller/h_count_reg_n_0_[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I3_O)        0.150     1.950 r  U11/vga_controller/display_data_reg_0_63_0_2_i_25/O
                         net (fo=11, routed)          1.393     3.343    U11/vga_controller/vga_b[0]_66
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.326     3.669 r  U11/vga_controller/vga_b[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.433     4.102    U11/vga_controller/vga_b[0]_INST_0_i_18_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.226 f  U11/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=43, routed)          0.502     4.728    U11/vga_controller/vga_b[0]_63
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.852 r  U11/vga_controller/display_data_reg_0_63_0_2_i_20/O
                         net (fo=10, routed)          0.787     5.639    U11/vga_display/v_count_reg[0]_26
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  U11/vga_display/display_data_reg_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     5.763    U11/vga_controller/S[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.990 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=512, routed)         6.247    12.236    U11/vga_display/display_data_reg_3840_3903_0_2/ADDRA4
    SLICE_X6Y36          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    12.539 r  U11/vga_display/display_data_reg_3840_3903_0_2/RAMA/O
                         net (fo=1, routed)           1.001    13.540    U11/vga_display/display_data_reg_3840_3903_0_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.664    U11/vga_display/text_ascii_carry_i_119_n_0
    SLICE_X5Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.881 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.881    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X5Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.975 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.423    15.399    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.316    15.715 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.925    16.640    U11/vga_display/text_ascii0[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124    16.764 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.764    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.011 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.934    17.945    U11/vga_display/font_addr0[0]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.299    18.244 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    18.244    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.824 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         5.710    24.534    U11/vga_controller/sel[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    24.836 r  U11/vga_controller/g59_b4/O
                         net (fo=1, routed)           0.000    24.836    U11/vga_controller/g59_b4_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    25.053 r  U11/vga_controller/vga_b[0]_INST_0_i_210/O
                         net (fo=1, routed)           0.000    25.053    U11/vga_controller/vga_b[0]_INST_0_i_210_n_0
    SLICE_X4Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    25.147 r  U11/vga_controller/vga_b[0]_INST_0_i_84/O
                         net (fo=1, routed)           0.971    26.119    U11/vga_controller/vga_b[0]_INST_0_i_84_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.316    26.435 r  U11/vga_controller/vga_b[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.435    U11/vga_controller/vga_b[0]_INST_0_i_40_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    26.652 r  U11/vga_controller/vga_b[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.652    U11/vga_controller/vga_b[0]_INST_0_i_21_n_0
    SLICE_X3Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    26.746 r  U11/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.685    27.431    U11/vga_controller/vga_display/font_data[4]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.316    27.747 r  U11/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.763    28.510    U11/vga_controller/vga_b[0]_INST_0_i_1_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.634 r  U11/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.701    35.335    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    38.882 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.882    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.731ns  (logic 9.123ns (23.556%)  route 29.607ns (76.444%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=19, routed)          1.282     1.800    U11/vga_controller/h_count_reg_n_0_[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I3_O)        0.150     1.950 r  U11/vga_controller/display_data_reg_0_63_0_2_i_25/O
                         net (fo=11, routed)          1.393     3.343    U11/vga_controller/vga_b[0]_66
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.326     3.669 r  U11/vga_controller/vga_b[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.433     4.102    U11/vga_controller/vga_b[0]_INST_0_i_18_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.226 f  U11/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=43, routed)          0.502     4.728    U11/vga_controller/vga_b[0]_63
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.852 r  U11/vga_controller/display_data_reg_0_63_0_2_i_20/O
                         net (fo=10, routed)          0.787     5.639    U11/vga_display/v_count_reg[0]_26
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  U11/vga_display/display_data_reg_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     5.763    U11/vga_controller/S[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.990 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=512, routed)         6.247    12.236    U11/vga_display/display_data_reg_3840_3903_0_2/ADDRA4
    SLICE_X6Y36          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    12.539 r  U11/vga_display/display_data_reg_3840_3903_0_2/RAMA/O
                         net (fo=1, routed)           1.001    13.540    U11/vga_display/display_data_reg_3840_3903_0_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.664    U11/vga_display/text_ascii_carry_i_119_n_0
    SLICE_X5Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.881 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.881    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X5Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.975 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.423    15.399    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.316    15.715 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.925    16.640    U11/vga_display/text_ascii0[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124    16.764 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.764    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.011 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.934    17.945    U11/vga_display/font_addr0[0]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.299    18.244 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    18.244    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.824 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         5.710    24.534    U11/vga_controller/sel[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    24.836 r  U11/vga_controller/g59_b4/O
                         net (fo=1, routed)           0.000    24.836    U11/vga_controller/g59_b4_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    25.053 r  U11/vga_controller/vga_b[0]_INST_0_i_210/O
                         net (fo=1, routed)           0.000    25.053    U11/vga_controller/vga_b[0]_INST_0_i_210_n_0
    SLICE_X4Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    25.147 r  U11/vga_controller/vga_b[0]_INST_0_i_84/O
                         net (fo=1, routed)           0.971    26.119    U11/vga_controller/vga_b[0]_INST_0_i_84_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.316    26.435 r  U11/vga_controller/vga_b[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.435    U11/vga_controller/vga_b[0]_INST_0_i_40_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    26.652 r  U11/vga_controller/vga_b[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.652    U11/vga_controller/vga_b[0]_INST_0_i_21_n_0
    SLICE_X3Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    26.746 r  U11/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.685    27.431    U11/vga_controller/vga_display/font_data[4]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.316    27.747 r  U11/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.763    28.510    U11/vga_controller/vga_b[0]_INST_0_i_1_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.634 r  U11/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.550    35.184    Green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    38.731 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.731    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.578ns  (logic 9.122ns (23.645%)  route 29.456ns (76.355%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=19, routed)          1.282     1.800    U11/vga_controller/h_count_reg_n_0_[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I3_O)        0.150     1.950 r  U11/vga_controller/display_data_reg_0_63_0_2_i_25/O
                         net (fo=11, routed)          1.393     3.343    U11/vga_controller/vga_b[0]_66
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.326     3.669 r  U11/vga_controller/vga_b[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.433     4.102    U11/vga_controller/vga_b[0]_INST_0_i_18_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.226 f  U11/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=43, routed)          0.502     4.728    U11/vga_controller/vga_b[0]_63
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.852 r  U11/vga_controller/display_data_reg_0_63_0_2_i_20/O
                         net (fo=10, routed)          0.787     5.639    U11/vga_display/v_count_reg[0]_26
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  U11/vga_display/display_data_reg_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     5.763    U11/vga_controller/S[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.990 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=512, routed)         6.247    12.236    U11/vga_display/display_data_reg_3840_3903_0_2/ADDRA4
    SLICE_X6Y36          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    12.539 r  U11/vga_display/display_data_reg_3840_3903_0_2/RAMA/O
                         net (fo=1, routed)           1.001    13.540    U11/vga_display/display_data_reg_3840_3903_0_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.664    U11/vga_display/text_ascii_carry_i_119_n_0
    SLICE_X5Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.881 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.881    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X5Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.975 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.423    15.399    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.316    15.715 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.925    16.640    U11/vga_display/text_ascii0[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124    16.764 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.764    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.011 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.934    17.945    U11/vga_display/font_addr0[0]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.299    18.244 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    18.244    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.824 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         5.710    24.534    U11/vga_controller/sel[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    24.836 r  U11/vga_controller/g59_b4/O
                         net (fo=1, routed)           0.000    24.836    U11/vga_controller/g59_b4_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    25.053 r  U11/vga_controller/vga_b[0]_INST_0_i_210/O
                         net (fo=1, routed)           0.000    25.053    U11/vga_controller/vga_b[0]_INST_0_i_210_n_0
    SLICE_X4Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    25.147 r  U11/vga_controller/vga_b[0]_INST_0_i_84/O
                         net (fo=1, routed)           0.971    26.119    U11/vga_controller/vga_b[0]_INST_0_i_84_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.316    26.435 r  U11/vga_controller/vga_b[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.435    U11/vga_controller/vga_b[0]_INST_0_i_40_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    26.652 r  U11/vga_controller/vga_b[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.652    U11/vga_controller/vga_b[0]_INST_0_i_21_n_0
    SLICE_X3Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    26.746 r  U11/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.685    27.431    U11/vga_controller/vga_display/font_data[4]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.316    27.747 r  U11/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.763    28.510    U11/vga_controller/vga_b[0]_INST_0_i_1_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.634 r  U11/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.399    35.033    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    38.578 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.578    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.434ns  (logic 9.129ns (23.751%)  route 29.305ns (76.249%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=19, routed)          1.282     1.800    U11/vga_controller/h_count_reg_n_0_[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I3_O)        0.150     1.950 r  U11/vga_controller/display_data_reg_0_63_0_2_i_25/O
                         net (fo=11, routed)          1.393     3.343    U11/vga_controller/vga_b[0]_66
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.326     3.669 r  U11/vga_controller/vga_b[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.433     4.102    U11/vga_controller/vga_b[0]_INST_0_i_18_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.226 f  U11/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=43, routed)          0.502     4.728    U11/vga_controller/vga_b[0]_63
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.852 r  U11/vga_controller/display_data_reg_0_63_0_2_i_20/O
                         net (fo=10, routed)          0.787     5.639    U11/vga_display/v_count_reg[0]_26
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  U11/vga_display/display_data_reg_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     5.763    U11/vga_controller/S[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.990 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=512, routed)         6.247    12.236    U11/vga_display/display_data_reg_3840_3903_0_2/ADDRA4
    SLICE_X6Y36          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    12.539 r  U11/vga_display/display_data_reg_3840_3903_0_2/RAMA/O
                         net (fo=1, routed)           1.001    13.540    U11/vga_display/display_data_reg_3840_3903_0_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.664    U11/vga_display/text_ascii_carry_i_119_n_0
    SLICE_X5Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.881 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.881    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X5Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.975 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.423    15.399    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.316    15.715 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.925    16.640    U11/vga_display/text_ascii0[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124    16.764 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.764    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.011 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.934    17.945    U11/vga_display/font_addr0[0]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.299    18.244 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    18.244    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.824 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         5.710    24.534    U11/vga_controller/sel[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    24.836 r  U11/vga_controller/g59_b4/O
                         net (fo=1, routed)           0.000    24.836    U11/vga_controller/g59_b4_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    25.053 r  U11/vga_controller/vga_b[0]_INST_0_i_210/O
                         net (fo=1, routed)           0.000    25.053    U11/vga_controller/vga_b[0]_INST_0_i_210_n_0
    SLICE_X4Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    25.147 r  U11/vga_controller/vga_b[0]_INST_0_i_84/O
                         net (fo=1, routed)           0.971    26.119    U11/vga_controller/vga_b[0]_INST_0_i_84_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.316    26.435 r  U11/vga_controller/vga_b[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.435    U11/vga_controller/vga_b[0]_INST_0_i_40_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    26.652 r  U11/vga_controller/vga_b[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.652    U11/vga_controller/vga_b[0]_INST_0_i_21_n_0
    SLICE_X3Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    26.746 r  U11/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.685    27.431    U11/vga_controller/vga_display/font_data[4]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.316    27.747 r  U11/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.763    28.510    U11/vga_controller/vga_b[0]_INST_0_i_1_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.634 r  U11/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.248    34.882    Blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    38.434 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.434    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.283ns  (logic 9.128ns (23.844%)  route 29.155ns (76.156%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=19, routed)          1.282     1.800    U11/vga_controller/h_count_reg_n_0_[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I3_O)        0.150     1.950 r  U11/vga_controller/display_data_reg_0_63_0_2_i_25/O
                         net (fo=11, routed)          1.393     3.343    U11/vga_controller/vga_b[0]_66
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.326     3.669 r  U11/vga_controller/vga_b[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.433     4.102    U11/vga_controller/vga_b[0]_INST_0_i_18_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.226 f  U11/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=43, routed)          0.502     4.728    U11/vga_controller/vga_b[0]_63
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.852 r  U11/vga_controller/display_data_reg_0_63_0_2_i_20/O
                         net (fo=10, routed)          0.787     5.639    U11/vga_display/v_count_reg[0]_26
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  U11/vga_display/display_data_reg_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     5.763    U11/vga_controller/S[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.990 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=512, routed)         6.247    12.236    U11/vga_display/display_data_reg_3840_3903_0_2/ADDRA4
    SLICE_X6Y36          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    12.539 r  U11/vga_display/display_data_reg_3840_3903_0_2/RAMA/O
                         net (fo=1, routed)           1.001    13.540    U11/vga_display/display_data_reg_3840_3903_0_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.664    U11/vga_display/text_ascii_carry_i_119_n_0
    SLICE_X5Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.881 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.881    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X5Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.975 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.423    15.399    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.316    15.715 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.925    16.640    U11/vga_display/text_ascii0[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124    16.764 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.764    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.011 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.934    17.945    U11/vga_display/font_addr0[0]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.299    18.244 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    18.244    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.824 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         5.710    24.534    U11/vga_controller/sel[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    24.836 r  U11/vga_controller/g59_b4/O
                         net (fo=1, routed)           0.000    24.836    U11/vga_controller/g59_b4_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    25.053 r  U11/vga_controller/vga_b[0]_INST_0_i_210/O
                         net (fo=1, routed)           0.000    25.053    U11/vga_controller/vga_b[0]_INST_0_i_210_n_0
    SLICE_X4Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    25.147 r  U11/vga_controller/vga_b[0]_INST_0_i_84/O
                         net (fo=1, routed)           0.971    26.119    U11/vga_controller/vga_b[0]_INST_0_i_84_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.316    26.435 r  U11/vga_controller/vga_b[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.435    U11/vga_controller/vga_b[0]_INST_0_i_40_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    26.652 r  U11/vga_controller/vga_b[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.652    U11/vga_controller/vga_b[0]_INST_0_i_21_n_0
    SLICE_X3Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    26.746 r  U11/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.685    27.431    U11/vga_controller/vga_display/font_data[4]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.316    27.747 r  U11/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.763    28.510    U11/vga_controller/vga_b[0]_INST_0_i_1_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.634 r  U11/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.097    34.732    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    38.283 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.283    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.962ns  (logic 9.100ns (23.973%)  route 28.861ns (76.027%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=19, routed)          1.282     1.800    U11/vga_controller/h_count_reg_n_0_[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I3_O)        0.150     1.950 r  U11/vga_controller/display_data_reg_0_63_0_2_i_25/O
                         net (fo=11, routed)          1.393     3.343    U11/vga_controller/vga_b[0]_66
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.326     3.669 r  U11/vga_controller/vga_b[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.433     4.102    U11/vga_controller/vga_b[0]_INST_0_i_18_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.226 f  U11/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=43, routed)          0.502     4.728    U11/vga_controller/vga_b[0]_63
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.852 r  U11/vga_controller/display_data_reg_0_63_0_2_i_20/O
                         net (fo=10, routed)          0.787     5.639    U11/vga_display/v_count_reg[0]_26
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  U11/vga_display/display_data_reg_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     5.763    U11/vga_controller/S[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.990 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=512, routed)         6.247    12.236    U11/vga_display/display_data_reg_3840_3903_0_2/ADDRA4
    SLICE_X6Y36          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    12.539 r  U11/vga_display/display_data_reg_3840_3903_0_2/RAMA/O
                         net (fo=1, routed)           1.001    13.540    U11/vga_display/display_data_reg_3840_3903_0_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.664    U11/vga_display/text_ascii_carry_i_119_n_0
    SLICE_X5Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.881 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.881    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X5Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.975 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.423    15.399    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.316    15.715 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.925    16.640    U11/vga_display/text_ascii0[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124    16.764 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.764    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.011 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.934    17.945    U11/vga_display/font_addr0[0]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.299    18.244 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    18.244    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.824 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         5.710    24.534    U11/vga_controller/sel[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    24.836 r  U11/vga_controller/g59_b4/O
                         net (fo=1, routed)           0.000    24.836    U11/vga_controller/g59_b4_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    25.053 r  U11/vga_controller/vga_b[0]_INST_0_i_210/O
                         net (fo=1, routed)           0.000    25.053    U11/vga_controller/vga_b[0]_INST_0_i_210_n_0
    SLICE_X4Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    25.147 r  U11/vga_controller/vga_b[0]_INST_0_i_84/O
                         net (fo=1, routed)           0.971    26.119    U11/vga_controller/vga_b[0]_INST_0_i_84_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.316    26.435 r  U11/vga_controller/vga_b[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.435    U11/vga_controller/vga_b[0]_INST_0_i_40_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    26.652 r  U11/vga_controller/vga_b[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.652    U11/vga_controller/vga_b[0]_INST_0_i_21_n_0
    SLICE_X3Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    26.746 r  U11/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.685    27.431    U11/vga_controller/vga_display/font_data[4]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.316    27.747 r  U11/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.763    28.510    U11/vga_controller/vga_b[0]_INST_0_i_1_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.634 r  U11/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.804    34.438    Blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    37.962 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.962    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.835ns  (logic 9.125ns (24.119%)  route 28.710ns (75.881%))
  Logic Levels:           25  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[2]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=19, routed)          1.282     1.800    U11/vga_controller/h_count_reg_n_0_[2]
    SLICE_X11Y61         LUT5 (Prop_lut5_I3_O)        0.150     1.950 r  U11/vga_controller/display_data_reg_0_63_0_2_i_25/O
                         net (fo=11, routed)          1.393     3.343    U11/vga_controller/vga_b[0]_66
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.326     3.669 r  U11/vga_controller/vga_b[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.433     4.102    U11/vga_controller/vga_b[0]_INST_0_i_18_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     4.226 f  U11/vga_controller/vga_b[0]_INST_0_i_3/O
                         net (fo=43, routed)          0.502     4.728    U11/vga_controller/vga_b[0]_63
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     4.852 r  U11/vga_controller/display_data_reg_0_63_0_2_i_20/O
                         net (fo=10, routed)          0.787     5.639    U11/vga_display/v_count_reg[0]_26
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     5.763 r  U11/vga_display/display_data_reg_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     5.763    U11/vga_controller/S[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.990 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=512, routed)         6.247    12.236    U11/vga_display/display_data_reg_3840_3903_0_2/ADDRA4
    SLICE_X6Y36          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    12.539 r  U11/vga_display/display_data_reg_3840_3903_0_2/RAMA/O
                         net (fo=1, routed)           1.001    13.540    U11/vga_display/display_data_reg_3840_3903_0_2_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U11/vga_display/text_ascii_carry_i_119/O
                         net (fo=1, routed)           0.000    13.664    U11/vga_display/text_ascii_carry_i_119_n_0
    SLICE_X5Y39          MUXF7 (Prop_muxf7_I1_O)      0.217    13.881 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    13.881    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X5Y39          MUXF8 (Prop_muxf8_I1_O)      0.094    13.975 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.423    15.399    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.316    15.715 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.925    16.640    U11/vga_display/text_ascii0[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124    16.764 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.764    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.011 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.934    17.945    U11/vga_display/font_addr0[0]
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.299    18.244 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    18.244    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.824 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         5.710    24.534    U11/vga_controller/sel[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.302    24.836 r  U11/vga_controller/g59_b4/O
                         net (fo=1, routed)           0.000    24.836    U11/vga_controller/g59_b4_n_0
    SLICE_X4Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    25.053 r  U11/vga_controller/vga_b[0]_INST_0_i_210/O
                         net (fo=1, routed)           0.000    25.053    U11/vga_controller/vga_b[0]_INST_0_i_210_n_0
    SLICE_X4Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    25.147 r  U11/vga_controller/vga_b[0]_INST_0_i_84/O
                         net (fo=1, routed)           0.971    26.119    U11/vga_controller/vga_b[0]_INST_0_i_84_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.316    26.435 r  U11/vga_controller/vga_b[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.435    U11/vga_controller/vga_b[0]_INST_0_i_40_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I1_O)      0.217    26.652 r  U11/vga_controller/vga_b[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.652    U11/vga_controller/vga_b[0]_INST_0_i_21_n_0
    SLICE_X3Y77          MUXF8 (Prop_muxf8_I1_O)      0.094    26.746 r  U11/vga_controller/vga_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.685    27.431    U11/vga_controller/vga_display/font_data[4]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.316    27.747 r  U11/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.763    28.510    U11/vga_controller/vga_b[0]_INST_0_i_1_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    28.634 r  U11/vga_controller/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.653    34.287    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    37.835 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.835    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter1_Lock_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.191ns (75.484%)  route 0.062ns (24.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[28]/C
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[28]/Q
                         net (fo=2, routed)           0.062     0.208    U10/counter1_Lock_reg_n_0_[28]
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.045     0.253 r  U10/counter1[27]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/p_1_in[27]
    SLICE_X1Y37          FDCE                                         r  U10/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.885%)  route 0.064ns (25.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[16]/C
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[16]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter1_Lock_reg_n_0_[16]
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.045     0.255 r  U10/counter1[15]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/p_1_in[15]
    SLICE_X1Y34          FDCE                                         r  U10/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.885%)  route 0.064ns (25.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[4]/C
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[4]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter1_Lock_reg_n_0_[4]
    SLICE_X1Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.255 r  U10/counter1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/p_1_in[3]
    SLICE_X1Y31          FDCE                                         r  U10/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.885%)  route 0.064ns (25.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[8]/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[8]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter1_Lock_reg_n_0_[8]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     0.255 r  U10/counter1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/p_1_in[7]
    SLICE_X1Y32          FDCE                                         r  U10/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.600%)  route 0.065ns (25.400%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[28]/C
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[28]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter1_Lock_reg_n_0_[28]
    SLICE_X1Y37          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter1[28]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/p_1_in[28]
    SLICE_X1Y37          FDCE                                         r  U10/counter1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.191ns (73.578%)  route 0.069ns (26.422%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[27]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[27]/Q
                         net (fo=2, routed)           0.069     0.215    U10/counter2_Lock_reg_n_0_[27]
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  U10/counter2[26]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U10/counter2[26]_i_1_n_0
    SLICE_X4Y37          FDCE                                         r  U10/counter2_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.191ns (73.007%)  route 0.071ns (26.993%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[24]/C
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[24]/Q
                         net (fo=2, routed)           0.071     0.217    U10/counter0_Lock_reg_n_0_[24]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.262 r  U10/counter0[24]_i_1/O
                         net (fo=1, routed)           0.000     0.262    U10/counter0[24]_i_1_n_0
    SLICE_X4Y36          FDCE                                         r  U10/counter0_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/M2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U10/clr2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.212ns (74.037%)  route 0.074ns (25.963%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE                         0.000     0.000 r  U10/M2_reg/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U10/M2_reg/Q
                         net (fo=6, routed)           0.074     0.241    U10/M2_reg_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.045     0.286 r  U10/clr2_i_1/O
                         net (fo=1, routed)           0.000     0.286    U10/clr2_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  U10/clr2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.191ns (66.542%)  route 0.096ns (33.458%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[13]/C
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[13]/Q
                         net (fo=2, routed)           0.096     0.242    U10/counter1_Lock_reg_n_0_[13]
    SLICE_X1Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.287 r  U10/counter1[12]_i_1/O
                         net (fo=1, routed)           0.000     0.287    U10/p_1_in[12]
    SLICE_X1Y33          FDCE                                         r  U10/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.191ns (66.542%)  route 0.096ns (33.458%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[13]/C
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[13]/Q
                         net (fo=2, routed)           0.096     0.242    U10/counter1_Lock_reg_n_0_[13]
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.045     0.287 r  U10/counter1[13]_i_1/O
                         net (fo=1, routed)           0.000     0.287    U10/p_1_in[13]
    SLICE_X1Y33          FDCE                                         r  U10/counter1_reg[13]/D
  -------------------------------------------------------------------    -------------------





