// Seed: 3335015812
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6
);
  tri0 id_8 = 1, id_9;
  module_0(
      id_8
  );
  initial begin
    id_2 = 1;
  end
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output tri1 id_2
);
  assign id_2 = id_1;
  uwire id_4 = id_4;
  always_latch id_4 = 1;
  module_0(
      id_4
  );
  assign id_2 = 1;
endmodule
