$date
	Thu May  6 23:10:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Final_test $end
$var wire 3 ! Z_tb [2:0] $end
$var reg 1 " S_tb $end
$var reg 1 # U_tb $end
$var reg 1 $ X_tb $end
$scope module test1 $end
$var wire 1 " S $end
$var wire 1 # U $end
$var wire 1 $ X $end
$var wire 3 % Z [2:0] $end
$var reg 1 & L $end
$var reg 4 ' PS [3:0] $end
$scope module out1 $end
$var wire 1 & A $end
$var wire 4 ( B [3:0] $end
$var wire 3 ) Z [2:0] $end
$var reg 3 * F [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
0&
b0 %
x$
0#
0"
b0 !
$end
#1
b100 !
b100 %
b100 )
b100 *
b1 '
b1 (
1"
1#
#2
b10 '
b10 (
0$
0#
#3
b11 '
b11 (
1$
1#
#4
b100 '
b100 (
0$
0#
#5
b101 '
b101 (
1#
#6
b110 !
b110 %
b110 )
b110 *
b111 '
b111 (
0#
#7
b1 '
b1 (
1&
1#
#8
b111 !
b111 %
b111 )
b111 *
b1000 '
b1000 (
1$
0#
#9
b1100 '
b1100 (
1#
#10
b1000 '
b1000 (
0#
#11
b1001 '
b1001 (
0$
1#
#12
b1010 '
b1010 (
1$
0#
#13
b1011 '
b1011 (
0$
1#
#14
b110 !
b110 %
b110 )
b110 *
b1 '
b1 (
0#
#15
b10 '
b10 (
1#
#16
b11 '
b11 (
1$
0#
#17
b100 '
b100 (
0$
1#
#18
b101 '
b101 (
0#
#19
b100 !
b100 %
b100 )
b100 *
b110 '
b110 (
1#
#20
b1 '
b1 (
0&
0#
