{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 11:04:04 2013 " "Info: Processing started: Wed May 15 11:04:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flipflopd_presetclear -c flipflopd_presetclear " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off flipflopd_presetclear -c flipflopd_presetclear" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd_presetclear.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flipflopd_presetclear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLIPFLOPD_PRESETCLEAR-COMPORTAMENTAL " "Info: Found design unit 1: FLIPFLOPD_PRESETCLEAR-COMPORTAMENTAL" {  } { { "flipflopd_presetclear.vhd" "" { Text "C:/Users/Thiago/Desktop/Work2/flipflopd_presetclear/flipflopd_presetclear.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FLIPFLOPD_PRESETCLEAR " "Info: Found entity 1: FLIPFLOPD_PRESETCLEAR" {  } { { "flipflopd_presetclear.vhd" "" { Text "C:/Users/Thiago/Desktop/Work2/flipflopd_presetclear/flipflopd_presetclear.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "flipflopd_presetclear " "Info: Elaborating entity \"flipflopd_presetclear\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QV flipflopd_presetclear.vhd(16) " "Warning (10492): VHDL Process Statement warning at flipflopd_presetclear.vhd(16): signal \"QV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflopd_presetclear.vhd" "" { Text "C:/Users/Thiago/Desktop/Work2/flipflopd_presetclear/flipflopd_presetclear.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QV flipflopd_presetclear.vhd(19) " "Warning (10492): VHDL Process Statement warning at flipflopd_presetclear.vhd(19): signal \"QV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflopd_presetclear.vhd" "" { Text "C:/Users/Thiago/Desktop/Work2/flipflopd_presetclear/flipflopd_presetclear.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLK " "Info: Promoted clock signal driven by pin \"CLK\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "2 " "Info: Implemented 2 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "1 " "Info: Implemented 1 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 11:04:05 2013 " "Info: Processing ended: Wed May 15 11:04:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
