{
  "module_name": "base.c",
  "hash_id": "fd028c0fe47abcda9e3c35a58d79df9e37dbbbd302e0cda4e5fefa74c176b50c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/device/base.c",
  "human_readable_source": " \n#include \"priv.h\"\n#include \"acpi.h\"\n\n#include <core/option.h>\n\n#include <subdev/bios.h>\n#include <subdev/therm.h>\n\nstatic DEFINE_MUTEX(nv_devices_mutex);\nstatic LIST_HEAD(nv_devices);\n\nstatic struct nvkm_device *\nnvkm_device_find_locked(u64 handle)\n{\n\tstruct nvkm_device *device;\n\tlist_for_each_entry(device, &nv_devices, head) {\n\t\tif (device->handle == handle)\n\t\t\treturn device;\n\t}\n\treturn NULL;\n}\n\nstruct nvkm_device *\nnvkm_device_find(u64 handle)\n{\n\tstruct nvkm_device *device;\n\tmutex_lock(&nv_devices_mutex);\n\tdevice = nvkm_device_find_locked(handle);\n\tmutex_unlock(&nv_devices_mutex);\n\treturn device;\n}\n\nint\nnvkm_device_list(u64 *name, int size)\n{\n\tstruct nvkm_device *device;\n\tint nr = 0;\n\tmutex_lock(&nv_devices_mutex);\n\tlist_for_each_entry(device, &nv_devices, head) {\n\t\tif (nr++ < size)\n\t\t\tname[nr - 1] = device->handle;\n\t}\n\tmutex_unlock(&nv_devices_mutex);\n\treturn nr;\n}\n\nstatic const struct nvkm_device_chip\nnull_chipset = {\n\t.name = \"NULL\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n};\n\nstatic const struct nvkm_device_chip\nnv4_chipset = {\n\t.name = \"NV04\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv04_devinit_new },\n\t.fb       = { 0x00000001, nv04_fb_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv04_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv04_fifo_new },\n\t.gr       = { 0x00000001, nv04_gr_new },\n\t.sw       = { 0x00000001, nv04_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv5_chipset = {\n\t.name = \"NV05\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv05_devinit_new },\n\t.fb       = { 0x00000001, nv04_fb_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv04_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv04_fifo_new },\n\t.gr       = { 0x00000001, nv04_gr_new },\n\t.sw       = { 0x00000001, nv04_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv10_chipset = {\n\t.name = \"NV10\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv10_devinit_new },\n\t.fb       = { 0x00000001, nv10_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv04_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.gr       = { 0x00000001, nv10_gr_new },\n};\n\nstatic const struct nvkm_device_chip\nnv11_chipset = {\n\t.name = \"NV11\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv10_devinit_new },\n\t.fb       = { 0x00000001, nv10_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv11_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv10_fifo_new },\n\t.gr       = { 0x00000001, nv15_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv15_chipset = {\n\t.name = \"NV15\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv10_devinit_new },\n\t.fb       = { 0x00000001, nv10_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv04_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv10_fifo_new },\n\t.gr       = { 0x00000001, nv15_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv17_chipset = {\n\t.name = \"NV17\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv10_devinit_new },\n\t.fb       = { 0x00000001, nv10_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv17_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv18_chipset = {\n\t.name = \"NV18\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv10_devinit_new },\n\t.fb       = { 0x00000001, nv10_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv17_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv1a_chipset = {\n\t.name = \"nForce\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv1a_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv04_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv10_fifo_new },\n\t.gr       = { 0x00000001, nv15_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv1f_chipset = {\n\t.name = \"nForce2\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv1a_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv17_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv20_chipset = {\n\t.name = \"NV20\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv20_devinit_new },\n\t.fb       = { 0x00000001, nv20_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv20_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv25_chipset = {\n\t.name = \"NV25\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv20_devinit_new },\n\t.fb       = { 0x00000001, nv25_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv25_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv28_chipset = {\n\t.name = \"NV28\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv20_devinit_new },\n\t.fb       = { 0x00000001, nv25_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv25_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv2a_chipset = {\n\t.name = \"NV2A\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv20_devinit_new },\n\t.fb       = { 0x00000001, nv25_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv2a_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv30_chipset = {\n\t.name = \"NV30\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv20_devinit_new },\n\t.fb       = { 0x00000001, nv30_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv30_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv31_chipset = {\n\t.name = \"NV31\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv20_devinit_new },\n\t.fb       = { 0x00000001, nv30_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv30_gr_new },\n\t.mpeg     = { 0x00000001, nv31_mpeg_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv34_chipset = {\n\t.name = \"NV34\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv10_devinit_new },\n\t.fb       = { 0x00000001, nv10_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv34_gr_new },\n\t.mpeg     = { 0x00000001, nv31_mpeg_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv35_chipset = {\n\t.name = \"NV35\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv04_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv20_devinit_new },\n\t.fb       = { 0x00000001, nv35_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv35_gr_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv36_chipset = {\n\t.name = \"NV36\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv04_clk_new },\n\t.devinit  = { 0x00000001, nv20_devinit_new },\n\t.fb       = { 0x00000001, nv36_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv04_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv04_pci_new },\n\t.timer    = { 0x00000001, nv04_timer_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv17_fifo_new },\n\t.gr       = { 0x00000001, nv35_gr_new },\n\t.mpeg     = { 0x00000001, nv31_mpeg_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv40_chipset = {\n\t.name = \"NV40\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv40_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv40_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv40_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv40_gr_new },\n\t.mpeg     = { 0x00000001, nv40_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv41_chipset = {\n\t.name = \"NV41\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv41_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv41_mmu_new },\n\t.pci      = { 0x00000001, nv40_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv40_gr_new },\n\t.mpeg     = { 0x00000001, nv40_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv42_chipset = {\n\t.name = \"NV42\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv41_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv41_mmu_new },\n\t.pci      = { 0x00000001, nv40_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv40_gr_new },\n\t.mpeg     = { 0x00000001, nv40_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv43_chipset = {\n\t.name = \"NV43\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv41_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv41_mmu_new },\n\t.pci      = { 0x00000001, nv40_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv40_gr_new },\n\t.mpeg     = { 0x00000001, nv40_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv44_chipset = {\n\t.name = \"NV44\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv44_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv44_mc_new },\n\t.mmu      = { 0x00000001, nv44_mmu_new },\n\t.pci      = { 0x00000001, nv40_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv44_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv45_chipset = {\n\t.name = \"NV45\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv40_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv40_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv40_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv46_chipset = {\n\t.name = \"G72\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv46_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv44_mc_new },\n\t.mmu      = { 0x00000001, nv44_mmu_new },\n\t.pci      = { 0x00000001, nv46_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv44_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv47_chipset = {\n\t.name = \"G70\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv47_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv41_mmu_new },\n\t.pci      = { 0x00000001, nv40_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv40_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv49_chipset = {\n\t.name = \"G71\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv49_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv41_mmu_new },\n\t.pci      = { 0x00000001, nv40_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv40_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv4a_chipset = {\n\t.name = \"NV44A\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv44_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv44_mc_new },\n\t.mmu      = { 0x00000001, nv04_mmu_new },\n\t.pci      = { 0x00000001, nv40_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv44_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv4b_chipset = {\n\t.name = \"G73\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv49_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv17_mc_new },\n\t.mmu      = { 0x00000001, nv41_mmu_new },\n\t.pci      = { 0x00000001, nv40_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv40_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv4c_chipset = {\n\t.name = \"C61\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv46_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv44_mc_new },\n\t.mmu      = { 0x00000001, nv44_mmu_new },\n\t.pci      = { 0x00000001, nv4c_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv44_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv4e_chipset = {\n\t.name = \"C51\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv4e_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv4e_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv44_mc_new },\n\t.mmu      = { 0x00000001, nv44_mmu_new },\n\t.pci      = { 0x00000001, nv4c_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv44_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv50_chipset = {\n\t.name = \"G80\",\n\t.bar      = { 0x00000001, nv50_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv50_bus_new },\n\t.clk      = { 0x00000001, nv50_clk_new },\n\t.devinit  = { 0x00000001, nv50_devinit_new },\n\t.fb       = { 0x00000001, nv50_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, nv50_gpio_new },\n\t.i2c      = { 0x00000001, nv50_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, nv50_mc_new },\n\t.mmu      = { 0x00000001, nv50_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, nv46_pci_new },\n\t.therm    = { 0x00000001, nv50_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv50_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, nv50_fifo_new },\n\t.gr       = { 0x00000001, nv50_gr_new },\n\t.mpeg     = { 0x00000001, nv50_mpeg_new },\n\t.pm       = { 0x00000001, nv50_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv63_chipset = {\n\t.name = \"C73\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv46_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv44_mc_new },\n\t.mmu      = { 0x00000001, nv44_mmu_new },\n\t.pci      = { 0x00000001, nv4c_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv44_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv67_chipset = {\n\t.name = \"C67\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv46_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv44_mc_new },\n\t.mmu      = { 0x00000001, nv44_mmu_new },\n\t.pci      = { 0x00000001, nv4c_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv44_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv68_chipset = {\n\t.name = \"C68\",\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv31_bus_new },\n\t.clk      = { 0x00000001, nv40_clk_new },\n\t.devinit  = { 0x00000001, nv1a_devinit_new },\n\t.fb       = { 0x00000001, nv46_fb_new },\n\t.gpio     = { 0x00000001, nv10_gpio_new },\n\t.i2c      = { 0x00000001, nv04_i2c_new },\n\t.imem     = { 0x00000001, nv40_instmem_new },\n\t.mc       = { 0x00000001, nv44_mc_new },\n\t.mmu      = { 0x00000001, nv44_mmu_new },\n\t.pci      = { 0x00000001, nv4c_pci_new },\n\t.therm    = { 0x00000001, nv40_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, nv04_disp_new },\n\t.dma      = { 0x00000001, nv04_dma_new },\n\t.fifo     = { 0x00000001, nv40_fifo_new },\n\t.gr       = { 0x00000001, nv44_gr_new },\n\t.mpeg     = { 0x00000001, nv44_mpeg_new },\n\t.pm       = { 0x00000001, nv40_pm_new },\n\t.sw       = { 0x00000001, nv10_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv84_chipset = {\n\t.name = \"G84\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv50_bus_new },\n\t.clk      = { 0x00000001, g84_clk_new },\n\t.devinit  = { 0x00000001, g84_devinit_new },\n\t.fb       = { 0x00000001, g84_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, nv50_gpio_new },\n\t.i2c      = { 0x00000001, nv50_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, g84_mc_new },\n\t.mmu      = { 0x00000001, g84_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g84_pci_new },\n\t.therm    = { 0x00000001, g84_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.bsp      = { 0x00000001, g84_bsp_new },\n\t.cipher   = { 0x00000001, g84_cipher_new },\n\t.disp     = { 0x00000001, g84_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g84_fifo_new },\n\t.gr       = { 0x00000001, g84_gr_new },\n\t.mpeg     = { 0x00000001, g84_mpeg_new },\n\t.pm       = { 0x00000001, g84_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n\t.vp       = { 0x00000001, g84_vp_new },\n};\n\nstatic const struct nvkm_device_chip\nnv86_chipset = {\n\t.name = \"G86\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv50_bus_new },\n\t.clk      = { 0x00000001, g84_clk_new },\n\t.devinit  = { 0x00000001, g84_devinit_new },\n\t.fb       = { 0x00000001, g84_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, nv50_gpio_new },\n\t.i2c      = { 0x00000001, nv50_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, g84_mc_new },\n\t.mmu      = { 0x00000001, g84_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g84_pci_new },\n\t.therm    = { 0x00000001, g84_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.bsp      = { 0x00000001, g84_bsp_new },\n\t.cipher   = { 0x00000001, g84_cipher_new },\n\t.disp     = { 0x00000001, g84_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g84_fifo_new },\n\t.gr       = { 0x00000001, g84_gr_new },\n\t.mpeg     = { 0x00000001, g84_mpeg_new },\n\t.pm       = { 0x00000001, g84_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n\t.vp       = { 0x00000001, g84_vp_new },\n};\n\nstatic const struct nvkm_device_chip\nnv92_chipset = {\n\t.name = \"G92\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, nv50_bus_new },\n\t.clk      = { 0x00000001, g84_clk_new },\n\t.devinit  = { 0x00000001, g84_devinit_new },\n\t.fb       = { 0x00000001, g84_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, nv50_gpio_new },\n\t.i2c      = { 0x00000001, nv50_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, g84_mc_new },\n\t.mmu      = { 0x00000001, g84_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g92_pci_new },\n\t.therm    = { 0x00000001, g84_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.bsp      = { 0x00000001, g84_bsp_new },\n\t.cipher   = { 0x00000001, g84_cipher_new },\n\t.disp     = { 0x00000001, g84_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g84_fifo_new },\n\t.gr       = { 0x00000001, g84_gr_new },\n\t.mpeg     = { 0x00000001, g84_mpeg_new },\n\t.pm       = { 0x00000001, g84_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n\t.vp       = { 0x00000001, g84_vp_new },\n};\n\nstatic const struct nvkm_device_chip\nnv94_chipset = {\n\t.name = \"G94\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, g94_bus_new },\n\t.clk      = { 0x00000001, g84_clk_new },\n\t.devinit  = { 0x00000001, g84_devinit_new },\n\t.fb       = { 0x00000001, g84_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, g84_mc_new },\n\t.mmu      = { 0x00000001, g84_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g94_pci_new },\n\t.therm    = { 0x00000001, g84_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.bsp      = { 0x00000001, g84_bsp_new },\n\t.cipher   = { 0x00000001, g84_cipher_new },\n\t.disp     = { 0x00000001, g94_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g84_fifo_new },\n\t.gr       = { 0x00000001, g84_gr_new },\n\t.mpeg     = { 0x00000001, g84_mpeg_new },\n\t.pm       = { 0x00000001, g84_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n\t.vp       = { 0x00000001, g84_vp_new },\n};\n\nstatic const struct nvkm_device_chip\nnv96_chipset = {\n\t.name = \"G96\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, g94_bus_new },\n\t.clk      = { 0x00000001, g84_clk_new },\n\t.devinit  = { 0x00000001, g84_devinit_new },\n\t.fb       = { 0x00000001, g84_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, g84_mc_new },\n\t.mmu      = { 0x00000001, g84_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g94_pci_new },\n\t.therm    = { 0x00000001, g84_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.bsp      = { 0x00000001, g84_bsp_new },\n\t.cipher   = { 0x00000001, g84_cipher_new },\n\t.disp     = { 0x00000001, g94_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g84_fifo_new },\n\t.gr       = { 0x00000001, g84_gr_new },\n\t.mpeg     = { 0x00000001, g84_mpeg_new },\n\t.pm       = { 0x00000001, g84_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n\t.vp       = { 0x00000001, g84_vp_new },\n};\n\nstatic const struct nvkm_device_chip\nnv98_chipset = {\n\t.name = \"G98\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, g94_bus_new },\n\t.clk      = { 0x00000001, g84_clk_new },\n\t.devinit  = { 0x00000001, g98_devinit_new },\n\t.fb       = { 0x00000001, g84_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, g98_mc_new },\n\t.mmu      = { 0x00000001, g84_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g94_pci_new },\n\t.therm    = { 0x00000001, g84_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, g94_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g98_fifo_new },\n\t.gr       = { 0x00000001, g84_gr_new },\n\t.mspdec   = { 0x00000001, g98_mspdec_new },\n\t.msppp    = { 0x00000001, g98_msppp_new },\n\t.msvld    = { 0x00000001, g98_msvld_new },\n\t.pm       = { 0x00000001, g84_pm_new },\n\t.sec      = { 0x00000001, g98_sec_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnva0_chipset = {\n\t.name = \"GT200\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, g94_bus_new },\n\t.clk      = { 0x00000001, g84_clk_new },\n\t.devinit  = { 0x00000001, g84_devinit_new },\n\t.fb       = { 0x00000001, g84_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, nv50_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, g84_mc_new },\n\t.mmu      = { 0x00000001, g84_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g94_pci_new },\n\t.therm    = { 0x00000001, g84_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.bsp      = { 0x00000001, g84_bsp_new },\n\t.cipher   = { 0x00000001, g84_cipher_new },\n\t.disp     = { 0x00000001, gt200_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g84_fifo_new },\n\t.gr       = { 0x00000001, gt200_gr_new },\n\t.mpeg     = { 0x00000001, g84_mpeg_new },\n\t.pm       = { 0x00000001, gt200_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n\t.vp       = { 0x00000001, g84_vp_new },\n};\n\nstatic const struct nvkm_device_chip\nnva3_chipset = {\n\t.name = \"GT215\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, g94_bus_new },\n\t.clk      = { 0x00000001, gt215_clk_new },\n\t.devinit  = { 0x00000001, gt215_devinit_new },\n\t.fb       = { 0x00000001, gt215_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, gt215_mc_new },\n\t.mmu      = { 0x00000001, g84_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g94_pci_new },\n\t.pmu      = { 0x00000001, gt215_pmu_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.ce       = { 0x00000001, gt215_ce_new },\n\t.disp     = { 0x00000001, gt215_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g98_fifo_new },\n\t.gr       = { 0x00000001, gt215_gr_new },\n\t.mpeg     = { 0x00000001, g84_mpeg_new },\n\t.mspdec   = { 0x00000001, gt215_mspdec_new },\n\t.msppp    = { 0x00000001, gt215_msppp_new },\n\t.msvld    = { 0x00000001, gt215_msvld_new },\n\t.pm       = { 0x00000001, gt215_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnva5_chipset = {\n\t.name = \"GT216\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, g94_bus_new },\n\t.clk      = { 0x00000001, gt215_clk_new },\n\t.devinit  = { 0x00000001, gt215_devinit_new },\n\t.fb       = { 0x00000001, gt215_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, gt215_mc_new },\n\t.mmu      = { 0x00000001, g84_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g94_pci_new },\n\t.pmu      = { 0x00000001, gt215_pmu_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.ce       = { 0x00000001, gt215_ce_new },\n\t.disp     = { 0x00000001, gt215_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g98_fifo_new },\n\t.gr       = { 0x00000001, gt215_gr_new },\n\t.mspdec   = { 0x00000001, gt215_mspdec_new },\n\t.msppp    = { 0x00000001, gt215_msppp_new },\n\t.msvld    = { 0x00000001, gt215_msvld_new },\n\t.pm       = { 0x00000001, gt215_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnva8_chipset = {\n\t.name = \"GT218\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, g94_bus_new },\n\t.clk      = { 0x00000001, gt215_clk_new },\n\t.devinit  = { 0x00000001, gt215_devinit_new },\n\t.fb       = { 0x00000001, gt215_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, gt215_mc_new },\n\t.mmu      = { 0x00000001, g84_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g94_pci_new },\n\t.pmu      = { 0x00000001, gt215_pmu_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.ce       = { 0x00000001, gt215_ce_new },\n\t.disp     = { 0x00000001, gt215_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g98_fifo_new },\n\t.gr       = { 0x00000001, gt215_gr_new },\n\t.mspdec   = { 0x00000001, gt215_mspdec_new },\n\t.msppp    = { 0x00000001, gt215_msppp_new },\n\t.msvld    = { 0x00000001, gt215_msvld_new },\n\t.pm       = { 0x00000001, gt215_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvaa_chipset = {\n\t.name = \"MCP77/MCP78\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, g94_bus_new },\n\t.clk      = { 0x00000001, mcp77_clk_new },\n\t.devinit  = { 0x00000001, g98_devinit_new },\n\t.fb       = { 0x00000001, mcp77_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, g98_mc_new },\n\t.mmu      = { 0x00000001, mcp77_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g94_pci_new },\n\t.therm    = { 0x00000001, g84_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, mcp77_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g98_fifo_new },\n\t.gr       = { 0x00000001, gt200_gr_new },\n\t.mspdec   = { 0x00000001, g98_mspdec_new },\n\t.msppp    = { 0x00000001, g98_msppp_new },\n\t.msvld    = { 0x00000001, g98_msvld_new },\n\t.pm       = { 0x00000001, g84_pm_new },\n\t.sec      = { 0x00000001, g98_sec_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvac_chipset = {\n\t.name = \"MCP79/MCP7A\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, g94_bus_new },\n\t.clk      = { 0x00000001, mcp77_clk_new },\n\t.devinit  = { 0x00000001, g98_devinit_new },\n\t.fb       = { 0x00000001, mcp77_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, g98_mc_new },\n\t.mmu      = { 0x00000001, mcp77_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g94_pci_new },\n\t.therm    = { 0x00000001, g84_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.disp     = { 0x00000001, mcp77_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g98_fifo_new },\n\t.gr       = { 0x00000001, mcp79_gr_new },\n\t.mspdec   = { 0x00000001, g98_mspdec_new },\n\t.msppp    = { 0x00000001, g98_msppp_new },\n\t.msvld    = { 0x00000001, g98_msvld_new },\n\t.pm       = { 0x00000001, g84_pm_new },\n\t.sec      = { 0x00000001, g98_sec_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvaf_chipset = {\n\t.name = \"MCP89\",\n\t.bar      = { 0x00000001, g84_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, g94_bus_new },\n\t.clk      = { 0x00000001, gt215_clk_new },\n\t.devinit  = { 0x00000001, mcp89_devinit_new },\n\t.fb       = { 0x00000001, mcp89_fb_new },\n\t.fuse     = { 0x00000001, nv50_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, gt215_mc_new },\n\t.mmu      = { 0x00000001, mcp77_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, g94_pci_new },\n\t.pmu      = { 0x00000001, gt215_pmu_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, nv40_volt_new },\n\t.ce       = { 0x00000001, gt215_ce_new },\n\t.disp     = { 0x00000001, mcp89_disp_new },\n\t.dma      = { 0x00000001, nv50_dma_new },\n\t.fifo     = { 0x00000001, g98_fifo_new },\n\t.gr       = { 0x00000001, mcp89_gr_new },\n\t.mspdec   = { 0x00000001, gt215_mspdec_new },\n\t.msppp    = { 0x00000001, gt215_msppp_new },\n\t.msvld    = { 0x00000001, mcp89_msvld_new },\n\t.pm       = { 0x00000001, gt215_pm_new },\n\t.sw       = { 0x00000001, nv50_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvc0_chipset = {\n\t.name = \"GF100\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gf100_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gf100_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gf100_ltc_new },\n\t.mc       = { 0x00000001, gf100_mc_new },\n\t.mmu      = { 0x00000001, gf100_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gf100_pci_new },\n\t.pmu      = { 0x00000001, gf100_pmu_new },\n\t.privring = { 0x00000001, gf100_privring_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, gf100_volt_new },\n\t.ce       = { 0x00000003, gf100_ce_new },\n\t.disp     = { 0x00000001, gt215_disp_new },\n\t.dma      = { 0x00000001, gf100_dma_new },\n\t.fifo     = { 0x00000001, gf100_fifo_new },\n\t.gr       = { 0x00000001, gf100_gr_new },\n\t.mspdec   = { 0x00000001, gf100_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gf100_msvld_new },\n\t.pm       = { 0x00000001, gf100_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvc1_chipset = {\n\t.name = \"GF108\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gf100_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gf108_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gf100_ltc_new },\n\t.mc       = { 0x00000001, gf100_mc_new },\n\t.mmu      = { 0x00000001, gf100_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gf106_pci_new },\n\t.pmu      = { 0x00000001, gf100_pmu_new },\n\t.privring = { 0x00000001, gf100_privring_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, gf100_volt_new },\n\t.ce       = { 0x00000001, gf100_ce_new },\n\t.disp     = { 0x00000001, gt215_disp_new },\n\t.dma      = { 0x00000001, gf100_dma_new },\n\t.fifo     = { 0x00000001, gf100_fifo_new },\n\t.gr       = { 0x00000001, gf108_gr_new },\n\t.mspdec   = { 0x00000001, gf100_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gf100_msvld_new },\n\t.pm       = { 0x00000001, gf108_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvc3_chipset = {\n\t.name = \"GF106\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gf100_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gf100_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gf100_ltc_new },\n\t.mc       = { 0x00000001, gf100_mc_new },\n\t.mmu      = { 0x00000001, gf100_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gf106_pci_new },\n\t.pmu      = { 0x00000001, gf100_pmu_new },\n\t.privring = { 0x00000001, gf100_privring_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, gf100_volt_new },\n\t.ce       = { 0x00000001, gf100_ce_new },\n\t.disp     = { 0x00000001, gt215_disp_new },\n\t.dma      = { 0x00000001, gf100_dma_new },\n\t.fifo     = { 0x00000001, gf100_fifo_new },\n\t.gr       = { 0x00000001, gf104_gr_new },\n\t.mspdec   = { 0x00000001, gf100_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gf100_msvld_new },\n\t.pm       = { 0x00000001, gf100_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvc4_chipset = {\n\t.name = \"GF104\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gf100_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gf100_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gf100_ltc_new },\n\t.mc       = { 0x00000001, gf100_mc_new },\n\t.mmu      = { 0x00000001, gf100_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gf100_pci_new },\n\t.pmu      = { 0x00000001, gf100_pmu_new },\n\t.privring = { 0x00000001, gf100_privring_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, gf100_volt_new },\n\t.ce       = { 0x00000003, gf100_ce_new },\n\t.disp     = { 0x00000001, gt215_disp_new },\n\t.dma      = { 0x00000001, gf100_dma_new },\n\t.fifo     = { 0x00000001, gf100_fifo_new },\n\t.gr       = { 0x00000001, gf104_gr_new },\n\t.mspdec   = { 0x00000001, gf100_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gf100_msvld_new },\n\t.pm       = { 0x00000001, gf100_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvc8_chipset = {\n\t.name = \"GF110\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gf100_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gf100_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gf100_ltc_new },\n\t.mc       = { 0x00000001, gf100_mc_new },\n\t.mmu      = { 0x00000001, gf100_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gf100_pci_new },\n\t.pmu      = { 0x00000001, gf100_pmu_new },\n\t.privring = { 0x00000001, gf100_privring_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, gf100_volt_new },\n\t.ce       = { 0x00000003, gf100_ce_new },\n\t.disp     = { 0x00000001, gt215_disp_new },\n\t.dma      = { 0x00000001, gf100_dma_new },\n\t.fifo     = { 0x00000001, gf100_fifo_new },\n\t.gr       = { 0x00000001, gf110_gr_new },\n\t.mspdec   = { 0x00000001, gf100_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gf100_msvld_new },\n\t.pm       = { 0x00000001, gf100_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvce_chipset = {\n\t.name = \"GF114\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gf100_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gf100_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gf100_ltc_new },\n\t.mc       = { 0x00000001, gf100_mc_new },\n\t.mmu      = { 0x00000001, gf100_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gf100_pci_new },\n\t.pmu      = { 0x00000001, gf100_pmu_new },\n\t.privring = { 0x00000001, gf100_privring_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, gf100_volt_new },\n\t.ce       = { 0x00000003, gf100_ce_new },\n\t.disp     = { 0x00000001, gt215_disp_new },\n\t.dma      = { 0x00000001, gf100_dma_new },\n\t.fifo     = { 0x00000001, gf100_fifo_new },\n\t.gr       = { 0x00000001, gf104_gr_new },\n\t.mspdec   = { 0x00000001, gf100_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gf100_msvld_new },\n\t.pm       = { 0x00000001, gf100_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvcf_chipset = {\n\t.name = \"GF116\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gf100_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gf100_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, g94_gpio_new },\n\t.i2c      = { 0x00000001, g94_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gf100_ltc_new },\n\t.mc       = { 0x00000001, gf100_mc_new },\n\t.mmu      = { 0x00000001, gf100_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gf106_pci_new },\n\t.pmu      = { 0x00000001, gf100_pmu_new },\n\t.privring = { 0x00000001, gf100_privring_new },\n\t.therm    = { 0x00000001, gt215_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, gf100_volt_new },\n\t.ce       = { 0x00000001, gf100_ce_new },\n\t.disp     = { 0x00000001, gt215_disp_new },\n\t.dma      = { 0x00000001, gf100_dma_new },\n\t.fifo     = { 0x00000001, gf100_fifo_new },\n\t.gr       = { 0x00000001, gf104_gr_new },\n\t.mspdec   = { 0x00000001, gf100_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gf100_msvld_new },\n\t.pm       = { 0x00000001, gf100_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvd7_chipset = {\n\t.name = \"GF117\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gf100_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gf100_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, gf119_gpio_new },\n\t.i2c      = { 0x00000001, gf117_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gf100_ltc_new },\n\t.mc       = { 0x00000001, gf100_mc_new },\n\t.mmu      = { 0x00000001, gf100_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gf106_pci_new },\n\t.privring = { 0x00000001, gf117_privring_new },\n\t.therm    = { 0x00000001, gf119_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, gf117_volt_new },\n\t.ce       = { 0x00000001, gf100_ce_new },\n\t.disp     = { 0x00000001, gf119_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gf100_fifo_new },\n\t.gr       = { 0x00000001, gf117_gr_new },\n\t.mspdec   = { 0x00000001, gf100_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gf100_msvld_new },\n\t.pm       = { 0x00000001, gf117_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvd9_chipset = {\n\t.name = \"GF119\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gf100_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gf100_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, gf119_gpio_new },\n\t.i2c      = { 0x00000001, gf119_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gf100_ltc_new },\n\t.mc       = { 0x00000001, gf100_mc_new },\n\t.mmu      = { 0x00000001, gf100_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gf106_pci_new },\n\t.pmu      = { 0x00000001, gf119_pmu_new },\n\t.privring = { 0x00000001, gf117_privring_new },\n\t.therm    = { 0x00000001, gf119_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.volt     = { 0x00000001, gf100_volt_new },\n\t.ce       = { 0x00000001, gf100_ce_new },\n\t.disp     = { 0x00000001, gf119_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gf100_fifo_new },\n\t.gr       = { 0x00000001, gf119_gr_new },\n\t.mspdec   = { 0x00000001, gf100_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gf100_msvld_new },\n\t.pm       = { 0x00000001, gf117_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnve4_chipset = {\n\t.name = \"GK104\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gk104_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gk104_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gk104_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gk104_ltc_new },\n\t.mc       = { 0x00000001, gk104_mc_new },\n\t.mmu      = { 0x00000001, gk104_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gk104_pmu_new },\n\t.privring = { 0x00000001, gk104_privring_new },\n\t.therm    = { 0x00000001, gk104_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000007, gk104_ce_new },\n\t.disp     = { 0x00000001, gk104_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gk104_fifo_new },\n\t.gr       = { 0x00000001, gk104_gr_new },\n\t.mspdec   = { 0x00000001, gk104_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gk104_msvld_new },\n\t.pm       = { 0x00000001, gk104_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnve6_chipset = {\n\t.name = \"GK106\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gk104_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gk104_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gk104_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gk104_ltc_new },\n\t.mc       = { 0x00000001, gk104_mc_new },\n\t.mmu      = { 0x00000001, gk104_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gk104_pmu_new },\n\t.privring = { 0x00000001, gk104_privring_new },\n\t.therm    = { 0x00000001, gk104_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000007, gk104_ce_new },\n\t.disp     = { 0x00000001, gk104_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gk104_fifo_new },\n\t.gr       = { 0x00000001, gk104_gr_new },\n\t.mspdec   = { 0x00000001, gk104_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gk104_msvld_new },\n\t.pm       = { 0x00000001, gk104_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnve7_chipset = {\n\t.name = \"GK107\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gk104_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gk104_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gk104_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gk104_ltc_new },\n\t.mc       = { 0x00000001, gk104_mc_new },\n\t.mmu      = { 0x00000001, gk104_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gk104_pmu_new },\n\t.privring = { 0x00000001, gk104_privring_new },\n\t.therm    = { 0x00000001, gk104_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000007, gk104_ce_new },\n\t.disp     = { 0x00000001, gk104_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gk104_fifo_new },\n\t.gr       = { 0x00000001, gk104_gr_new },\n\t.mspdec   = { 0x00000001, gk104_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gk104_msvld_new },\n\t.pm       = { 0x00000001, gk104_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvea_chipset = {\n\t.name = \"GK20A\",\n\t.bar      = { 0x00000001, gk20a_bar_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gk20a_clk_new },\n\t.fb       = { 0x00000001, gk20a_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.imem     = { 0x00000001, gk20a_instmem_new },\n\t.ltc      = { 0x00000001, gk104_ltc_new },\n\t.mc       = { 0x00000001, gk20a_mc_new },\n\t.mmu      = { 0x00000001, gk20a_mmu_new },\n\t.pmu      = { 0x00000001, gk20a_pmu_new },\n\t.privring = { 0x00000001, gk20a_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk20a_volt_new },\n\t.ce       = { 0x00000004, gk104_ce_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gk20a_fifo_new },\n\t.gr       = { 0x00000001, gk20a_gr_new },\n\t.pm       = { 0x00000001, gk104_pm_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvf0_chipset = {\n\t.name = \"GK110\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gk104_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gk110_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gk110_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gk104_ltc_new },\n\t.mc       = { 0x00000001, gk104_mc_new },\n\t.mmu      = { 0x00000001, gk104_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gk110_pmu_new },\n\t.privring = { 0x00000001, gk104_privring_new },\n\t.therm    = { 0x00000001, gk104_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000007, gk104_ce_new },\n\t.disp     = { 0x00000001, gk110_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gk110_fifo_new },\n\t.gr       = { 0x00000001, gk110_gr_new },\n\t.mspdec   = { 0x00000001, gk104_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gk104_msvld_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnvf1_chipset = {\n\t.name = \"GK110B\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gk104_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gk110_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gk110_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gk104_ltc_new },\n\t.mc       = { 0x00000001, gk104_mc_new },\n\t.mmu      = { 0x00000001, gk104_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gk110_pmu_new },\n\t.privring = { 0x00000001, gk104_privring_new },\n\t.therm    = { 0x00000001, gk104_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000007, gk104_ce_new },\n\t.disp     = { 0x00000001, gk110_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gk110_fifo_new },\n\t.gr       = { 0x00000001, gk110b_gr_new },\n\t.mspdec   = { 0x00000001, gk104_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gk104_msvld_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv106_chipset = {\n\t.name = \"GK208B\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gk104_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gk110_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gk110_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gk104_ltc_new },\n\t.mc       = { 0x00000001, gk20a_mc_new },\n\t.mmu      = { 0x00000001, gk104_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gk208_pmu_new },\n\t.privring = { 0x00000001, gk104_privring_new },\n\t.therm    = { 0x00000001, gk104_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000007, gk104_ce_new },\n\t.disp     = { 0x00000001, gk110_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gk208_fifo_new },\n\t.gr       = { 0x00000001, gk208_gr_new },\n\t.mspdec   = { 0x00000001, gk104_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gk104_msvld_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv108_chipset = {\n\t.name = \"GK208\",\n\t.bar      = { 0x00000001, gf100_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gk104_clk_new },\n\t.devinit  = { 0x00000001, gf100_devinit_new },\n\t.fb       = { 0x00000001, gk110_fb_new },\n\t.fuse     = { 0x00000001, gf100_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gk110_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gk104_ltc_new },\n\t.mc       = { 0x00000001, gk20a_mc_new },\n\t.mmu      = { 0x00000001, gk104_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gk208_pmu_new },\n\t.privring = { 0x00000001, gk104_privring_new },\n\t.therm    = { 0x00000001, gk104_therm_new },\n\t.timer    = { 0x00000001, nv41_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000007, gk104_ce_new },\n\t.disp     = { 0x00000001, gk110_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gk208_fifo_new },\n\t.gr       = { 0x00000001, gk208_gr_new },\n\t.mspdec   = { 0x00000001, gk104_mspdec_new },\n\t.msppp    = { 0x00000001, gf100_msppp_new },\n\t.msvld    = { 0x00000001, gk104_msvld_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv117_chipset = {\n\t.name = \"GM107\",\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gk104_clk_new },\n\t.devinit  = { 0x00000001, gm107_devinit_new },\n\t.fb       = { 0x00000001, gm107_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gk110_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gm107_ltc_new },\n\t.mc       = { 0x00000001, gk20a_mc_new },\n\t.mmu      = { 0x00000001, gk104_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gm107_pmu_new },\n\t.privring = { 0x00000001, gk104_privring_new },\n\t.therm    = { 0x00000001, gm107_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000005, gm107_ce_new },\n\t.disp     = { 0x00000001, gm107_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gm107_fifo_new },\n\t.gr       = { 0x00000001, gm107_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000001, gm107_nvenc_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv118_chipset = {\n\t.name = \"GM108\",\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gk104_clk_new },\n\t.devinit  = { 0x00000001, gm107_devinit_new },\n\t.fb       = { 0x00000001, gm107_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gk110_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gm107_ltc_new },\n\t.mc       = { 0x00000001, gk20a_mc_new },\n\t.mmu      = { 0x00000001, gk104_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gm107_pmu_new },\n\t.privring = { 0x00000001, gk104_privring_new },\n\t.therm    = { 0x00000001, gm107_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000005, gm107_ce_new },\n\t.disp     = { 0x00000001, gm107_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gm107_fifo_new },\n\t.gr       = { 0x00000001, gm107_gr_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv120_chipset = {\n\t.name = \"GM200\",\n\t.acr      = { 0x00000001, gm200_acr_new },\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, gm200_devinit_new },\n\t.fb       = { 0x00000001, gm200_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gm200_ltc_new },\n\t.mc       = { 0x00000001, gk20a_mc_new },\n\t.mmu      = { 0x00000001, gm200_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gm200_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.therm    = { 0x00000001, gm200_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000007, gm200_ce_new },\n\t.disp     = { 0x00000001, gm200_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gm200_fifo_new },\n\t.gr       = { 0x00000001, gm200_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000003, gm107_nvenc_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv124_chipset = {\n\t.name = \"GM204\",\n\t.acr      = { 0x00000001, gm200_acr_new },\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, gm200_devinit_new },\n\t.fb       = { 0x00000001, gm200_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gm200_ltc_new },\n\t.mc       = { 0x00000001, gk20a_mc_new },\n\t.mmu      = { 0x00000001, gm200_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gm200_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.therm    = { 0x00000001, gm200_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000007, gm200_ce_new },\n\t.disp     = { 0x00000001, gm200_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gm200_fifo_new },\n\t.gr       = { 0x00000001, gm200_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000003, gm107_nvenc_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv126_chipset = {\n\t.name = \"GM206\",\n\t.acr      = { 0x00000001, gm200_acr_new },\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, gm200_devinit_new },\n\t.fb       = { 0x00000001, gm200_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.iccsense = { 0x00000001, gf100_iccsense_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gm200_ltc_new },\n\t.mc       = { 0x00000001, gk20a_mc_new },\n\t.mmu      = { 0x00000001, gm200_mmu_new },\n\t.mxm      = { 0x00000001, nv50_mxm_new },\n\t.pci      = { 0x00000001, gk104_pci_new },\n\t.pmu      = { 0x00000001, gm200_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.therm    = { 0x00000001, gm200_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gk104_volt_new },\n\t.ce       = { 0x00000007, gm200_ce_new },\n\t.disp     = { 0x00000001, gm200_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gm200_fifo_new },\n\t.gr       = { 0x00000001, gm200_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000001, gm107_nvenc_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv12b_chipset = {\n\t.name = \"GM20B\",\n\t.acr      = { 0x00000001, gm20b_acr_new },\n\t.bar      = { 0x00000001, gm20b_bar_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.clk      = { 0x00000001, gm20b_clk_new },\n\t.fb       = { 0x00000001, gm20b_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.imem     = { 0x00000001, gk20a_instmem_new },\n\t.ltc      = { 0x00000001, gm200_ltc_new },\n\t.mc       = { 0x00000001, gk20a_mc_new },\n\t.mmu      = { 0x00000001, gm20b_mmu_new },\n\t.pmu      = { 0x00000001, gm20b_pmu_new },\n\t.privring = { 0x00000001, gk20a_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.volt     = { 0x00000001, gm20b_volt_new },\n\t.ce       = { 0x00000004, gm200_ce_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gm200_fifo_new },\n\t.gr       = { 0x00000001, gm20b_gr_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv130_chipset = {\n\t.name = \"GP100\",\n\t.acr      = { 0x00000001, gm200_acr_new },\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, gm200_devinit_new },\n\t.fault    = { 0x00000001, gp100_fault_new },\n\t.fb       = { 0x00000001, gp100_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp100_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, gp100_mmu_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gm200_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.ce       = { 0x0000003f, gp100_ce_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.disp     = { 0x00000001, gp100_disp_new },\n\t.fifo     = { 0x00000001, gp100_fifo_new },\n\t.gr       = { 0x00000001, gp100_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000007, gm107_nvenc_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv132_chipset = {\n\t.name = \"GP102\",\n\t.acr      = { 0x00000001, gp102_acr_new },\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, gm200_devinit_new },\n\t.fault    = { 0x00000001, gp100_fault_new },\n\t.fb       = { 0x00000001, gp102_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, gp100_mmu_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.ce       = { 0x0000000f, gp102_ce_new },\n\t.disp     = { 0x00000001, gp102_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gp100_fifo_new },\n\t.gr       = { 0x00000001, gp102_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000003, gm107_nvenc_new },\n\t.sec2     = { 0x00000001, gp102_sec2_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv134_chipset = {\n\t.name = \"GP104\",\n\t.acr      = { 0x00000001, gp102_acr_new },\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, gm200_devinit_new },\n\t.fault    = { 0x00000001, gp100_fault_new },\n\t.fb       = { 0x00000001, gp102_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, gp100_mmu_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.ce       = { 0x0000000f, gp102_ce_new },\n\t.disp     = { 0x00000001, gp102_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gp100_fifo_new },\n\t.gr       = { 0x00000001, gp104_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000003, gm107_nvenc_new },\n\t.sec2     = { 0x00000001, gp102_sec2_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv136_chipset = {\n\t.name = \"GP106\",\n\t.acr      = { 0x00000001, gp102_acr_new },\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, gm200_devinit_new },\n\t.fault    = { 0x00000001, gp100_fault_new },\n\t.fb       = { 0x00000001, gp102_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, gp100_mmu_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.ce       = { 0x0000000f, gp102_ce_new },\n\t.disp     = { 0x00000001, gp102_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gp100_fifo_new },\n\t.gr       = { 0x00000001, gp104_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000001, gm107_nvenc_new },\n\t.sec2     = { 0x00000001, gp102_sec2_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv137_chipset = {\n\t.name = \"GP107\",\n\t.acr      = { 0x00000001, gp102_acr_new },\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, gm200_devinit_new },\n\t.fault    = { 0x00000001, gp100_fault_new },\n\t.fb       = { 0x00000001, gp102_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, gp100_mmu_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.ce       = { 0x0000000f, gp102_ce_new },\n\t.disp     = { 0x00000001, gp102_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gp100_fifo_new },\n\t.gr       = { 0x00000001, gp107_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000003, gm107_nvenc_new },\n\t.sec2     = { 0x00000001, gp102_sec2_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv138_chipset = {\n\t.name = \"GP108\",\n\t.acr      = { 0x00000001, gp108_acr_new },\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, gm200_devinit_new },\n\t.fault    = { 0x00000001, gp100_fault_new },\n\t.fb       = { 0x00000001, gp102_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, gp100_mmu_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.ce       = { 0x0000000f, gp102_ce_new },\n\t.disp     = { 0x00000001, gp102_disp_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gp100_fifo_new },\n\t.gr       = { 0x00000001, gp108_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.sec2     = { 0x00000001, gp108_sec2_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv13b_chipset = {\n\t.name = \"GP10B\",\n\t.acr      = { 0x00000001, gp10b_acr_new },\n\t.bar      = { 0x00000001, gm20b_bar_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.fault    = { 0x00000001, gp10b_fault_new },\n\t.fb       = { 0x00000001, gp10b_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.imem     = { 0x00000001, gk20a_instmem_new },\n\t.ltc      = { 0x00000001, gp10b_ltc_new },\n\t.mc       = { 0x00000001, gp10b_mc_new },\n\t.mmu      = { 0x00000001, gp10b_mmu_new },\n\t.pmu      = { 0x00000001, gp10b_pmu_new },\n\t.privring = { 0x00000001, gp10b_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.ce       = { 0x00000001, gp100_ce_new },\n\t.dma      = { 0x00000001, gf119_dma_new },\n\t.fifo     = { 0x00000001, gp100_fifo_new },\n\t.gr       = { 0x00000001, gp10b_gr_new },\n\t.sw       = { 0x00000001, gf100_sw_new },\n};\n\nstatic const struct nvkm_device_chip\nnv140_chipset = {\n\t.name = \"GV100\",\n\t.acr      = { 0x00000001, gv100_acr_new },\n\t.bar      = { 0x00000001, gm107_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, gv100_devinit_new },\n\t.fault    = { 0x00000001, gv100_fault_new },\n\t.fb       = { 0x00000001, gv100_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.gsp      = { 0x00000001, gv100_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, gv100_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.vfn      = { 0x00000001, gv100_vfn_new },\n\t.ce       = { 0x000001ff, gv100_ce_new },\n\t.disp     = { 0x00000001, gv100_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, gv100_fifo_new },\n\t.gr       = { 0x00000001, gv100_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000007, gm107_nvenc_new },\n\t.sec2     = { 0x00000001, gp108_sec2_new },\n};\n\nstatic const struct nvkm_device_chip\nnv162_chipset = {\n\t.name = \"TU102\",\n\t.acr      = { 0x00000001, tu102_acr_new },\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, tu102_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, tu102_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.gsp      = { 0x00000001, gv100_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.vfn      = { 0x00000001, tu102_vfn_new },\n\t.ce       = { 0x0000001f, tu102_ce_new },\n\t.disp     = { 0x00000001, tu102_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, tu102_fifo_new },\n\t.gr       = { 0x00000001, tu102_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000001, gm107_nvenc_new },\n\t.sec2     = { 0x00000001, tu102_sec2_new },\n};\n\nstatic const struct nvkm_device_chip\nnv164_chipset = {\n\t.name = \"TU104\",\n\t.acr      = { 0x00000001, tu102_acr_new },\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, tu102_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, tu102_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.gsp      = { 0x00000001, gv100_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.vfn      = { 0x00000001, tu102_vfn_new },\n\t.ce       = { 0x0000001f, tu102_ce_new },\n\t.disp     = { 0x00000001, tu102_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, tu102_fifo_new },\n\t.gr       = { 0x00000001, tu102_gr_new },\n\t.nvdec    = { 0x00000003, gm107_nvdec_new },\n\t.nvenc    = { 0x00000001, gm107_nvenc_new },\n\t.sec2     = { 0x00000001, tu102_sec2_new },\n};\n\nstatic const struct nvkm_device_chip\nnv166_chipset = {\n\t.name = \"TU106\",\n\t.acr      = { 0x00000001, tu102_acr_new },\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, tu102_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, tu102_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.gsp      = { 0x00000001, gv100_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.vfn      = { 0x00000001, tu102_vfn_new },\n\t.ce       = { 0x0000001f, tu102_ce_new },\n\t.disp     = { 0x00000001, tu102_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, tu102_fifo_new },\n\t.gr       = { 0x00000001, tu102_gr_new },\n\t.nvdec    = { 0x00000007, gm107_nvdec_new },\n\t.nvenc    = { 0x00000001, gm107_nvenc_new },\n\t.sec2     = { 0x00000001, tu102_sec2_new },\n};\n\nstatic const struct nvkm_device_chip\nnv167_chipset = {\n\t.name = \"TU117\",\n\t.acr      = { 0x00000001, tu102_acr_new },\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, tu102_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, tu102_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.gsp      = { 0x00000001, gv100_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.vfn      = { 0x00000001, tu102_vfn_new },\n\t.ce       = { 0x0000001f, tu102_ce_new },\n\t.disp     = { 0x00000001, tu102_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, tu102_fifo_new },\n\t.gr       = { 0x00000001, tu102_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000001, gm107_nvenc_new },\n\t.sec2     = { 0x00000001, tu102_sec2_new },\n};\n\nstatic const struct nvkm_device_chip\nnv168_chipset = {\n\t.name = \"TU116\",\n\t.acr      = { 0x00000001, tu102_acr_new },\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.bus      = { 0x00000001, gf100_bus_new },\n\t.devinit  = { 0x00000001, tu102_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, tu102_fb_new },\n\t.fuse     = { 0x00000001, gm107_fuse_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.gsp      = { 0x00000001, gv100_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, gp102_ltc_new },\n\t.mc       = { 0x00000001, gp100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.pmu      = { 0x00000001, gp102_pmu_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.therm    = { 0x00000001, gp100_therm_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, gk104_top_new },\n\t.vfn      = { 0x00000001, tu102_vfn_new },\n\t.ce       = { 0x0000001f, tu102_ce_new },\n\t.disp     = { 0x00000001, tu102_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, tu102_fifo_new },\n\t.gr       = { 0x00000001, tu102_gr_new },\n\t.nvdec    = { 0x00000001, gm107_nvdec_new },\n\t.nvenc    = { 0x00000001, gm107_nvenc_new },\n\t.sec2     = { 0x00000001, tu102_sec2_new },\n};\n\nstatic const struct nvkm_device_chip\nnv170_chipset = {\n\t.name = \"GA100\",\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.devinit  = { 0x00000001, ga100_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, ga100_fb_new },\n\t.gpio     = { 0x00000001, gk104_gpio_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.mc       = { 0x00000001, ga100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, ga100_top_new },\n\t.vfn      = { 0x00000001, ga100_vfn_new },\n\t.ce       = { 0x000003ff, ga100_ce_new },\n\t.fifo     = { 0x00000001, ga100_fifo_new },\n};\n\nstatic const struct nvkm_device_chip\nnv172_chipset = {\n\t.name = \"GA102\",\n\t.acr      = { 0x00000001, ga102_acr_new },\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.devinit  = { 0x00000001, ga100_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, ga102_fb_new },\n\t.gpio     = { 0x00000001, ga102_gpio_new },\n\t.gsp      = { 0x00000001, ga102_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, ga102_ltc_new },\n\t.mc       = { 0x00000001, ga100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, ga100_top_new },\n\t.vfn      = { 0x00000001, ga100_vfn_new },\n\t.ce       = { 0x0000001f, ga102_ce_new },\n\t.disp     = { 0x00000001, ga102_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, ga102_fifo_new },\n\t.gr       = { 0x00000001, ga102_gr_new },\n\t.nvdec    = { 0x00000001, ga102_nvdec_new },\n\t.sec2     = { 0x00000001, ga102_sec2_new },\n};\n\nstatic const struct nvkm_device_chip\nnv173_chipset = {\n\t.name = \"GA103\",\n\t.acr      = { 0x00000001, ga102_acr_new },\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.devinit  = { 0x00000001, ga100_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, ga102_fb_new },\n\t.gpio     = { 0x00000001, ga102_gpio_new },\n\t.gsp      = { 0x00000001, ga102_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, ga102_ltc_new },\n\t.mc       = { 0x00000001, ga100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, ga100_top_new },\n\t.vfn      = { 0x00000001, ga100_vfn_new },\n\t.ce       = { 0x0000001f, ga102_ce_new },\n\t.disp     = { 0x00000001, ga102_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, ga102_fifo_new },\n\t.gr       = { 0x00000001, ga102_gr_new },\n\t.nvdec    = { 0x00000001, ga102_nvdec_new },\n\t.sec2     = { 0x00000001, ga102_sec2_new },\n};\n\nstatic const struct nvkm_device_chip\nnv174_chipset = {\n\t.name = \"GA104\",\n\t.acr      = { 0x00000001, ga102_acr_new },\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.devinit  = { 0x00000001, ga100_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, ga102_fb_new },\n\t.gpio     = { 0x00000001, ga102_gpio_new },\n\t.gsp      = { 0x00000001, ga102_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, ga102_ltc_new },\n\t.mc       = { 0x00000001, ga100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, ga100_top_new },\n\t.vfn      = { 0x00000001, ga100_vfn_new },\n\t.ce       = { 0x0000001f, ga102_ce_new },\n\t.disp     = { 0x00000001, ga102_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, ga102_fifo_new },\n\t.gr       = { 0x00000001, ga102_gr_new },\n\t.nvdec    = { 0x00000001, ga102_nvdec_new },\n\t.sec2     = { 0x00000001, ga102_sec2_new },\n};\n\nstatic const struct nvkm_device_chip\nnv176_chipset = {\n\t.name = \"GA106\",\n\t.acr      = { 0x00000001, ga102_acr_new },\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.devinit  = { 0x00000001, ga100_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, ga102_fb_new },\n\t.gpio     = { 0x00000001, ga102_gpio_new },\n\t.gsp      = { 0x00000001, ga102_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, ga102_ltc_new },\n\t.mc       = { 0x00000001, ga100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, ga100_top_new },\n\t.vfn      = { 0x00000001, ga100_vfn_new },\n\t.ce       = { 0x0000001f, ga102_ce_new },\n\t.disp     = { 0x00000001, ga102_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, ga102_fifo_new },\n\t.gr       = { 0x00000001, ga102_gr_new },\n\t.nvdec    = { 0x00000001, ga102_nvdec_new },\n\t.sec2     = { 0x00000001, ga102_sec2_new },\n};\n\nstatic const struct nvkm_device_chip\nnv177_chipset = {\n\t.name = \"GA107\",\n\t.acr      = { 0x00000001, ga102_acr_new },\n\t.bar      = { 0x00000001, tu102_bar_new },\n\t.bios     = { 0x00000001, nvkm_bios_new },\n\t.devinit  = { 0x00000001, ga100_devinit_new },\n\t.fault    = { 0x00000001, tu102_fault_new },\n\t.fb       = { 0x00000001, ga102_fb_new },\n\t.gpio     = { 0x00000001, ga102_gpio_new },\n\t.gsp      = { 0x00000001, ga102_gsp_new },\n\t.i2c      = { 0x00000001, gm200_i2c_new },\n\t.imem     = { 0x00000001, nv50_instmem_new },\n\t.ltc      = { 0x00000001, ga102_ltc_new },\n\t.mc       = { 0x00000001, ga100_mc_new },\n\t.mmu      = { 0x00000001, tu102_mmu_new },\n\t.pci      = { 0x00000001, gp100_pci_new },\n\t.privring = { 0x00000001, gm200_privring_new },\n\t.timer    = { 0x00000001, gk20a_timer_new },\n\t.top      = { 0x00000001, ga100_top_new },\n\t.vfn      = { 0x00000001, ga100_vfn_new },\n\t.ce       = { 0x0000001f, ga102_ce_new },\n\t.disp     = { 0x00000001, ga102_disp_new },\n\t.dma      = { 0x00000001, gv100_dma_new },\n\t.fifo     = { 0x00000001, ga102_fifo_new },\n\t.gr       = { 0x00000001, ga102_gr_new },\n\t.nvdec    = { 0x00000001, ga102_nvdec_new },\n\t.sec2     = { 0x00000001, ga102_sec2_new },\n};\n\nstruct nvkm_subdev *\nnvkm_device_subdev(struct nvkm_device *device, int type, int inst)\n{\n\tstruct nvkm_subdev *subdev;\n\n\tlist_for_each_entry(subdev, &device->subdev, head) {\n\t\tif (subdev->type == type && subdev->inst == inst)\n\t\t\treturn subdev;\n\t}\n\n\treturn NULL;\n}\n\nstruct nvkm_engine *\nnvkm_device_engine(struct nvkm_device *device, int type, int inst)\n{\n\tstruct nvkm_subdev *subdev = nvkm_device_subdev(device, type, inst);\n\tif (subdev && subdev->func == &nvkm_engine)\n\t\treturn container_of(subdev, struct nvkm_engine, subdev);\n\treturn NULL;\n}\n\nint\nnvkm_device_fini(struct nvkm_device *device, bool suspend)\n{\n\tconst char *action = suspend ? \"suspend\" : \"fini\";\n\tstruct nvkm_subdev *subdev;\n\tint ret;\n\ts64 time;\n\n\tnvdev_trace(device, \"%s running...\\n\", action);\n\ttime = ktime_to_us(ktime_get());\n\n\tnvkm_acpi_fini(device);\n\n\tlist_for_each_entry_reverse(subdev, &device->subdev, head) {\n\t\tret = nvkm_subdev_fini(subdev, suspend);\n\t\tif (ret && suspend)\n\t\t\tgoto fail;\n\t}\n\n\tnvkm_therm_clkgate_fini(device->therm, suspend);\n\n\tif (device->func->fini)\n\t\tdevice->func->fini(device, suspend);\n\n\tnvkm_intr_unarm(device);\n\n\ttime = ktime_to_us(ktime_get()) - time;\n\tnvdev_trace(device, \"%s completed in %lldus...\\n\", action, time);\n\treturn 0;\n\nfail:\n\tlist_for_each_entry_from(subdev, &device->subdev, head) {\n\t\tint rret = nvkm_subdev_init(subdev);\n\t\tif (rret)\n\t\t\tnvkm_fatal(subdev, \"failed restart, %d\\n\", ret);\n\t}\n\n\tnvdev_trace(device, \"%s failed with %d\\n\", action, ret);\n\treturn ret;\n}\n\nstatic int\nnvkm_device_preinit(struct nvkm_device *device)\n{\n\tstruct nvkm_subdev *subdev;\n\tint ret;\n\ts64 time;\n\n\tnvdev_trace(device, \"preinit running...\\n\");\n\ttime = ktime_to_us(ktime_get());\n\n\tnvkm_intr_unarm(device);\n\n\tif (device->func->preinit) {\n\t\tret = device->func->preinit(device);\n\t\tif (ret)\n\t\t\tgoto fail;\n\t}\n\n\tlist_for_each_entry(subdev, &device->subdev, head) {\n\t\tret = nvkm_subdev_preinit(subdev);\n\t\tif (ret)\n\t\t\tgoto fail;\n\t}\n\n\tret = nvkm_devinit_post(device->devinit);\n\tif (ret)\n\t\tgoto fail;\n\n\tret = nvkm_top_parse(device);\n\tif (ret)\n\t\tgoto fail;\n\n\tret = nvkm_fb_mem_unlock(device->fb);\n\tif (ret)\n\t\tgoto fail;\n\n\ttime = ktime_to_us(ktime_get()) - time;\n\tnvdev_trace(device, \"preinit completed in %lldus\\n\", time);\n\treturn 0;\n\nfail:\n\tnvdev_error(device, \"preinit failed with %d\\n\", ret);\n\treturn ret;\n}\n\nint\nnvkm_device_init(struct nvkm_device *device)\n{\n\tstruct nvkm_subdev *subdev;\n\tint ret;\n\ts64 time;\n\n\tret = nvkm_device_preinit(device);\n\tif (ret)\n\t\treturn ret;\n\n\tnvkm_device_fini(device, false);\n\n\tnvdev_trace(device, \"init running...\\n\");\n\ttime = ktime_to_us(ktime_get());\n\n\tnvkm_intr_rearm(device);\n\n\tif (device->func->init) {\n\t\tret = device->func->init(device);\n\t\tif (ret)\n\t\t\tgoto fail;\n\t}\n\n\tlist_for_each_entry(subdev, &device->subdev, head) {\n\t\tret = nvkm_subdev_init(subdev);\n\t\tif (ret)\n\t\t\tgoto fail_subdev;\n\t}\n\n\tnvkm_acpi_init(device);\n\tnvkm_therm_clkgate_enable(device->therm);\n\n\ttime = ktime_to_us(ktime_get()) - time;\n\tnvdev_trace(device, \"init completed in %lldus\\n\", time);\n\treturn 0;\n\nfail_subdev:\n\tlist_for_each_entry_from(subdev, &device->subdev, head)\n\t\tnvkm_subdev_fini(subdev, false);\nfail:\n\tnvkm_device_fini(device, false);\n\n\tnvdev_error(device, \"init failed with %d\\n\", ret);\n\treturn ret;\n}\n\nvoid\nnvkm_device_del(struct nvkm_device **pdevice)\n{\n\tstruct nvkm_device *device = *pdevice;\n\tstruct nvkm_subdev *subdev, *subtmp;\n\tif (device) {\n\t\tmutex_lock(&nv_devices_mutex);\n\n\t\tnvkm_intr_dtor(device);\n\n\t\tlist_for_each_entry_safe_reverse(subdev, subtmp, &device->subdev, head)\n\t\t\tnvkm_subdev_del(&subdev);\n\n\t\tif (device->pri)\n\t\t\tiounmap(device->pri);\n\t\tlist_del(&device->head);\n\n\t\tif (device->func->dtor)\n\t\t\t*pdevice = device->func->dtor(device);\n\t\tmutex_unlock(&nv_devices_mutex);\n\n\t\tkfree(*pdevice);\n\t\t*pdevice = NULL;\n\t}\n}\n\n \nstatic inline bool\nnvkm_device_endianness(struct nvkm_device *device)\n{\n#ifdef __BIG_ENDIAN\n\tconst bool big_endian = true;\n#else\n\tconst bool big_endian = false;\n#endif\n\n\t \n\tu32 pmc_boot_1 = nvkm_rd32(device, 0x000004);\n\tif (pmc_boot_1 && pmc_boot_1 != 0x01000001)\n\t\treturn !big_endian;  \n\n\t \n\tif (big_endian == !pmc_boot_1) {\n\t\tnvkm_wr32(device, 0x000004, 0x01000001);\n\t\tnvkm_rd32(device, 0x000000);\n\t\tif (nvkm_rd32(device, 0x000004) != (big_endian ? 0x01000001 : 0x00000000))\n\t\t\treturn !big_endian;  \n\t}\n\n\t \n\treturn true;\n}\n\nint\nnvkm_device_ctor(const struct nvkm_device_func *func,\n\t\t const struct nvkm_device_quirk *quirk,\n\t\t struct device *dev, enum nvkm_device_type type, u64 handle,\n\t\t const char *name, const char *cfg, const char *dbg,\n\t\t bool detect, bool mmio, u64 subdev_mask,\n\t\t struct nvkm_device *device)\n{\n\tstruct nvkm_subdev *subdev;\n\tu64 mmio_base, mmio_size;\n\tu32 boot0, boot1, strap;\n\tint ret = -EEXIST, j;\n\tunsigned chipset;\n\n\tmutex_lock(&nv_devices_mutex);\n\tif (nvkm_device_find_locked(handle))\n\t\tgoto done;\n\n\tdevice->func = func;\n\tdevice->quirk = quirk;\n\tdevice->dev = dev;\n\tdevice->type = type;\n\tdevice->handle = handle;\n\tdevice->cfgopt = cfg;\n\tdevice->dbgopt = dbg;\n\tdevice->name = name;\n\tlist_add_tail(&device->head, &nv_devices);\n\tdevice->debug = nvkm_dbgopt(device->dbgopt, \"device\");\n\tINIT_LIST_HEAD(&device->subdev);\n\n\tmmio_base = device->func->resource_addr(device, 0);\n\tmmio_size = device->func->resource_size(device, 0);\n\n\tif (detect || mmio) {\n\t\tdevice->pri = ioremap(mmio_base, mmio_size);\n\t\tif (device->pri == NULL) {\n\t\t\tnvdev_error(device, \"unable to map PRI\\n\");\n\t\t\tret = -ENOMEM;\n\t\t\tgoto done;\n\t\t}\n\t}\n\n\t \n\tif (detect) {\n\t\t \n\t\tif (!nvkm_device_endianness(device)) {\n\t\t\tnvdev_error(device,\n\t\t\t\t    \"Couldn't switch GPU to CPUs endianness\\n\");\n\t\t\tret = -ENOSYS;\n\t\t\tgoto done;\n\t\t}\n\n\t\tboot0 = nvkm_rd32(device, 0x000000);\n\n\t\t \n\t\tchipset = nvkm_longopt(device->cfgopt, \"NvChipset\", 0);\n\t\tif (chipset) {\n\t\t\tu32 override_boot0;\n\n\t\t\tif (chipset >= 0x10) {\n\t\t\t\toverride_boot0  = ((chipset & 0x1ff) << 20);\n\t\t\t\toverride_boot0 |= 0x000000a1;\n\t\t\t} else {\n\t\t\t\tif (chipset != 0x04)\n\t\t\t\t\toverride_boot0 = 0x20104000;\n\t\t\t\telse\n\t\t\t\t\toverride_boot0 = 0x20004000;\n\t\t\t}\n\n\t\t\tnvdev_warn(device, \"CHIPSET OVERRIDE: %08x -> %08x\\n\",\n\t\t\t\t   boot0, override_boot0);\n\t\t\tboot0 = override_boot0;\n\t\t}\n\n\t\t \n\t\tif ((boot0 & 0x1f000000) > 0) {\n\t\t\tdevice->chipset = (boot0 & 0x1ff00000) >> 20;\n\t\t\tdevice->chiprev = (boot0 & 0x000000ff);\n\t\t\tswitch (device->chipset & 0x1f0) {\n\t\t\tcase 0x010: {\n\t\t\t\tif (0x461 & (1 << (device->chipset & 0xf)))\n\t\t\t\t\tdevice->card_type = NV_10;\n\t\t\t\telse\n\t\t\t\t\tdevice->card_type = NV_11;\n\t\t\t\tdevice->chiprev = 0x00;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t\tcase 0x020: device->card_type = NV_20; break;\n\t\t\tcase 0x030: device->card_type = NV_30; break;\n\t\t\tcase 0x040:\n\t\t\tcase 0x060: device->card_type = NV_40; break;\n\t\t\tcase 0x050:\n\t\t\tcase 0x080:\n\t\t\tcase 0x090:\n\t\t\tcase 0x0a0: device->card_type = NV_50; break;\n\t\t\tcase 0x0c0:\n\t\t\tcase 0x0d0: device->card_type = NV_C0; break;\n\t\t\tcase 0x0e0:\n\t\t\tcase 0x0f0:\n\t\t\tcase 0x100: device->card_type = NV_E0; break;\n\t\t\tcase 0x110:\n\t\t\tcase 0x120: device->card_type = GM100; break;\n\t\t\tcase 0x130: device->card_type = GP100; break;\n\t\t\tcase 0x140: device->card_type = GV100; break;\n\t\t\tcase 0x160: device->card_type = TU100; break;\n\t\t\tcase 0x170: device->card_type = GA100; break;\n\t\t\tdefault:\n\t\t\t\tbreak;\n\t\t\t}\n\t\t} else\n\t\tif ((boot0 & 0xff00fff0) == 0x20004000) {\n\t\t\tif (boot0 & 0x00f00000)\n\t\t\t\tdevice->chipset = 0x05;\n\t\t\telse\n\t\t\t\tdevice->chipset = 0x04;\n\t\t\tdevice->card_type = NV_04;\n\t\t}\n\n\t\tswitch (device->chipset) {\n\t\tcase 0x004: device->chip = &nv4_chipset; break;\n\t\tcase 0x005: device->chip = &nv5_chipset; break;\n\t\tcase 0x010: device->chip = &nv10_chipset; break;\n\t\tcase 0x011: device->chip = &nv11_chipset; break;\n\t\tcase 0x015: device->chip = &nv15_chipset; break;\n\t\tcase 0x017: device->chip = &nv17_chipset; break;\n\t\tcase 0x018: device->chip = &nv18_chipset; break;\n\t\tcase 0x01a: device->chip = &nv1a_chipset; break;\n\t\tcase 0x01f: device->chip = &nv1f_chipset; break;\n\t\tcase 0x020: device->chip = &nv20_chipset; break;\n\t\tcase 0x025: device->chip = &nv25_chipset; break;\n\t\tcase 0x028: device->chip = &nv28_chipset; break;\n\t\tcase 0x02a: device->chip = &nv2a_chipset; break;\n\t\tcase 0x030: device->chip = &nv30_chipset; break;\n\t\tcase 0x031: device->chip = &nv31_chipset; break;\n\t\tcase 0x034: device->chip = &nv34_chipset; break;\n\t\tcase 0x035: device->chip = &nv35_chipset; break;\n\t\tcase 0x036: device->chip = &nv36_chipset; break;\n\t\tcase 0x040: device->chip = &nv40_chipset; break;\n\t\tcase 0x041: device->chip = &nv41_chipset; break;\n\t\tcase 0x042: device->chip = &nv42_chipset; break;\n\t\tcase 0x043: device->chip = &nv43_chipset; break;\n\t\tcase 0x044: device->chip = &nv44_chipset; break;\n\t\tcase 0x045: device->chip = &nv45_chipset; break;\n\t\tcase 0x046: device->chip = &nv46_chipset; break;\n\t\tcase 0x047: device->chip = &nv47_chipset; break;\n\t\tcase 0x049: device->chip = &nv49_chipset; break;\n\t\tcase 0x04a: device->chip = &nv4a_chipset; break;\n\t\tcase 0x04b: device->chip = &nv4b_chipset; break;\n\t\tcase 0x04c: device->chip = &nv4c_chipset; break;\n\t\tcase 0x04e: device->chip = &nv4e_chipset; break;\n\t\tcase 0x050: device->chip = &nv50_chipset; break;\n\t\tcase 0x063: device->chip = &nv63_chipset; break;\n\t\tcase 0x067: device->chip = &nv67_chipset; break;\n\t\tcase 0x068: device->chip = &nv68_chipset; break;\n\t\tcase 0x084: device->chip = &nv84_chipset; break;\n\t\tcase 0x086: device->chip = &nv86_chipset; break;\n\t\tcase 0x092: device->chip = &nv92_chipset; break;\n\t\tcase 0x094: device->chip = &nv94_chipset; break;\n\t\tcase 0x096: device->chip = &nv96_chipset; break;\n\t\tcase 0x098: device->chip = &nv98_chipset; break;\n\t\tcase 0x0a0: device->chip = &nva0_chipset; break;\n\t\tcase 0x0a3: device->chip = &nva3_chipset; break;\n\t\tcase 0x0a5: device->chip = &nva5_chipset; break;\n\t\tcase 0x0a8: device->chip = &nva8_chipset; break;\n\t\tcase 0x0aa: device->chip = &nvaa_chipset; break;\n\t\tcase 0x0ac: device->chip = &nvac_chipset; break;\n\t\tcase 0x0af: device->chip = &nvaf_chipset; break;\n\t\tcase 0x0c0: device->chip = &nvc0_chipset; break;\n\t\tcase 0x0c1: device->chip = &nvc1_chipset; break;\n\t\tcase 0x0c3: device->chip = &nvc3_chipset; break;\n\t\tcase 0x0c4: device->chip = &nvc4_chipset; break;\n\t\tcase 0x0c8: device->chip = &nvc8_chipset; break;\n\t\tcase 0x0ce: device->chip = &nvce_chipset; break;\n\t\tcase 0x0cf: device->chip = &nvcf_chipset; break;\n\t\tcase 0x0d7: device->chip = &nvd7_chipset; break;\n\t\tcase 0x0d9: device->chip = &nvd9_chipset; break;\n\t\tcase 0x0e4: device->chip = &nve4_chipset; break;\n\t\tcase 0x0e6: device->chip = &nve6_chipset; break;\n\t\tcase 0x0e7: device->chip = &nve7_chipset; break;\n\t\tcase 0x0ea: device->chip = &nvea_chipset; break;\n\t\tcase 0x0f0: device->chip = &nvf0_chipset; break;\n\t\tcase 0x0f1: device->chip = &nvf1_chipset; break;\n\t\tcase 0x106: device->chip = &nv106_chipset; break;\n\t\tcase 0x108: device->chip = &nv108_chipset; break;\n\t\tcase 0x117: device->chip = &nv117_chipset; break;\n\t\tcase 0x118: device->chip = &nv118_chipset; break;\n\t\tcase 0x120: device->chip = &nv120_chipset; break;\n\t\tcase 0x124: device->chip = &nv124_chipset; break;\n\t\tcase 0x126: device->chip = &nv126_chipset; break;\n\t\tcase 0x12b: device->chip = &nv12b_chipset; break;\n\t\tcase 0x130: device->chip = &nv130_chipset; break;\n\t\tcase 0x132: device->chip = &nv132_chipset; break;\n\t\tcase 0x134: device->chip = &nv134_chipset; break;\n\t\tcase 0x136: device->chip = &nv136_chipset; break;\n\t\tcase 0x137: device->chip = &nv137_chipset; break;\n\t\tcase 0x138: device->chip = &nv138_chipset; break;\n\t\tcase 0x13b: device->chip = &nv13b_chipset; break;\n\t\tcase 0x140: device->chip = &nv140_chipset; break;\n\t\tcase 0x162: device->chip = &nv162_chipset; break;\n\t\tcase 0x164: device->chip = &nv164_chipset; break;\n\t\tcase 0x166: device->chip = &nv166_chipset; break;\n\t\tcase 0x167: device->chip = &nv167_chipset; break;\n\t\tcase 0x168: device->chip = &nv168_chipset; break;\n\t\tcase 0x172: device->chip = &nv172_chipset; break;\n\t\tcase 0x173: device->chip = &nv173_chipset; break;\n\t\tcase 0x174: device->chip = &nv174_chipset; break;\n\t\tcase 0x176: device->chip = &nv176_chipset; break;\n\t\tcase 0x177: device->chip = &nv177_chipset; break;\n\t\tdefault:\n\t\t\tif (nvkm_boolopt(device->cfgopt, \"NvEnableUnsupportedChipsets\", false)) {\n\t\t\t\tswitch (device->chipset) {\n\t\t\t\tcase 0x170: device->chip = &nv170_chipset; break;\n\t\t\t\tdefault:\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\n\t\t\tif (!device->chip) {\n\t\t\t\tnvdev_error(device, \"unknown chipset (%08x)\\n\", boot0);\n\t\t\t\tret = -ENODEV;\n\t\t\t\tgoto done;\n\t\t\t}\n\t\t\tbreak;\n\t\t}\n\n\t\tnvdev_info(device, \"NVIDIA %s (%08x)\\n\",\n\t\t\t   device->chip->name, boot0);\n\n\t\t \n\t\tboot1 = nvkm_rd32(device, 0x0000004);\n\t\tif (device->card_type >= TU100 && (boot1 & 0x00030000)) {\n\t\t\tnvdev_info(device, \"vGPUs are not supported\\n\");\n\t\t\tret = -ENODEV;\n\t\t\tgoto done;\n\t\t}\n\n\t\t \n\t\tstrap = nvkm_rd32(device, 0x101000);\n\n\t\t \n\t\tif ( device->card_type <= NV_10 || device->chipset < 0x17 ||\n\t\t    (device->chipset >= 0x20 && device->chipset < 0x25))\n\t\t\tstrap &= 0x00000040;\n\t\telse\n\t\t\tstrap &= 0x00400040;\n\n\t\tswitch (strap) {\n\t\tcase 0x00000000: device->crystal = 13500; break;\n\t\tcase 0x00000040: device->crystal = 14318; break;\n\t\tcase 0x00400000: device->crystal = 27000; break;\n\t\tcase 0x00400040: device->crystal = 25000; break;\n\t\t}\n\t} else {\n\t\tdevice->chip = &null_chipset;\n\t}\n\n\tif (!device->name)\n\t\tdevice->name = device->chip->name;\n\n\tmutex_init(&device->mutex);\n\tnvkm_intr_ctor(device);\n\n#define NVKM_LAYOUT_ONCE(type,data,ptr)                                                      \\\n\tif (device->chip->ptr.inst && (subdev_mask & (BIT_ULL(type)))) {                     \\\n\t\tWARN_ON(device->chip->ptr.inst != 0x00000001);                               \\\n\t\tret = device->chip->ptr.ctor(device, (type), -1, &device->ptr);              \\\n\t\tsubdev = nvkm_device_subdev(device, (type), 0);                              \\\n\t\tif (ret) {                                                                   \\\n\t\t\tnvkm_subdev_del(&subdev);                                            \\\n\t\t\tdevice->ptr = NULL;                                                  \\\n\t\t\tif (ret != -ENODEV) {                                                \\\n\t\t\t\tnvdev_error(device, \"%s ctor failed: %d\\n\",                  \\\n\t\t\t\t\t    nvkm_subdev_type[(type)], ret);                  \\\n\t\t\t\tgoto done;                                                   \\\n\t\t\t}                                                                    \\\n\t\t} else {                                                                     \\\n\t\t\tsubdev->pself = (void **)&device->ptr;                               \\\n\t\t}                                                                            \\\n\t}\n#define NVKM_LAYOUT_INST(type,data,ptr,cnt)                                                  \\\n\tWARN_ON(device->chip->ptr.inst & ~((1 << ARRAY_SIZE(device->ptr)) - 1));             \\\n\tfor (j = 0; device->chip->ptr.inst && j < ARRAY_SIZE(device->ptr); j++) {            \\\n\t\tif ((device->chip->ptr.inst & BIT(j)) && (subdev_mask & BIT_ULL(type))) {    \\\n\t\t\tret = device->chip->ptr.ctor(device, (type), (j), &device->ptr[j]);  \\\n\t\t\tsubdev = nvkm_device_subdev(device, (type), (j));                    \\\n\t\t\tif (ret) {                                                           \\\n\t\t\t\tnvkm_subdev_del(&subdev);                                    \\\n\t\t\t\tdevice->ptr[j] = NULL;                                       \\\n\t\t\t\tif (ret != -ENODEV) {                                        \\\n\t\t\t\t\tnvdev_error(device, \"%s%d ctor failed: %d\\n\",        \\\n\t\t\t\t\t\t    nvkm_subdev_type[(type)], (j), ret);     \\\n\t\t\t\t\tgoto done;                                           \\\n\t\t\t\t}                                                            \\\n\t\t\t} else {                                                             \\\n\t\t\t\tsubdev->pself = (void **)&device->ptr[j];                    \\\n\t\t\t}                                                                    \\\n\t\t}                                                                            \\\n\t}\n#include <core/layout.h>\n#undef NVKM_LAYOUT_INST\n#undef NVKM_LAYOUT_ONCE\n\n\tret = nvkm_intr_install(device);\ndone:\n\tif (device->pri && (!mmio || ret)) {\n\t\tiounmap(device->pri);\n\t\tdevice->pri = NULL;\n\t}\n\tmutex_unlock(&nv_devices_mutex);\n\treturn ret;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}