# è¥¿å—äº¤é€šå¤§å­¦è®¡ç»„å®éªŒ8-æŒ‡ä»¤åˆ†æä¸æ‰§è¡Œ


{{< admonition type=note title="" open=false >}}
æ­¤ç¬”è®°é’ˆå¯¹è¥¿å—äº¤é€šå¤§å­¦2023-2024å­¦å¹´ä¸ŠåŠå­¦æœŸå¼€è®¾çš„è®¡ç»„å®éªŒè¯¾ã€‚
{{< /admonition >}}

{{< admonition type=success title="" open=false >}}
ä»£ç å’Œè¾“å‡ºå·²ç»è¿‡åŠ©æ•™éªŒæ”¶ã€‚
{{< /admonition >}}

{{< admonition type=warning title="Frequency" open=false >}}
ä½¿ç”¨æ—¶å¿…é¡»å°†clké¢‘ç‡è®¾ç½®æˆ100k
{{< /admonition >}}


{{< admonition type=tip title="Special thanksğŸ‘ğŸ¿" open=false >}}
æ„Ÿè°¢ä½•åŒå­¦æä¾›çš„å‚è€ƒä»£ç å’Œå®éªŒè¦æ±‚ï¼
{{< /admonition >}}

> # 0 å®Œç»“æ’’èŠ±ğŸµï¸

ğŸ‰æ­å–œä½ å·²å®Œæˆæ‰€æœ‰çš„è®¡ç»„å®éªŒï¼Œå¾ˆæœ‰å¹¸è¢«ä½ å‘ç°æˆ‘çš„åšå®¢ï¼Œæˆ‘åœ¨æ ¡çš„æ—¶é—´é‡Œä¼šä¸€ç›´ç»´æŠ¤è®¡ç»„å®éªŒçš„ç›¸å…³å†…å®¹å¹¶è¿›è¡Œç­”ç–‘ã€‚ä¹Ÿæ¬¢è¿å¤§å®¶æå‡ºæ›´å¥½çš„æ”¹è¿›å»ºè®®ï¼

â­å¦‚æœä½ å–œæ¬¢æˆ‘çš„è®¾è®¡çš„è¯ï¼Œå¯ä»¥åœ¨githubä¸Šfollowæˆ‘å¹¶å¯¹æˆ‘çš„ä»“åº“ç‚¹starï¼Œè¿™ä¼šè®©å®ƒä»¬è¢«æ›´å¤šçš„æ ¡å‹å‘ç°ï¼Œä½ çš„æ”¯æŒæ˜¯æˆ‘æœ€å¤§çš„åŠ¨åŠ›ï¼

ğŸ§ æˆ‘åœ¨å­¦ä¹ è¿‡ç¨‹ä¸­ä¹Ÿä¼šå‘å¸ƒå…¶ä»–æŠ€æœ¯ç›¸å…³çš„æ–‡ç« ï¼Œå¦‚æœä½ æ„Ÿå…´è¶£æ¬¢è¿å…³æ³¨ï¼

ğŸ‘©ğŸ¿â€ğŸ“æœ€åç¥å„ä½åŒå­¦å­¦ä¹ é¡ºåˆ©ï¼Œå‰ç¨‹ä¼¼é”¦ï¼

> # 1 å®éªŒå†…å®¹

åˆ©ç”¨quartusæä¾›çš„IP Coreå’ŒFPGAå†…éƒ¨å­˜å‚¨å™¨ï¼Œå®ŒæˆæŒ‡ä»¤å­˜å‚¨å™¨ä¸å–æŒ‡éƒ¨åˆ†è®¾è®¡ã€‚

> # 2 ä»£ç /åŸç†å›¾

> ## 2.1 é¡¶å±‚æ–‡ä»¶

<img src="/images/exp8_block.png" width="80%">

> ## 2.2 PCå¯„å­˜å™¨

{{< admonition type=info title="æ­¤å¤„é˜²æŠ–å‚è€ƒäº†å’•å’•ä¸ç“œçš„åšå®¢ï¼š" open=false >}}
https://blog.csdn.net/yck1716/article/details/124656502
{{< /admonition >}}

```Verilog
module pc_function(input clk,input pc_clr,input manual_plus,output reg[7:0]PC
);
parameter   S1 = 2'b00,		//æ¾å¼€ç¨³å®šæ—¶
            S2 = 2'b01,		//æŒ‰ä¸‹æ¯›åˆºæ—¶
            S3 = 2'b10,		//æŒ‰ä¸‹ç¨³å®šæ—¶
            S4 = 2'b11;		//æ¾å¼€æ¯›åˆºæ—¶
				
 
 
/*===============================================================20msè®¡æ•°å™¨=============================================================*/
reg en_counter;	//è®¡æ•°ä½¿èƒ½
reg [19:0] cnt;	//è®¡æ•°
reg cnt_full;
 
//åªæœ‰å½“è®¡æ•°ä½¿èƒ½ä¸ºé«˜ç”µå¹³çš„æ—¶å€™ï¼Œè®¡æ•°å™¨æ‰ä¼šè®¡æ•°
always@(posedge clk or negedge pc_clr)
	begin
		if(!pc_clr)
			cnt <= 0;
		else if(en_counter)
			cnt <= cnt + 1'b1;
		else 
			cnt <= 0;
	end
	
//è®¡æ•°æ»¡ä¿¡å·ï¼ˆæ•°æ•°åˆ°1000000è®¡æ•°æ»¡æ—¶é—´åˆ°ã€‚1000000æ˜¯1Mï¼Œå½“åŸºäºclkä¿¡å·é¢‘ç‡è¿›è¡Œè®¡æ•°æ—¶ï¼Œcnt_fullèµ°è¿‡(1/50M)s*1Mçš„æ—¶é—´ï¼Œå³20msï¼‰
always@(posedge clk or negedge pc_clr)	//å½“clkæ¥50MHzçš„ä¿¡å·æ—¶ï¼Œç›¸å½“äºclkåœ¨1så†…è¿›è¡Œäº†50Mæ¬¡è®¡æ•°ï¼Œç›¸é‚»ä¸Šå‡æ²¿ç›¸é—´(1/50M)s
begin
	if(!pc_clr)
		cnt_full <= 1'b0;
	else if(cnt == 20'd10000)	
		cnt_full <= 1'b1;
	else 
		cnt_full <= 1'b0;
end
 
 
 
/*==============================================================åˆ¤æ–­è¾¹æ²¿æ¨¡å—=============================================================*/
reg key_tmp0,key_tmp1;
 
always@(posedge clk or negedge pc_clr)
	begin
		if(!pc_clr)
			begin
				key_tmp0 <= 1'b1;
				key_tmp1 <= 1'b1;
			end
			
		else
			begin
				key_tmp0 <= manual_plus;		//manual_plusæŒ‰é”®è¾“å…¥
				key_tmp1 <= key_tmp0;	
			end
			
	end
 
wire pedge,nedge;
assign nedge = (!key_tmp0) & key_tmp1;        //ä¸‹é™æ²¿ï¼ˆä¸‹ä¸€clkæ—¶ä¸º0ï¼Œä¸Šä¸€clkæ—¶ä¸º1ï¼‰
assign pedge = key_tmp0 & (!key_tmp1);        //ä¸Šå‡æ²¿ï¼ˆä¸‹ä¸€clkæ—¶ä¸º1ï¼Œä¸Šä¸€clkæ—¶ä¸º0ï¼‰
 
 
 
/*=============================================================çŠ¶æ€æœºæ¨¡å—================================================================*/
reg [1:0] state;
reg key_flag;		//ç»æ¶ˆæŠ–åå¯ç¡®è®¤çš„æŒ‰ä¸‹åŠ¨ä½œ
reg key_state;		//æŒ‰é”®çŠ¶æ€ï¼Œé«˜ç”µå¹³ä¸ºæœªæŒ‰ä¸‹ï¼Œä½ç”µå¹³ä¸ºæŒ‰ä¸‹çŠ¶æ€
 
always@(posedge clk or negedge pc_clr)
	begin
		
		if(!pc_clr)
			begin
				state      <= S1; 
				en_counter <= 1'b0;	//è®¡æ•°å™¨å½’é›¶
				key_state  <= 1'b1;	//æŒ‰é”®æœªæŒ‰ä¸‹
				key_flag   <= 1'b0;
			end
		
		else 
			begin
				case(state)
					
					S1:	//é«˜ç”µå¹³ï¼ˆæ¾å¼€ç¨³å®šï¼‰
						begin
							key_flag   <= 1'b0;	//æŒ‰é”®æœªæŒ‰ä¸‹ï¼Œä¸è®¡
							key_state  <= 1'b1;	//æŒ‰é”®æ¾å¼€çŠ¶æ€
							en_counter <= 1'b0;	//è®¡æ•°å™¨å½’é›¶
							
							if(nedge)	//æ£€æµ‹åˆ°ä¸‹é™æ²¿ï¼Œè¿›å…¥ä¸‹ä¸€ä¸ªçŠ¶æ€åŒæ—¶æ‰“å¼€è®¡æ•°å™¨
								begin
									state      <= S2;
									en_counter <= 1'b1;	//è®¡æ•°å™¨ä½¿èƒ½
								end
							
							else 
								state <= state;	//ä¿æŒç›®å‰çŠ¶æ€    
						end
					
					S2:	//ä¸‹é™æ²¿æŠ–åŠ¨ï¼ˆæŒ‰ä¸‹æ¯›åˆºï¼‰
						if(cnt_full)	//è®¡æ•°æ»¡ï¼Œè¯´æ˜è¾¾åˆ°ç¨³å®šçŠ¶æ€ï¼Œå…³é—­è®¡æ•°å™¨ï¼Œè¿›å…¥ä¸‹ä¸€ä¸ªçŠ¶æ€
							begin
								state      <= S3;
								en_counter <= 1'b0;	//è®¡æ•°å™¨å½’é›¶
								key_flag   <= 1'b1;	//æŒ‰é”®å¯ç¡®è®¤å·²æŒ‰ä¸‹
								key_state  <= 1'b0;	//æŒ‰é”®æŒ‰ä¸‹çŠ¶æ€
							end
						
						else if(pedge)	//æ£€æµ‹åˆ°ä¸Šå‡æ²¿ï¼ˆæ¯›åˆºï¼‰ï¼Œè·³å›S1çŠ¶æ€åŒæ—¶å…³é—­è®¡æ•°å™¨
							begin
								en_counter <= 1'b0;	//è®¡æ•°å™¨å½’é›¶
								state      <= S1;
							end
						
						else 
							state <= state;	//ä¿æŒç›®å‰çŠ¶æ€
							
					S3:	//ä½ç”µå¹³ï¼ˆæŒ‰ä¸‹ç¨³å®šï¼‰
						begin
							key_flag <= 1'b0;	//ä¸€ä¸ªæŒ‰é”®å‘¨æœŸæµ‹åˆ°ä¸€æ¬¡å°±è¡Œï¼Œç°åœ¨å¯æ¸…é›¶äº†ï¼ˆåé¢ä»£ç ç¼–å†™åªåœ¨æ„å…¶posedgeï¼‰
							
							if(pedge)	//æ£€æµ‹åˆ°ä¸Šå‡æ²¿ï¼Œè¿›å…¥ä¸‹ä¸€ä¸ªçŠ¶æ€åŒæ—¶æ‰“å¼€è®¡æ•°å™¨
								begin
									state      <= S4;
									en_counter <= 1'b1;	//è®¡æ•°å™¨ä½¿èƒ½
								end
							
							else 
								state <= state;	//ä¿æŒç›®å‰çŠ¶æ€
						end
					
					S4:	//ä¸Šå‡æ²¿æŠ–åŠ¨ï¼ˆæ¾å¼€æ¯›åˆºï¼‰
						if(cnt_full)
							begin
								state     <= S1;
								key_state <= 1'b1;
							end
						
						else 
							if(nedge)
								begin
									en_counter <= 1'b0;	//è®¡æ•°å™¨å½’é›¶
									state      <= S3;					 		
								end 
							else 
								state <= state;	//ä¿æŒç›®å‰çŠ¶æ€
					
					default:
						state <= S1;
						
					endcase
	
			end
	
	end
always@(posedge key_flag,negedge pc_clr)
	//key_flagï¼šç»æ¶ˆæŠ–åå¯ç¡®è®¤çš„æŒ‰ä¸‹åŠ¨ä½œ
	begin
	if(!pc_clr)
		PC <= 0;
	else
		PC<=PC+1;
	end

endmodule


```

> ## 2.3 æ•°ç ç®¡
```Verilog
module segment_displays(clk,N,seg,sel);
	input clk;
	input [31:0] N;
	output reg [7:0] seg;
	output reg [2:0] sel;
	reg [3:0]num;
	always@(posedge clk)
	begin
		sel<=sel+1;
		
			case(sel)
				3'b110:num<=N[3:0];
				3'b101:num<=N[7:4];
				3'b100:num<=N[11:8];
				3'b011:num<=N[15:12];
				3'b010:num<=N[19:16];
				3'b001:num<=N[23:20];
				3'b000:num<=N[27:24];
				3'b111:num<=N[31:28];
			endcase
	end
	always@(num)
	begin
		case(num)
			4'b0000:seg<=8'b00111111;	//"0"
			4'b0001:seg<=8'b00000110;	//"1"
			4'b0010:seg<=8'b01011011;	//"2"
			4'b0011:seg<=8'b01001111;	//"3â€
			4'b0100:seg<=8'b01100110;	//"4"
			4'b0101:seg<=8'b01101101;	//"5"
			4'b0110:seg<=8'b01111101;	//"6"
			4'b0111:seg<=8'b00000111;	//"8"
			4'b1000:seg<=8'b01111111;	//"8"
			4'b1001:seg<=8'b01101111;	//"9"
			4'b1010:seg<=8'b01110111;	//"A"
			4'b1011:seg<=8'b01111100;	//"b"
			4'b1100:seg<=8'b00111001;	//"c"
			4'b1101:seg<=8'b01011110;	//"d"
			4'b1110:seg<=8'b01111001;	//"E"
			4'b1111:seg<=8'b01110001;	//"F"
			default:seg<=8'b00000000;	//"dark"
		endcase
	end
endmodule
```

> ## 2.4 çŸ©é˜µé”®ç›˜
```Verilog
module keymodule(
	input clk,
	input [3:0] KEY_R,
	output reg[3:0] KEY_C = 4'b0111,
	output reg[7:0] out= 8'hxx,
	input key_clr
//	output reg[2:0] press_times=3'b000
);
	reg [1:0] cnt = 2'b0;
	reg[4:0] num=5'd16;
	reg[31:0] count_num=32'b1;
//æ ¹æ®æŒ‰é’®çš„åˆ—æ‰«æä¿¡å·å’Œè¡Œè¾“å…¥ä¿¡å·åˆ¤æ–­æŒ‰é’®æ˜¯å¦è¢«æŒ‰ä¸‹
always  @(posedge clk)
begin
//		if(S==3'b000)
//		begin
//			out<=16'h0000;
//		end
//		else
		if(!key_clr)
		begin
			out<=16'h0000;
		end
		else
		begin
			cnt = cnt + 1'b1;
			case (cnt)
				2'b00:	KEY_C <= 4'b1110;
				2'b01:	KEY_C <= 4'b1101;
				2'b10:	KEY_C <= 4'b1011;
				2'b11:	KEY_C <= 4'b0111;         
			endcase
			if(KEY_R==4'b1111)
			begin
				num=5'd16;
			end
			else 
			begin 
				  case ({KEY_C, KEY_R})
					 
					 8'b1011_1110: num = 5'd0;
					 8'b0111_0111: num = 5'd1;
					 8'b1011_0111: num = 5'd2;
					 8'b1101_0111: num = 5'd3;
					 
					 8'b0111_1011: num = 5'd4;
					 8'b1011_1011: num = 5'd5;
					 8'b1101_1011: num = 5'd6;
					 8'b0111_1101: num = 5'd7;  
					 
					 8'b1011_1101: num = 5'd8;
					 8'b1101_1101: num = 5'd9;
					 8'b1110_0111: num = 5'd10;
					 8'b1110_1011: num = 5'd11;  
					 
					 8'b1110_1101: num = 5'd12;
					 8'b1110_1110: num = 5'd13;
					 8'b0111_1110: num = 5'd14;
					 8'b1101_1110: num = 5'd15;  
				  endcase
			end
			begin
				if(num == 5'b1_0000)
					begin
						if(count_num == 32'b0)begin
							count_num = 32'd100001;end
						count_num = count_num + 1'b1;
					end
				else if(count_num > 32'd100000)
					begin
						count_num = 32'b1;
					
						//ç§»ä½
						begin
						out=out<<4;
						out[3:0] = num[3:0];
						end
					end
			end
			end
		
end
endmodule   
```

> ## 2.5 ROMçš„å†…å®¹


| addr | +0   | +1   | +2   | +3   | +4   | +5   | +6   | +7   |
|------|------|------|------|------|------|------|------|------|
| 0    | 7600 | 8300 | 7340 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 8    | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 16   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 24   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 32   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 40   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 48   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 56   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 64   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 72   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 80   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 88   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 96   | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 104  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 112  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 120  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 128  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 136  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 144  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 152  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 160  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 168  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 176  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 184  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 192  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 200  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 208  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 216  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 224  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 232  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 240  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 248  | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |

> ## 2.6 é€‰æ‹©ALUçš„æ“ä½œæ•°

```Verilog
module choose_opts(
input clk,
	input [7:0]R0,
	input [7:0]R1,
	input [7:0]R2,
	input [7:0]R3,
	input [3:0]choose_reg,
	output [15:0] res
);
	reg [7:0]opt1,opt2;
	initial
	begin
		opt1<=8'b0000_0000;
		opt2<=8'b0000_0000;
	end
	always@(posedge clk)
	begin
			case(choose_reg[3:2])
				2'b00:opt1<=R0;
				2'b01:opt1<=R1;
				2'b10:opt1<=R2;
				2'b11:opt1<=R3;
			endcase
			case(choose_reg[1:0])
				2'b00:opt2<=R0;
				2'b01:opt2<=R1;
				2'b10:opt2<=R2;
				2'b11:opt2<=R3;
			endcase
	end
	assign res={opt1,opt2};
endmodule

```

> ## 2.7 å¯„å­˜å™¨ç»„
```Verilog
module exp5(
	input clk,
	input [1:0]RA,
	input wr,
	input rd,
	input [1:0]M,
	input clr,
	input manual_plus,
	input [7:0] key_out,
	input [7:0] res_alu,
	input [1:0] res_dest,
	input enact,
	output [7:0] R0,
	output [7:0] R1,
	output [7:0] R2,
	output [7:0] R3,
	output [7:0] PC
);
	wire [7:0] DATA_INPUT;
	assign DATA_INPUT=key_out;
	pc_function pf  (clk,clr,manual_plus,PC);
	reg_function rf (clk,wr,rd,RA,DATA_INPUT,R0,R1,R2,R3,res_alu,res_dest,enact);
endmodule

```

> ## 2.8 é€šç”¨å¯„å­˜å™¨

```Verilog
module reg_function(
	input clk,
	input wr,
	input rd,
	input [1:0] RA,
	input [7:0] DATA_INPUT,
	output reg[7:0]R0,
	output reg[7:0]R1,
	output reg[7:0]R2,
	output reg[7:0]R3,
	input [7:0] res_alu,
	input [1:0] res_dest,
	input enact
);
always@(negedge clk)
	begin
		if(res_dest==2'b00&&!enact)
					begin
						R0<=res_alu;
					end
		else if(res_dest==2'b01&&!enact)
					begin
						R1<=res_alu;
					end
		else if(res_dest==2'b10&&!enact)
					begin
						R2<=res_alu;
					end
		else if(res_dest==2'b11&&!enact)
					begin
						R3<=res_alu;
					end
		else 
		begin
			case(RA)
					2'b00:
					begin
						if(wr==0&&rd==1)
						begin
							R0<=DATA_INPUT;
						end
						else if(wr==1&&rd==1)
						begin
							R0<=res_alu;
						end
					end
					2'b01:
					begin
						if(wr==0&&rd==1)
						begin
							R1<=DATA_INPUT;
						end
						else if(wr==1&&rd==1)
						begin
							R1<=res_alu;
						end
					end
					2'b10:
					begin
						if(wr==0&&rd==1)
						begin
							R2<=DATA_INPUT;
						end
						else if(wr==1&&rd==1)
						begin
							R2<=res_alu;
						end
					end
					2'b11:
					begin
						if(wr==0&&rd==1)
						begin
							R3<=DATA_INPUT;
						end
						else if(wr==1&&rd==1)
						begin
							R3<=res_alu;
						end
					end
				endcase
			end
	end
	endmodule
	 
```

> ## 2.9 è¿ç®—å™¨

```Verilog
module exp4(
	input clk,
	input [2:0]S,
	input cin,
	input [15:0] operators,
	output exceed,
	output [15:0] ans,
	output [7:0] X,
	output [7:0] Y,
	output [7:0] alu_res
);
midware mw(operators,X,Y,clk);
assign alu_res=ans[7:0];
manipulate man(clk,S,X,Y,cin,ans,exceed);
endmodule

```

> ## 2.10 è¿ç®—å™¨çš„è®¡ç®—åŠŸèƒ½
```Verilog
module manipulate(

	input clk,
	input [2:0]S,
	input [7:0]X,
	input [7:0]Y,
	input cin,
	output reg[15:0]ans,
	output reg exceed
	);
	initial
	begin
		ans<=8'h00;
	end
	always@(posedge clk)
	begin
			case(S)
				3'b000:ans<=16'b0000_0000_0000_0000;
				3'b001:ans<={8'b0000_0000,X&Y};
				3'b010:ans<={8'b0000_0000,X|Y};
				3'b011:ans<={8'b0000_0000,X^Y};
				3'b100:
				begin 
					ans<=X+Y+(cin?1'b0:1'b1);
				end
				3'b101:ans<={8'b0000_0000,X[6:0],1'b0};
				3'b110:ans<={8'b0000_0000,1'b0,X[7:1]};
				3'b111:ans<={8'b0000_0000,((X>>7)&1)?1:0,X[7:1]};
			endcase
	end
	always@(posedge clk)
	begin
		if(S==3'b100)
		begin
			if( ans[8]^ans[7] ) exceed<=1;
			else exceed<=0;
		end
		else exceed<=0;
	end
endmodule

```

> ## 2.11 è¿ç®—å™¨çš„ä¸­é—´ä»¶
```Verilog
module midware(
	input [15:0]key_out,
	output reg [7:0] X,
	output reg [7:0] Y,
	input clk
);
	always@(posedge clk)
	begin
		X<=key_out[15:8];
		Y<=key_out[7:0];
	end
endmodule

```

> ## 2.12 å–æŒ‡ä»¤å¹¶å‘å„æ¨¡å—å‘é€ä¿¡å·
```Verilog
module execute(
	input clk,
	input [15:0] order,
	input manual_plus,
	output reg[3:0] choose_reg,
	output reg[2:0] S,
	output reg[1:0] res_dest
);
	always@(posedge clk)
	begin
		case(order[15:12])
			4'b0111:
			begin
				S<=3'b011;
				choose_reg<=order[11:8];
				res_dest<=order[7:6];
			end
			4'b1000:
			begin
				S<=3'b110;
				choose_reg<={order[11:10],2'b00};
				res_dest<=order[9:8];
			end
			default:
			begin
				S<=S;
				choose_reg<=choose_reg;
				res_dest<=res_dest;
			end
		endcase
		
	end
endmodule

```

> ## 2.14 é¡µé¢åˆ‡æ¢

```Verilog
module page_switch(
	input clk,
	input [2:0]switch_buttons,
	input [7:0]R0,
	input [7:0]R1,
	input [7:0]R2,
	input [7:0]R3,
	input [7:0]pc,
	input [15:0] order,
	input [31:0]alu_N,
	output reg[31:0] N,
	output reg[1:0] status
);
	//reg status[1:0]=2'b00;
	initial
	begin
		status<=2'b00;
	end
	always@(posedge clk)
	begin
		//N<={R0,R1,R2,R3};
		casex(switch_buttons)
			3'bxx0: status<=2'b00;
			3'bx01: status<=2'b01;
			3'b011: status<=2'b10;
			default: status<=status;
		endcase
		case(status)
			2'b00:N<={R0,R1,R2,R3};
			2'b01:N<={order,8'h00,pc};
			2'b10:N<=alu_N;
		endcase
	end
endmodule

```

> # 3 å¼•è„šåˆ†é…

<img src="/images/pin8.png" width="80%">

> # 4 ä»¿çœŸæ³¢å½¢

<img src="/images/wvf8.png" width="80%">

> # 5 æºç å·²ä¸Šä¼ github


githubä»“åº“ï¼š
{{< person url="https://github.com/Septemus/swjtu_computer_organization_exp8_cmd_rdexec.git" name="swjtu_computer_organization_exp8_cmd_rdexec" text="githubåº“" picture="/images/github.jpg" >}}


> # 6 ä¸Šæœºæ“ä½œè§†é¢‘


{{< bilibili BV1Kh411F7dW >}}

