##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for uart_solinst_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (uart_solinst_IntClock:R vs. uart_solinst_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. uart_solinst_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK              | Frequency: 58.18 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 24.00 MHz  | 
Clock: uart_solinst_IntClock  | Frequency: 37.38 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK              uart_solinst_IntClock  41666.7          24479       N/A              N/A         N/A              N/A         N/A              N/A         
uart_solinst_IntClock  uart_solinst_IntClock  1.30417e+007     13014917    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase         
----------------------  ------------  -----------------------  
uart_solinst_rx(0)_PAD  56295         uart_solinst_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase         
----------------------  ------------  -----------------------  
uart_solinst_tx(0)_PAD  32372         uart_solinst_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.18 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_11
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 24479p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13678
-------------------------------------   ----- 
End-of-path arrival time (ps)           13678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/main_2       macrocell11    5448   8028  24479  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/q            macrocell11    3350  11378  24479  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_11            macrocell10    2300  13678  24479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for uart_solinst_IntClock
***************************************************
Clock: uart_solinst_IntClock
Frequency: 37.38 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_11
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13014917p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23239
-------------------------------------   ----- 
End-of-path arrival time (ps)           23239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q              macrocell4    1250   1250  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0         macrocell16   3390   4640  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q              macrocell16   3350   7990  13014917  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/main_7  macrocell11   9599  17589  13014917  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/q       macrocell11   3350  20939  13014917  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_11       macrocell10   2300  23239  13014917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (uart_solinst_IntClock:R vs. uart_solinst_IntClock:R)
***********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_11
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13014917p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23239
-------------------------------------   ----- 
End-of-path arrival time (ps)           23239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q              macrocell4    1250   1250  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0         macrocell16   3390   4640  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q              macrocell16   3350   7990  13014917  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/main_7  macrocell11   9599  17589  13014917  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/q       macrocell11   3350  20939  13014917  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_11       macrocell10   2300  23239  13014917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. uart_solinst_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_11
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 24479p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13678
-------------------------------------   ----- 
End-of-path arrival time (ps)           13678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/main_2       macrocell11    5448   8028  24479  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/q            macrocell11    3350  11378  24479  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_11            macrocell10    2300  13678  24479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_11
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 24479p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13678
-------------------------------------   ----- 
End-of-path arrival time (ps)           13678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/main_2       macrocell11    5448   8028  24479  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/q            macrocell11    3350  11378  24479  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_11            macrocell10    2300  13678  24479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_state_3\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 25103p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13053
-------------------------------------   ----- 
End-of-path arrival time (ps)           13053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_state_3_split\/main_2         macrocell22    4205   6785  25103  RISE       1
\uart_solinst:BUART:rx_state_3_split\/q              macrocell22    3350  10135  25103  RISE       1
\uart_solinst:BUART:rx_state_3\/main_7               macrocell21    2918  13053  25103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_state_2\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 25749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12407
-------------------------------------   ----- 
End-of-path arrival time (ps)           12407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_state_2_split\/main_0         macrocell19    4191   6771  25749  RISE       1
\uart_solinst:BUART:rx_state_2_split\/q              macrocell19    3350  10121  25749  RISE       1
\uart_solinst:BUART:rx_state_2\/main_6               macrocell18    2287  12407  25749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 25867p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/main_2   macrocell13    4075   6655  25867  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/q        macrocell13    3350  10005  25867  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_8         macrocell12    2285  12290  25867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_state_2\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 25903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/main_2       macrocell20    4011   6591  25903  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/q            macrocell20    3350   9941  25903  RISE       1
\uart_solinst:BUART:rx_state_2\/main_7               macrocell18    2313  12253  25903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_6
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 26678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13419
-------------------------------------   ----- 
End-of-path arrival time (ps)           13419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_status_6\/main_2              macrocell28    3288   5868  26678  RISE       1
\uart_solinst:BUART:rx_status_6\/q                   macrocell28    3350   9218  26678  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_6              statusicell1   4201  13419  26678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_0
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 28571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_status_0\/main_2              macrocell24    3288   5868  28571  RISE       1
\uart_solinst:BUART:rx_status_0\/q                   macrocell24    3350   9218  28571  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_0              statusicell1   2308  11526  28571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_2
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 30125p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8032
-------------------------------------   ---- 
End-of-path arrival time (ps)           8032
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_2     macrocell5     5452   8032  30125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell5          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_address_detected\/main_2
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 30150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8007
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_2      macrocell6     5427   8007  30150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 30798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_0             macrocell10    4779   7359  30798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_0
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 30960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell1   2580   2580  25137  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_0     macrocell5     4617   7197  30960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell5          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_address_detected\/main_1
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 30974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  25309  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_1      macrocell6     4603   7183  30974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_address_detected\/main_0
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 30983p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell1   2580   2580  25137  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_0      macrocell6     4594   7174  30983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_1
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 31309p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  25309  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_1     macrocell5     4268   6848  31309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell5          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_0
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 31654p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell1   2580   2580  25137  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_0         macrocell12    3923   6503  31654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_2
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 32289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  24479  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_2      macrocell14    3288   5868  32289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell14         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_0
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 32592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell1   2580   2580  25137  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_0      macrocell14    2984   5564  32592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell14         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_1
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 32943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  25309  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_1      macrocell14    2634   5214  32943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell14         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13017327p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                 -11520
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12820
-------------------------------------   ----- 
End-of-path arrival time (ps)           12820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q                      macrocell32     1250   1250  13017327  RISE       1
\uart_solinst:BUART:counter_load_not\/main_0           macrocell2      5307   6557  13017327  RISE       1
\uart_solinst:BUART:counter_load_not\/q                macrocell2      3350   9907  13017327  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2912  12820  13017327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_8
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13019443p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18714
-------------------------------------   ----- 
End-of-path arrival time (ps)           18714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q               macrocell4    1250   1250  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0          macrocell16   3390   4640  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q               macrocell16   3350   7990  13014917  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_8  macrocell6   10724  18714  13019443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13019991p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18165
-------------------------------------   ----- 
End-of-path arrival time (ps)           18165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q        macrocell4    1250   1250  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0   macrocell16   3390   4640  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q        macrocell16   3350   7990  13014917  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_5  macrocell10  10175  18165  13019991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13020148p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15229
-------------------------------------   ----- 
End-of-path arrival time (ps)           15229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  13020148  RISE       1
\uart_solinst:BUART:tx_bitclk_enable_pre\/main_0      macrocell30     3887   9567  13020148  RISE       1
\uart_solinst:BUART:tx_bitclk_enable_pre\/q           macrocell30     3350  12917  13020148  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2312  15229  13020148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_solinst:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022338p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -4220
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q         macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_counter_load\/main_0  macrocell8    7606   8856  13022338  RISE       1
\uart_solinst:BUART:rx_counter_load\/q       macrocell8    3350  12206  13022338  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/load   count7cell    2903  15109  13022338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_3
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13022602p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15555
-------------------------------------   ----- 
End-of-path arrival time (ps)           15555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell4    1250   1250  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell16   3390   4640  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell16   3350   7990  13014917  RISE       1
\uart_solinst:BUART:rx_status_3\/main_3  macrocell25   7565  15555  13022602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13022855p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15302
-------------------------------------   ----- 
End-of-path arrival time (ps)           15302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell4    1250   1250  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell16   3390   4640  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell16   3350   7990  13014917  RISE       1
\uart_solinst:BUART:rx_state_0\/main_3   macrocell17   7312  15302  13022855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13023156p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15000
-------------------------------------   ----- 
End-of-path arrival time (ps)           15000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell4    1250   1250  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell16   3390   4640  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell16   3350   7990  13014917  RISE       1
\uart_solinst:BUART:rx_state_2\/main_3   macrocell18   7010  15000  13023156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_solinst:BUART:sTX:TxSts\/clock
Path slack     : 13023970p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16127
-------------------------------------   ----- 
End-of-path arrival time (ps)           16127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  13023970  RISE       1
\uart_solinst:BUART:tx_status_0\/main_2                 macrocell34     4559   9839  13023970  RISE       1
\uart_solinst:BUART:tx_status_0\/q                      macrocell34     3350  13189  13023970  RISE       1
\uart_solinst:BUART:sTX:TxSts\/status_0                 statusicell2    2938  16127  13023970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13024613p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -5210
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13036457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11843
-------------------------------------   ----- 
End-of-path arrival time (ps)           11843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q              macrocell4      1250   1250  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0         macrocell16     3390   4640  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q              macrocell16     3350   7990  13014917  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3853  11843  13024613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_address_detected\/main_3
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13024622p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13535
-------------------------------------   ----- 
End-of-path arrival time (ps)           13535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb   datapathcell1   5060   5060  13021631  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_3  macrocell6      8475  13535  13024622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13024627p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13529
-------------------------------------   ----- 
End-of-path arrival time (ps)           13529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb  datapathcell1   5060   5060  13021631  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_1        macrocell10     8469  13529  13024627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_3
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13025345p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12811
-------------------------------------   ----- 
End-of-path arrival time (ps)           12811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb    datapathcell1   5060   5060  13021631  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_3  macrocell5      7751  12811  13025345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell5          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_4
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13025354p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12803
-------------------------------------   ----- 
End-of-path arrival time (ps)           12803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q            macrocell4    1250   1250  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0       macrocell16   3390   4640  13014917  RISE       1
\uart_solinst:BUART:rx_postpoll\/q            macrocell16   3350   7990  13014917  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_4  macrocell12   4813  12803  13025354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_5
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13025897p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12260
-------------------------------------   ----- 
End-of-path arrival time (ps)           12260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_5  macrocell6   11010  12260  13025897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 13026238p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13858
-------------------------------------   ----- 
End-of-path arrival time (ps)           13858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13026238  RISE       1
\uart_solinst:BUART:rx_status_4\/main_1                 macrocell26     2904   8184  13026238  RISE       1
\uart_solinst:BUART:rx_status_4\/q                      macrocell26     3350  11534  13026238  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_4                 statusicell1    2325  13858  13026238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_4
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13026552p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11604
-------------------------------------   ----- 
End-of-path arrival time (ps)           11604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb    datapathcell1   5030   5030  13021474  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_4  macrocell5      6574  11604  13026552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell5          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_6
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13026619p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11538
-------------------------------------   ----- 
End-of-path arrival time (ps)           11538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                 macrocell17   1250   1250  13021519  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_6  macrocell5   10288  11538  13026619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell5          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb
Path End       : \uart_solinst:BUART:rx_address_detected\/main_4
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13027094p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11063
-------------------------------------   ----- 
End-of-path arrival time (ps)           11063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb   datapathcell1   5030   5030  13021474  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_4  macrocell6      6033  11063  13027094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_7
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13027323p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10834
-------------------------------------   ----- 
End-of-path arrival time (ps)           10834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q           macrocell7    1250   1250  13022409  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_7  macrocell5    9584  10834  13027323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell5          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13027342p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10814
-------------------------------------   ----- 
End-of-path arrival time (ps)           10814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q   macrocell7    1250   1250  13022409  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_4  macrocell10   9564  10814  13027342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_5
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13027423p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10734
-------------------------------------   ----- 
End-of-path arrival time (ps)           10734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q              macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_5  macrocell5    9484  10734  13027423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell5          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13027479p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10678
-------------------------------------   ----- 
End-of-path arrival time (ps)           10678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q      macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_2  macrocell10   9428  10678  13027479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_7
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13027499p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10657
-------------------------------------   ----- 
End-of-path arrival time (ps)           10657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell7    1250   1250  13022409  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_7  macrocell6    9407  10657  13027499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_6
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13027613p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10544
-------------------------------------   ----- 
End-of-path arrival time (ps)           10544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell17   1250   1250  13021519  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_6  macrocell6    9294  10544  13027613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13027614p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10543
-------------------------------------   ----- 
End-of-path arrival time (ps)           10543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q         macrocell17   1250   1250  13021519  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_3  macrocell10   9293  10543  13027614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:tx_state_0\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13027748p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10408
-------------------------------------   ----- 
End-of-path arrival time (ps)           10408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  13023970  RISE       1
\uart_solinst:BUART:tx_state_0\/main_2                  macrocell31     5128  10408  13027748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_solinst:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_solinst:BUART:tx_bitclk\/clock_0
Path slack     : 13028030p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  13020148  RISE       1
\uart_solinst:BUART:tx_bitclk\/main_0                 macrocell29     4446  10126  13028030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028232p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell7      1250   1250  13022409  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   5885   7135  13028232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_2
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13028237p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  13022409  RISE       1
\uart_solinst:BUART:rx_status_3\/main_2  macrocell25   8669   9919  13028237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13028242p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  13022409  RISE       1
\uart_solinst:BUART:rx_state_2\/main_2   macrocell18   8664   9914  13028242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_1
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13028354p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q        macrocell17   1250   1250  13021519  RISE       1
\uart_solinst:BUART:rx_status_3\/main_1  macrocell25   8553   9803  13028354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028481p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell17     1250   1250  13021519  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   5635   6885  13028481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart_solinst:BUART:txn\/main_3
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13028558p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9599
-------------------------------------   ---- 
End-of-path arrival time (ps)           9599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  13028558  RISE       1
\uart_solinst:BUART:txn\/main_3                macrocell36     2319   9599  13028558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_0
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13028619p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q     macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_status_3\/main_0  macrocell25   8287   9537  13028619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028777p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q                macrocell32     1250   1250  13017327  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5349   6599  13028777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell2       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028801p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q                macrocell31     1250   1250  13018007  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   5326   6576  13028801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell2       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029024p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell15     1250   1250  13021772  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   5093   6343  13029024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_9
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13029236p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8921
-------------------------------------   ---- 
End-of-path arrival time (ps)           8921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                macrocell21   1250   1250  13023994  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_9  macrocell6    7671   8921  13029236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13029853p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_state_2\/main_0  macrocell18   7054   8304  13029853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13030067p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell29   1250   1250  13018277  RISE       1
\uart_solinst:BUART:tx_state_2\/main_3  macrocell33   6840   8090  13030067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13030075p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8082
-------------------------------------   ---- 
End-of-path arrival time (ps)           8082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell32   1250   1250  13017327  RISE       1
\uart_solinst:BUART:tx_state_2\/main_0  macrocell33   6832   8082  13030075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_3
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13030160p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_3  macrocell14   6746   7996  13030160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell14         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_8
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13030214p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                 macrocell21   1250   1250  13023994  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_8  macrocell5    6692   7942  13030214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell5          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_5
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13030239p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell7    1250   1250  13022409  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_5  macrocell14   6668   7918  13030239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13030261p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q         macrocell21   1250   1250  13023994  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_6  macrocell10   6645   7895  13030261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13030624p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q         macrocell18   1250   1250  13025591  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_7  macrocell10   6283   7533  13030624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_9
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13030634p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                 macrocell18   1250   1250  13025591  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_9  macrocell5    6273   7523  13030634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell5          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_5
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13030848p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q             macrocell21   1250   1250  13023994  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_5  macrocell12   6059   7309  13030848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_4
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13031031p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q        macrocell21   1250   1250  13023994  RISE       1
\uart_solinst:BUART:rx_status_3\/main_4  macrocell25   5876   7126  13031031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13031157p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6999
-------------------------------------   ---- 
End-of-path arrival time (ps)           6999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell17   1250   1250  13021519  RISE       1
\uart_solinst:BUART:rx_state_2\/main_1  macrocell18   5749   6999  13031157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_6
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13031216p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6941
-------------------------------------   ---- 
End-of-path arrival time (ps)           6941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q             macrocell18   1250   1250  13025591  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_6  macrocell12   5691   6941  13031216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_2
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13031250p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6907
-------------------------------------   ---- 
End-of-path arrival time (ps)           6907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q             macrocell17   1250   1250  13021519  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_2  macrocell12   5657   6907  13031250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13031578p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell31   1250   1250  13018007  RISE       1
\uart_solinst:BUART:tx_state_1\/main_1  macrocell32   5329   6579  13031578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:txn\/main_5
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13031599p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q  macrocell29   1250   1250  13018277  RISE       1
\uart_solinst:BUART:txn\/main_5   macrocell36   5308   6558  13031599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13031599p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6557
-------------------------------------   ---- 
End-of-path arrival time (ps)           6557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell32   1250   1250  13017327  RISE       1
\uart_solinst:BUART:tx_state_0\/main_0  macrocell31   5307   6557  13031599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13031620p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q       macrocell18   1250   1250  13025591  RISE       1
\uart_solinst:BUART:rx_state_0\/main_5  macrocell17   5287   6537  13031620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13031620p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q       macrocell18   1250   1250  13025591  RISE       1
\uart_solinst:BUART:rx_state_3\/main_3  macrocell21   5287   6537  13031620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031620p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q               macrocell18   1250   1250  13025591  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_3  macrocell23   5287   6537  13031620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_8
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13031633p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6523
-------------------------------------   ---- 
End-of-path arrival time (ps)           6523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13025966  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_8       macrocell10   4413   6523  13031633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13031735p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_state_0\/main_0  macrocell17   5172   6422  13031735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13031735p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_state_3\/main_0  macrocell21   5172   6422  13031735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031735p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q            macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_0  macrocell23   5172   6422  13031735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_solinst:BUART:rx_state_0\/main_8
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13031806p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13025394  RISE       1
\uart_solinst:BUART:rx_state_0\/main_8         macrocell17   4241   6351  13031806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_solinst:BUART:rx_state_3\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13031806p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13025394  RISE       1
\uart_solinst:BUART:rx_state_3\/main_6         macrocell21   4241   6351  13031806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_1
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13031810p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q          macrocell15   1250   1250  13021772  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_1  macrocell12   5097   6347  13031810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13031839p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q  macrocell6    1250   1250  13026125  RISE       1
\uart_solinst:BUART:rx_state_2\/main_5      macrocell18   5067   6317  13031839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_10
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13031926p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                 macrocell18   1250   1250  13025591  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_10  macrocell6    4980   6230  13031926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_9
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13031940p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13027186  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_9       macrocell10   4107   6217  13031940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13032021p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell21   1250   1250  13023994  RISE       1
\uart_solinst:BUART:rx_state_2\/main_4  macrocell18   4886   6136  13032021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:pollcount_1\/main_1
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13032192p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032192  RISE       1
\uart_solinst:BUART:pollcount_1\/main_1        macrocell4    3854   5964  13032192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:pollcount_1\/main_0
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13032206p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032206  RISE       1
\uart_solinst:BUART:pollcount_1\/main_0        macrocell4    3841   5951  13032206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13032211p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  13022409  RISE       1
\uart_solinst:BUART:rx_state_0\/main_2   macrocell17   4696   5946  13032211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13032279p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell31   1250   1250  13018007  RISE       1
\uart_solinst:BUART:tx_state_0\/main_1  macrocell31   4627   5877  13032279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_7
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13032318p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                macrocell18   1250   1250  13025591  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_7  macrocell14   4589   5839  13032318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell14         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_markspace_pre\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_7
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13032468p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_markspace_pre\/q       macrocell12   1250   1250  13027794  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_7  macrocell12   4439   5689  13032468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_markspace_pre\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13032515p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_markspace_pre\/q          macrocell12   1250   1250  13027794  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_8  macrocell14   4392   5642  13032515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell14         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13032532p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell29   1250   1250  13018277  RISE       1
\uart_solinst:BUART:tx_state_1\/main_3  macrocell32   4375   5625  13032532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_4
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13032550p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell29   1250   1250  13018277  RISE       1
\uart_solinst:BUART:tx_state_0\/main_4  macrocell31   4357   5607  13032550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:txn\/main_1
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13032557p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q  macrocell32   1250   1250  13017327  RISE       1
\uart_solinst:BUART:txn\/main_1    macrocell36   4350   5600  13032557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13032558p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell32   1250   1250  13017327  RISE       1
\uart_solinst:BUART:tx_state_1\/main_0  macrocell32   4348   5598  13032558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13032822p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell31   1250   1250  13018007  RISE       1
\uart_solinst:BUART:tx_state_2\/main_1  macrocell33   4085   5335  13032822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:txn\/main_2
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13032832p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q  macrocell31   1250   1250  13018007  RISE       1
\uart_solinst:BUART:txn\/main_2    macrocell36   4074   5324  13032832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_3
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13033003p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q       macrocell7    1250   1250  13022409  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_3  macrocell12   3904   5154  13033003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell12         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:pollcount_0\/main_1
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13033112p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032192  RISE       1
\uart_solinst:BUART:pollcount_0\/main_1        macrocell3    2934   5044  13033112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell3          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033112p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032192  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_1   macrocell7    2934   5044  13033112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033120p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033120  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_2   macrocell7    2927   5037  13033120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:pollcount_0\/main_0
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13033124p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032206  RISE       1
\uart_solinst:BUART:pollcount_0\/main_0        macrocell3    2922   5032  13033124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell3          0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033124p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032206  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_0   macrocell7    2922   5032  13033124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell7          0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_4
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13033217p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell17   1250   1250  13021519  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_4  macrocell14   3689   4939  13033217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell14         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_0\/q
Path End       : \uart_solinst:BUART:pollcount_1\/main_4
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13033398p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell3          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_0\/q       macrocell3    1250   1250  13015714  RISE       1
\uart_solinst:BUART:pollcount_1\/main_4  macrocell4    3509   4759  13033398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13033521p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell33   1250   1250  13019249  RISE       1
\uart_solinst:BUART:tx_state_2\/main_2  macrocell33   3386   4636  13033521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13033521p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell33   1250   1250  13019249  RISE       1
\uart_solinst:BUART:tx_state_0\/main_3  macrocell31   3386   4636  13033521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:txn\/main_4
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13033522p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q  macrocell33   1250   1250  13019249  RISE       1
\uart_solinst:BUART:txn\/main_4    macrocell36   3385   4635  13033522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_5
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13033625p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q        macrocell18   1250   1250  13025591  RISE       1
\uart_solinst:BUART:rx_status_3\/main_5  macrocell25   3281   4531  13033625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13033637p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell17   1250   1250  13021519  RISE       1
\uart_solinst:BUART:rx_state_0\/main_1  macrocell17   3270   4520  13033637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13033637p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell17   1250   1250  13021519  RISE       1
\uart_solinst:BUART:rx_state_3\/main_1  macrocell21   3270   4520  13033637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033637p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q               macrocell17   1250   1250  13021519  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_1  macrocell23   3270   4520  13033637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_state_0\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13033706p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13027186  RISE       1
\uart_solinst:BUART:rx_state_0\/main_7         macrocell17   2340   4450  13033706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_state_3\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13033706p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13027186  RISE       1
\uart_solinst:BUART:rx_state_3\/main_5         macrocell21   2340   4450  13033706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_state_0\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13033720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13025966  RISE       1
\uart_solinst:BUART:rx_state_0\/main_6         macrocell17   2327   4437  13033720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_state_3\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13033720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13025966  RISE       1
\uart_solinst:BUART:rx_state_3\/main_4         macrocell21   2327   4437  13033720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13033807p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell33   1250   1250  13019249  RISE       1
\uart_solinst:BUART:tx_state_1\/main_2  macrocell32   3100   4350  13033807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_load_fifo\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033923p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1930
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_load_fifo\/q            macrocell10     1250   1250  13029524  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4564   5814  13033923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_10
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13033991p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q  macrocell6    1250   1250  13026125  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_10   macrocell10   2916   4166  13033991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell10         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_11
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13033993p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q        macrocell6    1250   1250  13026125  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_11  macrocell6    2914   4164  13033993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell6          0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:txn\/q
Path End       : \uart_solinst:BUART:txn\/main_0
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13034139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:txn\/q       macrocell36   1250   1250  13034139  RISE       1
\uart_solinst:BUART:txn\/main_0  macrocell36   2768   4018  13034139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:pollcount_1\/main_2
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13034278p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell4    1250   1250  13014917  RISE       1
\uart_solinst:BUART:pollcount_1\/main_2  macrocell4    2628   3878  13034278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell21   1250   1250  13023994  RISE       1
\uart_solinst:BUART:rx_state_0\/main_4  macrocell17   2622   3872  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell21   1250   1250  13023994  RISE       1
\uart_solinst:BUART:rx_state_3\/main_2  macrocell21   2622   3872  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q               macrocell21   1250   1250  13023994  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_2  macrocell23   2622   3872  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell23         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_6
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13034289p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                macrocell21   1250   1250  13023994  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_6  macrocell14   2617   3867  13034289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell14         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_0\/q
Path End       : \uart_solinst:BUART:pollcount_0\/main_3
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell3          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_0\/q       macrocell3    1250   1250  13015714  RISE       1
\uart_solinst:BUART:pollcount_0\/main_3  macrocell3    2593   3843  13034314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell3          0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_status_3\/q
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 13035947p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_status_3\/q       macrocell25    1250   1250  13035947  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_3  statusicell1   2900   4150  13035947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

