NDFramePage.OnPageTitleLoaded("File:axi_lite_spi_master.v","axi_lite_spi_master.v");NDSummary.OnSummaryLoaded("File:axi_lite_spi_master.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"],["Variables","Variable"]],[[106,0,2,"axi_lite_spi_master.v","axi_lite_spi_master.v"],[107,0,3,"Authors","Authors"],[108,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[109,0,3,"Dates","Dates"],[110,0,1,"2025/04/30","2025/04/30"],[111,0,3,"Information","Information"],[112,0,4,"Brief","Brief"],[113,0,4,"License MIT","License_MIT"],[114,0,5,"axi_lite_spi_master","axi_lite_spi_master"],[115,0,6,"up_rreq","axi_lite_spi_master.up_rreq"],[116,0,6,"up_rack","axi_lite_spi_master.up_rack"],[117,0,6,"up_raddr","axi_lite_spi_master.up_raddr"],[118,0,6,"up_rdata","axi_lite_spi_master.up_rdata"],[119,0,6,"up_wreq","axi_lite_spi_master.up_wreq"],[120,0,6,"up_wack","axi_lite_spi_master.up_wack"],[121,0,6,"up_waddr","axi_lite_spi_master.up_waddr"],[122,0,6,"up_wdata","axi_lite_spi_master.up_wdata"],[123,0,3,"Instantianted Modules","axi_lite_spi_master.Instantianted_Modules"],[124,0,5,"inst_up_axi","inst_up_axi"],[125,0,5,"inst_up_spi_master","inst_up_spi_master"]]);