<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ssb_driver_chipcommon.h source code [linux-4.14.y/include/linux/ssb/ssb_driver_chipcommon.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ssb_chipcommon,ssb_chipcommon_pmu,ssb_clkmode,ssb_pmu_ldo_volt_id "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/linux/ssb/ssb_driver_chipcommon.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>linux</a>/<a href='./'>ssb</a>/<a href='ssb_driver_chipcommon.h.html'>ssb_driver_chipcommon.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><u>#<span data-ppcond="1">ifndef</span> <span class="macro" data-ref="_M/LINUX_SSB_CHIPCO_H_">LINUX_SSB_CHIPCO_H_</span></u></td></tr>
<tr><th id="2">2</th><td><u>#define <dfn class="macro" id="_M/LINUX_SSB_CHIPCO_H_" data-ref="_M/LINUX_SSB_CHIPCO_H_">LINUX_SSB_CHIPCO_H_</dfn></u></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/* SonicsSiliconBackplane CHIPCOMMON core hardware definitions</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * The chipcommon core provides chip identification, SB control,</i></td></tr>
<tr><th id="7">7</th><td><i> * jtag, 0/1/2 uarts, clock frequency control, a watchdog interrupt timer,</i></td></tr>
<tr><th id="8">8</th><td><i> * gpio interface, extbus, and support for serial and parallel flashes.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Copyright 2005, Broadcom Corporation</i></td></tr>
<tr><th id="11">11</th><td><i> * Copyright 2006, Michael Buesch &lt;m@bues.ch&gt;</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * Licensed under the GPL version 2. See COPYING for details.</i></td></tr>
<tr><th id="14">14</th><td><i> */</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><i class="doc">/** ChipCommon core registers. **/</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHIPID" data-ref="_M/SSB_CHIPCO_CHIPID">SSB_CHIPCO_CHIPID</dfn>		0x0000</u></td></tr>
<tr><th id="19">19</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_IDMASK" data-ref="_M/SSB_CHIPCO_IDMASK">SSB_CHIPCO_IDMASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="20">20</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_REVMASK" data-ref="_M/SSB_CHIPCO_REVMASK">SSB_CHIPCO_REVMASK</dfn>		0x000F0000</u></td></tr>
<tr><th id="21">21</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_REVSHIFT" data-ref="_M/SSB_CHIPCO_REVSHIFT">SSB_CHIPCO_REVSHIFT</dfn>		16</u></td></tr>
<tr><th id="22">22</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PACKMASK" data-ref="_M/SSB_CHIPCO_PACKMASK">SSB_CHIPCO_PACKMASK</dfn>		0x00F00000</u></td></tr>
<tr><th id="23">23</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PACKSHIFT" data-ref="_M/SSB_CHIPCO_PACKSHIFT">SSB_CHIPCO_PACKSHIFT</dfn>		20</u></td></tr>
<tr><th id="24">24</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_NRCORESMASK" data-ref="_M/SSB_CHIPCO_NRCORESMASK">SSB_CHIPCO_NRCORESMASK</dfn>		0x0F000000</u></td></tr>
<tr><th id="25">25</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_NRCORESSHIFT" data-ref="_M/SSB_CHIPCO_NRCORESSHIFT">SSB_CHIPCO_NRCORESSHIFT</dfn>	24</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CAP" data-ref="_M/SSB_CHIPCO_CAP">SSB_CHIPCO_CAP</dfn>	 		0x0004		/* Capabilities */</u></td></tr>
<tr><th id="27">27</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_NRUART" data-ref="_M/SSB_CHIPCO_CAP_NRUART">SSB_CHIPCO_CAP_NRUART</dfn>		0x00000003	/* # of UARTs */</u></td></tr>
<tr><th id="28">28</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_MIPSEB" data-ref="_M/SSB_CHIPCO_CAP_MIPSEB">SSB_CHIPCO_CAP_MIPSEB</dfn>		0x00000004	/* MIPS in BigEndian Mode */</u></td></tr>
<tr><th id="29">29</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_UARTCLK" data-ref="_M/SSB_CHIPCO_CAP_UARTCLK">SSB_CHIPCO_CAP_UARTCLK</dfn>		0x00000018	/* UART clock select */</u></td></tr>
<tr><th id="30">30</th><td><u>#define   <dfn class="macro" id="_M/SSB_CHIPCO_CAP_UARTCLK_INT" data-ref="_M/SSB_CHIPCO_CAP_UARTCLK_INT">SSB_CHIPCO_CAP_UARTCLK_INT</dfn>	0x00000008	/* UARTs are driven by internal divided clock */</u></td></tr>
<tr><th id="31">31</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_UARTGPIO" data-ref="_M/SSB_CHIPCO_CAP_UARTGPIO">SSB_CHIPCO_CAP_UARTGPIO</dfn>	0x00000020	/* UARTs on GPIO 15-12 */</u></td></tr>
<tr><th id="32">32</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_EXTBUS" data-ref="_M/SSB_CHIPCO_CAP_EXTBUS">SSB_CHIPCO_CAP_EXTBUS</dfn>		0x000000C0	/* External buses present */</u></td></tr>
<tr><th id="33">33</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_FLASHT" data-ref="_M/SSB_CHIPCO_CAP_FLASHT">SSB_CHIPCO_CAP_FLASHT</dfn>		0x00000700	/* Flash Type */</u></td></tr>
<tr><th id="34">34</th><td><u>#define   <dfn class="macro" id="_M/SSB_CHIPCO_FLASHT_NONE" data-ref="_M/SSB_CHIPCO_FLASHT_NONE">SSB_CHIPCO_FLASHT_NONE</dfn>	0x00000000	/* No flash */</u></td></tr>
<tr><th id="35">35</th><td><u>#define   <dfn class="macro" id="_M/SSB_CHIPCO_FLASHT_STSER" data-ref="_M/SSB_CHIPCO_FLASHT_STSER">SSB_CHIPCO_FLASHT_STSER</dfn>	0x00000100	/* ST serial flash */</u></td></tr>
<tr><th id="36">36</th><td><u>#define   <dfn class="macro" id="_M/SSB_CHIPCO_FLASHT_ATSER" data-ref="_M/SSB_CHIPCO_FLASHT_ATSER">SSB_CHIPCO_FLASHT_ATSER</dfn>	0x00000200	/* Atmel serial flash */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	  <dfn class="macro" id="_M/SSB_CHIPCO_FLASHT_PARA" data-ref="_M/SSB_CHIPCO_FLASHT_PARA">SSB_CHIPCO_FLASHT_PARA</dfn>	0x00000700	/* Parallel flash */</u></td></tr>
<tr><th id="38">38</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_PLLT" data-ref="_M/SSB_CHIPCO_CAP_PLLT">SSB_CHIPCO_CAP_PLLT</dfn>		0x00038000	/* PLL Type */</u></td></tr>
<tr><th id="39">39</th><td><u>#define   <dfn class="macro" id="_M/SSB_PLLTYPE_NONE" data-ref="_M/SSB_PLLTYPE_NONE">SSB_PLLTYPE_NONE</dfn>		0x00000000</u></td></tr>
<tr><th id="40">40</th><td><u>#define   <dfn class="macro" id="_M/SSB_PLLTYPE_1" data-ref="_M/SSB_PLLTYPE_1">SSB_PLLTYPE_1</dfn>			0x00010000	/* 48Mhz base, 3 dividers */</u></td></tr>
<tr><th id="41">41</th><td><u>#define   <dfn class="macro" id="_M/SSB_PLLTYPE_2" data-ref="_M/SSB_PLLTYPE_2">SSB_PLLTYPE_2</dfn>			0x00020000	/* 48Mhz, 4 dividers */</u></td></tr>
<tr><th id="42">42</th><td><u>#define   <dfn class="macro" id="_M/SSB_PLLTYPE_3" data-ref="_M/SSB_PLLTYPE_3">SSB_PLLTYPE_3</dfn>			0x00030000	/* 25Mhz, 2 dividers */</u></td></tr>
<tr><th id="43">43</th><td><u>#define   <dfn class="macro" id="_M/SSB_PLLTYPE_4" data-ref="_M/SSB_PLLTYPE_4">SSB_PLLTYPE_4</dfn>			0x00008000	/* 48Mhz, 4 dividers */</u></td></tr>
<tr><th id="44">44</th><td><u>#define   <dfn class="macro" id="_M/SSB_PLLTYPE_5" data-ref="_M/SSB_PLLTYPE_5">SSB_PLLTYPE_5</dfn>			0x00018000	/* 25Mhz, 4 dividers */</u></td></tr>
<tr><th id="45">45</th><td><u>#define   <dfn class="macro" id="_M/SSB_PLLTYPE_6" data-ref="_M/SSB_PLLTYPE_6">SSB_PLLTYPE_6</dfn>			0x00028000	/* 100/200 or 120/240 only */</u></td></tr>
<tr><th id="46">46</th><td><u>#define   <dfn class="macro" id="_M/SSB_PLLTYPE_7" data-ref="_M/SSB_PLLTYPE_7">SSB_PLLTYPE_7</dfn>			0x00038000	/* 25Mhz, 4 dividers */</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_PCTL" data-ref="_M/SSB_CHIPCO_CAP_PCTL">SSB_CHIPCO_CAP_PCTL</dfn>		0x00040000	/* Power Control */</u></td></tr>
<tr><th id="48">48</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_OTPS" data-ref="_M/SSB_CHIPCO_CAP_OTPS">SSB_CHIPCO_CAP_OTPS</dfn>		0x00380000	/* OTP size */</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_OTPS_SHIFT" data-ref="_M/SSB_CHIPCO_CAP_OTPS_SHIFT">SSB_CHIPCO_CAP_OTPS_SHIFT</dfn>	19</u></td></tr>
<tr><th id="50">50</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_OTPS_BASE" data-ref="_M/SSB_CHIPCO_CAP_OTPS_BASE">SSB_CHIPCO_CAP_OTPS_BASE</dfn>	5</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_JTAGM" data-ref="_M/SSB_CHIPCO_CAP_JTAGM">SSB_CHIPCO_CAP_JTAGM</dfn>		0x00400000	/* JTAG master present */</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_BROM" data-ref="_M/SSB_CHIPCO_CAP_BROM">SSB_CHIPCO_CAP_BROM</dfn>		0x00800000	/* Internal boot ROM active */</u></td></tr>
<tr><th id="53">53</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_64BIT" data-ref="_M/SSB_CHIPCO_CAP_64BIT">SSB_CHIPCO_CAP_64BIT</dfn>		0x08000000	/* 64-bit Backplane */</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_PMU" data-ref="_M/SSB_CHIPCO_CAP_PMU">SSB_CHIPCO_CAP_PMU</dfn>		0x10000000	/* PMU available (rev &gt;= 20) */</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_ECI" data-ref="_M/SSB_CHIPCO_CAP_ECI">SSB_CHIPCO_CAP_ECI</dfn>		0x20000000	/* ECI available (rev &gt;= 20) */</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CAP_SPROM" data-ref="_M/SSB_CHIPCO_CAP_SPROM">SSB_CHIPCO_CAP_SPROM</dfn>		0x40000000	/* SPROM present */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CORECTL" data-ref="_M/SSB_CHIPCO_CORECTL">SSB_CHIPCO_CORECTL</dfn>		0x0008</u></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CORECTL_UARTCLK0" data-ref="_M/SSB_CHIPCO_CORECTL_UARTCLK0">SSB_CHIPCO_CORECTL_UARTCLK0</dfn>	0x00000001	/* Drive UART with internal clock */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CORECTL_SE" data-ref="_M/SSB_CHIPCO_CORECTL_SE">SSB_CHIPCO_CORECTL_SE</dfn>		0x00000002	/* sync clk out enable (corerev &gt;= 3) */</u></td></tr>
<tr><th id="60">60</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CORECTL_UARTCLKEN" data-ref="_M/SSB_CHIPCO_CORECTL_UARTCLKEN">SSB_CHIPCO_CORECTL_UARTCLKEN</dfn>	0x00000008	/* UART clock enable (rev &gt;= 21) */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_BIST" data-ref="_M/SSB_CHIPCO_BIST">SSB_CHIPCO_BIST</dfn>			0x000C</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_OTPS" data-ref="_M/SSB_CHIPCO_OTPS">SSB_CHIPCO_OTPS</dfn>			0x0010		/* OTP status */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPS_PROGFAIL" data-ref="_M/SSB_CHIPCO_OTPS_PROGFAIL">SSB_CHIPCO_OTPS_PROGFAIL</dfn>	0x80000000</u></td></tr>
<tr><th id="64">64</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPS_PROTECT" data-ref="_M/SSB_CHIPCO_OTPS_PROTECT">SSB_CHIPCO_OTPS_PROTECT</dfn>	0x00000007</u></td></tr>
<tr><th id="65">65</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPS_HW_PROTECT" data-ref="_M/SSB_CHIPCO_OTPS_HW_PROTECT">SSB_CHIPCO_OTPS_HW_PROTECT</dfn>	0x00000001</u></td></tr>
<tr><th id="66">66</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPS_SW_PROTECT" data-ref="_M/SSB_CHIPCO_OTPS_SW_PROTECT">SSB_CHIPCO_OTPS_SW_PROTECT</dfn>	0x00000002</u></td></tr>
<tr><th id="67">67</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPS_CID_PROTECT" data-ref="_M/SSB_CHIPCO_OTPS_CID_PROTECT">SSB_CHIPCO_OTPS_CID_PROTECT</dfn>	0x00000004</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_OTPC" data-ref="_M/SSB_CHIPCO_OTPC">SSB_CHIPCO_OTPC</dfn>			0x0014		/* OTP control */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPC_RECWAIT" data-ref="_M/SSB_CHIPCO_OTPC_RECWAIT">SSB_CHIPCO_OTPC_RECWAIT</dfn>	0xFF000000</u></td></tr>
<tr><th id="70">70</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPC_PROGWAIT" data-ref="_M/SSB_CHIPCO_OTPC_PROGWAIT">SSB_CHIPCO_OTPC_PROGWAIT</dfn>	0x00FFFF00</u></td></tr>
<tr><th id="71">71</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPC_PRW_SHIFT" data-ref="_M/SSB_CHIPCO_OTPC_PRW_SHIFT">SSB_CHIPCO_OTPC_PRW_SHIFT</dfn>	8</u></td></tr>
<tr><th id="72">72</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPC_MAXFAIL" data-ref="_M/SSB_CHIPCO_OTPC_MAXFAIL">SSB_CHIPCO_OTPC_MAXFAIL</dfn>	0x00000038</u></td></tr>
<tr><th id="73">73</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPC_VSEL" data-ref="_M/SSB_CHIPCO_OTPC_VSEL">SSB_CHIPCO_OTPC_VSEL</dfn>		0x00000006</u></td></tr>
<tr><th id="74">74</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPC_SELVL" data-ref="_M/SSB_CHIPCO_OTPC_SELVL">SSB_CHIPCO_OTPC_SELVL</dfn>		0x00000001</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_OTPP" data-ref="_M/SSB_CHIPCO_OTPP">SSB_CHIPCO_OTPP</dfn>			0x0018		/* OTP prog */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPP_COL" data-ref="_M/SSB_CHIPCO_OTPP_COL">SSB_CHIPCO_OTPP_COL</dfn>		0x000000FF</u></td></tr>
<tr><th id="77">77</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPP_ROW" data-ref="_M/SSB_CHIPCO_OTPP_ROW">SSB_CHIPCO_OTPP_ROW</dfn>		0x0000FF00</u></td></tr>
<tr><th id="78">78</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPP_ROW_SHIFT" data-ref="_M/SSB_CHIPCO_OTPP_ROW_SHIFT">SSB_CHIPCO_OTPP_ROW_SHIFT</dfn>	8</u></td></tr>
<tr><th id="79">79</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPP_READERR" data-ref="_M/SSB_CHIPCO_OTPP_READERR">SSB_CHIPCO_OTPP_READERR</dfn>	0x10000000</u></td></tr>
<tr><th id="80">80</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPP_VALUE" data-ref="_M/SSB_CHIPCO_OTPP_VALUE">SSB_CHIPCO_OTPP_VALUE</dfn>		0x20000000</u></td></tr>
<tr><th id="81">81</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPP_READ" data-ref="_M/SSB_CHIPCO_OTPP_READ">SSB_CHIPCO_OTPP_READ</dfn>		0x40000000</u></td></tr>
<tr><th id="82">82</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPP_START" data-ref="_M/SSB_CHIPCO_OTPP_START">SSB_CHIPCO_OTPP_START</dfn>		0x80000000</u></td></tr>
<tr><th id="83">83</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_OTPP_BUSY" data-ref="_M/SSB_CHIPCO_OTPP_BUSY">SSB_CHIPCO_OTPP_BUSY</dfn>		0x80000000</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_IRQSTAT" data-ref="_M/SSB_CHIPCO_IRQSTAT">SSB_CHIPCO_IRQSTAT</dfn>		0x0020</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_IRQMASK" data-ref="_M/SSB_CHIPCO_IRQMASK">SSB_CHIPCO_IRQMASK</dfn>		0x0024</u></td></tr>
<tr><th id="86">86</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_IRQ_GPIO" data-ref="_M/SSB_CHIPCO_IRQ_GPIO">SSB_CHIPCO_IRQ_GPIO</dfn>		0x00000001	/* gpio intr */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_IRQ_EXT" data-ref="_M/SSB_CHIPCO_IRQ_EXT">SSB_CHIPCO_IRQ_EXT</dfn>		0x00000002	/* ro: ext intr pin (corerev &gt;= 3) */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_IRQ_WDRESET" data-ref="_M/SSB_CHIPCO_IRQ_WDRESET">SSB_CHIPCO_IRQ_WDRESET</dfn>		0x80000000	/* watchdog reset occurred */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHIPCTL" data-ref="_M/SSB_CHIPCO_CHIPCTL">SSB_CHIPCO_CHIPCTL</dfn>		0x0028		/* Rev &gt;= 11 only */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHIPSTAT" data-ref="_M/SSB_CHIPCO_CHIPSTAT">SSB_CHIPCO_CHIPSTAT</dfn>		0x002C		/* Rev &gt;= 11 only */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_JCMD" data-ref="_M/SSB_CHIPCO_JCMD">SSB_CHIPCO_JCMD</dfn>			0x0030		/* Rev &gt;= 10 only */</u></td></tr>
<tr><th id="92">92</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_START" data-ref="_M/SSB_CHIPCO_JCMD_START">SSB_CHIPCO_JCMD_START</dfn>		0x80000000</u></td></tr>
<tr><th id="93">93</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_BUSY" data-ref="_M/SSB_CHIPCO_JCMD_BUSY">SSB_CHIPCO_JCMD_BUSY</dfn>		0x80000000</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_PAUSE" data-ref="_M/SSB_CHIPCO_JCMD_PAUSE">SSB_CHIPCO_JCMD_PAUSE</dfn>		0x40000000</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD0_ACC_MASK" data-ref="_M/SSB_CHIPCO_JCMD0_ACC_MASK">SSB_CHIPCO_JCMD0_ACC_MASK</dfn>	0x0000F000</u></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD0_ACC_IRDR" data-ref="_M/SSB_CHIPCO_JCMD0_ACC_IRDR">SSB_CHIPCO_JCMD0_ACC_IRDR</dfn>	0x00000000</u></td></tr>
<tr><th id="97">97</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD0_ACC_DR" data-ref="_M/SSB_CHIPCO_JCMD0_ACC_DR">SSB_CHIPCO_JCMD0_ACC_DR</dfn>	0x00001000</u></td></tr>
<tr><th id="98">98</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD0_ACC_IR" data-ref="_M/SSB_CHIPCO_JCMD0_ACC_IR">SSB_CHIPCO_JCMD0_ACC_IR</dfn>	0x00002000</u></td></tr>
<tr><th id="99">99</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD0_ACC_RESET" data-ref="_M/SSB_CHIPCO_JCMD0_ACC_RESET">SSB_CHIPCO_JCMD0_ACC_RESET</dfn>	0x00003000</u></td></tr>
<tr><th id="100">100</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD0_ACC_IRPDR" data-ref="_M/SSB_CHIPCO_JCMD0_ACC_IRPDR">SSB_CHIPCO_JCMD0_ACC_IRPDR</dfn>	0x00004000</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD0_ACC_PDR" data-ref="_M/SSB_CHIPCO_JCMD0_ACC_PDR">SSB_CHIPCO_JCMD0_ACC_PDR</dfn>	0x00005000</u></td></tr>
<tr><th id="102">102</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD0_IRW_MASK" data-ref="_M/SSB_CHIPCO_JCMD0_IRW_MASK">SSB_CHIPCO_JCMD0_IRW_MASK</dfn>	0x00000F00</u></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_ACC_MASK" data-ref="_M/SSB_CHIPCO_JCMD_ACC_MASK">SSB_CHIPCO_JCMD_ACC_MASK</dfn>	0x000F0000	/* Changes for corerev 11 */</u></td></tr>
<tr><th id="104">104</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_ACC_IRDR" data-ref="_M/SSB_CHIPCO_JCMD_ACC_IRDR">SSB_CHIPCO_JCMD_ACC_IRDR</dfn>	0x00000000</u></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_ACC_DR" data-ref="_M/SSB_CHIPCO_JCMD_ACC_DR">SSB_CHIPCO_JCMD_ACC_DR</dfn>		0x00010000</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_ACC_IR" data-ref="_M/SSB_CHIPCO_JCMD_ACC_IR">SSB_CHIPCO_JCMD_ACC_IR</dfn>		0x00020000</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_ACC_RESET" data-ref="_M/SSB_CHIPCO_JCMD_ACC_RESET">SSB_CHIPCO_JCMD_ACC_RESET</dfn>	0x00030000</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_ACC_IRPDR" data-ref="_M/SSB_CHIPCO_JCMD_ACC_IRPDR">SSB_CHIPCO_JCMD_ACC_IRPDR</dfn>	0x00040000</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_ACC_PDR" data-ref="_M/SSB_CHIPCO_JCMD_ACC_PDR">SSB_CHIPCO_JCMD_ACC_PDR</dfn>	0x00050000</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_IRW_MASK" data-ref="_M/SSB_CHIPCO_JCMD_IRW_MASK">SSB_CHIPCO_JCMD_IRW_MASK</dfn>	0x00001F00</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_IRW_SHIFT" data-ref="_M/SSB_CHIPCO_JCMD_IRW_SHIFT">SSB_CHIPCO_JCMD_IRW_SHIFT</dfn>	8</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCMD_DRW_MASK" data-ref="_M/SSB_CHIPCO_JCMD_DRW_MASK">SSB_CHIPCO_JCMD_DRW_MASK</dfn>	0x0000003F</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_JIR" data-ref="_M/SSB_CHIPCO_JIR">SSB_CHIPCO_JIR</dfn>			0x0034		/* Rev &gt;= 10 only */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_JDR" data-ref="_M/SSB_CHIPCO_JDR">SSB_CHIPCO_JDR</dfn>			0x0038		/* Rev &gt;= 10 only */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_JCTL" data-ref="_M/SSB_CHIPCO_JCTL">SSB_CHIPCO_JCTL</dfn>			0x003C		/* Rev &gt;= 10 only */</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCTL_FORCE_CLK" data-ref="_M/SSB_CHIPCO_JCTL_FORCE_CLK">SSB_CHIPCO_JCTL_FORCE_CLK</dfn>	4		/* Force clock */</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCTL_EXT_EN" data-ref="_M/SSB_CHIPCO_JCTL_EXT_EN">SSB_CHIPCO_JCTL_EXT_EN</dfn>		2		/* Enable external targets */</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_JCTL_EN" data-ref="_M/SSB_CHIPCO_JCTL_EN">SSB_CHIPCO_JCTL_EN</dfn>		1		/* Enable Jtag master */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL" data-ref="_M/SSB_CHIPCO_FLASHCTL">SSB_CHIPCO_FLASHCTL</dfn>		0x0040</u></td></tr>
<tr><th id="120">120</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_START" data-ref="_M/SSB_CHIPCO_FLASHCTL_START">SSB_CHIPCO_FLASHCTL_START</dfn>	0x80000000</u></td></tr>
<tr><th id="121">121</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_BUSY" data-ref="_M/SSB_CHIPCO_FLASHCTL_BUSY">SSB_CHIPCO_FLASHCTL_BUSY</dfn>	SSB_CHIPCO_FLASHCTL_START</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHADDR" data-ref="_M/SSB_CHIPCO_FLASHADDR">SSB_CHIPCO_FLASHADDR</dfn>		0x0044</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHDATA" data-ref="_M/SSB_CHIPCO_FLASHDATA">SSB_CHIPCO_FLASHDATA</dfn>		0x0048</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_BCAST_ADDR" data-ref="_M/SSB_CHIPCO_BCAST_ADDR">SSB_CHIPCO_BCAST_ADDR</dfn>		0x0050</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_BCAST_DATA" data-ref="_M/SSB_CHIPCO_BCAST_DATA">SSB_CHIPCO_BCAST_DATA</dfn>		0x0054</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_GPIOPULLUP" data-ref="_M/SSB_CHIPCO_GPIOPULLUP">SSB_CHIPCO_GPIOPULLUP</dfn>		0x0058		/* Rev &gt;= 20 only */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_GPIOPULLDOWN" data-ref="_M/SSB_CHIPCO_GPIOPULLDOWN">SSB_CHIPCO_GPIOPULLDOWN</dfn>		0x005C		/* Rev &gt;= 20 only */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_GPIOIN" data-ref="_M/SSB_CHIPCO_GPIOIN">SSB_CHIPCO_GPIOIN</dfn>		0x0060</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_GPIOOUT" data-ref="_M/SSB_CHIPCO_GPIOOUT">SSB_CHIPCO_GPIOOUT</dfn>		0x0064</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_GPIOOUTEN" data-ref="_M/SSB_CHIPCO_GPIOOUTEN">SSB_CHIPCO_GPIOOUTEN</dfn>		0x0068</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_GPIOCTL" data-ref="_M/SSB_CHIPCO_GPIOCTL">SSB_CHIPCO_GPIOCTL</dfn>		0x006C</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_GPIOPOL" data-ref="_M/SSB_CHIPCO_GPIOPOL">SSB_CHIPCO_GPIOPOL</dfn>		0x0070</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_GPIOIRQ" data-ref="_M/SSB_CHIPCO_GPIOIRQ">SSB_CHIPCO_GPIOIRQ</dfn>		0x0074</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_WATCHDOG" data-ref="_M/SSB_CHIPCO_WATCHDOG">SSB_CHIPCO_WATCHDOG</dfn>		0x0080</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_GPIOTIMER" data-ref="_M/SSB_CHIPCO_GPIOTIMER">SSB_CHIPCO_GPIOTIMER</dfn>		0x0088		/* LED powersave (corerev &gt;= 16) */</u></td></tr>
<tr><th id="136">136</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_GPIOTIMER_OFFTIME" data-ref="_M/SSB_CHIPCO_GPIOTIMER_OFFTIME">SSB_CHIPCO_GPIOTIMER_OFFTIME</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="137">137</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_GPIOTIMER_OFFTIME_SHIFT" data-ref="_M/SSB_CHIPCO_GPIOTIMER_OFFTIME_SHIFT">SSB_CHIPCO_GPIOTIMER_OFFTIME_SHIFT</dfn>	0</u></td></tr>
<tr><th id="138">138</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_GPIOTIMER_ONTIME" data-ref="_M/SSB_CHIPCO_GPIOTIMER_ONTIME">SSB_CHIPCO_GPIOTIMER_ONTIME</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_GPIOTIMER_ONTIME_SHIFT" data-ref="_M/SSB_CHIPCO_GPIOTIMER_ONTIME_SHIFT">SSB_CHIPCO_GPIOTIMER_ONTIME_SHIFT</dfn>	16</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_GPIOTOUTM" data-ref="_M/SSB_CHIPCO_GPIOTOUTM">SSB_CHIPCO_GPIOTOUTM</dfn>		0x008C		/* LED powersave (corerev &gt;= 16) */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CLOCK_N" data-ref="_M/SSB_CHIPCO_CLOCK_N">SSB_CHIPCO_CLOCK_N</dfn>		0x0090</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CLOCK_SB" data-ref="_M/SSB_CHIPCO_CLOCK_SB">SSB_CHIPCO_CLOCK_SB</dfn>		0x0094</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CLOCK_PCI" data-ref="_M/SSB_CHIPCO_CLOCK_PCI">SSB_CHIPCO_CLOCK_PCI</dfn>		0x0098</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CLOCK_M2" data-ref="_M/SSB_CHIPCO_CLOCK_M2">SSB_CHIPCO_CLOCK_M2</dfn>		0x009C</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CLOCK_MIPS" data-ref="_M/SSB_CHIPCO_CLOCK_MIPS">SSB_CHIPCO_CLOCK_MIPS</dfn>		0x00A0</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CLKDIV" data-ref="_M/SSB_CHIPCO_CLKDIV">SSB_CHIPCO_CLKDIV</dfn>		0x00A4		/* Rev &gt;= 3 only */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CLKDIV_SFLASH" data-ref="_M/SSB_CHIPCO_CLKDIV_SFLASH">SSB_CHIPCO_CLKDIV_SFLASH</dfn>	0x0F000000</u></td></tr>
<tr><th id="148">148</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CLKDIV_SFLASH_SHIFT" data-ref="_M/SSB_CHIPCO_CLKDIV_SFLASH_SHIFT">SSB_CHIPCO_CLKDIV_SFLASH_SHIFT</dfn>	24</u></td></tr>
<tr><th id="149">149</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CLKDIV_OTP" data-ref="_M/SSB_CHIPCO_CLKDIV_OTP">SSB_CHIPCO_CLKDIV_OTP</dfn>		0x000F0000</u></td></tr>
<tr><th id="150">150</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CLKDIV_OTP_SHIFT" data-ref="_M/SSB_CHIPCO_CLKDIV_OTP_SHIFT">SSB_CHIPCO_CLKDIV_OTP_SHIFT</dfn>	16</u></td></tr>
<tr><th id="151">151</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CLKDIV_JTAG" data-ref="_M/SSB_CHIPCO_CLKDIV_JTAG">SSB_CHIPCO_CLKDIV_JTAG</dfn>		0x00000F00</u></td></tr>
<tr><th id="152">152</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CLKDIV_JTAG_SHIFT" data-ref="_M/SSB_CHIPCO_CLKDIV_JTAG_SHIFT">SSB_CHIPCO_CLKDIV_JTAG_SHIFT</dfn>	8</u></td></tr>
<tr><th id="153">153</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CLKDIV_UART" data-ref="_M/SSB_CHIPCO_CLKDIV_UART">SSB_CHIPCO_CLKDIV_UART</dfn>		0x000000FF</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PLLONDELAY" data-ref="_M/SSB_CHIPCO_PLLONDELAY">SSB_CHIPCO_PLLONDELAY</dfn>		0x00B0		/* Rev &gt;= 4 only */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FREFSELDELAY" data-ref="_M/SSB_CHIPCO_FREFSELDELAY">SSB_CHIPCO_FREFSELDELAY</dfn>		0x00B4		/* Rev &gt;= 4 only */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL">SSB_CHIPCO_SLOWCLKCTL</dfn>		0x00B8		/* 6 &lt;= Rev &lt;= 9 only */</u></td></tr>
<tr><th id="157">157</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_SRC" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_SRC">SSB_CHIPCO_SLOWCLKCTL_SRC</dfn>	0x00000007	/* slow clock source mask */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	  <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_SRC_LPO" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_SRC_LPO">SSB_CHIPCO_SLOWCLKCTL_SRC_LPO</dfn>		0x00000000	/* source of slow clock is LPO */</u></td></tr>
<tr><th id="159">159</th><td><u>#define   <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_SRC_XTAL" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_SRC_XTAL">SSB_CHIPCO_SLOWCLKCTL_SRC_XTAL</dfn>	0x00000001	/* source of slow clock is crystal */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	  <dfn class="macro" id="_M/SSB_CHIPCO_SLOECLKCTL_SRC_PCI" data-ref="_M/SSB_CHIPCO_SLOECLKCTL_SRC_PCI">SSB_CHIPCO_SLOECLKCTL_SRC_PCI</dfn>		0x00000002	/* source of slow clock is PCI */</u></td></tr>
<tr><th id="161">161</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_LPOFREQ" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_LPOFREQ">SSB_CHIPCO_SLOWCLKCTL_LPOFREQ</dfn>	0x00000200	/* LPOFreqSel, 1: 160Khz, 0: 32KHz */</u></td></tr>
<tr><th id="162">162</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_LPOPD" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_LPOPD">SSB_CHIPCO_SLOWCLKCTL_LPOPD</dfn>	0x00000400	/* LPOPowerDown, 1: LPO is disabled, 0: LPO is enabled */</u></td></tr>
<tr><th id="163">163</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_FSLOW" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_FSLOW">SSB_CHIPCO_SLOWCLKCTL_FSLOW</dfn>	0x00000800	/* ForceSlowClk, 1: sb/cores running on slow clock, 0: power logic control */</u></td></tr>
<tr><th id="164">164</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_IPLL" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_IPLL">SSB_CHIPCO_SLOWCLKCTL_IPLL</dfn>	0x00001000	/* IgnorePllOffReq, 1/0: power logic ignores/honors PLL clock disable requests from core */</u></td></tr>
<tr><th id="165">165</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_ENXTAL" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_ENXTAL">SSB_CHIPCO_SLOWCLKCTL_ENXTAL</dfn>	0x00002000	/* XtalControlEn, 1/0: power logic does/doesn't disable crystal when appropriate */</u></td></tr>
<tr><th id="166">166</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_XTALPU" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_XTALPU">SSB_CHIPCO_SLOWCLKCTL_XTALPU</dfn>	0x00004000	/* XtalPU (RO), 1/0: crystal running/disabled */</u></td></tr>
<tr><th id="167">167</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_CLKDIV" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_CLKDIV">SSB_CHIPCO_SLOWCLKCTL_CLKDIV</dfn>	0xFFFF0000	/* ClockDivider (SlowClk = 1/(4+divisor)) */</u></td></tr>
<tr><th id="168">168</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SLOWCLKCTL_CLKDIV_SHIFT" data-ref="_M/SSB_CHIPCO_SLOWCLKCTL_CLKDIV_SHIFT">SSB_CHIPCO_SLOWCLKCTL_CLKDIV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_SYSCLKCTL" data-ref="_M/SSB_CHIPCO_SYSCLKCTL">SSB_CHIPCO_SYSCLKCTL</dfn>		0x00C0		/* Rev &gt;= 3 only */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_SYSCLKCTL_IDLPEN" data-ref="_M/SSB_CHIPCO_SYSCLKCTL_IDLPEN">SSB_CHIPCO_SYSCLKCTL_IDLPEN</dfn>	0x00000001	/* ILPen: Enable Idle Low Power */</u></td></tr>
<tr><th id="171">171</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_SYSCLKCTL_ALPEN" data-ref="_M/SSB_CHIPCO_SYSCLKCTL_ALPEN">SSB_CHIPCO_SYSCLKCTL_ALPEN</dfn>	0x00000002	/* ALPen: Enable Active Low Power */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_SYSCLKCTL_PLLEN" data-ref="_M/SSB_CHIPCO_SYSCLKCTL_PLLEN">SSB_CHIPCO_SYSCLKCTL_PLLEN</dfn>	0x00000004	/* ForcePLLOn */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_SYSCLKCTL_FORCEALP" data-ref="_M/SSB_CHIPCO_SYSCLKCTL_FORCEALP">SSB_CHIPCO_SYSCLKCTL_FORCEALP</dfn>	0x00000008	/* Force ALP (or HT if ALPen is not set */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_SYSCLKCTL_FORCEHT" data-ref="_M/SSB_CHIPCO_SYSCLKCTL_FORCEHT">SSB_CHIPCO_SYSCLKCTL_FORCEHT</dfn>	0x00000010	/* Force HT */</u></td></tr>
<tr><th id="175">175</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SYSCLKCTL_CLKDIV" data-ref="_M/SSB_CHIPCO_SYSCLKCTL_CLKDIV">SSB_CHIPCO_SYSCLKCTL_CLKDIV</dfn>	0xFFFF0000	/* ClkDiv  (ILP = 1/(4+divisor)) */</u></td></tr>
<tr><th id="176">176</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_SYSCLKCTL_CLKDIV_SHIFT" data-ref="_M/SSB_CHIPCO_SYSCLKCTL_CLKDIV_SHIFT">SSB_CHIPCO_SYSCLKCTL_CLKDIV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CLKSTSTR" data-ref="_M/SSB_CHIPCO_CLKSTSTR">SSB_CHIPCO_CLKSTSTR</dfn>		0x00C4		/* Rev &gt;= 3 only */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PCMCIA_CFG" data-ref="_M/SSB_CHIPCO_PCMCIA_CFG">SSB_CHIPCO_PCMCIA_CFG</dfn>		0x0100</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PCMCIA_MEMWAIT" data-ref="_M/SSB_CHIPCO_PCMCIA_MEMWAIT">SSB_CHIPCO_PCMCIA_MEMWAIT</dfn>	0x0104</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PCMCIA_ATTRWAIT" data-ref="_M/SSB_CHIPCO_PCMCIA_ATTRWAIT">SSB_CHIPCO_PCMCIA_ATTRWAIT</dfn>	0x0108</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PCMCIA_IOWAIT" data-ref="_M/SSB_CHIPCO_PCMCIA_IOWAIT">SSB_CHIPCO_PCMCIA_IOWAIT</dfn>	0x010C</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_IDE_CFG" data-ref="_M/SSB_CHIPCO_IDE_CFG">SSB_CHIPCO_IDE_CFG</dfn>		0x0110</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_IDE_MEMWAIT" data-ref="_M/SSB_CHIPCO_IDE_MEMWAIT">SSB_CHIPCO_IDE_MEMWAIT</dfn>		0x0114</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_IDE_ATTRWAIT" data-ref="_M/SSB_CHIPCO_IDE_ATTRWAIT">SSB_CHIPCO_IDE_ATTRWAIT</dfn>		0x0118</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_IDE_IOWAIT" data-ref="_M/SSB_CHIPCO_IDE_IOWAIT">SSB_CHIPCO_IDE_IOWAIT</dfn>		0x011C</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PROG_CFG" data-ref="_M/SSB_CHIPCO_PROG_CFG">SSB_CHIPCO_PROG_CFG</dfn>		0x0120</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PROG_WAITCNT" data-ref="_M/SSB_CHIPCO_PROG_WAITCNT">SSB_CHIPCO_PROG_WAITCNT</dfn>		0x0124</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASH_CFG" data-ref="_M/SSB_CHIPCO_FLASH_CFG">SSB_CHIPCO_FLASH_CFG</dfn>		0x0128</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASH_WAITCNT" data-ref="_M/SSB_CHIPCO_FLASH_WAITCNT">SSB_CHIPCO_FLASH_WAITCNT</dfn>	0x012C</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST" data-ref="_M/SSB_CHIPCO_CLKCTLST">SSB_CHIPCO_CLKCTLST</dfn>		0x01E0 /* Clock control and status (rev &gt;= 20) */</u></td></tr>
<tr><th id="191">191</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST_FORCEALP" data-ref="_M/SSB_CHIPCO_CLKCTLST_FORCEALP">SSB_CHIPCO_CLKCTLST_FORCEALP</dfn>	0x00000001 /* Force ALP request */</u></td></tr>
<tr><th id="192">192</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST_FORCEHT" data-ref="_M/SSB_CHIPCO_CLKCTLST_FORCEHT">SSB_CHIPCO_CLKCTLST_FORCEHT</dfn>	0x00000002 /* Force HT request */</u></td></tr>
<tr><th id="193">193</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST_FORCEILP" data-ref="_M/SSB_CHIPCO_CLKCTLST_FORCEILP">SSB_CHIPCO_CLKCTLST_FORCEILP</dfn>	0x00000004 /* Force ILP request */</u></td></tr>
<tr><th id="194">194</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST_HAVEALPREQ" data-ref="_M/SSB_CHIPCO_CLKCTLST_HAVEALPREQ">SSB_CHIPCO_CLKCTLST_HAVEALPREQ</dfn>	0x00000008 /* ALP available request */</u></td></tr>
<tr><th id="195">195</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST_HAVEHTREQ" data-ref="_M/SSB_CHIPCO_CLKCTLST_HAVEHTREQ">SSB_CHIPCO_CLKCTLST_HAVEHTREQ</dfn>	0x00000010 /* HT available request */</u></td></tr>
<tr><th id="196">196</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST_HWCROFF" data-ref="_M/SSB_CHIPCO_CLKCTLST_HWCROFF">SSB_CHIPCO_CLKCTLST_HWCROFF</dfn>	0x00000020 /* Force HW clock request off */</u></td></tr>
<tr><th id="197">197</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST_HAVEALP" data-ref="_M/SSB_CHIPCO_CLKCTLST_HAVEALP">SSB_CHIPCO_CLKCTLST_HAVEALP</dfn>	0x00010000 /* ALP available */</u></td></tr>
<tr><th id="198">198</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST_HAVEHT" data-ref="_M/SSB_CHIPCO_CLKCTLST_HAVEHT">SSB_CHIPCO_CLKCTLST_HAVEHT</dfn>	0x00020000 /* HT available */</u></td></tr>
<tr><th id="199">199</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST_4328A0_HAVEHT" data-ref="_M/SSB_CHIPCO_CLKCTLST_4328A0_HAVEHT">SSB_CHIPCO_CLKCTLST_4328A0_HAVEHT</dfn>	0x00010000 /* 4328a0 has reversed bits */</u></td></tr>
<tr><th id="200">200</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_CLKCTLST_4328A0_HAVEALP" data-ref="_M/SSB_CHIPCO_CLKCTLST_4328A0_HAVEALP">SSB_CHIPCO_CLKCTLST_4328A0_HAVEALP</dfn>	0x00020000 /* 4328a0 has reversed bits */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_HW_WORKAROUND" data-ref="_M/SSB_CHIPCO_HW_WORKAROUND">SSB_CHIPCO_HW_WORKAROUND</dfn>	0x01E4 /* Hardware workaround (rev &gt;= 20) */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART0_DATA" data-ref="_M/SSB_CHIPCO_UART0_DATA">SSB_CHIPCO_UART0_DATA</dfn>		0x0300</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART0_IMR" data-ref="_M/SSB_CHIPCO_UART0_IMR">SSB_CHIPCO_UART0_IMR</dfn>		0x0304</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART0_FCR" data-ref="_M/SSB_CHIPCO_UART0_FCR">SSB_CHIPCO_UART0_FCR</dfn>		0x0308</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART0_LCR" data-ref="_M/SSB_CHIPCO_UART0_LCR">SSB_CHIPCO_UART0_LCR</dfn>		0x030C</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART0_MCR" data-ref="_M/SSB_CHIPCO_UART0_MCR">SSB_CHIPCO_UART0_MCR</dfn>		0x0310</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART0_LSR" data-ref="_M/SSB_CHIPCO_UART0_LSR">SSB_CHIPCO_UART0_LSR</dfn>		0x0314</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART0_MSR" data-ref="_M/SSB_CHIPCO_UART0_MSR">SSB_CHIPCO_UART0_MSR</dfn>		0x0318</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART0_SCRATCH" data-ref="_M/SSB_CHIPCO_UART0_SCRATCH">SSB_CHIPCO_UART0_SCRATCH</dfn>	0x031C</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART1_DATA" data-ref="_M/SSB_CHIPCO_UART1_DATA">SSB_CHIPCO_UART1_DATA</dfn>		0x0400</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART1_IMR" data-ref="_M/SSB_CHIPCO_UART1_IMR">SSB_CHIPCO_UART1_IMR</dfn>		0x0404</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART1_FCR" data-ref="_M/SSB_CHIPCO_UART1_FCR">SSB_CHIPCO_UART1_FCR</dfn>		0x0408</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART1_LCR" data-ref="_M/SSB_CHIPCO_UART1_LCR">SSB_CHIPCO_UART1_LCR</dfn>		0x040C</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART1_MCR" data-ref="_M/SSB_CHIPCO_UART1_MCR">SSB_CHIPCO_UART1_MCR</dfn>		0x0410</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART1_LSR" data-ref="_M/SSB_CHIPCO_UART1_LSR">SSB_CHIPCO_UART1_LSR</dfn>		0x0414</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART1_MSR" data-ref="_M/SSB_CHIPCO_UART1_MSR">SSB_CHIPCO_UART1_MSR</dfn>		0x0418</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_UART1_SCRATCH" data-ref="_M/SSB_CHIPCO_UART1_SCRATCH">SSB_CHIPCO_UART1_SCRATCH</dfn>	0x041C</u></td></tr>
<tr><th id="218">218</th><td><i>/* PMU registers (rev &gt;= 20) */</i></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL" data-ref="_M/SSB_CHIPCO_PMU_CTL">SSB_CHIPCO_PMU_CTL</dfn>			0x0600 /* PMU control */</u></td></tr>
<tr><th id="220">220</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL_ILP_DIV" data-ref="_M/SSB_CHIPCO_PMU_CTL_ILP_DIV">SSB_CHIPCO_PMU_CTL_ILP_DIV</dfn>		0xFFFF0000 /* ILP div mask */</u></td></tr>
<tr><th id="221">221</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL_ILP_DIV_SHIFT" data-ref="_M/SSB_CHIPCO_PMU_CTL_ILP_DIV_SHIFT">SSB_CHIPCO_PMU_CTL_ILP_DIV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="222">222</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL_PLL_UPD" data-ref="_M/SSB_CHIPCO_PMU_CTL_PLL_UPD">SSB_CHIPCO_PMU_CTL_PLL_UPD</dfn>		0x00000400</u></td></tr>
<tr><th id="223">223</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL_NOILPONW" data-ref="_M/SSB_CHIPCO_PMU_CTL_NOILPONW">SSB_CHIPCO_PMU_CTL_NOILPONW</dfn>		0x00000200 /* No ILP on wait */</u></td></tr>
<tr><th id="224">224</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL_HTREQEN" data-ref="_M/SSB_CHIPCO_PMU_CTL_HTREQEN">SSB_CHIPCO_PMU_CTL_HTREQEN</dfn>		0x00000100 /* HT req enable */</u></td></tr>
<tr><th id="225">225</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL_ALPREQEN" data-ref="_M/SSB_CHIPCO_PMU_CTL_ALPREQEN">SSB_CHIPCO_PMU_CTL_ALPREQEN</dfn>		0x00000080 /* ALP req enable */</u></td></tr>
<tr><th id="226">226</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL_XTALFREQ" data-ref="_M/SSB_CHIPCO_PMU_CTL_XTALFREQ">SSB_CHIPCO_PMU_CTL_XTALFREQ</dfn>		0x0000007C /* Crystal freq */</u></td></tr>
<tr><th id="227">227</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL_XTALFREQ_SHIFT" data-ref="_M/SSB_CHIPCO_PMU_CTL_XTALFREQ_SHIFT">SSB_CHIPCO_PMU_CTL_XTALFREQ_SHIFT</dfn>	2</u></td></tr>
<tr><th id="228">228</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL_ILPDIVEN" data-ref="_M/SSB_CHIPCO_PMU_CTL_ILPDIVEN">SSB_CHIPCO_PMU_CTL_ILPDIVEN</dfn>		0x00000002 /* ILP div enable */</u></td></tr>
<tr><th id="229">229</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CTL_LPOSEL" data-ref="_M/SSB_CHIPCO_PMU_CTL_LPOSEL">SSB_CHIPCO_PMU_CTL_LPOSEL</dfn>		0x00000001 /* LPO sel */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CAP" data-ref="_M/SSB_CHIPCO_PMU_CAP">SSB_CHIPCO_PMU_CAP</dfn>			0x0604 /* PMU capabilities */</u></td></tr>
<tr><th id="231">231</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CAP_REVISION" data-ref="_M/SSB_CHIPCO_PMU_CAP_REVISION">SSB_CHIPCO_PMU_CAP_REVISION</dfn>		0x000000FF /* Revision mask */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_STAT" data-ref="_M/SSB_CHIPCO_PMU_STAT">SSB_CHIPCO_PMU_STAT</dfn>			0x0608 /* PMU status */</u></td></tr>
<tr><th id="233">233</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_STAT_INTPEND" data-ref="_M/SSB_CHIPCO_PMU_STAT_INTPEND">SSB_CHIPCO_PMU_STAT_INTPEND</dfn>		0x00000040 /* Interrupt pending */</u></td></tr>
<tr><th id="234">234</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_STAT_SBCLKST" data-ref="_M/SSB_CHIPCO_PMU_STAT_SBCLKST">SSB_CHIPCO_PMU_STAT_SBCLKST</dfn>		0x00000030 /* Backplane clock status? */</u></td></tr>
<tr><th id="235">235</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_STAT_HAVEALP" data-ref="_M/SSB_CHIPCO_PMU_STAT_HAVEALP">SSB_CHIPCO_PMU_STAT_HAVEALP</dfn>		0x00000008 /* ALP available */</u></td></tr>
<tr><th id="236">236</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_STAT_HAVEHT" data-ref="_M/SSB_CHIPCO_PMU_STAT_HAVEHT">SSB_CHIPCO_PMU_STAT_HAVEHT</dfn>		0x00000004 /* HT available */</u></td></tr>
<tr><th id="237">237</th><td><u>#define  <dfn class="macro" id="_M/SSB_CHIPCO_PMU_STAT_RESINIT" data-ref="_M/SSB_CHIPCO_PMU_STAT_RESINIT">SSB_CHIPCO_PMU_STAT_RESINIT</dfn>		0x00000003 /* Res init */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_RES_STAT" data-ref="_M/SSB_CHIPCO_PMU_RES_STAT">SSB_CHIPCO_PMU_RES_STAT</dfn>			0x060C /* PMU res status */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_RES_PEND" data-ref="_M/SSB_CHIPCO_PMU_RES_PEND">SSB_CHIPCO_PMU_RES_PEND</dfn>			0x0610 /* PMU res pending */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_TIMER" data-ref="_M/SSB_CHIPCO_PMU_TIMER">SSB_CHIPCO_PMU_TIMER</dfn>			0x0614 /* PMU timer */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_MINRES_MSK" data-ref="_M/SSB_CHIPCO_PMU_MINRES_MSK">SSB_CHIPCO_PMU_MINRES_MSK</dfn>		0x0618 /* PMU min res mask */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_MAXRES_MSK" data-ref="_M/SSB_CHIPCO_PMU_MAXRES_MSK">SSB_CHIPCO_PMU_MAXRES_MSK</dfn>		0x061C /* PMU max res mask */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_RES_TABSEL" data-ref="_M/SSB_CHIPCO_PMU_RES_TABSEL">SSB_CHIPCO_PMU_RES_TABSEL</dfn>		0x0620 /* PMU res table sel */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_RES_DEPMSK" data-ref="_M/SSB_CHIPCO_PMU_RES_DEPMSK">SSB_CHIPCO_PMU_RES_DEPMSK</dfn>		0x0624 /* PMU res dep mask */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_RES_UPDNTM" data-ref="_M/SSB_CHIPCO_PMU_RES_UPDNTM">SSB_CHIPCO_PMU_RES_UPDNTM</dfn>		0x0628 /* PMU res updown timer */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_RES_TIMER" data-ref="_M/SSB_CHIPCO_PMU_RES_TIMER">SSB_CHIPCO_PMU_RES_TIMER</dfn>		0x062C /* PMU res timer */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_CLKSTRETCH" data-ref="_M/SSB_CHIPCO_PMU_CLKSTRETCH">SSB_CHIPCO_PMU_CLKSTRETCH</dfn>		0x0630 /* PMU clockstretch */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_WATCHDOG" data-ref="_M/SSB_CHIPCO_PMU_WATCHDOG">SSB_CHIPCO_PMU_WATCHDOG</dfn>			0x0634 /* PMU watchdog */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_RES_REQTS" data-ref="_M/SSB_CHIPCO_PMU_RES_REQTS">SSB_CHIPCO_PMU_RES_REQTS</dfn>		0x0640 /* PMU res req timer sel */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_RES_REQT" data-ref="_M/SSB_CHIPCO_PMU_RES_REQT">SSB_CHIPCO_PMU_RES_REQT</dfn>			0x0644 /* PMU res req timer */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PMU_RES_REQM" data-ref="_M/SSB_CHIPCO_PMU_RES_REQM">SSB_CHIPCO_PMU_RES_REQM</dfn>			0x0648 /* PMU res req mask */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHIPCTL_ADDR" data-ref="_M/SSB_CHIPCO_CHIPCTL_ADDR">SSB_CHIPCO_CHIPCTL_ADDR</dfn>			0x0650</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHIPCTL_DATA" data-ref="_M/SSB_CHIPCO_CHIPCTL_DATA">SSB_CHIPCO_CHIPCTL_DATA</dfn>			0x0654</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_REGCTL_ADDR" data-ref="_M/SSB_CHIPCO_REGCTL_ADDR">SSB_CHIPCO_REGCTL_ADDR</dfn>			0x0658</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_REGCTL_DATA" data-ref="_M/SSB_CHIPCO_REGCTL_DATA">SSB_CHIPCO_REGCTL_DATA</dfn>			0x065C</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PLLCTL_ADDR" data-ref="_M/SSB_CHIPCO_PLLCTL_ADDR">SSB_CHIPCO_PLLCTL_ADDR</dfn>			0x0660</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_PLLCTL_DATA" data-ref="_M/SSB_CHIPCO_PLLCTL_DATA">SSB_CHIPCO_PLLCTL_DATA</dfn>			0x0664</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i class="doc">/** PMU PLL registers */</i></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i>/* PMU rev 0 PLL registers */</i></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/SSB_PMU0_PLLCTL0" data-ref="_M/SSB_PMU0_PLLCTL0">SSB_PMU0_PLLCTL0</dfn>			0</u></td></tr>
<tr><th id="265">265</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU0_PLLCTL0_PDIV_MSK" data-ref="_M/SSB_PMU0_PLLCTL0_PDIV_MSK">SSB_PMU0_PLLCTL0_PDIV_MSK</dfn>		0x00000001</u></td></tr>
<tr><th id="266">266</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU0_PLLCTL0_PDIV_FREQ" data-ref="_M/SSB_PMU0_PLLCTL0_PDIV_FREQ">SSB_PMU0_PLLCTL0_PDIV_FREQ</dfn>		25000 /* kHz */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/SSB_PMU0_PLLCTL1" data-ref="_M/SSB_PMU0_PLLCTL1">SSB_PMU0_PLLCTL1</dfn>			1</u></td></tr>
<tr><th id="268">268</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU0_PLLCTL1_WILD_IMSK" data-ref="_M/SSB_PMU0_PLLCTL1_WILD_IMSK">SSB_PMU0_PLLCTL1_WILD_IMSK</dfn>		0xF0000000 /* Wild int mask (low nibble) */</u></td></tr>
<tr><th id="269">269</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU0_PLLCTL1_WILD_IMSK_SHIFT" data-ref="_M/SSB_PMU0_PLLCTL1_WILD_IMSK_SHIFT">SSB_PMU0_PLLCTL1_WILD_IMSK_SHIFT</dfn>	28</u></td></tr>
<tr><th id="270">270</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU0_PLLCTL1_WILD_FMSK" data-ref="_M/SSB_PMU0_PLLCTL1_WILD_FMSK">SSB_PMU0_PLLCTL1_WILD_FMSK</dfn>		0x0FFFFF00 /* Wild frac mask */</u></td></tr>
<tr><th id="271">271</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU0_PLLCTL1_WILD_FMSK_SHIFT" data-ref="_M/SSB_PMU0_PLLCTL1_WILD_FMSK_SHIFT">SSB_PMU0_PLLCTL1_WILD_FMSK_SHIFT</dfn>	8</u></td></tr>
<tr><th id="272">272</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU0_PLLCTL1_STOPMOD" data-ref="_M/SSB_PMU0_PLLCTL1_STOPMOD">SSB_PMU0_PLLCTL1_STOPMOD</dfn>		0x00000040 /* Stop mod */</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/SSB_PMU0_PLLCTL2" data-ref="_M/SSB_PMU0_PLLCTL2">SSB_PMU0_PLLCTL2</dfn>			2</u></td></tr>
<tr><th id="274">274</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU0_PLLCTL2_WILD_IMSKHI" data-ref="_M/SSB_PMU0_PLLCTL2_WILD_IMSKHI">SSB_PMU0_PLLCTL2_WILD_IMSKHI</dfn>		0x0000000F /* Wild int mask (high nibble) */</u></td></tr>
<tr><th id="275">275</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU0_PLLCTL2_WILD_IMSKHI_SHIFT" data-ref="_M/SSB_PMU0_PLLCTL2_WILD_IMSKHI_SHIFT">SSB_PMU0_PLLCTL2_WILD_IMSKHI_SHIFT</dfn>	0</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><i>/* PMU rev 1 PLL registers */</i></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/SSB_PMU1_PLLCTL0" data-ref="_M/SSB_PMU1_PLLCTL0">SSB_PMU1_PLLCTL0</dfn>			0</u></td></tr>
<tr><th id="279">279</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL0_P1DIV" data-ref="_M/SSB_PMU1_PLLCTL0_P1DIV">SSB_PMU1_PLLCTL0_P1DIV</dfn>			0x00F00000 /* P1 div */</u></td></tr>
<tr><th id="280">280</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL0_P1DIV_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL0_P1DIV_SHIFT">SSB_PMU1_PLLCTL0_P1DIV_SHIFT</dfn>		20</u></td></tr>
<tr><th id="281">281</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL0_P2DIV" data-ref="_M/SSB_PMU1_PLLCTL0_P2DIV">SSB_PMU1_PLLCTL0_P2DIV</dfn>			0x0F000000 /* P2 div */</u></td></tr>
<tr><th id="282">282</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL0_P2DIV_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL0_P2DIV_SHIFT">SSB_PMU1_PLLCTL0_P2DIV_SHIFT</dfn>		24</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/SSB_PMU1_PLLCTL1" data-ref="_M/SSB_PMU1_PLLCTL1">SSB_PMU1_PLLCTL1</dfn>			1</u></td></tr>
<tr><th id="284">284</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL1_M1DIV" data-ref="_M/SSB_PMU1_PLLCTL1_M1DIV">SSB_PMU1_PLLCTL1_M1DIV</dfn>			0x000000FF /* M1 div */</u></td></tr>
<tr><th id="285">285</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL1_M1DIV_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL1_M1DIV_SHIFT">SSB_PMU1_PLLCTL1_M1DIV_SHIFT</dfn>		0</u></td></tr>
<tr><th id="286">286</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL1_M2DIV" data-ref="_M/SSB_PMU1_PLLCTL1_M2DIV">SSB_PMU1_PLLCTL1_M2DIV</dfn>			0x0000FF00 /* M2 div */</u></td></tr>
<tr><th id="287">287</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL1_M2DIV_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL1_M2DIV_SHIFT">SSB_PMU1_PLLCTL1_M2DIV_SHIFT</dfn>		8</u></td></tr>
<tr><th id="288">288</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL1_M3DIV" data-ref="_M/SSB_PMU1_PLLCTL1_M3DIV">SSB_PMU1_PLLCTL1_M3DIV</dfn>			0x00FF0000 /* M3 div */</u></td></tr>
<tr><th id="289">289</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL1_M3DIV_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL1_M3DIV_SHIFT">SSB_PMU1_PLLCTL1_M3DIV_SHIFT</dfn>		16</u></td></tr>
<tr><th id="290">290</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL1_M4DIV" data-ref="_M/SSB_PMU1_PLLCTL1_M4DIV">SSB_PMU1_PLLCTL1_M4DIV</dfn>			0xFF000000 /* M4 div */</u></td></tr>
<tr><th id="291">291</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL1_M4DIV_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL1_M4DIV_SHIFT">SSB_PMU1_PLLCTL1_M4DIV_SHIFT</dfn>		24</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/SSB_PMU1_PLLCTL2" data-ref="_M/SSB_PMU1_PLLCTL2">SSB_PMU1_PLLCTL2</dfn>			2</u></td></tr>
<tr><th id="293">293</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL2_M5DIV" data-ref="_M/SSB_PMU1_PLLCTL2_M5DIV">SSB_PMU1_PLLCTL2_M5DIV</dfn>			0x000000FF /* M5 div */</u></td></tr>
<tr><th id="294">294</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL2_M5DIV_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL2_M5DIV_SHIFT">SSB_PMU1_PLLCTL2_M5DIV_SHIFT</dfn>		0</u></td></tr>
<tr><th id="295">295</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL2_M6DIV" data-ref="_M/SSB_PMU1_PLLCTL2_M6DIV">SSB_PMU1_PLLCTL2_M6DIV</dfn>			0x0000FF00 /* M6 div */</u></td></tr>
<tr><th id="296">296</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL2_M6DIV_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL2_M6DIV_SHIFT">SSB_PMU1_PLLCTL2_M6DIV_SHIFT</dfn>		8</u></td></tr>
<tr><th id="297">297</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL2_NDIVMODE" data-ref="_M/SSB_PMU1_PLLCTL2_NDIVMODE">SSB_PMU1_PLLCTL2_NDIVMODE</dfn>		0x000E0000 /* NDIV mode */</u></td></tr>
<tr><th id="298">298</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL2_NDIVMODE_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL2_NDIVMODE_SHIFT">SSB_PMU1_PLLCTL2_NDIVMODE_SHIFT</dfn>	17</u></td></tr>
<tr><th id="299">299</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL2_NDIVINT" data-ref="_M/SSB_PMU1_PLLCTL2_NDIVINT">SSB_PMU1_PLLCTL2_NDIVINT</dfn>		0x1FF00000 /* NDIV int */</u></td></tr>
<tr><th id="300">300</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL2_NDIVINT_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL2_NDIVINT_SHIFT">SSB_PMU1_PLLCTL2_NDIVINT_SHIFT</dfn>		20</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/SSB_PMU1_PLLCTL3" data-ref="_M/SSB_PMU1_PLLCTL3">SSB_PMU1_PLLCTL3</dfn>			3</u></td></tr>
<tr><th id="302">302</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL3_NDIVFRAC" data-ref="_M/SSB_PMU1_PLLCTL3_NDIVFRAC">SSB_PMU1_PLLCTL3_NDIVFRAC</dfn>		0x00FFFFFF /* NDIV frac */</u></td></tr>
<tr><th id="303">303</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL3_NDIVFRAC_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL3_NDIVFRAC_SHIFT">SSB_PMU1_PLLCTL3_NDIVFRAC_SHIFT</dfn>	0</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/SSB_PMU1_PLLCTL4" data-ref="_M/SSB_PMU1_PLLCTL4">SSB_PMU1_PLLCTL4</dfn>			4</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/SSB_PMU1_PLLCTL5" data-ref="_M/SSB_PMU1_PLLCTL5">SSB_PMU1_PLLCTL5</dfn>			5</u></td></tr>
<tr><th id="306">306</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL5_CLKDRV" data-ref="_M/SSB_PMU1_PLLCTL5_CLKDRV">SSB_PMU1_PLLCTL5_CLKDRV</dfn>		0xFFFFFF00 /* clk drv */</u></td></tr>
<tr><th id="307">307</th><td><u>#define  <dfn class="macro" id="_M/SSB_PMU1_PLLCTL5_CLKDRV_SHIFT" data-ref="_M/SSB_PMU1_PLLCTL5_CLKDRV_SHIFT">SSB_PMU1_PLLCTL5_CLKDRV_SHIFT</dfn>		8</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><i>/* BCM4312 PLL resource numbers. */</i></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_SWITCHER_BURST" data-ref="_M/SSB_PMURES_4312_SWITCHER_BURST">SSB_PMURES_4312_SWITCHER_BURST</dfn>		0</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_SWITCHER_PWM" data-ref="_M/SSB_PMURES_4312_SWITCHER_PWM">SSB_PMURES_4312_SWITCHER_PWM</dfn>    	1</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_PA_REF_LDO" data-ref="_M/SSB_PMURES_4312_PA_REF_LDO">SSB_PMURES_4312_PA_REF_LDO</dfn>		2</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_CORE_LDO_BURST" data-ref="_M/SSB_PMURES_4312_CORE_LDO_BURST">SSB_PMURES_4312_CORE_LDO_BURST</dfn>		3</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_CORE_LDO_PWM" data-ref="_M/SSB_PMURES_4312_CORE_LDO_PWM">SSB_PMURES_4312_CORE_LDO_PWM</dfn>		4</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_RADIO_LDO" data-ref="_M/SSB_PMURES_4312_RADIO_LDO">SSB_PMURES_4312_RADIO_LDO</dfn>		5</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_ILP_REQUEST" data-ref="_M/SSB_PMURES_4312_ILP_REQUEST">SSB_PMURES_4312_ILP_REQUEST</dfn>		6</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_BG_FILTBYP" data-ref="_M/SSB_PMURES_4312_BG_FILTBYP">SSB_PMURES_4312_BG_FILTBYP</dfn>		7</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_TX_FILTBYP" data-ref="_M/SSB_PMURES_4312_TX_FILTBYP">SSB_PMURES_4312_TX_FILTBYP</dfn>		8</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_RX_FILTBYP" data-ref="_M/SSB_PMURES_4312_RX_FILTBYP">SSB_PMURES_4312_RX_FILTBYP</dfn>		9</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_XTAL_PU" data-ref="_M/SSB_PMURES_4312_XTAL_PU">SSB_PMURES_4312_XTAL_PU</dfn>			10</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_ALP_AVAIL" data-ref="_M/SSB_PMURES_4312_ALP_AVAIL">SSB_PMURES_4312_ALP_AVAIL</dfn>		11</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_BB_PLL_FILTBYP" data-ref="_M/SSB_PMURES_4312_BB_PLL_FILTBYP">SSB_PMURES_4312_BB_PLL_FILTBYP</dfn>		12</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_RF_PLL_FILTBYP" data-ref="_M/SSB_PMURES_4312_RF_PLL_FILTBYP">SSB_PMURES_4312_RF_PLL_FILTBYP</dfn>		13</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4312_HT_AVAIL" data-ref="_M/SSB_PMURES_4312_HT_AVAIL">SSB_PMURES_4312_HT_AVAIL</dfn>		14</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><i>/* BCM4325 PLL resource numbers. */</i></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_BUCK_BOOST_BURST" data-ref="_M/SSB_PMURES_4325_BUCK_BOOST_BURST">SSB_PMURES_4325_BUCK_BOOST_BURST</dfn>	0</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_CBUCK_BURST" data-ref="_M/SSB_PMURES_4325_CBUCK_BURST">SSB_PMURES_4325_CBUCK_BURST</dfn>		1</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_CBUCK_PWM" data-ref="_M/SSB_PMURES_4325_CBUCK_PWM">SSB_PMURES_4325_CBUCK_PWM</dfn>		2</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_CLDO_CBUCK_BURST" data-ref="_M/SSB_PMURES_4325_CLDO_CBUCK_BURST">SSB_PMURES_4325_CLDO_CBUCK_BURST</dfn>	3</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_CLDO_CBUCK_PWM" data-ref="_M/SSB_PMURES_4325_CLDO_CBUCK_PWM">SSB_PMURES_4325_CLDO_CBUCK_PWM</dfn>		4</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_BUCK_BOOST_PWM" data-ref="_M/SSB_PMURES_4325_BUCK_BOOST_PWM">SSB_PMURES_4325_BUCK_BOOST_PWM</dfn>		5</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_ILP_REQUEST" data-ref="_M/SSB_PMURES_4325_ILP_REQUEST">SSB_PMURES_4325_ILP_REQUEST</dfn>		6</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_ABUCK_BURST" data-ref="_M/SSB_PMURES_4325_ABUCK_BURST">SSB_PMURES_4325_ABUCK_BURST</dfn>		7</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_ABUCK_PWM" data-ref="_M/SSB_PMURES_4325_ABUCK_PWM">SSB_PMURES_4325_ABUCK_PWM</dfn>		8</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_LNLDO1_PU" data-ref="_M/SSB_PMURES_4325_LNLDO1_PU">SSB_PMURES_4325_LNLDO1_PU</dfn>		9</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_LNLDO2_PU" data-ref="_M/SSB_PMURES_4325_LNLDO2_PU">SSB_PMURES_4325_LNLDO2_PU</dfn>		10</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_LNLDO3_PU" data-ref="_M/SSB_PMURES_4325_LNLDO3_PU">SSB_PMURES_4325_LNLDO3_PU</dfn>		11</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_LNLDO4_PU" data-ref="_M/SSB_PMURES_4325_LNLDO4_PU">SSB_PMURES_4325_LNLDO4_PU</dfn>		12</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_XTAL_PU" data-ref="_M/SSB_PMURES_4325_XTAL_PU">SSB_PMURES_4325_XTAL_PU</dfn>			13</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_ALP_AVAIL" data-ref="_M/SSB_PMURES_4325_ALP_AVAIL">SSB_PMURES_4325_ALP_AVAIL</dfn>		14</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_RX_PWRSW_PU" data-ref="_M/SSB_PMURES_4325_RX_PWRSW_PU">SSB_PMURES_4325_RX_PWRSW_PU</dfn>		15</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_TX_PWRSW_PU" data-ref="_M/SSB_PMURES_4325_TX_PWRSW_PU">SSB_PMURES_4325_TX_PWRSW_PU</dfn>		16</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_RFPLL_PWRSW_PU" data-ref="_M/SSB_PMURES_4325_RFPLL_PWRSW_PU">SSB_PMURES_4325_RFPLL_PWRSW_PU</dfn>		17</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_LOGEN_PWRSW_PU" data-ref="_M/SSB_PMURES_4325_LOGEN_PWRSW_PU">SSB_PMURES_4325_LOGEN_PWRSW_PU</dfn>		18</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_AFE_PWRSW_PU" data-ref="_M/SSB_PMURES_4325_AFE_PWRSW_PU">SSB_PMURES_4325_AFE_PWRSW_PU</dfn>		19</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_BBPLL_PWRSW_PU" data-ref="_M/SSB_PMURES_4325_BBPLL_PWRSW_PU">SSB_PMURES_4325_BBPLL_PWRSW_PU</dfn>		20</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4325_HT_AVAIL" data-ref="_M/SSB_PMURES_4325_HT_AVAIL">SSB_PMURES_4325_HT_AVAIL</dfn>		21</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><i>/* BCM4328 PLL resource numbers. */</i></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_EXT_SWITCHER_PWM" data-ref="_M/SSB_PMURES_4328_EXT_SWITCHER_PWM">SSB_PMURES_4328_EXT_SWITCHER_PWM</dfn>	0</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_BB_SWITCHER_PWM" data-ref="_M/SSB_PMURES_4328_BB_SWITCHER_PWM">SSB_PMURES_4328_BB_SWITCHER_PWM</dfn>		1</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_BB_SWITCHER_BURST" data-ref="_M/SSB_PMURES_4328_BB_SWITCHER_BURST">SSB_PMURES_4328_BB_SWITCHER_BURST</dfn>	2</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_BB_EXT_SWITCHER_BURST" data-ref="_M/SSB_PMURES_4328_BB_EXT_SWITCHER_BURST">SSB_PMURES_4328_BB_EXT_SWITCHER_BURST</dfn>	3</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_ILP_REQUEST" data-ref="_M/SSB_PMURES_4328_ILP_REQUEST">SSB_PMURES_4328_ILP_REQUEST</dfn>		4</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_RADIO_SWITCHER_PWM" data-ref="_M/SSB_PMURES_4328_RADIO_SWITCHER_PWM">SSB_PMURES_4328_RADIO_SWITCHER_PWM</dfn>	5</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_RADIO_SWITCHER_BURST" data-ref="_M/SSB_PMURES_4328_RADIO_SWITCHER_BURST">SSB_PMURES_4328_RADIO_SWITCHER_BURST</dfn>	6</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_ROM_SWITCH" data-ref="_M/SSB_PMURES_4328_ROM_SWITCH">SSB_PMURES_4328_ROM_SWITCH</dfn>		7</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_PA_REF_LDO" data-ref="_M/SSB_PMURES_4328_PA_REF_LDO">SSB_PMURES_4328_PA_REF_LDO</dfn>		8</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_RADIO_LDO" data-ref="_M/SSB_PMURES_4328_RADIO_LDO">SSB_PMURES_4328_RADIO_LDO</dfn>		9</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_AFE_LDO" data-ref="_M/SSB_PMURES_4328_AFE_LDO">SSB_PMURES_4328_AFE_LDO</dfn>			10</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_PLL_LDO" data-ref="_M/SSB_PMURES_4328_PLL_LDO">SSB_PMURES_4328_PLL_LDO</dfn>			11</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_BG_FILTBYP" data-ref="_M/SSB_PMURES_4328_BG_FILTBYP">SSB_PMURES_4328_BG_FILTBYP</dfn>		12</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_TX_FILTBYP" data-ref="_M/SSB_PMURES_4328_TX_FILTBYP">SSB_PMURES_4328_TX_FILTBYP</dfn>		13</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_RX_FILTBYP" data-ref="_M/SSB_PMURES_4328_RX_FILTBYP">SSB_PMURES_4328_RX_FILTBYP</dfn>		14</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_XTAL_PU" data-ref="_M/SSB_PMURES_4328_XTAL_PU">SSB_PMURES_4328_XTAL_PU</dfn>			15</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_XTAL_EN" data-ref="_M/SSB_PMURES_4328_XTAL_EN">SSB_PMURES_4328_XTAL_EN</dfn>			16</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_BB_PLL_FILTBYP" data-ref="_M/SSB_PMURES_4328_BB_PLL_FILTBYP">SSB_PMURES_4328_BB_PLL_FILTBYP</dfn>		17</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_RF_PLL_FILTBYP" data-ref="_M/SSB_PMURES_4328_RF_PLL_FILTBYP">SSB_PMURES_4328_RF_PLL_FILTBYP</dfn>		18</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_4328_BB_PLL_PU" data-ref="_M/SSB_PMURES_4328_BB_PLL_PU">SSB_PMURES_4328_BB_PLL_PU</dfn>		19</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><i>/* BCM5354 PLL resource numbers. */</i></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_EXT_SWITCHER_PWM" data-ref="_M/SSB_PMURES_5354_EXT_SWITCHER_PWM">SSB_PMURES_5354_EXT_SWITCHER_PWM</dfn>	0</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_BB_SWITCHER_PWM" data-ref="_M/SSB_PMURES_5354_BB_SWITCHER_PWM">SSB_PMURES_5354_BB_SWITCHER_PWM</dfn>		1</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_BB_SWITCHER_BURST" data-ref="_M/SSB_PMURES_5354_BB_SWITCHER_BURST">SSB_PMURES_5354_BB_SWITCHER_BURST</dfn>	2</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_BB_EXT_SWITCHER_BURST" data-ref="_M/SSB_PMURES_5354_BB_EXT_SWITCHER_BURST">SSB_PMURES_5354_BB_EXT_SWITCHER_BURST</dfn>	3</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_ILP_REQUEST" data-ref="_M/SSB_PMURES_5354_ILP_REQUEST">SSB_PMURES_5354_ILP_REQUEST</dfn>		4</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_RADIO_SWITCHER_PWM" data-ref="_M/SSB_PMURES_5354_RADIO_SWITCHER_PWM">SSB_PMURES_5354_RADIO_SWITCHER_PWM</dfn>	5</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_RADIO_SWITCHER_BURST" data-ref="_M/SSB_PMURES_5354_RADIO_SWITCHER_BURST">SSB_PMURES_5354_RADIO_SWITCHER_BURST</dfn>	6</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_ROM_SWITCH" data-ref="_M/SSB_PMURES_5354_ROM_SWITCH">SSB_PMURES_5354_ROM_SWITCH</dfn>		7</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_PA_REF_LDO" data-ref="_M/SSB_PMURES_5354_PA_REF_LDO">SSB_PMURES_5354_PA_REF_LDO</dfn>		8</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_RADIO_LDO" data-ref="_M/SSB_PMURES_5354_RADIO_LDO">SSB_PMURES_5354_RADIO_LDO</dfn>		9</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_AFE_LDO" data-ref="_M/SSB_PMURES_5354_AFE_LDO">SSB_PMURES_5354_AFE_LDO</dfn>			10</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_PLL_LDO" data-ref="_M/SSB_PMURES_5354_PLL_LDO">SSB_PMURES_5354_PLL_LDO</dfn>			11</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_BG_FILTBYP" data-ref="_M/SSB_PMURES_5354_BG_FILTBYP">SSB_PMURES_5354_BG_FILTBYP</dfn>		12</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_TX_FILTBYP" data-ref="_M/SSB_PMURES_5354_TX_FILTBYP">SSB_PMURES_5354_TX_FILTBYP</dfn>		13</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_RX_FILTBYP" data-ref="_M/SSB_PMURES_5354_RX_FILTBYP">SSB_PMURES_5354_RX_FILTBYP</dfn>		14</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_XTAL_PU" data-ref="_M/SSB_PMURES_5354_XTAL_PU">SSB_PMURES_5354_XTAL_PU</dfn>			15</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_XTAL_EN" data-ref="_M/SSB_PMURES_5354_XTAL_EN">SSB_PMURES_5354_XTAL_EN</dfn>			16</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_BB_PLL_FILTBYP" data-ref="_M/SSB_PMURES_5354_BB_PLL_FILTBYP">SSB_PMURES_5354_BB_PLL_FILTBYP</dfn>		17</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_RF_PLL_FILTBYP" data-ref="_M/SSB_PMURES_5354_RF_PLL_FILTBYP">SSB_PMURES_5354_RF_PLL_FILTBYP</dfn>		18</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/SSB_PMURES_5354_BB_PLL_PU" data-ref="_M/SSB_PMURES_5354_BB_PLL_PU">SSB_PMURES_5354_BB_PLL_PU</dfn>		19</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i class="doc">/** Chip specific Chip-Status register contents. */</i></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4322_SPROM_EXISTS" data-ref="_M/SSB_CHIPCO_CHST_4322_SPROM_EXISTS">SSB_CHIPCO_CHST_4322_SPROM_EXISTS</dfn>	0x00000040 /* SPROM present */</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL" data-ref="_M/SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL">SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL</dfn>	0x00000003</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_DEFCIS_SEL" data-ref="_M/SSB_CHIPCO_CHST_4325_DEFCIS_SEL">SSB_CHIPCO_CHST_4325_DEFCIS_SEL</dfn>		0 /* OTP is powered up, use def. CIS, no SPROM */</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_SPROM_SEL" data-ref="_M/SSB_CHIPCO_CHST_4325_SPROM_SEL">SSB_CHIPCO_CHST_4325_SPROM_SEL</dfn>		1 /* OTP is powered up, SPROM is present */</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_OTP_SEL" data-ref="_M/SSB_CHIPCO_CHST_4325_OTP_SEL">SSB_CHIPCO_CHST_4325_OTP_SEL</dfn>		2 /* OTP is powered up, no SPROM */</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_OTP_PWRDN" data-ref="_M/SSB_CHIPCO_CHST_4325_OTP_PWRDN">SSB_CHIPCO_CHST_4325_OTP_PWRDN</dfn>		3 /* OTP is powered down, SPROM is present */</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_SDIO_USB_MODE" data-ref="_M/SSB_CHIPCO_CHST_4325_SDIO_USB_MODE">SSB_CHIPCO_CHST_4325_SDIO_USB_MODE</dfn>	0x00000004</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_SDIO_USB_MODE_SHIFT" data-ref="_M/SSB_CHIPCO_CHST_4325_SDIO_USB_MODE_SHIFT">SSB_CHIPCO_CHST_4325_SDIO_USB_MODE_SHIFT</dfn>  2</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_RCAL_VALID" data-ref="_M/SSB_CHIPCO_CHST_4325_RCAL_VALID">SSB_CHIPCO_CHST_4325_RCAL_VALID</dfn>		0x00000008</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_RCAL_VALID_SHIFT" data-ref="_M/SSB_CHIPCO_CHST_4325_RCAL_VALID_SHIFT">SSB_CHIPCO_CHST_4325_RCAL_VALID_SHIFT</dfn>	3</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_RCAL_VALUE" data-ref="_M/SSB_CHIPCO_CHST_4325_RCAL_VALUE">SSB_CHIPCO_CHST_4325_RCAL_VALUE</dfn>		0x000001F0</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_RCAL_VALUE_SHIFT" data-ref="_M/SSB_CHIPCO_CHST_4325_RCAL_VALUE_SHIFT">SSB_CHIPCO_CHST_4325_RCAL_VALUE_SHIFT</dfn>	4</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_PMUTOP_2B" data-ref="_M/SSB_CHIPCO_CHST_4325_PMUTOP_2B">SSB_CHIPCO_CHST_4325_PMUTOP_2B</dfn> 		0x00000200 /* 1 for 2b, 0 for to 2a */</u></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><i class="doc">/** Macros to determine SPROM presence based on Chip-Status register. */</i></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4312_SPROM_PRESENT" data-ref="_M/SSB_CHIPCO_CHST_4312_SPROM_PRESENT">SSB_CHIPCO_CHST_4312_SPROM_PRESENT</dfn>(status) \</u></td></tr>
<tr><th id="413">413</th><td><u>	((status &amp; SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL) != \</u></td></tr>
<tr><th id="414">414</th><td><u>		SSB_CHIPCO_CHST_4325_OTP_SEL)</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4322_SPROM_PRESENT" data-ref="_M/SSB_CHIPCO_CHST_4322_SPROM_PRESENT">SSB_CHIPCO_CHST_4322_SPROM_PRESENT</dfn>(status) \</u></td></tr>
<tr><th id="416">416</th><td><u>	(status &amp; SSB_CHIPCO_CHST_4322_SPROM_EXISTS)</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CHST_4325_SPROM_PRESENT" data-ref="_M/SSB_CHIPCO_CHST_4325_SPROM_PRESENT">SSB_CHIPCO_CHST_4325_SPROM_PRESENT</dfn>(status) \</u></td></tr>
<tr><th id="418">418</th><td><u>	(((status &amp; SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL) != \</u></td></tr>
<tr><th id="419">419</th><td><u>		SSB_CHIPCO_CHST_4325_DEFCIS_SEL) &amp;&amp; \</u></td></tr>
<tr><th id="420">420</th><td><u>	 ((status &amp; SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL) != \</u></td></tr>
<tr><th id="421">421</th><td><u>		SSB_CHIPCO_CHST_4325_OTP_SEL))</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><i class="doc">/** Clockcontrol masks and values **/</i></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><i>/* SSB_CHIPCO_CLOCK_N */</i></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_N1" data-ref="_M/SSB_CHIPCO_CLK_N1">SSB_CHIPCO_CLK_N1</dfn>		0x0000003F	/* n1 control */</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_N2" data-ref="_M/SSB_CHIPCO_CLK_N2">SSB_CHIPCO_CLK_N2</dfn>		0x00003F00	/* n2 control */</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_N2_SHIFT" data-ref="_M/SSB_CHIPCO_CLK_N2_SHIFT">SSB_CHIPCO_CLK_N2_SHIFT</dfn>		8</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_PLLC" data-ref="_M/SSB_CHIPCO_CLK_PLLC">SSB_CHIPCO_CLK_PLLC</dfn>		0x000F0000	/* pll control */</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_PLLC_SHIFT" data-ref="_M/SSB_CHIPCO_CLK_PLLC_SHIFT">SSB_CHIPCO_CLK_PLLC_SHIFT</dfn>	16</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><i>/* SSB_CHIPCO_CLOCK_SB/PCI/UART */</i></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_M1" data-ref="_M/SSB_CHIPCO_CLK_M1">SSB_CHIPCO_CLK_M1</dfn>		0x0000003F	/* m1 control */</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_M2" data-ref="_M/SSB_CHIPCO_CLK_M2">SSB_CHIPCO_CLK_M2</dfn>		0x00003F00	/* m2 control */</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_M2_SHIFT" data-ref="_M/SSB_CHIPCO_CLK_M2_SHIFT">SSB_CHIPCO_CLK_M2_SHIFT</dfn>		8</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_M3" data-ref="_M/SSB_CHIPCO_CLK_M3">SSB_CHIPCO_CLK_M3</dfn>		0x003F0000	/* m3 control */</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_M3_SHIFT" data-ref="_M/SSB_CHIPCO_CLK_M3_SHIFT">SSB_CHIPCO_CLK_M3_SHIFT</dfn>		16</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_MC" data-ref="_M/SSB_CHIPCO_CLK_MC">SSB_CHIPCO_CLK_MC</dfn>		0x1F000000	/* mux control */</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_MC_SHIFT" data-ref="_M/SSB_CHIPCO_CLK_MC_SHIFT">SSB_CHIPCO_CLK_MC_SHIFT</dfn>		24</u></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><i>/* N3M Clock control magic field values */</i></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_F6_2" data-ref="_M/SSB_CHIPCO_CLK_F6_2">SSB_CHIPCO_CLK_F6_2</dfn>		0x02		/* A factor of 2 in */</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_F6_3" data-ref="_M/SSB_CHIPCO_CLK_F6_3">SSB_CHIPCO_CLK_F6_3</dfn>		0x03		/* 6-bit fields like */</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_F6_4" data-ref="_M/SSB_CHIPCO_CLK_F6_4">SSB_CHIPCO_CLK_F6_4</dfn>		0x05		/* N1, M1 or M3 */</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_F6_5" data-ref="_M/SSB_CHIPCO_CLK_F6_5">SSB_CHIPCO_CLK_F6_5</dfn>		0x09</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_F6_6" data-ref="_M/SSB_CHIPCO_CLK_F6_6">SSB_CHIPCO_CLK_F6_6</dfn>		0x11</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_F6_7" data-ref="_M/SSB_CHIPCO_CLK_F6_7">SSB_CHIPCO_CLK_F6_7</dfn>		0x21</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_F5_BIAS" data-ref="_M/SSB_CHIPCO_CLK_F5_BIAS">SSB_CHIPCO_CLK_F5_BIAS</dfn>		5		/* 5-bit fields get this added */</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_MC_BYPASS" data-ref="_M/SSB_CHIPCO_CLK_MC_BYPASS">SSB_CHIPCO_CLK_MC_BYPASS</dfn>	0x08</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_MC_M1" data-ref="_M/SSB_CHIPCO_CLK_MC_M1">SSB_CHIPCO_CLK_MC_M1</dfn>		0x04</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_MC_M1M2" data-ref="_M/SSB_CHIPCO_CLK_MC_M1M2">SSB_CHIPCO_CLK_MC_M1M2</dfn>		0x02</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_MC_M1M2M3" data-ref="_M/SSB_CHIPCO_CLK_MC_M1M2M3">SSB_CHIPCO_CLK_MC_M1M2M3</dfn>	0x01</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_MC_M1M3" data-ref="_M/SSB_CHIPCO_CLK_MC_M1M3">SSB_CHIPCO_CLK_MC_M1M3</dfn>		0x11</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i>/* Type 2 Clock control magic field values */</i></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_T2_BIAS" data-ref="_M/SSB_CHIPCO_CLK_T2_BIAS">SSB_CHIPCO_CLK_T2_BIAS</dfn>		2		/* n1, n2, m1 &amp; m3 bias */</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_T2M2_BIAS" data-ref="_M/SSB_CHIPCO_CLK_T2M2_BIAS">SSB_CHIPCO_CLK_T2M2_BIAS</dfn>	3		/* m2 bias */</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_T2MC_M1BYP" data-ref="_M/SSB_CHIPCO_CLK_T2MC_M1BYP">SSB_CHIPCO_CLK_T2MC_M1BYP</dfn>	1</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_T2MC_M2BYP" data-ref="_M/SSB_CHIPCO_CLK_T2MC_M2BYP">SSB_CHIPCO_CLK_T2MC_M2BYP</dfn>	2</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_T2MC_M3BYP" data-ref="_M/SSB_CHIPCO_CLK_T2MC_M3BYP">SSB_CHIPCO_CLK_T2MC_M3BYP</dfn>	4</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><i>/* Type 6 Clock control magic field values */</i></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_T6_MMASK" data-ref="_M/SSB_CHIPCO_CLK_T6_MMASK">SSB_CHIPCO_CLK_T6_MMASK</dfn>		1		/* bits of interest in m */</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_T6_M0" data-ref="_M/SSB_CHIPCO_CLK_T6_M0">SSB_CHIPCO_CLK_T6_M0</dfn>		120000000	/* sb clock for m = 0 */</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_T6_M1" data-ref="_M/SSB_CHIPCO_CLK_T6_M1">SSB_CHIPCO_CLK_T6_M1</dfn>		100000000	/* sb clock for m = 1 */</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_SB2MIPS_T6" data-ref="_M/SSB_CHIPCO_CLK_SB2MIPS_T6">SSB_CHIPCO_CLK_SB2MIPS_T6</dfn>(sb)	(2 * (sb))</u></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><i>/* Common clock base */</i></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_BASE1" data-ref="_M/SSB_CHIPCO_CLK_BASE1">SSB_CHIPCO_CLK_BASE1</dfn>		24000000	/* Half the clock freq */</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_CLK_BASE2" data-ref="_M/SSB_CHIPCO_CLK_BASE2">SSB_CHIPCO_CLK_BASE2</dfn>		12500000	/* Alternate crystal on some PLL's */</u></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><i>/* Clock control values for 200Mhz in 5350 */</i></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_5350_N" data-ref="_M/SSB_CHIPCO_CLK_5350_N">SSB_CHIPCO_CLK_5350_N</dfn>		0x0311</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CLK_5350_M" data-ref="_M/SSB_CHIPCO_CLK_5350_M">SSB_CHIPCO_CLK_5350_M</dfn>		0x04020009</u></td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><i class="doc">/** Bits in the config registers **/</i></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CFG_EN" data-ref="_M/SSB_CHIPCO_CFG_EN">SSB_CHIPCO_CFG_EN</dfn>		0x0001		/* Enable */</u></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CFG_EXTM" data-ref="_M/SSB_CHIPCO_CFG_EXTM">SSB_CHIPCO_CFG_EXTM</dfn>		0x000E		/* Extif Mode */</u></td></tr>
<tr><th id="486">486</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CFG_EXTM_ASYNC" data-ref="_M/SSB_CHIPCO_CFG_EXTM_ASYNC">SSB_CHIPCO_CFG_EXTM_ASYNC</dfn>	0x0002		/* Async/Parallel flash */</u></td></tr>
<tr><th id="487">487</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CFG_EXTM_SYNC" data-ref="_M/SSB_CHIPCO_CFG_EXTM_SYNC">SSB_CHIPCO_CFG_EXTM_SYNC</dfn>	0x0004		/* Synchronous */</u></td></tr>
<tr><th id="488">488</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CFG_EXTM_PCMCIA" data-ref="_M/SSB_CHIPCO_CFG_EXTM_PCMCIA">SSB_CHIPCO_CFG_EXTM_PCMCIA</dfn>	0x0008		/* PCMCIA */</u></td></tr>
<tr><th id="489">489</th><td><u>#define	 <dfn class="macro" id="_M/SSB_CHIPCO_CFG_EXTM_IDE" data-ref="_M/SSB_CHIPCO_CFG_EXTM_IDE">SSB_CHIPCO_CFG_EXTM_IDE</dfn>	0x000A		/* IDE */</u></td></tr>
<tr><th id="490">490</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CFG_DS16" data-ref="_M/SSB_CHIPCO_CFG_DS16">SSB_CHIPCO_CFG_DS16</dfn>		0x0010		/* Data size, 0=8bit, 1=16bit */</u></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CFG_CLKDIV" data-ref="_M/SSB_CHIPCO_CFG_CLKDIV">SSB_CHIPCO_CFG_CLKDIV</dfn>		0x0060		/* Sync: Clock divisor */</u></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CFG_CLKEN" data-ref="_M/SSB_CHIPCO_CFG_CLKEN">SSB_CHIPCO_CFG_CLKEN</dfn>		0x0080		/* Sync: Clock enable */</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_CFG_BSTRO" data-ref="_M/SSB_CHIPCO_CFG_BSTRO">SSB_CHIPCO_CFG_BSTRO</dfn>		0x0100		/* Sync: Size/Bytestrobe */</u></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><i class="doc">/** Flash-specific control/status values */</i></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><i>/* flashcontrol opcodes for ST flashes */</i></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_WREN" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_WREN">SSB_CHIPCO_FLASHCTL_ST_WREN</dfn>	0x0006		/* Write Enable */</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_WRDIS" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_WRDIS">SSB_CHIPCO_FLASHCTL_ST_WRDIS</dfn>	0x0004		/* Write Disable */</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_RDSR" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_RDSR">SSB_CHIPCO_FLASHCTL_ST_RDSR</dfn>	0x0105		/* Read Status Register */</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_WRSR" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_WRSR">SSB_CHIPCO_FLASHCTL_ST_WRSR</dfn>	0x0101		/* Write Status Register */</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_READ" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_READ">SSB_CHIPCO_FLASHCTL_ST_READ</dfn>	0x0303		/* Read Data Bytes */</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_PP" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_PP">SSB_CHIPCO_FLASHCTL_ST_PP</dfn>	0x0302		/* Page Program */</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_SE" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_SE">SSB_CHIPCO_FLASHCTL_ST_SE</dfn>	0x02D8		/* Sector Erase */</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_BE" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_BE">SSB_CHIPCO_FLASHCTL_ST_BE</dfn>	0x00C7		/* Bulk Erase */</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_DP" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_DP">SSB_CHIPCO_FLASHCTL_ST_DP</dfn>	0x00B9		/* Deep Power-down */</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_RES" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_RES">SSB_CHIPCO_FLASHCTL_ST_RES</dfn>	0x03AB		/* Read Electronic Signature */</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_CSA" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_CSA">SSB_CHIPCO_FLASHCTL_ST_CSA</dfn>	0x1000		/* Keep chip select asserted */</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_ST_SSE" data-ref="_M/SSB_CHIPCO_FLASHCTL_ST_SSE">SSB_CHIPCO_FLASHCTL_ST_SSE</dfn>	0x0220		/* Sub-sector Erase */</u></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><i>/* Status register bits for ST flashes */</i></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHSTA_ST_WIP" data-ref="_M/SSB_CHIPCO_FLASHSTA_ST_WIP">SSB_CHIPCO_FLASHSTA_ST_WIP</dfn>	0x01		/* Write In Progress */</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHSTA_ST_WEL" data-ref="_M/SSB_CHIPCO_FLASHSTA_ST_WEL">SSB_CHIPCO_FLASHSTA_ST_WEL</dfn>	0x02		/* Write Enable Latch */</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHSTA_ST_BP" data-ref="_M/SSB_CHIPCO_FLASHSTA_ST_BP">SSB_CHIPCO_FLASHSTA_ST_BP</dfn>	0x1C		/* Block Protect */</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHSTA_ST_BP_SHIFT" data-ref="_M/SSB_CHIPCO_FLASHSTA_ST_BP_SHIFT">SSB_CHIPCO_FLASHSTA_ST_BP_SHIFT</dfn>	2</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHSTA_ST_SRWD" data-ref="_M/SSB_CHIPCO_FLASHSTA_ST_SRWD">SSB_CHIPCO_FLASHSTA_ST_SRWD</dfn>	0x80		/* Status Register Write Disable */</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><i>/* flashcontrol opcodes for Atmel flashes */</i></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_READ" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_READ">SSB_CHIPCO_FLASHCTL_AT_READ</dfn>		0x07E8</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_PAGE_READ" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_PAGE_READ">SSB_CHIPCO_FLASHCTL_AT_PAGE_READ</dfn>	0x07D2</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_READ" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_READ">SSB_CHIPCO_FLASHCTL_AT_BUF1_READ</dfn>	/* FIXME */</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_READ" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_READ">SSB_CHIPCO_FLASHCTL_AT_BUF2_READ</dfn>	/* FIXME */</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_STATUS" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_STATUS">SSB_CHIPCO_FLASHCTL_AT_STATUS</dfn>		0x01D7</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_WRITE" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_WRITE">SSB_CHIPCO_FLASHCTL_AT_BUF1_WRITE</dfn>	0x0384</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_WRITE" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_WRITE">SSB_CHIPCO_FLASHCTL_AT_BUF2_WRITE</dfn>	0x0387</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_ERASE_PRGM" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_ERASE_PRGM">SSB_CHIPCO_FLASHCTL_AT_BUF1_ERASE_PRGM</dfn>	0x0283	/* Erase program */</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_ERASE_PRGM" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_ERASE_PRGM">SSB_CHIPCO_FLASHCTL_AT_BUF2_ERASE_PRGM</dfn>	0x0286	/* Erase program */</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_PROGRAM" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_PROGRAM">SSB_CHIPCO_FLASHCTL_AT_BUF1_PROGRAM</dfn>	0x0288</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_PROGRAM" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_PROGRAM">SSB_CHIPCO_FLASHCTL_AT_BUF2_PROGRAM</dfn>	0x0289</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_PAGE_ERASE" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_PAGE_ERASE">SSB_CHIPCO_FLASHCTL_AT_PAGE_ERASE</dfn>	0x0281</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BLOCK_ERASE" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BLOCK_ERASE">SSB_CHIPCO_FLASHCTL_AT_BLOCK_ERASE</dfn>	0x0250</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_WRER_PRGM" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_WRER_PRGM">SSB_CHIPCO_FLASHCTL_AT_BUF1_WRER_PRGM</dfn>	0x0382	/* Write erase program */</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_WRER_PRGM" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_WRER_PRGM">SSB_CHIPCO_FLASHCTL_AT_BUF2_WRER_PRGM</dfn>	0x0385	/* Write erase program */</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_LOAD" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_LOAD">SSB_CHIPCO_FLASHCTL_AT_BUF1_LOAD</dfn>	0x0253</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_LOAD" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_LOAD">SSB_CHIPCO_FLASHCTL_AT_BUF2_LOAD</dfn>	0x0255</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_COMPARE" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_COMPARE">SSB_CHIPCO_FLASHCTL_AT_BUF1_COMPARE</dfn>	0x0260</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_COMPARE" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_COMPARE">SSB_CHIPCO_FLASHCTL_AT_BUF2_COMPARE</dfn>	0x0261</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_REPROGRAM" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF1_REPROGRAM">SSB_CHIPCO_FLASHCTL_AT_BUF1_REPROGRAM</dfn>	0x0258</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_REPROGRAM" data-ref="_M/SSB_CHIPCO_FLASHCTL_AT_BUF2_REPROGRAM">SSB_CHIPCO_FLASHCTL_AT_BUF2_REPROGRAM</dfn>	0x0259</u></td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><i>/* Status register bits for Atmel flashes */</i></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHSTA_AT_READY" data-ref="_M/SSB_CHIPCO_FLASHSTA_AT_READY">SSB_CHIPCO_FLASHSTA_AT_READY</dfn>	0x80</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHSTA_AT_MISMATCH" data-ref="_M/SSB_CHIPCO_FLASHSTA_AT_MISMATCH">SSB_CHIPCO_FLASHSTA_AT_MISMATCH</dfn>	0x40</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHSTA_AT_ID" data-ref="_M/SSB_CHIPCO_FLASHSTA_AT_ID">SSB_CHIPCO_FLASHSTA_AT_ID</dfn>	0x38</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/SSB_CHIPCO_FLASHSTA_AT_ID_SHIFT" data-ref="_M/SSB_CHIPCO_FLASHSTA_AT_ID_SHIFT">SSB_CHIPCO_FLASHSTA_AT_ID_SHIFT</dfn>	3</u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><i class="doc">/** OTP **/</i></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><i>/* OTP regions */</i></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_HW_REGION" data-ref="_M/SSB_CHIPCO_OTP_HW_REGION">SSB_CHIPCO_OTP_HW_REGION</dfn>	SSB_CHIPCO_OTPS_HW_PROTECT</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_SW_REGION" data-ref="_M/SSB_CHIPCO_OTP_SW_REGION">SSB_CHIPCO_OTP_SW_REGION</dfn>	SSB_CHIPCO_OTPS_SW_PROTECT</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_CID_REGION" data-ref="_M/SSB_CHIPCO_OTP_CID_REGION">SSB_CHIPCO_OTP_CID_REGION</dfn>	SSB_CHIPCO_OTPS_CID_PROTECT</u></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><i>/* OTP regions (Byte offsets from otp size) */</i></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_SWLIM_OFF" data-ref="_M/SSB_CHIPCO_OTP_SWLIM_OFF">SSB_CHIPCO_OTP_SWLIM_OFF</dfn>	(-8)</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_CIDBASE_OFF" data-ref="_M/SSB_CHIPCO_OTP_CIDBASE_OFF">SSB_CHIPCO_OTP_CIDBASE_OFF</dfn>	0</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_CIDLIM_OFF" data-ref="_M/SSB_CHIPCO_OTP_CIDLIM_OFF">SSB_CHIPCO_OTP_CIDLIM_OFF</dfn>	8</u></td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><i>/* Predefined OTP words (Word offset from otp size) */</i></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_BOUNDARY_OFF" data-ref="_M/SSB_CHIPCO_OTP_BOUNDARY_OFF">SSB_CHIPCO_OTP_BOUNDARY_OFF</dfn>	(-4)</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_HWSIGN_OFF" data-ref="_M/SSB_CHIPCO_OTP_HWSIGN_OFF">SSB_CHIPCO_OTP_HWSIGN_OFF</dfn>	(-3)</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_SWSIGN_OFF" data-ref="_M/SSB_CHIPCO_OTP_SWSIGN_OFF">SSB_CHIPCO_OTP_SWSIGN_OFF</dfn>	(-2)</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_CIDSIGN_OFF" data-ref="_M/SSB_CHIPCO_OTP_CIDSIGN_OFF">SSB_CHIPCO_OTP_CIDSIGN_OFF</dfn>	(-1)</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_CID_OFF" data-ref="_M/SSB_CHIPCO_OTP_CID_OFF">SSB_CHIPCO_OTP_CID_OFF</dfn>		0</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_PKG_OFF" data-ref="_M/SSB_CHIPCO_OTP_PKG_OFF">SSB_CHIPCO_OTP_PKG_OFF</dfn>		1</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_FID_OFF" data-ref="_M/SSB_CHIPCO_OTP_FID_OFF">SSB_CHIPCO_OTP_FID_OFF</dfn>		2</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_RSV_OFF" data-ref="_M/SSB_CHIPCO_OTP_RSV_OFF">SSB_CHIPCO_OTP_RSV_OFF</dfn>		3</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_LIM_OFF" data-ref="_M/SSB_CHIPCO_OTP_LIM_OFF">SSB_CHIPCO_OTP_LIM_OFF</dfn>		4</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_SIGNATURE" data-ref="_M/SSB_CHIPCO_OTP_SIGNATURE">SSB_CHIPCO_OTP_SIGNATURE</dfn>	0x578A</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/SSB_CHIPCO_OTP_MAGIC" data-ref="_M/SSB_CHIPCO_OTP_MAGIC">SSB_CHIPCO_OTP_MAGIC</dfn>		0x4E56</u></td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><b>struct</b> <a class="type" href="ssb.h.html#ssb_device" title='ssb_device' data-ref="ssb_device" id="ssb_device">ssb_device</a>;</td></tr>
<tr><th id="578">578</th><td><b>struct</b> <dfn class="type" id="ssb_serial_port" title='ssb_serial_port' data-ref="ssb_serial_port">ssb_serial_port</dfn>;</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><i>/* Data for the PMU, if available.</i></td></tr>
<tr><th id="581">581</th><td><i> * Check availability with ((struct ssb_chipcommon)-&gt;capabilities &amp; SSB_CHIPCO_CAP_PMU)</i></td></tr>
<tr><th id="582">582</th><td><i> */</i></td></tr>
<tr><th id="583">583</th><td><b>struct</b> <dfn class="type def" id="ssb_chipcommon_pmu" title='ssb_chipcommon_pmu' data-ref="ssb_chipcommon_pmu">ssb_chipcommon_pmu</dfn> {</td></tr>
<tr><th id="584">584</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="ssb_chipcommon_pmu::rev" title='ssb_chipcommon_pmu::rev' data-ref="ssb_chipcommon_pmu::rev">rev</dfn>;			<i>/* PMU revision */</i></td></tr>
<tr><th id="585">585</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="ssb_chipcommon_pmu::crystalfreq" title='ssb_chipcommon_pmu::crystalfreq' data-ref="ssb_chipcommon_pmu::crystalfreq">crystalfreq</dfn>;	<i>/* The active crystal frequency (in kHz) */</i></td></tr>
<tr><th id="586">586</th><td>};</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><b>struct</b> <dfn class="type def" id="ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</dfn> {</td></tr>
<tr><th id="589">589</th><td>	<b>struct</b> <a class="type" href="ssb.h.html#ssb_device" title='ssb_device' data-ref="ssb_device">ssb_device</a> *<dfn class="decl field" id="ssb_chipcommon::dev" title='ssb_chipcommon::dev' data-ref="ssb_chipcommon::dev">dev</dfn>;</td></tr>
<tr><th id="590">590</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="ssb_chipcommon::capabilities" title='ssb_chipcommon::capabilities' data-ref="ssb_chipcommon::capabilities">capabilities</dfn>;</td></tr>
<tr><th id="591">591</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="ssb_chipcommon::status" title='ssb_chipcommon::status' data-ref="ssb_chipcommon::status">status</dfn>;</td></tr>
<tr><th id="592">592</th><td>	<i>/* Fast Powerup Delay constant */</i></td></tr>
<tr><th id="593">593</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="ssb_chipcommon::fast_pwrup_delay" title='ssb_chipcommon::fast_pwrup_delay' data-ref="ssb_chipcommon::fast_pwrup_delay">fast_pwrup_delay</dfn>;</td></tr>
<tr><th id="594">594</th><td>	<a class="typedef" href="../spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a> <dfn class="decl field" id="ssb_chipcommon::gpio_lock" title='ssb_chipcommon::gpio_lock' data-ref="ssb_chipcommon::gpio_lock">gpio_lock</dfn>;</td></tr>
<tr><th id="595">595</th><td>	<b>struct</b> <a class="type" href="#ssb_chipcommon_pmu" title='ssb_chipcommon_pmu' data-ref="ssb_chipcommon_pmu">ssb_chipcommon_pmu</a> <dfn class="decl field" id="ssb_chipcommon::pmu" title='ssb_chipcommon::pmu' data-ref="ssb_chipcommon::pmu">pmu</dfn>;</td></tr>
<tr><th id="596">596</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="ssb_chipcommon::ticks_per_ms" title='ssb_chipcommon::ticks_per_ms' data-ref="ssb_chipcommon::ticks_per_ms">ticks_per_ms</dfn>;</td></tr>
<tr><th id="597">597</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="ssb_chipcommon::max_timer_ms" title='ssb_chipcommon::max_timer_ms' data-ref="ssb_chipcommon::max_timer_ms">max_timer_ms</dfn>;</td></tr>
<tr><th id="598">598</th><td>};</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><em>static</em> <a class="macro" href="../compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl def fn" id="ssb_chipco_available" title='ssb_chipco_available' data-ref="ssb_chipco_available">ssb_chipco_available</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col7 decl" id="147cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="147cc">cc</dfn>)</td></tr>
<tr><th id="601">601</th><td>{</td></tr>
<tr><th id="602">602</th><td>	<b>return</b> (<a class="local col7 ref" href="#147cc" title='cc' data-ref="147cc">cc</a>-&gt;<a class="ref field" href="#ssb_chipcommon::dev" title='ssb_chipcommon::dev' data-ref="ssb_chipcommon::dev">dev</a> != <a class="macro" href="../stddef.h.html#8" title="((void *)0)" data-ref="_M/NULL">NULL</a>);</td></tr>
<tr><th id="603">603</th><td>}</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td><i>/* Register access */</i></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/chipco_read32" data-ref="_M/chipco_read32">chipco_read32</dfn>(cc, offset)	ssb_read32((cc)-&gt;dev, offset)</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/chipco_write32" data-ref="_M/chipco_write32">chipco_write32</dfn>(cc, offset, val)	ssb_write32((cc)-&gt;dev, offset, val)</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/chipco_mask32" data-ref="_M/chipco_mask32">chipco_mask32</dfn>(cc, offset, mask) \</u></td></tr>
<tr><th id="610">610</th><td><u>		chipco_write32(cc, offset, chipco_read32(cc, offset) &amp; (mask))</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/chipco_set32" data-ref="_M/chipco_set32">chipco_set32</dfn>(cc, offset, set) \</u></td></tr>
<tr><th id="612">612</th><td><u>		chipco_write32(cc, offset, chipco_read32(cc, offset) | (set))</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/chipco_maskset32" data-ref="_M/chipco_maskset32">chipco_maskset32</dfn>(cc, offset, mask, set) \</u></td></tr>
<tr><th id="614">614</th><td><u>		chipco_write32(cc, offset, (chipco_read32(cc, offset) &amp; (mask)) | (set))</u></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ssb_chipcommon_init" title='ssb_chipcommon_init' data-ref="ssb_chipcommon_init">ssb_chipcommon_init</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col8 decl" id="148cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="148cc">cc</dfn>);</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ssb_chipco_suspend" title='ssb_chipco_suspend' data-ref="ssb_chipco_suspend">ssb_chipco_suspend</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col9 decl" id="149cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="149cc">cc</dfn>);</td></tr>
<tr><th id="619">619</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ssb_chipco_resume" title='ssb_chipco_resume' data-ref="ssb_chipco_resume">ssb_chipco_resume</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col0 decl" id="150cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="150cc">cc</dfn>);</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ssb_chipco_get_clockcpu" title='ssb_chipco_get_clockcpu' data-ref="ssb_chipco_get_clockcpu">ssb_chipco_get_clockcpu</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col1 decl" id="151cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="151cc">cc</dfn>,</td></tr>
<tr><th id="622">622</th><td>                                    <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="local col2 decl" id="152plltype" title='plltype' data-type='u32 *' data-ref="152plltype">plltype</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="local col3 decl" id="153n" title='n' data-type='u32 *' data-ref="153n">n</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="local col4 decl" id="154m" title='m' data-type='u32 *' data-ref="154m">m</dfn>);</td></tr>
<tr><th id="623">623</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ssb_chipco_get_clockcontrol" title='ssb_chipco_get_clockcontrol' data-ref="ssb_chipco_get_clockcontrol">ssb_chipco_get_clockcontrol</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col5 decl" id="155cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="155cc">cc</dfn>,</td></tr>
<tr><th id="624">624</th><td>					<a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="local col6 decl" id="156plltype" title='plltype' data-type='u32 *' data-ref="156plltype">plltype</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="local col7 decl" id="157n" title='n' data-type='u32 *' data-ref="157n">n</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> *<dfn class="local col8 decl" id="158m" title='m' data-type='u32 *' data-ref="158m">m</dfn>);</td></tr>
<tr><th id="625">625</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ssb_chipco_timing_init" title='ssb_chipco_timing_init' data-ref="ssb_chipco_timing_init">ssb_chipco_timing_init</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col9 decl" id="159cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="159cc">cc</dfn>,</td></tr>
<tr><th id="626">626</th><td>				   <em>unsigned</em> <em>long</em> <dfn class="local col0 decl" id="160ns_per_cycle" title='ns_per_cycle' data-type='unsigned long' data-ref="160ns_per_cycle">ns_per_cycle</dfn>);</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><b>enum</b> <dfn class="type def" id="ssb_clkmode" title='ssb_clkmode' data-ref="ssb_clkmode">ssb_clkmode</dfn> {</td></tr>
<tr><th id="629">629</th><td>	<dfn class="enum" id="SSB_CLKMODE_SLOW" title='SSB_CLKMODE_SLOW' data-ref="SSB_CLKMODE_SLOW">SSB_CLKMODE_SLOW</dfn>,</td></tr>
<tr><th id="630">630</th><td>	<dfn class="enum" id="SSB_CLKMODE_FAST" title='SSB_CLKMODE_FAST' data-ref="SSB_CLKMODE_FAST">SSB_CLKMODE_FAST</dfn>,</td></tr>
<tr><th id="631">631</th><td>	<dfn class="enum" id="SSB_CLKMODE_DYNAMIC" title='SSB_CLKMODE_DYNAMIC' data-ref="SSB_CLKMODE_DYNAMIC">SSB_CLKMODE_DYNAMIC</dfn>,</td></tr>
<tr><th id="632">632</th><td>};</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ssb_chipco_set_clockmode" title='ssb_chipco_set_clockmode' data-ref="ssb_chipco_set_clockmode">ssb_chipco_set_clockmode</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col1 decl" id="161cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="161cc">cc</dfn>,</td></tr>
<tr><th id="635">635</th><td>				     <b>enum</b> <a class="type" href="#ssb_clkmode" title='ssb_clkmode' data-ref="ssb_clkmode">ssb_clkmode</a> <dfn class="local col2 decl" id="162mode" title='mode' data-type='enum ssb_clkmode' data-ref="162mode">mode</dfn>);</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><b>extern</b> <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="ssb_chipco_watchdog_timer_set" title='ssb_chipco_watchdog_timer_set' data-ref="ssb_chipco_watchdog_timer_set">ssb_chipco_watchdog_timer_set</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col3 decl" id="163cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="163cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl" id="164ticks" title='ticks' data-type='u32' data-ref="164ticks">ticks</dfn>);</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><em>void</em> <dfn class="decl fn" id="ssb_chipco_irq_mask" title='ssb_chipco_irq_mask' data-ref="ssb_chipco_irq_mask">ssb_chipco_irq_mask</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col5 decl" id="165cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="165cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl" id="166mask" title='mask' data-type='u32' data-ref="166mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl" id="167value" title='value' data-type='u32' data-ref="167value">value</dfn>);</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="ssb_chipco_irq_status" title='ssb_chipco_irq_status' data-ref="ssb_chipco_irq_status">ssb_chipco_irq_status</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col8 decl" id="168cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="168cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl" id="169mask" title='mask' data-type='u32' data-ref="169mask">mask</dfn>);</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><i>/* Chipcommon GPIO pin access. */</i></td></tr>
<tr><th id="644">644</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="ssb_chipco_gpio_in" title='ssb_chipco_gpio_in' data-ref="ssb_chipco_gpio_in">ssb_chipco_gpio_in</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col0 decl" id="170cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="170cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="171mask" title='mask' data-type='u32' data-ref="171mask">mask</dfn>);</td></tr>
<tr><th id="645">645</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="ssb_chipco_gpio_out" title='ssb_chipco_gpio_out' data-ref="ssb_chipco_gpio_out">ssb_chipco_gpio_out</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col2 decl" id="172cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="172cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl" id="173mask" title='mask' data-type='u32' data-ref="173mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl" id="174value" title='value' data-type='u32' data-ref="174value">value</dfn>);</td></tr>
<tr><th id="646">646</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="ssb_chipco_gpio_outen" title='ssb_chipco_gpio_outen' data-ref="ssb_chipco_gpio_outen">ssb_chipco_gpio_outen</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col5 decl" id="175cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="175cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl" id="176mask" title='mask' data-type='u32' data-ref="176mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col7 decl" id="177value" title='value' data-type='u32' data-ref="177value">value</dfn>);</td></tr>
<tr><th id="647">647</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="ssb_chipco_gpio_control" title='ssb_chipco_gpio_control' data-ref="ssb_chipco_gpio_control">ssb_chipco_gpio_control</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col8 decl" id="178cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="178cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl" id="179mask" title='mask' data-type='u32' data-ref="179mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl" id="180value" title='value' data-type='u32' data-ref="180value">value</dfn>);</td></tr>
<tr><th id="648">648</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="ssb_chipco_gpio_intmask" title='ssb_chipco_gpio_intmask' data-ref="ssb_chipco_gpio_intmask">ssb_chipco_gpio_intmask</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col1 decl" id="181cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="181cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl" id="182mask" title='mask' data-type='u32' data-ref="182mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col3 decl" id="183value" title='value' data-type='u32' data-ref="183value">value</dfn>);</td></tr>
<tr><th id="649">649</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="ssb_chipco_gpio_polarity" title='ssb_chipco_gpio_polarity' data-ref="ssb_chipco_gpio_polarity">ssb_chipco_gpio_polarity</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col4 decl" id="184cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="184cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col5 decl" id="185mask" title='mask' data-type='u32' data-ref="185mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl" id="186value" title='value' data-type='u32' data-ref="186value">value</dfn>);</td></tr>
<tr><th id="650">650</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="ssb_chipco_gpio_pullup" title='ssb_chipco_gpio_pullup' data-ref="ssb_chipco_gpio_pullup">ssb_chipco_gpio_pullup</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col7 decl" id="187cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="187cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col8 decl" id="188mask" title='mask' data-type='u32' data-ref="188mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col9 decl" id="189value" title='value' data-type='u32' data-ref="189value">value</dfn>);</td></tr>
<tr><th id="651">651</th><td><a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl fn" id="ssb_chipco_gpio_pulldown" title='ssb_chipco_gpio_pulldown' data-ref="ssb_chipco_gpio_pulldown">ssb_chipco_gpio_pulldown</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col0 decl" id="190cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="190cc">cc</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="191mask" title='mask' data-type='u32' data-ref="191mask">mask</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl" id="192value" title='value' data-type='u32' data-ref="192value">value</dfn>);</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><u>#<span data-ppcond="653">ifdef</span> <span class="macro" data-ref="_M/CONFIG_SSB_SERIAL">CONFIG_SSB_SERIAL</span></u></td></tr>
<tr><th id="654">654</th><td><b>extern</b> <em>int</em> ssb_chipco_serial_init(<b>struct</b> ssb_chipcommon *cc,</td></tr>
<tr><th id="655">655</th><td>				  <b>struct</b> ssb_serial_port *ports);</td></tr>
<tr><th id="656">656</th><td><u>#<span data-ppcond="653">endif</span> /* CONFIG_SSB_SERIAL */</u></td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><i>/* PMU support */</i></td></tr>
<tr><th id="659">659</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ssb_pmu_init" title='ssb_pmu_init' data-ref="ssb_pmu_init">ssb_pmu_init</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col3 decl" id="193cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="193cc">cc</dfn>);</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><b>enum</b> <dfn class="type def" id="ssb_pmu_ldo_volt_id" title='ssb_pmu_ldo_volt_id' data-ref="ssb_pmu_ldo_volt_id">ssb_pmu_ldo_volt_id</dfn> {</td></tr>
<tr><th id="662">662</th><td>	<dfn class="enum" id="LDO_PAREF" title='LDO_PAREF' data-ref="LDO_PAREF">LDO_PAREF</dfn> = <var>0</var>,</td></tr>
<tr><th id="663">663</th><td>	<dfn class="enum" id="LDO_VOLT1" title='LDO_VOLT1' data-ref="LDO_VOLT1">LDO_VOLT1</dfn>,</td></tr>
<tr><th id="664">664</th><td>	<dfn class="enum" id="LDO_VOLT2" title='LDO_VOLT2' data-ref="LDO_VOLT2">LDO_VOLT2</dfn>,</td></tr>
<tr><th id="665">665</th><td>	<dfn class="enum" id="LDO_VOLT3" title='LDO_VOLT3' data-ref="LDO_VOLT3">LDO_VOLT3</dfn>,</td></tr>
<tr><th id="666">666</th><td>};</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><em>void</em> <dfn class="decl fn" id="ssb_pmu_set_ldo_voltage" title='ssb_pmu_set_ldo_voltage' data-ref="ssb_pmu_set_ldo_voltage">ssb_pmu_set_ldo_voltage</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col4 decl" id="194cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="194cc">cc</dfn>,</td></tr>
<tr><th id="669">669</th><td>			     <b>enum</b> <a class="type" href="#ssb_pmu_ldo_volt_id" title='ssb_pmu_ldo_volt_id' data-ref="ssb_pmu_ldo_volt_id">ssb_pmu_ldo_volt_id</a> <dfn class="local col5 decl" id="195id" title='id' data-type='enum ssb_pmu_ldo_volt_id' data-ref="195id">id</dfn>, <a class="typedef" href="../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col6 decl" id="196voltage" title='voltage' data-type='u32' data-ref="196voltage">voltage</dfn>);</td></tr>
<tr><th id="670">670</th><td><em>void</em> <dfn class="decl fn" id="ssb_pmu_set_ldo_paref" title='ssb_pmu_set_ldo_paref' data-ref="ssb_pmu_set_ldo_paref">ssb_pmu_set_ldo_paref</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col7 decl" id="197cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="197cc">cc</dfn>, <a class="typedef" href="../types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col8 decl" id="198on" title='on' data-type='bool' data-ref="198on">on</dfn>);</td></tr>
<tr><th id="671">671</th><td><em>void</em> <dfn class="decl fn" id="ssb_pmu_spuravoid_pllupdate" title='ssb_pmu_spuravoid_pllupdate' data-ref="ssb_pmu_spuravoid_pllupdate">ssb_pmu_spuravoid_pllupdate</dfn>(<b>struct</b> <a class="type" href="#ssb_chipcommon" title='ssb_chipcommon' data-ref="ssb_chipcommon">ssb_chipcommon</a> *<dfn class="local col9 decl" id="199cc" title='cc' data-type='struct ssb_chipcommon *' data-ref="199cc">cc</dfn>, <em>int</em> <dfn class="local col0 decl" id="200spuravoid" title='spuravoid' data-type='int' data-ref="200spuravoid">spuravoid</dfn>);</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><u>#<span data-ppcond="1">endif</span> /* LINUX_SSB_CHIPCO_H_ */</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/early-quirks.c.html'>linux-4.14.y/arch/x86/kernel/early-quirks.c</a><br/>Generated on <em>2018-Jul-30</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
