
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004611                       # Number of seconds simulated (Second)
simTicks                                   4611064000                       # Number of ticks simulated (Tick)
finalTick                                  4611064000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     28.36                       # Real time elapsed on the host (Second)
hostTickRate                                162599086                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     682168                       # Number of bytes of host memory used (Byte)
simInsts                                      8431821                       # Number of instructions simulated (Count)
simOps                                        8812059                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   297328                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     310736                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          9222129                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         9397611                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      397                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        9211964                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3893                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               585948                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            449056                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 138                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9068536                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.015816                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.322489                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4130929     45.55%     45.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2619745     28.89%     74.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1328708     14.65%     89.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    482352      5.32%     94.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    262062      2.89%     97.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    124517      1.37%     98.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     57718      0.64%     99.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     29434      0.32%     99.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     33071      0.36%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9068536                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   19407      0.27%      0.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  72203      0.99%      1.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                 7157258     98.22%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     17      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23406      0.32%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14942      0.21%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        55087      0.60%      0.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       6771201     73.50%     74.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       693191      7.52%     81.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        684561      7.43%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            2      0.00%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            3      0.00%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            3      0.00%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            3      0.00%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc           11      0.00%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     89.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         8347      0.09%     89.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       117181      1.27%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          129      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     90.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         8378      0.09%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     90.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       649679      7.05%     97.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       224188      2.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        9211964                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.998898                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             7287248                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.791063                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 34178650                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 9673235                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8817700                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                   604955                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  310795                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          300165                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    16195774                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      248351                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           9186301                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        636434                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     25663                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               55925                       # Number of nop insts executed (Count)
system.cpu.numRefs                             859048                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1833239                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       222614                       # Number of stores executed (Count)
system.cpu.numRate                           0.996115                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1632                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          153593                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     8431821                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8812059                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.093729                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.093729                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.914303                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.914303                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   11575490                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   5499330                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                     752541                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     4087920                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4082765                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1616527                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      203                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         632881                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        230061                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9285                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13518                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1969000                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1894143                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16598                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1177633                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8058                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1174500                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997340                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17657                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 47                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6729                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1341                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5388                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          695                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          584540                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             259                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16279                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      8977923                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.987671                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.219355                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         6831019     76.09%     76.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          449905      5.01%     81.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          357832      3.99%     85.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          376975      4.20%     89.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          216856      2.42%     91.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           64965      0.72%     92.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           17290      0.19%     92.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           29896      0.33%     92.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          633185      7.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      8977923                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              8486997                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8867235                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      715976                       # Number of memory references committed (Count)
system.cpu.commit.loads                        523093                       # Number of loads committed (Count)
system.cpu.commit.amos                             98                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         106                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1782172                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           297847                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     7745036                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11066                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        54283      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      6587810     74.29%     74.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       692504      7.81%     82.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       683979      7.71%     90.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     90.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            2      0.00%     90.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            1      0.00%     90.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            1      0.00%     90.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     90.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     90.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            7      0.00%     90.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     90.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         8048      0.09%     90.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     90.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       116448      1.31%     91.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          101      0.00%     91.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     91.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         8074      0.09%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       523093      5.90%     97.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       192883      2.18%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8867235                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        633185                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         672124                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            672124                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        672124                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           672124                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        92939                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           92939                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        92939                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          92939                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4870568984                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4870568984                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4870568984                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4870568984                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       765063                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        765063                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       765063                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       765063                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.121479                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.121479                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.121479                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.121479                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 52406.083388                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 52406.083388                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 52406.083388                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 52406.083388                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        93096                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          523                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2071                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           12                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.952197                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    43.583333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3420                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3420                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        51176                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         51176                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        51176                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        51176                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        41763                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        41763                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        41763                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        41763                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1441323200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1441323200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1441323200                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1441323200                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.054588                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.054588                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.054588                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.054588                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34511.965137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34511.965137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34511.965137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34511.965137                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  40744                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       485149                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          485149                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        87115                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         87115                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4531656000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4531656000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       572264                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       572264                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.152229                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.152229                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52019.238937                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52019.238937                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47642                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47642                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        39473                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        39473                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1306739000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1306739000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.068977                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.068977                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 33104.628480                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 33104.628480                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           93                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              93                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       239500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       239500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           98                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           98                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.051020                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.051020                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        47900                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        47900                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       234500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       234500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.051020                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.051020                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        46900                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        46900                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4175908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31877.160305                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4044908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30877.160305                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       186975                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         186975                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5693                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5693                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    334737076                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    334737076                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       192668                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       192668                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.029548                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.029548                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58798.010891                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58798.010891                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3534                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3534                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2159                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2159                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130539292                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130539292                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.011206                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.011206                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60462.849467                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60462.849467                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1015.870584                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               713985                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              41768                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.094067                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1015.870584                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.992061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.992061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          723                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          211                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3102412                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3102412                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   533796                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7209940                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    526587                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                781468                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16745                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1145804                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   897                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                9596322                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3057                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1739367                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        9352650                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1969000                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1193498                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7306675                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   35230                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  684                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4126                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1688148                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5105                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9068536                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.085468                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.131208                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  6726554     74.17%     74.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   182569      2.01%     76.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   400926      4.42%     80.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   417469      4.60%     85.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   388396      4.28%     89.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   384680      4.24%     93.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   178839      1.97%     95.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    56067      0.62%     96.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   333036      3.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9068536                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.213508                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.014153                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1685238                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1685238                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1685238                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1685238                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2909                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2909                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2909                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2909                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    191480998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    191480998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    191480998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    191480998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1688147                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1688147                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1688147                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1688147                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001723                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001723                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001723                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001723                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65823.650052                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65823.650052                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65823.650052                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65823.650052                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          856                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           18                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      47.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2017                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2017                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          635                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           635                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          635                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          635                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2274                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2274                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2274                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2274                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    151319499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    151319499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    151319499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    151319499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001347                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001347                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001347                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001347                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66543.315303                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66543.315303                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66543.315303                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66543.315303                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2017                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1685238                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1685238                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2909                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2909                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    191480998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    191480998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1688147                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1688147                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001723                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001723                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65823.650052                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65823.650052                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          635                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          635                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2274                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2274                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    151319499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    151319499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001347                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001347                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66543.315303                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66543.315303                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.148325                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1687511                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2273                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             742.415750                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.148325                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.996673                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.996673                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          138                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6754861                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6754861                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16745                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     818256                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    55754                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                9453933                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2028                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   632881                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  230061                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   391                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     23570                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27074                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8807                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9981                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18788                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  9127801                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 9117865                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   4708312                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   8316963                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.988694                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.566110                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24438                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  109788                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   43                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  75                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37178                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9285                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1979                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             523093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.268516                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            55.251714                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 444233     84.92%     84.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2934      0.56%     85.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                30993      5.92%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1173      0.22%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  857      0.16%     91.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  259      0.05%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  195      0.04%     91.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  134      0.03%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  177      0.03%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  399      0.08%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                720      0.14%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1310      0.25%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2065      0.39%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4375      0.84%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              15582      2.98%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1161      0.22%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1236      0.24%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3460      0.66%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                706      0.13%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2166      0.41%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4270      0.82%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                467      0.09%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 99      0.02%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 50      0.01%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 64      0.01%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 72      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                147      0.03%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                211      0.04%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                434      0.08%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                227      0.04%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2917      0.56%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               523093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  7                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16745                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   768615                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5234824                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          35855                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    903939                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2108558                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                9535576                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1217700                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 530570                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 102919                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  35404                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            11638445                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18440035                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 11959784                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   413482                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              10970367                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   668078                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     397                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  99                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4807631                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         17791209                       # The number of ROB reads (Count)
system.cpu.rob.writes                        18995029                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  8431821                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8812059                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    56                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    494                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  28578                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     29072                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   494                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 28578                       # number of overall hits (Count)
system.l2.overallHits::total                    29072                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1780                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                13045                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   14825                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1780                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               13045                       # number of overall misses (Count)
system.l2.overallMisses::total                  14825                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       142580500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1073823500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1216404000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      142580500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1073823500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1216404000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2274                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              41623                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 43897                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2274                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             41623                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                43897                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.782762                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.313408                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.337722                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.782762                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.313408                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.337722                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80101.404494                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82316.864699                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82050.860034                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80101.404494                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82316.864699                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82050.860034                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1558                       # number of writebacks (Count)
system.l2.writebacks::total                      1558                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1780                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            13045                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               14825                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1780                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           13045                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              14825                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    124790500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    943373500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1068164000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    124790500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    943373500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1068164000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.782762                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.313408                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.337722                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.782762                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.313408                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.337722                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70107.022472                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72316.864699                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72051.534570                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70107.022472                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72316.864699                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72051.534570                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          11292                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          161                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            161                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          144                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             144                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          145                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           145                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993103                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993103                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          144                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          144                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2731500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2731500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993103                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993103                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18968.750000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18968.750000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             494                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                494                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1780                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1780                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    142580500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    142580500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2274                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2274                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.782762                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.782762                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80101.404494                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80101.404494                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1780                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1780                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    124790500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    124790500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.782762                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.782762                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70107.022472                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70107.022472                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                664                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   664                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1486                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1486                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    119817500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      119817500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2150                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2150                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.691163                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.691163                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80630.888291                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80630.888291                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1486                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1486                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    104957500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    104957500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.691163                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.691163                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70630.888291                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70630.888291                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          27914                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             27914                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        11559                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           11559                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    954006000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    954006000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        39473                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         39473                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.292833                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.292833                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82533.610174                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82533.610174                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        11559                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        11559                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    838416000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    838416000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.292833                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.292833                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72533.610174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72533.610174                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2014                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2014                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2014                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2014                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         3420                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             3420                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         3420                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         3420                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4008.637498                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        86494                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      15389                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       5.620508                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     121.006301                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       523.016475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3364.614722                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.029543                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.127690                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.821439                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.978671                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  155                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  486                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   17                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3438                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     709789                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    709789                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1558.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1779.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     13018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.006926938500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           91                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           91                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               31671                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1448                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       14824                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1558                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     14824                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1558                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.06                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 14824                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1558                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   10509                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    2884                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1007                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     368                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           91                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     162.186813                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    108.668647                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    383.362199                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            59     64.84%     64.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           26     28.57%     93.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            3      3.30%     96.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      1.10%     97.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            1      1.10%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      1.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            91                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           91                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.890110                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.859051                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.037631                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               51     56.04%     56.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      2.20%     58.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               35     38.46%     96.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      3.30%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            91                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  948736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                99712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              205752078.04532751                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              21624510.09138021                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4610980000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     281466.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       113856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       833152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        98368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 24691914.924624774605                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 180685412.303971499205                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 21333037.233922582120                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1779                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        13045                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1558                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     51563000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    406570000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 119116337500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28984.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31166.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  76454645.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       113856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       834880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         948736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       113856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       113856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        99712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        99712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1779                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        13045                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           14824                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1558                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1558                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       24691915                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      181060163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         205752078                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     24691915                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      24691915                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     21624510                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         21624510                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     21624510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      24691915                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     181060163                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        227376588                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                14797                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1537                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1013                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          890                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               180689250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              73985000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          458133000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12211.21                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30961.21                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               10527                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1168                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.14                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           75.99                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4635                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   225.222006                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   138.735850                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   270.754871                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2096     45.22%     45.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1366     29.47%     74.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          361      7.79%     82.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          178      3.84%     86.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          135      2.91%     89.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           80      1.73%     90.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           76      1.64%     92.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      0.67%     93.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          312      6.73%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4635                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                947008                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              98368                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              205.377327                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               21.333037                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.77                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.60                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               71.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        17378760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         9229440                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       52436160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4671900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 363866880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    616647090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1251367200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2315597430                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   502.182887                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3247313500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    153920000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1209830500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        15743700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         8360385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       53214420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       3351240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 363866880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    568746570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1291704480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2304987675                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   499.881952                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3352665250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    153920000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1104478750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13338                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1558                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9285                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1486                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1486                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13338                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            144                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        40635                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   40635                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1048448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1048448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              14968                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    14968    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                14968                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            35761000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           79100500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          25811                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        10843                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              41746                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         4978                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2017                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            47058                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2150                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2150                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2274                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         39473                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           145                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          145                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6564                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       124280                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 130844                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       274560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2882752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3157312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           11292                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     99712                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             55334                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.011114                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.104838                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   54719     98.89%     98.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     615      1.11%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               55334                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4611064000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           48838500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3411496                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          62507000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         86803                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        42763                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             610                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          610                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
