Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 08 Nov 2018 10:29:35 -0000
Received: from icoremail.net (unknown [209.85.210.176])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH37rCeRbcSRfAQ--.28829S3;
	Thu, 08 Nov 2018 18:03:24 +0800 (CST)
Received: from mail-pf1-f176.google.com (unknown [209.85.210.176])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwDnz0vqCeRbiykcAA--.2966S3;
	Thu, 08 Nov 2018 18:03:22 +0800 (CST)
Received: by mail-pf1-f176.google.com with SMTP id e22-v6so9086504pfn.8
        for <xuliker@zju.edu.cn>; Thu, 08 Nov 2018 02:03:22 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:mime-version:sender:precedence
         :list-id;
        bh=hVHd4HY1c6suqw6Tchx9VvlQCLo8O5JqtAQtRdB9Yf0=;
        b=S1MSAwWbyLjrSfgAqEKXY3CsRXVPvYrlcIBrcKlHPsDAxFLTQnnAuvTA6ZbJMLIg5p
         Q92BrhWFywZ3dcDAjYu4TjRyq9A1o7GJIEG+KZi5s9+89UfWhOOteTlYi79lnoo2yEat
         QDdiqlMfuFjgxa+ASlkqMwlsv0T4mu73IFgwcyEA/nrnQ1DInFTHzzpYsv6zmROlmzhJ
         VG66rmoAXS4Bbxwtfr3zPOSyhHra94iAg9riVCVtbvcYMX3AokWlZbw3vyLIDvR9j2rv
         OwJZ0sk1ga9XCHTUgHW4tPgocV6XejDcmCQV10df4muu9lK17wkXv8Imyy8F7964ByPd
         1dYQ==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gIUXIYFSsyP7hmpOqomT9lipjaS2mypSlDNkMUaS5Q6AezMrE9h
	57rHHad65Eh7i2lX9fswdFbhxRl5kVhEqfaFGaliV3P8u3PxYKGCeA==
X-Received: by 2002:a62:5e83:: with SMTP id s125-v6mr3871581pfb.232.1541671401975;
        Thu, 08 Nov 2018 02:03:21 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp314735pjt;
        Thu, 8 Nov 2018 02:03:21 -0800 (PST)
X-Google-Smtp-Source: AJdET5eUly6LxjfiJCN0DG7HrhnPMNivL1ZhT/ZLSblZXDjC4yMvre3ICDZ79jmBAaTveZ74Wh/2
X-Received: by 2002:a63:f141:: with SMTP id o1mr3303387pgk.134.1541671401069;
        Thu, 08 Nov 2018 02:03:21 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541671401; cv=none;
        d=google.com; s=arc-20160816;
        b=Y07ahysaAQ3GawZiaL83w8NJ04l4IiLOzWQdq6fSKsEaTaPExcXEt9tL+/7Mlf9kpT
         8cMtl8jad8ftTCe6GIYUVD/T4OhkBvmGNwyT+UqwIbeZ1Ya6FnxS4gwS2dYq44NxB4c1
         MatWP3QG/OmpDHeN7TiVhvhb91wmkV6NROJg7EDjA1Gk+ADWAPS14W2GmbgNWMPKVaf2
         3hG1+Ep4eM+6gW/7OL0uZ3e9GNhaOSnJtZEWplRU5v+MqgZwdbNJ6HmCwT2rfGv1hm+J
         dTR+Qpawj9/hVUZJAQeYCXCtRmx5xXT85DF0GVrkxNEpAnwmT5BFegjn4NernR0XJXib
         KK2Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:message-id:date:subject:cc
         :to:from;
        bh=hVHd4HY1c6suqw6Tchx9VvlQCLo8O5JqtAQtRdB9Yf0=;
        b=KkLaikk39MCWWT2Y6WB+Ra6jIZfmFj/IfdNrx9KVKGQcIGF7moKkaRbsU5GtkEdwtA
         NYgRUtRl/ruM9mW/ZwmnuBjWa5qq+TLw4Gu6vgF6BaC0Mq7TkQiRYguF7zIJE9bortIp
         NxzSC8UiRbsza0I2qIAWuJsrUYYJz/6iylUmTQCJa598ugDU09VR0K0A0LZ2np+FHOeN
         0zVhEQiRlaKgkN6t6/pSu5Ii+5Lg81Tc9AEHkw1w1PF6WzfkzJsex/6TWnNQCNbf89AZ
         xD41n+vOjQfCGx+xvP+/B1g8mInfY/NUqBQcSsvvQhwXex2AzE46fzmrQVcYj0Tt5YYn
         lmog==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 31-v6si3647568pli.416.2018.11.08.02.03.05;
        Thu, 08 Nov 2018 02:03:21 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726765AbeKHThA (ORCPT <rfc822;lumpython@gmail.com> + 99 others);
        Thu, 8 Nov 2018 14:37:00 -0500
Received: from 59-120-53-16.HINET-IP.hinet.net ([59.120.53.16]:22681 "EHLO
        ATCSQR.andestech.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org
        with ESMTP id S1726283AbeKHThA (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 8 Nov 2018 14:37:00 -0500
Received: from mail.andestech.com (atcpcs16.andestech.com [10.0.1.222])
        by ATCSQR.andestech.com with ESMTP id wA8A2PS2059702;
        Thu, 8 Nov 2018 18:02:25 +0800 (GMT-8)
        (envelope-from nylon7@andestech.com)
Received: from app09.andestech.com (10.0.15.117) by ATCPCS16.andestech.com
 (10.0.1.222) with Microsoft SMTP Server id 14.3.123.3; Thu, 8 Nov 2018
 18:02:09 +0800
From: Nylon Chen <nylon7@andestech.com>
To: <green.hu@gmail.com>, <deanbo422@gmail.com>,
        <linux-kernel@vger.kernel.org>
CC: <nylon7717@gmail.com>, Nylon Chen <nylon7@andestech.com>
Subject: [PATCH v2 2/2] nds32: support hardware prefetcher
Date: Thu, 8 Nov 2018 18:00:12 +0800
Message-ID: <20181108100012.2519-1-nylon7@andestech.com>
X-Mailer: git-send-email 2.18.0
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.0.15.117]
X-DNSRBL: 
X-MAIL: ATCSQR.andestech.com wA8A2PS2059702
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwDnz0vqCeRbiykcAA--.2966S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxJF47Xw4UuF47AF4UGry5XFb_yoW5Kry3pr
	s8Ca4vyFyjgF98K34ayr4kurW5Xw4kCF4jgr1kZ3yDAF1jq3WDJrykJ3W7ZF10vF4I9ryF
	q3WIqa1YvrykAwUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwI
	xGrwCjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xS
	Y4AK6IIF6r4DMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVW8JVW5JwCYIx
	AIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E87Iv67AKxVWxJr0_GcWlcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_Cr1j6rxdMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4
	vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_
	Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUAVWUtwCIc40Y0x
	0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Gr0_ZrUvcSsGvfC2KfnxnUUI43ZEXa7IU5aQ
	6JUUUUU==

We add a config for user to enable or disable this feature.
It can be used to control the hardware prefetch function.

Signed-off-by: Nylon Chen <nylon7@andestech.com>
---
 arch/nds32/Kconfig.cpu            | 7 +++++++
 arch/nds32/include/asm/bitfield.h | 6 ++++++
 arch/nds32/kernel/head.S          | 2 +-
 arch/nds32/kernel/setup.c         | 7 +++++++
 4 files changed, 21 insertions(+), 1 deletion(-)

diff --git a/arch/nds32/Kconfig.cpu b/arch/nds32/Kconfig.cpu
index b8c8984d1456..8fd1236db3fa 100644
--- a/arch/nds32/Kconfig.cpu
+++ b/arch/nds32/Kconfig.cpu
@@ -143,6 +143,13 @@ config CACHE_L2
 	  Say Y here to enable L2 cache if your SoC are integrated with L2CC.
 	  If unsure, say N.
 
+config HW_PRE
+	bool "Enable hardware prefetcher"
+        default y
+	help
+	  Say Y here to enable hardware prefetcher feature.
+	  Only when CPU_VER.REV >= 0x09 can support.
+
 menu "Memory configuration"
 
 choice
diff --git a/arch/nds32/include/asm/bitfield.h b/arch/nds32/include/asm/bitfield.h
index 8e84fc385b94..2a33700e7ffa 100644
--- a/arch/nds32/include/asm/bitfield.h
+++ b/arch/nds32/include/asm/bitfield.h
@@ -735,14 +735,20 @@
 #define N13MISC_CTL_offRTP	1	/* Disable Return Target Predictor */
 #define N13MISC_CTL_offPTEPF	2	/* Disable HPTWK L2 PTE pefetch */
 #define N13MISC_CTL_offSP_SHADOW_EN	4	/* Enable shadow stack pointers */
+#define MISC_CTL_offHWPRE      11      /* Enable HardWare PREFETCH */
 /* bit 6, 9:31 reserved */
 
 #define N13MISC_CTL_makBTB	( 0x1  << N13MISC_CTL_offBTB )
 #define N13MISC_CTL_makRTP	( 0x1  << N13MISC_CTL_offRTP )
 #define N13MISC_CTL_makPTEPF	( 0x1  << N13MISC_CTL_offPTEPF )
 #define N13MISC_CTL_makSP_SHADOW_EN	( 0x1  << N13MISC_CTL_offSP_SHADOW_EN )
+#define MISC_CTL_makHWPRE_EN     ( 0x1  << MISC_CTL_offHWPRE )
 
+#ifdef CONFIG_HW_PRE
+#define MISC_init	(N13MISC_CTL_makBTB|N13MISC_CTL_makRTP|N13MISC_CTL_makSP_SHADOW_EN|MISC_CTL_makHWPRE_EN)
+#else
 #define MISC_init	(N13MISC_CTL_makBTB|N13MISC_CTL_makRTP|N13MISC_CTL_makSP_SHADOW_EN)
+#endif
 
 /******************************************************************************
  * PRUSR_ACC_CTL (Privileged Resource User Access Control Registers)
diff --git a/arch/nds32/kernel/head.S b/arch/nds32/kernel/head.S
index c5fdae174ced..029e27fb0d71 100644
--- a/arch/nds32/kernel/head.S
+++ b/arch/nds32/kernel/head.S
@@ -160,7 +160,7 @@ _tlb:
 #endif
 	mtsr    $r3, $TLB_MISC
 
-	mfsr    $r0, $MISC_CTL      ! Enable BTB and RTP and shadow sp
+	mfsr    $r0, $MISC_CTL      ! Enable BTB, RTP, shadow sp and HW_PRE
 	ori     $r0, $r0, #MISC_init
 	mtsr    $r0, $MISC_CTL
 
diff --git a/arch/nds32/kernel/setup.c b/arch/nds32/kernel/setup.c
index 87683583f206..637f4e2f6577 100644
--- a/arch/nds32/kernel/setup.c
+++ b/arch/nds32/kernel/setup.c
@@ -39,6 +39,7 @@
 #define HWCAP_FPU_DP		0x040000
 #define HWCAP_V2		0x080000
 #define HWCAP_DX_REGS		0x100000
+#define HWCAP_HWPRE		0x200000
 
 unsigned long cpu_id, cpu_rev, cpu_cfgid;
 char cpu_series;
@@ -74,6 +75,7 @@ static const char *hwcap_str[] = {
 	"fpu_dp",
 	"v2",
 	"dx_regs",
+	"hw_pre",
 	NULL,
 };
 
@@ -214,6 +216,11 @@ static void __init setup_cpuinfo(void)
 	if (__nds32__mfsr(NDS32_SR_MSC_CFG) & MSC_CFG_mskL2C)
 		elf_hwcap |= HWCAP_L2C;
 
+#ifdef CONFIG_HW_PRE
+	if (__nds32__mfsr(NDS32_SR_MISC_CTL) & MISC_CTL_makHWPRE_EN)
+		elf_hwcap |= HWCAP_HWPRE;
+#endif
+
 	tmp = __nds32__mfsr(NDS32_SR_CACHE_CTL);
 	if (!IS_ENABLED(CONFIG_CPU_DCACHE_DISABLE))
 		tmp |= CACHE_CTL_mskDC_EN;
-- 
2.18.0
