
D:\TIS\Polytech-TIS - ECG\Debug\Polytech-TIS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000560  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000724  0800072c  0001072c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000724  08000724  00010724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000728  08000728  00010728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  0001072c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  20000000  0800072c  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000020  0800072c  00020020  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0001072c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00001659  00000000  00000000  0001075c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000847  00000000  00000000  00011db5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000260  00000000  00000000  00012600  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c8  00000000  00000000  00012860  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001154  00000000  00000000  00012a28  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000841  00000000  00000000  00013b7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000143bd  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000068c  00000000  00000000  0001443c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00014ac8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800070c 	.word	0x0800070c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	0800070c 	.word	0x0800070c

08000204 <InitAdc>:
//	Description   : This function configure ADC1 and ADC2 registers
// Parameters	 : None
// Retval        : None
/********************************************************************************/
void InitAdc(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	ADC->CCR = 0x00030000;		/*OK: ADCCLK / 8 (prescaler) - ADC1 & 2 are independant*/
 8000208:	4b03      	ldr	r3, [pc, #12]	; (8000218 <InitAdc+0x14>)
 800020a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800020e:	605a      	str	r2, [r3, #4]

	Adc_1_Init();
 8000210:	f000 f804 	bl	800021c <Adc_1_Init>
}
 8000214:	bf00      	nop
 8000216:	bd80      	pop	{r7, pc}
 8000218:	40012300 	.word	0x40012300

0800021c <Adc_1_Init>:
//	Description   : This function configure the channel 0 of ADC1 to get the pressure
// Parameters	  : None
// Retval         : None
/********************************************************************************/
static void Adc_1_Init(void)
{
 800021c:	b480      	push	{r7}
 800021e:	af00      	add	r7, sp, #0
	ADC1->SQR3 = 0x00000000;	/* 1 conversion of channel 0*/
 8000220:	4b08      	ldr	r3, [pc, #32]	; (8000244 <Adc_1_Init+0x28>)
 8000222:	2200      	movs	r2, #0
 8000224:	635a      	str	r2, [r3, #52]	; 0x34

	ADC1->SMPR2 = 0x00000003;	/*56 clock cycles sampling of channel 0*/
 8000226:	4b07      	ldr	r3, [pc, #28]	; (8000244 <Adc_1_Init+0x28>)
 8000228:	2203      	movs	r2, #3
 800022a:	611a      	str	r2, [r3, #16]

	ADC1->CR1 = 0x00000000;		/*resolution = 12 bits + pas d'interruptions*/
 800022c:	4b05      	ldr	r3, [pc, #20]	; (8000244 <Adc_1_Init+0x28>)
 800022e:	2200      	movs	r2, #0
 8000230:	605a      	str	r2, [r3, #4]

	ADC1->CR2 = 0x00000001;		/*enable ADC + pas de trigger + single conversion*/
 8000232:	4b04      	ldr	r3, [pc, #16]	; (8000244 <Adc_1_Init+0x28>)
 8000234:	2201      	movs	r2, #1
 8000236:	609a      	str	r2, [r3, #8]
}
 8000238:	bf00      	nop
 800023a:	46bd      	mov	sp, r7
 800023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000240:	4770      	bx	lr
 8000242:	bf00      	nop
 8000244:	40012000 	.word	0x40012000

08000248 <ADC_1_StartConversion>:
//	Description   : This function generates a start of conversion in manual mode
// Parameters	  : None
// Retval         : None
/********************************************************************************/
void ADC_1_StartConversion(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
	ADC1->CR2 |= 0x40000000;		/*bit 30: start conversion*/
 800024c:	4a05      	ldr	r2, [pc, #20]	; (8000264 <ADC_1_StartConversion+0x1c>)
 800024e:	4b05      	ldr	r3, [pc, #20]	; (8000264 <ADC_1_StartConversion+0x1c>)
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000256:	6093      	str	r3, [r2, #8]
}
 8000258:	bf00      	nop
 800025a:	46bd      	mov	sp, r7
 800025c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop
 8000264:	40012000 	.word	0x40012000

08000268 <ADC_1_CheckEndOfConversion>:
//	Description   : This function checks if end of conversion flag is ON
// Parameters	  : None
// Retval         : 1 if end of conversion flag is ON, otherwise 0
/********************************************************************************/
uint8_t ADC_1_CheckEndOfConversion(void)
{
 8000268:	b480      	push	{r7}
 800026a:	b083      	sub	sp, #12
 800026c:	af00      	add	r7, sp, #0
	uint8_t ret;

	ret = ADC1->SR & ADC_EOC;
 800026e:	4b06      	ldr	r3, [pc, #24]	; (8000288 <ADC_1_CheckEndOfConversion+0x20>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	b2db      	uxtb	r3, r3
 8000274:	f003 0302 	and.w	r3, r3, #2
 8000278:	71fb      	strb	r3, [r7, #7]

	return ret;
 800027a:	79fb      	ldrb	r3, [r7, #7]
}
 800027c:	4618      	mov	r0, r3
 800027e:	370c      	adds	r7, #12
 8000280:	46bd      	mov	sp, r7
 8000282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000286:	4770      	bx	lr
 8000288:	40012000 	.word	0x40012000

0800028c <ADC_1_ClearEndOfConversion>:
//	Description   : This function checks if end of conversion flag is ON
// Parameters	  : None
// Retval         : 1 if end of conversion flag is ON, otherwise 0
/********************************************************************************/
void ADC_1_ClearEndOfConversion(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
	ADC1->SR &= ~ADC_EOC;
 8000290:	4a05      	ldr	r2, [pc, #20]	; (80002a8 <ADC_1_ClearEndOfConversion+0x1c>)
 8000292:	4b05      	ldr	r3, [pc, #20]	; (80002a8 <ADC_1_ClearEndOfConversion+0x1c>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	f023 0302 	bic.w	r3, r3, #2
 800029a:	6013      	str	r3, [r2, #0]
}
 800029c:	bf00      	nop
 800029e:	46bd      	mov	sp, r7
 80002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	40012000 	.word	0x40012000

080002ac <ADC_1_GetResult>:
//	Description   : This function checks if end of conversion flag is ON
// Parameters	  : None
// Retval         : 1 if end of conversion flag is ON, otherwise 0
/********************************************************************************/
uint16_t ADC_1_GetResult(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
	uint16_t result;

	result = ADC1->DR;
 80002b2:	4b05      	ldr	r3, [pc, #20]	; (80002c8 <ADC_1_GetResult+0x1c>)
 80002b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002b6:	80fb      	strh	r3, [r7, #6]

	return result;
 80002b8:	88fb      	ldrh	r3, [r7, #6]
}
 80002ba:	4618      	mov	r0, r3
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	40012000 	.word	0x40012000

080002cc <ClockConfiguration>:
//					 PCLK2: Set at its maximum value : 50MHz (= SYSCLK / PRESCALER)
// Parameters      : None
// Retval          : None
// ***********************************************************************************************************************//
void ClockConfiguration(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
	uint32_t temp;

	//Set Flash latency (wait states) according to CPU frequency HCLK
	FLASH->ACR |= 0x00000003;		//set to 3 wait states 90MHz < HCLK < 120MHz
 80002d2:	4a13      	ldr	r2, [pc, #76]	; (8000320 <ClockConfiguration+0x54>)
 80002d4:	4b12      	ldr	r3, [pc, #72]	; (8000320 <ClockConfiguration+0x54>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f043 0303 	orr.w	r3, r3, #3
 80002dc:	6013      	str	r3, [r2, #0]

	temp = (FLASH->ACR & 0x0000000F);	//check latency
 80002de:	4b10      	ldr	r3, [pc, #64]	; (8000320 <ClockConfiguration+0x54>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	f003 030f 	and.w	r3, r3, #15
 80002e6:	607b      	str	r3, [r7, #4]
	{
		//OK
	}

	//set PLL configuration
	RCC->PLLCFGR = 0x22001908;
 80002e8:	4b0e      	ldr	r3, [pc, #56]	; (8000324 <ClockConfiguration+0x58>)
 80002ea:	4a0f      	ldr	r2, [pc, #60]	; (8000328 <ClockConfiguration+0x5c>)
 80002ec:	605a      	str	r2, [r3, #4]

	//set peripheral clocks prescaler
	RCC->CFGR = (RCC_CFGR_SWS_PLL | RCC_CFGR_SW_PLL); 	//0x0000000A;
 80002ee:	4b0d      	ldr	r3, [pc, #52]	; (8000324 <ClockConfiguration+0x58>)
 80002f0:	220a      	movs	r2, #10
 80002f2:	609a      	str	r2, [r3, #8]

	//enable PLL clock and HSI
	RCC->CR |= (RCC_CR_PLLON | RCC_CR_HSION);			//0x01000001;
 80002f4:	4a0b      	ldr	r2, [pc, #44]	; (8000324 <ClockConfiguration+0x58>)
 80002f6:	4b0b      	ldr	r3, [pc, #44]	; (8000324 <ClockConfiguration+0x58>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002fe:	f043 0301 	orr.w	r3, r3, #1
 8000302:	6013      	str	r3, [r2, #0]

	//wait for PLL clock ready
	while(!(RCC->CR & RCC_CR_PLLRDY)){;}
 8000304:	bf00      	nop
 8000306:	4b07      	ldr	r3, [pc, #28]	; (8000324 <ClockConfiguration+0x58>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800030e:	2b00      	cmp	r3, #0
 8000310:	d0f9      	beq.n	8000306 <ClockConfiguration+0x3a>
}
 8000312:	bf00      	nop
 8000314:	370c      	adds	r7, #12
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40023c00 	.word	0x40023c00
 8000324:	40023800 	.word	0x40023800
 8000328:	22001908 	.word	0x22001908

0800032c <SetClocks>:
// Description     : Activation of each peripheral's clock used
// Parameters      : None
// Retval          : None
// ***********************************************************************************************************************//
void SetClocks(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
	EnablePeripheralClocks();
 8000330:	f000 f802 	bl	8000338 <EnablePeripheralClocks>
}
 8000334:	bf00      	nop
 8000336:	bd80      	pop	{r7, pc}

08000338 <EnablePeripheralClocks>:
// Description     : enable peripheral clocks used within application
// Parameters      : None
// Retval          : None
// ***********************************************************************************************************************//
static void EnablePeripheralClocks(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
	//AHB1 clock
	RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN
 800033c:	4a09      	ldr	r2, [pc, #36]	; (8000364 <EnablePeripheralClocks+0x2c>)
 800033e:	4b09      	ldr	r3, [pc, #36]	; (8000364 <EnablePeripheralClocks+0x2c>)
 8000340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000342:	f043 0303 	orr.w	r3, r3, #3
 8000346:	6313      	str	r3, [r2, #48]	; 0x30
					| RCC_AHB1ENR_GPIOBEN);		//enable GPIOA, B

	//APB2 clock
	RCC->APB2ENR |= (RCC_APB2ENR_ADC1EN
 8000348:	4a06      	ldr	r2, [pc, #24]	; (8000364 <EnablePeripheralClocks+0x2c>)
 800034a:	4b06      	ldr	r3, [pc, #24]	; (8000364 <EnablePeripheralClocks+0x2c>)
 800034c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800034e:	f443 43a2 	orr.w	r3, r3, #20736	; 0x5100
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6453      	str	r3, [r2, #68]	; 0x44
					| RCC_APB2ENR_SPI1EN
					| RCC_APB2ENR_TIM1EN
					| RCC_APB2ENR_SYSCFGEN);	//enable ADC1, TIM1, SYSCFG
}
 8000358:	bf00      	nop
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	40023800 	.word	0x40023800

08000368 <InitPeripheral>:
// Description     : Configures I/O port of the microcontroller
// Parameters      : N/A
// Return          : N/A
// ***********************************************************************************************************************//
void InitPeripheral(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
	GPIOA->MODER |= 0x0000A803;
 800036c:	4a1f      	ldr	r2, [pc, #124]	; (80003ec <InitPeripheral+0x84>)
 800036e:	4b1f      	ldr	r3, [pc, #124]	; (80003ec <InitPeripheral+0x84>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	f443 4328 	orr.w	r3, r3, #43008	; 0xa800
 8000376:	f043 0303 	orr.w	r3, r3, #3
 800037a:	6013      	str	r3, [r2, #0]
	//GPIOA->MODER |= 0x00155500;
	/*
		PA15 | 	PA14 | 	PA13 | 	PA12 | 	PA11 | 	PA10 | 	PA9 | 	PA8 | 	PA7 | 	PA6 | 	PA5 |	PA4 | 	PA3 | 	PA2 | 	PA1 | 	PA0
		00		00		00		00		00		00		00		00		10		10		10		00		00		00		00		11
	*/
	GPIOA->AFR[0] |= 0x55500000;
 800037c:	4a1b      	ldr	r2, [pc, #108]	; (80003ec <InitPeripheral+0x84>)
 800037e:	4b1b      	ldr	r3, [pc, #108]	; (80003ec <InitPeripheral+0x84>)
 8000380:	6a1b      	ldr	r3, [r3, #32]
 8000382:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000386:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 800038a:	6213      	str	r3, [r2, #32]
	//GPIOA->AFR[0] |= 0x00000000;
	GPIOA->AFR[1] |= 0x00000000;
 800038c:	4a17      	ldr	r2, [pc, #92]	; (80003ec <InitPeripheral+0x84>)
 800038e:	4b17      	ldr	r3, [pc, #92]	; (80003ec <InitPeripheral+0x84>)
 8000390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000392:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->OTYPER |= 0x00000000;
 8000394:	4a15      	ldr	r2, [pc, #84]	; (80003ec <InitPeripheral+0x84>)
 8000396:	4b15      	ldr	r3, [pc, #84]	; (80003ec <InitPeripheral+0x84>)
 8000398:	685b      	ldr	r3, [r3, #4]
 800039a:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR |= 0x00000000;		
 800039c:	4a13      	ldr	r2, [pc, #76]	; (80003ec <InitPeripheral+0x84>)
 800039e:	4b13      	ldr	r3, [pc, #76]	; (80003ec <InitPeripheral+0x84>)
 80003a0:	689b      	ldr	r3, [r3, #8]
 80003a2:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR |= 0x00000000;
 80003a4:	4a11      	ldr	r2, [pc, #68]	; (80003ec <InitPeripheral+0x84>)
 80003a6:	4b11      	ldr	r3, [pc, #68]	; (80003ec <InitPeripheral+0x84>)
 80003a8:	68db      	ldr	r3, [r3, #12]
 80003aa:	60d3      	str	r3, [r2, #12]
	
	GPIOB->MODER |= 0x00001000;
 80003ac:	4a10      	ldr	r2, [pc, #64]	; (80003f0 <InitPeripheral+0x88>)
 80003ae:	4b10      	ldr	r3, [pc, #64]	; (80003f0 <InitPeripheral+0x88>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80003b6:	6013      	str	r3, [r2, #0]
	/* 
		PB15 | 	PB14 | 	PB13 | 	PB12 | 	PB11 | 	PB10 | 	PB9 | 	PB8 | 	PB7 | 	PB6 | 	PB5 |	PB4 | 	PB3 | 	PB2 | 	PB1 | 	PB0
		00		00		00		00		00		00		00		00		00		01		00		00		00		00		00		00
	*/
	GPIOB->AFR[0] |= 0x00000000;
 80003b8:	4a0d      	ldr	r2, [pc, #52]	; (80003f0 <InitPeripheral+0x88>)
 80003ba:	4b0d      	ldr	r3, [pc, #52]	; (80003f0 <InitPeripheral+0x88>)
 80003bc:	6a1b      	ldr	r3, [r3, #32]
 80003be:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[1] |= 0x00000000;
 80003c0:	4a0b      	ldr	r2, [pc, #44]	; (80003f0 <InitPeripheral+0x88>)
 80003c2:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <InitPeripheral+0x88>)
 80003c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003c6:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->OTYPER |= 0x00000000;
 80003c8:	4a09      	ldr	r2, [pc, #36]	; (80003f0 <InitPeripheral+0x88>)
 80003ca:	4b09      	ldr	r3, [pc, #36]	; (80003f0 <InitPeripheral+0x88>)
 80003cc:	685b      	ldr	r3, [r3, #4]
 80003ce:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |= 0x00000000;
 80003d0:	4a07      	ldr	r2, [pc, #28]	; (80003f0 <InitPeripheral+0x88>)
 80003d2:	4b07      	ldr	r3, [pc, #28]	; (80003f0 <InitPeripheral+0x88>)
 80003d4:	689b      	ldr	r3, [r3, #8]
 80003d6:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR |= 0x00000000;
 80003d8:	4a05      	ldr	r2, [pc, #20]	; (80003f0 <InitPeripheral+0x88>)
 80003da:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <InitPeripheral+0x88>)
 80003dc:	68db      	ldr	r3, [r3, #12]
 80003de:	60d3      	str	r3, [r2, #12]
	*/
//	GPIOE->AFR[0] |= 0x00000000;
//	GPIOE->AFR[1] |= 0x00000000;
//	GPIOE->OTYPER |= 0x00000000;
//	GPIOE->PUPDR |= 0x00000000;
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	40020000 	.word	0x40020000
 80003f0:	40020400 	.word	0x40020400

080003f4 <Spi1_Init>:
// Description     : init spi ports
// Parameters      : N/A
// Return          : N/A
// ***********************************************************************************************************************//
void Spi1_Init(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
	SPI1->CR1 = 0x0B24;
 80003f8:	4b08      	ldr	r3, [pc, #32]	; (800041c <Spi1_Init+0x28>)
 80003fa:	f640 3224 	movw	r2, #2852	; 0xb24
 80003fe:	601a      	str	r2, [r3, #0]
	SPI1->CR2 = 0x0000;
 8000400:	4b06      	ldr	r3, [pc, #24]	; (800041c <Spi1_Init+0x28>)
 8000402:	2200      	movs	r2, #0
 8000404:	605a      	str	r2, [r3, #4]
	SPI1->CR1 |= 0x0040;		//enable SPI1
 8000406:	4a05      	ldr	r2, [pc, #20]	; (800041c <Spi1_Init+0x28>)
 8000408:	4b04      	ldr	r3, [pc, #16]	; (800041c <Spi1_Init+0x28>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000410:	6013      	str	r3, [r2, #0]
}
 8000412:	bf00      	nop
 8000414:	46bd      	mov	sp, r7
 8000416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041a:	4770      	bx	lr
 800041c:	40013000 	.word	0x40013000

08000420 <Spi1Write>:
// Description     : Write 1 byte on SPI 1 port
// Parameters      : data to be written
// Return          : N/A
// ***********************************************************************************************************************//
void Spi1Write(unsigned int data)
{
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
	SPI1->DR = data;				//send data
 8000428:	4a07      	ldr	r2, [pc, #28]	; (8000448 <Spi1Write+0x28>)
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	60d3      	str	r3, [r2, #12]
	while(!(SPI1->SR & 0x0002));	//wait until Tx buffer is empty
 800042e:	bf00      	nop
 8000430:	4b05      	ldr	r3, [pc, #20]	; (8000448 <Spi1Write+0x28>)
 8000432:	689b      	ldr	r3, [r3, #8]
 8000434:	f003 0302 	and.w	r3, r3, #2
 8000438:	2b00      	cmp	r3, #0
 800043a:	d0f9      	beq.n	8000430 <Spi1Write+0x10>
}
 800043c:	bf00      	nop
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000446:	4770      	bx	lr
 8000448:	40013000 	.word	0x40013000

0800044c <InitTimer_1>:
//	Description   : This function configures Timer 1 registers
// Parameters	 : None
// Retval        : None
/********************************************************************************/
void InitTimer_1(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
	TIM1->CR1 &= ~0x0001;	/*disable Timer 1*/
 8000450:	4a0c      	ldr	r2, [pc, #48]	; (8000484 <InitTimer_1+0x38>)
 8000452:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <InitTimer_1+0x38>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	f023 0301 	bic.w	r3, r3, #1
 800045a:	6013      	str	r3, [r2, #0]

	TIM1->PSC = 9999;	//0xC350;		/*2 KHz*/
 800045c:	4b09      	ldr	r3, [pc, #36]	; (8000484 <InitTimer_1+0x38>)
 800045e:	f242 720f 	movw	r2, #9999	; 0x270f
 8000462:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->ARR = 1000;	//0x2710;
 8000464:	4b07      	ldr	r3, [pc, #28]	; (8000484 <InitTimer_1+0x38>)
 8000466:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800046a:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM1->CR1 = 0x0000;		/*set CR1*/
 800046c:	4b05      	ldr	r3, [pc, #20]	; (8000484 <InitTimer_1+0x38>)
 800046e:	2200      	movs	r2, #0
 8000470:	601a      	str	r2, [r3, #0]
	TIM1->CR2 = 0x0000;		/*trigger output*/
 8000472:	4b04      	ldr	r3, [pc, #16]	; (8000484 <InitTimer_1+0x38>)
 8000474:	2200      	movs	r2, #0
 8000476:	605a      	str	r2, [r3, #4]
}
 8000478:	bf00      	nop
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	40010000 	.word	0x40010000

08000488 <Timer_t100ms>:



/*Question 3a: boucle pour timer*/
void Timer_t100ms(unsigned int period)
{
 8000488:	b480      	push	{r7}
 800048a:	b087      	sub	sp, #28
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
	unsigned int i, j, k;

	for(i = 0; i < period; i++)
 8000490:	2300      	movs	r3, #0
 8000492:	617b      	str	r3, [r7, #20]
 8000494:	e010      	b.n	80004b8 <Timer_t100ms+0x30>
	{
		for(j = 0; j < 100; j++)
 8000496:	2300      	movs	r3, #0
 8000498:	613b      	str	r3, [r7, #16]
 800049a:	e007      	b.n	80004ac <Timer_t100ms+0x24>
		{
			k = j * k;
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	693a      	ldr	r2, [r7, #16]
 80004a0:	fb02 f303 	mul.w	r3, r2, r3
 80004a4:	60fb      	str	r3, [r7, #12]
		for(j = 0; j < 100; j++)
 80004a6:	693b      	ldr	r3, [r7, #16]
 80004a8:	3301      	adds	r3, #1
 80004aa:	613b      	str	r3, [r7, #16]
 80004ac:	693b      	ldr	r3, [r7, #16]
 80004ae:	2b63      	cmp	r3, #99	; 0x63
 80004b0:	d9f4      	bls.n	800049c <Timer_t100ms+0x14>
	for(i = 0; i < period; i++)
 80004b2:	697b      	ldr	r3, [r7, #20]
 80004b4:	3301      	adds	r3, #1
 80004b6:	617b      	str	r3, [r7, #20]
 80004b8:	697a      	ldr	r2, [r7, #20]
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	429a      	cmp	r2, r3
 80004be:	d3ea      	bcc.n	8000496 <Timer_t100ms+0xe>
		}
	}
}
 80004c0:	bf00      	nop
 80004c2:	371c      	adds	r7, #28
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr

080004cc <ReadPotar>:
/*Question 3b: timer du micro-contrôleur*/


/*Question 4: lecture analogique*/
unsigned int ReadPotar(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
	unsigned int value;

	ADC_1_StartConversion();					//démarre une converion manuellement
 80004d2:	f7ff feb9 	bl	8000248 <ADC_1_StartConversion>

	while(!ADC_1_CheckEndOfConversion()){;}		//attend la fin de la conversion
 80004d6:	bf00      	nop
 80004d8:	f7ff fec6 	bl	8000268 <ADC_1_CheckEndOfConversion>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d0fa      	beq.n	80004d8 <ReadPotar+0xc>

	ADC_1_ClearEndOfConversion();				//clear le bit de fin de conversion
 80004e2:	f7ff fed3 	bl	800028c <ADC_1_ClearEndOfConversion>

	value = ADC_1_GetResult();
 80004e6:	f7ff fee1 	bl	80002ac <ADC_1_GetResult>
 80004ea:	4603      	mov	r3, r0
 80004ec:	607b      	str	r3, [r7, #4]

	return value;
 80004ee:	687b      	ldr	r3, [r7, #4]
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	3708      	adds	r7, #8
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <Drive_CS_pin>:

//---------------------------------------------------------------------------------------
void Drive_CS_pin(char value)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b083      	sub	sp, #12
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	4603      	mov	r3, r0
 8000500:	71fb      	strb	r3, [r7, #7]
	if(value == LOW)
 8000502:	79fb      	ldrb	r3, [r7, #7]
 8000504:	2b00      	cmp	r3, #0
 8000506:	d106      	bne.n	8000516 <Drive_CS_pin+0x1e>
	{
		GPIOB->ODR &= ~BIT6_MASK;
 8000508:	4a09      	ldr	r2, [pc, #36]	; (8000530 <Drive_CS_pin+0x38>)
 800050a:	4b09      	ldr	r3, [pc, #36]	; (8000530 <Drive_CS_pin+0x38>)
 800050c:	695b      	ldr	r3, [r3, #20]
 800050e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000512:	6153      	str	r3, [r2, #20]
	}
	else
	{
		GPIOB->ODR |= BIT6_MASK;
	}
}
 8000514:	e005      	b.n	8000522 <Drive_CS_pin+0x2a>
		GPIOB->ODR |= BIT6_MASK;
 8000516:	4a06      	ldr	r2, [pc, #24]	; (8000530 <Drive_CS_pin+0x38>)
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <Drive_CS_pin+0x38>)
 800051a:	695b      	ldr	r3, [r3, #20]
 800051c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000520:	6153      	str	r3, [r2, #20]
}
 8000522:	bf00      	nop
 8000524:	370c      	adds	r7, #12
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	40020400 	.word	0x40020400

08000534 <WriteToDAC>:

//----------------------------------------------------------------------------------------
void WriteToDAC(unsigned int value)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
	//drive CS/ low
	Drive_CS_pin(LOW);
 800053c:	2000      	movs	r0, #0
 800053e:	f7ff ffdb 	bl	80004f8 <Drive_CS_pin>

	Timer_t100ms(1);
 8000542:	2001      	movs	r0, #1
 8000544:	f7ff ffa0 	bl	8000488 <Timer_t100ms>

	value |= CONFIG_BITS_PORTA;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800054e:	607b      	str	r3, [r7, #4]

	//write to SPI MOSI
	Spi1Write(value);
 8000550:	6878      	ldr	r0, [r7, #4]
 8000552:	f7ff ff65 	bl	8000420 <Spi1Write>

	Timer_t100ms(1);
 8000556:	2001      	movs	r0, #1
 8000558:	f7ff ff96 	bl	8000488 <Timer_t100ms>

	//drive CS/ high
	Drive_CS_pin(HIGH);
 800055c:	2001      	movs	r0, #1
 800055e:	f7ff ffcb 	bl	80004f8 <Drive_CS_pin>

	Timer_t100ms(5);
 8000562:	2005      	movs	r0, #5
 8000564:	f7ff ff90 	bl	8000488 <Timer_t100ms>
}
 8000568:	bf00      	nop
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}

08000570 <main>:
/********************** VARIABLES *********************************************************************/
unsigned int count;

/*************************** CODE **********************************************************************/
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	//Init clock and flash
	SystemInit();
 8000574:	f000 f870 	bl	8000658 <SystemInit>

	// Setting the clock's source and setting the prescaler of HCLK, PCLK1 & PCLK2
	ClockConfiguration();
 8000578:	f7ff fea8 	bl	80002cc <ClockConfiguration>

	SetClocks(); 			// set peripherals clocks
 800057c:	f7ff fed6 	bl	800032c <SetClocks>

	InitPeripheral();			// Init peripheral I/O's
 8000580:	f7ff fef2 	bl	8000368 <InitPeripheral>

	InitAdc();				//init ADC configuration
 8000584:	f7ff fe3e 	bl	8000204 <InitAdc>

	Spi1_Init();
 8000588:	f7ff ff34 	bl	80003f4 <Spi1_Init>

	InitTimer_1();
 800058c:	f7ff ff5e 	bl	800044c <InitTimer_1>

//	StartTimer_1();

	count = 0;
 8000590:	4b04      	ldr	r3, [pc, #16]	; (80005a4 <main+0x34>)
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]

//		FonctionsLogiques();

//		Additionneur();

		WriteToDAC(ReadPotar());
 8000596:	f7ff ff99 	bl	80004cc <ReadPotar>
 800059a:	4603      	mov	r3, r0
 800059c:	4618      	mov	r0, r3
 800059e:	f7ff ffc9 	bl	8000534 <WriteToDAC>
 80005a2:	e7f8      	b.n	8000596 <main+0x26>
 80005a4:	2000001c 	.word	0x2000001c

080005a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80005a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005e0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80005ac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80005ae:	e003      	b.n	80005b8 <LoopCopyDataInit>

080005b0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80005b0:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80005b2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80005b4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80005b6:	3104      	adds	r1, #4

080005b8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80005b8:	480b      	ldr	r0, [pc, #44]	; (80005e8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80005ba:	4b0c      	ldr	r3, [pc, #48]	; (80005ec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80005bc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80005be:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80005c0:	d3f6      	bcc.n	80005b0 <CopyDataInit>
  ldr  r2, =_sbss
 80005c2:	4a0b      	ldr	r2, [pc, #44]	; (80005f0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80005c4:	e002      	b.n	80005cc <LoopFillZerobss>

080005c6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80005c6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80005c8:	f842 3b04 	str.w	r3, [r2], #4

080005cc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80005cc:	4b09      	ldr	r3, [pc, #36]	; (80005f4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80005ce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80005d0:	d3f9      	bcc.n	80005c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80005d2:	f000 f841 	bl	8000658 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005d6:	f000 f875 	bl	80006c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80005da:	f7ff ffc9 	bl	8000570 <main>
  bx  lr    
 80005de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80005e0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80005e4:	0800072c 	.word	0x0800072c
  ldr  r0, =_sdata
 80005e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80005ec:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80005f0:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80005f4:	20000020 	.word	0x20000020

080005f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80005f8:	e7fe      	b.n	80005f8 <ADC_IRQHandler>

080005fa <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80005fa:	b480      	push	{r7}
 80005fc:	af00      	add	r7, sp, #0
}
 80005fe:	bf00      	nop
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr

08000608 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800060c:	e7fe      	b.n	800060c <HardFault_Handler+0x4>

0800060e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800060e:	b480      	push	{r7}
 8000610:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000612:	e7fe      	b.n	8000612 <MemManage_Handler+0x4>

08000614 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000618:	e7fe      	b.n	8000618 <BusFault_Handler+0x4>

0800061a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800061a:	b480      	push	{r7}
 800061c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800061e:	e7fe      	b.n	800061e <UsageFault_Handler+0x4>

08000620 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr

0800062e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800062e:	b480      	push	{r7}
 8000630:	af00      	add	r7, sp, #0
}
 8000632:	bf00      	nop
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr

0800063c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
}
 8000640:	bf00      	nop
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr

0800064a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800064a:	b480      	push	{r7}
 800064c:	af00      	add	r7, sp, #0
	//HAL_IncTick();

}
 800064e:	bf00      	nop
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr

08000658 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800065c:	4a16      	ldr	r2, [pc, #88]	; (80006b8 <SystemInit+0x60>)
 800065e:	4b16      	ldr	r3, [pc, #88]	; (80006b8 <SystemInit+0x60>)
 8000660:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000664:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000668:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800066c:	4a13      	ldr	r2, [pc, #76]	; (80006bc <SystemInit+0x64>)
 800066e:	4b13      	ldr	r3, [pc, #76]	; (80006bc <SystemInit+0x64>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f043 0301 	orr.w	r3, r3, #1
 8000676:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000678:	4b10      	ldr	r3, [pc, #64]	; (80006bc <SystemInit+0x64>)
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800067e:	4a0f      	ldr	r2, [pc, #60]	; (80006bc <SystemInit+0x64>)
 8000680:	4b0e      	ldr	r3, [pc, #56]	; (80006bc <SystemInit+0x64>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000688:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800068c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800068e:	4b0b      	ldr	r3, [pc, #44]	; (80006bc <SystemInit+0x64>)
 8000690:	4a0b      	ldr	r2, [pc, #44]	; (80006c0 <SystemInit+0x68>)
 8000692:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000694:	4a09      	ldr	r2, [pc, #36]	; (80006bc <SystemInit+0x64>)
 8000696:	4b09      	ldr	r3, [pc, #36]	; (80006bc <SystemInit+0x64>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800069e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <SystemInit+0x64>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80006a6:	4b04      	ldr	r3, [pc, #16]	; (80006b8 <SystemInit+0x60>)
 80006a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006ac:	609a      	str	r2, [r3, #8]
#endif
}
 80006ae:	bf00      	nop
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr
 80006b8:	e000ed00 	.word	0xe000ed00
 80006bc:	40023800 	.word	0x40023800
 80006c0:	24003010 	.word	0x24003010

080006c4 <__libc_init_array>:
 80006c4:	b570      	push	{r4, r5, r6, lr}
 80006c6:	4e0d      	ldr	r6, [pc, #52]	; (80006fc <__libc_init_array+0x38>)
 80006c8:	4c0d      	ldr	r4, [pc, #52]	; (8000700 <__libc_init_array+0x3c>)
 80006ca:	1ba4      	subs	r4, r4, r6
 80006cc:	10a4      	asrs	r4, r4, #2
 80006ce:	2500      	movs	r5, #0
 80006d0:	42a5      	cmp	r5, r4
 80006d2:	d109      	bne.n	80006e8 <__libc_init_array+0x24>
 80006d4:	4e0b      	ldr	r6, [pc, #44]	; (8000704 <__libc_init_array+0x40>)
 80006d6:	4c0c      	ldr	r4, [pc, #48]	; (8000708 <__libc_init_array+0x44>)
 80006d8:	f000 f818 	bl	800070c <_init>
 80006dc:	1ba4      	subs	r4, r4, r6
 80006de:	10a4      	asrs	r4, r4, #2
 80006e0:	2500      	movs	r5, #0
 80006e2:	42a5      	cmp	r5, r4
 80006e4:	d105      	bne.n	80006f2 <__libc_init_array+0x2e>
 80006e6:	bd70      	pop	{r4, r5, r6, pc}
 80006e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80006ec:	4798      	blx	r3
 80006ee:	3501      	adds	r5, #1
 80006f0:	e7ee      	b.n	80006d0 <__libc_init_array+0xc>
 80006f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80006f6:	4798      	blx	r3
 80006f8:	3501      	adds	r5, #1
 80006fa:	e7f2      	b.n	80006e2 <__libc_init_array+0x1e>
 80006fc:	08000724 	.word	0x08000724
 8000700:	08000724 	.word	0x08000724
 8000704:	08000724 	.word	0x08000724
 8000708:	08000728 	.word	0x08000728

0800070c <_init>:
 800070c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800070e:	bf00      	nop
 8000710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000712:	bc08      	pop	{r3}
 8000714:	469e      	mov	lr, r3
 8000716:	4770      	bx	lr

08000718 <_fini>:
 8000718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800071a:	bf00      	nop
 800071c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800071e:	bc08      	pop	{r3}
 8000720:	469e      	mov	lr, r3
 8000722:	4770      	bx	lr
