
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /data/tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'htsoi' on host 'uwlogin.cern.ch' (Linux_x86_64 version 3.10.0-1160.36.2.el7.x86_64) on Sun Feb 26 15:38:36 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Creating and opening project '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2577-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37920 ; free virtual = 84099
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37920 ; free virtual = 84100
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::sincos_lut<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'nnet::cos_lut<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:195).
INFO: [XFORM 203-603] Inlining function 'nnet::sincos_lut<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'nnet::sin_lut<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:187).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37690 ; free virtual = 83908
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_math.h:151: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37604 ; free virtual = 83819
INFO: [XFORM 203-102] Partitioning array 'sincos1' in dimension 2 automatically.
INFO: [XFORM 203-131] Reshaping array 'x.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_math.h:186:22) to (firmware/nnet_utils/nnet_math.h:155:43) in function 'nnet::sin_lut<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 52 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_math.h:194:22) to (firmware/nnet_utils/nnet_math.h:196:5) in function 'nnet::cos_lut<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 52 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::cos_lut<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:93:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'myproject' (firmware/myproject.cpp:25)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37437 ; free virtual = 83687
WARNING: [XFORM 203-631] Renaming function 'nnet::sin_lut<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'sin_lut<ap_fixed<12, 6, 5, 3, 0> >' (firmware/nnet_utils/nnet_math.h:93:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::cos_lut<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'cos_lut<ap_fixed<12, 6, 5, 3, 0> >' (firmware/nnet_utils/nnet_math.h:93:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37357 ; free virtual = 83618
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'sin_lut<ap_fixed<12, 6, 5, 3, 0> >' to 'sin_lut_ap_fixed_12_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cos_lut<ap_fixed<12, 6, 5, 3, 0> >' to 'cos_lut_ap_fixed_12_6_5_3_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_lut_ap_fixed_12_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin_lut<ap_fixed<12, 6, 5, 3, 0> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 87.96 seconds; current allocated memory: 551.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 552.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cos_lut_ap_fixed_12_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cos_lut<ap_fixed<12, 6, 5, 3, 0> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 552.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 552.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 553.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 555.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_lut_ap_fixed_12_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_dcmp_64ns_64ns_1_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_12s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_lut_ap_fixed_12_6_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 2.32 seconds; current allocated memory: 557.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cos_lut_ap_fixed_12_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_dcmp_64ns_64ns_1_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_12s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cos_lut_ap_fixed_12_6_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 560.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mul_sub_8s_13s_14s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_12s_10ns_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_12s_20s_24ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_12s_7s_18s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_12s_8s_18s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_12s_9ns_11ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_12s_9ns_13ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_12s_9ns_16ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_18s_7s_24s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mulsub_14s_14s_18ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_12s_24_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_7ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_7s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_14s_14s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_18s_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_25s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_17s_20s_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 565.113 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 230.47 MHz
INFO: [RTMG 210-279] Implementing memory 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:02:04 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37350 ; free virtual = 83604
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h2m1s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu9p-flga2577-2-e"
## variable clock_period
## set clock_period 5
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu9p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2021.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1833358
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.422 ; gain = 0.000 ; free physical = 36707 ; free virtual = 82961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233' of component 'cos_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1107]
INFO: [Synth 8-638] synthesizing module 'cos_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:26]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1.vhd:70' bound to instance 'sincos1_1_U' of component 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:279]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1.vhd:83]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1.vhd:9' bound to instance 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U' of component 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1.vhd:24]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom' (1#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1' (2#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1.vhd:83]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0.vhd:65' bound to instance 'sincos1_0_U' of component 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:291]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0.vhd:78]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0.vhd:9' bound to instance 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U' of component 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0.vhd:24]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom' (3#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0' (4#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U11' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:303]
INFO: [Synth 8-638] synthesizing module 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'myproject_ap_dcmp_0_no_dsp_64_u' of component 'myproject_ap_dcmp_0_no_dsp_64' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'myproject_dcmp_64ns_64ns_1_2_1' (5#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U12' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:319]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U13' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:335]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U14' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:351]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15ns_12s_27_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_12s_27_1_1.vhd:31' bound to instance 'myproject_mul_mul_15ns_12s_27_1_1_U15' of component 'myproject_mul_mul_15ns_12s_27_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:367]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_15ns_12s_27_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_12s_27_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15ns_12s_27_1_1_DSP48_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_12s_27_1_1.vhd:6' bound to instance 'myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U' of component 'myproject_mul_mul_15ns_12s_27_1_1_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_12s_27_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_15ns_12s_27_1_1_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_12s_27_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_15ns_12s_27_1_1_DSP48_0' (6#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_12s_27_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_15ns_12s_27_1_1' (7#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_12s_27_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'cos_lut_ap_fixed_12_6_5_3_0_s' (8#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:26]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242' of component 'cos_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1119]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251' of component 'cos_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1131]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260' of component 'cos_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1143]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269' of component 'cos_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1155]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278' of component 'cos_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1167]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287' of component 'cos_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1179]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296' of component 'cos_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1191]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305' of component 'cos_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1203]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314' of component 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1215]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:26]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1.vhd:70' bound to instance 'sincos1_1_U' of component 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:273]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0.vhd:65' bound to instance 'sincos1_0_U' of component 'sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:285]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U1' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:297]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U2' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:313]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U3' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:329]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U4' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:345]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15ns_12s_27_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_12s_27_1_1.vhd:31' bound to instance 'myproject_mul_mul_15ns_12s_27_1_1_U5' of component 'myproject_mul_mul_15ns_12s_27_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_12_6_5_3_0_s' (9#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:26]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323' of component 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1227]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332' of component 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1239]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341' of component 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1251]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350' of component 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1263]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359' of component 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1275]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368' of component 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1287]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377' of component 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1299]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386' of component 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1311]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_12_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_12_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395' of component 'sin_lut_ap_fixed_12_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1323]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_7ns_18_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7ns_18_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_7ns_18_1_1_U17' of component 'myproject_mul_mul_12s_7ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1335]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_7ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7ns_18_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_7ns_18_1_1_DSP48_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7ns_18_1_1.vhd:6' bound to instance 'myproject_mul_mul_12s_7ns_18_1_1_DSP48_1_U' of component 'myproject_mul_mul_12s_7ns_18_1_1_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7ns_18_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_7ns_18_1_1_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7ns_18_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_7ns_18_1_1_DSP48_1' (10#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7ns_18_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_7ns_18_1_1' (11#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7ns_18_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_9ns_13ns_18_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_13ns_18_1_1.vhd:38' bound to instance 'myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18' of component 'myproject_mac_muladd_12s_9ns_13ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1347]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_9ns_13ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_13ns_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_13ns_18_1_1.vhd:9' bound to instance 'myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2_U' of component 'myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_13ns_18_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_13ns_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2' (12#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_13ns_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_9ns_13ns_18_1_1' (13#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_13ns_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_9ns_16ns_20_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_16ns_20_1_1.vhd:38' bound to instance 'myproject_mac_muladd_12s_9ns_16ns_20_1_1_U19' of component 'myproject_mac_muladd_12s_9ns_16ns_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1361]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_9ns_16ns_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_16ns_20_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_9ns_16ns_20_1_1_DSP48_3' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_16ns_20_1_1.vhd:9' bound to instance 'myproject_mac_muladd_12s_9ns_16ns_20_1_1_DSP48_3_U' of component 'myproject_mac_muladd_12s_9ns_16ns_20_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_16ns_20_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_9ns_16ns_20_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_16ns_20_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_9ns_16ns_20_1_1_DSP48_3' (14#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_16ns_20_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_9ns_16ns_20_1_1' (15#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_16ns_20_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_10ns_18ns_18_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_10ns_18ns_18_1_1.vhd:38' bound to instance 'myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20' of component 'myproject_mac_muladd_12s_10ns_18ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1375]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_10ns_18ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_10ns_18ns_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_10ns_18ns_18_1_1.vhd:9' bound to instance 'myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4_U' of component 'myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_10ns_18ns_18_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_10ns_18ns_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4' (16#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_10ns_18ns_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_10ns_18ns_18_1_1' (17#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_10ns_18ns_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_9ns_11ns_18_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_11ns_18_1_1.vhd:38' bound to instance 'myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21' of component 'myproject_mac_muladd_12s_9ns_11ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1389]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_9ns_11ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_11ns_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_11ns_18_1_1.vhd:9' bound to instance 'myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5_U' of component 'myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_11ns_18_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_11ns_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5' (18#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_11ns_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_9ns_11ns_18_1_1' (19#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_9ns_11ns_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_7s_18s_18_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_7s_18s_18_1_1.vhd:38' bound to instance 'myproject_mac_muladd_12s_7s_18s_18_1_1_U22' of component 'myproject_mac_muladd_12s_7s_18s_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1403]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_7s_18s_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_7s_18s_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_7s_18s_18_1_1.vhd:9' bound to instance 'myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6_U' of component 'myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_7s_18s_18_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_7s_18s_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6' (20#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_7s_18s_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_7s_18s_18_1_1' (21#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_7s_18s_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_20s_24ns_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_20s_24ns_24_1_1.vhd:38' bound to instance 'myproject_mac_muladd_12s_20s_24ns_24_1_1_U23' of component 'myproject_mac_muladd_12s_20s_24ns_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1417]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_20s_24ns_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_20s_24ns_24_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_20s_24ns_24_1_1.vhd:9' bound to instance 'myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7_U' of component 'myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_20s_24ns_24_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_20s_24ns_24_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7' (22#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_20s_24ns_24_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_20s_24ns_24_1_1' (23#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_20s_24ns_24_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_14s_14s_18ns_18_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14s_14s_18ns_18_1_1.vhd:38' bound to instance 'myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24' of component 'myproject_mac_mulsub_14s_14s_18ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1431]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_14s_14s_18ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14s_14s_18ns_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14s_14s_18ns_18_1_1.vhd:9' bound to instance 'myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U' of component 'myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14s_14s_18ns_18_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14s_14s_18ns_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8' (24#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14s_14s_18ns_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_14s_14s_18ns_18_1_1' (25#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14s_14s_18ns_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U25' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1445]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1_DSP48_9' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:6' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U' of component 'myproject_mul_mul_12s_12s_24_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_12s_24_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_12s_24_1_1_DSP48_9' (26#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_12s_24_1_1' (27#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_14s_28_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:31' bound to instance 'myproject_mul_mul_14s_14s_28_1_1_U26' of component 'myproject_mul_mul_14s_14s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1457]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_14s_14s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_14s_14s_28_1_1_DSP48_10' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:6' bound to instance 'myproject_mul_mul_14s_14s_28_1_1_DSP48_10_U' of component 'myproject_mul_mul_14s_14s_28_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_14s_14s_28_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_14s_14s_28_1_1_DSP48_10' (28#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_14s_14s_28_1_1' (29#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_14s_14s_28_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_7s_18_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7s_18_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_7s_18_1_1_U27' of component 'myproject_mul_mul_12s_7s_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1469]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_7s_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7s_18_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_7s_18_1_1_DSP48_11' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7s_18_1_1.vhd:6' bound to instance 'myproject_mul_mul_12s_7s_18_1_1_DSP48_11_U' of component 'myproject_mul_mul_12s_7s_18_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7s_18_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_7s_18_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7s_18_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_7s_18_1_1_DSP48_11' (30#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7s_18_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_7s_18_1_1' (31#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_7s_18_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_8s_13s_14s_20_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_8s_13s_14s_20_1_1.vhd:38' bound to instance 'myproject_mac_mul_sub_8s_13s_14s_20_1_1_U28' of component 'myproject_mac_mul_sub_8s_13s_14s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_8s_13s_14s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_8s_13s_14s_20_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_8s_13s_14s_20_1_1_DSP48_12' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_8s_13s_14s_20_1_1.vhd:9' bound to instance 'myproject_mac_mul_sub_8s_13s_14s_20_1_1_DSP48_12_U' of component 'myproject_mac_mul_sub_8s_13s_14s_20_1_1_DSP48_12' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_8s_13s_14s_20_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_8s_13s_14s_20_1_1_DSP48_12' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_8s_13s_14s_20_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_8s_13s_14s_20_1_1_DSP48_12' (32#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_8s_13s_14s_20_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_8s_13s_14s_20_1_1' (33#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_8s_13s_14s_20_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U29' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1495]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U30' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1507]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_8s_18s_20_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_8s_18s_20_1_1.vhd:38' bound to instance 'myproject_mac_muladd_12s_8s_18s_20_1_1_U31' of component 'myproject_mac_muladd_12s_8s_18s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1519]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_8s_18s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_8s_18s_20_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_8s_18s_20_1_1.vhd:9' bound to instance 'myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U' of component 'myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_8s_18s_20_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_8s_18s_20_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13' (34#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_8s_18s_20_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_12s_8s_18s_20_1_1' (35#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_12s_8s_18s_20_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_18s_7s_24s_25_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_7s_24s_25_1_1.vhd:38' bound to instance 'myproject_mac_muladd_18s_7s_24s_25_1_1_U32' of component 'myproject_mac_muladd_18s_7s_24s_25_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1533]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_18s_7s_24s_25_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_7s_24s_25_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_18s_7s_24s_25_1_1_DSP48_14' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_7s_24s_25_1_1.vhd:9' bound to instance 'myproject_mac_muladd_18s_7s_24s_25_1_1_DSP48_14_U' of component 'myproject_mac_muladd_18s_7s_24s_25_1_1_DSP48_14' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_7s_24s_25_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_18s_7s_24s_25_1_1_DSP48_14' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_7s_24s_25_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_18s_7s_24s_25_1_1_DSP48_14' (36#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_7s_24s_25_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_18s_7s_24s_25_1_1' (37#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_7s_24s_25_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_17s_20s_40_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17s_20s_40_1_1.vhd:31' bound to instance 'myproject_mul_mul_17s_20s_40_1_1_U33' of component 'myproject_mul_mul_17s_20s_40_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1547]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_17s_20s_40_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17s_20s_40_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_17s_20s_40_1_1_DSP48_15' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17s_20s_40_1_1.vhd:6' bound to instance 'myproject_mul_mul_17s_20s_40_1_1_DSP48_15_U' of component 'myproject_mul_mul_17s_20s_40_1_1_DSP48_15' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17s_20s_40_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_17s_20s_40_1_1_DSP48_15' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17s_20s_40_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_17s_20s_40_1_1_DSP48_15' (38#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17s_20s_40_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_17s_20s_40_1_1' (39#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_17s_20s_40_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 43 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_25s_43_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_25s_43_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_25s_43_1_1_U34' of component 'myproject_mul_mul_16s_25s_43_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1559]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_25s_43_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_25s_43_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 43 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_25s_43_1_1_DSP48_16' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_25s_43_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_25s_43_1_1_DSP48_16_U' of component 'myproject_mul_mul_16s_25s_43_1_1_DSP48_16' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_25s_43_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_25s_43_1_1_DSP48_16' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_25s_43_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_25s_43_1_1_DSP48_16' (40#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_25s_43_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_25s_43_1_1' (41#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_25s_43_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_18s_34_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_18s_34_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_18s_34_1_1_U35' of component 'myproject_mul_mul_16s_18s_34_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_18s_34_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_18s_34_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_18s_34_1_1_DSP48_17' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_18s_34_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_18s_34_1_1_DSP48_17_U' of component 'myproject_mul_mul_16s_18s_34_1_1_DSP48_17' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_18s_34_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_18s_34_1_1_DSP48_17' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_18s_34_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_18s_34_1_1_DSP48_17' (42#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_18s_34_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_18s_34_1_1' (43#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_18s_34_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1.vhd:43' bound to instance 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36' of component 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1583]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1.vhd:9' bound to instance 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U' of component 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18' (44#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1' (45#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'myproject' (46#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.422 ; gain = 0.000 ; free physical = 36727 ; free virtual = 82983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2145.422 ; gain = 0.000 ; free physical = 36725 ; free virtual = 82981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu9p-flga2577-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.383 ; gain = 7.961 ; free physical = 36725 ; free virtual = 82981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2153.387 ; gain = 7.965 ; free physical = 36673 ; free virtual = 82930
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 19    
	   2 Input   60 Bit       Adders := 1     
	   2 Input   54 Bit       Adders := 1     
	   2 Input   48 Bit       Adders := 1     
	   4 Input   48 Bit       Adders := 1     
	   3 Input   36 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 19    
	   2 Input   31 Bit       Adders := 76    
	   3 Input   26 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   4 Input   24 Bit       Adders := 1     
	   5 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   5 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 20    
	   2 Input    9 Bit       Adders := 19    
	   2 Input    7 Bit       Adders := 9     
	   2 Input    6 Bit       Adders := 19    
	   2 Input    3 Bit       Adders := 38    
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	              192 Bit    Registers := 1     
	               64 Bit    Registers := 152   
	               60 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               50 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               45 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 19    
	               31 Bit    Registers := 19    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 32    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 23    
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 95    
	                5 Bit    Registers := 76    
	                3 Bit    Registers := 96    
	                1 Bit    Registers := 346   
+---Multipliers : 
	              16x53  Multipliers := 1     
	              16x50  Multipliers := 1     
	              16x41  Multipliers := 1     
	              16x34  Multipliers := 1     
	               8x45  Multipliers := 1     
	               8x48  Multipliers := 1     
	              16x48  Multipliers := 1     
	               8x37  Multipliers := 1     
+---ROMs : 
	                    ROMs := 38    
+---Muxes : 
	   2 Input  192 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 19    
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 19    
	   2 Input    9 Bit        Muxes := 19    
	   2 Input    8 Bit        Muxes := 28    
	   3 Input    8 Bit        Muxes := 19    
	   2 Input    7 Bit        Muxes := 29    
	   2 Input    6 Bit        Muxes := 76    
	   8 Input    6 Bit        Muxes := 76    
	  32 Input    6 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 281   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be)*B.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP luTdex1_V_reg_773_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register luTdex1_V_reg_773_reg is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: Generating DSP luTdex1_V_reg_773_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register luTdex1_V_reg_773_reg is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: Generating DSP luTdex1_V_reg_773_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register luTdex1_V_reg_773_reg is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: Generating DSP luTdex1_V_reg_773_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register luTdex1_V_reg_773_reg is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: Generating DSP luTdex1_V_reg_773_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register luTdex1_V_reg_773_reg is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: Generating DSP luTdex1_V_reg_773_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register luTdex1_V_reg_773_reg is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: Generating DSP luTdex1_V_reg_773_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register luTdex1_V_reg_773_reg is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: Generating DSP luTdex1_V_reg_773_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register luTdex1_V_reg_773_reg is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U15/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP luTdex1_V_reg_773_reg.
DSP Report: Generating DSP octant_V_reg_748_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register octant_V_reg_748_reg is absorbed into DSP octant_V_reg_748_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U5/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP octant_V_reg_748_reg.
DSP Report: Generating DSP octant_V_reg_748_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register octant_V_reg_748_reg is absorbed into DSP octant_V_reg_748_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U5/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP octant_V_reg_748_reg.
DSP Report: Generating DSP octant_V_reg_748_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register octant_V_reg_748_reg is absorbed into DSP octant_V_reg_748_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U5/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP octant_V_reg_748_reg.
DSP Report: Generating DSP octant_V_reg_748_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register octant_V_reg_748_reg is absorbed into DSP octant_V_reg_748_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U5/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP octant_V_reg_748_reg.
DSP Report: Generating DSP octant_V_reg_748_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register octant_V_reg_748_reg is absorbed into DSP octant_V_reg_748_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U5/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP octant_V_reg_748_reg.
DSP Report: Generating DSP octant_V_reg_748_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register octant_V_reg_748_reg is absorbed into DSP octant_V_reg_748_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U5/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP octant_V_reg_748_reg.
DSP Report: Generating DSP octant_V_reg_748_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register octant_V_reg_748_reg is absorbed into DSP octant_V_reg_748_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U5/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP octant_V_reg_748_reg.
DSP Report: Generating DSP octant_V_reg_748_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register octant_V_reg_748_reg is absorbed into DSP octant_V_reg_748_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U5/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP octant_V_reg_748_reg.
DSP Report: Generating DSP octant_V_reg_748_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register octant_V_reg_748_reg is absorbed into DSP octant_V_reg_748_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U5/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP octant_V_reg_748_reg.
DSP Report: Generating DSP octant_V_reg_748_reg, operation Mode is: ((A:0x28be)*B)'.
DSP Report: register octant_V_reg_748_reg is absorbed into DSP octant_V_reg_748_reg.
DSP Report: operator myproject_mul_mul_15ns_12s_27_1_1_U5/myproject_mul_mul_15ns_12s_27_1_1_DSP48_0_U/p_cvt is absorbed into DSP octant_V_reg_748_reg.
DSP Report: Generating DSP myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p, operation Mode is: C'+((D:0x7ffec80)+A'')*B2.
DSP Report: register p_1_reg_1808_reg is absorbed into DSP myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p.
DSP Report: register ret_V_29_reg_1732_reg is absorbed into DSP myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p.
DSP Report: register ret_V_29_reg_1732_pp0_iter5_reg_reg is absorbed into DSP myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p.
DSP Report: register myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p is absorbed into DSP myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p.
DSP Report: operator myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p is absorbed into DSP myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p.
DSP Report: operator myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/m is absorbed into DSP myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p.
DSP Report: operator myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/ad is absorbed into DSP myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p.
DSP Report: Generating DSP ret_V_6_reg_1737_reg, operation Mode is: (-C'+A*B2+1-1)'.
DSP Report: register p_4_reg_1689_reg is absorbed into DSP ret_V_6_reg_1737_reg.
DSP Report: register ret_V_6_reg_1737_reg is absorbed into DSP ret_V_6_reg_1737_reg.
DSP Report: register ret_V_6_reg_1737_reg is absorbed into DSP ret_V_6_reg_1737_reg.
DSP Report: operator myproject_mac_mul_sub_8s_13s_14s_20_1_1_U28/myproject_mac_mul_sub_8s_13s_14s_20_1_1_DSP48_12_U/p is absorbed into DSP ret_V_6_reg_1737_reg.
DSP Report: operator myproject_mac_mul_sub_8s_13s_14s_20_1_1_U28/myproject_mac_mul_sub_8s_13s_14s_20_1_1_DSP48_12_U/m is absorbed into DSP ret_V_6_reg_1737_reg.
DSP Report: Generating DSP r_V_5_reg_1818_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_5_reg_1818_reg is absorbed into DSP r_V_5_reg_1818_reg.
DSP Report: operator myproject_mul_mul_17s_20s_40_1_1_U33/myproject_mul_mul_17s_20s_40_1_1_DSP48_15_U/ARG is absorbed into DSP r_V_5_reg_1818_reg.
DSP Report: Generating DSP ARG, operation Mode is: A*B2.
DSP Report: register p_8_reg_1823_reg is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP mul_ln1192_2_reg_1873_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register p_8_reg_1823_reg is absorbed into DSP mul_ln1192_2_reg_1873_reg.
DSP Report: register mul_ln1192_2_reg_1873_reg is absorbed into DSP mul_ln1192_2_reg_1873_reg.
DSP Report: operator ARG is absorbed into DSP mul_ln1192_2_reg_1873_reg.
DSP Report: operator ARG is absorbed into DSP mul_ln1192_2_reg_1873_reg.
DSP Report: Generating DSP mul_ln1192_3_reg_1908_reg, operation Mode is: (A*B2)'.
DSP Report: register p_9_reg_1878_reg is absorbed into DSP mul_ln1192_3_reg_1908_reg.
DSP Report: register mul_ln1192_3_reg_1908_reg is absorbed into DSP mul_ln1192_3_reg_1908_reg.
DSP Report: operator mul_ln1192_3_fu_1327_p2 is absorbed into DSP mul_ln1192_3_reg_1908_reg.
DSP Report: operator mul_ln1192_3_fu_1327_p2 is absorbed into DSP mul_ln1192_3_reg_1908_reg.
DSP Report: Generating DSP mul_ln1192_3_fu_1327_p2, operation Mode is: A2*B2.
DSP Report: register p_9_reg_1878_reg is absorbed into DSP mul_ln1192_3_fu_1327_p2.
DSP Report: register mul_ln1192_3_fu_1327_p2 is absorbed into DSP mul_ln1192_3_fu_1327_p2.
DSP Report: operator mul_ln1192_3_fu_1327_p2 is absorbed into DSP mul_ln1192_3_fu_1327_p2.
DSP Report: operator mul_ln1192_3_fu_1327_p2 is absorbed into DSP mul_ln1192_3_fu_1327_p2.
DSP Report: Generating DSP mul_ln1192_3_reg_1908_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register p_9_reg_1878_reg is absorbed into DSP mul_ln1192_3_reg_1908_reg.
DSP Report: register mul_ln1192_3_reg_1908_reg is absorbed into DSP mul_ln1192_3_reg_1908_reg.
DSP Report: operator mul_ln1192_3_fu_1327_p2 is absorbed into DSP mul_ln1192_3_reg_1908_reg.
DSP Report: operator mul_ln1192_3_fu_1327_p2 is absorbed into DSP mul_ln1192_3_reg_1908_reg.
DSP Report: Generating DSP mul_ln1192_4_reg_1923_reg, operation Mode is: (A*B'')'.
DSP Report: register p_3_reg_1705_pp0_iter6_reg_reg is absorbed into DSP mul_ln1192_4_reg_1923_reg.
DSP Report: register p_3_reg_1705_pp0_iter7_reg_reg is absorbed into DSP mul_ln1192_4_reg_1923_reg.
DSP Report: register mul_ln1192_4_reg_1923_reg is absorbed into DSP mul_ln1192_4_reg_1923_reg.
DSP Report: operator mul_ln1192_4_fu_1359_p2 is absorbed into DSP mul_ln1192_4_reg_1923_reg.
DSP Report: operator mul_ln1192_4_fu_1359_p2 is absorbed into DSP mul_ln1192_4_reg_1923_reg.
DSP Report: Generating DSP mul_ln1192_4_fu_1359_p2, operation Mode is: A*BCIN2.
DSP Report: register p_3_reg_1705_pp0_iter7_reg_reg is absorbed into DSP mul_ln1192_4_fu_1359_p2.
DSP Report: operator mul_ln1192_4_fu_1359_p2 is absorbed into DSP mul_ln1192_4_fu_1359_p2.
DSP Report: operator mul_ln1192_4_fu_1359_p2 is absorbed into DSP mul_ln1192_4_fu_1359_p2.
DSP Report: Generating DSP mul_ln1192_4_reg_1923_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register p_3_reg_1705_pp0_iter6_reg_reg is absorbed into DSP mul_ln1192_4_reg_1923_reg.
DSP Report: register p_3_reg_1705_pp0_iter7_reg_reg is absorbed into DSP mul_ln1192_4_reg_1923_reg.
DSP Report: register mul_ln1192_4_reg_1923_reg is absorbed into DSP mul_ln1192_4_reg_1923_reg.
DSP Report: operator mul_ln1192_4_fu_1359_p2 is absorbed into DSP mul_ln1192_4_reg_1923_reg.
DSP Report: operator mul_ln1192_4_fu_1359_p2 is absorbed into DSP mul_ln1192_4_reg_1923_reg.
DSP Report: Generating DSP r_V_14_reg_1711_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_Val2_7_reg_1605_pp0_iter1_reg_reg is absorbed into DSP r_V_14_reg_1711_reg.
DSP Report: register p_Val2_7_reg_1605_pp0_iter2_reg_reg is absorbed into DSP r_V_14_reg_1711_reg.
DSP Report: register p_Val2_7_reg_1605_pp0_iter1_reg_reg is absorbed into DSP r_V_14_reg_1711_reg.
DSP Report: register p_Val2_7_reg_1605_pp0_iter2_reg_reg is absorbed into DSP r_V_14_reg_1711_reg.
DSP Report: register r_V_14_reg_1711_reg is absorbed into DSP r_V_14_reg_1711_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U25/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt is absorbed into DSP r_V_14_reg_1711_reg.
DSP Report: Generating DSP myproject_mul_mul_14s_14s_28_1_1_U26/myproject_mul_mul_14s_14s_28_1_1_DSP48_10_U/p_cvt, operation Mode is: (D+(A:0x23))*(D+(A:0x23)).
DSP Report: operator myproject_mul_mul_14s_14s_28_1_1_U26/myproject_mul_mul_14s_14s_28_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U26/myproject_mul_mul_14s_14s_28_1_1_DSP48_10_U/p_cvt.
DSP Report: operator ret_V_11_fu_753_p2 is absorbed into DSP myproject_mul_mul_14s_14s_28_1_1_U26/myproject_mul_mul_14s_14s_28_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP mul_ln700_2_fu_997_p2, operation Mode is: A*B2.
DSP Report: register mul_ln700_2_fu_997_p2 is absorbed into DSP mul_ln700_2_fu_997_p2.
DSP Report: operator mul_ln700_2_fu_997_p2 is absorbed into DSP mul_ln700_2_fu_997_p2.
DSP Report: operator mul_ln700_2_fu_997_p2 is absorbed into DSP mul_ln700_2_fu_997_p2.
DSP Report: Generating DSP mul_ln700_2_reg_1768_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_V_17_reg_1717_reg is absorbed into DSP mul_ln700_2_reg_1768_reg.
DSP Report: register mul_ln700_2_reg_1768_reg is absorbed into DSP mul_ln700_2_reg_1768_reg.
DSP Report: operator mul_ln700_2_fu_997_p2 is absorbed into DSP mul_ln700_2_reg_1768_reg.
DSP Report: operator mul_ln700_2_fu_997_p2 is absorbed into DSP mul_ln700_2_reg_1768_reg.
DSP Report: Generating DSP mul_ln700_3_reg_1833_reg, operation Mode is: (A2*B)'.
DSP Report: register r_V_18_reg_1773_reg is absorbed into DSP mul_ln700_3_reg_1833_reg.
DSP Report: register mul_ln700_3_reg_1833_reg is absorbed into DSP mul_ln700_3_reg_1833_reg.
DSP Report: operator mul_ln700_3_fu_1116_p2 is absorbed into DSP mul_ln700_3_reg_1833_reg.
DSP Report: operator mul_ln700_3_fu_1116_p2 is absorbed into DSP mul_ln700_3_reg_1833_reg.
DSP Report: Generating DSP mul_ln700_3_fu_1116_p2, operation Mode is: A2*B2.
DSP Report: register r_V_18_reg_1773_reg is absorbed into DSP mul_ln700_3_fu_1116_p2.
DSP Report: register mul_ln700_3_fu_1116_p2 is absorbed into DSP mul_ln700_3_fu_1116_p2.
DSP Report: operator mul_ln700_3_fu_1116_p2 is absorbed into DSP mul_ln700_3_fu_1116_p2.
DSP Report: operator mul_ln700_3_fu_1116_p2 is absorbed into DSP mul_ln700_3_fu_1116_p2.
DSP Report: Generating DSP mul_ln700_3_reg_1833_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_18_reg_1773_reg is absorbed into DSP mul_ln700_3_reg_1833_reg.
DSP Report: register mul_ln700_3_reg_1833_reg is absorbed into DSP mul_ln700_3_reg_1833_reg.
DSP Report: operator mul_ln700_3_fu_1116_p2 is absorbed into DSP mul_ln700_3_reg_1833_reg.
DSP Report: operator mul_ln700_3_fu_1116_p2 is absorbed into DSP mul_ln700_3_reg_1833_reg.
DSP Report: Generating DSP myproject_mul_mul_12s_12s_24_1_1_U30/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt, operation Mode is: A''*B''.
DSP Report: register p_Val2_3_reg_1591_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U30/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt.
DSP Report: register p_Val2_3_reg_1591_pp0_iter3_reg_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U30/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt.
DSP Report: register p_Val2_3_reg_1591_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U30/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt.
DSP Report: register p_Val2_3_reg_1591_pp0_iter3_reg_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U30/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U30/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U30/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/p, operation Mode is: C'+A''*B2.
DSP Report: register p_3_reg_1705_reg is absorbed into DSP myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/p.
DSP Report: register p_Val2_1_reg_1571_pp0_iter2_reg_reg is absorbed into DSP myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/p.
DSP Report: register p_Val2_1_reg_1571_pp0_iter3_reg_reg is absorbed into DSP myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/p.
DSP Report: register myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/p is absorbed into DSP myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/p.
DSP Report: operator myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/p is absorbed into DSP myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/p.
DSP Report: operator myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/m is absorbed into DSP myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/p.
DSP Report: Generating DSP mul_ln700_1_fu_1094_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln700_1_fu_1094_p2 is absorbed into DSP mul_ln700_1_fu_1094_p2.
DSP Report: register r_V_11_reg_1753_reg is absorbed into DSP mul_ln700_1_fu_1094_p2.
DSP Report: operator mul_ln700_1_fu_1094_p2 is absorbed into DSP mul_ln700_1_fu_1094_p2.
DSP Report: operator mul_ln700_1_fu_1094_p2 is absorbed into DSP mul_ln700_1_fu_1094_p2.
DSP Report: Generating DSP myproject_mul_mul_12s_12s_24_1_1_U29/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt, operation Mode is: A''*B''.
DSP Report: register p_Val2_2_reg_1578_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U29/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt.
DSP Report: register p_Val2_2_reg_1578_pp0_iter3_reg_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U29/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt.
DSP Report: register p_Val2_2_reg_1578_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U29/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt.
DSP Report: register p_Val2_2_reg_1578_pp0_iter3_reg_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U29/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U29/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U29/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP add_ln700_1_fu_968_p2, operation Mode is: PCIN+A:B+(C:0x1).
DSP Report: operator add_ln700_1_fu_968_p2 is absorbed into DSP add_ln700_1_fu_968_p2.
DSP Report: Generating DSP add_ln700_1_reg_1763_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register add_ln700_1_reg_1763_reg is absorbed into DSP add_ln700_1_reg_1763_reg.
DSP Report: operator add_ln700_1_fu_968_p2 is absorbed into DSP add_ln700_1_reg_1763_reg.
DSP Report: Generating DSP mul_ln728_reg_1722_reg, operation Mode is: (A''*(B:0x3ffd5))'.
DSP Report: register p_Val2_2_reg_1578_pp0_iter1_reg_reg is absorbed into DSP mul_ln728_reg_1722_reg.
DSP Report: register p_Val2_2_reg_1578_pp0_iter2_reg_reg is absorbed into DSP mul_ln728_reg_1722_reg.
DSP Report: register mul_ln728_reg_1722_reg is absorbed into DSP mul_ln728_reg_1722_reg.
DSP Report: operator myproject_mul_mul_12s_7s_18_1_1_U27/myproject_mul_mul_12s_7s_18_1_1_DSP48_11_U/p_cvt is absorbed into DSP mul_ln728_reg_1722_reg.
DSP Report: Generating DSP r_V_19_fu_1012_p2, operation Mode is: (D+(A:0x1b))*(D+(A:0x1b)).
DSP Report: register ret_V_16_reg_1727_reg is absorbed into DSP r_V_19_fu_1012_p2.
DSP Report: operator ret_V_16_fu_767_p2 is absorbed into DSP r_V_19_fu_1012_p2.
DSP Report: operator r_V_19_fu_1012_p2 is absorbed into DSP r_V_19_fu_1012_p2.
DSP Report: Generating DSP ret_V_38_reg_1778_reg, operation Mode is: C+A*(B:0x3ffd5).
DSP Report: register ret_V_38_reg_1778_reg is absorbed into DSP ret_V_38_reg_1778_reg.
DSP Report: operator myproject_mac_muladd_18s_7s_24s_25_1_1_U32/myproject_mac_muladd_18s_7s_24s_25_1_1_DSP48_14_U/p is absorbed into DSP ret_V_38_reg_1778_reg.
DSP Report: operator myproject_mac_muladd_18s_7s_24s_25_1_1_U32/myproject_mac_muladd_18s_7s_24s_25_1_1_DSP48_14_U/m is absorbed into DSP ret_V_38_reg_1778_reg.
DSP Report: Generating DSP r_V_20_reg_1838_reg, operation Mode is: (A*B2)'.
DSP Report: register r_V_35_reg_1747_reg is absorbed into DSP r_V_20_reg_1838_reg.
DSP Report: register r_V_20_reg_1838_reg is absorbed into DSP r_V_20_reg_1838_reg.
DSP Report: operator myproject_mul_mul_16s_25s_43_1_1_U34/myproject_mul_mul_16s_25s_43_1_1_DSP48_16_U/ARG is absorbed into DSP r_V_20_reg_1838_reg.
DSP Report: Generating DSP mul_ln1192_6_fu_1288_p2, operation Mode is: A*B2.
DSP Report: register r_V_21_reg_1843_reg is absorbed into DSP mul_ln1192_6_fu_1288_p2.
DSP Report: operator mul_ln1192_6_fu_1288_p2 is absorbed into DSP mul_ln1192_6_fu_1288_p2.
DSP Report: operator mul_ln1192_6_fu_1288_p2 is absorbed into DSP mul_ln1192_6_fu_1288_p2.
DSP Report: Generating DSP mul_ln1192_6_reg_1888_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_V_21_reg_1843_reg is absorbed into DSP mul_ln1192_6_reg_1888_reg.
DSP Report: register mul_ln1192_6_reg_1888_reg is absorbed into DSP mul_ln1192_6_reg_1888_reg.
DSP Report: operator mul_ln1192_6_fu_1288_p2 is absorbed into DSP mul_ln1192_6_reg_1888_reg.
DSP Report: operator mul_ln1192_6_fu_1288_p2 is absorbed into DSP mul_ln1192_6_reg_1888_reg.
DSP Report: Generating DSP mul_ln1192_7_reg_1913_reg, operation Mode is: (A*B2)'.
DSP Report: register r_V_22_reg_1893_reg is absorbed into DSP mul_ln1192_7_reg_1913_reg.
DSP Report: register mul_ln1192_7_reg_1913_reg is absorbed into DSP mul_ln1192_7_reg_1913_reg.
DSP Report: operator mul_ln1192_7_fu_1338_p2 is absorbed into DSP mul_ln1192_7_reg_1913_reg.
DSP Report: operator mul_ln1192_7_fu_1338_p2 is absorbed into DSP mul_ln1192_7_reg_1913_reg.
DSP Report: Generating DSP mul_ln1192_7_fu_1338_p2, operation Mode is: A2*B2.
DSP Report: register r_V_22_reg_1893_reg is absorbed into DSP mul_ln1192_7_fu_1338_p2.
DSP Report: register mul_ln1192_7_fu_1338_p2 is absorbed into DSP mul_ln1192_7_fu_1338_p2.
DSP Report: operator mul_ln1192_7_fu_1338_p2 is absorbed into DSP mul_ln1192_7_fu_1338_p2.
DSP Report: operator mul_ln1192_7_fu_1338_p2 is absorbed into DSP mul_ln1192_7_fu_1338_p2.
DSP Report: Generating DSP mul_ln1192_7_reg_1913_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_V_22_reg_1893_reg is absorbed into DSP mul_ln1192_7_reg_1913_reg.
DSP Report: register mul_ln1192_7_reg_1913_reg is absorbed into DSP mul_ln1192_7_reg_1913_reg.
DSP Report: operator mul_ln1192_7_fu_1338_p2 is absorbed into DSP mul_ln1192_7_reg_1913_reg.
DSP Report: operator mul_ln1192_7_fu_1338_p2 is absorbed into DSP mul_ln1192_7_reg_1913_reg.
DSP Report: Generating DSP r_V_23_fu_1145_p2, operation Mode is: (D'+(A:0x1e))*(D'+(A:0x1e)).
DSP Report: register p_Val2_4_reg_1699_reg is absorbed into DSP r_V_23_fu_1145_p2.
DSP Report: register ret_V_23_reg_1788_reg is absorbed into DSP r_V_23_fu_1145_p2.
DSP Report: operator ret_V_23_fu_1036_p2 is absorbed into DSP r_V_23_fu_1145_p2.
DSP Report: operator r_V_23_fu_1145_p2 is absorbed into DSP r_V_23_fu_1145_p2.
DSP Report: Generating DSP r_V_25_reg_1853_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_25_reg_1853_reg is absorbed into DSP r_V_25_reg_1853_reg.
DSP Report: operator myproject_mul_mul_16s_18s_34_1_1_U35/myproject_mul_mul_16s_18s_34_1_1_DSP48_17_U/p_cvt is absorbed into DSP r_V_25_reg_1853_reg.
DSP Report: Generating DSP mul_ln1192_9_fu_1309_p2, operation Mode is: A*B2.
DSP Report: register r_V_26_reg_1858_reg is absorbed into DSP mul_ln1192_9_fu_1309_p2.
DSP Report: operator mul_ln1192_9_fu_1309_p2 is absorbed into DSP mul_ln1192_9_fu_1309_p2.
DSP Report: operator mul_ln1192_9_fu_1309_p2 is absorbed into DSP mul_ln1192_9_fu_1309_p2.
DSP Report: Generating DSP mul_ln1192_9_reg_1898_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_V_26_reg_1858_reg is absorbed into DSP mul_ln1192_9_reg_1898_reg.
DSP Report: register mul_ln1192_9_reg_1898_reg is absorbed into DSP mul_ln1192_9_reg_1898_reg.
DSP Report: operator mul_ln1192_9_fu_1309_p2 is absorbed into DSP mul_ln1192_9_reg_1898_reg.
DSP Report: operator mul_ln1192_9_fu_1309_p2 is absorbed into DSP mul_ln1192_9_reg_1898_reg.
DSP Report: Generating DSP mul_ln1192_10_reg_1918_reg, operation Mode is: (A2*B)'.
DSP Report: register r_V_29_reg_1903_reg is absorbed into DSP mul_ln1192_10_reg_1918_reg.
DSP Report: register mul_ln1192_10_reg_1918_reg is absorbed into DSP mul_ln1192_10_reg_1918_reg.
DSP Report: operator mul_ln1192_10_fu_1350_p2 is absorbed into DSP mul_ln1192_10_reg_1918_reg.
DSP Report: operator mul_ln1192_10_fu_1350_p2 is absorbed into DSP mul_ln1192_10_reg_1918_reg.
DSP Report: Generating DSP mul_ln1192_10_fu_1350_p2, operation Mode is: A2*B2.
DSP Report: register r_V_29_reg_1903_reg is absorbed into DSP mul_ln1192_10_fu_1350_p2.
DSP Report: register mul_ln1192_10_fu_1350_p2 is absorbed into DSP mul_ln1192_10_fu_1350_p2.
DSP Report: operator mul_ln1192_10_fu_1350_p2 is absorbed into DSP mul_ln1192_10_fu_1350_p2.
DSP Report: operator mul_ln1192_10_fu_1350_p2 is absorbed into DSP mul_ln1192_10_fu_1350_p2.
DSP Report: Generating DSP mul_ln1192_10_reg_1918_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_29_reg_1903_reg is absorbed into DSP mul_ln1192_10_reg_1918_reg.
DSP Report: register mul_ln1192_10_reg_1918_reg is absorbed into DSP mul_ln1192_10_reg_1918_reg.
DSP Report: operator mul_ln1192_10_fu_1350_p2 is absorbed into DSP mul_ln1192_10_reg_1918_reg.
DSP Report: operator mul_ln1192_10_fu_1350_p2 is absorbed into DSP mul_ln1192_10_reg_1918_reg.
DSP Report: Generating DSP myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24/myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U/p, operation Mode is: C'-(D+(A:0x2c))*(D+(A:0x2c)).
DSP Report: register myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24/myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U/p is absorbed into DSP myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24/myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U/p.
DSP Report: operator myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24/myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U/p is absorbed into DSP myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24/myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U/p.
DSP Report: operator myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24/myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U/m is absorbed into DSP myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24/myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U/p.
DSP Report: operator ret_V_13_fu_650_p2 is absorbed into DSP myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24/myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U/p.
DSP Report: Generating DSP myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18/myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2_U/p, operation Mode is: (C:0xd80)+A*(B:0x97).
DSP Report: operator myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18/myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2_U/p is absorbed into DSP myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18/myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2_U/p.
DSP Report: operator myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18/myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2_U/m is absorbed into DSP myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18/myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP ret_V_20_reg_1622_reg, operation Mode is: (C:0x4680)+A*(B:0x97).
DSP Report: register ret_V_20_reg_1622_reg is absorbed into DSP ret_V_20_reg_1622_reg.
DSP Report: operator myproject_mac_muladd_12s_9ns_16ns_20_1_1_U19/myproject_mac_muladd_12s_9ns_16ns_20_1_1_DSP48_3_U/p is absorbed into DSP ret_V_20_reg_1622_reg.
DSP Report: operator myproject_mac_muladd_12s_9ns_16ns_20_1_1_U19/myproject_mac_muladd_12s_9ns_16ns_20_1_1_DSP48_3_U/m is absorbed into DSP ret_V_20_reg_1622_reg.
DSP Report: Generating DSP myproject_mac_muladd_12s_20s_24ns_24_1_1_U23/myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7_U/p, operation Mode is: C'+A*B2.
DSP Report: register p_Val2_10_reg_1563_reg is absorbed into DSP myproject_mac_muladd_12s_20s_24ns_24_1_1_U23/myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7_U/p.
DSP Report: register myproject_mac_muladd_12s_20s_24ns_24_1_1_U23/myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7_U/p is absorbed into DSP myproject_mac_muladd_12s_20s_24ns_24_1_1_U23/myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7_U/p.
DSP Report: operator myproject_mac_muladd_12s_20s_24ns_24_1_1_U23/myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7_U/p is absorbed into DSP myproject_mac_muladd_12s_20s_24ns_24_1_1_U23/myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7_U/p.
DSP Report: operator myproject_mac_muladd_12s_20s_24ns_24_1_1_U23/myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7_U/m is absorbed into DSP myproject_mac_muladd_12s_20s_24ns_24_1_1_U23/myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7_U/p.
DSP Report: Generating DSP myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21/myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5_U/p, operation Mode is: (C:0x2c0)+A*(B:0xb7).
DSP Report: operator myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21/myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5_U/p is absorbed into DSP myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21/myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5_U/p.
DSP Report: operator myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21/myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5_U/m is absorbed into DSP myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21/myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5_U/p.
DSP Report: Generating DSP mul_ln1192_reg_1600_reg, operation Mode is: (A*(B:0x2d))'.
DSP Report: register mul_ln1192_reg_1600_reg is absorbed into DSP mul_ln1192_reg_1600_reg.
DSP Report: operator myproject_mul_mul_12s_7ns_18_1_1_U17/myproject_mul_mul_12s_7ns_18_1_1_DSP48_1_U/p_cvt is absorbed into DSP mul_ln1192_reg_1600_reg.
DSP Report: Generating DSP myproject_mac_muladd_12s_7s_18s_18_1_1_U22/myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6_U/p, operation Mode is: PCIN+A2*(B:0x3ffd3).
DSP Report: register p_Val2_2_reg_1578_reg is absorbed into DSP myproject_mac_muladd_12s_7s_18s_18_1_1_U22/myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6_U/p.
DSP Report: operator myproject_mac_muladd_12s_7s_18s_18_1_1_U22/myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6_U/p is absorbed into DSP myproject_mac_muladd_12s_7s_18s_18_1_1_U22/myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6_U/p.
DSP Report: operator myproject_mac_muladd_12s_7s_18s_18_1_1_U22/myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6_U/m is absorbed into DSP myproject_mac_muladd_12s_7s_18s_18_1_1_U22/myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6_U/p.
DSP Report: Generating DSP myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20/myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C+A*(B:0x138).
DSP Report: operator myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20/myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20/myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20/myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20/myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:07 . Memory (MB): peak = 2792.367 ; gain = 646.945 ; free physical = 35812 ; free virtual = 82054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------------------+------------------------------------------------------------------+---------------+----------------+
|Module Name                   | RTL Object                                                       | Depth x Width | Implemented As | 
+------------------------------+------------------------------------------------------------------+---------------+----------------+
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|cos_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x6         | Block RAM      | 
|sin_lut_ap_fixed_12_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x7         | Block RAM      | 
+------------------------------+------------------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_mul_15ns_12s_27_1_1_DSP48_0         | (A:0x28be)*B                 | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cos_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cos_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cos_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cos_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cos_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cos_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cos_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|cos_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sin_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sin_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sin_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sin_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sin_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sin_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sin_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sin_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sin_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sin_lut_ap_fixed_12_6_5_3_0_s                     | ((A:0x28be)*B)'              | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | C'+((D:0x7ffec80)+A'')*B2    | 15     | 8      | 23     | 14     | 24     | 2    | 1    | 1    | 0    | 0     | 0    | 0    | 
|myproject                                         | (-C'+A*B2+1-1)'              | 13     | 8      | 20     | -      | 20     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B)'                       | 20     | 17     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B2                         | 18     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2              | 20     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B2)'                      | 11     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                        | 18     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2              | 18     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B'')'                     | 14     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*BCIN2                      | 18     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B''             | 18     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A''*B'')'                   | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|myproject_mul_mul_14s_14s_28_1_1_DSP48_10         | (D+(A:0x23))*(D+(A:0x23))    | 7      | -      | -      | 13     | 28     | 0    | -    | -    | 0    | 0     | 0    | 0    | 
|myproject                                         | A*B2                         | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2              | 26     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A2*B)'                      | 16     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                        | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B               | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | A''*B''                      | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'+A''*B2                    | 12     | 8      | 18     | -      | 20     | 2    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject                                         | A2*B2                        | 26     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A''*B''                      | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myproject                                         | PCIN+A:B+(C:0x1)             | 6      | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN+A:B)'                  | 6      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A''*(B:0x3ffd5))'           | 12     | 7      | -      | -      | 19     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | (D+(A:0x1b))*(D+(A:0x1b))    | 6      | -      | -      | 8      | 18     | 0    | -    | -    | 0    | 1     | 0    | 0    | 
|myproject                                         | C+A*(B:0x3ffd5)              | 18     | 7      | 24     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B2)'                      | 25     | 16     | -      | -      | 41     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B2                         | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2              | 24     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B2)'                      | 19     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                        | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2              | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (D'+(A:0x1e))*(D'+(A:0x1e))  | 6      | -      | -      | 8      | 18     | 0    | -    | -    | 1    | 1     | 0    | 0    | 
|myproject                                         | (A*B)'                       | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B2                         | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2              | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A2*B)'                      | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                        | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B               | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | C'-(D+(A:0x2c))*(D+(A:0x2c)) | 7      | -      | 18     | 13     | 18     | 0    | -    | 1    | 0    | 0     | 0    | 0    | 
|myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2  | (C:0xd80)+A*(B:0x97)         | 12     | 9      | 13     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                         | (C:0x4680)+A*(B:0x97)        | 12     | 9      | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject                                         | C'+A*B2                      | 20     | 12     | 24     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5  | (C:0x2c0)+A*(B:0xb7)         | 12     | 9      | 11     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                         | (A*(B:0x2d))'                | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | PCIN+A2*(B:0x3ffd3)          | 12     | 7      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4 | C+A*(B:0x138)                | 12     | 10     | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:07 . Memory (MB): peak = 2798.309 ; gain = 652.887 ; free physical = 35812 ; free virtual = 82054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 2838.301 ; gain = 692.879 ; free physical = 35812 ; free virtual = 82053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:13 . Memory (MB): peak = 2838.301 ; gain = 692.879 ; free physical = 35810 ; free virtual = 82052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:13 . Memory (MB): peak = 2838.301 ; gain = 692.879 ; free physical = 35810 ; free virtual = 82052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2838.301 ; gain = 692.879 ; free physical = 35810 ; free virtual = 82052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2838.301 ; gain = 692.879 ; free physical = 35810 ; free virtual = 82052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2838.301 ; gain = 692.879 ; free physical = 35810 ; free virtual = 82052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2838.301 ; gain = 692.879 ; free physical = 35810 ; free virtual = 82052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | p_3_reg_1705_pp0_iter5_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |myproject_ap_dcmp_0_no_dsp_64 |        76|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |myproject_ap_dcmp_0_no_dsp_64_bbox    |     1|
|2     |myproject_ap_dcmp_0_no_dsp_64_bbox_0_ |    75|
|77    |BUFG                                  |     1|
|78    |CARRY8                                |   280|
|79    |DSP_ALU                               |    67|
|80    |DSP_A_B_DATA                          |    67|
|81    |DSP_C_DATA                            |    67|
|82    |DSP_MULTIPLIER                        |    67|
|83    |DSP_M_DATA                            |    67|
|84    |DSP_OUTPUT                            |    67|
|85    |DSP_PREADD                            |    67|
|86    |DSP_PREADD_DATA                       |    67|
|87    |LUT1                                  |  1218|
|88    |LUT2                                  |   546|
|89    |LUT3                                  |   450|
|90    |LUT4                                  |   420|
|91    |LUT5                                  |   589|
|92    |LUT6                                  |  1325|
|93    |MUXF7                                 |    88|
|94    |RAMB18E2                              |    20|
|95    |SRL16E                                |     8|
|96    |FDRE                                  |  2608|
|97    |IBUF                                  |    76|
|98    |OBUF                                  |    68|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                     |Module                                                                                                                |Cells |
+------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                          |                                                                                                                      |  8917|
|2     |  ret_V_6_reg_1737_reg                                       |mul_ln1192_9_reg_1898_reg_funnel__6                                                                                   |     8|
|3     |  r_V_5_reg_1818_reg                                         |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__8                                              |     8|
|4     |  ARG                                                        |ARG_funnel                                                                                                            |     8|
|5     |  mul_ln1192_2_reg_1873_reg                                  |mul_ln1192_9_reg_1898_reg_funnel__7                                                                                   |     8|
|6     |  mul_ln1192_3_reg_1908_reg                                  |mul_ln1192_7_reg_1913_reg_funnel__2                                                                                   |     8|
|7     |  mul_ln1192_3_fu_1327_p2                                    |mul_ln700_3_fu_1116_p2_funnel__3                                                                                      |     8|
|8     |  mul_ln1192_3_reg_1908_reg__0                               |mul_ln1192_9_reg_1898_reg_funnel__3                                                                                   |     8|
|9     |  mul_ln1192_4_reg_1923_reg                                  |mul_ln1192_4_reg_1923_reg_funnel                                                                                      |     8|
|10    |  mul_ln1192_4_fu_1359_p2                                    |mul_ln1192_4_fu_1359_p2_funnel                                                                                        |     8|
|11    |  mul_ln1192_4_reg_1923_reg__0                               |mul_ln1192_4_reg_1923_reg__0_funnel                                                                                   |     8|
|12    |  r_V_14_reg_1711_reg                                        |r_V_14_reg_1711_reg_funnel                                                                                            |     8|
|13    |  mul_ln700_2_fu_997_p2                                      |ARG_funnel__1                                                                                                         |     8|
|14    |  mul_ln700_2_reg_1768_reg                                   |mul_ln1192_9_reg_1898_reg_funnel__8                                                                                   |     8|
|15    |  mul_ln700_3_reg_1833_reg                                   |mul_ln700_3_reg_1833_reg_funnel                                                                                       |     8|
|16    |  mul_ln700_3_fu_1116_p2                                     |mul_ln700_3_fu_1116_p2_funnel                                                                                         |     8|
|17    |  mul_ln700_3_reg_1833_reg__0                                |mul_ln1192_9_reg_1898_reg_funnel__1                                                                                   |     8|
|18    |  mul_ln700_1_fu_1094_p2                                     |mul_ln700_3_fu_1116_p2_funnel__1                                                                                      |     8|
|19    |  add_ln700_1_fu_968_p2                                      |add_ln700_1_fu_968_p2_funnel                                                                                          |     8|
|20    |  add_ln700_1_reg_1763_reg                                   |add_ln700_1_reg_1763_reg_funnel                                                                                       |     8|
|21    |  mul_ln728_reg_1722_reg                                     |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377/octant_V_reg_748_reg_funnel__1                                              |     8|
|22    |  r_V_19_fu_1012_p2                                          |r_V_19_fu_1012_p2_funnel                                                                                              |     8|
|23    |  ret_V_38_reg_1778_reg                                      |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__7                                              |     8|
|24    |  r_V_20_reg_1838_reg                                        |mul_ln1192_7_reg_1913_reg_funnel__1                                                                                   |     8|
|25    |  mul_ln1192_6_fu_1288_p2                                    |ARG_funnel__3                                                                                                         |     8|
|26    |  mul_ln1192_6_reg_1888_reg                                  |mul_ln1192_9_reg_1898_reg_funnel__4                                                                                   |     8|
|27    |  mul_ln1192_7_reg_1913_reg                                  |mul_ln1192_7_reg_1913_reg_funnel                                                                                      |     8|
|28    |  mul_ln1192_7_fu_1338_p2                                    |mul_ln700_3_fu_1116_p2_funnel__4                                                                                      |     8|
|29    |  mul_ln1192_7_reg_1913_reg__0                               |mul_ln1192_9_reg_1898_reg_funnel__5                                                                                   |     8|
|30    |  r_V_23_fu_1145_p2                                          |r_V_23_fu_1145_p2_funnel                                                                                              |     8|
|31    |  r_V_25_reg_1853_reg                                        |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__12                                             |     8|
|32    |  mul_ln1192_9_fu_1309_p2                                    |ARG_funnel__2                                                                                                         |     8|
|33    |  mul_ln1192_9_reg_1898_reg                                  |mul_ln1192_9_reg_1898_reg_funnel                                                                                      |     8|
|34    |  mul_ln1192_10_reg_1918_reg                                 |mul_ln700_3_reg_1833_reg_funnel__1                                                                                    |     8|
|35    |  mul_ln1192_10_fu_1350_p2                                   |mul_ln700_3_fu_1116_p2_funnel__2                                                                                      |     8|
|36    |  mul_ln1192_10_reg_1918_reg__0                              |mul_ln1192_9_reg_1898_reg_funnel__2                                                                                   |     8|
|37    |  ret_V_20_reg_1622_reg                                      |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__20                                             |     8|
|38    |  mul_ln1192_reg_1600_reg                                    |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__1                                              |     8|
|39    |  grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233                   |cos_lut_ap_fixed_12_6_5_3_0_s                                                                                         |   352|
|40    |    luTdex1_V_reg_773_reg                                    |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__14                                             |     8|
|41    |    myproject_dcmp_64ns_64ns_1_2_1_U11                       |myproject_dcmp_64ns_64ns_1_2_1_122                                                                                    |   143|
|42    |    myproject_dcmp_64ns_64ns_1_2_1_U12                       |myproject_dcmp_64ns_64ns_1_2_1_123                                                                                    |    10|
|43    |    myproject_dcmp_64ns_64ns_1_2_1_U13                       |myproject_dcmp_64ns_64ns_1_2_1_124                                                                                    |    20|
|44    |    myproject_dcmp_64ns_64ns_1_2_1_U14                       |myproject_dcmp_64ns_64ns_1_2_1_125                                                                                    |    10|
|45    |    sincos1_0_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_126                                                                           |    17|
|46    |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_129                                                                       |    17|
|47    |    sincos1_1_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_127                                                                           |    11|
|48    |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_128                                                                       |    11|
|49    |  grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242                   |cos_lut_ap_fixed_12_6_5_3_0_s_0                                                                                       |   349|
|50    |    luTdex1_V_reg_773_reg                                    |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__9                                              |     8|
|51    |    myproject_dcmp_64ns_64ns_1_2_1_U11                       |myproject_dcmp_64ns_64ns_1_2_1_118                                                                                    |   143|
|52    |    myproject_dcmp_64ns_64ns_1_2_1_U12                       |myproject_dcmp_64ns_64ns_1_2_1_119                                                                                    |    10|
|53    |    myproject_dcmp_64ns_64ns_1_2_1_U13                       |myproject_dcmp_64ns_64ns_1_2_1_120                                                                                    |    25|
|54    |    myproject_dcmp_64ns_64ns_1_2_1_U14                       |myproject_dcmp_64ns_64ns_1_2_1_121                                                                                    |    10|
|55    |  grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251                   |cos_lut_ap_fixed_12_6_5_3_0_s_1                                                                                       |   340|
|56    |    luTdex1_V_reg_773_reg                                    |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__23                                             |     8|
|57    |    myproject_dcmp_64ns_64ns_1_2_1_U11                       |myproject_dcmp_64ns_64ns_1_2_1_110                                                                                    |   143|
|58    |    myproject_dcmp_64ns_64ns_1_2_1_U12                       |myproject_dcmp_64ns_64ns_1_2_1_111                                                                                    |    10|
|59    |    myproject_dcmp_64ns_64ns_1_2_1_U13                       |myproject_dcmp_64ns_64ns_1_2_1_112                                                                                    |    20|
|60    |    myproject_dcmp_64ns_64ns_1_2_1_U14                       |myproject_dcmp_64ns_64ns_1_2_1_113                                                                                    |    10|
|61    |    sincos1_0_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_114                                                                           |    17|
|62    |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_117                                                                       |    17|
|63    |    sincos1_1_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_115                                                                           |    11|
|64    |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_116                                                                       |    11|
|65    |  grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260                   |cos_lut_ap_fixed_12_6_5_3_0_s_2                                                                                       |   324|
|66    |    luTdex1_V_reg_773_reg                                    |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__6                                              |     8|
|67    |    myproject_dcmp_64ns_64ns_1_2_1_U11                       |myproject_dcmp_64ns_64ns_1_2_1_106                                                                                    |   143|
|68    |    myproject_dcmp_64ns_64ns_1_2_1_U12                       |myproject_dcmp_64ns_64ns_1_2_1_107                                                                                    |    10|
|69    |    myproject_dcmp_64ns_64ns_1_2_1_U13                       |myproject_dcmp_64ns_64ns_1_2_1_108                                                                                    |    25|
|70    |    myproject_dcmp_64ns_64ns_1_2_1_U14                       |myproject_dcmp_64ns_64ns_1_2_1_109                                                                                    |    10|
|71    |  grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269                   |cos_lut_ap_fixed_12_6_5_3_0_s_3                                                                                       |   365|
|72    |    luTdex1_V_reg_773_reg                                    |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__3                                              |     8|
|73    |    myproject_dcmp_64ns_64ns_1_2_1_U11                       |myproject_dcmp_64ns_64ns_1_2_1_98                                                                                     |   143|
|74    |    myproject_dcmp_64ns_64ns_1_2_1_U12                       |myproject_dcmp_64ns_64ns_1_2_1_99                                                                                     |    10|
|75    |    myproject_dcmp_64ns_64ns_1_2_1_U13                       |myproject_dcmp_64ns_64ns_1_2_1_100                                                                                    |    27|
|76    |    myproject_dcmp_64ns_64ns_1_2_1_U14                       |myproject_dcmp_64ns_64ns_1_2_1_101                                                                                    |    10|
|77    |    sincos1_0_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_102                                                                           |    16|
|78    |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_105                                                                       |    16|
|79    |    sincos1_1_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_103                                                                           |    14|
|80    |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_104                                                                       |    14|
|81    |  grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278                   |cos_lut_ap_fixed_12_6_5_3_0_s_4                                                                                       |   327|
|82    |    luTdex1_V_reg_773_reg                                    |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__16                                             |     8|
|83    |    myproject_dcmp_64ns_64ns_1_2_1_U11                       |myproject_dcmp_64ns_64ns_1_2_1_94                                                                                     |   143|
|84    |    myproject_dcmp_64ns_64ns_1_2_1_U12                       |myproject_dcmp_64ns_64ns_1_2_1_95                                                                                     |    10|
|85    |    myproject_dcmp_64ns_64ns_1_2_1_U13                       |myproject_dcmp_64ns_64ns_1_2_1_96                                                                                     |    25|
|86    |    myproject_dcmp_64ns_64ns_1_2_1_U14                       |myproject_dcmp_64ns_64ns_1_2_1_97                                                                                     |    10|
|87    |  grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287                   |cos_lut_ap_fixed_12_6_5_3_0_s_5                                                                                       |   343|
|88    |    luTdex1_V_reg_773_reg                                    |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__17                                             |     8|
|89    |    myproject_dcmp_64ns_64ns_1_2_1_U11                       |myproject_dcmp_64ns_64ns_1_2_1_86                                                                                     |   143|
|90    |    myproject_dcmp_64ns_64ns_1_2_1_U12                       |myproject_dcmp_64ns_64ns_1_2_1_87                                                                                     |    10|
|91    |    myproject_dcmp_64ns_64ns_1_2_1_U13                       |myproject_dcmp_64ns_64ns_1_2_1_88                                                                                     |    20|
|92    |    myproject_dcmp_64ns_64ns_1_2_1_U14                       |myproject_dcmp_64ns_64ns_1_2_1_89                                                                                     |    10|
|93    |    sincos1_0_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_90                                                                            |    18|
|94    |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_93                                                                        |    18|
|95    |    sincos1_1_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_91                                                                            |    11|
|96    |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_92                                                                        |    11|
|97    |  grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296                   |cos_lut_ap_fixed_12_6_5_3_0_s_6                                                                                       |   327|
|98    |    luTdex1_V_reg_773_reg                                    |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__10                                             |     8|
|99    |    myproject_dcmp_64ns_64ns_1_2_1_U11                       |myproject_dcmp_64ns_64ns_1_2_1_82                                                                                     |   143|
|100   |    myproject_dcmp_64ns_64ns_1_2_1_U12                       |myproject_dcmp_64ns_64ns_1_2_1_83                                                                                     |    10|
|101   |    myproject_dcmp_64ns_64ns_1_2_1_U13                       |myproject_dcmp_64ns_64ns_1_2_1_84                                                                                     |    25|
|102   |    myproject_dcmp_64ns_64ns_1_2_1_U14                       |myproject_dcmp_64ns_64ns_1_2_1_85                                                                                     |    10|
|103   |  grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305                   |cos_lut_ap_fixed_12_6_5_3_0_s_7                                                                                       |   392|
|104   |    luTdex1_V_reg_773_reg                                    |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__18                                             |     8|
|105   |    myproject_dcmp_64ns_64ns_1_2_1_U11                       |myproject_dcmp_64ns_64ns_1_2_1_74                                                                                     |   143|
|106   |    myproject_dcmp_64ns_64ns_1_2_1_U12                       |myproject_dcmp_64ns_64ns_1_2_1_75                                                                                     |    10|
|107   |    myproject_dcmp_64ns_64ns_1_2_1_U13                       |myproject_dcmp_64ns_64ns_1_2_1_76                                                                                     |    20|
|108   |    myproject_dcmp_64ns_64ns_1_2_1_U14                       |myproject_dcmp_64ns_64ns_1_2_1_77                                                                                     |    10|
|109   |    sincos1_0_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_78                                                                            |    15|
|110   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_81                                                                        |    15|
|111   |    sincos1_1_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_79                                                                            |    15|
|112   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_80                                                                        |    15|
|113   |  grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314                   |sin_lut_ap_fixed_12_6_5_3_0_s                                                                                         |   336|
|114   |    octant_V_reg_748_reg                                     |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__22                                             |     8|
|115   |    myproject_dcmp_64ns_64ns_1_2_1_U1                        |myproject_dcmp_64ns_64ns_1_2_1_70                                                                                     |   150|
|116   |    myproject_dcmp_64ns_64ns_1_2_1_U2                        |myproject_dcmp_64ns_64ns_1_2_1_71                                                                                     |    11|
|117   |    myproject_dcmp_64ns_64ns_1_2_1_U3                        |myproject_dcmp_64ns_64ns_1_2_1_72                                                                                     |    11|
|118   |    myproject_dcmp_64ns_64ns_1_2_1_U4                        |myproject_dcmp_64ns_64ns_1_2_1_73                                                                                     |    21|
|119   |  grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323                   |sin_lut_ap_fixed_12_6_5_3_0_s_8                                                                                       |   363|
|120   |    octant_V_reg_748_reg                                     |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__11                                             |     8|
|121   |    myproject_dcmp_64ns_64ns_1_2_1_U1                        |myproject_dcmp_64ns_64ns_1_2_1_62                                                                                     |   150|
|122   |    myproject_dcmp_64ns_64ns_1_2_1_U2                        |myproject_dcmp_64ns_64ns_1_2_1_63                                                                                     |    11|
|123   |    myproject_dcmp_64ns_64ns_1_2_1_U3                        |myproject_dcmp_64ns_64ns_1_2_1_64                                                                                     |    11|
|124   |    myproject_dcmp_64ns_64ns_1_2_1_U4                        |myproject_dcmp_64ns_64ns_1_2_1_65                                                                                     |    20|
|125   |    sincos1_0_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_66                                                                            |     6|
|126   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_69                                                                        |     6|
|127   |    sincos1_1_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_67                                                                            |    16|
|128   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_68                                                                        |    16|
|129   |  grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332                   |sin_lut_ap_fixed_12_6_5_3_0_s_9                                                                                       |   336|
|130   |    octant_V_reg_748_reg                                     |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__13                                             |     8|
|131   |    myproject_dcmp_64ns_64ns_1_2_1_U1                        |myproject_dcmp_64ns_64ns_1_2_1_58                                                                                     |   150|
|132   |    myproject_dcmp_64ns_64ns_1_2_1_U2                        |myproject_dcmp_64ns_64ns_1_2_1_59                                                                                     |    11|
|133   |    myproject_dcmp_64ns_64ns_1_2_1_U3                        |myproject_dcmp_64ns_64ns_1_2_1_60                                                                                     |    11|
|134   |    myproject_dcmp_64ns_64ns_1_2_1_U4                        |myproject_dcmp_64ns_64ns_1_2_1_61                                                                                     |    21|
|135   |  grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341                   |sin_lut_ap_fixed_12_6_5_3_0_s_10                                                                                      |   362|
|136   |    octant_V_reg_748_reg                                     |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__21                                             |     8|
|137   |    myproject_dcmp_64ns_64ns_1_2_1_U1                        |myproject_dcmp_64ns_64ns_1_2_1_50                                                                                     |   150|
|138   |    myproject_dcmp_64ns_64ns_1_2_1_U2                        |myproject_dcmp_64ns_64ns_1_2_1_51                                                                                     |    11|
|139   |    myproject_dcmp_64ns_64ns_1_2_1_U3                        |myproject_dcmp_64ns_64ns_1_2_1_52                                                                                     |    11|
|140   |    myproject_dcmp_64ns_64ns_1_2_1_U4                        |myproject_dcmp_64ns_64ns_1_2_1_53                                                                                     |    20|
|141   |    sincos1_0_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_54                                                                            |     6|
|142   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_57                                                                        |     6|
|143   |    sincos1_1_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_55                                                                            |    16|
|144   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_56                                                                        |    16|
|145   |  grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350                   |sin_lut_ap_fixed_12_6_5_3_0_s_11                                                                                      |   328|
|146   |    octant_V_reg_748_reg                                     |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__2                                              |     8|
|147   |    myproject_dcmp_64ns_64ns_1_2_1_U1                        |myproject_dcmp_64ns_64ns_1_2_1_46                                                                                     |   150|
|148   |    myproject_dcmp_64ns_64ns_1_2_1_U2                        |myproject_dcmp_64ns_64ns_1_2_1_47                                                                                     |    11|
|149   |    myproject_dcmp_64ns_64ns_1_2_1_U3                        |myproject_dcmp_64ns_64ns_1_2_1_48                                                                                     |    11|
|150   |    myproject_dcmp_64ns_64ns_1_2_1_U4                        |myproject_dcmp_64ns_64ns_1_2_1_49                                                                                     |    21|
|151   |  grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359                   |sin_lut_ap_fixed_12_6_5_3_0_s_12                                                                                      |   346|
|152   |    octant_V_reg_748_reg                                     |mul_ln700_3_reg_1833_reg_funnel__2                                                                                    |     8|
|153   |    myproject_dcmp_64ns_64ns_1_2_1_U1                        |myproject_dcmp_64ns_64ns_1_2_1_38                                                                                     |   150|
|154   |    myproject_dcmp_64ns_64ns_1_2_1_U2                        |myproject_dcmp_64ns_64ns_1_2_1_39                                                                                     |    11|
|155   |    myproject_dcmp_64ns_64ns_1_2_1_U3                        |myproject_dcmp_64ns_64ns_1_2_1_40                                                                                     |    11|
|156   |    myproject_dcmp_64ns_64ns_1_2_1_U4                        |myproject_dcmp_64ns_64ns_1_2_1_41                                                                                     |    20|
|157   |    sincos1_0_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_42                                                                            |     6|
|158   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_45                                                                        |     6|
|159   |    sincos1_1_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_43                                                                            |    16|
|160   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_44                                                                        |    16|
|161   |  grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368                   |sin_lut_ap_fixed_12_6_5_3_0_s_13                                                                                      |   353|
|162   |    octant_V_reg_748_reg                                     |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__5                                              |     8|
|163   |    myproject_dcmp_64ns_64ns_1_2_1_U1                        |myproject_dcmp_64ns_64ns_1_2_1_34                                                                                     |   150|
|164   |    myproject_dcmp_64ns_64ns_1_2_1_U2                        |myproject_dcmp_64ns_64ns_1_2_1_35                                                                                     |    11|
|165   |    myproject_dcmp_64ns_64ns_1_2_1_U3                        |myproject_dcmp_64ns_64ns_1_2_1_36                                                                                     |    11|
|166   |    myproject_dcmp_64ns_64ns_1_2_1_U4                        |myproject_dcmp_64ns_64ns_1_2_1_37                                                                                     |    21|
|167   |  grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377                   |sin_lut_ap_fixed_12_6_5_3_0_s_14                                                                                      |   359|
|168   |    octant_V_reg_748_reg                                     |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377/octant_V_reg_748_reg_funnel                                                 |     8|
|169   |    myproject_dcmp_64ns_64ns_1_2_1_U1                        |myproject_dcmp_64ns_64ns_1_2_1_26                                                                                     |   151|
|170   |    myproject_dcmp_64ns_64ns_1_2_1_U2                        |myproject_dcmp_64ns_64ns_1_2_1_27                                                                                     |    11|
|171   |    myproject_dcmp_64ns_64ns_1_2_1_U3                        |myproject_dcmp_64ns_64ns_1_2_1_28                                                                                     |    11|
|172   |    myproject_dcmp_64ns_64ns_1_2_1_U4                        |myproject_dcmp_64ns_64ns_1_2_1_29                                                                                     |    20|
|173   |    sincos1_0_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_30                                                                            |     6|
|174   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_33                                                                        |     6|
|175   |    sincos1_1_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_31                                                                            |    16|
|176   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_32                                                                        |    16|
|177   |  grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386                   |sin_lut_ap_fixed_12_6_5_3_0_s_15                                                                                      |   339|
|178   |    octant_V_reg_748_reg                                     |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__24                                             |     8|
|179   |    myproject_dcmp_64ns_64ns_1_2_1_U1                        |myproject_dcmp_64ns_64ns_1_2_1_22                                                                                     |   150|
|180   |    myproject_dcmp_64ns_64ns_1_2_1_U2                        |myproject_dcmp_64ns_64ns_1_2_1_23                                                                                     |    11|
|181   |    myproject_dcmp_64ns_64ns_1_2_1_U3                        |myproject_dcmp_64ns_64ns_1_2_1_24                                                                                     |    11|
|182   |    myproject_dcmp_64ns_64ns_1_2_1_U4                        |myproject_dcmp_64ns_64ns_1_2_1_25                                                                                     |    21|
|183   |  grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395                   |sin_lut_ap_fixed_12_6_5_3_0_s_16                                                                                      |   362|
|184   |    octant_V_reg_748_reg                                     |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel                                                 |     8|
|185   |    myproject_dcmp_64ns_64ns_1_2_1_U1                        |myproject_dcmp_64ns_64ns_1_2_1                                                                                        |   150|
|186   |    myproject_dcmp_64ns_64ns_1_2_1_U2                        |myproject_dcmp_64ns_64ns_1_2_1_19                                                                                     |    11|
|187   |    myproject_dcmp_64ns_64ns_1_2_1_U3                        |myproject_dcmp_64ns_64ns_1_2_1_20                                                                                     |    11|
|188   |    myproject_dcmp_64ns_64ns_1_2_1_U4                        |myproject_dcmp_64ns_64ns_1_2_1_21                                                                                     |    37|
|189   |    sincos1_0_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0                                                                               |    11|
|190   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom                                                                           |    11|
|191   |    sincos1_1_U                                              |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1                                                                               |    10|
|192   |      sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U          |sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom                                                                           |    10|
|193   |  myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36          |myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1                                                                         |    62|
|194   |    myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U |myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18                                                                |    62|
|195   |      p                                                      |\myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36/myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_DSP48_18_U/p_funnel  |     8|
|196   |  myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20              |myproject_mac_muladd_12s_10ns_18ns_18_1_1                                                                             |     9|
|197   |    myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4_U      |myproject_mac_muladd_12s_10ns_18ns_18_1_1_DSP48_4                                                                     |     9|
|198   |      p                                                      |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__19                                             |     8|
|199   |  myproject_mac_muladd_12s_20s_24ns_24_1_1_U23               |myproject_mac_muladd_12s_20s_24ns_24_1_1                                                                              |     8|
|200   |    myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7_U       |myproject_mac_muladd_12s_20s_24ns_24_1_1_DSP48_7                                                                      |     8|
|201   |      p                                                      |mul_ln1192_9_reg_1898_reg_funnel__9                                                                                   |     8|
|202   |  myproject_mac_muladd_12s_7s_18s_18_1_1_U22                 |myproject_mac_muladd_12s_7s_18s_18_1_1                                                                                |    20|
|203   |    myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6_U         |myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6                                                                        |    20|
|204   |      p                                                      |\myproject_mac_muladd_12s_7s_18s_18_1_1_U22/myproject_mac_muladd_12s_7s_18s_18_1_1_DSP48_6_U/p_funnel                 |     8|
|205   |  myproject_mac_muladd_12s_8s_18s_20_1_1_U31                 |myproject_mac_muladd_12s_8s_18s_20_1_1                                                                                |     8|
|206   |    myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U        |myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13                                                                       |     8|
|207   |      p                                                      |\myproject_mac_muladd_12s_8s_18s_20_1_1_U31/myproject_mac_muladd_12s_8s_18s_20_1_1_DSP48_13_U/p_funnel                |     8|
|208   |  myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21               |myproject_mac_muladd_12s_9ns_11ns_18_1_1                                                                              |     8|
|209   |    myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5_U       |myproject_mac_muladd_12s_9ns_11ns_18_1_1_DSP48_5                                                                      |     8|
|210   |      p                                                      |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__15                                             |     8|
|211   |  myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18               |myproject_mac_muladd_12s_9ns_13ns_18_1_1                                                                              |     8|
|212   |    myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2_U       |myproject_mac_muladd_12s_9ns_13ns_18_1_1_DSP48_2                                                                      |     8|
|213   |      p                                                      |\grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395/octant_V_reg_748_reg_funnel__4                                              |     8|
|214   |  myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24               |myproject_mac_mulsub_14s_14s_18ns_18_1_1                                                                              |    22|
|215   |    myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U       |myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8                                                                      |    22|
|216   |      p                                                      |\myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24/myproject_mac_mulsub_14s_14s_18ns_18_1_1_DSP48_8_U/p_funnel             |     8|
|217   |  myproject_mul_mul_12s_12s_24_1_1_U29                       |myproject_mul_mul_12s_12s_24_1_1                                                                                      |    30|
|218   |    myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U               |myproject_mul_mul_12s_12s_24_1_1_DSP48_9_18                                                                           |    30|
|219   |      p_cvt                                                  |\myproject_mul_mul_12s_12s_24_1_1_U30/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt_funnel__1                      |     8|
|220   |  myproject_mul_mul_12s_12s_24_1_1_U30                       |myproject_mul_mul_12s_12s_24_1_1_17                                                                                   |    38|
|221   |    myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U               |myproject_mul_mul_12s_12s_24_1_1_DSP48_9                                                                              |    38|
|222   |      p_cvt                                                  |\myproject_mul_mul_12s_12s_24_1_1_U30/myproject_mul_mul_12s_12s_24_1_1_DSP48_9_U/p_cvt_funnel                         |     8|
|223   |  myproject_mul_mul_14s_14s_28_1_1_U26                       |myproject_mul_mul_14s_14s_28_1_1                                                                                      |    22|
|224   |    myproject_mul_mul_14s_14s_28_1_1_DSP48_10_U              |myproject_mul_mul_14s_14s_28_1_1_DSP48_10                                                                             |    22|
|225   |      p_cvt                                                  |\myproject_mul_mul_14s_14s_28_1_1_U26/myproject_mul_mul_14s_14s_28_1_1_DSP48_10_U/p_cvt_funnel                        |     8|
+------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2838.301 ; gain = 692.879 ; free physical = 35810 ; free virtual = 82052
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2838.301 ; gain = 692.879 ; free physical = 35814 ; free virtual = 82056
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2838.305 ; gain = 692.879 ; free physical = 35892 ; free virtual = 82134
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2848.207 ; gain = 0.000 ; free physical = 35883 ; free virtual = 82125
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377/sincos1_0_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377/sincos1_1_U/sin_lut_ap_fixed_12_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'myproject_ap_dcmp_0_no_dsp_64' instantiated as 'grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233/myproject_dcmp_64ns_64ns_1_2_1_U11/myproject_ap_dcmp_0_no_dsp_64_u'. 76 instances of this cell are unresolved black boxes. [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-12,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:75]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2968.766 ; gain = 0.000 ; free physical = 35775 ; free virtual = 82017
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 67 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 76 instances

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:26 . Memory (MB): peak = 2968.766 ; gain = 831.602 ; free physical = 35921 ; free virtual = 82163
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 15:42:17 2023...
***** VIVADO SYNTHESIS COMPLETED IN 0h1m47s *****
INFO: [HLS 200-112] Total elapsed time: 231.75 seconds; peak allocated memory: 565.113 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Feb 26 15:42:28 2023...
