<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vgatest.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_driver.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_driver.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga_driver.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_driver.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_driver.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_driver.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_driver.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_driver.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vga_driver.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga_driver.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vga_driver.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vga_driver.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vga_driver.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_driver.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vga_driver.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_driver.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_driver.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vga_driver.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vga_driver.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vga_driver.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_driver.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vga_driver.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_driver.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_driver_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vga_driver_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_driver_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vga_driver_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vga_driver_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vga_driver_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_driver_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_driver_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vga_driver_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vga_driver_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_driver_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_driver_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vga_driver_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vga_driver_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_driver_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1623047396" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1623047396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623047396" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-673119642834880546" xil_pn:start_ts="1623047396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623048571" xil_pn:in_ck="-7186897569817762205" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7965403200199490938" xil_pn:start_ts="1623048571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/pic.ngc"/>
      <outfile xil_pn:name="ipcore_dir/pic.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623047396" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1137822720375479712" xil_pn:start_ts="1623047396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623047396" xil_pn:in_ck="2640053154238025010" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1623047396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623047396" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="820562376207057104" xil_pn:start_ts="1623047396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623122983" xil_pn:in_ck="3985432761592400613" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="462195920057074389" xil_pn:start_ts="1623122975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga_driver.lso"/>
      <outfile xil_pn:name="vga_driver.ngc"/>
      <outfile xil_pn:name="vga_driver.ngr"/>
      <outfile xil_pn:name="vga_driver.prj"/>
      <outfile xil_pn:name="vga_driver.stx"/>
      <outfile xil_pn:name="vga_driver.syr"/>
      <outfile xil_pn:name="vga_driver.xst"/>
      <outfile xil_pn:name="vga_driver_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1623047657" xil_pn:in_ck="6126361805725296105" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8768071188739404555" xil_pn:start_ts="1623047657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623122988" xil_pn:in_ck="-8729591022094601079" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7768960218799413415" xil_pn:start_ts="1623122983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga_driver.bld"/>
      <outfile xil_pn:name="vga_driver.ngd"/>
      <outfile xil_pn:name="vga_driver_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1623122994" xil_pn:in_ck="-6590804140325886343" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="111412226054857016" xil_pn:start_ts="1623122988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vga_driver.pcf"/>
      <outfile xil_pn:name="vga_driver_map.map"/>
      <outfile xil_pn:name="vga_driver_map.mrp"/>
      <outfile xil_pn:name="vga_driver_map.ncd"/>
      <outfile xil_pn:name="vga_driver_map.ngm"/>
      <outfile xil_pn:name="vga_driver_map.xrpt"/>
      <outfile xil_pn:name="vga_driver_summary.xml"/>
      <outfile xil_pn:name="vga_driver_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1623123004" xil_pn:in_ck="-1232933607995299054" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1623122994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vga_driver.ncd"/>
      <outfile xil_pn:name="vga_driver.pad"/>
      <outfile xil_pn:name="vga_driver.par"/>
      <outfile xil_pn:name="vga_driver.ptwx"/>
      <outfile xil_pn:name="vga_driver.unroutes"/>
      <outfile xil_pn:name="vga_driver.xpi"/>
      <outfile xil_pn:name="vga_driver_pad.csv"/>
      <outfile xil_pn:name="vga_driver_pad.txt"/>
      <outfile xil_pn:name="vga_driver_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1623123012" xil_pn:in_ck="-6114072969903118324" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1623123004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_driver.bgn"/>
      <outfile xil_pn:name="vga_driver.bit"/>
      <outfile xil_pn:name="vga_driver.drc"/>
      <outfile xil_pn:name="vga_driver.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1623122915" xil_pn:in_ck="-6114072969903131178" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1623122915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1623048787" xil_pn:in_ck="-6114072969903131178" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1623048785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1623123004" xil_pn:in_ck="-5391291229605281803" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1623123000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vga_driver.twr"/>
      <outfile xil_pn:name="vga_driver.twx"/>
    </transform>
  </transforms>

</generated_project>
