Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/ise/FPGA/donghoso_dieuchinhgio/testbench_isim_beh.exe" -prj "/home/ise/FPGA/donghoso_dieuchinhgio/testbench_beh.prj" "work.testbench" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/FPGA/donghoso_dieuchinhgio/tm1638.v" into library work
Analyzing Verilog file "/home/ise/FPGA/donghoso_dieuchinhgio/counter.v" into library work
Analyzing Verilog file "/home/ise/FPGA/donghoso_dieuchinhgio/Clock.v" into library work
Analyzing Verilog file "/home/ise/FPGA/donghoso_dieuchinhgio/mainblock.v" into library work
Analyzing Verilog file "/home/ise/FPGA/donghoso_dieuchinhgio/testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95056 KB
Fuse CPU Usage: 1030 ms
Compiling module Clock
Compiling module tm1638
Compiling module counter
Compiling module mainblock
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /home/ise/FPGA/donghoso_dieuchinhgio/testbench_isim_beh.exe
Fuse Memory Usage: 1178096 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 70 ms
