\doxysection{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___bank4___type_def}{}\label{struct_f_s_m_c___bank4___type_def}\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}


Flexible Static Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}{PCR4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}{SR4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}{PMEM4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}{PATT4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}{PIO4}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank4. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}\label{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PATT4@{PATT4}}
\index{PATT4@{PATT4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT4}{PATT4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PATT4}

PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC \Hypertarget{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}\label{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PCR4@{PCR4}}
\index{PCR4@{PCR4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR4}{PCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCR4}

PC Card control register 4, Address offset\+: 0x\+A0 \Hypertarget{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}\label{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PIO4@{PIO4}}
\index{PIO4@{PIO4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIO4}{PIO4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PIO4}

PC Card I/O space timing register 4, Address offset\+: 0x\+B0 \Hypertarget{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}\label{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!PMEM4@{PMEM4}}
\index{PMEM4@{PMEM4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM4}{PMEM4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMEM4}

PC Card Common memory space timing register 4, Address offset\+: 0x\+A8 \Hypertarget{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}\label{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc} 
\index{FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}!SR4@{SR4}}
\index{SR4@{SR4}!FSMC\_Bank4\_TypeDef@{FSMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR4}{SR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR4}

PC Card FIFO status and interrupt register 4, Address offset\+: 0x\+A4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
