// Seed: 2734211060
module module_0 (
    output id_0,
    output id_1
);
  logic id_3;
  assign id_1 = 1 != id_3;
  assign id_2 = id_2;
  logic id_4 = 1;
  always id_0[1^1'd0-1==1] = id_3;
endmodule
