<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>serial_reg.h source code [linux-4.14.y/include/uapi/linux/serial_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/uapi/linux/serial_reg.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>linux</a>/<a href='serial_reg.h.html'>serial_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-1.0+ WITH Linux-syscall-note */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * include/linux/serial_reg.h</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (C) 1992, 1994 by Theodore Ts'o.</i></td></tr>
<tr><th id="6">6</th><td><i> * </i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution of this file is permitted under the terms of the GNU </i></td></tr>
<tr><th id="8">8</th><td><i> * Public License (GPL)</i></td></tr>
<tr><th id="9">9</th><td><i> * </i></td></tr>
<tr><th id="10">10</th><td><i> * These are the UART port assignments, expressed as offsets from the base</i></td></tr>
<tr><th id="11">11</th><td><i> * register.  These assignments should hold for any serial port based on</i></td></tr>
<tr><th id="12">12</th><td><i> * a 8250, 16450, or 16550(A).</i></td></tr>
<tr><th id="13">13</th><td><i> */</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/_LINUX_SERIAL_REG_H">_LINUX_SERIAL_REG_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/_LINUX_SERIAL_REG_H" data-ref="_M/_LINUX_SERIAL_REG_H">_LINUX_SERIAL_REG_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><i>/*</i></td></tr>
<tr><th id="19">19</th><td><i> * DLAB=0</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/UART_RX" data-ref="_M/UART_RX">UART_RX</dfn>		0	/* In:  Receive buffer */</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/UART_TX" data-ref="_M/UART_TX">UART_TX</dfn>		0	/* Out: Transmit buffer */</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/UART_IER" data-ref="_M/UART_IER">UART_IER</dfn>	1	/* Out: Interrupt Enable Register */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/UART_IER_MSI" data-ref="_M/UART_IER_MSI">UART_IER_MSI</dfn>		0x08 /* Enable Modem status interrupt */</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/UART_IER_RLSI" data-ref="_M/UART_IER_RLSI">UART_IER_RLSI</dfn>		0x04 /* Enable receiver line status interrupt */</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/UART_IER_THRI" data-ref="_M/UART_IER_THRI">UART_IER_THRI</dfn>		0x02 /* Enable Transmitter holding register int. */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/UART_IER_RDI" data-ref="_M/UART_IER_RDI">UART_IER_RDI</dfn>		0x01 /* Enable receiver data interrupt */</u></td></tr>
<tr><th id="29">29</th><td><i>/*</i></td></tr>
<tr><th id="30">30</th><td><i> * Sleep mode for ST16650 and TI16750.  For the ST16650, EFR[4]=1</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/UART_IERX_SLEEP" data-ref="_M/UART_IERX_SLEEP">UART_IERX_SLEEP</dfn>		0x10 /* Enable sleep mode */</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/UART_IIR" data-ref="_M/UART_IIR">UART_IIR</dfn>	2	/* In:  Interrupt ID Register */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_NO_INT" data-ref="_M/UART_IIR_NO_INT">UART_IIR_NO_INT</dfn>		0x01 /* No interrupts pending */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_ID" data-ref="_M/UART_IIR_ID">UART_IIR_ID</dfn>		0x0e /* Mask for the interrupt ID */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_MSI" data-ref="_M/UART_IIR_MSI">UART_IIR_MSI</dfn>		0x00 /* Modem status interrupt */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_THRI" data-ref="_M/UART_IIR_THRI">UART_IIR_THRI</dfn>		0x02 /* Transmitter holding register empty */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_RDI" data-ref="_M/UART_IIR_RDI">UART_IIR_RDI</dfn>		0x04 /* Receiver data interrupt */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_RLSI" data-ref="_M/UART_IIR_RLSI">UART_IIR_RLSI</dfn>		0x06 /* Receiver line status interrupt */</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_BUSY" data-ref="_M/UART_IIR_BUSY">UART_IIR_BUSY</dfn>		0x07 /* DesignWare APB Busy Detect */</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_RX_TIMEOUT" data-ref="_M/UART_IIR_RX_TIMEOUT">UART_IIR_RX_TIMEOUT</dfn>	0x0c /* OMAP RX Timeout interrupt */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_XOFF" data-ref="_M/UART_IIR_XOFF">UART_IIR_XOFF</dfn>		0x10 /* OMAP XOFF/Special Character */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_CTS_RTS_DSR" data-ref="_M/UART_IIR_CTS_RTS_DSR">UART_IIR_CTS_RTS_DSR</dfn>	0x20 /* OMAP CTS/RTS/DSR Change */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/UART_FCR" data-ref="_M/UART_FCR">UART_FCR</dfn>	2	/* Out: FIFO Control Register */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_ENABLE_FIFO" data-ref="_M/UART_FCR_ENABLE_FIFO">UART_FCR_ENABLE_FIFO</dfn>	0x01 /* Enable the FIFO */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_CLEAR_RCVR" data-ref="_M/UART_FCR_CLEAR_RCVR">UART_FCR_CLEAR_RCVR</dfn>	0x02 /* Clear the RCVR FIFO */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_CLEAR_XMIT" data-ref="_M/UART_FCR_CLEAR_XMIT">UART_FCR_CLEAR_XMIT</dfn>	0x04 /* Clear the XMIT FIFO */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_DMA_SELECT" data-ref="_M/UART_FCR_DMA_SELECT">UART_FCR_DMA_SELECT</dfn>	0x08 /* For DMA applications */</u></td></tr>
<tr><th id="53">53</th><td><i>/*</i></td></tr>
<tr><th id="54">54</th><td><i> * Note: The FIFO trigger levels are chip specific:</i></td></tr>
<tr><th id="55">55</th><td><i> *	RX:76 = 00  01  10  11	TX:54 = 00  01  10  11</i></td></tr>
<tr><th id="56">56</th><td><i> * PC16550D:	 1   4   8  14		xx  xx  xx  xx</i></td></tr>
<tr><th id="57">57</th><td><i> * TI16C550A:	 1   4   8  14          xx  xx  xx  xx</i></td></tr>
<tr><th id="58">58</th><td><i> * TI16C550C:	 1   4   8  14          xx  xx  xx  xx</i></td></tr>
<tr><th id="59">59</th><td><i> * ST16C550:	 1   4   8  14		xx  xx  xx  xx</i></td></tr>
<tr><th id="60">60</th><td><i> * ST16C650:	 8  16  24  28		16   8  24  30	PORT_16650V2</i></td></tr>
<tr><th id="61">61</th><td><i> * NS16C552:	 1   4   8  14		xx  xx  xx  xx</i></td></tr>
<tr><th id="62">62</th><td><i> * ST16C654:	 8  16  56  60		 8  16  32  56	PORT_16654</i></td></tr>
<tr><th id="63">63</th><td><i> * TI16C750:	 1  16  32  56		xx  xx  xx  xx	PORT_16750</i></td></tr>
<tr><th id="64">64</th><td><i> * TI16C752:	 8  16  56  60		 8  16  32  56</i></td></tr>
<tr><th id="65">65</th><td><i> * Tegra:	 1   4   8  14		16   8   4   1	PORT_TEGRA</i></td></tr>
<tr><th id="66">66</th><td><i> */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_R_TRIG_00" data-ref="_M/UART_FCR_R_TRIG_00">UART_FCR_R_TRIG_00</dfn>	0x00</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_R_TRIG_01" data-ref="_M/UART_FCR_R_TRIG_01">UART_FCR_R_TRIG_01</dfn>	0x40</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_R_TRIG_10" data-ref="_M/UART_FCR_R_TRIG_10">UART_FCR_R_TRIG_10</dfn>	0x80</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_R_TRIG_11" data-ref="_M/UART_FCR_R_TRIG_11">UART_FCR_R_TRIG_11</dfn>	0xc0</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_T_TRIG_00" data-ref="_M/UART_FCR_T_TRIG_00">UART_FCR_T_TRIG_00</dfn>	0x00</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_T_TRIG_01" data-ref="_M/UART_FCR_T_TRIG_01">UART_FCR_T_TRIG_01</dfn>	0x10</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_T_TRIG_10" data-ref="_M/UART_FCR_T_TRIG_10">UART_FCR_T_TRIG_10</dfn>	0x20</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_T_TRIG_11" data-ref="_M/UART_FCR_T_TRIG_11">UART_FCR_T_TRIG_11</dfn>	0x30</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_TRIGGER_MASK" data-ref="_M/UART_FCR_TRIGGER_MASK">UART_FCR_TRIGGER_MASK</dfn>	0xC0 /* Mask for the FIFO trigger range */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_TRIGGER_1" data-ref="_M/UART_FCR_TRIGGER_1">UART_FCR_TRIGGER_1</dfn>	0x00 /* Mask for trigger set at 1 */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_TRIGGER_4" data-ref="_M/UART_FCR_TRIGGER_4">UART_FCR_TRIGGER_4</dfn>	0x40 /* Mask for trigger set at 4 */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_TRIGGER_8" data-ref="_M/UART_FCR_TRIGGER_8">UART_FCR_TRIGGER_8</dfn>	0x80 /* Mask for trigger set at 8 */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_TRIGGER_14" data-ref="_M/UART_FCR_TRIGGER_14">UART_FCR_TRIGGER_14</dfn>	0xC0 /* Mask for trigger set at 14 */</u></td></tr>
<tr><th id="81">81</th><td><i>/* 16650 definitions */</i></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/UART_FCR6_R_TRIGGER_8" data-ref="_M/UART_FCR6_R_TRIGGER_8">UART_FCR6_R_TRIGGER_8</dfn>	0x00 /* Mask for receive trigger set at 1 */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/UART_FCR6_R_TRIGGER_16" data-ref="_M/UART_FCR6_R_TRIGGER_16">UART_FCR6_R_TRIGGER_16</dfn>	0x40 /* Mask for receive trigger set at 4 */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/UART_FCR6_R_TRIGGER_24" data-ref="_M/UART_FCR6_R_TRIGGER_24">UART_FCR6_R_TRIGGER_24</dfn>  0x80 /* Mask for receive trigger set at 8 */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/UART_FCR6_R_TRIGGER_28" data-ref="_M/UART_FCR6_R_TRIGGER_28">UART_FCR6_R_TRIGGER_28</dfn>	0xC0 /* Mask for receive trigger set at 14 */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/UART_FCR6_T_TRIGGER_16" data-ref="_M/UART_FCR6_T_TRIGGER_16">UART_FCR6_T_TRIGGER_16</dfn>	0x00 /* Mask for transmit trigger set at 16 */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/UART_FCR6_T_TRIGGER_8" data-ref="_M/UART_FCR6_T_TRIGGER_8">UART_FCR6_T_TRIGGER_8</dfn>	0x10 /* Mask for transmit trigger set at 8 */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/UART_FCR6_T_TRIGGER_24" data-ref="_M/UART_FCR6_T_TRIGGER_24">UART_FCR6_T_TRIGGER_24</dfn>  0x20 /* Mask for transmit trigger set at 24 */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/UART_FCR6_T_TRIGGER_30" data-ref="_M/UART_FCR6_T_TRIGGER_30">UART_FCR6_T_TRIGGER_30</dfn>	0x30 /* Mask for transmit trigger set at 30 */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/UART_FCR7_64BYTE" data-ref="_M/UART_FCR7_64BYTE">UART_FCR7_64BYTE</dfn>	0x20 /* Go into 64 byte mode (TI16C750 and</u></td></tr>
<tr><th id="91">91</th><td><u>					some Freescale UARTs) */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_R_TRIG_SHIFT" data-ref="_M/UART_FCR_R_TRIG_SHIFT">UART_FCR_R_TRIG_SHIFT</dfn>		6</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_R_TRIG_BITS" data-ref="_M/UART_FCR_R_TRIG_BITS">UART_FCR_R_TRIG_BITS</dfn>(x)		\</u></td></tr>
<tr><th id="95">95</th><td><u>	(((x) &amp; UART_FCR_TRIGGER_MASK) &gt;&gt; UART_FCR_R_TRIG_SHIFT)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_R_TRIG_MAX_STATE" data-ref="_M/UART_FCR_R_TRIG_MAX_STATE">UART_FCR_R_TRIG_MAX_STATE</dfn>	4</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/UART_LCR" data-ref="_M/UART_LCR">UART_LCR</dfn>	3	/* Out: Line Control Register */</u></td></tr>
<tr><th id="99">99</th><td><i>/*</i></td></tr>
<tr><th id="100">100</th><td><i> * Note: if the word length is 5 bits (UART_LCR_WLEN5), then setting </i></td></tr>
<tr><th id="101">101</th><td><i> * UART_LCR_STOP will select 1.5 stop bits, not 2 stop bits.</i></td></tr>
<tr><th id="102">102</th><td><i> */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_DLAB" data-ref="_M/UART_LCR_DLAB">UART_LCR_DLAB</dfn>		0x80 /* Divisor latch access bit */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_SBC" data-ref="_M/UART_LCR_SBC">UART_LCR_SBC</dfn>		0x40 /* Set break control */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_SPAR" data-ref="_M/UART_LCR_SPAR">UART_LCR_SPAR</dfn>		0x20 /* Stick parity (?) */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_EPAR" data-ref="_M/UART_LCR_EPAR">UART_LCR_EPAR</dfn>		0x10 /* Even parity select */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_PARITY" data-ref="_M/UART_LCR_PARITY">UART_LCR_PARITY</dfn>		0x08 /* Parity Enable */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_STOP" data-ref="_M/UART_LCR_STOP">UART_LCR_STOP</dfn>		0x04 /* Stop bits: 0=1 bit, 1=2 bits */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_WLEN5" data-ref="_M/UART_LCR_WLEN5">UART_LCR_WLEN5</dfn>		0x00 /* Wordlength: 5 bits */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_WLEN6" data-ref="_M/UART_LCR_WLEN6">UART_LCR_WLEN6</dfn>		0x01 /* Wordlength: 6 bits */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_WLEN7" data-ref="_M/UART_LCR_WLEN7">UART_LCR_WLEN7</dfn>		0x02 /* Wordlength: 7 bits */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_WLEN8" data-ref="_M/UART_LCR_WLEN8">UART_LCR_WLEN8</dfn>		0x03 /* Wordlength: 8 bits */</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/*</i></td></tr>
<tr><th id="115">115</th><td><i> * Access to some registers depends on register access / configuration</i></td></tr>
<tr><th id="116">116</th><td><i> * mode.</i></td></tr>
<tr><th id="117">117</th><td><i> */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_CONF_MODE_A" data-ref="_M/UART_LCR_CONF_MODE_A">UART_LCR_CONF_MODE_A</dfn>	UART_LCR_DLAB	/* Configutation mode A */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/UART_LCR_CONF_MODE_B" data-ref="_M/UART_LCR_CONF_MODE_B">UART_LCR_CONF_MODE_B</dfn>	0xBF		/* Configutation mode B */</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/UART_MCR" data-ref="_M/UART_MCR">UART_MCR</dfn>	4	/* Out: Modem Control Register */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/UART_MCR_CLKSEL" data-ref="_M/UART_MCR_CLKSEL">UART_MCR_CLKSEL</dfn>		0x80 /* Divide clock by 4 (TI16C752, EFR[4]=1) */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/UART_MCR_TCRTLR" data-ref="_M/UART_MCR_TCRTLR">UART_MCR_TCRTLR</dfn>		0x40 /* Access TCR/TLR (TI16C752, EFR[4]=1) */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/UART_MCR_XONANY" data-ref="_M/UART_MCR_XONANY">UART_MCR_XONANY</dfn>		0x20 /* Enable Xon Any (TI16C752, EFR[4]=1) */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/UART_MCR_AFE" data-ref="_M/UART_MCR_AFE">UART_MCR_AFE</dfn>		0x20 /* Enable auto-RTS/CTS (TI16C550C/TI16C750) */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/UART_MCR_LOOP" data-ref="_M/UART_MCR_LOOP">UART_MCR_LOOP</dfn>		0x10 /* Enable loopback test mode */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/UART_MCR_OUT2" data-ref="_M/UART_MCR_OUT2">UART_MCR_OUT2</dfn>		0x08 /* Out2 complement */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/UART_MCR_OUT1" data-ref="_M/UART_MCR_OUT1">UART_MCR_OUT1</dfn>		0x04 /* Out1 complement */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/UART_MCR_RTS" data-ref="_M/UART_MCR_RTS">UART_MCR_RTS</dfn>		0x02 /* RTS complement */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/UART_MCR_DTR" data-ref="_M/UART_MCR_DTR">UART_MCR_DTR</dfn>		0x01 /* DTR complement */</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/UART_LSR" data-ref="_M/UART_LSR">UART_LSR</dfn>	5	/* In:  Line Status Register */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/UART_LSR_FIFOE" data-ref="_M/UART_LSR_FIFOE">UART_LSR_FIFOE</dfn>		0x80 /* Fifo error */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/UART_LSR_TEMT" data-ref="_M/UART_LSR_TEMT">UART_LSR_TEMT</dfn>		0x40 /* Transmitter empty */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/UART_LSR_THRE" data-ref="_M/UART_LSR_THRE">UART_LSR_THRE</dfn>		0x20 /* Transmit-hold-register empty */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/UART_LSR_BI" data-ref="_M/UART_LSR_BI">UART_LSR_BI</dfn>		0x10 /* Break interrupt indicator */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/UART_LSR_FE" data-ref="_M/UART_LSR_FE">UART_LSR_FE</dfn>		0x08 /* Frame error indicator */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/UART_LSR_PE" data-ref="_M/UART_LSR_PE">UART_LSR_PE</dfn>		0x04 /* Parity error indicator */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/UART_LSR_OE" data-ref="_M/UART_LSR_OE">UART_LSR_OE</dfn>		0x02 /* Overrun error indicator */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/UART_LSR_DR" data-ref="_M/UART_LSR_DR">UART_LSR_DR</dfn>		0x01 /* Receiver data ready */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/UART_LSR_BRK_ERROR_BITS" data-ref="_M/UART_LSR_BRK_ERROR_BITS">UART_LSR_BRK_ERROR_BITS</dfn>	0x1E /* BI, FE, PE, OE bits */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/UART_MSR" data-ref="_M/UART_MSR">UART_MSR</dfn>	6	/* In:  Modem Status Register */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/UART_MSR_DCD" data-ref="_M/UART_MSR_DCD">UART_MSR_DCD</dfn>		0x80 /* Data Carrier Detect */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/UART_MSR_RI" data-ref="_M/UART_MSR_RI">UART_MSR_RI</dfn>		0x40 /* Ring Indicator */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/UART_MSR_DSR" data-ref="_M/UART_MSR_DSR">UART_MSR_DSR</dfn>		0x20 /* Data Set Ready */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/UART_MSR_CTS" data-ref="_M/UART_MSR_CTS">UART_MSR_CTS</dfn>		0x10 /* Clear to Send */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/UART_MSR_DDCD" data-ref="_M/UART_MSR_DDCD">UART_MSR_DDCD</dfn>		0x08 /* Delta DCD */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/UART_MSR_TERI" data-ref="_M/UART_MSR_TERI">UART_MSR_TERI</dfn>		0x04 /* Trailing edge ring indicator */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/UART_MSR_DDSR" data-ref="_M/UART_MSR_DDSR">UART_MSR_DDSR</dfn>		0x02 /* Delta DSR */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/UART_MSR_DCTS" data-ref="_M/UART_MSR_DCTS">UART_MSR_DCTS</dfn>		0x01 /* Delta CTS */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/UART_MSR_ANY_DELTA" data-ref="_M/UART_MSR_ANY_DELTA">UART_MSR_ANY_DELTA</dfn>	0x0F /* Any of the delta bits! */</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/UART_SCR" data-ref="_M/UART_SCR">UART_SCR</dfn>	7	/* I/O: Scratch Register */</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i>/*</i></td></tr>
<tr><th id="157">157</th><td><i> * DLAB=1</i></td></tr>
<tr><th id="158">158</th><td><i> */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/UART_DLL" data-ref="_M/UART_DLL">UART_DLL</dfn>	0	/* Out: Divisor Latch Low */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/UART_DLM" data-ref="_M/UART_DLM">UART_DLM</dfn>	1	/* Out: Divisor Latch High */</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i>/*</i></td></tr>
<tr><th id="163">163</th><td><i> * LCR=0xBF (or DLAB=1 for 16C660)</i></td></tr>
<tr><th id="164">164</th><td><i> */</i></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/UART_EFR" data-ref="_M/UART_EFR">UART_EFR</dfn>	2	/* I/O: Extended Features Register */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/UART_XR_EFR" data-ref="_M/UART_XR_EFR">UART_XR_EFR</dfn>	9	/* I/O: Extended Features Register (XR17D15x) */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/UART_EFR_CTS" data-ref="_M/UART_EFR_CTS">UART_EFR_CTS</dfn>		0x80 /* CTS flow control */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/UART_EFR_RTS" data-ref="_M/UART_EFR_RTS">UART_EFR_RTS</dfn>		0x40 /* RTS flow control */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/UART_EFR_SCD" data-ref="_M/UART_EFR_SCD">UART_EFR_SCD</dfn>		0x20 /* Special character detect */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/UART_EFR_ECB" data-ref="_M/UART_EFR_ECB">UART_EFR_ECB</dfn>		0x10 /* Enhanced control bit */</u></td></tr>
<tr><th id="171">171</th><td><i>/*</i></td></tr>
<tr><th id="172">172</th><td><i> * the low four bits control software flow control</i></td></tr>
<tr><th id="173">173</th><td><i> */</i></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i>/*</i></td></tr>
<tr><th id="176">176</th><td><i> * LCR=0xBF, TI16C752, ST16650, ST16650A, ST16654</i></td></tr>
<tr><th id="177">177</th><td><i> */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/UART_XON1" data-ref="_M/UART_XON1">UART_XON1</dfn>	4	/* I/O: Xon character 1 */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/UART_XON2" data-ref="_M/UART_XON2">UART_XON2</dfn>	5	/* I/O: Xon character 2 */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/UART_XOFF1" data-ref="_M/UART_XOFF1">UART_XOFF1</dfn>	6	/* I/O: Xoff character 1 */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/UART_XOFF2" data-ref="_M/UART_XOFF2">UART_XOFF2</dfn>	7	/* I/O: Xoff character 2 */</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>/*</i></td></tr>
<tr><th id="184">184</th><td><i> * EFR[4]=1 MCR[6]=1, TI16C752</i></td></tr>
<tr><th id="185">185</th><td><i> */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/UART_TI752_TCR" data-ref="_M/UART_TI752_TCR">UART_TI752_TCR</dfn>	6	/* I/O: transmission control register */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/UART_TI752_TLR" data-ref="_M/UART_TI752_TLR">UART_TI752_TLR</dfn>	7	/* I/O: trigger level register */</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/*</i></td></tr>
<tr><th id="190">190</th><td><i> * LCR=0xBF, XR16C85x</i></td></tr>
<tr><th id="191">191</th><td><i> */</i></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/UART_TRG" data-ref="_M/UART_TRG">UART_TRG</dfn>	0	/* FCTR bit 7 selects Rx or Tx</u></td></tr>
<tr><th id="193">193</th><td><u>				 * In: Fifo count</u></td></tr>
<tr><th id="194">194</th><td><u>				 * Out: Fifo custom trigger levels */</u></td></tr>
<tr><th id="195">195</th><td><i>/*</i></td></tr>
<tr><th id="196">196</th><td><i> * These are the definitions for the Programmable Trigger Register</i></td></tr>
<tr><th id="197">197</th><td><i> */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/UART_TRG_1" data-ref="_M/UART_TRG_1">UART_TRG_1</dfn>		0x01</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/UART_TRG_4" data-ref="_M/UART_TRG_4">UART_TRG_4</dfn>		0x04</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/UART_TRG_8" data-ref="_M/UART_TRG_8">UART_TRG_8</dfn>		0x08</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/UART_TRG_16" data-ref="_M/UART_TRG_16">UART_TRG_16</dfn>		0x10</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/UART_TRG_32" data-ref="_M/UART_TRG_32">UART_TRG_32</dfn>		0x20</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/UART_TRG_64" data-ref="_M/UART_TRG_64">UART_TRG_64</dfn>		0x40</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/UART_TRG_96" data-ref="_M/UART_TRG_96">UART_TRG_96</dfn>		0x60</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/UART_TRG_120" data-ref="_M/UART_TRG_120">UART_TRG_120</dfn>		0x78</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/UART_TRG_128" data-ref="_M/UART_TRG_128">UART_TRG_128</dfn>		0x80</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR" data-ref="_M/UART_FCTR">UART_FCTR</dfn>	1	/* Feature Control Register */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_RTS_NODELAY" data-ref="_M/UART_FCTR_RTS_NODELAY">UART_FCTR_RTS_NODELAY</dfn>	0x00  /* RTS flow control delay */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_RTS_4DELAY" data-ref="_M/UART_FCTR_RTS_4DELAY">UART_FCTR_RTS_4DELAY</dfn>	0x01</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_RTS_6DELAY" data-ref="_M/UART_FCTR_RTS_6DELAY">UART_FCTR_RTS_6DELAY</dfn>	0x02</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_RTS_8DELAY" data-ref="_M/UART_FCTR_RTS_8DELAY">UART_FCTR_RTS_8DELAY</dfn>	0x03</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_IRDA" data-ref="_M/UART_FCTR_IRDA">UART_FCTR_IRDA</dfn>		0x04  /* IrDa data encode select */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_TX_INT" data-ref="_M/UART_FCTR_TX_INT">UART_FCTR_TX_INT</dfn>	0x08  /* Tx interrupt type select */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_TRGA" data-ref="_M/UART_FCTR_TRGA">UART_FCTR_TRGA</dfn>		0x00  /* Tx/Rx 550 trigger table select */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_TRGB" data-ref="_M/UART_FCTR_TRGB">UART_FCTR_TRGB</dfn>		0x10  /* Tx/Rx 650 trigger table select */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_TRGC" data-ref="_M/UART_FCTR_TRGC">UART_FCTR_TRGC</dfn>		0x20  /* Tx/Rx 654 trigger table select */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_TRGD" data-ref="_M/UART_FCTR_TRGD">UART_FCTR_TRGD</dfn>		0x30  /* Tx/Rx 850 programmable trigger select */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_SCR_SWAP" data-ref="_M/UART_FCTR_SCR_SWAP">UART_FCTR_SCR_SWAP</dfn>	0x40  /* Scratch pad register swap */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_RX" data-ref="_M/UART_FCTR_RX">UART_FCTR_RX</dfn>		0x00  /* Programmable trigger mode select */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/UART_FCTR_TX" data-ref="_M/UART_FCTR_TX">UART_FCTR_TX</dfn>		0x80  /* Programmable trigger mode select */</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/*</i></td></tr>
<tr><th id="224">224</th><td><i> * LCR=0xBF, FCTR[6]=1</i></td></tr>
<tr><th id="225">225</th><td><i> */</i></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/UART_EMSR" data-ref="_M/UART_EMSR">UART_EMSR</dfn>	7	/* Extended Mode Select Register */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/UART_EMSR_FIFO_COUNT" data-ref="_M/UART_EMSR_FIFO_COUNT">UART_EMSR_FIFO_COUNT</dfn>	0x01  /* Rx/Tx select */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/UART_EMSR_ALT_COUNT" data-ref="_M/UART_EMSR_ALT_COUNT">UART_EMSR_ALT_COUNT</dfn>	0x02  /* Alternating count select */</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><i>/*</i></td></tr>
<tr><th id="231">231</th><td><i> * The Intel XScale on-chip UARTs define these bits</i></td></tr>
<tr><th id="232">232</th><td><i> */</i></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/UART_IER_DMAE" data-ref="_M/UART_IER_DMAE">UART_IER_DMAE</dfn>	0x80	/* DMA Requests Enable */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/UART_IER_UUE" data-ref="_M/UART_IER_UUE">UART_IER_UUE</dfn>	0x40	/* UART Unit Enable */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/UART_IER_NRZE" data-ref="_M/UART_IER_NRZE">UART_IER_NRZE</dfn>	0x20	/* NRZ coding Enable */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/UART_IER_RTOIE" data-ref="_M/UART_IER_RTOIE">UART_IER_RTOIE</dfn>	0x10	/* Receiver Time Out Interrupt Enable */</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/UART_IIR_TOD" data-ref="_M/UART_IIR_TOD">UART_IIR_TOD</dfn>	0x08	/* Character Timeout Indication Detected */</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_PXAR1" data-ref="_M/UART_FCR_PXAR1">UART_FCR_PXAR1</dfn>	0x00	/* receive FIFO threshold = 1 */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_PXAR8" data-ref="_M/UART_FCR_PXAR8">UART_FCR_PXAR8</dfn>	0x40	/* receive FIFO threshold = 8 */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_PXAR16" data-ref="_M/UART_FCR_PXAR16">UART_FCR_PXAR16</dfn>	0x80	/* receive FIFO threshold = 16 */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/UART_FCR_PXAR32" data-ref="_M/UART_FCR_PXAR32">UART_FCR_PXAR32</dfn>	0xc0	/* receive FIFO threshold = 32 */</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/*</i></td></tr>
<tr><th id="246">246</th><td><i> * These register definitions are for the 16C950</i></td></tr>
<tr><th id="247">247</th><td><i> */</i></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/UART_ASR" data-ref="_M/UART_ASR">UART_ASR</dfn>	0x01	/* Additional Status Register */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/UART_RFL" data-ref="_M/UART_RFL">UART_RFL</dfn>	0x03	/* Receiver FIFO level */</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/UART_TFL" data-ref="_M/UART_TFL">UART_TFL</dfn> 	0x04	/* Transmitter FIFO level */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/UART_ICR" data-ref="_M/UART_ICR">UART_ICR</dfn>	0x05	/* Index Control Register */</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i>/* The 16950 ICR registers */</i></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/UART_ACR" data-ref="_M/UART_ACR">UART_ACR</dfn>	0x00	/* Additional Control Register */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/UART_CPR" data-ref="_M/UART_CPR">UART_CPR</dfn>	0x01	/* Clock Prescalar Register */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/UART_TCR" data-ref="_M/UART_TCR">UART_TCR</dfn>	0x02	/* Times Clock Register */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/UART_CKS" data-ref="_M/UART_CKS">UART_CKS</dfn>	0x03	/* Clock Select Register */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/UART_TTL" data-ref="_M/UART_TTL">UART_TTL</dfn>	0x04	/* Transmitter Interrupt Trigger Level */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/UART_RTL" data-ref="_M/UART_RTL">UART_RTL</dfn>	0x05	/* Receiver Interrupt Trigger Level */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/UART_FCL" data-ref="_M/UART_FCL">UART_FCL</dfn>	0x06	/* Flow Control Level Lower */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/UART_FCH" data-ref="_M/UART_FCH">UART_FCH</dfn>	0x07	/* Flow Control Level Higher */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/UART_ID1" data-ref="_M/UART_ID1">UART_ID1</dfn>	0x08	/* ID #1 */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/UART_ID2" data-ref="_M/UART_ID2">UART_ID2</dfn>	0x09	/* ID #2 */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/UART_ID3" data-ref="_M/UART_ID3">UART_ID3</dfn>	0x0A	/* ID #3 */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/UART_REV" data-ref="_M/UART_REV">UART_REV</dfn>	0x0B	/* Revision */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/UART_CSR" data-ref="_M/UART_CSR">UART_CSR</dfn>	0x0C	/* Channel Software Reset */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/UART_NMR" data-ref="_M/UART_NMR">UART_NMR</dfn>	0x0D	/* Nine-bit Mode Register */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/UART_CTR" data-ref="_M/UART_CTR">UART_CTR</dfn>	0xFF</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/*</i></td></tr>
<tr><th id="271">271</th><td><i> * The 16C950 Additional Control Register</i></td></tr>
<tr><th id="272">272</th><td><i> */</i></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/UART_ACR_RXDIS" data-ref="_M/UART_ACR_RXDIS">UART_ACR_RXDIS</dfn>	0x01	/* Receiver disable */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/UART_ACR_TXDIS" data-ref="_M/UART_ACR_TXDIS">UART_ACR_TXDIS</dfn>	0x02	/* Transmitter disable */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/UART_ACR_DSRFC" data-ref="_M/UART_ACR_DSRFC">UART_ACR_DSRFC</dfn>	0x04	/* DSR Flow Control */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/UART_ACR_TLENB" data-ref="_M/UART_ACR_TLENB">UART_ACR_TLENB</dfn>	0x20	/* 950 trigger levels enable */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/UART_ACR_ICRRD" data-ref="_M/UART_ACR_ICRRD">UART_ACR_ICRRD</dfn>	0x40	/* ICR Read enable */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/UART_ACR_ASREN" data-ref="_M/UART_ACR_ASREN">UART_ACR_ASREN</dfn>	0x80	/* Additional status enable */</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i>/*</i></td></tr>
<tr><th id="283">283</th><td><i> * These definitions are for the RSA-DV II/S card, from</i></td></tr>
<tr><th id="284">284</th><td><i> *</i></td></tr>
<tr><th id="285">285</th><td><i> * Kiyokazu SUTO &lt;suto@ks-and-ks.ne.jp&gt;</i></td></tr>
<tr><th id="286">286</th><td><i> */</i></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_BASE" data-ref="_M/UART_RSA_BASE">UART_RSA_BASE</dfn> (-8)</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_MSR" data-ref="_M/UART_RSA_MSR">UART_RSA_MSR</dfn> ((UART_RSA_BASE) + 0) /* I/O: Mode Select Register */</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_MSR_SWAP" data-ref="_M/UART_RSA_MSR_SWAP">UART_RSA_MSR_SWAP</dfn> (1 &lt;&lt; 0) /* Swap low/high 8 bytes in I/O port addr */</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_MSR_FIFO" data-ref="_M/UART_RSA_MSR_FIFO">UART_RSA_MSR_FIFO</dfn> (1 &lt;&lt; 2) /* Enable the external FIFO */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_MSR_FLOW" data-ref="_M/UART_RSA_MSR_FLOW">UART_RSA_MSR_FLOW</dfn> (1 &lt;&lt; 3) /* Enable the auto RTS/CTS flow control */</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_MSR_ITYP" data-ref="_M/UART_RSA_MSR_ITYP">UART_RSA_MSR_ITYP</dfn> (1 &lt;&lt; 4) /* Level (1) / Edge triger (0) */</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_IER" data-ref="_M/UART_RSA_IER">UART_RSA_IER</dfn> ((UART_RSA_BASE) + 1) /* I/O: Interrupt Enable Register */</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_IER_Rx_FIFO_H" data-ref="_M/UART_RSA_IER_Rx_FIFO_H">UART_RSA_IER_Rx_FIFO_H</dfn> (1 &lt;&lt; 0) /* Enable Rx FIFO half full int. */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_IER_Tx_FIFO_H" data-ref="_M/UART_RSA_IER_Tx_FIFO_H">UART_RSA_IER_Tx_FIFO_H</dfn> (1 &lt;&lt; 1) /* Enable Tx FIFO half full int. */</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_IER_Tx_FIFO_E" data-ref="_M/UART_RSA_IER_Tx_FIFO_E">UART_RSA_IER_Tx_FIFO_E</dfn> (1 &lt;&lt; 2) /* Enable Tx FIFO empty int. */</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_IER_Rx_TOUT" data-ref="_M/UART_RSA_IER_Rx_TOUT">UART_RSA_IER_Rx_TOUT</dfn> (1 &lt;&lt; 3) /* Enable char receive timeout int */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_IER_TIMER" data-ref="_M/UART_RSA_IER_TIMER">UART_RSA_IER_TIMER</dfn> (1 &lt;&lt; 4) /* Enable timer interrupt */</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_SRR" data-ref="_M/UART_RSA_SRR">UART_RSA_SRR</dfn> ((UART_RSA_BASE) + 2) /* IN: Status Read Register */</u></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_SRR_Tx_FIFO_NEMP" data-ref="_M/UART_RSA_SRR_Tx_FIFO_NEMP">UART_RSA_SRR_Tx_FIFO_NEMP</dfn> (1 &lt;&lt; 0) /* Tx FIFO is not empty (1) */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_SRR_Tx_FIFO_NHFL" data-ref="_M/UART_RSA_SRR_Tx_FIFO_NHFL">UART_RSA_SRR_Tx_FIFO_NHFL</dfn> (1 &lt;&lt; 1) /* Tx FIFO is not half full (1) */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_SRR_Tx_FIFO_NFUL" data-ref="_M/UART_RSA_SRR_Tx_FIFO_NFUL">UART_RSA_SRR_Tx_FIFO_NFUL</dfn> (1 &lt;&lt; 2) /* Tx FIFO is not full (1) */</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_SRR_Rx_FIFO_NEMP" data-ref="_M/UART_RSA_SRR_Rx_FIFO_NEMP">UART_RSA_SRR_Rx_FIFO_NEMP</dfn> (1 &lt;&lt; 3) /* Rx FIFO is not empty (1) */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_SRR_Rx_FIFO_NHFL" data-ref="_M/UART_RSA_SRR_Rx_FIFO_NHFL">UART_RSA_SRR_Rx_FIFO_NHFL</dfn> (1 &lt;&lt; 4) /* Rx FIFO is not half full (1) */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_SRR_Rx_FIFO_NFUL" data-ref="_M/UART_RSA_SRR_Rx_FIFO_NFUL">UART_RSA_SRR_Rx_FIFO_NFUL</dfn> (1 &lt;&lt; 5) /* Rx FIFO is not full (1) */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_SRR_Rx_TOUT" data-ref="_M/UART_RSA_SRR_Rx_TOUT">UART_RSA_SRR_Rx_TOUT</dfn> (1 &lt;&lt; 6) /* Character reception timeout occurred (1) */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_SRR_TIMER" data-ref="_M/UART_RSA_SRR_TIMER">UART_RSA_SRR_TIMER</dfn> (1 &lt;&lt; 7) /* Timer interrupt occurred */</u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_FRR" data-ref="_M/UART_RSA_FRR">UART_RSA_FRR</dfn> ((UART_RSA_BASE) + 2) /* OUT: FIFO Reset Register */</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_TIVSR" data-ref="_M/UART_RSA_TIVSR">UART_RSA_TIVSR</dfn> ((UART_RSA_BASE) + 3) /* I/O: Timer Interval Value Set Register */</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_TCR" data-ref="_M/UART_RSA_TCR">UART_RSA_TCR</dfn> ((UART_RSA_BASE) + 4) /* OUT: Timer Control Register */</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/UART_RSA_TCR_SWITCH" data-ref="_M/UART_RSA_TCR_SWITCH">UART_RSA_TCR_SWITCH</dfn> (1 &lt;&lt; 0) /* Timer on */</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><i>/*</i></td></tr>
<tr><th id="325">325</th><td><i> * The RSA DSV/II board has two fixed clock frequencies.  One is the</i></td></tr>
<tr><th id="326">326</th><td><i> * standard rate, and the other is 8 times faster.</i></td></tr>
<tr><th id="327">327</th><td><i> */</i></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/SERIAL_RSA_BAUD_BASE" data-ref="_M/SERIAL_RSA_BAUD_BASE">SERIAL_RSA_BAUD_BASE</dfn> (921600)</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/SERIAL_RSA_BAUD_BASE_LO" data-ref="_M/SERIAL_RSA_BAUD_BASE_LO">SERIAL_RSA_BAUD_BASE_LO</dfn> (SERIAL_RSA_BAUD_BASE / 8)</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/* Extra registers for TI DA8xx/66AK2x */</i></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/UART_DA830_PWREMU_MGMT" data-ref="_M/UART_DA830_PWREMU_MGMT">UART_DA830_PWREMU_MGMT</dfn>	12</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>/* PWREMU_MGMT register bits */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/UART_DA830_PWREMU_MGMT_FREE" data-ref="_M/UART_DA830_PWREMU_MGMT_FREE">UART_DA830_PWREMU_MGMT_FREE</dfn>	(1 &lt;&lt; 0)  /* Free-running mode */</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/UART_DA830_PWREMU_MGMT_URRST" data-ref="_M/UART_DA830_PWREMU_MGMT_URRST">UART_DA830_PWREMU_MGMT_URRST</dfn>	(1 &lt;&lt; 13) /* Receiver reset/enable */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/UART_DA830_PWREMU_MGMT_UTRST" data-ref="_M/UART_DA830_PWREMU_MGMT_UTRST">UART_DA830_PWREMU_MGMT_UTRST</dfn>	(1 &lt;&lt; 14) /* Transmitter reset/enable */</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i>/*</i></td></tr>
<tr><th id="340">340</th><td><i> * Extra serial register definitions for the internal UARTs</i></td></tr>
<tr><th id="341">341</th><td><i> * in TI OMAP processors.</i></td></tr>
<tr><th id="342">342</th><td><i> */</i></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/OMAP1_UART1_BASE" data-ref="_M/OMAP1_UART1_BASE">OMAP1_UART1_BASE</dfn>	0xfffb0000</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/OMAP1_UART2_BASE" data-ref="_M/OMAP1_UART2_BASE">OMAP1_UART2_BASE</dfn>	0xfffb0800</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/OMAP1_UART3_BASE" data-ref="_M/OMAP1_UART3_BASE">OMAP1_UART3_BASE</dfn>	0xfffb9800</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MDR1" data-ref="_M/UART_OMAP_MDR1">UART_OMAP_MDR1</dfn>		0x08	/* Mode definition register */</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MDR2" data-ref="_M/UART_OMAP_MDR2">UART_OMAP_MDR2</dfn>		0x09	/* Mode definition register 2 */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_SCR" data-ref="_M/UART_OMAP_SCR">UART_OMAP_SCR</dfn>		0x10	/* Supplementary control register */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_SSR" data-ref="_M/UART_OMAP_SSR">UART_OMAP_SSR</dfn>		0x11	/* Supplementary status register */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_EBLR" data-ref="_M/UART_OMAP_EBLR">UART_OMAP_EBLR</dfn>		0x12	/* BOF length register */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_OSC_12M_SEL" data-ref="_M/UART_OMAP_OSC_12M_SEL">UART_OMAP_OSC_12M_SEL</dfn>	0x13	/* OMAP1510 12MHz osc select */</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MVER" data-ref="_M/UART_OMAP_MVER">UART_OMAP_MVER</dfn>		0x14	/* Module version register */</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_SYSC" data-ref="_M/UART_OMAP_SYSC">UART_OMAP_SYSC</dfn>		0x15	/* System configuration register */</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_SYSS" data-ref="_M/UART_OMAP_SYSS">UART_OMAP_SYSS</dfn>		0x16	/* System status register */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_WER" data-ref="_M/UART_OMAP_WER">UART_OMAP_WER</dfn>		0x17	/* Wake-up enable register */</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_TX_LVL" data-ref="_M/UART_OMAP_TX_LVL">UART_OMAP_TX_LVL</dfn>	0x1a	/* TX FIFO level register */</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i>/*</i></td></tr>
<tr><th id="359">359</th><td><i> * These are the definitions for the MDR1 register</i></td></tr>
<tr><th id="360">360</th><td><i> */</i></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MDR1_16X_MODE" data-ref="_M/UART_OMAP_MDR1_16X_MODE">UART_OMAP_MDR1_16X_MODE</dfn>		0x00	/* UART 16x mode */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MDR1_SIR_MODE" data-ref="_M/UART_OMAP_MDR1_SIR_MODE">UART_OMAP_MDR1_SIR_MODE</dfn>		0x01	/* SIR mode */</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MDR1_16X_ABAUD_MODE" data-ref="_M/UART_OMAP_MDR1_16X_ABAUD_MODE">UART_OMAP_MDR1_16X_ABAUD_MODE</dfn>	0x02	/* UART 16x auto-baud */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MDR1_13X_MODE" data-ref="_M/UART_OMAP_MDR1_13X_MODE">UART_OMAP_MDR1_13X_MODE</dfn>		0x03	/* UART 13x mode */</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MDR1_MIR_MODE" data-ref="_M/UART_OMAP_MDR1_MIR_MODE">UART_OMAP_MDR1_MIR_MODE</dfn>		0x04	/* MIR mode */</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MDR1_FIR_MODE" data-ref="_M/UART_OMAP_MDR1_FIR_MODE">UART_OMAP_MDR1_FIR_MODE</dfn>		0x05	/* FIR mode */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MDR1_CIR_MODE" data-ref="_M/UART_OMAP_MDR1_CIR_MODE">UART_OMAP_MDR1_CIR_MODE</dfn>		0x06	/* CIR mode */</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/UART_OMAP_MDR1_DISABLE" data-ref="_M/UART_OMAP_MDR1_DISABLE">UART_OMAP_MDR1_DISABLE</dfn>		0x07	/* Disable (default state) */</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><i>/*</i></td></tr>
<tr><th id="371">371</th><td><i> * These are definitions for the Altera ALTR_16550_F32/F64/F128</i></td></tr>
<tr><th id="372">372</th><td><i> * Normalized from 0x100 to 0x40 because of shift by 2 (32 bit regs).</i></td></tr>
<tr><th id="373">373</th><td><i> */</i></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/UART_ALTR_AFR" data-ref="_M/UART_ALTR_AFR">UART_ALTR_AFR</dfn>		0x40	/* Additional Features Register */</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/UART_ALTR_EN_TXFIFO_LW" data-ref="_M/UART_ALTR_EN_TXFIFO_LW">UART_ALTR_EN_TXFIFO_LW</dfn>	0x01	/* Enable the TX FIFO Low Watermark */</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/UART_ALTR_TX_LOW" data-ref="_M/UART_ALTR_TX_LOW">UART_ALTR_TX_LOW</dfn>	0x41	/* Tx FIFO Low Watermark */</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><u>#<span data-ppcond="15">endif</span> /* _LINUX_SERIAL_REG_H */</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../drivers/tty/serial/8250/8250_core.c.html'>linux-4.14.y/drivers/tty/serial/8250/8250_core.c</a><br/>Generated on <em>2018-Aug-01</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
