# Dadda Multiplier (Verilog)

This project implements a **Dadda Multiplier**, an efficient hardware multiplier architecture used for high-speed arithmetic operations.

## ğŸš€ Features
- Partial product generation
- Dadda reduction tree
- Fast carry-propagate adder
- Parameterized design support
- Fully verified using testbench

## ğŸ“ File Structure (to be added)
- `dadda_multiplier.v`
- `partials.v`
- `dadda_tb.v`

## ğŸ”§ Tools Used
- Verilog HDL
- Vivado / ModelSim

More detailed explanation and full code will be added soon.
