0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sim_1/new/speaker_control_tb.v,1649934813,verilog,,,,speaker_control_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/frequency_divider.v,1649932706,verilog,,D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/note_gen.v,D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/global.v,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/global.v,1649931853,verilog,,,,,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/note_gen.v,1649934456,verilog,,D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/speaker_control.v,D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/global.v,note_gen,,,,,,,,
D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/speaker_control.v,1650260980,verilog,,D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sim_1/new/speaker_control_tb.v,D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/global.v,speaker_control,,,,,,,,
