

Microchip Technology PIC Macro Assembler V1.32 build 58300 
                                                                                                           Wed Oct 01 08:37:38 2014


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.32
     3                           	; Copyright (C) 1984-2014 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; -oSwitch_2Key_Dimmer_V1.3.1.2.1.cof \
    11                           	; -mSwitch_2Key_Dimmer_V1.3.1.2.1.map --summary=default \
    12                           	; --output=default Buzzer_B1.p1 CC2500_B1.p1 CDS_B1.p1 DelayOff_B1.p1 \
    13                           	; Dimmer_B1.p1 LED_B1.p1 main.p1 MCU_B1.p1 OverLoad_B1.p1 \
    14                           	; OverTemperature_B1.p1 PIR_B1.p1 PowerFault_B1.p1 RF_Control_B1.p1 \
    15                           	; Switch_B1.p1 SYSC_B1.p1 TriacRelay_B1.p1 --chip=16F1518 \
    16                           	; -IC:\Users\taianluo\Documents\GitHub\myPicCode\9.Switch_2Key_Dimmer\Debug\Switch_2Key_Dimmer_V1.3
                                 .1.2.1\res \
    17                           	; -IC:\Users\taianluo\Documents\GitHub\myPicCode\Header_File -P \
    18                           	; --runtime=default --opt=default -N-1 -D__DEBUG=1 -g --asmlist \
    19                           	; --errformat=Error   [%n] %f; %l.%c %s --msgformat=Advisory[%n] %s \
    20                           	; --warnformat=Warning [%n] %f; %l.%c %s
    21                           	;
    22                           
    23                           
    24                           	processor	16F1518
    25                           
    26                           	global	_main,start,reset_vec
    27                           	fnroot	_main
    28                           	psect	config,class=CONFIG,delta=2,noexec
    29                           	psect	idloc,class=IDLOC,delta=2,noexec
    30                           	psect	code,class=CODE,delta=2
    31                           	psect	powerup,class=CODE,delta=2
    32                           	psect	reset_vec,class=CODE,delta=2
    33                           	psect	maintext,class=CODE,delta=2
    34  0000                     	Z	set	2
    35  0002                     	PCL	set	2
    36  0002                     	INDF	set	0
    37  0000                     
    38                           	STATUS	equ	3
    39  0003                     	BSR	equ	8
    40  0008                     	PCLATH	equ	0Ah
    41  000A                     	psect	eeprom_data,class=EEDATA,delta=2,space=3,noexec
    42                           	psect	strings,class=CODE,delta=2,reloc=256
    43                           	psect	intentry,class=CODE,delta=2
    44                           	psect	functab,class=CODE,delta=2
    45                           	global	intlevel0,intlevel1,intlevel2, intlevel3, intlevel4, intlevel5
    46                           intlevel0:
    47  0000                     intlevel1:
    48  0000                     intlevel2:
    49  0000                     intlevel3:
    50  0000                     intlevel4:
    51  0000                     intlevel5:
    52  0000                     	psect	init,class=CODE,delta=2
    53                           	psect	cinit,class=CODE,delta=2
    54                           	psect	text,class=CODE,delta=2
    55                           	psect	end_init,class=CODE,delta=2
    56                           	psect	clrtext,class=CODE,delta=2
    57                           	INDF0	set	0
    58  0000                     	INDF1	set	1
    59  0001                     	PCL	set	2
    60  0002                     	STATUS	set	3
    61  0003                     	FSR0L	set	4
    62  0004                     	FSR0H	set	5
    63  0005                     	FSR1L	set	6
    64  0006                     	FSR1H	set	7
    65  0007                     	BSR	set	8
    66  0008                     	WREG	set	9
    67  0009                     	PCLATH	set	10
    68  000A                     	INTCON	set	11
    69  000B                     
    70                           	psect	reset_vec
    71                           reset_vec:
    72  0000                     	; No powerup routine
    73                           	global start
    74                           
    75                           ; jump to start
    76                           	ljmp	start
    77  0000  3180  2816         
    78                           
    79                           	psect	init
    80                           start
    81  0016                     
    82                           ;Initialize the stack pointer (FSR1)
    83                           ;Stack space: 02165h-0231Fh (443 bytes)
    84                           
    85                           	fsr1l	equ	6
    86  0006                     	fsr1h	equ	7
    87  0007                     	global stacklo, stackhi
    88                           	stacklo	equ	02165h
    89  2165                     	stackhi	equ	0231Fh
    90  231F                     
    91                           
    92                           	psect	stack,class=STACK,space=2,noexec
    93                           	global ___sp,___int_sp
    94                           	___sp:
    95  0000                     	___int_sp:
    96  0000                     
    97                           	psect	end_init
    98                           	global start_initialization
    99                           	ljmp start_initialization	;jump to C runtime clear & initialization
   100  0016  3180  2818         
   101                           ; Config register CONFIG1 @ 0x8007
   102                           ;	Clock Out Enable
   103                           ;	CLKOUTEN = 0x1, unprogrammed default
   104                           ;	Watchdog Timer Enable
   105                           ;	WDTE = SWDTEN, WDT controlled by the SWDTEN bit in the WDTCON register
   106                           ;	Power-up Timer Enable
   107                           ;	PWRTE = 0x1, unprogrammed default
   108                           ;	Flash Program Memory Code Protection
   109                           ;	CP = 0x1, unprogrammed default
   110                           ;	Brown-out Reset Enable
   111                           ;	BOREN = OFF, Brown-out Reset disabled
   112                           ;	Fail-Safe Clock Monitor Enable
   113                           ;	FCMEN = 0x1, unprogrammed default
   114                           ;	MCLR Pin Function Select
   115                           ;	MCLRE = 0x1, unprogrammed default
   116                           ;	Internal/External Switchover
   117                           ;	IESO = 0x1, unprogrammed default
   118                           ;	Oscillator Selection
   119                           ;	FOSC = INTOSC, INTOSC oscillator: I/O function on CLKIN pin
   120                           
   121                           	psect	config
   122                           		org 0x0
   123  8007                     		dw 0xF9EC
   124  8007  F9EC               
   125                           ; Config register CONFIG2 @ 0x8008
   126                           ;	Stack Overflow/Underflow Reset Enable
   127                           ;	STVREN = 0x1, unprogrammed default
   128                           ;	Low-Power Brown Out Reset
   129                           ;	LPBOR = 0x1, unprogrammed default
   130                           ;	Brown-out Reset Voltage Selection
   131                           ;	BORV = 0x1, unprogrammed default
   132                           ;	Low-Voltage Programming Enable
   133                           ;	LVP = 0x1, unprogrammed default
   134                           ;	Voltage Regulator Capacitor Enable bit
   135                           ;	VCAPEN = 0x1, unprogrammed default
   136                           ;	Flash Memory Self-Write Protection
   137                           ;	WRT = HALF, 000h to 1FFFh write protected, 2000h to 3FFFh may be modified by EECON control
   138                           
   139                           	psect	config
   140                           		org 0x1
   141  8008                     		dw 0xFFFD
   142  8008  FFFD               


Microchip Technology PIC Macro Assembler V1.32 build 58300 
Symbol Table                                                                                               Wed Oct 01 08:37:38 2014

               ___sp 0000                 _main 0802                 start 0016               stackhi 231F  
             stacklo 2165  start_initialization 0018             ___int_sp 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             intlevel4 0000  
           intlevel5 0000             reset_vec 0000  
