
SmartPigFarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b2c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015d8  08009c40  08009c40  0000ac40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b218  0800b218  0000d200  2**0
                  CONTENTS
  4 .ARM          00000008  0800b218  0800b218  0000c218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b220  0800b220  0000d200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b220  0800b220  0000c220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b224  0800b224  0000c224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  0800b228  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042c4  20000200  0800b428  0000d200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200044c4  0800b428  0000d4c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006425  00000000  00000000  0000d229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e86  00000000  00000000  0001364e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  000154d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000510  00000000  00000000  00015be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c52  00000000  00000000  000160f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa00  00000000  00000000  0002ed42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082f21  00000000  00000000  00039742  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bc663  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003388  00000000  00000000  000bc6a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000bfa30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000200 	.word	0x20000200
 800012c:	00000000 	.word	0x00000000
 8000130:	08009c24 	.word	0x08009c24

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000204 	.word	0x20000204
 800014c:	08009c24 	.word	0x08009c24

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpun>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001118:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800111c:	d102      	bne.n	8001124 <__aeabi_fcmpun+0x14>
 800111e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001122:	d108      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001124:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001128:	d102      	bne.n	8001130 <__aeabi_fcmpun+0x20>
 800112a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800112e:	d102      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001130:	f04f 0000 	mov.w	r0, #0
 8001134:	4770      	bx	lr
 8001136:	f04f 0001 	mov.w	r0, #1
 800113a:	4770      	bx	lr

0800113c <__aeabi_f2uiz>:
 800113c:	0042      	lsls	r2, r0, #1
 800113e:	d20e      	bcs.n	800115e <__aeabi_f2uiz+0x22>
 8001140:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001144:	d30b      	bcc.n	800115e <__aeabi_f2uiz+0x22>
 8001146:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800114a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114e:	d409      	bmi.n	8001164 <__aeabi_f2uiz+0x28>
 8001150:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001154:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001158:	fa23 f002 	lsr.w	r0, r3, r2
 800115c:	4770      	bx	lr
 800115e:	f04f 0000 	mov.w	r0, #0
 8001162:	4770      	bx	lr
 8001164:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001168:	d101      	bne.n	800116e <__aeabi_f2uiz+0x32>
 800116a:	0242      	lsls	r2, r0, #9
 800116c:	d102      	bne.n	8001174 <__aeabi_f2uiz+0x38>
 800116e:	f04f 30ff 	mov.w	r0, #4294967295
 8001172:	4770      	bx	lr
 8001174:	f04f 0000 	mov.w	r0, #0
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop

0800117c <__aeabi_d2lz>:
 800117c:	b538      	push	{r3, r4, r5, lr}
 800117e:	2200      	movs	r2, #0
 8001180:	2300      	movs	r3, #0
 8001182:	4604      	mov	r4, r0
 8001184:	460d      	mov	r5, r1
 8001186:	f7ff fc19 	bl	80009bc <__aeabi_dcmplt>
 800118a:	b928      	cbnz	r0, 8001198 <__aeabi_d2lz+0x1c>
 800118c:	4620      	mov	r0, r4
 800118e:	4629      	mov	r1, r5
 8001190:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001194:	f000 b80a 	b.w	80011ac <__aeabi_d2ulz>
 8001198:	4620      	mov	r0, r4
 800119a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800119e:	f000 f805 	bl	80011ac <__aeabi_d2ulz>
 80011a2:	4240      	negs	r0, r0
 80011a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a8:	bd38      	pop	{r3, r4, r5, pc}
 80011aa:	bf00      	nop

080011ac <__aeabi_d2ulz>:
 80011ac:	b5d0      	push	{r4, r6, r7, lr}
 80011ae:	2200      	movs	r2, #0
 80011b0:	4b0b      	ldr	r3, [pc, #44]	@ (80011e0 <__aeabi_d2ulz+0x34>)
 80011b2:	4606      	mov	r6, r0
 80011b4:	460f      	mov	r7, r1
 80011b6:	f7ff f98f 	bl	80004d8 <__aeabi_dmul>
 80011ba:	f7ff fc65 	bl	8000a88 <__aeabi_d2uiz>
 80011be:	4604      	mov	r4, r0
 80011c0:	f7ff f910 	bl	80003e4 <__aeabi_ui2d>
 80011c4:	2200      	movs	r2, #0
 80011c6:	4b07      	ldr	r3, [pc, #28]	@ (80011e4 <__aeabi_d2ulz+0x38>)
 80011c8:	f7ff f986 	bl	80004d8 <__aeabi_dmul>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4630      	mov	r0, r6
 80011d2:	4639      	mov	r1, r7
 80011d4:	f7fe ffc8 	bl	8000168 <__aeabi_dsub>
 80011d8:	f7ff fc56 	bl	8000a88 <__aeabi_d2uiz>
 80011dc:	4621      	mov	r1, r4
 80011de:	bdd0      	pop	{r4, r6, r7, pc}
 80011e0:	3df00000 	.word	0x3df00000
 80011e4:	41f00000 	.word	0x41f00000

080011e8 <main>:
/**
 * @brief The application entry point.
 * @retval int
 */
int main(void)
{
 80011e8:	b5b0      	push	{r4, r5, r7, lr}
 80011ea:	b08e      	sub	sp, #56	@ 0x38
 80011ec:	af04      	add	r7, sp, #16
  // HAL Initialization
  HAL_Init();
 80011ee:	f000 fbd9 	bl	80019a4 <HAL_Init>
  SystemClock_Config();
 80011f2:	f000 fa5b 	bl	80016ac <SystemClock_Config>
  USARTx_Init(USART1, PA9PA10, 115200);
 80011f6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011fa:	2100      	movs	r1, #0
 80011fc:	48b3      	ldr	r0, [pc, #716]	@ (80014cc <main+0x2e4>)
 80011fe:	f001 fe19 	bl	8002e34 <USARTx_Init>

  // Display welcome message
  printf("HE THONG GIAM SAT KHI NH3 & H2S\n");
 8001202:	48b3      	ldr	r0, [pc, #716]	@ (80014d0 <main+0x2e8>)
 8001204:	f004 fa54 	bl	80056b0 <puts>
  printf("CAM BIEN: MQ137 + MQ136 + RTC DS3231\r\n");
 8001208:	48b2      	ldr	r0, [pc, #712]	@ (80014d4 <main+0x2ec>)
 800120a:	f004 fa51 	bl	80056b0 <puts>
 
  // =============================================================================
  // KHI TO RTC DS3231 - N GIN
  // =============================================================================
  printf("\r\nKHOI TAO RTC DS3231 \r\n");
 800120e:	48b2      	ldr	r0, [pc, #712]	@ (80014d8 <main+0x2f0>)
 8001210:	f004 fa4e 	bl	80056b0 <puts>
  
  // Khi to I2C cho DS3231
  I2Cx_Init(I2C1, Pin_PB6PB7, 100000);
 8001214:	4ab1      	ldr	r2, [pc, #708]	@ (80014dc <main+0x2f4>)
 8001216:	2100      	movs	r1, #0
 8001218:	48b1      	ldr	r0, [pc, #708]	@ (80014e0 <main+0x2f8>)
 800121a:	f001 fc7d 	bl	8002b18 <I2Cx_Init>
  printf(" I2C1 da khoi tao cho DS3231\r\n");
 800121e:	48b1      	ldr	r0, [pc, #708]	@ (80014e4 <main+0x2fc>)
 8001220:	f004 fa46 	bl	80056b0 <puts>
  // Uncomment dng di  set thi gian:
  // DS3231Set(0, 18, 0, 7, 12, 7, 25);  // 17:15:00, Th 6, 11/07/2025
  
  // Test c thi gian vi bin local
  uint8_t test_gio, test_phut, test_giay, test_thu, test_ngay, test_thang, test_nam;
  DS3231Read(&test_gio, &test_phut, &test_giay, &test_thu, &test_ngay, &test_thang, &test_nam);
 8001224:	f107 040d 	add.w	r4, r7, #13
 8001228:	f107 020e 	add.w	r2, r7, #14
 800122c:	f107 010f 	add.w	r1, r7, #15
 8001230:	f107 0010 	add.w	r0, r7, #16
 8001234:	f107 030a 	add.w	r3, r7, #10
 8001238:	9302      	str	r3, [sp, #8]
 800123a:	f107 030b 	add.w	r3, r7, #11
 800123e:	9301      	str	r3, [sp, #4]
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	4623      	mov	r3, r4
 8001248:	f001 fda6 	bl	8002d98 <DS3231Read>
  printf("Thoi gian hien tai: %02d:%02d:%02d %02d/%02d/20%02d\r\n",
 800124c:	7c3b      	ldrb	r3, [r7, #16]
 800124e:	4618      	mov	r0, r3
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	461c      	mov	r4, r3
 8001254:	7bbb      	ldrb	r3, [r7, #14]
 8001256:	461d      	mov	r5, r3
 8001258:	7b3b      	ldrb	r3, [r7, #12]
 800125a:	7afa      	ldrb	r2, [r7, #11]
 800125c:	7ab9      	ldrb	r1, [r7, #10]
 800125e:	9102      	str	r1, [sp, #8]
 8001260:	9201      	str	r2, [sp, #4]
 8001262:	9300      	str	r3, [sp, #0]
 8001264:	462b      	mov	r3, r5
 8001266:	4622      	mov	r2, r4
 8001268:	4601      	mov	r1, r0
 800126a:	489f      	ldr	r0, [pc, #636]	@ (80014e8 <main+0x300>)
 800126c:	f004 f9b8 	bl	80055e0 <iprintf>
         test_gio, test_phut, test_giay, test_ngay, test_thang, test_nam);
  
  printf(" RTC da san sang\r\n");
 8001270:	489e      	ldr	r0, [pc, #632]	@ (80014ec <main+0x304>)
 8001272:	f004 fa1d 	bl	80056b0 <puts>
  // =============================================================================
  // KHI TO H THNG CM BIN (G NGUYN)
  // =============================================================================
  
  // Khi to h thng cm bin
  InitSensorSystem();
 8001276:	f002 fb6d 	bl	8003954 <InitSensorSystem>
  // Test h thng
  //TestSensorSystem();

  // Hiu chun nu cn (uncomment  chy)
  //CalibrateSensors();
  SetManualR0(26000, 37000); // Set R0 cho MQ137 & MQ136
 800127a:	499d      	ldr	r1, [pc, #628]	@ (80014f0 <main+0x308>)
 800127c:	489d      	ldr	r0, [pc, #628]	@ (80014f4 <main+0x30c>)
 800127e:	f003 f949 	bl	8004514 <SetManualR0>
  printf("\r\n BAT DAU GIAM SAT\r\n");
 8001282:	489d      	ldr	r0, [pc, #628]	@ (80014f8 <main+0x310>)
 8001284:	f004 fa14 	bl	80056b0 <puts>
  printf("Press any key to stop...\r\n");
 8001288:	489c      	ldr	r0, [pc, #624]	@ (80014fc <main+0x314>)
 800128a:	f004 fa11 	bl	80056b0 <puts>

  // =============================================================================
  // BIN  QUN L LOG THEO THI GIAN
  // =============================================================================
  uint32_t last_log_minute = 255; // Gi tr ban u khng hp l  force log ln u
 800128e:	23ff      	movs	r3, #255	@ 0xff
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  uint8_t display_counter = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  GPIOx_Init(GPIOB,3 , OUTPUT_PP ,NOPULL, MODE_OUTPUT_50MHZ);
 8001298:	2303      	movs	r3, #3
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	2300      	movs	r3, #0
 800129e:	2200      	movs	r2, #0
 80012a0:	2103      	movs	r1, #3
 80012a2:	4897      	ldr	r0, [pc, #604]	@ (8001500 <main+0x318>)
 80012a4:	f001 fb5e 	bl	8002964 <GPIOx_Init>
  {
    // =============================================================================
    // C THI GIAN RTC - S DNG BIN LOCAL
    // =============================================================================
    uint8_t current_gio, current_phut, current_giay, current_thu, current_ngay, current_thang, current_nam;
    DS3231Read(&current_gio, &current_phut, &current_giay, &current_thu, &current_ngay, &current_thang, &current_nam);
 80012a8:	1dbc      	adds	r4, r7, #6
 80012aa:	1dfa      	adds	r2, r7, #7
 80012ac:	f107 0108 	add.w	r1, r7, #8
 80012b0:	f107 0009 	add.w	r0, r7, #9
 80012b4:	1cfb      	adds	r3, r7, #3
 80012b6:	9302      	str	r3, [sp, #8]
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	9301      	str	r3, [sp, #4]
 80012bc:	1d7b      	adds	r3, r7, #5
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	4623      	mov	r3, r4
 80012c2:	f001 fd69 	bl	8002d98 <DS3231Read>
    uint32_t current_time = HAL_GetTick();
 80012c6:	f000 fbc5 	bl	8001a54 <HAL_GetTick>
 80012ca:	61f8      	str	r0, [r7, #28]
    // =============================================================================
    // X L CM BIN VI TIMESTAMP
    // =============================================================================
    printf("\r\n[%02d:%02d:%02d] XU LY CAM BIEN \r\n", 
 80012cc:	7a7b      	ldrb	r3, [r7, #9]
 80012ce:	4619      	mov	r1, r3
 80012d0:	7a3b      	ldrb	r3, [r7, #8]
 80012d2:	461a      	mov	r2, r3
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	488b      	ldr	r0, [pc, #556]	@ (8001504 <main+0x31c>)
 80012d8:	f004 f982 	bl	80055e0 <iprintf>
           current_gio, current_phut, current_giay);
    
    // 1. X l cm bin (lun chy)
    ProcessAllSensors();
 80012dc:	f002 fbca 	bl	8003a74 <ProcessAllSensors>

    
    // 3. Gi alarm ngay khi thay i
   
    // Hin th trng thi chi tit (mi 5 ln)
    if(++display_counter >= 5) {
 80012e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80012e4:	3301      	adds	r3, #1
 80012e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80012ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80012ee:	2b04      	cmp	r3, #4
 80012f0:	d916      	bls.n	8001320 <main+0x138>
        display_counter = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        printf("\r\n=== [%02d:%02d:%02d %02d/%02d/20%02d] TRANG THAI HE THONG ===\r\n",
 80012f8:	7a7b      	ldrb	r3, [r7, #9]
 80012fa:	4618      	mov	r0, r3
 80012fc:	7a3b      	ldrb	r3, [r7, #8]
 80012fe:	461c      	mov	r4, r3
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	461d      	mov	r5, r3
 8001304:	797b      	ldrb	r3, [r7, #5]
 8001306:	793a      	ldrb	r2, [r7, #4]
 8001308:	78f9      	ldrb	r1, [r7, #3]
 800130a:	9102      	str	r1, [sp, #8]
 800130c:	9201      	str	r2, [sp, #4]
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	462b      	mov	r3, r5
 8001312:	4622      	mov	r2, r4
 8001314:	4601      	mov	r1, r0
 8001316:	487c      	ldr	r0, [pc, #496]	@ (8001508 <main+0x320>)
 8001318:	f004 f962 	bl	80055e0 <iprintf>
               current_gio, current_phut, current_giay, current_ngay, current_thang, current_nam);
        DisplaySystemStatus();
 800131c:	f002 fbec 	bl	8003af8 <DisplaySystemStatus>
    }
    
    // 5. Gi d liu n ESP32 mi 10 giy
        
        SendDataToESP32();
 8001320:	f002 fa38 	bl	8003794 <SendDataToESP32>
    HAL_Delay(2000);
 8001324:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001328:	f000 fb9e 	bl	8001a68 <HAL_Delay>
    // Ly gi tr  iu khin
    float nh3_ppm = GetNH3_PPM();
 800132c:	f003 f94a 	bl	80045c4 <GetNH3_PPM>
 8001330:	61b8      	str	r0, [r7, #24]
    float h2s_ppm = GetH2S_PPM();
 8001332:	f003 f959 	bl	80045e8 <GetH2S_PPM>
 8001336:	6178      	str	r0, [r7, #20]
    AlarmLevel_t nh3_alarm = GetNH3AlarmLevel();
 8001338:	f003 f96a 	bl	8004610 <GetNH3AlarmLevel>
 800133c:	4603      	mov	r3, r0
 800133e:	74fb      	strb	r3, [r7, #19]
    AlarmLevel_t h2s_alarm = GetH2SAlarmLevel();
 8001340:	f003 f972 	bl	8004628 <GetH2SAlarmLevel>
 8001344:	4603      	mov	r3, r0
 8001346:	74bb      	strb	r3, [r7, #18]
    AlarmLevel_t system_alarm = GetSystemAlarmLevel();
 8001348:	f003 f97a 	bl	8004640 <GetSystemAlarmLevel>
 800134c:	4603      	mov	r3, r0
 800134e:	747b      	strb	r3, [r7, #17]

    // =============================================================================
    // LOG D LIU THEO THI GIAN (MI 5 PHT)
    // =============================================================================
    // Kim tra nu pht chia ht cho 5 v khc vi ln log trc
    if((current_phut % 5 == 0) && (current_phut != last_log_minute)) {
 8001350:	7a3a      	ldrb	r2, [r7, #8]
 8001352:	4b6e      	ldr	r3, [pc, #440]	@ (800150c <main+0x324>)
 8001354:	fba3 1302 	umull	r1, r3, r3, r2
 8001358:	0899      	lsrs	r1, r3, #2
 800135a:	460b      	mov	r3, r1
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	b2db      	uxtb	r3, r3
 8001364:	2b00      	cmp	r3, #0
 8001366:	d142      	bne.n	80013ee <main+0x206>
 8001368:	7a3b      	ldrb	r3, [r7, #8]
 800136a:	461a      	mov	r2, r3
 800136c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800136e:	4293      	cmp	r3, r2
 8001370:	d03d      	beq.n	80013ee <main+0x206>
        last_log_minute = current_phut;
 8001372:	7a3b      	ldrb	r3, [r7, #8]
 8001374:	627b      	str	r3, [r7, #36]	@ 0x24
        
        printf("\r\n=== [%02d:%02d:%02d] LOG DU LIEU CAM BIEN ===\r\n",
 8001376:	7a7b      	ldrb	r3, [r7, #9]
 8001378:	4619      	mov	r1, r3
 800137a:	7a3b      	ldrb	r3, [r7, #8]
 800137c:	461a      	mov	r2, r3
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	4863      	ldr	r0, [pc, #396]	@ (8001510 <main+0x328>)
 8001382:	f004 f92d 	bl	80055e0 <iprintf>
               current_gio, current_phut, current_giay);
        printf("NH3: %.1f ppm (Alarm: %d)\r\n", nh3_ppm, nh3_alarm);
 8001386:	69b8      	ldr	r0, [r7, #24]
 8001388:	f7ff f84e 	bl	8000428 <__aeabi_f2d>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	7cf9      	ldrb	r1, [r7, #19]
 8001392:	9100      	str	r1, [sp, #0]
 8001394:	485f      	ldr	r0, [pc, #380]	@ (8001514 <main+0x32c>)
 8001396:	f004 f923 	bl	80055e0 <iprintf>
        printf("H2S: %.1f ppm (Alarm: %d)\r\n", h2s_ppm, h2s_alarm);
 800139a:	6978      	ldr	r0, [r7, #20]
 800139c:	f7ff f844 	bl	8000428 <__aeabi_f2d>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	7cb9      	ldrb	r1, [r7, #18]
 80013a6:	9100      	str	r1, [sp, #0]
 80013a8:	485b      	ldr	r0, [pc, #364]	@ (8001518 <main+0x330>)
 80013aa:	f004 f919 	bl	80055e0 <iprintf>
        printf("System Status: %d | System Alarm: %d\r\n", GetSystemStatus(), system_alarm);
 80013ae:	f003 f953 	bl	8004658 <GetSystemStatus>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4619      	mov	r1, r3
 80013b6:	7c7b      	ldrb	r3, [r7, #17]
 80013b8:	461a      	mov	r2, r3
 80013ba:	4858      	ldr	r0, [pc, #352]	@ (800151c <main+0x334>)
 80013bc:	f004 f910 	bl	80055e0 <iprintf>
        printf("Uptime: %.1f phut\r\n", HAL_GetTick() / 60000.0f);
 80013c0:	f000 fb48 	bl	8001a54 <HAL_GetTick>
 80013c4:	4603      	mov	r3, r0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff fc84 	bl	8000cd4 <__aeabi_ui2f>
 80013cc:	4603      	mov	r3, r0
 80013ce:	4954      	ldr	r1, [pc, #336]	@ (8001520 <main+0x338>)
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff fd8b 	bl	8000eec <__aeabi_fdiv>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff f825 	bl	8000428 <__aeabi_f2d>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	4850      	ldr	r0, [pc, #320]	@ (8001524 <main+0x33c>)
 80013e4:	f004 f8fc 	bl	80055e0 <iprintf>
        printf("==============================================\r\n");
 80013e8:	484f      	ldr	r0, [pc, #316]	@ (8001528 <main+0x340>)
 80013ea:	f004 f961 	bl	80056b0 <puts>
    // =============================================================================
    // LOGIC IU KHIN (G NGUYN)
    // =============================================================================
    
    // Debug thong tin
    printf("DEBUG - NH3: %.1f ppm, Alarm Level: %d\r\n", nh3_ppm, nh3_alarm);
 80013ee:	69b8      	ldr	r0, [r7, #24]
 80013f0:	f7ff f81a 	bl	8000428 <__aeabi_f2d>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	7cf9      	ldrb	r1, [r7, #19]
 80013fa:	9100      	str	r1, [sp, #0]
 80013fc:	484b      	ldr	r0, [pc, #300]	@ (800152c <main+0x344>)
 80013fe:	f004 f8ef 	bl	80055e0 <iprintf>
    printf("DEBUG - H2S: %.1f ppm, Alarm Level: %d\r\n", h2s_ppm, h2s_alarm);
 8001402:	6978      	ldr	r0, [r7, #20]
 8001404:	f7ff f810 	bl	8000428 <__aeabi_f2d>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	7cb9      	ldrb	r1, [r7, #18]
 800140e:	9100      	str	r1, [sp, #0]
 8001410:	4847      	ldr	r0, [pc, #284]	@ (8001530 <main+0x348>)
 8001412:	f004 f8e5 	bl	80055e0 <iprintf>
    
    // Logic dieu khien NH3 - day du tat ca truong hop
    printf("\r\nNH3 STATUS: ");
 8001416:	4847      	ldr	r0, [pc, #284]	@ (8001534 <main+0x34c>)
 8001418:	f004 f8e2 	bl	80055e0 <iprintf>
    if(nh3_alarm == ALARM_DANGER) {
 800141c:	7cfb      	ldrb	r3, [r7, #19]
 800141e:	2b03      	cmp	r3, #3
 8001420:	d108      	bne.n	8001434 <main+0x24c>
        printf("NH3 = %.1f ppm - NGUY HIEM! BAT QUAT MAX!\r\n", nh3_ppm);
 8001422:	69b8      	ldr	r0, [r7, #24]
 8001424:	f7ff f800 	bl	8000428 <__aeabi_f2d>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4842      	ldr	r0, [pc, #264]	@ (8001538 <main+0x350>)
 800142e:	f004 f8d7 	bl	80055e0 <iprintf>
 8001432:	e024      	b.n	800147e <main+0x296>
        // HAL_GPIO_WritePin(FAN_NH3_PORT, FAN_NH3_PIN, GPIO_PIN_SET);
    }
    else if(nh3_alarm == ALARM_HIGH) {
 8001434:	7cfb      	ldrb	r3, [r7, #19]
 8001436:	2b02      	cmp	r3, #2
 8001438:	d10d      	bne.n	8001456 <main+0x26e>
        printf("NH3 = %.1f ppm - BAT QUAT THONG GIO!\r\n", nh3_ppm);
 800143a:	69b8      	ldr	r0, [r7, #24]
 800143c:	f7fe fff4 	bl	8000428 <__aeabi_f2d>
 8001440:	4602      	mov	r2, r0
 8001442:	460b      	mov	r3, r1
 8001444:	483d      	ldr	r0, [pc, #244]	@ (800153c <main+0x354>)
 8001446:	f004 f8cb 	bl	80055e0 <iprintf>
        GPIOx_WritePin(GPIOB ,3 ,1); //  HAL_GPIO_WritePin(FAN_NH3_PORT, FAN_NH3_PIN, GPIO_PIN_SET);
 800144a:	2201      	movs	r2, #1
 800144c:	2103      	movs	r1, #3
 800144e:	482c      	ldr	r0, [pc, #176]	@ (8001500 <main+0x318>)
 8001450:	f001 fb26 	bl	8002aa0 <GPIOx_WritePin>
 8001454:	e013      	b.n	800147e <main+0x296>
    }
    else if(nh3_alarm == ALARM_LOW) {
 8001456:	7cfb      	ldrb	r3, [r7, #19]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d108      	bne.n	800146e <main+0x286>
        printf("NH3 = %.1f ppm - Canh bao thap\r\n", nh3_ppm);
 800145c:	69b8      	ldr	r0, [r7, #24]
 800145e:	f7fe ffe3 	bl	8000428 <__aeabi_f2d>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	4836      	ldr	r0, [pc, #216]	@ (8001540 <main+0x358>)
 8001468:	f004 f8ba 	bl	80055e0 <iprintf>
 800146c:	e007      	b.n	800147e <main+0x296>
        // HAL_GPIO_WritePin(FAN_NH3_PORT, FAN_NH3_PIN, GPIO_PIN_RESET);
    }
    else { // ALARM_NORMAL
        printf("NH3 = %.1f ppm - Binh thuong\r\n", nh3_ppm);
 800146e:	69b8      	ldr	r0, [r7, #24]
 8001470:	f7fe ffda 	bl	8000428 <__aeabi_f2d>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4832      	ldr	r0, [pc, #200]	@ (8001544 <main+0x35c>)
 800147a:	f004 f8b1 	bl	80055e0 <iprintf>
        // HAL_GPIO_WritePin(FAN_NH3_PORT, FAN_NH3_PIN, GPIO_PIN_RESET);
    }
    
    // Logic dieu khien CO2 - day du tat ca truong hop
    printf("H2S STATUS: ");
 800147e:	4832      	ldr	r0, [pc, #200]	@ (8001548 <main+0x360>)
 8001480:	f004 f8ae 	bl	80055e0 <iprintf>
    if(h2s_alarm == ALARM_DANGER) {
 8001484:	7cbb      	ldrb	r3, [r7, #18]
 8001486:	2b03      	cmp	r3, #3
 8001488:	d108      	bne.n	800149c <main+0x2b4>
        printf("H2S = %.1f ppm - NGUY HIEM! CAN THONG GIO NGAY!\r\n", h2s_ppm);
 800148a:	6978      	ldr	r0, [r7, #20]
 800148c:	f7fe ffcc 	bl	8000428 <__aeabi_f2d>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	482d      	ldr	r0, [pc, #180]	@ (800154c <main+0x364>)
 8001496:	f004 f8a3 	bl	80055e0 <iprintf>
 800149a:	e065      	b.n	8001568 <main+0x380>
        // HAL_GPIO_WritePin(FAN_CO2_PORT, FAN_CO2_PIN, GPIO_PIN_SET);
    }
    else if(h2s_alarm == ALARM_HIGH) {
 800149c:	7cbb      	ldrb	r3, [r7, #18]
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d108      	bne.n	80014b4 <main+0x2cc>
        printf("H2S = %.1f ppm - BAT QUAT THONG GIO!\r\n", h2s_ppm);
 80014a2:	6978      	ldr	r0, [r7, #20]
 80014a4:	f7fe ffc0 	bl	8000428 <__aeabi_f2d>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	4828      	ldr	r0, [pc, #160]	@ (8001550 <main+0x368>)
 80014ae:	f004 f897 	bl	80055e0 <iprintf>
 80014b2:	e059      	b.n	8001568 <main+0x380>
        // HAL_GPIO_WritePin(FAN_CO2_PORT, FAN_CO2_PIN, GPIO_PIN_SET);
    }
    else if(h2s_alarm == ALARM_LOW) {
 80014b4:	7cbb      	ldrb	r3, [r7, #18]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d14e      	bne.n	8001558 <main+0x370>
        printf("H2S = %.1f ppm - Canh bao thap\r\n", h2s_ppm);
 80014ba:	6978      	ldr	r0, [r7, #20]
 80014bc:	f7fe ffb4 	bl	8000428 <__aeabi_f2d>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4823      	ldr	r0, [pc, #140]	@ (8001554 <main+0x36c>)
 80014c6:	f004 f88b 	bl	80055e0 <iprintf>
 80014ca:	e04d      	b.n	8001568 <main+0x380>
 80014cc:	40013800 	.word	0x40013800
 80014d0:	08009c40 	.word	0x08009c40
 80014d4:	08009c60 	.word	0x08009c60
 80014d8:	08009c88 	.word	0x08009c88
 80014dc:	000186a0 	.word	0x000186a0
 80014e0:	40005400 	.word	0x40005400
 80014e4:	08009ca0 	.word	0x08009ca0
 80014e8:	08009cc0 	.word	0x08009cc0
 80014ec:	08009cf8 	.word	0x08009cf8
 80014f0:	47108800 	.word	0x47108800
 80014f4:	46cb2000 	.word	0x46cb2000
 80014f8:	08009d0c 	.word	0x08009d0c
 80014fc:	08009d24 	.word	0x08009d24
 8001500:	40010c00 	.word	0x40010c00
 8001504:	08009d40 	.word	0x08009d40
 8001508:	08009d68 	.word	0x08009d68
 800150c:	cccccccd 	.word	0xcccccccd
 8001510:	08009dac 	.word	0x08009dac
 8001514:	08009de0 	.word	0x08009de0
 8001518:	08009dfc 	.word	0x08009dfc
 800151c:	08009e18 	.word	0x08009e18
 8001520:	476a6000 	.word	0x476a6000
 8001524:	08009e40 	.word	0x08009e40
 8001528:	08009e54 	.word	0x08009e54
 800152c:	08009e84 	.word	0x08009e84
 8001530:	08009eb0 	.word	0x08009eb0
 8001534:	08009edc 	.word	0x08009edc
 8001538:	08009eec 	.word	0x08009eec
 800153c:	08009f18 	.word	0x08009f18
 8001540:	08009f40 	.word	0x08009f40
 8001544:	08009f64 	.word	0x08009f64
 8001548:	08009f84 	.word	0x08009f84
 800154c:	08009f94 	.word	0x08009f94
 8001550:	08009fc8 	.word	0x08009fc8
 8001554:	08009ff0 	.word	0x08009ff0
        // HAL_GPIO_WritePin(FAN_CO2_PORT, FAN_CO2_PIN, GPIO_PIN_RESET);
    }
    else { // ALARM_NORMAL
        printf("H2S = %.1f ppm - Binh thuong\r\n", h2s_ppm);
 8001558:	6978      	ldr	r0, [r7, #20]
 800155a:	f7fe ff65 	bl	8000428 <__aeabi_f2d>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	4844      	ldr	r0, [pc, #272]	@ (8001674 <main+0x48c>)
 8001564:	f004 f83c 	bl	80055e0 <iprintf>
        // HAL_GPIO_WritePin(FAN_CO2_PORT, FAN_CO2_PIN, GPIO_PIN_RESET);
    }

    // Cnh bo tng th
    switch (system_alarm)
 8001568:	7c7b      	ldrb	r3, [r7, #17]
 800156a:	2b03      	cmp	r3, #3
 800156c:	d006      	beq.n	800157c <main+0x394>
 800156e:	2b03      	cmp	r3, #3
 8001570:	dc10      	bgt.n	8001594 <main+0x3ac>
 8001572:	2b01      	cmp	r3, #1
 8001574:	d00a      	beq.n	800158c <main+0x3a4>
 8001576:	2b02      	cmp	r3, #2
 8001578:	d004      	beq.n	8001584 <main+0x39c>
 800157a:	e00b      	b.n	8001594 <main+0x3ac>
    {
    case ALARM_DANGER:
      printf("NGUY HIEM - KIEM TRA NGAY LAP TUC\r\n");
 800157c:	483e      	ldr	r0, [pc, #248]	@ (8001678 <main+0x490>)
 800157e:	f004 f897 	bl	80056b0 <puts>
      // HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);
      break;
 8001582:	e00b      	b.n	800159c <main+0x3b4>
    case ALARM_HIGH:
      printf("CANH BAO CAO - CHU Y NGAY\r\n");
 8001584:	483d      	ldr	r0, [pc, #244]	@ (800167c <main+0x494>)
 8001586:	f004 f893 	bl	80056b0 <puts>
      break;
 800158a:	e007      	b.n	800159c <main+0x3b4>
    case ALARM_LOW:
      printf("CANH BAO THAP - TIEP TUC THEO DOI\r\n");
 800158c:	483c      	ldr	r0, [pc, #240]	@ (8001680 <main+0x498>)
 800158e:	f004 f88f 	bl	80056b0 <puts>
      break;
 8001592:	e003      	b.n	800159c <main+0x3b4>
    default:
      printf("HE THONG HOAT DONG BINH THUONG\r\n");
 8001594:	483b      	ldr	r0, [pc, #236]	@ (8001684 <main+0x49c>)
 8001596:	f004 f88b 	bl	80056b0 <puts>
      // HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
      break;
 800159a:	bf00      	nop
    // =============================================================================
    // KIM TRA TC V THEO LCH - N GIN
    // =============================================================================
    
    // T ng hiu chun vo 3:00 AM
    if(current_gio == 3 && current_phut == 0 && current_giay < 5) {
 800159c:	7a7b      	ldrb	r3, [r7, #9]
 800159e:	2b03      	cmp	r3, #3
 80015a0:	d10f      	bne.n	80015c2 <main+0x3da>
 80015a2:	7a3b      	ldrb	r3, [r7, #8]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d10c      	bne.n	80015c2 <main+0x3da>
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	2b04      	cmp	r3, #4
 80015ac:	d809      	bhi.n	80015c2 <main+0x3da>
        printf("\r\n [%02d:%02d:%02d] THOI GIAN HIEU CHUAN TU DONG!\r\n", 
 80015ae:	7a7b      	ldrb	r3, [r7, #9]
 80015b0:	4619      	mov	r1, r3
 80015b2:	7a3b      	ldrb	r3, [r7, #8]
 80015b4:	461a      	mov	r2, r3
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	4833      	ldr	r0, [pc, #204]	@ (8001688 <main+0x4a0>)
 80015ba:	f004 f811 	bl	80055e0 <iprintf>
               current_gio, current_phut, current_giay);
        CalibrateSensors();
 80015be:	f002 fb07 	bl	8003bd0 <CalibrateSensors>
    }
    
    // Bo co hng ngy vo 23:59
    if(current_gio == 23 && current_phut == 59 && current_giay < 5) {
 80015c2:	7a7b      	ldrb	r3, [r7, #9]
 80015c4:	2b17      	cmp	r3, #23
 80015c6:	d133      	bne.n	8001630 <main+0x448>
 80015c8:	7a3b      	ldrb	r3, [r7, #8]
 80015ca:	2b3b      	cmp	r3, #59	@ 0x3b
 80015cc:	d130      	bne.n	8001630 <main+0x448>
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	2b04      	cmp	r3, #4
 80015d2:	d82d      	bhi.n	8001630 <main+0x448>
        printf("\r\n [%02d:%02d:%02d] BAO CAO HANG NGAY\r\n", 
 80015d4:	7a7b      	ldrb	r3, [r7, #9]
 80015d6:	4619      	mov	r1, r3
 80015d8:	7a3b      	ldrb	r3, [r7, #8]
 80015da:	461a      	mov	r2, r3
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	482b      	ldr	r0, [pc, #172]	@ (800168c <main+0x4a4>)
 80015e0:	f003 fffe 	bl	80055e0 <iprintf>
               current_gio, current_phut, current_giay);
        printf("Ngay: %02d/%02d/20%02d\r\n", current_ngay, current_thang, current_nam);
 80015e4:	797b      	ldrb	r3, [r7, #5]
 80015e6:	4619      	mov	r1, r3
 80015e8:	793b      	ldrb	r3, [r7, #4]
 80015ea:	461a      	mov	r2, r3
 80015ec:	78fb      	ldrb	r3, [r7, #3]
 80015ee:	4828      	ldr	r0, [pc, #160]	@ (8001690 <main+0x4a8>)
 80015f0:	f003 fff6 	bl	80055e0 <iprintf>
        printf("Uptime: %.1f gio\r\n", HAL_GetTick() / 3600000.0f);
 80015f4:	f000 fa2e 	bl	8001a54 <HAL_GetTick>
 80015f8:	4603      	mov	r3, r0
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff fb6a 	bl	8000cd4 <__aeabi_ui2f>
 8001600:	4603      	mov	r3, r0
 8001602:	4924      	ldr	r1, [pc, #144]	@ (8001694 <main+0x4ac>)
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fc71 	bl	8000eec <__aeabi_fdiv>
 800160a:	4603      	mov	r3, r0
 800160c:	4618      	mov	r0, r3
 800160e:	f7fe ff0b 	bl	8000428 <__aeabi_f2d>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4820      	ldr	r0, [pc, #128]	@ (8001698 <main+0x4b0>)
 8001618:	f003 ffe2 	bl	80055e0 <iprintf>
        printf("Tong doc: %lu | Loi: %lu\r\n", g_sensor_system.total_readings, g_sensor_system.error_count);
 800161c:	4b1f      	ldr	r3, [pc, #124]	@ (800169c <main+0x4b4>)
 800161e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8001622:	4a1e      	ldr	r2, [pc, #120]	@ (800169c <main+0x4b4>)
 8001624:	f8d2 20fc 	ldr.w	r2, [r2, #252]	@ 0xfc
 8001628:	4619      	mov	r1, r3
 800162a:	481d      	ldr	r0, [pc, #116]	@ (80016a0 <main+0x4b8>)
 800162c:	f003 ffd8 	bl	80055e0 <iprintf>
    }
    
    // Cho bui sng
    if(current_gio == 6 && current_phut == 0 && current_giay < 5) {
 8001630:	7a7b      	ldrb	r3, [r7, #9]
 8001632:	2b06      	cmp	r3, #6
 8001634:	d10d      	bne.n	8001652 <main+0x46a>
 8001636:	7a3b      	ldrb	r3, [r7, #8]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d10a      	bne.n	8001652 <main+0x46a>
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	2b04      	cmp	r3, #4
 8001640:	d807      	bhi.n	8001652 <main+0x46a>
        printf("\r\n [%02d:%02d:%02d] CHAO BUOI SANG!\r\n", 
 8001642:	7a7b      	ldrb	r3, [r7, #9]
 8001644:	4619      	mov	r1, r3
 8001646:	7a3b      	ldrb	r3, [r7, #8]
 8001648:	461a      	mov	r2, r3
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	4815      	ldr	r0, [pc, #84]	@ (80016a4 <main+0x4bc>)
 800164e:	f003 ffc7 	bl	80055e0 <iprintf>
    // SendDataToServerWithTime(nh3_ppm, co2_ppm, system_alarm, current_gio, current_phut, current_giay);

    // - Hin th trn LCD vi thi gian
    // UpdateLCDDisplayWithTime(nh3_ppm, co2_ppm, system_alarm, current_gio, current_phut, current_giay);

    printf("\r\n[%02d:%02d:%02d] CHO %d GIAY DE DO TIEP\r\n", 
 8001652:	7a7b      	ldrb	r3, [r7, #9]
 8001654:	4619      	mov	r1, r3
 8001656:	7a3b      	ldrb	r3, [r7, #8]
 8001658:	461a      	mov	r2, r3
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	4618      	mov	r0, r3
 800165e:	2314      	movs	r3, #20
 8001660:	9300      	str	r3, [sp, #0]
 8001662:	4603      	mov	r3, r0
 8001664:	4810      	ldr	r0, [pc, #64]	@ (80016a8 <main+0x4c0>)
 8001666:	f003 ffbb 	bl	80055e0 <iprintf>
           current_gio, current_phut, current_giay, MAIN_LOOP_DELAY/1000);
    
    HAL_Delay(MAIN_LOOP_DELAY); // Ch 1 pht
 800166a:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800166e:	f000 f9fb 	bl	8001a68 <HAL_Delay>
  {
 8001672:	e619      	b.n	80012a8 <main+0xc0>
 8001674:	0800a014 	.word	0x0800a014
 8001678:	0800a034 	.word	0x0800a034
 800167c:	0800a058 	.word	0x0800a058
 8001680:	0800a074 	.word	0x0800a074
 8001684:	0800a098 	.word	0x0800a098
 8001688:	0800a0b8 	.word	0x0800a0b8
 800168c:	0800a0f0 	.word	0x0800a0f0
 8001690:	0800a11c 	.word	0x0800a11c
 8001694:	4a5bba00 	.word	0x4a5bba00
 8001698:	0800a138 	.word	0x0800a138
 800169c:	20000580 	.word	0x20000580
 80016a0:	0800a14c 	.word	0x0800a14c
 80016a4:	0800a168 	.word	0x0800a168
 80016a8:	0800a194 	.word	0x0800a194

080016ac <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b090      	sub	sp, #64	@ 0x40
 80016b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016b2:	f107 0318 	add.w	r3, r7, #24
 80016b6:	2228      	movs	r2, #40	@ 0x28
 80016b8:	2100      	movs	r1, #0
 80016ba:	4618      	mov	r0, r3
 80016bc:	f004 f92c 	bl	8005918 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
 80016c8:	609a      	str	r2, [r3, #8]
 80016ca:	60da      	str	r2, [r3, #12]
 80016cc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016ce:	2301      	movs	r3, #1
 80016d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016d8:	2300      	movs	r3, #0
 80016da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016dc:	2301      	movs	r3, #1
 80016de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016e0:	2302      	movs	r3, #2
 80016e2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016ea:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80016ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f0:	f107 0318 	add.w	r3, r7, #24
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 fabf 	bl	8001c78 <HAL_RCC_OscConfig>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001700:	f000 f819 	bl	8001736 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001704:	230f      	movs	r3, #15
 8001706:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001708:	2302      	movs	r3, #2
 800170a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800170c:	2300      	movs	r3, #0
 800170e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001710:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001714:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001716:	2300      	movs	r3, #0
 8001718:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	2102      	movs	r1, #2
 800171e:	4618      	mov	r0, r3
 8001720:	f000 fd2c 	bl	800217c <HAL_RCC_ClockConfig>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800172a:	f000 f804 	bl	8001736 <Error_Handler>
  }
}
 800172e:	bf00      	nop
 8001730:	3740      	adds	r7, #64	@ 0x40
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800173a:	b672      	cpsid	i
}
 800173c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800173e:	bf00      	nop
 8001740:	e7fd      	b.n	800173e <Error_Handler+0x8>
	...

08001744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800174a:	4b15      	ldr	r3, [pc, #84]	@ (80017a0 <HAL_MspInit+0x5c>)
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	4a14      	ldr	r2, [pc, #80]	@ (80017a0 <HAL_MspInit+0x5c>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	6193      	str	r3, [r2, #24]
 8001756:	4b12      	ldr	r3, [pc, #72]	@ (80017a0 <HAL_MspInit+0x5c>)
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001762:	4b0f      	ldr	r3, [pc, #60]	@ (80017a0 <HAL_MspInit+0x5c>)
 8001764:	69db      	ldr	r3, [r3, #28]
 8001766:	4a0e      	ldr	r2, [pc, #56]	@ (80017a0 <HAL_MspInit+0x5c>)
 8001768:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800176c:	61d3      	str	r3, [r2, #28]
 800176e:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <HAL_MspInit+0x5c>)
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800177a:	4b0a      	ldr	r3, [pc, #40]	@ (80017a4 <HAL_MspInit+0x60>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	4a04      	ldr	r2, [pc, #16]	@ (80017a4 <HAL_MspInit+0x60>)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001796:	bf00      	nop
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40010000 	.word	0x40010000

080017a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017ac:	bf00      	nop
 80017ae:	e7fd      	b.n	80017ac <NMI_Handler+0x4>

080017b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <HardFault_Handler+0x4>

080017b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <MemManage_Handler+0x4>

080017c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <BusFault_Handler+0x4>

080017c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <UsageFault_Handler+0x4>

080017d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr

080017dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bc80      	pop	{r7}
 80017e6:	4770      	bx	lr

080017e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ec:	bf00      	nop
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr

080017f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017f8:	f000 f91a 	bl	8001a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}

08001800 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  return 1;
 8001804:	2301      	movs	r3, #1
}
 8001806:	4618      	mov	r0, r3
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr

0800180e <_kill>:

int _kill(int pid, int sig)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001818:	f004 f8d0 	bl	80059bc <__errno>
 800181c:	4603      	mov	r3, r0
 800181e:	2216      	movs	r2, #22
 8001820:	601a      	str	r2, [r3, #0]
  return -1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001826:	4618      	mov	r0, r3
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <_exit>:

void _exit (int status)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001836:	f04f 31ff 	mov.w	r1, #4294967295
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff ffe7 	bl	800180e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <_exit+0x12>

08001844 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]
 8001854:	e00a      	b.n	800186c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001856:	f3af 8000 	nop.w
 800185a:	4601      	mov	r1, r0
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	1c5a      	adds	r2, r3, #1
 8001860:	60ba      	str	r2, [r7, #8]
 8001862:	b2ca      	uxtb	r2, r1
 8001864:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	3301      	adds	r3, #1
 800186a:	617b      	str	r3, [r7, #20]
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	429a      	cmp	r2, r3
 8001872:	dbf0      	blt.n	8001856 <_read+0x12>
  }

  return len;
 8001874:	687b      	ldr	r3, [r7, #4]
}
 8001876:	4618      	mov	r0, r3
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <_close>:
  }
  return len;
}

int _close(int file)
{
 800187e:	b480      	push	{r7}
 8001880:	b083      	sub	sp, #12
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
}
 800188a:	4618      	mov	r0, r3
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr

08001894 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018a4:	605a      	str	r2, [r3, #4]
  return 0;
 80018a6:	2300      	movs	r3, #0
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr

080018b2 <_isatty>:

int _isatty(int file)
{
 80018b2:	b480      	push	{r7}
 80018b4:	b083      	sub	sp, #12
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018ba:	2301      	movs	r3, #1
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr

080018c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b085      	sub	sp, #20
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	60f8      	str	r0, [r7, #12]
 80018ce:	60b9      	str	r1, [r7, #8]
 80018d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
	...

080018e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018e8:	4a14      	ldr	r2, [pc, #80]	@ (800193c <_sbrk+0x5c>)
 80018ea:	4b15      	ldr	r3, [pc, #84]	@ (8001940 <_sbrk+0x60>)
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018f4:	4b13      	ldr	r3, [pc, #76]	@ (8001944 <_sbrk+0x64>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d102      	bne.n	8001902 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018fc:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <_sbrk+0x64>)
 80018fe:	4a12      	ldr	r2, [pc, #72]	@ (8001948 <_sbrk+0x68>)
 8001900:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001902:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <_sbrk+0x64>)
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	429a      	cmp	r2, r3
 800190e:	d207      	bcs.n	8001920 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001910:	f004 f854 	bl	80059bc <__errno>
 8001914:	4603      	mov	r3, r0
 8001916:	220c      	movs	r2, #12
 8001918:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800191a:	f04f 33ff 	mov.w	r3, #4294967295
 800191e:	e009      	b.n	8001934 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001920:	4b08      	ldr	r3, [pc, #32]	@ (8001944 <_sbrk+0x64>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001926:	4b07      	ldr	r3, [pc, #28]	@ (8001944 <_sbrk+0x64>)
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4413      	add	r3, r2
 800192e:	4a05      	ldr	r2, [pc, #20]	@ (8001944 <_sbrk+0x64>)
 8001930:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001932:	68fb      	ldr	r3, [r7, #12]
}
 8001934:	4618      	mov	r0, r3
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	20005000 	.word	0x20005000
 8001940:	00000400 	.word	0x00000400
 8001944:	2000021c 	.word	0x2000021c
 8001948:	200044c8 	.word	0x200044c8

0800194c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr

08001958 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001958:	f7ff fff8 	bl	800194c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800195c:	480b      	ldr	r0, [pc, #44]	@ (800198c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800195e:	490c      	ldr	r1, [pc, #48]	@ (8001990 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001960:	4a0c      	ldr	r2, [pc, #48]	@ (8001994 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001962:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001964:	e002      	b.n	800196c <LoopCopyDataInit>

08001966 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001966:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001968:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800196a:	3304      	adds	r3, #4

0800196c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800196c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800196e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001970:	d3f9      	bcc.n	8001966 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001972:	4a09      	ldr	r2, [pc, #36]	@ (8001998 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001974:	4c09      	ldr	r4, [pc, #36]	@ (800199c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001976:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001978:	e001      	b.n	800197e <LoopFillZerobss>

0800197a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800197a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800197c:	3204      	adds	r2, #4

0800197e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800197e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001980:	d3fb      	bcc.n	800197a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001982:	f004 f821 	bl	80059c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001986:	f7ff fc2f 	bl	80011e8 <main>
  bx lr
 800198a:	4770      	bx	lr
  ldr r0, =_sdata
 800198c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001990:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8001994:	0800b228 	.word	0x0800b228
  ldr r2, =_sbss
 8001998:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 800199c:	200044c4 	.word	0x200044c4

080019a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019a0:	e7fe      	b.n	80019a0 <ADC1_2_IRQHandler>
	...

080019a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019a8:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <HAL_Init+0x28>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a07      	ldr	r2, [pc, #28]	@ (80019cc <HAL_Init+0x28>)
 80019ae:	f043 0310 	orr.w	r3, r3, #16
 80019b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b4:	2003      	movs	r0, #3
 80019b6:	f000 f92b 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019ba:	200f      	movs	r0, #15
 80019bc:	f000 f808 	bl	80019d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019c0:	f7ff fec0 	bl	8001744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40022000 	.word	0x40022000

080019d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019d8:	4b12      	ldr	r3, [pc, #72]	@ (8001a24 <HAL_InitTick+0x54>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b12      	ldr	r3, [pc, #72]	@ (8001a28 <HAL_InitTick+0x58>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 f935 	bl	8001c5e <HAL_SYSTICK_Config>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e00e      	b.n	8001a1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2b0f      	cmp	r3, #15
 8001a02:	d80a      	bhi.n	8001a1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a04:	2200      	movs	r2, #0
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	f04f 30ff 	mov.w	r0, #4294967295
 8001a0c:	f000 f90b 	bl	8001c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a10:	4a06      	ldr	r2, [pc, #24]	@ (8001a2c <HAL_InitTick+0x5c>)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	e000      	b.n	8001a1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000000 	.word	0x20000000
 8001a28:	20000008 	.word	0x20000008
 8001a2c:	20000004 	.word	0x20000004

08001a30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <HAL_IncTick+0x1c>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4b05      	ldr	r3, [pc, #20]	@ (8001a50 <HAL_IncTick+0x20>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4413      	add	r3, r2
 8001a40:	4a03      	ldr	r2, [pc, #12]	@ (8001a50 <HAL_IncTick+0x20>)
 8001a42:	6013      	str	r3, [r2, #0]
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr
 8001a4c:	20000008 	.word	0x20000008
 8001a50:	20000220 	.word	0x20000220

08001a54 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  return uwTick;
 8001a58:	4b02      	ldr	r3, [pc, #8]	@ (8001a64 <HAL_GetTick+0x10>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr
 8001a64:	20000220 	.word	0x20000220

08001a68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a70:	f7ff fff0 	bl	8001a54 <HAL_GetTick>
 8001a74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a80:	d005      	beq.n	8001a8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a82:	4b0a      	ldr	r3, [pc, #40]	@ (8001aac <HAL_Delay+0x44>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	461a      	mov	r2, r3
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a8e:	bf00      	nop
 8001a90:	f7ff ffe0 	bl	8001a54 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d8f7      	bhi.n	8001a90 <HAL_Delay+0x28>
  {
  }
}
 8001aa0:	bf00      	nop
 8001aa2:	bf00      	nop
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20000008 	.word	0x20000008

08001ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001acc:	4013      	ands	r3, r2
 8001ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ad8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ae2:	4a04      	ldr	r2, [pc, #16]	@ (8001af4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	60d3      	str	r3, [r2, #12]
}
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	e000ed00 	.word	0xe000ed00

08001af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001afc:	4b04      	ldr	r3, [pc, #16]	@ (8001b10 <__NVIC_GetPriorityGrouping+0x18>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	0a1b      	lsrs	r3, r3, #8
 8001b02:	f003 0307 	and.w	r3, r3, #7
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	db0a      	blt.n	8001b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	490c      	ldr	r1, [pc, #48]	@ (8001b60 <__NVIC_SetPriority+0x4c>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	0112      	lsls	r2, r2, #4
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	440b      	add	r3, r1
 8001b38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3c:	e00a      	b.n	8001b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4908      	ldr	r1, [pc, #32]	@ (8001b64 <__NVIC_SetPriority+0x50>)
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	f003 030f 	and.w	r3, r3, #15
 8001b4a:	3b04      	subs	r3, #4
 8001b4c:	0112      	lsls	r2, r2, #4
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	440b      	add	r3, r1
 8001b52:	761a      	strb	r2, [r3, #24]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bc80      	pop	{r7}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	e000e100 	.word	0xe000e100
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	@ 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43da      	mvns	r2, r3
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	401a      	ands	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bba:	43d9      	mvns	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	4313      	orrs	r3, r2
         );
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3724      	adds	r7, #36	@ 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr

08001bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bdc:	d301      	bcc.n	8001be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bde:	2301      	movs	r3, #1
 8001be0:	e00f      	b.n	8001c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be2:	4a0a      	ldr	r2, [pc, #40]	@ (8001c0c <SysTick_Config+0x40>)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bea:	210f      	movs	r1, #15
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf0:	f7ff ff90 	bl	8001b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf4:	4b05      	ldr	r3, [pc, #20]	@ (8001c0c <SysTick_Config+0x40>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfa:	4b04      	ldr	r3, [pc, #16]	@ (8001c0c <SysTick_Config+0x40>)
 8001bfc:	2207      	movs	r2, #7
 8001bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	e000e010 	.word	0xe000e010

08001c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff ff49 	bl	8001ab0 <__NVIC_SetPriorityGrouping>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c38:	f7ff ff5e 	bl	8001af8 <__NVIC_GetPriorityGrouping>
 8001c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	6978      	ldr	r0, [r7, #20]
 8001c44:	f7ff ff90 	bl	8001b68 <NVIC_EncodePriority>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff5f 	bl	8001b14 <__NVIC_SetPriority>
}
 8001c56:	bf00      	nop
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff ffb0 	bl	8001bcc <SysTick_Config>
 8001c6c:	4603      	mov	r3, r0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e272      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f000 8087 	beq.w	8001da6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c98:	4b92      	ldr	r3, [pc, #584]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f003 030c 	and.w	r3, r3, #12
 8001ca0:	2b04      	cmp	r3, #4
 8001ca2:	d00c      	beq.n	8001cbe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ca4:	4b8f      	ldr	r3, [pc, #572]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f003 030c 	and.w	r3, r3, #12
 8001cac:	2b08      	cmp	r3, #8
 8001cae:	d112      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x5e>
 8001cb0:	4b8c      	ldr	r3, [pc, #560]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cbc:	d10b      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cbe:	4b89      	ldr	r3, [pc, #548]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d06c      	beq.n	8001da4 <HAL_RCC_OscConfig+0x12c>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d168      	bne.n	8001da4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e24c      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cde:	d106      	bne.n	8001cee <HAL_RCC_OscConfig+0x76>
 8001ce0:	4b80      	ldr	r3, [pc, #512]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a7f      	ldr	r2, [pc, #508]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001ce6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cea:	6013      	str	r3, [r2, #0]
 8001cec:	e02e      	b.n	8001d4c <HAL_RCC_OscConfig+0xd4>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d10c      	bne.n	8001d10 <HAL_RCC_OscConfig+0x98>
 8001cf6:	4b7b      	ldr	r3, [pc, #492]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a7a      	ldr	r2, [pc, #488]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001cfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d00:	6013      	str	r3, [r2, #0]
 8001d02:	4b78      	ldr	r3, [pc, #480]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a77      	ldr	r2, [pc, #476]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d08:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d0c:	6013      	str	r3, [r2, #0]
 8001d0e:	e01d      	b.n	8001d4c <HAL_RCC_OscConfig+0xd4>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d18:	d10c      	bne.n	8001d34 <HAL_RCC_OscConfig+0xbc>
 8001d1a:	4b72      	ldr	r3, [pc, #456]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a71      	ldr	r2, [pc, #452]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	4b6f      	ldr	r3, [pc, #444]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a6e      	ldr	r2, [pc, #440]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d30:	6013      	str	r3, [r2, #0]
 8001d32:	e00b      	b.n	8001d4c <HAL_RCC_OscConfig+0xd4>
 8001d34:	4b6b      	ldr	r3, [pc, #428]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a6a      	ldr	r2, [pc, #424]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d3e:	6013      	str	r3, [r2, #0]
 8001d40:	4b68      	ldr	r3, [pc, #416]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a67      	ldr	r2, [pc, #412]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d4a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d013      	beq.n	8001d7c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d54:	f7ff fe7e 	bl	8001a54 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d5c:	f7ff fe7a 	bl	8001a54 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b64      	cmp	r3, #100	@ 0x64
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e200      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d6e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d0f0      	beq.n	8001d5c <HAL_RCC_OscConfig+0xe4>
 8001d7a:	e014      	b.n	8001da6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d7c:	f7ff fe6a 	bl	8001a54 <HAL_GetTick>
 8001d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d84:	f7ff fe66 	bl	8001a54 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b64      	cmp	r3, #100	@ 0x64
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e1ec      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d96:	4b53      	ldr	r3, [pc, #332]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1f0      	bne.n	8001d84 <HAL_RCC_OscConfig+0x10c>
 8001da2:	e000      	b.n	8001da6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d063      	beq.n	8001e7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001db2:	4b4c      	ldr	r3, [pc, #304]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f003 030c 	and.w	r3, r3, #12
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00b      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001dbe:	4b49      	ldr	r3, [pc, #292]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f003 030c 	and.w	r3, r3, #12
 8001dc6:	2b08      	cmp	r3, #8
 8001dc8:	d11c      	bne.n	8001e04 <HAL_RCC_OscConfig+0x18c>
 8001dca:	4b46      	ldr	r3, [pc, #280]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d116      	bne.n	8001e04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dd6:	4b43      	ldr	r3, [pc, #268]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d005      	beq.n	8001dee <HAL_RCC_OscConfig+0x176>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d001      	beq.n	8001dee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e1c0      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dee:	4b3d      	ldr	r3, [pc, #244]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	695b      	ldr	r3, [r3, #20]
 8001dfa:	00db      	lsls	r3, r3, #3
 8001dfc:	4939      	ldr	r1, [pc, #228]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e02:	e03a      	b.n	8001e7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d020      	beq.n	8001e4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e0c:	4b36      	ldr	r3, [pc, #216]	@ (8001ee8 <HAL_RCC_OscConfig+0x270>)
 8001e0e:	2201      	movs	r2, #1
 8001e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e12:	f7ff fe1f 	bl	8001a54 <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e1a:	f7ff fe1b 	bl	8001a54 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e1a1      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0f0      	beq.n	8001e1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e38:	4b2a      	ldr	r3, [pc, #168]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	695b      	ldr	r3, [r3, #20]
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	4927      	ldr	r1, [pc, #156]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	600b      	str	r3, [r1, #0]
 8001e4c:	e015      	b.n	8001e7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e4e:	4b26      	ldr	r3, [pc, #152]	@ (8001ee8 <HAL_RCC_OscConfig+0x270>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e54:	f7ff fdfe 	bl	8001a54 <HAL_GetTick>
 8001e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e5a:	e008      	b.n	8001e6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e5c:	f7ff fdfa 	bl	8001a54 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e180      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1f0      	bne.n	8001e5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0308 	and.w	r3, r3, #8
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d03a      	beq.n	8001efc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	699b      	ldr	r3, [r3, #24]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d019      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e8e:	4b17      	ldr	r3, [pc, #92]	@ (8001eec <HAL_RCC_OscConfig+0x274>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e94:	f7ff fdde 	bl	8001a54 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e9c:	f7ff fdda 	bl	8001a54 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e160      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee4 <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0f0      	beq.n	8001e9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001eba:	2001      	movs	r0, #1
 8001ebc:	f000 faa6 	bl	800240c <RCC_Delay>
 8001ec0:	e01c      	b.n	8001efc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8001eec <HAL_RCC_OscConfig+0x274>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec8:	f7ff fdc4 	bl	8001a54 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ece:	e00f      	b.n	8001ef0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed0:	f7ff fdc0 	bl	8001a54 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d908      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e146      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
 8001ee2:	bf00      	nop
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	42420000 	.word	0x42420000
 8001eec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ef0:	4b92      	ldr	r3, [pc, #584]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1e9      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0304 	and.w	r3, r3, #4
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	f000 80a6 	beq.w	8002056 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f0e:	4b8b      	ldr	r3, [pc, #556]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d10d      	bne.n	8001f36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f1a:	4b88      	ldr	r3, [pc, #544]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	4a87      	ldr	r2, [pc, #540]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f24:	61d3      	str	r3, [r2, #28]
 8001f26:	4b85      	ldr	r3, [pc, #532]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f2e:	60bb      	str	r3, [r7, #8]
 8001f30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f32:	2301      	movs	r3, #1
 8001f34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f36:	4b82      	ldr	r3, [pc, #520]	@ (8002140 <HAL_RCC_OscConfig+0x4c8>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d118      	bne.n	8001f74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f42:	4b7f      	ldr	r3, [pc, #508]	@ (8002140 <HAL_RCC_OscConfig+0x4c8>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a7e      	ldr	r2, [pc, #504]	@ (8002140 <HAL_RCC_OscConfig+0x4c8>)
 8001f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f4e:	f7ff fd81 	bl	8001a54 <HAL_GetTick>
 8001f52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f54:	e008      	b.n	8001f68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f56:	f7ff fd7d 	bl	8001a54 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b64      	cmp	r3, #100	@ 0x64
 8001f62:	d901      	bls.n	8001f68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e103      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f68:	4b75      	ldr	r3, [pc, #468]	@ (8002140 <HAL_RCC_OscConfig+0x4c8>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d0f0      	beq.n	8001f56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d106      	bne.n	8001f8a <HAL_RCC_OscConfig+0x312>
 8001f7c:	4b6f      	ldr	r3, [pc, #444]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	4a6e      	ldr	r2, [pc, #440]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001f82:	f043 0301 	orr.w	r3, r3, #1
 8001f86:	6213      	str	r3, [r2, #32]
 8001f88:	e02d      	b.n	8001fe6 <HAL_RCC_OscConfig+0x36e>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d10c      	bne.n	8001fac <HAL_RCC_OscConfig+0x334>
 8001f92:	4b6a      	ldr	r3, [pc, #424]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001f94:	6a1b      	ldr	r3, [r3, #32]
 8001f96:	4a69      	ldr	r2, [pc, #420]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001f98:	f023 0301 	bic.w	r3, r3, #1
 8001f9c:	6213      	str	r3, [r2, #32]
 8001f9e:	4b67      	ldr	r3, [pc, #412]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	4a66      	ldr	r2, [pc, #408]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001fa4:	f023 0304 	bic.w	r3, r3, #4
 8001fa8:	6213      	str	r3, [r2, #32]
 8001faa:	e01c      	b.n	8001fe6 <HAL_RCC_OscConfig+0x36e>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	2b05      	cmp	r3, #5
 8001fb2:	d10c      	bne.n	8001fce <HAL_RCC_OscConfig+0x356>
 8001fb4:	4b61      	ldr	r3, [pc, #388]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001fb6:	6a1b      	ldr	r3, [r3, #32]
 8001fb8:	4a60      	ldr	r2, [pc, #384]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001fba:	f043 0304 	orr.w	r3, r3, #4
 8001fbe:	6213      	str	r3, [r2, #32]
 8001fc0:	4b5e      	ldr	r3, [pc, #376]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	4a5d      	ldr	r2, [pc, #372]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001fc6:	f043 0301 	orr.w	r3, r3, #1
 8001fca:	6213      	str	r3, [r2, #32]
 8001fcc:	e00b      	b.n	8001fe6 <HAL_RCC_OscConfig+0x36e>
 8001fce:	4b5b      	ldr	r3, [pc, #364]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001fd0:	6a1b      	ldr	r3, [r3, #32]
 8001fd2:	4a5a      	ldr	r2, [pc, #360]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001fd4:	f023 0301 	bic.w	r3, r3, #1
 8001fd8:	6213      	str	r3, [r2, #32]
 8001fda:	4b58      	ldr	r3, [pc, #352]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001fdc:	6a1b      	ldr	r3, [r3, #32]
 8001fde:	4a57      	ldr	r2, [pc, #348]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8001fe0:	f023 0304 	bic.w	r3, r3, #4
 8001fe4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d015      	beq.n	800201a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fee:	f7ff fd31 	bl	8001a54 <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ff4:	e00a      	b.n	800200c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff6:	f7ff fd2d 	bl	8001a54 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002004:	4293      	cmp	r3, r2
 8002006:	d901      	bls.n	800200c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e0b1      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800200c:	4b4b      	ldr	r3, [pc, #300]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d0ee      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x37e>
 8002018:	e014      	b.n	8002044 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800201a:	f7ff fd1b 	bl	8001a54 <HAL_GetTick>
 800201e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002020:	e00a      	b.n	8002038 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002022:	f7ff fd17 	bl	8001a54 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002030:	4293      	cmp	r3, r2
 8002032:	d901      	bls.n	8002038 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e09b      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002038:	4b40      	ldr	r3, [pc, #256]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 800203a:	6a1b      	ldr	r3, [r3, #32]
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	2b00      	cmp	r3, #0
 8002042:	d1ee      	bne.n	8002022 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002044:	7dfb      	ldrb	r3, [r7, #23]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d105      	bne.n	8002056 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800204a:	4b3c      	ldr	r3, [pc, #240]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 800204c:	69db      	ldr	r3, [r3, #28]
 800204e:	4a3b      	ldr	r2, [pc, #236]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8002050:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002054:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	2b00      	cmp	r3, #0
 800205c:	f000 8087 	beq.w	800216e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002060:	4b36      	ldr	r3, [pc, #216]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f003 030c 	and.w	r3, r3, #12
 8002068:	2b08      	cmp	r3, #8
 800206a:	d061      	beq.n	8002130 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	69db      	ldr	r3, [r3, #28]
 8002070:	2b02      	cmp	r3, #2
 8002072:	d146      	bne.n	8002102 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002074:	4b33      	ldr	r3, [pc, #204]	@ (8002144 <HAL_RCC_OscConfig+0x4cc>)
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207a:	f7ff fceb 	bl	8001a54 <HAL_GetTick>
 800207e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002080:	e008      	b.n	8002094 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002082:	f7ff fce7 	bl	8001a54 <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	2b02      	cmp	r3, #2
 800208e:	d901      	bls.n	8002094 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e06d      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002094:	4b29      	ldr	r3, [pc, #164]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d1f0      	bne.n	8002082 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a1b      	ldr	r3, [r3, #32]
 80020a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020a8:	d108      	bne.n	80020bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020aa:	4b24      	ldr	r3, [pc, #144]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	4921      	ldr	r1, [pc, #132]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020bc:	4b1f      	ldr	r3, [pc, #124]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a19      	ldr	r1, [r3, #32]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020cc:	430b      	orrs	r3, r1
 80020ce:	491b      	ldr	r1, [pc, #108]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002144 <HAL_RCC_OscConfig+0x4cc>)
 80020d6:	2201      	movs	r2, #1
 80020d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020da:	f7ff fcbb 	bl	8001a54 <HAL_GetTick>
 80020de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020e0:	e008      	b.n	80020f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e2:	f7ff fcb7 	bl	8001a54 <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e03d      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020f4:	4b11      	ldr	r3, [pc, #68]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0f0      	beq.n	80020e2 <HAL_RCC_OscConfig+0x46a>
 8002100:	e035      	b.n	800216e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002102:	4b10      	ldr	r3, [pc, #64]	@ (8002144 <HAL_RCC_OscConfig+0x4cc>)
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002108:	f7ff fca4 	bl	8001a54 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002110:	f7ff fca0 	bl	8001a54 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e026      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002122:	4b06      	ldr	r3, [pc, #24]	@ (800213c <HAL_RCC_OscConfig+0x4c4>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1f0      	bne.n	8002110 <HAL_RCC_OscConfig+0x498>
 800212e:	e01e      	b.n	800216e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d107      	bne.n	8002148 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e019      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
 800213c:	40021000 	.word	0x40021000
 8002140:	40007000 	.word	0x40007000
 8002144:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002148:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <HAL_RCC_OscConfig+0x500>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	429a      	cmp	r2, r3
 800215a:	d106      	bne.n	800216a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002166:	429a      	cmp	r2, r3
 8002168:	d001      	beq.n	800216e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e000      	b.n	8002170 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40021000 	.word	0x40021000

0800217c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d101      	bne.n	8002190 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e0d0      	b.n	8002332 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002190:	4b6a      	ldr	r3, [pc, #424]	@ (800233c <HAL_RCC_ClockConfig+0x1c0>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0307 	and.w	r3, r3, #7
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	429a      	cmp	r2, r3
 800219c:	d910      	bls.n	80021c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219e:	4b67      	ldr	r3, [pc, #412]	@ (800233c <HAL_RCC_ClockConfig+0x1c0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f023 0207 	bic.w	r2, r3, #7
 80021a6:	4965      	ldr	r1, [pc, #404]	@ (800233c <HAL_RCC_ClockConfig+0x1c0>)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ae:	4b63      	ldr	r3, [pc, #396]	@ (800233c <HAL_RCC_ClockConfig+0x1c0>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d001      	beq.n	80021c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e0b8      	b.n	8002332 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d020      	beq.n	800220e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d005      	beq.n	80021e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021d8:	4b59      	ldr	r3, [pc, #356]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	4a58      	ldr	r2, [pc, #352]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 80021de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80021e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0308 	and.w	r3, r3, #8
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d005      	beq.n	80021fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021f0:	4b53      	ldr	r3, [pc, #332]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	4a52      	ldr	r2, [pc, #328]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 80021f6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80021fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021fc:	4b50      	ldr	r3, [pc, #320]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	494d      	ldr	r1, [pc, #308]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 800220a:	4313      	orrs	r3, r2
 800220c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d040      	beq.n	800229c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d107      	bne.n	8002232 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002222:	4b47      	ldr	r3, [pc, #284]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d115      	bne.n	800225a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e07f      	b.n	8002332 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2b02      	cmp	r3, #2
 8002238:	d107      	bne.n	800224a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800223a:	4b41      	ldr	r3, [pc, #260]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d109      	bne.n	800225a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e073      	b.n	8002332 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800224a:	4b3d      	ldr	r3, [pc, #244]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d101      	bne.n	800225a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e06b      	b.n	8002332 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800225a:	4b39      	ldr	r3, [pc, #228]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f023 0203 	bic.w	r2, r3, #3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	4936      	ldr	r1, [pc, #216]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 8002268:	4313      	orrs	r3, r2
 800226a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800226c:	f7ff fbf2 	bl	8001a54 <HAL_GetTick>
 8002270:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002272:	e00a      	b.n	800228a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002274:	f7ff fbee 	bl	8001a54 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002282:	4293      	cmp	r3, r2
 8002284:	d901      	bls.n	800228a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e053      	b.n	8002332 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800228a:	4b2d      	ldr	r3, [pc, #180]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f003 020c 	and.w	r2, r3, #12
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	429a      	cmp	r2, r3
 800229a:	d1eb      	bne.n	8002274 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800229c:	4b27      	ldr	r3, [pc, #156]	@ (800233c <HAL_RCC_ClockConfig+0x1c0>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0307 	and.w	r3, r3, #7
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d210      	bcs.n	80022cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022aa:	4b24      	ldr	r3, [pc, #144]	@ (800233c <HAL_RCC_ClockConfig+0x1c0>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f023 0207 	bic.w	r2, r3, #7
 80022b2:	4922      	ldr	r1, [pc, #136]	@ (800233c <HAL_RCC_ClockConfig+0x1c0>)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ba:	4b20      	ldr	r3, [pc, #128]	@ (800233c <HAL_RCC_ClockConfig+0x1c0>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0307 	and.w	r3, r3, #7
 80022c2:	683a      	ldr	r2, [r7, #0]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d001      	beq.n	80022cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e032      	b.n	8002332 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0304 	and.w	r3, r3, #4
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d008      	beq.n	80022ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022d8:	4b19      	ldr	r3, [pc, #100]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	4916      	ldr	r1, [pc, #88]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0308 	and.w	r3, r3, #8
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d009      	beq.n	800230a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022f6:	4b12      	ldr	r3, [pc, #72]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	691b      	ldr	r3, [r3, #16]
 8002302:	00db      	lsls	r3, r3, #3
 8002304:	490e      	ldr	r1, [pc, #56]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 8002306:	4313      	orrs	r3, r2
 8002308:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800230a:	f000 f821 	bl	8002350 <HAL_RCC_GetSysClockFreq>
 800230e:	4602      	mov	r2, r0
 8002310:	4b0b      	ldr	r3, [pc, #44]	@ (8002340 <HAL_RCC_ClockConfig+0x1c4>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	091b      	lsrs	r3, r3, #4
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	490a      	ldr	r1, [pc, #40]	@ (8002344 <HAL_RCC_ClockConfig+0x1c8>)
 800231c:	5ccb      	ldrb	r3, [r1, r3]
 800231e:	fa22 f303 	lsr.w	r3, r2, r3
 8002322:	4a09      	ldr	r2, [pc, #36]	@ (8002348 <HAL_RCC_ClockConfig+0x1cc>)
 8002324:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002326:	4b09      	ldr	r3, [pc, #36]	@ (800234c <HAL_RCC_ClockConfig+0x1d0>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4618      	mov	r0, r3
 800232c:	f7ff fb50 	bl	80019d0 <HAL_InitTick>

  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40022000 	.word	0x40022000
 8002340:	40021000 	.word	0x40021000
 8002344:	0800ada8 	.word	0x0800ada8
 8002348:	20000000 	.word	0x20000000
 800234c:	20000004 	.word	0x20000004

08002350 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002350:	b480      	push	{r7}
 8002352:	b087      	sub	sp, #28
 8002354:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	2300      	movs	r3, #0
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
 8002362:	2300      	movs	r3, #0
 8002364:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002366:	2300      	movs	r3, #0
 8002368:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800236a:	4b1e      	ldr	r3, [pc, #120]	@ (80023e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f003 030c 	and.w	r3, r3, #12
 8002376:	2b04      	cmp	r3, #4
 8002378:	d002      	beq.n	8002380 <HAL_RCC_GetSysClockFreq+0x30>
 800237a:	2b08      	cmp	r3, #8
 800237c:	d003      	beq.n	8002386 <HAL_RCC_GetSysClockFreq+0x36>
 800237e:	e027      	b.n	80023d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002380:	4b19      	ldr	r3, [pc, #100]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002382:	613b      	str	r3, [r7, #16]
      break;
 8002384:	e027      	b.n	80023d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	0c9b      	lsrs	r3, r3, #18
 800238a:	f003 030f 	and.w	r3, r3, #15
 800238e:	4a17      	ldr	r2, [pc, #92]	@ (80023ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8002390:	5cd3      	ldrb	r3, [r2, r3]
 8002392:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d010      	beq.n	80023c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800239e:	4b11      	ldr	r3, [pc, #68]	@ (80023e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	0c5b      	lsrs	r3, r3, #17
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	4a11      	ldr	r2, [pc, #68]	@ (80023f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80023aa:	5cd3      	ldrb	r3, [r2, r3]
 80023ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a0d      	ldr	r2, [pc, #52]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80023b2:	fb03 f202 	mul.w	r2, r3, r2
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023bc:	617b      	str	r3, [r7, #20]
 80023be:	e004      	b.n	80023ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4a0c      	ldr	r2, [pc, #48]	@ (80023f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80023c4:	fb02 f303 	mul.w	r3, r2, r3
 80023c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	613b      	str	r3, [r7, #16]
      break;
 80023ce:	e002      	b.n	80023d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023d0:	4b05      	ldr	r3, [pc, #20]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80023d2:	613b      	str	r3, [r7, #16]
      break;
 80023d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023d6:	693b      	ldr	r3, [r7, #16]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	371c      	adds	r7, #28
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	40021000 	.word	0x40021000
 80023e8:	007a1200 	.word	0x007a1200
 80023ec:	0800adc0 	.word	0x0800adc0
 80023f0:	0800add0 	.word	0x0800add0
 80023f4:	003d0900 	.word	0x003d0900

080023f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023fc:	4b02      	ldr	r3, [pc, #8]	@ (8002408 <HAL_RCC_GetHCLKFreq+0x10>)
 80023fe:	681b      	ldr	r3, [r3, #0]
}
 8002400:	4618      	mov	r0, r3
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr
 8002408:	20000000 	.word	0x20000000

0800240c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002414:	4b0a      	ldr	r3, [pc, #40]	@ (8002440 <RCC_Delay+0x34>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a0a      	ldr	r2, [pc, #40]	@ (8002444 <RCC_Delay+0x38>)
 800241a:	fba2 2303 	umull	r2, r3, r2, r3
 800241e:	0a5b      	lsrs	r3, r3, #9
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	fb02 f303 	mul.w	r3, r2, r3
 8002426:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002428:	bf00      	nop
  }
  while (Delay --);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	1e5a      	subs	r2, r3, #1
 800242e:	60fa      	str	r2, [r7, #12]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1f9      	bne.n	8002428 <RCC_Delay+0x1c>
}
 8002434:	bf00      	nop
 8002436:	bf00      	nop
 8002438:	3714      	adds	r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr
 8002440:	20000000 	.word	0x20000000
 8002444:	10624dd3 	.word	0x10624dd3

08002448 <ADCx_Init>:
#include "adc.h"

void ADCx_Init(ADC_TypeDef *ADCx, uint8_t Channel) {
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af02      	add	r7, sp, #8
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	460b      	mov	r3, r1
 8002452:	70fb      	strb	r3, [r7, #3]
    // Enable ADC clock
    if(ADCx == ADC1) RCC->APB2ENR |= 1<<9;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a8f      	ldr	r2, [pc, #572]	@ (8002694 <ADCx_Init+0x24c>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d105      	bne.n	8002468 <ADCx_Init+0x20>
 800245c:	4b8e      	ldr	r3, [pc, #568]	@ (8002698 <ADCx_Init+0x250>)
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	4a8d      	ldr	r2, [pc, #564]	@ (8002698 <ADCx_Init+0x250>)
 8002462:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002466:	6193      	str	r3, [r2, #24]
    if(ADCx == ADC2) RCC->APB2ENR |= 1<<10;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a8c      	ldr	r2, [pc, #560]	@ (800269c <ADCx_Init+0x254>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d105      	bne.n	800247c <ADCx_Init+0x34>
 8002470:	4b89      	ldr	r3, [pc, #548]	@ (8002698 <ADCx_Init+0x250>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	4a88      	ldr	r2, [pc, #544]	@ (8002698 <ADCx_Init+0x250>)
 8002476:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800247a:	6193      	str	r3, [r2, #24]
    
    // Configure GPIO pins for analog input
    if(Channel == ADC_Channel_0) GPIOx_Init(GPIOA, 0, INPUT_ANALOG, NOPULL, 0);
 800247c:	78fb      	ldrb	r3, [r7, #3]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d107      	bne.n	8002492 <ADCx_Init+0x4a>
 8002482:	2300      	movs	r3, #0
 8002484:	9300      	str	r3, [sp, #0]
 8002486:	2300      	movs	r3, #0
 8002488:	2200      	movs	r2, #0
 800248a:	2100      	movs	r1, #0
 800248c:	4884      	ldr	r0, [pc, #528]	@ (80026a0 <ADCx_Init+0x258>)
 800248e:	f000 fa69 	bl	8002964 <GPIOx_Init>
    if(Channel == ADC_Channel_1) GPIOx_Init(GPIOA, 1, INPUT_ANALOG, NOPULL, 0);
 8002492:	78fb      	ldrb	r3, [r7, #3]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d107      	bne.n	80024a8 <ADCx_Init+0x60>
 8002498:	2300      	movs	r3, #0
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	2300      	movs	r3, #0
 800249e:	2200      	movs	r2, #0
 80024a0:	2101      	movs	r1, #1
 80024a2:	487f      	ldr	r0, [pc, #508]	@ (80026a0 <ADCx_Init+0x258>)
 80024a4:	f000 fa5e 	bl	8002964 <GPIOx_Init>
    if(Channel == ADC_Channel_2) GPIOx_Init(GPIOA, 2, INPUT_ANALOG, NOPULL, 0);
 80024a8:	78fb      	ldrb	r3, [r7, #3]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d107      	bne.n	80024be <ADCx_Init+0x76>
 80024ae:	2300      	movs	r3, #0
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	2300      	movs	r3, #0
 80024b4:	2200      	movs	r2, #0
 80024b6:	2102      	movs	r1, #2
 80024b8:	4879      	ldr	r0, [pc, #484]	@ (80026a0 <ADCx_Init+0x258>)
 80024ba:	f000 fa53 	bl	8002964 <GPIOx_Init>
    if(Channel == ADC_Channel_3) GPIOx_Init(GPIOA, 3, INPUT_ANALOG, NOPULL, 0);
 80024be:	78fb      	ldrb	r3, [r7, #3]
 80024c0:	2b03      	cmp	r3, #3
 80024c2:	d107      	bne.n	80024d4 <ADCx_Init+0x8c>
 80024c4:	2300      	movs	r3, #0
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	2300      	movs	r3, #0
 80024ca:	2200      	movs	r2, #0
 80024cc:	2103      	movs	r1, #3
 80024ce:	4874      	ldr	r0, [pc, #464]	@ (80026a0 <ADCx_Init+0x258>)
 80024d0:	f000 fa48 	bl	8002964 <GPIOx_Init>
    if(Channel == ADC_Channel_4) GPIOx_Init(GPIOA, 4, INPUT_ANALOG, NOPULL, 0);
 80024d4:	78fb      	ldrb	r3, [r7, #3]
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	d107      	bne.n	80024ea <ADCx_Init+0xa2>
 80024da:	2300      	movs	r3, #0
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	2300      	movs	r3, #0
 80024e0:	2200      	movs	r2, #0
 80024e2:	2104      	movs	r1, #4
 80024e4:	486e      	ldr	r0, [pc, #440]	@ (80026a0 <ADCx_Init+0x258>)
 80024e6:	f000 fa3d 	bl	8002964 <GPIOx_Init>
    if(Channel == ADC_Channel_5) GPIOx_Init(GPIOA, 5, INPUT_ANALOG, NOPULL, 0);
 80024ea:	78fb      	ldrb	r3, [r7, #3]
 80024ec:	2b05      	cmp	r3, #5
 80024ee:	d107      	bne.n	8002500 <ADCx_Init+0xb8>
 80024f0:	2300      	movs	r3, #0
 80024f2:	9300      	str	r3, [sp, #0]
 80024f4:	2300      	movs	r3, #0
 80024f6:	2200      	movs	r2, #0
 80024f8:	2105      	movs	r1, #5
 80024fa:	4869      	ldr	r0, [pc, #420]	@ (80026a0 <ADCx_Init+0x258>)
 80024fc:	f000 fa32 	bl	8002964 <GPIOx_Init>
    if(Channel == ADC_Channel_6) GPIOx_Init(GPIOA, 6, INPUT_ANALOG, NOPULL, 0);
 8002500:	78fb      	ldrb	r3, [r7, #3]
 8002502:	2b06      	cmp	r3, #6
 8002504:	d107      	bne.n	8002516 <ADCx_Init+0xce>
 8002506:	2300      	movs	r3, #0
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	2300      	movs	r3, #0
 800250c:	2200      	movs	r2, #0
 800250e:	2106      	movs	r1, #6
 8002510:	4863      	ldr	r0, [pc, #396]	@ (80026a0 <ADCx_Init+0x258>)
 8002512:	f000 fa27 	bl	8002964 <GPIOx_Init>
    if(Channel == ADC_Channel_7) GPIOx_Init(GPIOA, 7, INPUT_ANALOG, NOPULL, 0);
 8002516:	78fb      	ldrb	r3, [r7, #3]
 8002518:	2b07      	cmp	r3, #7
 800251a:	d107      	bne.n	800252c <ADCx_Init+0xe4>
 800251c:	2300      	movs	r3, #0
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	2300      	movs	r3, #0
 8002522:	2200      	movs	r2, #0
 8002524:	2107      	movs	r1, #7
 8002526:	485e      	ldr	r0, [pc, #376]	@ (80026a0 <ADCx_Init+0x258>)
 8002528:	f000 fa1c 	bl	8002964 <GPIOx_Init>
    if(Channel == ADC_Channel_8) GPIOx_Init(GPIOB ,0 ,INPUT_ANALOG,NOPULL,0);
 800252c:	78fb      	ldrb	r3, [r7, #3]
 800252e:	2b08      	cmp	r3, #8
 8002530:	d107      	bne.n	8002542 <ADCx_Init+0xfa>
 8002532:	2300      	movs	r3, #0
 8002534:	9300      	str	r3, [sp, #0]
 8002536:	2300      	movs	r3, #0
 8002538:	2200      	movs	r2, #0
 800253a:	2100      	movs	r1, #0
 800253c:	4859      	ldr	r0, [pc, #356]	@ (80026a4 <ADCx_Init+0x25c>)
 800253e:	f000 fa11 	bl	8002964 <GPIOx_Init>
	if(Channel == ADC_Channel_9) GPIOx_Init(GPIOB ,1 ,INPUT_ANALOG,NOPULL,0);
 8002542:	78fb      	ldrb	r3, [r7, #3]
 8002544:	2b09      	cmp	r3, #9
 8002546:	d107      	bne.n	8002558 <ADCx_Init+0x110>
 8002548:	2300      	movs	r3, #0
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	2300      	movs	r3, #0
 800254e:	2200      	movs	r2, #0
 8002550:	2101      	movs	r1, #1
 8002552:	4854      	ldr	r0, [pc, #336]	@ (80026a4 <ADCx_Init+0x25c>)
 8002554:	f000 fa06 	bl	8002964 <GPIOx_Init>
    
    // ADC Configuration
    ADCx->CR1 |= 1<<8;              // SCAN MODE enable
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	605a      	str	r2, [r3, #4]
    ADCx->CR2 |= (1<<1) | (1<<0);   // CONT=1, ADON=1 (Continuous mode)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f043 0203 	orr.w	r2, r3, #3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	609a      	str	r2, [r3, #8]
    ADCx->CR2 |= 1<<20;             // EXTEN[1:0] = 00 (External trigger disabled)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	609a      	str	r2, [r3, #8]
    ADCx->CR2 &= ~(1<<11);          // ALIGN=0 (Right alignment)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	609a      	str	r2, [r3, #8]
    ADCx->CR2 &= ~(0x7<<17);        // Clear EXTSEL bits
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f423 2260 	bic.w	r2, r3, #917504	@ 0xe0000
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	609a      	str	r2, [r3, #8]
    ADCx->CR2 |= (0x7<<17);         // EXTSEL = 111 (SWSTART)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f443 2260 	orr.w	r2, r3, #917504	@ 0xe0000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	609a      	str	r2, [r3, #8]
    
    // Set sequence length to 1 conversion
    ADCx->SQR1 &= ~(0xF<<20);       // Clear L[3:0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADCx->SQR1 |= (0x0<<20);        // L=0 (1 conversion)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    // Set sampling time (longest for better accuracy)
    if(Channel > 9) {
 80025b4:	78fb      	ldrb	r3, [r7, #3]
 80025b6:	2b09      	cmp	r3, #9
 80025b8:	d91f      	bls.n	80025fa <ADCx_Init+0x1b2>
        ADCx->SMPR1 &= ~(7<<((Channel-10)*3)); 
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68d9      	ldr	r1, [r3, #12]
 80025be:	78fb      	ldrb	r3, [r7, #3]
 80025c0:	f1a3 020a 	sub.w	r2, r3, #10
 80025c4:	4613      	mov	r3, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	4413      	add	r3, r2
 80025ca:	2207      	movs	r2, #7
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	43db      	mvns	r3, r3
 80025d2:	ea01 0203 	and.w	r2, r1, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	60da      	str	r2, [r3, #12]
        ADCx->SMPR1 |= (7<<((Channel-10)*3));   // 480 cycles
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68d9      	ldr	r1, [r3, #12]
 80025de:	78fb      	ldrb	r3, [r7, #3]
 80025e0:	f1a3 020a 	sub.w	r2, r3, #10
 80025e4:	4613      	mov	r3, r2
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	4413      	add	r3, r2
 80025ea:	2207      	movs	r2, #7
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	ea41 0203 	orr.w	r2, r1, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	60da      	str	r2, [r3, #12]
 80025f8:	e01a      	b.n	8002630 <ADCx_Init+0x1e8>
    } else {
        ADCx->SMPR2 &= ~(7<<(Channel*3));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6919      	ldr	r1, [r3, #16]
 80025fe:	78fa      	ldrb	r2, [r7, #3]
 8002600:	4613      	mov	r3, r2
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	4413      	add	r3, r2
 8002606:	2207      	movs	r2, #7
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	ea01 0203 	and.w	r2, r1, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	611a      	str	r2, [r3, #16]
        ADCx->SMPR2 |= (7<<(Channel*3));        // 480 cycles
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6919      	ldr	r1, [r3, #16]
 800261a:	78fa      	ldrb	r2, [r7, #3]
 800261c:	4613      	mov	r3, r2
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	4413      	add	r3, r2
 8002622:	2207      	movs	r2, #7
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	ea41 0203 	orr.w	r2, r1, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	611a      	str	r2, [r3, #16]
    }
    
    // Set first conversion in regular sequence
    ADCx->SQR3 &= 0xFFFFFFE0;       // Clear SQ1[4:0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002634:	f023 021f 	bic.w	r2, r3, #31
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	635a      	str	r2, [r3, #52]	@ 0x34
    ADCx->SQR3 |= Channel;          // Set channel for SQ1
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002640:	78fb      	ldrb	r3, [r7, #3]
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // ADC Calibration
    ADCx->CR2 |= 1<<3;              // RSTCAL=1 (Reset calibration)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f043 0208 	orr.w	r2, r3, #8
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	609a      	str	r2, [r3, #8]
    while(ADCx->CR2 & (1<<3));      // Wait for reset calibration to complete
 8002654:	bf00      	nop
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 0308 	and.w	r3, r3, #8
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f9      	bne.n	8002656 <ADCx_Init+0x20e>
    
    ADCx->CR2 |= 1<<2;              // CAL=1 (Start calibration)  
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f043 0204 	orr.w	r2, r3, #4
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	609a      	str	r2, [r3, #8]
    while(ADCx->CR2 & (1<<2));      // Wait for calibration to complete
 800266e:	bf00      	nop
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f003 0304 	and.w	r3, r3, #4
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1f9      	bne.n	8002670 <ADCx_Init+0x228>
        
    // Enable ADC
    ADCx->CR2 |= (1<<22) | (1<<0);  // SWSTART=1, ADON=1
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6093      	str	r3, [r2, #8]
}
 800268c:	bf00      	nop
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40012400 	.word	0x40012400
 8002698:	40021000 	.word	0x40021000
 800269c:	40012800 	.word	0x40012800
 80026a0:	40010800 	.word	0x40010800
 80026a4:	40010c00 	.word	0x40010c00

080026a8 <ADCx_Read>:

uint16_t ADCx_Read(ADC_TypeDef *ADCx, uint8_t Channel) {
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	70fb      	strb	r3, [r7, #3]
    // Set sampling time for the channel
    if(Channel > 9) {
 80026b4:	78fb      	ldrb	r3, [r7, #3]
 80026b6:	2b09      	cmp	r3, #9
 80026b8:	d91f      	bls.n	80026fa <ADCx_Read+0x52>
        ADCx->SMPR1 &= ~(7<<((Channel-10)*3)); 
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	68d9      	ldr	r1, [r3, #12]
 80026be:	78fb      	ldrb	r3, [r7, #3]
 80026c0:	f1a3 020a 	sub.w	r2, r3, #10
 80026c4:	4613      	mov	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	4413      	add	r3, r2
 80026ca:	2207      	movs	r2, #7
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	43db      	mvns	r3, r3
 80026d2:	ea01 0203 	and.w	r2, r1, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	60da      	str	r2, [r3, #12]
        ADCx->SMPR1 |= (7<<((Channel-10)*3));
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68d9      	ldr	r1, [r3, #12]
 80026de:	78fb      	ldrb	r3, [r7, #3]
 80026e0:	f1a3 020a 	sub.w	r2, r3, #10
 80026e4:	4613      	mov	r3, r2
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	4413      	add	r3, r2
 80026ea:	2207      	movs	r2, #7
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	ea41 0203 	orr.w	r2, r1, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	60da      	str	r2, [r3, #12]
 80026f8:	e01a      	b.n	8002730 <ADCx_Read+0x88>
    } else {
        ADCx->SMPR2 &= ~(7<<(Channel*3));
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6919      	ldr	r1, [r3, #16]
 80026fe:	78fa      	ldrb	r2, [r7, #3]
 8002700:	4613      	mov	r3, r2
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	4413      	add	r3, r2
 8002706:	2207      	movs	r2, #7
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	43db      	mvns	r3, r3
 800270e:	ea01 0203 	and.w	r2, r1, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	611a      	str	r2, [r3, #16]
        ADCx->SMPR2 |= (7<<(Channel*3));
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6919      	ldr	r1, [r3, #16]
 800271a:	78fa      	ldrb	r2, [r7, #3]
 800271c:	4613      	mov	r3, r2
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	4413      	add	r3, r2
 8002722:	2207      	movs	r2, #7
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	ea41 0203 	orr.w	r2, r1, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	611a      	str	r2, [r3, #16]
    }
    
    // Set channel in regular sequence
    ADCx->SQR3 &= 0xFFFFFFE0;       
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002734:	f023 021f 	bic.w	r2, r3, #31
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	635a      	str	r2, [r3, #52]	@ 0x34
    ADCx->SQR3 |= Channel;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002740:	78fb      	ldrb	r3, [r7, #3]
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Start conversion
    ADCx->CR2 |= (1<<22) | (1<<0);  // SWSTART=1, ADON=1
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6093      	str	r3, [r2, #8]
    
    // Wait for conversion to complete
    while((ADCx->SR & (1<<1)) == 0);
 8002758:	bf00      	nop
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f9      	beq.n	800275a <ADCx_Read+0xb2>
    
    // Clear EOC flag by reading DR
    return ADCx->DR;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800276a:	b29b      	uxth	r3, r3
}
 800276c:	4618      	mov	r0, r3
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr

08002776 <ADCx_Read_TB>:

uint16_t ADCx_Read_TB(ADC_TypeDef *ADCx, uint8_t Channel, uint8_t n) {
 8002776:	b580      	push	{r7, lr}
 8002778:	b088      	sub	sp, #32
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
 800277e:	460b      	mov	r3, r1
 8002780:	70fb      	strb	r3, [r7, #3]
 8002782:	4613      	mov	r3, r2
 8002784:	70bb      	strb	r3, [r7, #2]
    if(n == 0) return 0;            // Validation
 8002786:	78bb      	ldrb	r3, [r7, #2]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d101      	bne.n	8002790 <ADCx_Read_TB+0x1a>
 800278c:	2300      	movs	r3, #0
 800278e:	e03c      	b.n	800280a <ADCx_Read_TB+0x94>
    
    uint32_t sum = 0;               // Dng uint32_t d? trnh overflow
 8002790:	2300      	movs	r3, #0
 8002792:	61fb      	str	r3, [r7, #28]
    
    // ? Lo?i b? m?t s? m?u d?u d? ADC ?n d?nh
    for(int i = 0; i < 3; i++) {
 8002794:	2300      	movs	r3, #0
 8002796:	61bb      	str	r3, [r7, #24]
 8002798:	e011      	b.n	80027be <ADCx_Read_TB+0x48>
        ADCx_Read(ADCx, Channel);
 800279a:	78fb      	ldrb	r3, [r7, #3]
 800279c:	4619      	mov	r1, r3
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f7ff ff82 	bl	80026a8 <ADCx_Read>
        for(volatile int d = 0; d < 500; d++); // Delay
 80027a4:	2300      	movs	r3, #0
 80027a6:	613b      	str	r3, [r7, #16]
 80027a8:	e002      	b.n	80027b0 <ADCx_Read_TB+0x3a>
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	3301      	adds	r3, #1
 80027ae:	613b      	str	r3, [r7, #16]
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80027b6:	dbf8      	blt.n	80027aa <ADCx_Read_TB+0x34>
    for(int i = 0; i < 3; i++) {
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	3301      	adds	r3, #1
 80027bc:	61bb      	str	r3, [r7, #24]
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	ddea      	ble.n	800279a <ADCx_Read_TB+0x24>
    }
    
    // ?c n m?u
    for (int i = 0; i < n; i++) {
 80027c4:	2300      	movs	r3, #0
 80027c6:	617b      	str	r3, [r7, #20]
 80027c8:	e016      	b.n	80027f8 <ADCx_Read_TB+0x82>
        sum += ADCx_Read(ADCx, Channel);
 80027ca:	78fb      	ldrb	r3, [r7, #3]
 80027cc:	4619      	mov	r1, r3
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f7ff ff6a 	bl	80026a8 <ADCx_Read>
 80027d4:	4603      	mov	r3, r0
 80027d6:	461a      	mov	r2, r3
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	4413      	add	r3, r2
 80027dc:	61fb      	str	r3, [r7, #28]
        for (volatile int d = 0; d < 1000; d++); // Delay gi?a cc l?n d?c
 80027de:	2300      	movs	r3, #0
 80027e0:	60fb      	str	r3, [r7, #12]
 80027e2:	e002      	b.n	80027ea <ADCx_Read_TB+0x74>
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	3301      	adds	r3, #1
 80027e8:	60fb      	str	r3, [r7, #12]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80027f0:	dbf8      	blt.n	80027e4 <ADCx_Read_TB+0x6e>
    for (int i = 0; i < n; i++) {
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	3301      	adds	r3, #1
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	78bb      	ldrb	r3, [r7, #2]
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	dbe4      	blt.n	80027ca <ADCx_Read_TB+0x54>
    }
    
    return (uint16_t)(sum / n);     // Tr? v? trung bnh
 8002800:	78bb      	ldrb	r3, [r7, #2]
 8002802:	69fa      	ldr	r2, [r7, #28]
 8002804:	fbb2 f3f3 	udiv	r3, r2, r3
 8002808:	b29b      	uxth	r3, r3
}
 800280a:	4618      	mov	r0, r3
 800280c:	3720      	adds	r7, #32
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
	...

08002814 <__NVIC_GetPriorityGrouping>:
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002818:	4b04      	ldr	r3, [pc, #16]	@ (800282c <__NVIC_GetPriorityGrouping+0x18>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	0a1b      	lsrs	r3, r3, #8
 800281e:	f003 0307 	and.w	r3, r3, #7
}
 8002822:	4618      	mov	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	e000ed00 	.word	0xe000ed00

08002830 <__NVIC_EnableIRQ>:
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800283a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283e:	2b00      	cmp	r3, #0
 8002840:	db0b      	blt.n	800285a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	f003 021f 	and.w	r2, r3, #31
 8002848:	4906      	ldr	r1, [pc, #24]	@ (8002864 <__NVIC_EnableIRQ+0x34>)
 800284a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284e:	095b      	lsrs	r3, r3, #5
 8002850:	2001      	movs	r0, #1
 8002852:	fa00 f202 	lsl.w	r2, r0, r2
 8002856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr
 8002864:	e000e100 	.word	0xe000e100

08002868 <__NVIC_SetPriority>:
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	6039      	str	r1, [r7, #0]
 8002872:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002878:	2b00      	cmp	r3, #0
 800287a:	db0a      	blt.n	8002892 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	b2da      	uxtb	r2, r3
 8002880:	490c      	ldr	r1, [pc, #48]	@ (80028b4 <__NVIC_SetPriority+0x4c>)
 8002882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002886:	0112      	lsls	r2, r2, #4
 8002888:	b2d2      	uxtb	r2, r2
 800288a:	440b      	add	r3, r1
 800288c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002890:	e00a      	b.n	80028a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	b2da      	uxtb	r2, r3
 8002896:	4908      	ldr	r1, [pc, #32]	@ (80028b8 <__NVIC_SetPriority+0x50>)
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	f003 030f 	and.w	r3, r3, #15
 800289e:	3b04      	subs	r3, #4
 80028a0:	0112      	lsls	r2, r2, #4
 80028a2:	b2d2      	uxtb	r2, r2
 80028a4:	440b      	add	r3, r1
 80028a6:	761a      	strb	r2, [r3, #24]
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bc80      	pop	{r7}
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	e000e100 	.word	0xe000e100
 80028b8:	e000ed00 	.word	0xe000ed00

080028bc <NVIC_EncodePriority>:
{
 80028bc:	b480      	push	{r7}
 80028be:	b089      	sub	sp, #36	@ 0x24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	f1c3 0307 	rsb	r3, r3, #7
 80028d6:	2b04      	cmp	r3, #4
 80028d8:	bf28      	it	cs
 80028da:	2304      	movcs	r3, #4
 80028dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	3304      	adds	r3, #4
 80028e2:	2b06      	cmp	r3, #6
 80028e4:	d902      	bls.n	80028ec <NVIC_EncodePriority+0x30>
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	3b03      	subs	r3, #3
 80028ea:	e000      	b.n	80028ee <NVIC_EncodePriority+0x32>
 80028ec:	2300      	movs	r3, #0
 80028ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f0:	f04f 32ff 	mov.w	r2, #4294967295
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	fa02 f303 	lsl.w	r3, r2, r3
 80028fa:	43da      	mvns	r2, r3
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	401a      	ands	r2, r3
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002904:	f04f 31ff 	mov.w	r1, #4294967295
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	fa01 f303 	lsl.w	r3, r1, r3
 800290e:	43d9      	mvns	r1, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002914:	4313      	orrs	r3, r2
}
 8002916:	4618      	mov	r0, r3
 8002918:	3724      	adds	r7, #36	@ 0x24
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr

08002920 <NVICx_Init>:
#include "gpio.h"


void NVICx_Init(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
 800292c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002932:	f7ff ff6f 	bl	8002814 <__NVIC_GetPriorityGrouping>
 8002936:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	68b9      	ldr	r1, [r7, #8]
 800293c:	6978      	ldr	r0, [r7, #20]
 800293e:	f7ff ffbd 	bl	80028bc <NVIC_EncodePriority>
 8002942:	4602      	mov	r2, r0
 8002944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002948:	4611      	mov	r1, r2
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff ff8c 	bl	8002868 <__NVIC_SetPriority>
	
	 /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002950:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff ff6b 	bl	8002830 <__NVIC_EnableIRQ>
}
 800295a:	bf00      	nop
 800295c:	3718      	adds	r7, #24
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
	...

08002964 <GPIOx_Init>:
void GPIOx_Init(GPIO_TypeDef *GPIOx ,uint8_t Pin ,uint8_t Mode ,uint8_t Pull,uint8_t Speed)
{ 
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	4608      	mov	r0, r1
 800296e:	4611      	mov	r1, r2
 8002970:	461a      	mov	r2, r3
 8002972:	4603      	mov	r3, r0
 8002974:	70fb      	strb	r3, [r7, #3]
 8002976:	460b      	mov	r3, r1
 8002978:	70bb      	strb	r3, [r7, #2]
 800297a:	4613      	mov	r3, r2
 800297c:	707b      	strb	r3, [r7, #1]
if(GPIOx == GPIOA ) RCC ->APB2ENR |= 1<<2 ;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a41      	ldr	r2, [pc, #260]	@ (8002a88 <GPIOx_Init+0x124>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d105      	bne.n	8002992 <GPIOx_Init+0x2e>
 8002986:	4b41      	ldr	r3, [pc, #260]	@ (8002a8c <GPIOx_Init+0x128>)
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	4a40      	ldr	r2, [pc, #256]	@ (8002a8c <GPIOx_Init+0x128>)
 800298c:	f043 0304 	orr.w	r3, r3, #4
 8002990:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOB ) RCC ->APB2ENR |= 1<<3 ;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a3e      	ldr	r2, [pc, #248]	@ (8002a90 <GPIOx_Init+0x12c>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d105      	bne.n	80029a6 <GPIOx_Init+0x42>
 800299a:	4b3c      	ldr	r3, [pc, #240]	@ (8002a8c <GPIOx_Init+0x128>)
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	4a3b      	ldr	r2, [pc, #236]	@ (8002a8c <GPIOx_Init+0x128>)
 80029a0:	f043 0308 	orr.w	r3, r3, #8
 80029a4:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOC ) RCC ->APB2ENR |= 1<<4 ;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a3a      	ldr	r2, [pc, #232]	@ (8002a94 <GPIOx_Init+0x130>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d105      	bne.n	80029ba <GPIOx_Init+0x56>
 80029ae:	4b37      	ldr	r3, [pc, #220]	@ (8002a8c <GPIOx_Init+0x128>)
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	4a36      	ldr	r2, [pc, #216]	@ (8002a8c <GPIOx_Init+0x128>)
 80029b4:	f043 0310 	orr.w	r3, r3, #16
 80029b8:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOD ) RCC ->APB2ENR |= 1<<5 ;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a36      	ldr	r2, [pc, #216]	@ (8002a98 <GPIOx_Init+0x134>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d105      	bne.n	80029ce <GPIOx_Init+0x6a>
 80029c2:	4b32      	ldr	r3, [pc, #200]	@ (8002a8c <GPIOx_Init+0x128>)
 80029c4:	699b      	ldr	r3, [r3, #24]
 80029c6:	4a31      	ldr	r2, [pc, #196]	@ (8002a8c <GPIOx_Init+0x128>)
 80029c8:	f043 0320 	orr.w	r3, r3, #32
 80029cc:	6193      	str	r3, [r2, #24]
if(GPIOx == GPIOE ) RCC ->APB2ENR |= 1<<6 ;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a32      	ldr	r2, [pc, #200]	@ (8002a9c <GPIOx_Init+0x138>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d105      	bne.n	80029e2 <GPIOx_Init+0x7e>
 80029d6:	4b2d      	ldr	r3, [pc, #180]	@ (8002a8c <GPIOx_Init+0x128>)
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	4a2c      	ldr	r2, [pc, #176]	@ (8002a8c <GPIOx_Init+0x128>)
 80029dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029e0:	6193      	str	r3, [r2, #24]
	if(Pin<8){
 80029e2:	78fb      	ldrb	r3, [r7, #3]
 80029e4:	2b07      	cmp	r3, #7
 80029e6:	d818      	bhi.n	8002a1a <GPIOx_Init+0xb6>
	GPIOx->CRL &=~(0xF<<(Pin*4)) ;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	78fa      	ldrb	r2, [r7, #3]
 80029ee:	0092      	lsls	r2, r2, #2
 80029f0:	210f      	movs	r1, #15
 80029f2:	fa01 f202 	lsl.w	r2, r1, r2
 80029f6:	43d2      	mvns	r2, r2
 80029f8:	401a      	ands	r2, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	601a      	str	r2, [r3, #0]
	GPIOx->CRL |=(((Mode<<2)+ Speed) <<(Pin*4)) ; 
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	78ba      	ldrb	r2, [r7, #2]
 8002a04:	0091      	lsls	r1, r2, #2
 8002a06:	7c3a      	ldrb	r2, [r7, #16]
 8002a08:	4411      	add	r1, r2
 8002a0a:	78fa      	ldrb	r2, [r7, #3]
 8002a0c:	0092      	lsls	r2, r2, #2
 8002a0e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a12:	431a      	orrs	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	e019      	b.n	8002a4e <GPIOx_Init+0xea>
	}
	else{
	GPIOx->CRH &=~(0xF<<((Pin-8)*4)) ;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	78fa      	ldrb	r2, [r7, #3]
 8002a20:	3a08      	subs	r2, #8
 8002a22:	0092      	lsls	r2, r2, #2
 8002a24:	210f      	movs	r1, #15
 8002a26:	fa01 f202 	lsl.w	r2, r1, r2
 8002a2a:	43d2      	mvns	r2, r2
 8002a2c:	401a      	ands	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	605a      	str	r2, [r3, #4]
	GPIOx->CRH |=(((Mode<<2)+ Speed) <<((Pin-8)*4)) ;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	78ba      	ldrb	r2, [r7, #2]
 8002a38:	0091      	lsls	r1, r2, #2
 8002a3a:	7c3a      	ldrb	r2, [r7, #16]
 8002a3c:	4411      	add	r1, r2
 8002a3e:	78fa      	ldrb	r2, [r7, #3]
 8002a40:	3a08      	subs	r2, #8
 8002a42:	0092      	lsls	r2, r2, #2
 8002a44:	fa01 f202 	lsl.w	r2, r1, r2
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	605a      	str	r2, [r3, #4]
	}
	if(Pull ==PU)
 8002a4e:	787b      	ldrb	r3, [r7, #1]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d109      	bne.n	8002a68 <GPIOx_Init+0x104>
  GPIOx->ODR |= 1<<Pin ;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	78fa      	ldrb	r2, [r7, #3]
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a60:	431a      	orrs	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	60da      	str	r2, [r3, #12]
  else GPIOx->ODR &= ~(1<<Pin); 	
}
 8002a66:	e009      	b.n	8002a7c <GPIOx_Init+0x118>
  else GPIOx->ODR &= ~(1<<Pin); 	
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	78fa      	ldrb	r2, [r7, #3]
 8002a6e:	2101      	movs	r1, #1
 8002a70:	fa01 f202 	lsl.w	r2, r1, r2
 8002a74:	43d2      	mvns	r2, r2
 8002a76:	401a      	ands	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	60da      	str	r2, [r3, #12]
}
 8002a7c:	bf00      	nop
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	40010800 	.word	0x40010800
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	40010c00 	.word	0x40010c00
 8002a94:	40011000 	.word	0x40011000
 8002a98:	40011400 	.word	0x40011400
 8002a9c:	40011800 	.word	0x40011800

08002aa0 <GPIOx_WritePin>:
void GPIOx_WritePin(GPIO_TypeDef *GPIOx ,uint8_t Pin ,uint8_t bit)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	70fb      	strb	r3, [r7, #3]
 8002aac:	4613      	mov	r3, r2
 8002aae:	70bb      	strb	r3, [r7, #2]
	if (bit==1) GPIOx->BSRR |= 1 << Pin ;
 8002ab0:	78bb      	ldrb	r3, [r7, #2]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d109      	bne.n	8002aca <GPIOx_WritePin+0x2a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	78fa      	ldrb	r2, [r7, #3]
 8002abc:	2101      	movs	r1, #1
 8002abe:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	611a      	str	r2, [r3, #16]
	else GPIOx->BSRR |= 1 << (Pin + 16);
}
 8002ac8:	e009      	b.n	8002ade <GPIOx_WritePin+0x3e>
	else GPIOx->BSRR |= 1 << (Pin + 16);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	78fa      	ldrb	r2, [r7, #3]
 8002ad0:	3210      	adds	r2, #16
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad8:	431a      	orrs	r2, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	611a      	str	r2, [r3, #16]
}
 8002ade:	bf00      	nop
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr

08002ae8 <GPIOx_ReadPin>:
uint8_t GPIOx_ReadPin(GPIO_TypeDef *GPIOx ,uint8_t Pin )
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	460b      	mov	r3, r1
 8002af2:	70fb      	strb	r3, [r7, #3]
	return ((GPIOx->IDR)&(1<<Pin))==0 ? 0:1 ; 
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	78fa      	ldrb	r2, [r7, #3]
 8002afa:	2101      	movs	r1, #1
 8002afc:	fa01 f202 	lsl.w	r2, r1, r2
 8002b00:	4013      	ands	r3, r2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	bf14      	ite	ne
 8002b06:	2301      	movne	r3, #1
 8002b08:	2300      	moveq	r3, #0
 8002b0a:	b2db      	uxtb	r3, r3
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bc80      	pop	{r7}
 8002b14:	4770      	bx	lr
	...

08002b18 <I2Cx_Init>:
#include "i2c.h"
/* I2C1 init function */
void I2Cx_Init(I2C_TypeDef * I2Cx, I2C_Pin Pins, uint32_t Speed)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b088      	sub	sp, #32
 8002b1c:	af02      	add	r7, sp, #8
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	460b      	mov	r3, r1
 8002b22:	607a      	str	r2, [r7, #4]
 8002b24:	72fb      	strb	r3, [r7, #11]
	uint32_t PCLKx=(SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b26:	4b40      	ldr	r3, [pc, #256]	@ (8002c28 <I2Cx_Init+0x110>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a40      	ldr	r2, [pc, #256]	@ (8002c2c <I2Cx_Init+0x114>)
 8002b2c:	6852      	ldr	r2, [r2, #4]
 8002b2e:	0a12      	lsrs	r2, r2, #8
 8002b30:	f002 0207 	and.w	r2, r2, #7
 8002b34:	493e      	ldr	r1, [pc, #248]	@ (8002c30 <I2Cx_Init+0x118>)
 8002b36:	5c8a      	ldrb	r2, [r1, r2]
 8002b38:	40d3      	lsrs	r3, r2
 8002b3a:	617b      	str	r3, [r7, #20]
	
  /* I2C clock enable */
		if (I2Cx == I2C1) {
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	4a3d      	ldr	r2, [pc, #244]	@ (8002c34 <I2Cx_Init+0x11c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d106      	bne.n	8002b52 <I2Cx_Init+0x3a>
				RCC->APB1ENR |= (1 << 21); // B?t clock cho I2C1
 8002b44:	4b39      	ldr	r3, [pc, #228]	@ (8002c2c <I2Cx_Init+0x114>)
 8002b46:	69db      	ldr	r3, [r3, #28]
 8002b48:	4a38      	ldr	r2, [pc, #224]	@ (8002c2c <I2Cx_Init+0x114>)
 8002b4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002b4e:	61d3      	str	r3, [r2, #28]
 8002b50:	e009      	b.n	8002b66 <I2Cx_Init+0x4e>
		} else if (I2Cx == I2C2) {
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	4a38      	ldr	r2, [pc, #224]	@ (8002c38 <I2Cx_Init+0x120>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d105      	bne.n	8002b66 <I2Cx_Init+0x4e>
				RCC->APB1ENR |= (1 << 22); // B?t clock cho I2C2
 8002b5a:	4b34      	ldr	r3, [pc, #208]	@ (8002c2c <I2Cx_Init+0x114>)
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	4a33      	ldr	r2, [pc, #204]	@ (8002c2c <I2Cx_Init+0x114>)
 8002b60:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b64:	61d3      	str	r3, [r2, #28]
		}
	

		if(Pins==Pin_PB6PB7){		////I2C1
 8002b66:	7afb      	ldrb	r3, [r7, #11]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d110      	bne.n	8002b8e <I2Cx_Init+0x76>
			GPIOx_Init(GPIOB, 6,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	2300      	movs	r3, #0
 8002b72:	2203      	movs	r2, #3
 8002b74:	2106      	movs	r1, #6
 8002b76:	4831      	ldr	r0, [pc, #196]	@ (8002c3c <I2Cx_Init+0x124>)
 8002b78:	f7ff fef4 	bl	8002964 <GPIOx_Init>
			GPIOx_Init(GPIOB, 7,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	2300      	movs	r3, #0
 8002b82:	2203      	movs	r2, #3
 8002b84:	2107      	movs	r1, #7
 8002b86:	482d      	ldr	r0, [pc, #180]	@ (8002c3c <I2Cx_Init+0x124>)
 8002b88:	f7ff feec 	bl	8002964 <GPIOx_Init>
 8002b8c:	e02c      	b.n	8002be8 <I2Cx_Init+0xd0>
		}
		else if(Pins==Pin_PB8PB9){//I2C1
 8002b8e:	7afb      	ldrb	r3, [r7, #11]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d116      	bne.n	8002bc2 <I2Cx_Init+0xaa>
			AFIO->MAPR |= 1<<1;// REMAP
 8002b94:	4b2a      	ldr	r3, [pc, #168]	@ (8002c40 <I2Cx_Init+0x128>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4a29      	ldr	r2, [pc, #164]	@ (8002c40 <I2Cx_Init+0x128>)
 8002b9a:	f043 0302 	orr.w	r3, r3, #2
 8002b9e:	6053      	str	r3, [r2, #4]
			GPIOx_Init(GPIOB, 8,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	2108      	movs	r1, #8
 8002baa:	4824      	ldr	r0, [pc, #144]	@ (8002c3c <I2Cx_Init+0x124>)
 8002bac:	f7ff feda 	bl	8002964 <GPIOx_Init>
			GPIOx_Init(GPIOB, 9,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	2203      	movs	r2, #3
 8002bb8:	2109      	movs	r1, #9
 8002bba:	4820      	ldr	r0, [pc, #128]	@ (8002c3c <I2Cx_Init+0x124>)
 8002bbc:	f7ff fed2 	bl	8002964 <GPIOx_Init>
 8002bc0:	e012      	b.n	8002be8 <I2Cx_Init+0xd0>
		}
		
		
		else if(Pins==Pin_PB10PB11){//I2C2
 8002bc2:	7afb      	ldrb	r3, [r7, #11]
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d10f      	bne.n	8002be8 <I2Cx_Init+0xd0>
			GPIOx_Init(GPIOB, 10,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 8002bc8:	2303      	movs	r3, #3
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	2300      	movs	r3, #0
 8002bce:	2203      	movs	r2, #3
 8002bd0:	210a      	movs	r1, #10
 8002bd2:	481a      	ldr	r0, [pc, #104]	@ (8002c3c <I2Cx_Init+0x124>)
 8002bd4:	f7ff fec6 	bl	8002964 <GPIOx_Init>
			GPIOx_Init(GPIOB, 11,OUTPUT_AF_OD,NOPULL,MODE_OUTPUT_50MHZ);
 8002bd8:	2303      	movs	r3, #3
 8002bda:	9300      	str	r3, [sp, #0]
 8002bdc:	2300      	movs	r3, #0
 8002bde:	2203      	movs	r2, #3
 8002be0:	210b      	movs	r1, #11
 8002be2:	4816      	ldr	r0, [pc, #88]	@ (8002c3c <I2Cx_Init+0x124>)
 8002be4:	f7ff febe 	bl	8002964 <GPIOx_Init>
		}
		
		I2Cx->CR2 =  PCLKx/1000000;// Peripheral clock frequency = 36M
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	4a16      	ldr	r2, [pc, #88]	@ (8002c44 <I2Cx_Init+0x12c>)
 8002bec:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf0:	0c9a      	lsrs	r2, r3, #18
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	605a      	str	r2, [r3, #4]
		I2Cx->CCR =  PCLKx/(Speed*2); 
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	61da      	str	r2, [r3, #28]
		I2Cx->TRISE = (PCLKx/1000000)+1;
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	4a0f      	ldr	r2, [pc, #60]	@ (8002c44 <I2Cx_Init+0x12c>)
 8002c08:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0c:	0c9b      	lsrs	r3, r3, #18
 8002c0e:	1c5a      	adds	r2, r3, #1
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	621a      	str	r2, [r3, #32]
		I2Cx->CR1 |=(0<<1)|(1<<0) ; //en 
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f043 0201 	orr.w	r2, r3, #1
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	601a      	str	r2, [r3, #0]
	}
 8002c20:	bf00      	nop
 8002c22:	3718      	adds	r7, #24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20000000 	.word	0x20000000
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	0800adb8 	.word	0x0800adb8
 8002c34:	40005400 	.word	0x40005400
 8002c38:	40005800 	.word	0x40005800
 8002c3c:	40010c00 	.word	0x40010c00
 8002c40:	40010000 	.word	0x40010000
 8002c44:	431bde83 	.word	0x431bde83

08002c48 <I2Cx_ReadMulti>:

	void I2Cx_ReadMulti(I2C_TypeDef *I2Cx, uint8_t DevAddress, uint8_t add, uint8_t * data, uint8_t size){
 8002c48:	b480      	push	{r7}
 8002c4a:	b087      	sub	sp, #28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	607b      	str	r3, [r7, #4]
 8002c52:	460b      	mov	r3, r1
 8002c54:	72fb      	strb	r3, [r7, #11]
 8002c56:	4613      	mov	r3, r2
 8002c58:	72bb      	strb	r3, [r7, #10]
		I2Cx->CR1 |= (1<<8) |(1<<10);// Start generation + ACK
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	601a      	str	r2, [r3, #0]
		while(!(I2Cx->SR1&(1<<0)));
 8002c66:	bf00      	nop
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d0f9      	beq.n	8002c68 <I2Cx_ReadMulti+0x20>
		
		I2Cx->DR = (DevAddress<<1)|0;
 8002c74:	7afb      	ldrb	r3, [r7, #11]
 8002c76:	005a      	lsls	r2, r3, #1
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	611a      	str	r2, [r3, #16]
		while(!(I2Cx->SR1&(1<<1))  |  !(I2Cx->SR2&(1<<1)));
 8002c7c:	bf00      	nop
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	bf0c      	ite	eq
 8002c8a:	2301      	moveq	r3, #1
 8002c8c:	2300      	movne	r3, #0
 8002c8e:	b2da      	uxtb	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	bf0c      	ite	eq
 8002c9c:	2301      	moveq	r3, #1
 8002c9e:	2300      	movne	r3, #0
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1e9      	bne.n	8002c7e <I2Cx_ReadMulti+0x36>
		
		I2Cx->DR = add;
 8002caa:	7aba      	ldrb	r2, [r7, #10]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	611a      	str	r2, [r3, #16]
		while(!(I2Cx->SR1&(1<<7)));
 8002cb0:	bf00      	nop
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0f9      	beq.n	8002cb2 <I2Cx_ReadMulti+0x6a>
		
		I2Cx->CR1 |= (1<<8) ;// reStart generation 
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	601a      	str	r2, [r3, #0]
		while(!(I2Cx->SR1&(1<<0)));
 8002cca:	bf00      	nop
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d0f9      	beq.n	8002ccc <I2Cx_ReadMulti+0x84>
		
		I2Cx->DR = (DevAddress<<1)|1;
 8002cd8:	7afb      	ldrb	r3, [r7, #11]
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	f043 0301 	orr.w	r3, r3, #1
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	611a      	str	r2, [r3, #16]
		while(!(I2Cx->SR1&(1<<1))  |  !(I2Cx->SR2&(1<<1)));
 8002ce6:	bf00      	nop
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	695b      	ldr	r3, [r3, #20]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	bf0c      	ite	eq
 8002cf4:	2301      	moveq	r3, #1
 8002cf6:	2300      	movne	r3, #0
 8002cf8:	b2da      	uxtb	r2, r3
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	bf0c      	ite	eq
 8002d06:	2301      	moveq	r3, #1
 8002d08:	2300      	movne	r3, #0
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1e9      	bne.n	8002ce8 <I2Cx_ReadMulti+0xa0>
		
		for(int i=0; i<size; i++){
 8002d14:	2300      	movs	r3, #0
 8002d16:	617b      	str	r3, [r7, #20]
 8002d18:	e010      	b.n	8002d3c <I2Cx_ReadMulti+0xf4>
		while(!(I2Cx->SR1&(1<<6)));// RXE
 8002d1a:	bf00      	nop
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d0f9      	beq.n	8002d1c <I2Cx_ReadMulti+0xd4>
		data[i] = I2Cx->DR;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6919      	ldr	r1, [r3, #16]
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	4413      	add	r3, r2
 8002d32:	b2ca      	uxtb	r2, r1
 8002d34:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<size; i++){
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d40:	697a      	ldr	r2, [r7, #20]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	dbe9      	blt.n	8002d1a <I2Cx_ReadMulti+0xd2>
		}
		
		I2Cx->CR1 &= ~(1<<10);// nACK
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	601a      	str	r2, [r3, #0]
		I2Cx->CR1 |= (1<<9) ;// Stop 
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	601a      	str	r2, [r3, #0]
		
	}
 8002d5e:	bf00      	nop
 8002d60:	371c      	adds	r7, #28
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bc80      	pop	{r7}
 8002d66:	4770      	bx	lr

08002d68 <BCDtoBIN>:
	}
	
	I2Cx->CR1 &= ~(1<<10);// nACK
	I2Cx->CR1 |= (1<<9) ;// Stop 
}
uint8_t BCDtoBIN(uint8_t bcd){
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	71fb      	strb	r3, [r7, #7]
return 10*(bcd>>4) + (bcd&0x0f);
 8002d72:	79fb      	ldrb	r3, [r7, #7]
 8002d74:	091b      	lsrs	r3, r3, #4
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	461a      	mov	r2, r3
 8002d7a:	0092      	lsls	r2, r2, #2
 8002d7c:	4413      	add	r3, r2
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	b2da      	uxtb	r2, r3
 8002d82:	79fb      	ldrb	r3, [r7, #7]
 8002d84:	f003 030f 	and.w	r3, r3, #15
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	4413      	add	r3, r2
 8002d8c:	b2db      	uxtb	r3, r3

}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bc80      	pop	{r7}
 8002d96:	4770      	bx	lr

08002d98 <DS3231Read>:
		return max;
	}
	return val;
}

void DS3231Read(uint8_t *HH, uint8_t *MM, uint8_t *SS,uint8_t *Date ,uint8_t *D,uint8_t *M,uint8_t *Y){
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b088      	sub	sp, #32
 8002d9c:	af02      	add	r7, sp, #8
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
 8002da4:	603b      	str	r3, [r7, #0]
uint8_t data[7];
	
I2Cx_ReadMulti(I2C1, 0x68, 0x00, data, 7);
 8002da6:	f107 0310 	add.w	r3, r7, #16
 8002daa:	2207      	movs	r2, #7
 8002dac:	9200      	str	r2, [sp, #0]
 8002dae:	2200      	movs	r2, #0
 8002db0:	2168      	movs	r1, #104	@ 0x68
 8002db2:	481f      	ldr	r0, [pc, #124]	@ (8002e30 <DS3231Read+0x98>)
 8002db4:	f7ff ff48 	bl	8002c48 <I2Cx_ReadMulti>
	
	*HH=BCDtoBIN(data[2]); *MM=BCDtoBIN(data[1]); *SS=BCDtoBIN(data[0]); *Date =BCDtoBIN(data[3]);*D=BCDtoBIN(data[4]);*M=BCDtoBIN(data[5]);*Y=BCDtoBIN(data[6]);
 8002db8:	7cbb      	ldrb	r3, [r7, #18]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff ffd4 	bl	8002d68 <BCDtoBIN>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	701a      	strb	r2, [r3, #0]
 8002dc8:	7c7b      	ldrb	r3, [r7, #17]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff ffcc 	bl	8002d68 <BCDtoBIN>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	701a      	strb	r2, [r3, #0]
 8002dd8:	7c3b      	ldrb	r3, [r7, #16]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff ffc4 	bl	8002d68 <BCDtoBIN>
 8002de0:	4603      	mov	r3, r0
 8002de2:	461a      	mov	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	701a      	strb	r2, [r3, #0]
 8002de8:	7cfb      	ldrb	r3, [r7, #19]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff ffbc 	bl	8002d68 <BCDtoBIN>
 8002df0:	4603      	mov	r3, r0
 8002df2:	461a      	mov	r2, r3
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	701a      	strb	r2, [r3, #0]
 8002df8:	7d3b      	ldrb	r3, [r7, #20]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff ffb4 	bl	8002d68 <BCDtoBIN>
 8002e00:	4603      	mov	r3, r0
 8002e02:	461a      	mov	r2, r3
 8002e04:	6a3b      	ldr	r3, [r7, #32]
 8002e06:	701a      	strb	r2, [r3, #0]
 8002e08:	7d7b      	ldrb	r3, [r7, #21]
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7ff ffac 	bl	8002d68 <BCDtoBIN>
 8002e10:	4603      	mov	r3, r0
 8002e12:	461a      	mov	r2, r3
 8002e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e16:	701a      	strb	r2, [r3, #0]
 8002e18:	7dbb      	ldrb	r3, [r7, #22]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7ff ffa4 	bl	8002d68 <BCDtoBIN>
 8002e20:	4603      	mov	r3, r0
 8002e22:	461a      	mov	r2, r3
 8002e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e26:	701a      	strb	r2, [r3, #0]
	
}
 8002e28:	bf00      	nop
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40005400 	.word	0x40005400

08002e34 <USARTx_Init>:
 */

#include "uart.h"

void USARTx_Init(USART_TypeDef * USARTx,USART_Pin Pin,uint32_t baud)
{
 8002e34:	b5b0      	push	{r4, r5, r7, lr}
 8002e36:	b08a      	sub	sp, #40	@ 0x28
 8002e38:	af02      	add	r7, sp, #8
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	607a      	str	r2, [r7, #4]
 8002e40:	72fb      	strb	r3, [r7, #11]
	  IRQn_Type IRQn  ; 
	  uint8_t u = 0 ; 
 8002e42:	2300      	movs	r3, #0
 8002e44:	77bb      	strb	r3, [r7, #30]
	  uint32_t PCLKx = 0 ; 
 8002e46:	2300      	movs	r3, #0
 8002e48:	61bb      	str	r3, [r7, #24]
	  RCC->APB2ENR |=1<<0 ; 
 8002e4a:	4b87      	ldr	r3, [pc, #540]	@ (8003068 <USARTx_Init+0x234>)
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	4a86      	ldr	r2, [pc, #536]	@ (8003068 <USARTx_Init+0x234>)
 8002e50:	f043 0301 	orr.w	r3, r3, #1
 8002e54:	6193      	str	r3, [r2, #24]
    float USARTDIV = 0.0 ;
 8002e56:	f04f 0300 	mov.w	r3, #0
 8002e5a:	617b      	str	r3, [r7, #20]
    uint16_t mantisa = 0 ,fraction= 0 ;  
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	827b      	strh	r3, [r7, #18]
 8002e60:	2300      	movs	r3, #0
 8002e62:	823b      	strh	r3, [r7, #16]
	
		if(USARTx == USART1 ){PCLKx =(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE1_Pos]); RCC->APB2ENR|=1<<14;IRQn = USART1_IRQn ; u=1;}
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	4a81      	ldr	r2, [pc, #516]	@ (800306c <USARTx_Init+0x238>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d116      	bne.n	8002e9a <USARTx_Init+0x66>
 8002e6c:	f7ff fac4 	bl	80023f8 <HAL_RCC_GetHCLKFreq>
 8002e70:	4602      	mov	r2, r0
 8002e72:	4b7d      	ldr	r3, [pc, #500]	@ (8003068 <USARTx_Init+0x234>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	0a1b      	lsrs	r3, r3, #8
 8002e78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e7c:	497c      	ldr	r1, [pc, #496]	@ (8003070 <USARTx_Init+0x23c>)
 8002e7e:	5ccb      	ldrb	r3, [r1, r3]
 8002e80:	fa42 f303 	asr.w	r3, r2, r3
 8002e84:	61bb      	str	r3, [r7, #24]
 8002e86:	4b78      	ldr	r3, [pc, #480]	@ (8003068 <USARTx_Init+0x234>)
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	4a77      	ldr	r2, [pc, #476]	@ (8003068 <USARTx_Init+0x234>)
 8002e8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e90:	6193      	str	r3, [r2, #24]
 8002e92:	2325      	movs	r3, #37	@ 0x25
 8002e94:	77fb      	strb	r3, [r7, #31]
 8002e96:	2301      	movs	r3, #1
 8002e98:	77bb      	strb	r3, [r7, #30]
		if(USARTx == USART2 ){PCLKx =(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]); RCC->APB1ENR|=1<<17;IRQn = USART2_IRQn ; u=2;} 
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	4a75      	ldr	r2, [pc, #468]	@ (8003074 <USARTx_Init+0x240>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d116      	bne.n	8002ed0 <USARTx_Init+0x9c>
 8002ea2:	f7ff faa9 	bl	80023f8 <HAL_RCC_GetHCLKFreq>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	4b6f      	ldr	r3, [pc, #444]	@ (8003068 <USARTx_Init+0x234>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	0a1b      	lsrs	r3, r3, #8
 8002eae:	f003 0307 	and.w	r3, r3, #7
 8002eb2:	496f      	ldr	r1, [pc, #444]	@ (8003070 <USARTx_Init+0x23c>)
 8002eb4:	5ccb      	ldrb	r3, [r1, r3]
 8002eb6:	fa42 f303 	asr.w	r3, r2, r3
 8002eba:	61bb      	str	r3, [r7, #24]
 8002ebc:	4b6a      	ldr	r3, [pc, #424]	@ (8003068 <USARTx_Init+0x234>)
 8002ebe:	69db      	ldr	r3, [r3, #28]
 8002ec0:	4a69      	ldr	r2, [pc, #420]	@ (8003068 <USARTx_Init+0x234>)
 8002ec2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ec6:	61d3      	str	r3, [r2, #28]
 8002ec8:	2326      	movs	r3, #38	@ 0x26
 8002eca:	77fb      	strb	r3, [r7, #31]
 8002ecc:	2302      	movs	r3, #2
 8002ece:	77bb      	strb	r3, [r7, #30]
		if(USARTx == USART3 ){PCLKx =(HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]); RCC->APB1ENR|=1<<18;IRQn = USART3_IRQn ; u=3;}
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	4a69      	ldr	r2, [pc, #420]	@ (8003078 <USARTx_Init+0x244>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d116      	bne.n	8002f06 <USARTx_Init+0xd2>
 8002ed8:	f7ff fa8e 	bl	80023f8 <HAL_RCC_GetHCLKFreq>
 8002edc:	4602      	mov	r2, r0
 8002ede:	4b62      	ldr	r3, [pc, #392]	@ (8003068 <USARTx_Init+0x234>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	0a1b      	lsrs	r3, r3, #8
 8002ee4:	f003 0307 	and.w	r3, r3, #7
 8002ee8:	4961      	ldr	r1, [pc, #388]	@ (8003070 <USARTx_Init+0x23c>)
 8002eea:	5ccb      	ldrb	r3, [r1, r3]
 8002eec:	fa42 f303 	asr.w	r3, r2, r3
 8002ef0:	61bb      	str	r3, [r7, #24]
 8002ef2:	4b5d      	ldr	r3, [pc, #372]	@ (8003068 <USARTx_Init+0x234>)
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	4a5c      	ldr	r2, [pc, #368]	@ (8003068 <USARTx_Init+0x234>)
 8002ef8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002efc:	61d3      	str	r3, [r2, #28]
 8002efe:	2327      	movs	r3, #39	@ 0x27
 8002f00:	77fb      	strb	r3, [r7, #31]
 8002f02:	2303      	movs	r3, #3
 8002f04:	77bb      	strb	r3, [r7, #30]
	if(Pin==PA9PA10){//usart1
 8002f06:	7afb      	ldrb	r3, [r7, #11]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10f      	bne.n	8002f2c <USARTx_Init+0xf8>
			GPIOx_Init(GPIOA,9, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	2300      	movs	r3, #0
 8002f12:	2202      	movs	r2, #2
 8002f14:	2109      	movs	r1, #9
 8002f16:	4859      	ldr	r0, [pc, #356]	@ (800307c <USARTx_Init+0x248>)
 8002f18:	f7ff fd24 	bl	8002964 <GPIOx_Init>
			GPIOx_Init(GPIOA,10, INPUT_FLOATING,NOPULL, 0);//rx
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	2300      	movs	r3, #0
 8002f22:	2201      	movs	r2, #1
 8002f24:	210a      	movs	r1, #10
 8002f26:	4855      	ldr	r0, [pc, #340]	@ (800307c <USARTx_Init+0x248>)
 8002f28:	f7ff fd1c 	bl	8002964 <GPIOx_Init>
		 }
	if(Pin==PB6PB7){//usart1
 8002f2c:	7afb      	ldrb	r3, [r7, #11]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d115      	bne.n	8002f5e <USARTx_Init+0x12a>
			AFIO->MAPR|=1<<2;
 8002f32:	4b53      	ldr	r3, [pc, #332]	@ (8003080 <USARTx_Init+0x24c>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	4a52      	ldr	r2, [pc, #328]	@ (8003080 <USARTx_Init+0x24c>)
 8002f38:	f043 0304 	orr.w	r3, r3, #4
 8002f3c:	6053      	str	r3, [r2, #4]
			GPIOx_Init(GPIOB,6, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 8002f3e:	2303      	movs	r3, #3
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	2300      	movs	r3, #0
 8002f44:	2202      	movs	r2, #2
 8002f46:	2106      	movs	r1, #6
 8002f48:	484e      	ldr	r0, [pc, #312]	@ (8003084 <USARTx_Init+0x250>)
 8002f4a:	f7ff fd0b 	bl	8002964 <GPIOx_Init>
			GPIOx_Init(GPIOB,7, INPUT_FLOATING,NOPULL, 0);//rx
 8002f4e:	2300      	movs	r3, #0
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	2300      	movs	r3, #0
 8002f54:	2201      	movs	r2, #1
 8002f56:	2107      	movs	r1, #7
 8002f58:	484a      	ldr	r0, [pc, #296]	@ (8003084 <USARTx_Init+0x250>)
 8002f5a:	f7ff fd03 	bl	8002964 <GPIOx_Init>
		 }

		if(Pin==PA2PA3){//usart2
 8002f5e:	7afb      	ldrb	r3, [r7, #11]
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d10f      	bne.n	8002f84 <USARTx_Init+0x150>
		GPIOx_Init(GPIOA,2, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 8002f64:	2303      	movs	r3, #3
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	2300      	movs	r3, #0
 8002f6a:	2202      	movs	r2, #2
 8002f6c:	2102      	movs	r1, #2
 8002f6e:	4843      	ldr	r0, [pc, #268]	@ (800307c <USARTx_Init+0x248>)
 8002f70:	f7ff fcf8 	bl	8002964 <GPIOx_Init>
		GPIOx_Init(GPIOA,3, INPUT_FLOATING,NOPULL, 0);//rx
 8002f74:	2300      	movs	r3, #0
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	2300      	movs	r3, #0
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	2103      	movs	r1, #3
 8002f7e:	483f      	ldr	r0, [pc, #252]	@ (800307c <USARTx_Init+0x248>)
 8002f80:	f7ff fcf0 	bl	8002964 <GPIOx_Init>
	 }
		if(Pin==PB10PB11){//usart3
 8002f84:	7afb      	ldrb	r3, [r7, #11]
 8002f86:	2b03      	cmp	r3, #3
 8002f88:	d10f      	bne.n	8002faa <USARTx_Init+0x176>
		GPIOx_Init(GPIOB,10, OUTPUT_AF_PP,NOPULL, MODE_OUTPUT_50MHZ);//tx
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	2300      	movs	r3, #0
 8002f90:	2202      	movs	r2, #2
 8002f92:	210a      	movs	r1, #10
 8002f94:	483b      	ldr	r0, [pc, #236]	@ (8003084 <USARTx_Init+0x250>)
 8002f96:	f7ff fce5 	bl	8002964 <GPIOx_Init>
		GPIOx_Init(GPIOB,11, INPUT_FLOATING,NOPULL, 0);//rx
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	210b      	movs	r1, #11
 8002fa4:	4837      	ldr	r0, [pc, #220]	@ (8003084 <USARTx_Init+0x250>)
 8002fa6:	f7ff fcdd 	bl	8002964 <GPIOx_Init>
	 }
		USARTDIV = (float)(PCLKx/(16.0*baud)) ;
 8002faa:	69b8      	ldr	r0, [r7, #24]
 8002fac:	f7fd fa1a 	bl	80003e4 <__aeabi_ui2d>
 8002fb0:	4604      	mov	r4, r0
 8002fb2:	460d      	mov	r5, r1
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7fd fa15 	bl	80003e4 <__aeabi_ui2d>
 8002fba:	f04f 0200 	mov.w	r2, #0
 8002fbe:	4b32      	ldr	r3, [pc, #200]	@ (8003088 <USARTx_Init+0x254>)
 8002fc0:	f7fd fa8a 	bl	80004d8 <__aeabi_dmul>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	4620      	mov	r0, r4
 8002fca:	4629      	mov	r1, r5
 8002fcc:	f7fd fbae 	bl	800072c <__aeabi_ddiv>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	4610      	mov	r0, r2
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	f7fd fd76 	bl	8000ac8 <__aeabi_d2f>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	617b      	str	r3, [r7, #20]
	    mantisa  = (uint16_t)USARTDIV ; 
 8002fe0:	6978      	ldr	r0, [r7, #20]
 8002fe2:	f7fe f8ab 	bl	800113c <__aeabi_f2uiz>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	827b      	strh	r3, [r7, #18]
        fraction = (USARTDIV - mantisa)*16 ; 	
 8002fea:	8a7b      	ldrh	r3, [r7, #18]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7fd fe75 	bl	8000cdc <__aeabi_i2f>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	6978      	ldr	r0, [r7, #20]
 8002ff8:	f7fd fdba 	bl	8000b70 <__aeabi_fsub>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 8003002:	4618      	mov	r0, r3
 8003004:	f7fd febe 	bl	8000d84 <__aeabi_fmul>
 8003008:	4603      	mov	r3, r0
 800300a:	4618      	mov	r0, r3
 800300c:	f7fe f896 	bl	800113c <__aeabi_f2uiz>
 8003010:	4603      	mov	r3, r0
 8003012:	823b      	strh	r3, [r7, #16]
		USARTx->BRR = (mantisa <<4)+fraction ; 
 8003014:	8a7b      	ldrh	r3, [r7, #18]
 8003016:	011a      	lsls	r2, r3, #4
 8003018:	8a3b      	ldrh	r3, [r7, #16]
 800301a:	4413      	add	r3, r2
 800301c:	461a      	mov	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	609a      	str	r2, [r3, #8]
      USARTx->CR1 |=1<<2;//tx
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	f043 0204 	orr.w	r2, r3, #4
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	60da      	str	r2, [r3, #12]
	  USARTx->CR1 |=1<<3;//rx
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	f043 0208 	orr.w	r2, r3, #8
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	60da      	str	r2, [r3, #12]
	  USARTx->CR1 |=1<<13 ; //enable usart
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	60da      	str	r2, [r3, #12]
    USARTx->CR1 |=1<<5; //it
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f043 0220 	orr.w	r2, r3, #32
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	60da      	str	r2, [r3, #12]
    NVICx_Init(IRQn, 1, u);
 8003052:	7fba      	ldrb	r2, [r7, #30]
 8003054:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003058:	2101      	movs	r1, #1
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff fc60 	bl	8002920 <NVICx_Init>
}
 8003060:	bf00      	nop
 8003062:	3720      	adds	r7, #32
 8003064:	46bd      	mov	sp, r7
 8003066:	bdb0      	pop	{r4, r5, r7, pc}
 8003068:	40021000 	.word	0x40021000
 800306c:	40013800 	.word	0x40013800
 8003070:	0800adb8 	.word	0x0800adb8
 8003074:	40004400 	.word	0x40004400
 8003078:	40004800 	.word	0x40004800
 800307c:	40010800 	.word	0x40010800
 8003080:	40010000 	.word	0x40010000
 8003084:	40010c00 	.word	0x40010c00
 8003088:	40300000 	.word	0x40300000

0800308c <USARTtoBUFF>:
char USART3_BUFFER[USART3_BUFFER_SIZE];

USART_ST USART1_ST  ={USART1_BUFFER,USART1_BUFFER_SIZE , 0, 0, 0} ;
USART_ST USART2_ST  ={USART2_BUFFER,USART2_BUFFER_SIZE , 0, 0, 0} ;
USART_ST USART3_ST  ={USART3_BUFFER,USART3_BUFFER_SIZE , 0, 0, 0} ;
void USARTtoBUFF(USART_ST *u , char c){
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	460b      	mov	r3, r1
 8003096:	70fb      	strb	r3, [r7, #3]
	if(u->in<u->size){
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	88da      	ldrh	r2, [r3, #6]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	889b      	ldrh	r3, [r3, #4]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d21b      	bcs.n	80030dc <USARTtoBUFF+0x50>
		 u->buffer[u->in] = c;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	88d2      	ldrh	r2, [r2, #6]
 80030ac:	4413      	add	r3, r2
 80030ae:	78fa      	ldrb	r2, [r7, #3]
 80030b0:	701a      	strb	r2, [r3, #0]
		 u->in++;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	88db      	ldrh	r3, [r3, #6]
 80030b6:	3301      	adds	r3, #1
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	80da      	strh	r2, [r3, #6]
		 u->num++;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	895b      	ldrh	r3, [r3, #10]
 80030c2:	3301      	adds	r3, #1
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	815a      	strh	r2, [r3, #10]
		if(u->in==u->size) u->in = 0 ;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	88da      	ldrh	r2, [r3, #6]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	889b      	ldrh	r3, [r3, #4]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d102      	bne.n	80030dc <USARTtoBUFF+0x50>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	80da      	strh	r2, [r3, #6]
	}
}
 80030dc:	bf00      	nop
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bc80      	pop	{r7}
 80030e4:	4770      	bx	lr

080030e6 <USART_PutC>:
    // Thm null terminator
    if(i < len) str[i] = '\0';
    
    return i; 
}
void USART_PutC(USART_TypeDef * USARTx, char c) {
 80030e6:	b480      	push	{r7}
 80030e8:	b083      	sub	sp, #12
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
 80030ee:	460b      	mov	r3, r1
 80030f0:	70fb      	strb	r3, [r7, #3]
    while(!(USARTx->SR & (1<<7)));  // ?i d?n khi TXE = 1
 80030f2:	bf00      	nop
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d0f9      	beq.n	80030f4 <USART_PutC+0xe>
    USARTx->DR = c;
 8003100:	78fa      	ldrb	r2, [r7, #3]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	605a      	str	r2, [r3, #4]
}
 8003106:	bf00      	nop
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	bc80      	pop	{r7}
 800310e:	4770      	bx	lr

08003110 <USART_PutS>:
void USART_PutS(USART_TypeDef * USARTx ,char *str ){
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]

 while(*str) USART_PutC(USARTx ,*str ++) ;
 800311a:	e007      	b.n	800312c <USART_PutS+0x1c>
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	603a      	str	r2, [r7, #0]
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	4619      	mov	r1, r3
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7ff ffdd 	bl	80030e6 <USART_PutC>
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1f3      	bne.n	800311c <USART_PutS+0xc>

}
 8003134:	bf00      	nop
 8003136:	bf00      	nop
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
	...

08003140 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
    if(USART1->SR & (1<<5)) {           // ? USART1 check USART1
 8003146:	4b09      	ldr	r3, [pc, #36]	@ (800316c <USART1_IRQHandler+0x2c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0320 	and.w	r3, r3, #32
 800314e:	2b00      	cmp	r3, #0
 8003150:	d007      	beq.n	8003162 <USART1_IRQHandler+0x22>
        char data = USART1->DR;                // ? ?c t? USART1
 8003152:	4b06      	ldr	r3, [pc, #24]	@ (800316c <USART1_IRQHandler+0x2c>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	71fb      	strb	r3, [r7, #7]
        USARTtoBUFF(&USART1_ST, data);         // ? Luu vo buffer USART1
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	4619      	mov	r1, r3
 800315c:	4804      	ldr	r0, [pc, #16]	@ (8003170 <USART1_IRQHandler+0x30>)
 800315e:	f7ff ff95 	bl	800308c <USARTtoBUFF>
    }
}
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40013800 	.word	0x40013800
 8003170:	2000000c 	.word	0x2000000c

08003174 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
    if(USART2->SR & (1<<5)) {           // ? USART2 check USART2  
 800317a:	4b09      	ldr	r3, [pc, #36]	@ (80031a0 <USART2_IRQHandler+0x2c>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0320 	and.w	r3, r3, #32
 8003182:	2b00      	cmp	r3, #0
 8003184:	d007      	beq.n	8003196 <USART2_IRQHandler+0x22>
        char data = USART2->DR;                // ? ?c t? USART2
 8003186:	4b06      	ldr	r3, [pc, #24]	@ (80031a0 <USART2_IRQHandler+0x2c>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	71fb      	strb	r3, [r7, #7]
        USARTtoBUFF(&USART2_ST, data);         // ? Luu vo buffer USART2
 800318c:	79fb      	ldrb	r3, [r7, #7]
 800318e:	4619      	mov	r1, r3
 8003190:	4804      	ldr	r0, [pc, #16]	@ (80031a4 <USART2_IRQHandler+0x30>)
 8003192:	f7ff ff7b 	bl	800308c <USARTtoBUFF>
    }
}
 8003196:	bf00      	nop
 8003198:	3708      	adds	r7, #8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	40004400 	.word	0x40004400
 80031a4:	20000018 	.word	0x20000018

080031a8 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
    if(USART3->SR & (1<<5)) {           // ? USART3 d dng
 80031ae:	4b09      	ldr	r3, [pc, #36]	@ (80031d4 <USART3_IRQHandler+0x2c>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d007      	beq.n	80031ca <USART3_IRQHandler+0x22>
        char data = USART3->DR;                // ? ?c t? USART3
 80031ba:	4b06      	ldr	r3, [pc, #24]	@ (80031d4 <USART3_IRQHandler+0x2c>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	71fb      	strb	r3, [r7, #7]
        USARTtoBUFF(&USART3_ST, data);         // ? Luu vo buffer USART3
 80031c0:	79fb      	ldrb	r3, [r7, #7]
 80031c2:	4619      	mov	r1, r3
 80031c4:	4804      	ldr	r0, [pc, #16]	@ (80031d8 <USART3_IRQHandler+0x30>)
 80031c6:	f7ff ff61 	bl	800308c <USARTtoBUFF>
    }
}
 80031ca:	bf00      	nop
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	40004800 	.word	0x40004800
 80031d8:	20000024 	.word	0x20000024

080031dc <_write>:

// =============================================================================
// PRINTF UART REDIRECT
// =============================================================================
#ifdef __GNUC__
int _write(int file, char *ptr, int len) {
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 80031e8:	2300      	movs	r3, #0
 80031ea:	617b      	str	r3, [r7, #20]
 80031ec:	e00a      	b.n	8003204 <_write+0x28>
        USART_PutC(USART1, ptr[i]);
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	68ba      	ldr	r2, [r7, #8]
 80031f2:	4413      	add	r3, r2
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	4619      	mov	r1, r3
 80031f8:	4807      	ldr	r0, [pc, #28]	@ (8003218 <_write+0x3c>)
 80031fa:	f7ff ff74 	bl	80030e6 <USART_PutC>
    for (int i = 0; i < len; i++) {
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	3301      	adds	r3, #1
 8003202:	617b      	str	r3, [r7, #20]
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	429a      	cmp	r2, r3
 800320a:	dbf0      	blt.n	80031ee <_write+0x12>
    }
    return len;
 800320c:	687b      	ldr	r3, [r7, #4]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3718      	adds	r7, #24
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40013800 	.word	0x40013800

0800321c <InitMQ137Sensor>:
 *
 *  Created on: Jun 30, 2025
 *      Author: FPTSHOP
 */
#include "gas_sensor.h"
void InitMQ137Sensor(GasSensor_t* sensor) {
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
    // Cu hnh base sensor
    sensor->base.sensor_id = 0;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	701a      	strb	r2, [r3, #0]
    sensor->base.sensor_type = SENSOR_TYPE_MQ137;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	705a      	strb	r2, [r3, #1]
    strcpy(sensor->base.sensor_name, "MQ137");
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3302      	adds	r3, #2
 8003234:	4a20      	ldr	r2, [pc, #128]	@ (80032b8 <InitMQ137Sensor+0x9c>)
 8003236:	6810      	ldr	r0, [r2, #0]
 8003238:	6018      	str	r0, [r3, #0]
 800323a:	8892      	ldrh	r2, [r2, #4]
 800323c:	809a      	strh	r2, [r3, #4]
    sensor->base.is_enabled = 1;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	749a      	strb	r2, [r3, #18]
    sensor->base.adc_channel = MQ137_ADC_CHANNEL;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2208      	movs	r2, #8
 8003248:	615a      	str	r2, [r3, #20]
    sensor->base.digital_port = MQ137_DIGITAL_PORT;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a1b      	ldr	r2, [pc, #108]	@ (80032bc <InitMQ137Sensor+0xa0>)
 800324e:	619a      	str	r2, [r3, #24]
    sensor->base.digital_pin = MQ137_DIGITAL_PIN;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2208      	movs	r2, #8
 8003254:	839a      	strh	r2, [r3, #28]
    sensor->base.r0_value = 10000.0f; // Gi tr mc nh, cn hiu chun
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a19      	ldr	r2, [pc, #100]	@ (80032c0 <InitMQ137Sensor+0xa4>)
 800325a:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Cu hnh gas sensor
    sensor->gas_type = GAS_TYPE_NH3;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    strcpy(sensor->gas_name, "NH3");
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3339      	adds	r3, #57	@ 0x39
 8003268:	4a16      	ldr	r2, [pc, #88]	@ (80032c4 <InitMQ137Sensor+0xa8>)
 800326a:	6810      	ldr	r0, [r2, #0]
 800326c:	6018      	str	r0, [r3, #0]
    strcpy(sensor->unit, "ppm");
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	3341      	adds	r3, #65	@ 0x41
 8003272:	4a15      	ldr	r2, [pc, #84]	@ (80032c8 <InitMQ137Sensor+0xac>)
 8003274:	6810      	ldr	r0, [r2, #0]
 8003276:	6018      	str	r0, [r3, #0]
    
    // Ngng cnh bo NH3
    sensor->threshold_low = MQ137_THRESHOLD_LOW;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a14      	ldr	r2, [pc, #80]	@ (80032cc <InitMQ137Sensor+0xb0>)
 800327c:	659a      	str	r2, [r3, #88]	@ 0x58
    sensor->threshold_high = MQ137_THRESHOLD_HIGH;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a13      	ldr	r2, [pc, #76]	@ (80032d0 <InitMQ137Sensor+0xb4>)
 8003282:	65da      	str	r2, [r3, #92]	@ 0x5c
    sensor->threshold_danger = MQ137_THRESHOLD_DANGER;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4a13      	ldr	r2, [pc, #76]	@ (80032d4 <InitMQ137Sensor+0xb8>)
 8003288:	661a      	str	r2, [r3, #96]	@ 0x60
    
    // Thng s c tuyn MQ137 cho NH3
    sensor->curve_a = -0.263f;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a12      	ldr	r2, [pc, #72]	@ (80032d8 <InitMQ137Sensor+0xbc>)
 800328e:	669a      	str	r2, [r3, #104]	@ 0x68
    sensor->curve_b = 0.42f;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a12      	ldr	r2, [pc, #72]	@ (80032dc <InitMQ137Sensor+0xc0>)
 8003294:	66da      	str	r2, [r3, #108]	@ 0x6c
    sensor->min_ppm = 0.0f;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f04f 0200 	mov.w	r2, #0
 800329c:	671a      	str	r2, [r3, #112]	@ 0x70
    sensor->max_ppm = 500.0f;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a0f      	ldr	r2, [pc, #60]	@ (80032e0 <InitMQ137Sensor+0xc4>)
 80032a2:	675a      	str	r2, [r3, #116]	@ 0x74
    
    // Khi to gi tr
    sensor->alarm_level = ALARM_NORMAL;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bc80      	pop	{r7}
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	0800a1c0 	.word	0x0800a1c0
 80032bc:	40010800 	.word	0x40010800
 80032c0:	461c4000 	.word	0x461c4000
 80032c4:	0800a1c8 	.word	0x0800a1c8
 80032c8:	0800a1cc 	.word	0x0800a1cc
 80032cc:	41700000 	.word	0x41700000
 80032d0:	41c80000 	.word	0x41c80000
 80032d4:	42480000 	.word	0x42480000
 80032d8:	be86a7f0 	.word	0xbe86a7f0
 80032dc:	3ed70a3d 	.word	0x3ed70a3d
 80032e0:	43fa0000 	.word	0x43fa0000

080032e4 <InitMQ136Sensor>:

/**
 * @brief Khi to cm bin MQ136 (H2S)
 */
void InitMQ136Sensor(GasSensor_t* sensor) {
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
    // Cu hnh base sensor
    sensor->base.sensor_id = 1;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	701a      	strb	r2, [r3, #0]
    sensor->base.sensor_type = SENSOR_TYPE_MQ136;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2201      	movs	r2, #1
 80032f6:	705a      	strb	r2, [r3, #1]
    strcpy(sensor->base.sensor_name, "MQ136");
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	3302      	adds	r3, #2
 80032fc:	4a20      	ldr	r2, [pc, #128]	@ (8003380 <InitMQ136Sensor+0x9c>)
 80032fe:	6810      	ldr	r0, [r2, #0]
 8003300:	6018      	str	r0, [r3, #0]
 8003302:	8892      	ldrh	r2, [r2, #4]
 8003304:	809a      	strh	r2, [r3, #4]
    sensor->base.is_enabled = 1;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	749a      	strb	r2, [r3, #18]
    sensor->base.adc_channel = MQ136_ADC_CHANNEL;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2209      	movs	r2, #9
 8003310:	615a      	str	r2, [r3, #20]
    sensor->base.digital_port = MQ136_DIGITAL_PORT;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a1b      	ldr	r2, [pc, #108]	@ (8003384 <InitMQ136Sensor+0xa0>)
 8003316:	619a      	str	r2, [r3, #24]
    sensor->base.digital_pin = MQ136_DIGITAL_PIN;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2210      	movs	r2, #16
 800331c:	839a      	strh	r2, [r3, #28]
    sensor->base.r0_value = 10000.0f; // Gi tr mc nh, cn hiu chun
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a19      	ldr	r2, [pc, #100]	@ (8003388 <InitMQ136Sensor+0xa4>)
 8003322:	635a      	str	r2, [r3, #52]	@ 0x34
    
    // Cu hnh gas sensor
    sensor->gas_type = GAS_TYPE_H2S;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    strcpy(sensor->gas_name, "H2S");
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3339      	adds	r3, #57	@ 0x39
 8003330:	4a16      	ldr	r2, [pc, #88]	@ (800338c <InitMQ136Sensor+0xa8>)
 8003332:	6810      	ldr	r0, [r2, #0]
 8003334:	6018      	str	r0, [r3, #0]
    strcpy(sensor->unit, "ppm");
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	3341      	adds	r3, #65	@ 0x41
 800333a:	4a15      	ldr	r2, [pc, #84]	@ (8003390 <InitMQ136Sensor+0xac>)
 800333c:	6810      	ldr	r0, [r2, #0]
 800333e:	6018      	str	r0, [r3, #0]
    
    // Ngng cnh bo CO2
    sensor->threshold_low = MQ136_THRESHOLD_LOW;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a14      	ldr	r2, [pc, #80]	@ (8003394 <InitMQ136Sensor+0xb0>)
 8003344:	659a      	str	r2, [r3, #88]	@ 0x58
    sensor->threshold_high = MQ136_THRESHOLD_HIGH;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a13      	ldr	r2, [pc, #76]	@ (8003398 <InitMQ136Sensor+0xb4>)
 800334a:	65da      	str	r2, [r3, #92]	@ 0x5c
    sensor->threshold_danger = MQ136_THRESHOLD_DANGER;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a13      	ldr	r2, [pc, #76]	@ (800339c <InitMQ136Sensor+0xb8>)
 8003350:	661a      	str	r2, [r3, #96]	@ 0x60
    
    // Thng s c tuyn MQ135 cho CO2
    sensor->curve_a = MQ136_CURVE_A;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a12      	ldr	r2, [pc, #72]	@ (80033a0 <InitMQ136Sensor+0xbc>)
 8003356:	669a      	str	r2, [r3, #104]	@ 0x68
    sensor->curve_b = MQ136_CURVE_B;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a12      	ldr	r2, [pc, #72]	@ (80033a4 <InitMQ136Sensor+0xc0>)
 800335c:	66da      	str	r2, [r3, #108]	@ 0x6c
    sensor->min_ppm = MQ136_MIN_PPM;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003364:	671a      	str	r2, [r3, #112]	@ 0x70
    sensor->max_ppm = MQ136_MAX_PPM;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a0f      	ldr	r2, [pc, #60]	@ (80033a8 <InitMQ136Sensor+0xc4>)
 800336a:	675a      	str	r2, [r3, #116]	@ 0x74
    
    // Khi to gi tr
    sensor->alarm_level = ALARM_NORMAL;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	0800a1d0 	.word	0x0800a1d0
 8003384:	40010800 	.word	0x40010800
 8003388:	461c4000 	.word	0x461c4000
 800338c:	0800a1d8 	.word	0x0800a1d8
 8003390:	0800a1cc 	.word	0x0800a1cc
 8003394:	40a00000 	.word	0x40a00000
 8003398:	41200000 	.word	0x41200000
 800339c:	41a00000 	.word	0x41a00000
 80033a0:	be800000 	.word	0xbe800000
 80033a4:	be75c28f 	.word	0xbe75c28f
 80033a8:	42c80000 	.word	0x42c80000

080033ac <ProcessGasSensor>:
void ProcessGasSensor(GasSensor_t* sensor) {
 80033ac:	b590      	push	{r4, r7, lr}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]

    sensor->base.raw_voltage = ReadADC_Voltage(sensor->base.adc_channel);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f000 fa15 	bl	80037e8 <ReadADC_Voltage>
 80033be:	4602      	mov	r2, r0
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	621a      	str	r2, [r3, #32]
    sensor->base.digital_state = ReadDigitalState(sensor->base.digital_port, sensor->base.digital_pin);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	699a      	ldr	r2, [r3, #24]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	8b9b      	ldrh	r3, [r3, #28]
 80033cc:	4619      	mov	r1, r3
 80033ce:	4610      	mov	r0, r2
 80033d0:	f000 fa32 	bl	8003838 <ReadDigitalState>
 80033d4:	4603      	mov	r3, r0
 80033d6:	461a      	mov	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    sensor->base.timestamp = HAL_GetTick();
 80033de:	f7fe fb39 	bl	8001a54 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	631a      	str	r2, [r3, #48]	@ 0x30

    // Tnh ton in tr v t l Rs/R0
    if(sensor->base.raw_voltage > 0.2f) { // Ngng thp hn cho ADC 3.3V
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	493f      	ldr	r1, [pc, #252]	@ (80034ec <ProcessGasSensor+0x140>)
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fd fe84 	bl	80010fc <__aeabi_fcmpgt>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d059      	beq.n	80034ae <ProcessGasSensor+0x102>
        sensor->base.resistance = CalculateResistance(sensor->base.raw_voltage);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	4618      	mov	r0, r3
 8003400:	f000 fa2c 	bl	800385c <CalculateResistance>
 8003404:	4602      	mov	r2, r0
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	625a      	str	r2, [r3, #36]	@ 0x24
        sensor->base.rs_r0_ratio = sensor->base.resistance / sensor->base.r0_value;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003412:	4619      	mov	r1, r3
 8003414:	4610      	mov	r0, r2
 8003416:	f7fd fd69 	bl	8000eec <__aeabi_fdiv>
 800341a:	4603      	mov	r3, r0
 800341c:	461a      	mov	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	629a      	str	r2, [r3, #40]	@ 0x28

        // Tnh nng  kh
        sensor->gas_ppm = CalculateGasPPM(sensor->base.rs_r0_ratio, sensor->curve_a, sensor->curve_b);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800342e:	461a      	mov	r2, r3
 8003430:	f000 fa3c 	bl	80038ac <CalculateGasPPM>
 8003434:	4602      	mov	r2, r0
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	64da      	str	r2, [r3, #76]	@ 0x4c

        // Gii hn gi tr trong khong hp l
        if(sensor->gas_ppm < sensor->min_ppm) sensor->gas_ppm = sensor->min_ppm;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003442:	4619      	mov	r1, r3
 8003444:	4610      	mov	r0, r2
 8003446:	f7fd fe3b 	bl	80010c0 <__aeabi_fcmplt>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d003      	beq.n	8003458 <ProcessGasSensor+0xac>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	64da      	str	r2, [r3, #76]	@ 0x4c
        if(sensor->gas_ppm > sensor->max_ppm) sensor->gas_ppm = sensor->max_ppm;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003460:	4619      	mov	r1, r3
 8003462:	4610      	mov	r0, r2
 8003464:	f7fd fe4a 	bl	80010fc <__aeabi_fcmpgt>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <ProcessGasSensor+0xca>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	64da      	str	r2, [r3, #76]	@ 0x4c

        // Lc nhiu n gin (moving average)
        sensor->filtered_ppm = 0.8f * sensor->filtered_ppm + 0.2f * sensor->gas_ppm;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800347a:	491d      	ldr	r1, [pc, #116]	@ (80034f0 <ProcessGasSensor+0x144>)
 800347c:	4618      	mov	r0, r3
 800347e:	f7fd fc81 	bl	8000d84 <__aeabi_fmul>
 8003482:	4603      	mov	r3, r0
 8003484:	461c      	mov	r4, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800348a:	4918      	ldr	r1, [pc, #96]	@ (80034ec <ProcessGasSensor+0x140>)
 800348c:	4618      	mov	r0, r3
 800348e:	f7fd fc79 	bl	8000d84 <__aeabi_fmul>
 8003492:	4603      	mov	r3, r0
 8003494:	4619      	mov	r1, r3
 8003496:	4620      	mov	r0, r4
 8003498:	f7fd fb6c 	bl	8000b74 <__addsf3>
 800349c:	4603      	mov	r3, r0
 800349e:	461a      	mov	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	651a      	str	r2, [r3, #80]	@ 0x50
        sensor->average_ppm = sensor->filtered_ppm;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	655a      	str	r2, [r3, #84]	@ 0x54
 80034ac:	e00f      	b.n	80034ce <ProcessGasSensor+0x122>

    } else {
        sensor->base.resistance = 0.0f;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f04f 0200 	mov.w	r2, #0
 80034b4:	625a      	str	r2, [r3, #36]	@ 0x24
        sensor->base.rs_r0_ratio = 0.0f;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f04f 0200 	mov.w	r2, #0
 80034bc:	629a      	str	r2, [r3, #40]	@ 0x28
        sensor->gas_ppm = sensor->min_ppm;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	64da      	str	r2, [r3, #76]	@ 0x4c
        sensor->filtered_ppm = sensor->min_ppm;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    // Validate d liu
    sensor->base.is_valid = ValidateGasSensor(sensor);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 f810 	bl	80034f4 <ValidateGasSensor>
 80034d4:	4603      	mov	r3, r0
 80034d6:	461a      	mov	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	74da      	strb	r2, [r3, #19]

    // Cp nht mc cnh bo
    UpdateAlarmLevel(sensor);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 f85b 	bl	8003598 <UpdateAlarmLevel>
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd90      	pop	{r4, r7, pc}
 80034ea:	bf00      	nop
 80034ec:	3e4ccccd 	.word	0x3e4ccccd
 80034f0:	3f4ccccd 	.word	0x3f4ccccd

080034f4 <ValidateGasSensor>:

/**
 * @brief Validate d liu cm bin (cp nht cho in p 3.3V)
 */
uint8_t ValidateGasSensor(GasSensor_t* sensor) {
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
    // Kim tra in p trong khong hp l (0.1V - 4.8V cho cm bin 5V)
    // Sau khi qua mch chia p, tn hiu s t 0.066V - 3.168V ti ADC
    if(sensor->base.raw_voltage < 0.2f || sensor->base.raw_voltage > 4.8f) {
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a1b      	ldr	r3, [r3, #32]
 8003500:	4921      	ldr	r1, [pc, #132]	@ (8003588 <ValidateGasSensor+0x94>)
 8003502:	4618      	mov	r0, r3
 8003504:	f7fd fddc 	bl	80010c0 <__aeabi_fcmplt>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d108      	bne.n	8003520 <ValidateGasSensor+0x2c>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	491e      	ldr	r1, [pc, #120]	@ (800358c <ValidateGasSensor+0x98>)
 8003514:	4618      	mov	r0, r3
 8003516:	f7fd fdf1 	bl	80010fc <__aeabi_fcmpgt>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <ValidateGasSensor+0x30>
        return 0;
 8003520:	2300      	movs	r3, #0
 8003522:	e02c      	b.n	800357e <ValidateGasSensor+0x8a>
    }
    
    // Kim tra in tr trong khong hp l
    if(sensor->base.resistance < 1000.0f || sensor->base.resistance > 200000.0f) {
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003528:	4919      	ldr	r1, [pc, #100]	@ (8003590 <ValidateGasSensor+0x9c>)
 800352a:	4618      	mov	r0, r3
 800352c:	f7fd fdc8 	bl	80010c0 <__aeabi_fcmplt>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d108      	bne.n	8003548 <ValidateGasSensor+0x54>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353a:	4916      	ldr	r1, [pc, #88]	@ (8003594 <ValidateGasSensor+0xa0>)
 800353c:	4618      	mov	r0, r3
 800353e:	f7fd fddd 	bl	80010fc <__aeabi_fcmpgt>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <ValidateGasSensor+0x58>
        return 0;
 8003548:	2300      	movs	r3, #0
 800354a:	e018      	b.n	800357e <ValidateGasSensor+0x8a>
    }
    
    // Kim tra nng  kh trong khong hp l
    if(sensor->gas_ppm < sensor->min_ppm || sensor->gas_ppm > sensor->max_ppm) {
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003554:	4619      	mov	r1, r3
 8003556:	4610      	mov	r0, r2
 8003558:	f7fd fdb2 	bl	80010c0 <__aeabi_fcmplt>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d10a      	bne.n	8003578 <ValidateGasSensor+0x84>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800356a:	4619      	mov	r1, r3
 800356c:	4610      	mov	r0, r2
 800356e:	f7fd fdc5 	bl	80010fc <__aeabi_fcmpgt>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d001      	beq.n	800357c <ValidateGasSensor+0x88>
        return 0;
 8003578:	2300      	movs	r3, #0
 800357a:	e000      	b.n	800357e <ValidateGasSensor+0x8a>
    }
    
    return 1; // D liu hp l
 800357c:	2301      	movs	r3, #1
}
 800357e:	4618      	mov	r0, r3
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	3e4ccccd 	.word	0x3e4ccccd
 800358c:	4099999a 	.word	0x4099999a
 8003590:	447a0000 	.word	0x447a0000
 8003594:	48435000 	.word	0x48435000

08003598 <UpdateAlarmLevel>:

/**
 * @brief Cp nht mc cnh bo cho cm bin
 */
void UpdateAlarmLevel(GasSensor_t* sensor) {
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
    sensor->alarm_level = DetermineAlarmLevel(sensor->gas_ppm, 
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b0:	f000 f9a8 	bl	8003904 <DetermineAlarmLevel>
 80035b4:	4603      	mov	r3, r0
 80035b6:	461a      	mov	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
                                            sensor->threshold_low,
                                            sensor->threshold_high, 
                                            sensor->threshold_danger);
}
 80035be:	bf00      	nop
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
	...

080035c8 <PrintSensorDetails>:
void PrintSensorDetails(GasSensor_t* sensor) {
 80035c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035cc:	b08b      	sub	sp, #44	@ 0x2c
 80035ce:	af04      	add	r7, sp, #16
 80035d0:	6078      	str	r0, [r7, #4]
    printf("\r\n--- %s (%s) ---\r\n", sensor->base.sensor_name, sensor->gas_name);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	1c99      	adds	r1, r3, #2
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	3339      	adds	r3, #57	@ 0x39
 80035da:	461a      	mov	r2, r3
 80035dc:	4845      	ldr	r0, [pc, #276]	@ (80036f4 <PrintSensorDetails+0x12c>)
 80035de:	f001 ffff 	bl	80055e0 <iprintf>
    printf("ID: %d | TRANG THAI: %s\r\n", 
           sensor->base.sensor_id, 
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	781b      	ldrb	r3, [r3, #0]
    printf("ID: %d | TRANG THAI: %s\r\n", 
 80035e6:	4619      	mov	r1, r3
           sensor->base.is_enabled ? (sensor->base.is_valid ? "HOAT DONG" : "LOI") : "OFF");
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	7c9b      	ldrb	r3, [r3, #18]
    printf("ID: %d | TRANG THAI: %s\r\n", 
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d007      	beq.n	8003600 <PrintSensorDetails+0x38>
           sensor->base.is_enabled ? (sensor->base.is_valid ? "HOAT DONG" : "LOI") : "OFF");
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	7cdb      	ldrb	r3, [r3, #19]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d001      	beq.n	80035fc <PrintSensorDetails+0x34>
 80035f8:	4b3f      	ldr	r3, [pc, #252]	@ (80036f8 <PrintSensorDetails+0x130>)
 80035fa:	e002      	b.n	8003602 <PrintSensorDetails+0x3a>
 80035fc:	4b3f      	ldr	r3, [pc, #252]	@ (80036fc <PrintSensorDetails+0x134>)
 80035fe:	e000      	b.n	8003602 <PrintSensorDetails+0x3a>
    printf("ID: %d | TRANG THAI: %s\r\n", 
 8003600:	4b3f      	ldr	r3, [pc, #252]	@ (8003700 <PrintSensorDetails+0x138>)
 8003602:	461a      	mov	r2, r3
 8003604:	483f      	ldr	r0, [pc, #252]	@ (8003704 <PrintSensorDetails+0x13c>)
 8003606:	f001 ffeb 	bl	80055e0 <iprintf>
    printf("DIEN AP: %.3f V | DIEN TRO: %.1f \r\n", 
           sensor->base.raw_voltage, sensor->base.resistance);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a1b      	ldr	r3, [r3, #32]
    printf("DIEN AP: %.3f V | DIEN TRO: %.1f \r\n", 
 800360e:	4618      	mov	r0, r3
 8003610:	f7fc ff0a 	bl	8000428 <__aeabi_f2d>
 8003614:	4604      	mov	r4, r0
 8003616:	460d      	mov	r5, r1
           sensor->base.raw_voltage, sensor->base.resistance);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    printf("DIEN AP: %.3f V | DIEN TRO: %.1f \r\n", 
 800361c:	4618      	mov	r0, r3
 800361e:	f7fc ff03 	bl	8000428 <__aeabi_f2d>
 8003622:	4602      	mov	r2, r0
 8003624:	460b      	mov	r3, r1
 8003626:	e9cd 2300 	strd	r2, r3, [sp]
 800362a:	4622      	mov	r2, r4
 800362c:	462b      	mov	r3, r5
 800362e:	4836      	ldr	r0, [pc, #216]	@ (8003708 <PrintSensorDetails+0x140>)
 8003630:	f001 ffd6 	bl	80055e0 <iprintf>
    printf("Rs/R0: %.3f | R0: %.1f \r\n", 
           sensor->base.rs_r0_ratio, sensor->base.r0_value);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    printf("Rs/R0: %.3f | R0: %.1f \r\n", 
 8003638:	4618      	mov	r0, r3
 800363a:	f7fc fef5 	bl	8000428 <__aeabi_f2d>
 800363e:	4604      	mov	r4, r0
 8003640:	460d      	mov	r5, r1
           sensor->base.rs_r0_ratio, sensor->base.r0_value);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    printf("Rs/R0: %.3f | R0: %.1f \r\n", 
 8003646:	4618      	mov	r0, r3
 8003648:	f7fc feee 	bl	8000428 <__aeabi_f2d>
 800364c:	4602      	mov	r2, r0
 800364e:	460b      	mov	r3, r1
 8003650:	e9cd 2300 	strd	r2, r3, [sp]
 8003654:	4622      	mov	r2, r4
 8003656:	462b      	mov	r3, r5
 8003658:	482c      	ldr	r0, [pc, #176]	@ (800370c <PrintSensorDetails+0x144>)
 800365a:	f001 ffc1 	bl	80055e0 <iprintf>
    printf("NONG DO: %.1f %s \r\n", 
           sensor->gas_ppm, sensor->unit);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    printf("NONG DO: %.1f %s \r\n", 
 8003662:	4618      	mov	r0, r3
 8003664:	f7fc fee0 	bl	8000428 <__aeabi_f2d>
 8003668:	4602      	mov	r2, r0
 800366a:	460b      	mov	r3, r1
           sensor->gas_ppm, sensor->unit);
 800366c:	6879      	ldr	r1, [r7, #4]
 800366e:	3141      	adds	r1, #65	@ 0x41
    printf("NONG DO: %.1f %s \r\n", 
 8003670:	9100      	str	r1, [sp, #0]
 8003672:	4827      	ldr	r0, [pc, #156]	@ (8003710 <PrintSensorDetails+0x148>)
 8003674:	f001 ffb4 	bl	80055e0 <iprintf>
    printf("Digital: %s\r\n", sensor->base.digital_state ? "HIGH" : "LOW");
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <PrintSensorDetails+0xbe>
 8003682:	4b24      	ldr	r3, [pc, #144]	@ (8003714 <PrintSensorDetails+0x14c>)
 8003684:	e000      	b.n	8003688 <PrintSensorDetails+0xc0>
 8003686:	4b24      	ldr	r3, [pc, #144]	@ (8003718 <PrintSensorDetails+0x150>)
 8003688:	4619      	mov	r1, r3
 800368a:	4824      	ldr	r0, [pc, #144]	@ (800371c <PrintSensorDetails+0x154>)
 800368c:	f001 ffa8 	bl	80055e0 <iprintf>
    
    const char* alarm_text[] = {"BINH THUONG", "THAP", "CAO", "NGUY HIEM"};
 8003690:	4b23      	ldr	r3, [pc, #140]	@ (8003720 <PrintSensorDetails+0x158>)
 8003692:	f107 0408 	add.w	r4, r7, #8
 8003696:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003698:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    printf("CANH BAO: %s (%.1f/%.1f/%.1f)\r\n", 
           alarm_text[sensor->alarm_level],
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    printf("CANH BAO: %s (%.1f/%.1f/%.1f)\r\n", 
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	3318      	adds	r3, #24
 80036a6:	443b      	add	r3, r7
 80036a8:	f853 6c10 	ldr.w	r6, [r3, #-16]
           sensor->threshold_low, sensor->threshold_high, sensor->threshold_danger);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    printf("CANH BAO: %s (%.1f/%.1f/%.1f)\r\n", 
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7fc feb9 	bl	8000428 <__aeabi_f2d>
 80036b6:	4680      	mov	r8, r0
 80036b8:	4689      	mov	r9, r1
           sensor->threshold_low, sensor->threshold_high, sensor->threshold_danger);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
    printf("CANH BAO: %s (%.1f/%.1f/%.1f)\r\n", 
 80036be:	4618      	mov	r0, r3
 80036c0:	f7fc feb2 	bl	8000428 <__aeabi_f2d>
 80036c4:	4604      	mov	r4, r0
 80036c6:	460d      	mov	r5, r1
           sensor->threshold_low, sensor->threshold_high, sensor->threshold_danger);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
    printf("CANH BAO: %s (%.1f/%.1f/%.1f)\r\n", 
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7fc feab 	bl	8000428 <__aeabi_f2d>
 80036d2:	4602      	mov	r2, r0
 80036d4:	460b      	mov	r3, r1
 80036d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036da:	e9cd 4500 	strd	r4, r5, [sp]
 80036de:	4642      	mov	r2, r8
 80036e0:	464b      	mov	r3, r9
 80036e2:	4631      	mov	r1, r6
 80036e4:	480f      	ldr	r0, [pc, #60]	@ (8003724 <PrintSensorDetails+0x15c>)
 80036e6:	f001 ff7b 	bl	80055e0 <iprintf>
}
 80036ea:	bf00      	nop
 80036ec:	371c      	adds	r7, #28
 80036ee:	46bd      	mov	sp, r7
 80036f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80036f4:	0800a1dc 	.word	0x0800a1dc
 80036f8:	0800a1f0 	.word	0x0800a1f0
 80036fc:	0800a1fc 	.word	0x0800a1fc
 8003700:	0800a200 	.word	0x0800a200
 8003704:	0800a204 	.word	0x0800a204
 8003708:	0800a220 	.word	0x0800a220
 800370c:	0800a248 	.word	0x0800a248
 8003710:	0800a264 	.word	0x0800a264
 8003714:	0800a278 	.word	0x0800a278
 8003718:	0800a280 	.word	0x0800a280
 800371c:	0800a284 	.word	0x0800a284
 8003720:	0800a2d8 	.word	0x0800a2d8
 8003724:	0800a294 	.word	0x0800a294

08003728 <CreateJSONString>:
static uint8_t packet_counter = 0;

/**
 * @brief To chui JSON t d liu cm bin
 */
void CreateJSONString(void) {
 8003728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800372c:	b086      	sub	sp, #24
 800372e:	af06      	add	r7, sp, #24
    snprintf(json_buffer, JSON_BUFFER_SIZE,
 8003730:	4b14      	ldr	r3, [pc, #80]	@ (8003784 <CreateJSONString+0x5c>)
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	4698      	mov	r8, r3
            "\"time\":%lu,"
            "\"nh3\":%.1f,"
            "\"h2s\":%.1f"
        "}",
        packet_counter,
        HAL_GetTick() / 1000,
 8003736:	f7fe f98d 	bl	8001a54 <HAL_GetTick>
 800373a:	4603      	mov	r3, r0
    snprintf(json_buffer, JSON_BUFFER_SIZE,
 800373c:	4a12      	ldr	r2, [pc, #72]	@ (8003788 <CreateJSONString+0x60>)
 800373e:	fba2 2303 	umull	r2, r3, r2, r3
 8003742:	099e      	lsrs	r6, r3, #6
        GetNH3_PPM(),
 8003744:	f000 ff3e 	bl	80045c4 <GetNH3_PPM>
 8003748:	4603      	mov	r3, r0
    snprintf(json_buffer, JSON_BUFFER_SIZE,
 800374a:	4618      	mov	r0, r3
 800374c:	f7fc fe6c 	bl	8000428 <__aeabi_f2d>
 8003750:	4604      	mov	r4, r0
 8003752:	460d      	mov	r5, r1
        GetH2S_PPM()
 8003754:	f000 ff48 	bl	80045e8 <GetH2S_PPM>
 8003758:	4603      	mov	r3, r0
    snprintf(json_buffer, JSON_BUFFER_SIZE,
 800375a:	4618      	mov	r0, r3
 800375c:	f7fc fe64 	bl	8000428 <__aeabi_f2d>
 8003760:	4602      	mov	r2, r0
 8003762:	460b      	mov	r3, r1
 8003764:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003768:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800376c:	9600      	str	r6, [sp, #0]
 800376e:	4643      	mov	r3, r8
 8003770:	4a06      	ldr	r2, [pc, #24]	@ (800378c <CreateJSONString+0x64>)
 8003772:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003776:	4806      	ldr	r0, [pc, #24]	@ (8003790 <CreateJSONString+0x68>)
 8003778:	f001 ffa2 	bl	80056c0 <sniprintf>
    );
}
 800377c:	bf00      	nop
 800377e:	46bd      	mov	sp, r7
 8003780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003784:	2000057c 	.word	0x2000057c
 8003788:	10624dd3 	.word	0x10624dd3
 800378c:	0800a2e8 	.word	0x0800a2e8
 8003790:	20000350 	.word	0x20000350

08003794 <SendDataToESP32>:

/**
 * @brief Gi d liu JSON sang ESP32 qua UART
 */
void SendDataToESP32(void) {
 8003794:	b580      	push	{r7, lr}
 8003796:	af00      	add	r7, sp, #0
    // To d liu JSON
    CreateJSONString();
 8003798:	f7ff ffc6 	bl	8003728 <CreateJSONString>

    // ng gi d liu (thm header v footer  ESP32 d nhn)
    snprintf(uart_tx_buffer, UART_TX_BUFFER_SIZE,
 800379c:	4b0c      	ldr	r3, [pc, #48]	@ (80037d0 <SendDataToESP32+0x3c>)
 800379e:	4a0d      	ldr	r2, [pc, #52]	@ (80037d4 <SendDataToESP32+0x40>)
 80037a0:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80037a4:	480c      	ldr	r0, [pc, #48]	@ (80037d8 <SendDataToESP32+0x44>)
 80037a6:	f001 ff8b 	bl	80056c0 <sniprintf>
             "START:%s:END\r\n", json_buffer);

    // Gi d liu qua UART
    USART_PutS(ESP32_UART, uart_tx_buffer);
 80037aa:	490b      	ldr	r1, [pc, #44]	@ (80037d8 <SendDataToESP32+0x44>)
 80037ac:	480b      	ldr	r0, [pc, #44]	@ (80037dc <SendDataToESP32+0x48>)
 80037ae:	f7ff fcaf 	bl	8003110 <USART_PutS>

    // Log  kim tra
    printf(" Gi data ESP32 (ID:%d)\r\n", packet_counter);
 80037b2:	4b0b      	ldr	r3, [pc, #44]	@ (80037e0 <SendDataToESP32+0x4c>)
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	4619      	mov	r1, r3
 80037b8:	480a      	ldr	r0, [pc, #40]	@ (80037e4 <SendDataToESP32+0x50>)
 80037ba:	f001 ff11 	bl	80055e0 <iprintf>

    packet_counter++;
 80037be:	4b08      	ldr	r3, [pc, #32]	@ (80037e0 <SendDataToESP32+0x4c>)
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	3301      	adds	r3, #1
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	4b06      	ldr	r3, [pc, #24]	@ (80037e0 <SendDataToESP32+0x4c>)
 80037c8:	701a      	strb	r2, [r3, #0]
}
 80037ca:	bf00      	nop
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	20000350 	.word	0x20000350
 80037d4:	0800a314 	.word	0x0800a314
 80037d8:	20000450 	.word	0x20000450
 80037dc:	40013800 	.word	0x40013800
 80037e0:	2000057c 	.word	0x2000057c
 80037e4:	0800a324 	.word	0x0800a324

080037e8 <ReadADC_Voltage>:
 *
 *  Created on: Jun 30, 2025
 *      Author: FPTSHOP
 */
#include "sensor_hardware.h"
float ReadADC_Voltage(uint32_t channel) {
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
    // c gi tr ADC trung bnh
    float adc_avg = ADCx_Read_TB(ADC1, channel, 10)-150;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	220a      	movs	r2, #10
 80037f6:	4619      	mov	r1, r3
 80037f8:	480c      	ldr	r0, [pc, #48]	@ (800382c <ReadADC_Voltage+0x44>)
 80037fa:	f7fe ffbc 	bl	8002776 <ADCx_Read_TB>
 80037fe:	4603      	mov	r3, r0
 8003800:	3b96      	subs	r3, #150	@ 0x96
 8003802:	4618      	mov	r0, r3
 8003804:	f7fd fa6a 	bl	8000cdc <__aeabi_i2f>
 8003808:	4603      	mov	r3, r0
 800380a:	60fb      	str	r3, [r7, #12]
    
    // Chuyn i gi tr ADC sang in p ti chn ADC
    float adc_voltage = adc_avg * ADC_VREF / ADC_RESOLUTION;
 800380c:	4908      	ldr	r1, [pc, #32]	@ (8003830 <ReadADC_Voltage+0x48>)
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f7fd fab8 	bl	8000d84 <__aeabi_fmul>
 8003814:	4603      	mov	r3, r0
 8003816:	4907      	ldr	r1, [pc, #28]	@ (8003834 <ReadADC_Voltage+0x4c>)
 8003818:	4618      	mov	r0, r3
 800381a:	f7fd fb67 	bl	8000eec <__aeabi_fdiv>
 800381e:	4603      	mov	r3, r0
 8003820:	60bb      	str	r3, [r7, #8]

    return adc_voltage;
 8003822:	68bb      	ldr	r3, [r7, #8]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40012400 	.word	0x40012400
 8003830:	40533333 	.word	0x40533333
 8003834:	457ff000 	.word	0x457ff000

08003838 <ReadDigitalState>:
/**
 * @brief c trng thi digital
 */
uint8_t ReadDigitalState(GPIO_TypeDef* port, uint16_t pin) {
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	460b      	mov	r3, r1
 8003842:	807b      	strh	r3, [r7, #2]
    return GPIOx_ReadPin(port , pin );
 8003844:	887b      	ldrh	r3, [r7, #2]
 8003846:	b2db      	uxtb	r3, r3
 8003848:	4619      	mov	r1, r3
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f7ff f94c 	bl	8002ae8 <GPIOx_ReadPin>
 8003850:	4603      	mov	r3, r0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <CalculateResistance>:

/**
 * @brief Tnh in tr cm bin (hiu chnh cho ngun 5V)
 */
float CalculateResistance(float voltage) {
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
    if(voltage <= 0.1f) return 0.0f;
 8003864:	490e      	ldr	r1, [pc, #56]	@ (80038a0 <CalculateResistance+0x44>)
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f7fd fc34 	bl	80010d4 <__aeabi_fcmple>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d002      	beq.n	8003878 <CalculateResistance+0x1c>
 8003872:	f04f 0300 	mov.w	r3, #0
 8003876:	e00e      	b.n	8003896 <CalculateResistance+0x3a>
    
    // Cng thc tnh in tr cm bin vi ngun cp 5V
    // Rs = (Vcc - Vs) / Vs * RL
    // Trong : Vcc = 5V, Vs = in p o c, RL = in tr ti
    return ((SENSOR_VCC - voltage) / voltage) * LOAD_RESISTANCE;
 8003878:	6879      	ldr	r1, [r7, #4]
 800387a:	480a      	ldr	r0, [pc, #40]	@ (80038a4 <CalculateResistance+0x48>)
 800387c:	f7fd f978 	bl	8000b70 <__aeabi_fsub>
 8003880:	4603      	mov	r3, r0
 8003882:	6879      	ldr	r1, [r7, #4]
 8003884:	4618      	mov	r0, r3
 8003886:	f7fd fb31 	bl	8000eec <__aeabi_fdiv>
 800388a:	4603      	mov	r3, r0
 800388c:	4906      	ldr	r1, [pc, #24]	@ (80038a8 <CalculateResistance+0x4c>)
 800388e:	4618      	mov	r0, r3
 8003890:	f7fd fa78 	bl	8000d84 <__aeabi_fmul>
 8003894:	4603      	mov	r3, r0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	3dcccccd 	.word	0x3dcccccd
 80038a4:	40533333 	.word	0x40533333
 80038a8:	461c4000 	.word	0x461c4000

080038ac <CalculateGasPPM>:

/**
 * @brief Tnh nng  kh t t l Rs/R0
 */
float CalculateGasPPM(float rs_r0_ratio, float curve_a, float curve_b) {
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
    if (rs_r0_ratio <= 0.0f) return 0.0f;
 80038b8:	f04f 0100 	mov.w	r1, #0
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f7fd fc09 	bl	80010d4 <__aeabi_fcmple>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d002      	beq.n	80038ce <CalculateGasPPM+0x22>
 80038c8:	f04f 0300 	mov.w	r3, #0
 80038cc:	e014      	b.n	80038f8 <CalculateGasPPM+0x4c>

    float log_ratio = log10f(rs_r0_ratio);                          // log10(Rs/R0)
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f005 fb58 	bl	8008f84 <log10f>
 80038d4:	61f8      	str	r0, [r7, #28]
    float log_ppm   = (log_ratio - curve_b) / curve_a;             // log10(ppm)
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	69f8      	ldr	r0, [r7, #28]
 80038da:	f7fd f949 	bl	8000b70 <__aeabi_fsub>
 80038de:	4603      	mov	r3, r0
 80038e0:	68b9      	ldr	r1, [r7, #8]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fd fb02 	bl	8000eec <__aeabi_fdiv>
 80038e8:	4603      	mov	r3, r0
 80038ea:	61bb      	str	r3, [r7, #24]
    float ppm       = powf(10.0f, log_ppm);                         // ppm = 10^log_ppm
 80038ec:	69b9      	ldr	r1, [r7, #24]
 80038ee:	4804      	ldr	r0, [pc, #16]	@ (8003900 <CalculateGasPPM+0x54>)
 80038f0:	f005 fb70 	bl	8008fd4 <powf>
 80038f4:	6178      	str	r0, [r7, #20]
    return ppm;
 80038f6:	697b      	ldr	r3, [r7, #20]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3720      	adds	r7, #32
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	41200000 	.word	0x41200000

08003904 <DetermineAlarmLevel>:

/**
 * @brief Xc nh mc cnh bo
 */
AlarmLevel_t DetermineAlarmLevel(float ppm, float low, float high, float danger) {
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
 8003910:	603b      	str	r3, [r7, #0]
    if(ppm >= danger) return ALARM_DANGER;
 8003912:	6839      	ldr	r1, [r7, #0]
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f7fd fbe7 	bl	80010e8 <__aeabi_fcmpge>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <DetermineAlarmLevel+0x20>
 8003920:	2303      	movs	r3, #3
 8003922:	e012      	b.n	800394a <DetermineAlarmLevel+0x46>
    if(ppm >= high) return ALARM_HIGH;
 8003924:	6879      	ldr	r1, [r7, #4]
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f7fd fbde 	bl	80010e8 <__aeabi_fcmpge>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <DetermineAlarmLevel+0x32>
 8003932:	2302      	movs	r3, #2
 8003934:	e009      	b.n	800394a <DetermineAlarmLevel+0x46>
    if(ppm >= low) return ALARM_LOW;
 8003936:	68b9      	ldr	r1, [r7, #8]
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f7fd fbd5 	bl	80010e8 <__aeabi_fcmpge>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <DetermineAlarmLevel+0x44>
 8003944:	2301      	movs	r3, #1
 8003946:	e000      	b.n	800394a <DetermineAlarmLevel+0x46>
    return ALARM_NORMAL;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
	...

08003954 <InitSensorSystem>:
static SensorSystem_t history_buffer[HISTORY_BUFFER_SIZE];
static uint8_t history_index = 0;

// Cc define khc cn thit
#define MAIN_LOOP_DELAY 60000  // 1 pht = 60000ms
void InitSensorSystem(void) {
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af02      	add	r7, sp, #8
    printf("\r\nKHOI TAO HE THONG\r\n");
 800395a:	4838      	ldr	r0, [pc, #224]	@ (8003a3c <InitSensorSystem+0xe8>)
 800395c:	f001 fea8 	bl	80056b0 <puts>
    
    // Reset ton b h thng
    memset(&g_sensor_system, 0, sizeof(SensorSystem_t));
 8003960:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003964:	2100      	movs	r1, #0
 8003966:	4836      	ldr	r0, [pc, #216]	@ (8003a40 <InitSensorSystem+0xec>)
 8003968:	f001 ffd6 	bl	8005918 <memset>
    memset(history_buffer, 0, sizeof(history_buffer));
 800396c:	f643 42f0 	movw	r2, #15600	@ 0x3cf0
 8003970:	2100      	movs	r1, #0
 8003972:	4834      	ldr	r0, [pc, #208]	@ (8003a44 <InitSensorSystem+0xf0>)
 8003974:	f001 ffd0 	bl	8005918 <memset>
    
    // Khi to tng cm bin
    InitMQ137Sensor(&g_sensor_system.mq137);
 8003978:	4831      	ldr	r0, [pc, #196]	@ (8003a40 <InitSensorSystem+0xec>)
 800397a:	f7ff fc4f 	bl	800321c <InitMQ137Sensor>
    InitMQ136Sensor(&g_sensor_system.mq136);
 800397e:	4832      	ldr	r0, [pc, #200]	@ (8003a48 <InitSensorSystem+0xf4>)
 8003980:	f7ff fcb0 	bl	80032e4 <InitMQ136Sensor>
    
    // MQ137 Digital Pin
    GPIOx_Init(MQ137_DIGITAL_PORT ,MQ137_DIGITAL_PIN ,MODE_INPUT ,PU,0)  ; 
 8003984:	2300      	movs	r3, #0
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	2301      	movs	r3, #1
 800398a:	2200      	movs	r2, #0
 800398c:	2108      	movs	r1, #8
 800398e:	482f      	ldr	r0, [pc, #188]	@ (8003a4c <InitSensorSystem+0xf8>)
 8003990:	f7fe ffe8 	bl	8002964 <GPIOx_Init>
    // MQ135 Digital Pin
    GPIOx_Init(MQ136_DIGITAL_PORT ,MQ136_DIGITAL_PIN ,MODE_INPUT ,PU,0)  ;
 8003994:	2300      	movs	r3, #0
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	2301      	movs	r3, #1
 800399a:	2200      	movs	r2, #0
 800399c:	2110      	movs	r1, #16
 800399e:	482b      	ldr	r0, [pc, #172]	@ (8003a4c <InitSensorSystem+0xf8>)
 80039a0:	f7fe ffe0 	bl	8002964 <GPIOx_Init>
    ADCx_Init(ADC1,MQ137_ADC_CHANNEL); // Khi to ADC cho MQ137
 80039a4:	2108      	movs	r1, #8
 80039a6:	482a      	ldr	r0, [pc, #168]	@ (8003a50 <InitSensorSystem+0xfc>)
 80039a8:	f7fe fd4e 	bl	8002448 <ADCx_Init>
    ADCx_Init(ADC1,MQ136_ADC_CHANNEL); // Khi to ADC cho MQ136
 80039ac:	2109      	movs	r1, #9
 80039ae:	4828      	ldr	r0, [pc, #160]	@ (8003a50 <InitSensorSystem+0xfc>)
 80039b0:	f7fe fd4a 	bl	8002448 <ADCx_Init>
    
    
    // Cp nht trng thi h thng
    g_sensor_system.active_sensor_count = 2;
 80039b4:	4b22      	ldr	r3, [pc, #136]	@ (8003a40 <InitSensorSystem+0xec>)
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    g_sensor_system.last_update = HAL_GetTick();
 80039bc:	f7fe f84a 	bl	8001a54 <HAL_GetTick>
 80039c0:	4603      	mov	r3, r0
 80039c2:	4a1f      	ldr	r2, [pc, #124]	@ (8003a40 <InitSensorSystem+0xec>)
 80039c4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
    
    printf("KHOI TAO MQ137 (NH3): %s\r\n", g_sensor_system.mq137.base.is_enabled ? "OK" : "FAIL");
 80039c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a40 <InitSensorSystem+0xec>)
 80039ca:	7c9b      	ldrb	r3, [r3, #18]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <InitSensorSystem+0x80>
 80039d0:	4b20      	ldr	r3, [pc, #128]	@ (8003a54 <InitSensorSystem+0x100>)
 80039d2:	e000      	b.n	80039d6 <InitSensorSystem+0x82>
 80039d4:	4b20      	ldr	r3, [pc, #128]	@ (8003a58 <InitSensorSystem+0x104>)
 80039d6:	4619      	mov	r1, r3
 80039d8:	4820      	ldr	r0, [pc, #128]	@ (8003a5c <InitSensorSystem+0x108>)
 80039da:	f001 fe01 	bl	80055e0 <iprintf>
    printf("KHOI TAO MQ136 (H2S): %s\r\n", g_sensor_system.mq136.base.is_enabled ? "OK" : "FAIL");
 80039de:	4b18      	ldr	r3, [pc, #96]	@ (8003a40 <InitSensorSystem+0xec>)
 80039e0:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <InitSensorSystem+0x98>
 80039e8:	4b1a      	ldr	r3, [pc, #104]	@ (8003a54 <InitSensorSystem+0x100>)
 80039ea:	e000      	b.n	80039ee <InitSensorSystem+0x9a>
 80039ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003a58 <InitSensorSystem+0x104>)
 80039ee:	4619      	mov	r1, r3
 80039f0:	481b      	ldr	r0, [pc, #108]	@ (8003a60 <InitSensorSystem+0x10c>)
 80039f2:	f001 fdf5 	bl	80055e0 <iprintf>
    printf("CAM BIEN HOAT DONG: %d/2\r\n", g_sensor_system.active_sensor_count);
 80039f6:	4b12      	ldr	r3, [pc, #72]	@ (8003a40 <InitSensorSystem+0xec>)
 80039f8:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 80039fc:	4619      	mov	r1, r3
 80039fe:	4819      	ldr	r0, [pc, #100]	@ (8003a64 <InitSensorSystem+0x110>)
 8003a00:	f001 fdee 	bl	80055e0 <iprintf>
    
    // Thi gian n nh
    printf("DANG ON DINH CAM BIEN...\r\n");
 8003a04:	4818      	ldr	r0, [pc, #96]	@ (8003a68 <InitSensorSystem+0x114>)
 8003a06:	f001 fe53 	bl	80056b0 <puts>
    for(int i = 30; i > 0; i--) {
 8003a0a:	231e      	movs	r3, #30
 8003a0c:	607b      	str	r3, [r7, #4]
 8003a0e:	e00a      	b.n	8003a26 <InitSensorSystem+0xd2>
        printf("ON DINH: %d GIAY\r", i);
 8003a10:	6879      	ldr	r1, [r7, #4]
 8003a12:	4816      	ldr	r0, [pc, #88]	@ (8003a6c <InitSensorSystem+0x118>)
 8003a14:	f001 fde4 	bl	80055e0 <iprintf>
        HAL_Delay(1000);
 8003a18:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a1c:	f7fe f824 	bl	8001a68 <HAL_Delay>
    for(int i = 30; i > 0; i--) {
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	3b01      	subs	r3, #1
 8003a24:	607b      	str	r3, [r7, #4]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	dcf1      	bgt.n	8003a10 <InitSensorSystem+0xbc>
    }
    printf("\r\nHE THONG SAN SANG\r\n");
 8003a2c:	4810      	ldr	r0, [pc, #64]	@ (8003a70 <InitSensorSystem+0x11c>)
 8003a2e:	f001 fe3f 	bl	80056b0 <puts>
}
 8003a32:	bf00      	nop
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	0800a344 	.word	0x0800a344
 8003a40:	20000580 	.word	0x20000580
 8003a44:	20000684 	.word	0x20000684
 8003a48:	200005f8 	.word	0x200005f8
 8003a4c:	40010800 	.word	0x40010800
 8003a50:	40012400 	.word	0x40012400
 8003a54:	0800a35c 	.word	0x0800a35c
 8003a58:	0800a360 	.word	0x0800a360
 8003a5c:	0800a368 	.word	0x0800a368
 8003a60:	0800a384 	.word	0x0800a384
 8003a64:	0800a3a0 	.word	0x0800a3a0
 8003a68:	0800a3bc 	.word	0x0800a3bc
 8003a6c:	0800a3d8 	.word	0x0800a3d8
 8003a70:	0800a3ec 	.word	0x0800a3ec

08003a74 <ProcessAllSensors>:
void ProcessAllSensors(void) {
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8003a7a:	f7fd ffeb 	bl	8001a54 <HAL_GetTick>
 8003a7e:	6078      	str	r0, [r7, #4]
    printf  ("\r\nXU LY CAM BIEN TAI %lu ms \r\n", current_time);
 8003a80:	6879      	ldr	r1, [r7, #4]
 8003a82:	4819      	ldr	r0, [pc, #100]	@ (8003ae8 <ProcessAllSensors+0x74>)
 8003a84:	f001 fdac 	bl	80055e0 <iprintf>
    // X l tng cm bin
    if(g_sensor_system.mq137.base.is_enabled) {
 8003a88:	4b18      	ldr	r3, [pc, #96]	@ (8003aec <ProcessAllSensors+0x78>)
 8003a8a:	7c9b      	ldrb	r3, [r3, #18]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d002      	beq.n	8003a96 <ProcessAllSensors+0x22>
        ProcessGasSensor(&g_sensor_system.mq137);
 8003a90:	4816      	ldr	r0, [pc, #88]	@ (8003aec <ProcessAllSensors+0x78>)
 8003a92:	f7ff fc8b 	bl	80033ac <ProcessGasSensor>

    }
        

    if(g_sensor_system.mq136.base.is_enabled) {
 8003a96:	4b15      	ldr	r3, [pc, #84]	@ (8003aec <ProcessAllSensors+0x78>)
 8003a98:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d002      	beq.n	8003aa6 <ProcessAllSensors+0x32>
        ProcessGasSensor(&g_sensor_system.mq136);
 8003aa0:	4813      	ldr	r0, [pc, #76]	@ (8003af0 <ProcessAllSensors+0x7c>)
 8003aa2:	f7ff fc83 	bl	80033ac <ProcessGasSensor>
    }
    // Cp nht trng thi h thng
    UpdateSystemStatus();
 8003aa6:	f000 fe13 	bl	80046d0 <UpdateSystemStatus>
    
    // Lu lch s
    SaveToHistory();
 8003aaa:	f000 fde1 	bl	8004670 <SaveToHistory>
    
    // Cp nht thng k
    g_sensor_system.total_readings++;
 8003aae:	4b0f      	ldr	r3, [pc, #60]	@ (8003aec <ProcessAllSensors+0x78>)
 8003ab0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	4a0d      	ldr	r2, [pc, #52]	@ (8003aec <ProcessAllSensors+0x78>)
 8003ab8:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
    g_sensor_system.last_update = current_time;
 8003abc:	4a0b      	ldr	r2, [pc, #44]	@ (8003aec <ProcessAllSensors+0x78>)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
    g_sensor_system.uptime_minutes = current_time / 60000.0f;
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f7fd f905 	bl	8000cd4 <__aeabi_ui2f>
 8003aca:	4603      	mov	r3, r0
 8003acc:	4909      	ldr	r1, [pc, #36]	@ (8003af4 <ProcessAllSensors+0x80>)
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7fd fa0c 	bl	8000eec <__aeabi_fdiv>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	4b04      	ldr	r3, [pc, #16]	@ (8003aec <ProcessAllSensors+0x78>)
 8003ada:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
}
 8003ade:	bf00      	nop
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	0800a404 	.word	0x0800a404
 8003aec:	20000580 	.word	0x20000580
 8003af0:	200005f8 	.word	0x200005f8
 8003af4:	476a6000 	.word	0x476a6000

08003af8 <DisplaySystemStatus>:
/**
 * @brief Hin th trng thi h thng
 */
void DisplaySystemStatus(void) {
 8003af8:	b590      	push	{r4, r7, lr}
 8003afa:	b089      	sub	sp, #36	@ 0x24
 8003afc:	af00      	add	r7, sp, #0
    printf("\r\n=== TRANG THAI HE THONG CAM BIEN ===\r\n");
 8003afe:	4829      	ldr	r0, [pc, #164]	@ (8003ba4 <DisplaySystemStatus+0xac>)
 8003b00:	f001 fdd6 	bl	80056b0 <puts>
    printf("TIME: %lu ms | Uptime: %.1f PHUT\r\n", 
 8003b04:	f7fd ffa6 	bl	8001a54 <HAL_GetTick>
 8003b08:	4604      	mov	r4, r0
           HAL_GetTick(), g_sensor_system.uptime_minutes);
 8003b0a:	4b27      	ldr	r3, [pc, #156]	@ (8003ba8 <DisplaySystemStatus+0xb0>)
 8003b0c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
    printf("TIME: %lu ms | Uptime: %.1f PHUT\r\n", 
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7fc fc89 	bl	8000428 <__aeabi_f2d>
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4621      	mov	r1, r4
 8003b1c:	4823      	ldr	r0, [pc, #140]	@ (8003bac <DisplaySystemStatus+0xb4>)
 8003b1e:	f001 fd5f 	bl	80055e0 <iprintf>
    
    // Hin th MQ137
    PrintSensorDetails(&g_sensor_system.mq137);
 8003b22:	4821      	ldr	r0, [pc, #132]	@ (8003ba8 <DisplaySystemStatus+0xb0>)
 8003b24:	f7ff fd50 	bl	80035c8 <PrintSensorDetails>
    
    // Hin th MQ135
    PrintSensorDetails(&g_sensor_system.mq136);
 8003b28:	4821      	ldr	r0, [pc, #132]	@ (8003bb0 <DisplaySystemStatus+0xb8>)
 8003b2a:	f7ff fd4d 	bl	80035c8 <PrintSensorDetails>
    
    // Trng thi tng th
    printf("\r\n--- HE THONG ---\r\n");
 8003b2e:	4821      	ldr	r0, [pc, #132]	@ (8003bb4 <DisplaySystemStatus+0xbc>)
 8003b30:	f001 fdbe 	bl	80056b0 <puts>
    const char* status_text[] = {"LOI", "CO BAN", "TOT", "TOI UU"};
 8003b34:	4b20      	ldr	r3, [pc, #128]	@ (8003bb8 <DisplaySystemStatus+0xc0>)
 8003b36:	f107 0410 	add.w	r4, r7, #16
 8003b3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const char* alarm_text[] = {"BINH THUONG", "THAP", "CAO", "NGUY HIEM"};
 8003b40:	4b1e      	ldr	r3, [pc, #120]	@ (8003bbc <DisplaySystemStatus+0xc4>)
 8003b42:	463c      	mov	r4, r7
 8003b44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b46:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    printf("TRANG THAI: %s (%d/2 CAM BIEN HOAT DONG)\r\n", 
           status_text[g_sensor_system.system_status], g_sensor_system.active_sensor_count);
 8003b4a:	4b17      	ldr	r3, [pc, #92]	@ (8003ba8 <DisplaySystemStatus+0xb0>)
 8003b4c:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
    printf("TRANG THAI: %s (%d/2 CAM BIEN HOAT DONG)\r\n", 
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	3320      	adds	r3, #32
 8003b54:	443b      	add	r3, r7
 8003b56:	f853 3c10 	ldr.w	r3, [r3, #-16]
           status_text[g_sensor_system.system_status], g_sensor_system.active_sensor_count);
 8003b5a:	4a13      	ldr	r2, [pc, #76]	@ (8003ba8 <DisplaySystemStatus+0xb0>)
 8003b5c:	f892 20f0 	ldrb.w	r2, [r2, #240]	@ 0xf0
    printf("TRANG THAI: %s (%d/2 CAM BIEN HOAT DONG)\r\n", 
 8003b60:	4619      	mov	r1, r3
 8003b62:	4817      	ldr	r0, [pc, #92]	@ (8003bc0 <DisplaySystemStatus+0xc8>)
 8003b64:	f001 fd3c 	bl	80055e0 <iprintf>
    printf("CANH BAO TONG THE %s\r\n", alarm_text[g_sensor_system.system_alarm]);
 8003b68:	4b0f      	ldr	r3, [pc, #60]	@ (8003ba8 <DisplaySystemStatus+0xb0>)
 8003b6a:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	3320      	adds	r3, #32
 8003b72:	443b      	add	r3, r7
 8003b74:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8003b78:	4619      	mov	r1, r3
 8003b7a:	4812      	ldr	r0, [pc, #72]	@ (8003bc4 <DisplaySystemStatus+0xcc>)
 8003b7c:	f001 fd30 	bl	80055e0 <iprintf>
    printf("TONG SO DO: %lu | LOI: %lu\r\n", 
 8003b80:	4b09      	ldr	r3, [pc, #36]	@ (8003ba8 <DisplaySystemStatus+0xb0>)
 8003b82:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003b86:	4a08      	ldr	r2, [pc, #32]	@ (8003ba8 <DisplaySystemStatus+0xb0>)
 8003b88:	f8d2 20fc 	ldr.w	r2, [r2, #252]	@ 0xfc
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	480e      	ldr	r0, [pc, #56]	@ (8003bc8 <DisplaySystemStatus+0xd0>)
 8003b90:	f001 fd26 	bl	80055e0 <iprintf>
           g_sensor_system.total_readings, g_sensor_system.error_count);
    
    printf("=====================================\r\n");
 8003b94:	480d      	ldr	r0, [pc, #52]	@ (8003bcc <DisplaySystemStatus+0xd4>)
 8003b96:	f001 fd8b 	bl	80056b0 <puts>
}
 8003b9a:	bf00      	nop
 8003b9c:	3724      	adds	r7, #36	@ 0x24
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd90      	pop	{r4, r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	0800a424 	.word	0x0800a424
 8003ba8:	20000580 	.word	0x20000580
 8003bac:	0800a44c 	.word	0x0800a44c
 8003bb0:	200005f8 	.word	0x200005f8
 8003bb4:	0800a470 	.word	0x0800a470
 8003bb8:	0800a528 	.word	0x0800a528
 8003bbc:	0800a55c 	.word	0x0800a55c
 8003bc0:	0800a484 	.word	0x0800a484
 8003bc4:	0800a4b0 	.word	0x0800a4b0
 8003bc8:	0800a4c8 	.word	0x0800a4c8
 8003bcc:	0800a4e8 	.word	0x0800a4e8

08003bd0 <CalibrateSensors>:
 */
// =============================================================================
// HIU CHUN CM BIN C CI TIN - MQ137 & MQ135
// =============================================================================

void CalibrateSensors(void) {
 8003bd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003bd4:	b09d      	sub	sp, #116	@ 0x74
 8003bd6:	af08      	add	r7, sp, #32
    printf("\r\n=== HIEU CHUAN CAM BIEN CAI TIEN ===\r\n");
 8003bd8:	4884      	ldr	r0, [pc, #528]	@ (8003dec <CalibrateSensors+0x21c>)
 8003bda:	f001 fd69 	bl	80056b0 <puts>
    printf("QUAN TRONG: Dam bao cam bien da chay 24h+ va o moi truong sach!\r\n");
 8003bde:	4884      	ldr	r0, [pc, #528]	@ (8003df0 <CalibrateSensors+0x220>)
 8003be0:	f001 fd66 	bl	80056b0 <puts>
    
    // Kim tra iu kin trc khi hiu chun
    if(!CheckCalibrationConditions()) {
 8003be4:	f000 fa38 	bl	8004058 <CheckCalibrationConditions>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d103      	bne.n	8003bf6 <CalibrateSensors+0x26>
        printf(" DIEU KIEN KHONG DAP UNG - Huy hieu chuan!\r\n");
 8003bee:	4881      	ldr	r0, [pc, #516]	@ (8003df4 <CalibrateSensors+0x224>)
 8003bf0:	f001 fd5e 	bl	80056b0 <puts>
        return;
 8003bf4:	e204      	b.n	8004000 <CalibrateSensors+0x430>
    }
    
    printf(" Dieu kien OK - Bat dau hieu chuan...\r\n");
 8003bf6:	4880      	ldr	r0, [pc, #512]	@ (8003df8 <CalibrateSensors+0x228>)
 8003bf8:	f001 fd5a 	bl	80056b0 <puts>
    printf("Thoi gian: 5 phut (300 mau)\r\n");
 8003bfc:	487f      	ldr	r0, [pc, #508]	@ (8003dfc <CalibrateSensors+0x22c>)
 8003bfe:	f001 fd57 	bl	80056b0 <puts>
    
    float mq137_r0_sum = 0, mq137_min = 999999, mq137_max = 0;
 8003c02:	f04f 0300 	mov.w	r3, #0
 8003c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c08:	4b7d      	ldr	r3, [pc, #500]	@ (8003e00 <CalibrateSensors+0x230>)
 8003c0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c0c:	f04f 0300 	mov.w	r3, #0
 8003c10:	647b      	str	r3, [r7, #68]	@ 0x44
    float mq136_r0_sum = 0, mq136_min = 999999, mq136_max = 0;
 8003c12:	f04f 0300 	mov.w	r3, #0
 8003c16:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c18:	4b79      	ldr	r3, [pc, #484]	@ (8003e00 <CalibrateSensors+0x230>)
 8003c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c1c:	f04f 0300 	mov.w	r3, #0
 8003c20:	63bb      	str	r3, [r7, #56]	@ 0x38
    int valid_samples = 0;
 8003c22:	2300      	movs	r3, #0
 8003c24:	637b      	str	r3, [r7, #52]	@ 0x34
    int total_samples = 300;  // 5 pht
 8003c26:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8003c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
    for(int i = 0; i < total_samples; i++) {
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c30:	e098      	b.n	8003d64 <CalibrateSensors+0x194>
        ProcessAllSensors();
 8003c32:	f7ff ff1f 	bl	8003a74 <ProcessAllSensors>
        
        float mq137_resistance = g_sensor_system.mq137.base.resistance;
 8003c36:	4b73      	ldr	r3, [pc, #460]	@ (8003e04 <CalibrateSensors+0x234>)
 8003c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3a:	60fb      	str	r3, [r7, #12]
        float mq136_resistance = g_sensor_system.mq136.base.resistance;
 8003c3c:	4b71      	ldr	r3, [pc, #452]	@ (8003e04 <CalibrateSensors+0x234>)
 8003c3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c42:	60bb      	str	r3, [r7, #8]
        
        // Validate samples vi iu kin cht ch hn
        uint8_t mq137_valid = ValidateCalibrationSample(mq137_resistance, 
 8003c44:	4b6f      	ldr	r3, [pc, #444]	@ (8003e04 <CalibrateSensors+0x234>)
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	4619      	mov	r1, r3
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f000 faf0 	bl	8004230 <ValidateCalibrationSample>
 8003c50:	4603      	mov	r3, r0
 8003c52:	71fb      	strb	r3, [r7, #7]
                                                       g_sensor_system.mq137.base.raw_voltage);
        uint8_t mq136_valid = ValidateCalibrationSample(mq136_resistance, 
 8003c54:	4b6b      	ldr	r3, [pc, #428]	@ (8003e04 <CalibrateSensors+0x234>)
 8003c56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	68b8      	ldr	r0, [r7, #8]
 8003c5e:	f000 fae7 	bl	8004230 <ValidateCalibrationSample>
 8003c62:	4603      	mov	r3, r0
 8003c64:	71bb      	strb	r3, [r7, #6]
                                                       g_sensor_system.mq136.base.raw_voltage);
        
        if(mq137_valid && mq136_valid) {
 8003c66:	79fb      	ldrb	r3, [r7, #7]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d035      	beq.n	8003cd8 <CalibrateSensors+0x108>
 8003c6c:	79bb      	ldrb	r3, [r7, #6]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d032      	beq.n	8003cd8 <CalibrateSensors+0x108>
            // MQ137 statistics
            mq137_r0_sum += mq137_resistance;
 8003c72:	68f9      	ldr	r1, [r7, #12]
 8003c74:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003c76:	f7fc ff7d 	bl	8000b74 <__addsf3>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if(mq137_resistance < mq137_min) mq137_min = mq137_resistance;
 8003c7e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f7fd fa1d 	bl	80010c0 <__aeabi_fcmplt>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <CalibrateSensors+0xc0>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
            if(mq137_resistance > mq137_max) mq137_max = mq137_resistance;
 8003c90:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f7fd fa32 	bl	80010fc <__aeabi_fcmpgt>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <CalibrateSensors+0xd2>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	647b      	str	r3, [r7, #68]	@ 0x44
            
            // MQ135 statistics
            mq136_r0_sum += mq136_resistance;
 8003ca2:	68b9      	ldr	r1, [r7, #8]
 8003ca4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003ca6:	f7fc ff65 	bl	8000b74 <__addsf3>
 8003caa:	4603      	mov	r3, r0
 8003cac:	643b      	str	r3, [r7, #64]	@ 0x40
            if(mq136_resistance < mq136_min) mq136_min = mq136_resistance;
 8003cae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003cb0:	68b8      	ldr	r0, [r7, #8]
 8003cb2:	f7fd fa05 	bl	80010c0 <__aeabi_fcmplt>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <CalibrateSensors+0xf0>
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
            if(mq136_resistance > mq136_max) mq136_max = mq136_resistance;
 8003cc0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003cc2:	68b8      	ldr	r0, [r7, #8]
 8003cc4:	f7fd fa1a 	bl	80010fc <__aeabi_fcmpgt>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <CalibrateSensors+0x102>
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	63bb      	str	r3, [r7, #56]	@ 0x38
            
            valid_samples++;
 8003cd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        
        // Progress report mi 30 giy
        if(i % 30 == 0) {
 8003cd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cda:	4b4b      	ldr	r3, [pc, #300]	@ (8003e08 <CalibrateSensors+0x238>)
 8003cdc:	fb83 1302 	smull	r1, r3, r3, r2
 8003ce0:	4413      	add	r3, r2
 8003ce2:	1119      	asrs	r1, r3, #4
 8003ce4:	17d3      	asrs	r3, r2, #31
 8003ce6:	1ac9      	subs	r1, r1, r3
 8003ce8:	460b      	mov	r3, r1
 8003cea:	011b      	lsls	r3, r3, #4
 8003cec:	1a5b      	subs	r3, r3, r1
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	1ad1      	subs	r1, r2, r3
 8003cf2:	2900      	cmp	r1, #0
 8003cf4:	d12f      	bne.n	8003d56 <CalibrateSensors+0x186>
            float progress = (float)i / total_samples * 100.0f;
 8003cf6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003cf8:	f7fc fff0 	bl	8000cdc <__aeabi_i2f>
 8003cfc:	4604      	mov	r4, r0
 8003cfe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003d00:	f7fc ffec 	bl	8000cdc <__aeabi_i2f>
 8003d04:	4603      	mov	r3, r0
 8003d06:	4619      	mov	r1, r3
 8003d08:	4620      	mov	r0, r4
 8003d0a:	f7fd f8ef 	bl	8000eec <__aeabi_fdiv>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	493e      	ldr	r1, [pc, #248]	@ (8003e0c <CalibrateSensors+0x23c>)
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7fd f836 	bl	8000d84 <__aeabi_fmul>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	603b      	str	r3, [r7, #0]
            printf("Tien do: %.1f%% | Mau %d: MQ137=%.1f, MQ136=%.1f | Valid: %d\r\n", 
 8003d1c:	6838      	ldr	r0, [r7, #0]
 8003d1e:	f7fc fb83 	bl	8000428 <__aeabi_f2d>
 8003d22:	4680      	mov	r8, r0
 8003d24:	4689      	mov	r9, r1
 8003d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d28:	1c5e      	adds	r6, r3, #1
 8003d2a:	68f8      	ldr	r0, [r7, #12]
 8003d2c:	f7fc fb7c 	bl	8000428 <__aeabi_f2d>
 8003d30:	4604      	mov	r4, r0
 8003d32:	460d      	mov	r5, r1
 8003d34:	68b8      	ldr	r0, [r7, #8]
 8003d36:	f7fc fb77 	bl	8000428 <__aeabi_f2d>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003d40:	9106      	str	r1, [sp, #24]
 8003d42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003d46:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003d4a:	9600      	str	r6, [sp, #0]
 8003d4c:	4642      	mov	r2, r8
 8003d4e:	464b      	mov	r3, r9
 8003d50:	482f      	ldr	r0, [pc, #188]	@ (8003e10 <CalibrateSensors+0x240>)
 8003d52:	f001 fc45 	bl	80055e0 <iprintf>
                   progress, i+1, mq137_resistance, mq136_resistance, valid_samples);
        }
        
        HAL_Delay(1000);  // 1 giy mi sample
 8003d56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003d5a:	f7fd fe85 	bl	8001a68 <HAL_Delay>
    for(int i = 0; i < total_samples; i++) {
 8003d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d60:	3301      	adds	r3, #1
 8003d62:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	f6ff af62 	blt.w	8003c32 <CalibrateSensors+0x62>
    }
    
    // Phn tch kt qu
    if(valid_samples < (total_samples * 0.8f)) {  // Cn t nht 80% sample hp l
 8003d6e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003d70:	f7fc ffb4 	bl	8000cdc <__aeabi_i2f>
 8003d74:	4604      	mov	r4, r0
 8003d76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003d78:	f7fc ffb0 	bl	8000cdc <__aeabi_i2f>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	4925      	ldr	r1, [pc, #148]	@ (8003e14 <CalibrateSensors+0x244>)
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7fc ffff 	bl	8000d84 <__aeabi_fmul>
 8003d86:	4603      	mov	r3, r0
 8003d88:	4619      	mov	r1, r3
 8003d8a:	4620      	mov	r0, r4
 8003d8c:	f7fd f998 	bl	80010c0 <__aeabi_fcmplt>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d04a      	beq.n	8003e2c <CalibrateSensors+0x25c>
        printf(" KHONG DU SAMPLE HOP LE (%d/%d = %.1f%%)\r\n", 
               valid_samples, total_samples, (float)valid_samples/total_samples*100);
 8003d96:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003d98:	f7fc ffa0 	bl	8000cdc <__aeabi_i2f>
 8003d9c:	4604      	mov	r4, r0
 8003d9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003da0:	f7fc ff9c 	bl	8000cdc <__aeabi_i2f>
 8003da4:	4603      	mov	r3, r0
 8003da6:	4619      	mov	r1, r3
 8003da8:	4620      	mov	r0, r4
 8003daa:	f7fd f89f 	bl	8000eec <__aeabi_fdiv>
 8003dae:	4603      	mov	r3, r0
 8003db0:	4916      	ldr	r1, [pc, #88]	@ (8003e0c <CalibrateSensors+0x23c>)
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fc ffe6 	bl	8000d84 <__aeabi_fmul>
 8003db8:	4603      	mov	r3, r0
        printf(" KHONG DU SAMPLE HOP LE (%d/%d = %.1f%%)\r\n", 
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fc fb34 	bl	8000428 <__aeabi_f2d>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	460b      	mov	r3, r1
 8003dc4:	e9cd 2300 	strd	r2, r3, [sp]
 8003dc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003dcc:	4812      	ldr	r0, [pc, #72]	@ (8003e18 <CalibrateSensors+0x248>)
 8003dce:	f001 fc07 	bl	80055e0 <iprintf>
        printf("Hay kiem tra:\r\n");
 8003dd2:	4812      	ldr	r0, [pc, #72]	@ (8003e1c <CalibrateSensors+0x24c>)
 8003dd4:	f001 fc6c 	bl	80056b0 <puts>
        printf("- Cam bien da preheat 24h+?\r\n");
 8003dd8:	4811      	ldr	r0, [pc, #68]	@ (8003e20 <CalibrateSensors+0x250>)
 8003dda:	f001 fc69 	bl	80056b0 <puts>
        printf("- Moi truong thuc su sach?\r\n");
 8003dde:	4811      	ldr	r0, [pc, #68]	@ (8003e24 <CalibrateSensors+0x254>)
 8003de0:	f001 fc66 	bl	80056b0 <puts>
        printf("- Hardware ket noi dung?\r\n");
 8003de4:	4810      	ldr	r0, [pc, #64]	@ (8003e28 <CalibrateSensors+0x258>)
 8003de6:	f001 fc63 	bl	80056b0 <puts>
        return;
 8003dea:	e109      	b.n	8004000 <CalibrateSensors+0x430>
 8003dec:	0800a614 	.word	0x0800a614
 8003df0:	0800a63c 	.word	0x0800a63c
 8003df4:	0800a680 	.word	0x0800a680
 8003df8:	0800a6b0 	.word	0x0800a6b0
 8003dfc:	0800a6dc 	.word	0x0800a6dc
 8003e00:	497423f0 	.word	0x497423f0
 8003e04:	20000580 	.word	0x20000580
 8003e08:	88888889 	.word	0x88888889
 8003e0c:	42c80000 	.word	0x42c80000
 8003e10:	0800a6fc 	.word	0x0800a6fc
 8003e14:	3f4ccccd 	.word	0x3f4ccccd
 8003e18:	0800a740 	.word	0x0800a740
 8003e1c:	0800a770 	.word	0x0800a770
 8003e20:	0800a780 	.word	0x0800a780
 8003e24:	0800a7a0 	.word	0x0800a7a0
 8003e28:	0800a7bc 	.word	0x0800a7bc
    }
    
    // Tnh gi tr trung bnh
    float mq137_r0_avg = mq137_r0_sum / valid_samples;
 8003e2c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003e2e:	f7fc ff55 	bl	8000cdc <__aeabi_i2f>
 8003e32:	4603      	mov	r3, r0
 8003e34:	4619      	mov	r1, r3
 8003e36:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003e38:	f7fd f858 	bl	8000eec <__aeabi_fdiv>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    float mq136_r0_avg = mq136_r0_sum / valid_samples;
 8003e40:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003e42:	f7fc ff4b 	bl	8000cdc <__aeabi_i2f>
 8003e46:	4603      	mov	r3, r0
 8003e48:	4619      	mov	r1, r3
 8003e4a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003e4c:	f7fd f84e 	bl	8000eec <__aeabi_fdiv>
 8003e50:	4603      	mov	r3, r0
 8003e52:	627b      	str	r3, [r7, #36]	@ 0x24
    
    // Tnh  n nh
    float mq137_range = mq137_max - mq137_min;
 8003e54:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003e56:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003e58:	f7fc fe8a 	bl	8000b70 <__aeabi_fsub>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	623b      	str	r3, [r7, #32]
    float mq136_range = mq136_max - mq136_min;
 8003e60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e62:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003e64:	f7fc fe84 	bl	8000b70 <__aeabi_fsub>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	61fb      	str	r3, [r7, #28]
    float mq137_stability = (mq137_range / mq137_r0_avg) * 100.0f;
 8003e6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e6e:	6a38      	ldr	r0, [r7, #32]
 8003e70:	f7fd f83c 	bl	8000eec <__aeabi_fdiv>
 8003e74:	4603      	mov	r3, r0
 8003e76:	4964      	ldr	r1, [pc, #400]	@ (8004008 <CalibrateSensors+0x438>)
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7fc ff83 	bl	8000d84 <__aeabi_fmul>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	61bb      	str	r3, [r7, #24]
    float mq136_stability = (mq136_range / mq136_r0_avg) * 100.0f;
 8003e82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e84:	69f8      	ldr	r0, [r7, #28]
 8003e86:	f7fd f831 	bl	8000eec <__aeabi_fdiv>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	495e      	ldr	r1, [pc, #376]	@ (8004008 <CalibrateSensors+0x438>)
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fc ff78 	bl	8000d84 <__aeabi_fmul>
 8003e94:	4603      	mov	r3, r0
 8003e96:	617b      	str	r3, [r7, #20]
    
    printf("\r\n=== KET QUA HIEU CHUAN ===\r\n");
 8003e98:	485c      	ldr	r0, [pc, #368]	@ (800400c <CalibrateSensors+0x43c>)
 8003e9a:	f001 fc09 	bl	80056b0 <puts>
    printf("Thoi gian: 5 phut | Sample hop le: %d/%d (%.1f%%)\r\n", 
           valid_samples, total_samples, (float)valid_samples/total_samples*100);
 8003e9e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003ea0:	f7fc ff1c 	bl	8000cdc <__aeabi_i2f>
 8003ea4:	4604      	mov	r4, r0
 8003ea6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003ea8:	f7fc ff18 	bl	8000cdc <__aeabi_i2f>
 8003eac:	4603      	mov	r3, r0
 8003eae:	4619      	mov	r1, r3
 8003eb0:	4620      	mov	r0, r4
 8003eb2:	f7fd f81b 	bl	8000eec <__aeabi_fdiv>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	4953      	ldr	r1, [pc, #332]	@ (8004008 <CalibrateSensors+0x438>)
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7fc ff62 	bl	8000d84 <__aeabi_fmul>
 8003ec0:	4603      	mov	r3, r0
    printf("Thoi gian: 5 phut | Sample hop le: %d/%d (%.1f%%)\r\n", 
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7fc fab0 	bl	8000428 <__aeabi_f2d>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	e9cd 2300 	strd	r2, r3, [sp]
 8003ed0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ed2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003ed4:	484e      	ldr	r0, [pc, #312]	@ (8004010 <CalibrateSensors+0x440>)
 8003ed6:	f001 fb83 	bl	80055e0 <iprintf>
    
    // MQ137 results
    printf("\r\n--- MQ137 (NH3) ---\r\n");
 8003eda:	484e      	ldr	r0, [pc, #312]	@ (8004014 <CalibrateSensors+0x444>)
 8003edc:	f001 fbe8 	bl	80056b0 <puts>
    printf("R0 trung binh: %.1f \r\n", mq137_r0_avg);
 8003ee0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ee2:	f7fc faa1 	bl	8000428 <__aeabi_f2d>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	460b      	mov	r3, r1
 8003eea:	484b      	ldr	r0, [pc, #300]	@ (8004018 <CalibrateSensors+0x448>)
 8003eec:	f001 fb78 	bl	80055e0 <iprintf>
    printf("Khoang bien thien: %.1f - %.1f \r\n", mq137_min, mq137_max);
 8003ef0:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003ef2:	f7fc fa99 	bl	8000428 <__aeabi_f2d>
 8003ef6:	4604      	mov	r4, r0
 8003ef8:	460d      	mov	r5, r1
 8003efa:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003efc:	f7fc fa94 	bl	8000428 <__aeabi_f2d>
 8003f00:	4602      	mov	r2, r0
 8003f02:	460b      	mov	r3, r1
 8003f04:	e9cd 2300 	strd	r2, r3, [sp]
 8003f08:	4622      	mov	r2, r4
 8003f0a:	462b      	mov	r3, r5
 8003f0c:	4843      	ldr	r0, [pc, #268]	@ (800401c <CalibrateSensors+0x44c>)
 8003f0e:	f001 fb67 	bl	80055e0 <iprintf>
    printf("Do on dinh: %.1f%%\r\n", mq137_stability);
 8003f12:	69b8      	ldr	r0, [r7, #24]
 8003f14:	f7fc fa88 	bl	8000428 <__aeabi_f2d>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4840      	ldr	r0, [pc, #256]	@ (8004020 <CalibrateSensors+0x450>)
 8003f1e:	f001 fb5f 	bl	80055e0 <iprintf>
    
    // MQ135 results  
    printf("\r\n--- MQ136 (H2S) ---\r\n");
 8003f22:	4840      	ldr	r0, [pc, #256]	@ (8004024 <CalibrateSensors+0x454>)
 8003f24:	f001 fbc4 	bl	80056b0 <puts>
    printf("R0 trung binh: %.1f \r\n", mq136_r0_avg);
 8003f28:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f2a:	f7fc fa7d 	bl	8000428 <__aeabi_f2d>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	460b      	mov	r3, r1
 8003f32:	4839      	ldr	r0, [pc, #228]	@ (8004018 <CalibrateSensors+0x448>)
 8003f34:	f001 fb54 	bl	80055e0 <iprintf>
    printf("Khoang bien thien: %.1f - %.1f \r\n", mq136_min, mq136_max);
 8003f38:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003f3a:	f7fc fa75 	bl	8000428 <__aeabi_f2d>
 8003f3e:	4604      	mov	r4, r0
 8003f40:	460d      	mov	r5, r1
 8003f42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003f44:	f7fc fa70 	bl	8000428 <__aeabi_f2d>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	e9cd 2300 	strd	r2, r3, [sp]
 8003f50:	4622      	mov	r2, r4
 8003f52:	462b      	mov	r3, r5
 8003f54:	4831      	ldr	r0, [pc, #196]	@ (800401c <CalibrateSensors+0x44c>)
 8003f56:	f001 fb43 	bl	80055e0 <iprintf>
    printf("Do on dinh: %.1f%%\r\n", mq136_stability);
 8003f5a:	6978      	ldr	r0, [r7, #20]
 8003f5c:	f7fc fa64 	bl	8000428 <__aeabi_f2d>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	482e      	ldr	r0, [pc, #184]	@ (8004020 <CalibrateSensors+0x450>)
 8003f66:	f001 fb3b 	bl	80055e0 <iprintf>
    
    // Validate v apply R0 values
    uint8_t mq137_r0_valid = ValidateR0Value(mq137_r0_avg, mq137_stability, "MQ137");
 8003f6a:	4a2f      	ldr	r2, [pc, #188]	@ (8004028 <CalibrateSensors+0x458>)
 8003f6c:	69b9      	ldr	r1, [r7, #24]
 8003f6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f70:	f000 f990 	bl	8004294 <ValidateR0Value>
 8003f74:	4603      	mov	r3, r0
 8003f76:	74fb      	strb	r3, [r7, #19]
    uint8_t mq136_r0_valid = ValidateR0Value(mq136_r0_avg, mq136_stability, "MQ136");
 8003f78:	4a2c      	ldr	r2, [pc, #176]	@ (800402c <CalibrateSensors+0x45c>)
 8003f7a:	6979      	ldr	r1, [r7, #20]
 8003f7c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f7e:	f000 f989 	bl	8004294 <ValidateR0Value>
 8003f82:	4603      	mov	r3, r0
 8003f84:	74bb      	strb	r3, [r7, #18]
    
    if(mq137_r0_valid && mq136_r0_valid) {
 8003f86:	7cfb      	ldrb	r3, [r7, #19]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d029      	beq.n	8003fe0 <CalibrateSensors+0x410>
 8003f8c:	7cbb      	ldrb	r3, [r7, #18]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d026      	beq.n	8003fe0 <CalibrateSensors+0x410>
        // Cp nht gi tr R0
        g_sensor_system.mq137.base.r0_value = mq137_r0_avg;
 8003f92:	4a27      	ldr	r2, [pc, #156]	@ (8004030 <CalibrateSensors+0x460>)
 8003f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f96:	6353      	str	r3, [r2, #52]	@ 0x34
        g_sensor_system.mq136.base.r0_value = mq136_r0_avg;
 8003f98:	4a25      	ldr	r2, [pc, #148]	@ (8004030 <CalibrateSensors+0x460>)
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9c:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
        
        printf("\r\n HIEU CHUAN THANH CONG!\r\n");
 8003fa0:	4824      	ldr	r0, [pc, #144]	@ (8004034 <CalibrateSensors+0x464>)
 8003fa2:	f001 fb85 	bl	80056b0 <puts>
        printf("R0 da duoc cap nhat:\r\n");
 8003fa6:	4824      	ldr	r0, [pc, #144]	@ (8004038 <CalibrateSensors+0x468>)
 8003fa8:	f001 fb82 	bl	80056b0 <puts>
        printf("- MQ137: %.1f \r\n", mq137_r0_avg);
 8003fac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003fae:	f7fc fa3b 	bl	8000428 <__aeabi_f2d>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	4821      	ldr	r0, [pc, #132]	@ (800403c <CalibrateSensors+0x46c>)
 8003fb8:	f001 fb12 	bl	80055e0 <iprintf>
        printf("- MQ136: %.1f \r\n", mq136_r0_avg);
 8003fbc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003fbe:	f7fc fa33 	bl	8000428 <__aeabi_f2d>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	481e      	ldr	r0, [pc, #120]	@ (8004040 <CalibrateSensors+0x470>)
 8003fc8:	f001 fb0a 	bl	80055e0 <iprintf>
        
        // Lu vo Flash (optional)
        SaveCalibrationToFlash(mq137_r0_avg, mq136_r0_avg);
 8003fcc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003fce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003fd0:	f000 fa84 	bl	80044dc <SaveCalibrationToFlash>
        
        // Test ngay vi R0 mi
        printf("\r\n TEST VOI R0 MOI:\r\n");
 8003fd4:	481b      	ldr	r0, [pc, #108]	@ (8004044 <CalibrateSensors+0x474>)
 8003fd6:	f001 fb6b 	bl	80056b0 <puts>
        TestCalibrationResult();
 8003fda:	f000 fa47 	bl	800446c <TestCalibrationResult>
 8003fde:	e00c      	b.n	8003ffa <CalibrateSensors+0x42a>
        
    } else {
        printf("\r\n HIEU CHUAN THAT BAI!\r\n");
 8003fe0:	4819      	ldr	r0, [pc, #100]	@ (8004048 <CalibrateSensors+0x478>)
 8003fe2:	f001 fb65 	bl	80056b0 <puts>
        printf("Su dung gia tri R0 mac dinh\r\n");
 8003fe6:	4819      	ldr	r0, [pc, #100]	@ (800404c <CalibrateSensors+0x47c>)
 8003fe8:	f001 fb62 	bl	80056b0 <puts>
        g_sensor_system.mq137.base.r0_value = 10000.0f;
 8003fec:	4b10      	ldr	r3, [pc, #64]	@ (8004030 <CalibrateSensors+0x460>)
 8003fee:	4a18      	ldr	r2, [pc, #96]	@ (8004050 <CalibrateSensors+0x480>)
 8003ff0:	635a      	str	r2, [r3, #52]	@ 0x34
        g_sensor_system.mq136.base.r0_value = 10000.0f;
 8003ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8004030 <CalibrateSensors+0x460>)
 8003ff4:	4a16      	ldr	r2, [pc, #88]	@ (8004050 <CalibrateSensors+0x480>)
 8003ff6:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }
    
    printf("===============================\r\n");
 8003ffa:	4816      	ldr	r0, [pc, #88]	@ (8004054 <CalibrateSensors+0x484>)
 8003ffc:	f001 fb58 	bl	80056b0 <puts>
}
 8004000:	3754      	adds	r7, #84	@ 0x54
 8004002:	46bd      	mov	sp, r7
 8004004:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004008:	42c80000 	.word	0x42c80000
 800400c:	0800a7d8 	.word	0x0800a7d8
 8004010:	0800a7f8 	.word	0x0800a7f8
 8004014:	0800a82c 	.word	0x0800a82c
 8004018:	0800a844 	.word	0x0800a844
 800401c:	0800a860 	.word	0x0800a860
 8004020:	0800a884 	.word	0x0800a884
 8004024:	0800a89c 	.word	0x0800a89c
 8004028:	0800a8b4 	.word	0x0800a8b4
 800402c:	0800a8bc 	.word	0x0800a8bc
 8004030:	20000580 	.word	0x20000580
 8004034:	0800a8c4 	.word	0x0800a8c4
 8004038:	0800a8e4 	.word	0x0800a8e4
 800403c:	0800a8fc 	.word	0x0800a8fc
 8004040:	0800a910 	.word	0x0800a910
 8004044:	0800a924 	.word	0x0800a924
 8004048:	0800a940 	.word	0x0800a940
 800404c:	0800a95c 	.word	0x0800a95c
 8004050:	461c4000 	.word	0x461c4000
 8004054:	0800a97c 	.word	0x0800a97c

08004058 <CheckCalibrationConditions>:

// =============================================================================
// CC HM H TR
// =============================================================================

uint8_t CheckCalibrationConditions(void) {
 8004058:	b580      	push	{r7, lr}
 800405a:	b09a      	sub	sp, #104	@ 0x68
 800405c:	af00      	add	r7, sp, #0
    printf("Kiem tra dieu kien hieu chuan...\r\n");
 800405e:	4865      	ldr	r0, [pc, #404]	@ (80041f4 <CheckCalibrationConditions+0x19c>)
 8004060:	f001 fb26 	bl	80056b0 <puts>
    
    // Kim tra 10 sample  nh gi n nh
    float mq137_readings[10], mq136_readings[10];
    
    for(int i = 0; i < 10; i++) {
 8004064:	2300      	movs	r3, #0
 8004066:	667b      	str	r3, [r7, #100]	@ 0x64
 8004068:	e019      	b.n	800409e <CheckCalibrationConditions+0x46>
        ProcessAllSensors();
 800406a:	f7ff fd03 	bl	8003a74 <ProcessAllSensors>
        mq137_readings[i] = g_sensor_system.mq137.base.resistance;
 800406e:	4b62      	ldr	r3, [pc, #392]	@ (80041f8 <CheckCalibrationConditions+0x1a0>)
 8004070:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004072:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	3368      	adds	r3, #104	@ 0x68
 8004078:	443b      	add	r3, r7
 800407a:	f843 2c3c 	str.w	r2, [r3, #-60]
        mq136_readings[i] = g_sensor_system.mq136.base.resistance;
 800407e:	4b5e      	ldr	r3, [pc, #376]	@ (80041f8 <CheckCalibrationConditions+0x1a0>)
 8004080:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004084:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	3368      	adds	r3, #104	@ 0x68
 800408a:	443b      	add	r3, r7
 800408c:	f843 2c64 	str.w	r2, [r3, #-100]
        HAL_Delay(2000);  // 2 giy mi sample
 8004090:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004094:	f7fd fce8 	bl	8001a68 <HAL_Delay>
    for(int i = 0; i < 10; i++) {
 8004098:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800409a:	3301      	adds	r3, #1
 800409c:	667b      	str	r3, [r7, #100]	@ 0x64
 800409e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040a0:	2b09      	cmp	r3, #9
 80040a2:	dde2      	ble.n	800406a <CheckCalibrationConditions+0x12>
    }
    
    // Tnh coefficient of variation
    float mq137_cv = CalculateCV(mq137_readings, 10);
 80040a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80040a8:	210a      	movs	r1, #10
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 f94c 	bl	8004348 <CalculateCV>
 80040b0:	6638      	str	r0, [r7, #96]	@ 0x60
    float mq136_cv = CalculateCV(mq136_readings, 10);
 80040b2:	1d3b      	adds	r3, r7, #4
 80040b4:	210a      	movs	r1, #10
 80040b6:	4618      	mov	r0, r3
 80040b8:	f000 f946 	bl	8004348 <CalculateCV>
 80040bc:	65f8      	str	r0, [r7, #92]	@ 0x5c
    
    printf("Do on dinh MQ137: %.1f%% (can <10%%)\r\n", mq137_cv);
 80040be:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80040c0:	f7fc f9b2 	bl	8000428 <__aeabi_f2d>
 80040c4:	4602      	mov	r2, r0
 80040c6:	460b      	mov	r3, r1
 80040c8:	484c      	ldr	r0, [pc, #304]	@ (80041fc <CheckCalibrationConditions+0x1a4>)
 80040ca:	f001 fa89 	bl	80055e0 <iprintf>
    printf("Do on dinh MQ136: %.1f%% (can <10%%)\r\n", mq136_cv);
 80040ce:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80040d0:	f7fc f9aa 	bl	8000428 <__aeabi_f2d>
 80040d4:	4602      	mov	r2, r0
 80040d6:	460b      	mov	r3, r1
 80040d8:	4849      	ldr	r0, [pc, #292]	@ (8004200 <CheckCalibrationConditions+0x1a8>)
 80040da:	f001 fa81 	bl	80055e0 <iprintf>
    
    // Kim tra range hp l
    float mq137_avg = CalculateAverage(mq137_readings, 10);
 80040de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80040e2:	210a      	movs	r1, #10
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 f997 	bl	8004418 <CalculateAverage>
 80040ea:	65b8      	str	r0, [r7, #88]	@ 0x58
    float mq136_avg = CalculateAverage(mq136_readings, 10);
 80040ec:	1d3b      	adds	r3, r7, #4
 80040ee:	210a      	movs	r1, #10
 80040f0:	4618      	mov	r0, r3
 80040f2:	f000 f991 	bl	8004418 <CalculateAverage>
 80040f6:	6578      	str	r0, [r7, #84]	@ 0x54
    
    printf("Dien tro trung binh MQ137: %.1f \r\n", mq137_avg);
 80040f8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80040fa:	f7fc f995 	bl	8000428 <__aeabi_f2d>
 80040fe:	4602      	mov	r2, r0
 8004100:	460b      	mov	r3, r1
 8004102:	4840      	ldr	r0, [pc, #256]	@ (8004204 <CheckCalibrationConditions+0x1ac>)
 8004104:	f001 fa6c 	bl	80055e0 <iprintf>
    printf("Dien tro trung binh MQ136: %.1f \r\n", mq136_avg);
 8004108:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800410a:	f7fc f98d 	bl	8000428 <__aeabi_f2d>
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	483d      	ldr	r0, [pc, #244]	@ (8004208 <CheckCalibrationConditions+0x1b0>)
 8004114:	f001 fa64 	bl	80055e0 <iprintf>
    
    // iu kin pass
    if(mq137_cv < 10.0f && mq136_cv < 10.0f && 
 8004118:	493c      	ldr	r1, [pc, #240]	@ (800420c <CheckCalibrationConditions+0x1b4>)
 800411a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800411c:	f7fc ffd0 	bl	80010c0 <__aeabi_fcmplt>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d027      	beq.n	8004176 <CheckCalibrationConditions+0x11e>
 8004126:	4939      	ldr	r1, [pc, #228]	@ (800420c <CheckCalibrationConditions+0x1b4>)
 8004128:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800412a:	f7fc ffc9 	bl	80010c0 <__aeabi_fcmplt>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d020      	beq.n	8004176 <CheckCalibrationConditions+0x11e>
 8004134:	4936      	ldr	r1, [pc, #216]	@ (8004210 <CheckCalibrationConditions+0x1b8>)
 8004136:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004138:	f7fc ffe0 	bl	80010fc <__aeabi_fcmpgt>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d019      	beq.n	8004176 <CheckCalibrationConditions+0x11e>
       mq137_avg > 10000.0f && mq137_avg < 200000.0f &&
 8004142:	4934      	ldr	r1, [pc, #208]	@ (8004214 <CheckCalibrationConditions+0x1bc>)
 8004144:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004146:	f7fc ffbb 	bl	80010c0 <__aeabi_fcmplt>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d012      	beq.n	8004176 <CheckCalibrationConditions+0x11e>
 8004150:	492f      	ldr	r1, [pc, #188]	@ (8004210 <CheckCalibrationConditions+0x1b8>)
 8004152:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8004154:	f7fc ffd2 	bl	80010fc <__aeabi_fcmpgt>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00b      	beq.n	8004176 <CheckCalibrationConditions+0x11e>
       mq136_avg > 10000.0f && mq136_avg < 200000.0f) {
 800415e:	492d      	ldr	r1, [pc, #180]	@ (8004214 <CheckCalibrationConditions+0x1bc>)
 8004160:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8004162:	f7fc ffad 	bl	80010c0 <__aeabi_fcmplt>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d004      	beq.n	8004176 <CheckCalibrationConditions+0x11e>
        printf(" Dieu kien dat yeu cau\r\n");
 800416c:	482a      	ldr	r0, [pc, #168]	@ (8004218 <CheckCalibrationConditions+0x1c0>)
 800416e:	f001 fa9f 	bl	80056b0 <puts>
        return 1;
 8004172:	2301      	movs	r3, #1
 8004174:	e039      	b.n	80041ea <CheckCalibrationConditions+0x192>
    } else {
        printf(" Dieu kien chua dat yeu cau\r\n");
 8004176:	4829      	ldr	r0, [pc, #164]	@ (800421c <CheckCalibrationConditions+0x1c4>)
 8004178:	f001 fa9a 	bl	80056b0 <puts>
        if(mq137_cv >= 10.0f) printf("- MQ137 chua on dinh\r\n");
 800417c:	4923      	ldr	r1, [pc, #140]	@ (800420c <CheckCalibrationConditions+0x1b4>)
 800417e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8004180:	f7fc ffb2 	bl	80010e8 <__aeabi_fcmpge>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <CheckCalibrationConditions+0x138>
 800418a:	4825      	ldr	r0, [pc, #148]	@ (8004220 <CheckCalibrationConditions+0x1c8>)
 800418c:	f001 fa90 	bl	80056b0 <puts>
        if(mq136_cv >= 10.0f) printf("- MQ136 chua on dinh\r\n");
 8004190:	491e      	ldr	r1, [pc, #120]	@ (800420c <CheckCalibrationConditions+0x1b4>)
 8004192:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8004194:	f7fc ffa8 	bl	80010e8 <__aeabi_fcmpge>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d002      	beq.n	80041a4 <CheckCalibrationConditions+0x14c>
 800419e:	4821      	ldr	r0, [pc, #132]	@ (8004224 <CheckCalibrationConditions+0x1cc>)
 80041a0:	f001 fa86 	bl	80056b0 <puts>
        if(mq137_avg <= 10000.0f || mq137_avg >= 200000.0f) {
 80041a4:	491a      	ldr	r1, [pc, #104]	@ (8004210 <CheckCalibrationConditions+0x1b8>)
 80041a6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80041a8:	f7fc ff94 	bl	80010d4 <__aeabi_fcmple>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d106      	bne.n	80041c0 <CheckCalibrationConditions+0x168>
 80041b2:	4918      	ldr	r1, [pc, #96]	@ (8004214 <CheckCalibrationConditions+0x1bc>)
 80041b4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80041b6:	f7fc ff97 	bl	80010e8 <__aeabi_fcmpge>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d002      	beq.n	80041c6 <CheckCalibrationConditions+0x16e>
            printf("- MQ137 dien tro bat thuong\r\n");
 80041c0:	4819      	ldr	r0, [pc, #100]	@ (8004228 <CheckCalibrationConditions+0x1d0>)
 80041c2:	f001 fa75 	bl	80056b0 <puts>
        }
        if(mq136_avg <= 10000.0f || mq136_avg >= 200000.0f) {
 80041c6:	4912      	ldr	r1, [pc, #72]	@ (8004210 <CheckCalibrationConditions+0x1b8>)
 80041c8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80041ca:	f7fc ff83 	bl	80010d4 <__aeabi_fcmple>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d106      	bne.n	80041e2 <CheckCalibrationConditions+0x18a>
 80041d4:	490f      	ldr	r1, [pc, #60]	@ (8004214 <CheckCalibrationConditions+0x1bc>)
 80041d6:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80041d8:	f7fc ff86 	bl	80010e8 <__aeabi_fcmpge>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d002      	beq.n	80041e8 <CheckCalibrationConditions+0x190>
            printf("- MQ136 dien tro bat thuong\r\n");
 80041e2:	4812      	ldr	r0, [pc, #72]	@ (800422c <CheckCalibrationConditions+0x1d4>)
 80041e4:	f001 fa64 	bl	80056b0 <puts>
        }
        return 0;
 80041e8:	2300      	movs	r3, #0
    }
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3768      	adds	r7, #104	@ 0x68
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	0800a9a0 	.word	0x0800a9a0
 80041f8:	20000580 	.word	0x20000580
 80041fc:	0800a9c4 	.word	0x0800a9c4
 8004200:	0800a9ec 	.word	0x0800a9ec
 8004204:	0800aa14 	.word	0x0800aa14
 8004208:	0800aa3c 	.word	0x0800aa3c
 800420c:	41200000 	.word	0x41200000
 8004210:	461c4000 	.word	0x461c4000
 8004214:	48435000 	.word	0x48435000
 8004218:	0800aa64 	.word	0x0800aa64
 800421c:	0800aa80 	.word	0x0800aa80
 8004220:	0800aaa0 	.word	0x0800aaa0
 8004224:	0800aab8 	.word	0x0800aab8
 8004228:	0800aad0 	.word	0x0800aad0
 800422c:	0800aaf0 	.word	0x0800aaf0

08004230 <ValidateCalibrationSample>:

uint8_t ValidateCalibrationSample(float resistance, float voltage) {
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
    // Kim tra in p hp l
    if(voltage < 0.2f || voltage > 4.8f) return 0;
 800423a:	4912      	ldr	r1, [pc, #72]	@ (8004284 <ValidateCalibrationSample+0x54>)
 800423c:	6838      	ldr	r0, [r7, #0]
 800423e:	f7fc ff3f 	bl	80010c0 <__aeabi_fcmplt>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d106      	bne.n	8004256 <ValidateCalibrationSample+0x26>
 8004248:	490f      	ldr	r1, [pc, #60]	@ (8004288 <ValidateCalibrationSample+0x58>)
 800424a:	6838      	ldr	r0, [r7, #0]
 800424c:	f7fc ff56 	bl	80010fc <__aeabi_fcmpgt>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <ValidateCalibrationSample+0x2a>
 8004256:	2300      	movs	r3, #0
 8004258:	e010      	b.n	800427c <ValidateCalibrationSample+0x4c>
    
    // Kim tra in tr trong khong cho clean air
    if(resistance < 8000.0f || resistance > 300000.0f) return 0;
 800425a:	490c      	ldr	r1, [pc, #48]	@ (800428c <ValidateCalibrationSample+0x5c>)
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f7fc ff2f 	bl	80010c0 <__aeabi_fcmplt>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d106      	bne.n	8004276 <ValidateCalibrationSample+0x46>
 8004268:	4909      	ldr	r1, [pc, #36]	@ (8004290 <ValidateCalibrationSample+0x60>)
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7fc ff46 	bl	80010fc <__aeabi_fcmpgt>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <ValidateCalibrationSample+0x4a>
 8004276:	2300      	movs	r3, #0
 8004278:	e000      	b.n	800427c <ValidateCalibrationSample+0x4c>
    
    return 1;
 800427a:	2301      	movs	r3, #1
}
 800427c:	4618      	mov	r0, r3
 800427e:	3708      	adds	r7, #8
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	3e4ccccd 	.word	0x3e4ccccd
 8004288:	4099999a 	.word	0x4099999a
 800428c:	45fa0000 	.word	0x45fa0000
 8004290:	48927c00 	.word	0x48927c00

08004294 <ValidateR0Value>:

uint8_t ValidateR0Value(float r0_value, float stability, const char* sensor_name) {
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
    printf("\r\nValidate %s R0...\r\n", sensor_name);
 80042a0:	6879      	ldr	r1, [r7, #4]
 80042a2:	4821      	ldr	r0, [pc, #132]	@ (8004328 <ValidateR0Value+0x94>)
 80042a4:	f001 f99c 	bl	80055e0 <iprintf>
    
    // Kim tra range
    if(r0_value < 8000.0f) {
 80042a8:	4920      	ldr	r1, [pc, #128]	@ (800432c <ValidateR0Value+0x98>)
 80042aa:	68f8      	ldr	r0, [r7, #12]
 80042ac:	f7fc ff08 	bl	80010c0 <__aeabi_fcmplt>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00a      	beq.n	80042cc <ValidateR0Value+0x38>
        printf(" %s R0 qua thap (%.1f < 8k)\r\n", sensor_name, r0_value);
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f7fc f8b6 	bl	8000428 <__aeabi_f2d>
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	481b      	ldr	r0, [pc, #108]	@ (8004330 <ValidateR0Value+0x9c>)
 80042c4:	f001 f98c 	bl	80055e0 <iprintf>
        return 0;
 80042c8:	2300      	movs	r3, #0
 80042ca:	e028      	b.n	800431e <ValidateR0Value+0x8a>
    }
    if(r0_value > 200000.0f) {
 80042cc:	4919      	ldr	r1, [pc, #100]	@ (8004334 <ValidateR0Value+0xa0>)
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	f7fc ff14 	bl	80010fc <__aeabi_fcmpgt>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00a      	beq.n	80042f0 <ValidateR0Value+0x5c>
        printf(" %s R0 qua cao (%.1f > 200k)\r\n", sensor_name, r0_value);
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f7fc f8a4 	bl	8000428 <__aeabi_f2d>
 80042e0:	4602      	mov	r2, r0
 80042e2:	460b      	mov	r3, r1
 80042e4:	6879      	ldr	r1, [r7, #4]
 80042e6:	4814      	ldr	r0, [pc, #80]	@ (8004338 <ValidateR0Value+0xa4>)
 80042e8:	f001 f97a 	bl	80055e0 <iprintf>
        return 0;
 80042ec:	2300      	movs	r3, #0
 80042ee:	e016      	b.n	800431e <ValidateR0Value+0x8a>
    }
    
    // Kim tra stability
    if(stability > 15.0f) {
 80042f0:	4912      	ldr	r1, [pc, #72]	@ (800433c <ValidateR0Value+0xa8>)
 80042f2:	68b8      	ldr	r0, [r7, #8]
 80042f4:	f7fc ff02 	bl	80010fc <__aeabi_fcmpgt>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <ValidateR0Value+0x80>
        printf(" %s chua on dinh (%.1f%% > 15%%)\r\n", sensor_name, stability);
 80042fe:	68b8      	ldr	r0, [r7, #8]
 8004300:	f7fc f892 	bl	8000428 <__aeabi_f2d>
 8004304:	4602      	mov	r2, r0
 8004306:	460b      	mov	r3, r1
 8004308:	6879      	ldr	r1, [r7, #4]
 800430a:	480d      	ldr	r0, [pc, #52]	@ (8004340 <ValidateR0Value+0xac>)
 800430c:	f001 f968 	bl	80055e0 <iprintf>
        return 0;
 8004310:	2300      	movs	r3, #0
 8004312:	e004      	b.n	800431e <ValidateR0Value+0x8a>
    }
    
    printf(" %s R0 hop le\r\n", sensor_name);
 8004314:	6879      	ldr	r1, [r7, #4]
 8004316:	480b      	ldr	r0, [pc, #44]	@ (8004344 <ValidateR0Value+0xb0>)
 8004318:	f001 f962 	bl	80055e0 <iprintf>
    return 1;
 800431c:	2301      	movs	r3, #1
}
 800431e:	4618      	mov	r0, r3
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	0800ab10 	.word	0x0800ab10
 800432c:	45fa0000 	.word	0x45fa0000
 8004330:	0800ab28 	.word	0x0800ab28
 8004334:	48435000 	.word	0x48435000
 8004338:	0800ab4c 	.word	0x0800ab4c
 800433c:	41700000 	.word	0x41700000
 8004340:	0800ab70 	.word	0x0800ab70
 8004344:	0800ab98 	.word	0x0800ab98

08004348 <CalculateCV>:

float CalculateCV(float* data, int count) {
 8004348:	b580      	push	{r7, lr}
 800434a:	b088      	sub	sp, #32
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
    float sum = 0, avg, variance = 0;
 8004352:	f04f 0300 	mov.w	r3, #0
 8004356:	61fb      	str	r3, [r7, #28]
 8004358:	f04f 0300 	mov.w	r3, #0
 800435c:	61bb      	str	r3, [r7, #24]
    
    // Tnh trung bnh
    for(int i = 0; i < count; i++) {
 800435e:	2300      	movs	r3, #0
 8004360:	617b      	str	r3, [r7, #20]
 8004362:	e00d      	b.n	8004380 <CalculateCV+0x38>
        sum += data[i];
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	4413      	add	r3, r2
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4619      	mov	r1, r3
 8004370:	69f8      	ldr	r0, [r7, #28]
 8004372:	f7fc fbff 	bl	8000b74 <__addsf3>
 8004376:	4603      	mov	r3, r0
 8004378:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < count; i++) {
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	3301      	adds	r3, #1
 800437e:	617b      	str	r3, [r7, #20]
 8004380:	697a      	ldr	r2, [r7, #20]
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	429a      	cmp	r2, r3
 8004386:	dbed      	blt.n	8004364 <CalculateCV+0x1c>
    }
    avg = sum / count;
 8004388:	6838      	ldr	r0, [r7, #0]
 800438a:	f7fc fca7 	bl	8000cdc <__aeabi_i2f>
 800438e:	4603      	mov	r3, r0
 8004390:	4619      	mov	r1, r3
 8004392:	69f8      	ldr	r0, [r7, #28]
 8004394:	f7fc fdaa 	bl	8000eec <__aeabi_fdiv>
 8004398:	4603      	mov	r3, r0
 800439a:	60fb      	str	r3, [r7, #12]
    
    // Tnh variance
    for(int i = 0; i < count; i++) {
 800439c:	2300      	movs	r3, #0
 800439e:	613b      	str	r3, [r7, #16]
 80043a0:	e018      	b.n	80043d4 <CalculateCV+0x8c>
        variance += powf(data[i] - avg, 2);
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	4413      	add	r3, r2
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68f9      	ldr	r1, [r7, #12]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fc fbde 	bl	8000b70 <__aeabi_fsub>
 80043b4:	4603      	mov	r3, r0
 80043b6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80043ba:	4618      	mov	r0, r3
 80043bc:	f004 fe0a 	bl	8008fd4 <powf>
 80043c0:	4603      	mov	r3, r0
 80043c2:	4619      	mov	r1, r3
 80043c4:	69b8      	ldr	r0, [r7, #24]
 80043c6:	f7fc fbd5 	bl	8000b74 <__addsf3>
 80043ca:	4603      	mov	r3, r0
 80043cc:	61bb      	str	r3, [r7, #24]
    for(int i = 0; i < count; i++) {
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	3301      	adds	r3, #1
 80043d2:	613b      	str	r3, [r7, #16]
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	429a      	cmp	r2, r3
 80043da:	dbe2      	blt.n	80043a2 <CalculateCV+0x5a>
    }
    variance /= count;
 80043dc:	6838      	ldr	r0, [r7, #0]
 80043de:	f7fc fc7d 	bl	8000cdc <__aeabi_i2f>
 80043e2:	4603      	mov	r3, r0
 80043e4:	4619      	mov	r1, r3
 80043e6:	69b8      	ldr	r0, [r7, #24]
 80043e8:	f7fc fd80 	bl	8000eec <__aeabi_fdiv>
 80043ec:	4603      	mov	r3, r0
 80043ee:	61bb      	str	r3, [r7, #24]
    
    // Coefficient of variation = (std_dev / mean) * 100%
    float std_dev = sqrtf(variance);
 80043f0:	69b8      	ldr	r0, [r7, #24]
 80043f2:	f004 fe3c 	bl	800906e <sqrtf>
 80043f6:	60b8      	str	r0, [r7, #8]
    return (std_dev / avg) * 100.0f;
 80043f8:	68f9      	ldr	r1, [r7, #12]
 80043fa:	68b8      	ldr	r0, [r7, #8]
 80043fc:	f7fc fd76 	bl	8000eec <__aeabi_fdiv>
 8004400:	4603      	mov	r3, r0
 8004402:	4904      	ldr	r1, [pc, #16]	@ (8004414 <CalculateCV+0xcc>)
 8004404:	4618      	mov	r0, r3
 8004406:	f7fc fcbd 	bl	8000d84 <__aeabi_fmul>
 800440a:	4603      	mov	r3, r0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3720      	adds	r7, #32
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	42c80000 	.word	0x42c80000

08004418 <CalculateAverage>:

float CalculateAverage(float* data, int count) {
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
    float sum = 0;
 8004422:	f04f 0300 	mov.w	r3, #0
 8004426:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < count; i++) {
 8004428:	2300      	movs	r3, #0
 800442a:	60bb      	str	r3, [r7, #8]
 800442c:	e00d      	b.n	800444a <CalculateAverage+0x32>
        sum += data[i];
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	4413      	add	r3, r2
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4619      	mov	r1, r3
 800443a:	68f8      	ldr	r0, [r7, #12]
 800443c:	f7fc fb9a 	bl	8000b74 <__addsf3>
 8004440:	4603      	mov	r3, r0
 8004442:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < count; i++) {
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	3301      	adds	r3, #1
 8004448:	60bb      	str	r3, [r7, #8]
 800444a:	68ba      	ldr	r2, [r7, #8]
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	429a      	cmp	r2, r3
 8004450:	dbed      	blt.n	800442e <CalculateAverage+0x16>
    }
    return sum / count;
 8004452:	6838      	ldr	r0, [r7, #0]
 8004454:	f7fc fc42 	bl	8000cdc <__aeabi_i2f>
 8004458:	4603      	mov	r3, r0
 800445a:	4619      	mov	r1, r3
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f7fc fd45 	bl	8000eec <__aeabi_fdiv>
 8004462:	4603      	mov	r3, r0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <TestCalibrationResult>:

void TestCalibrationResult(void) {
 800446c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800446e:	b087      	sub	sp, #28
 8004470:	af02      	add	r7, sp, #8
    printf("Test 5 lan voi R0 moi...\r\n");
 8004472:	4818      	ldr	r0, [pc, #96]	@ (80044d4 <TestCalibrationResult+0x68>)
 8004474:	f001 f91c 	bl	80056b0 <puts>
    
    for(int i = 0; i < 5; i++) {
 8004478:	2300      	movs	r3, #0
 800447a:	60fb      	str	r3, [r7, #12]
 800447c:	e022      	b.n	80044c4 <TestCalibrationResult+0x58>
        ProcessAllSensors();
 800447e:	f7ff faf9 	bl	8003a74 <ProcessAllSensors>
        
        float nh3_ppm = GetNH3_PPM();
 8004482:	f000 f89f 	bl	80045c4 <GetNH3_PPM>
 8004486:	60b8      	str	r0, [r7, #8]
        float h2s_ppm = GetH2S_PPM();
 8004488:	f000 f8ae 	bl	80045e8 <GetH2S_PPM>
 800448c:	6078      	str	r0, [r7, #4]
        
        printf("Test %d: NH3=%.1f ppm, H2S=%.1f ppm\r\n", i+1, nh3_ppm, h2s_ppm);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	1c5e      	adds	r6, r3, #1
 8004492:	68b8      	ldr	r0, [r7, #8]
 8004494:	f7fb ffc8 	bl	8000428 <__aeabi_f2d>
 8004498:	4604      	mov	r4, r0
 800449a:	460d      	mov	r5, r1
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f7fb ffc3 	bl	8000428 <__aeabi_f2d>
 80044a2:	4602      	mov	r2, r0
 80044a4:	460b      	mov	r3, r1
 80044a6:	e9cd 2300 	strd	r2, r3, [sp]
 80044aa:	4622      	mov	r2, r4
 80044ac:	462b      	mov	r3, r5
 80044ae:	4631      	mov	r1, r6
 80044b0:	4809      	ldr	r0, [pc, #36]	@ (80044d8 <TestCalibrationResult+0x6c>)
 80044b2:	f001 f895 	bl	80055e0 <iprintf>
        
        HAL_Delay(3000);
 80044b6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80044ba:	f7fd fad5 	bl	8001a68 <HAL_Delay>
    for(int i = 0; i < 5; i++) {
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	3301      	adds	r3, #1
 80044c2:	60fb      	str	r3, [r7, #12]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2b04      	cmp	r3, #4
 80044c8:	ddd9      	ble.n	800447e <TestCalibrationResult+0x12>
    }
}
 80044ca:	bf00      	nop
 80044cc:	bf00      	nop
 80044ce:	3714      	adds	r7, #20
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044d4:	0800abac 	.word	0x0800abac
 80044d8:	0800abc8 	.word	0x0800abc8

080044dc <SaveCalibrationToFlash>:

void SaveCalibrationToFlash(float mq137_r0, float mq136_r0) {
 80044dc:	b5b0      	push	{r4, r5, r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af02      	add	r7, sp, #8
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
    // TODO: Implement Flash save
    printf(" Luu R0 vao Flash: MQ137=%.1f, MQ136=%.1f\r\n", mq137_r0, mq136_r0);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fb ff9e 	bl	8000428 <__aeabi_f2d>
 80044ec:	4604      	mov	r4, r0
 80044ee:	460d      	mov	r5, r1
 80044f0:	6838      	ldr	r0, [r7, #0]
 80044f2:	f7fb ff99 	bl	8000428 <__aeabi_f2d>
 80044f6:	4602      	mov	r2, r0
 80044f8:	460b      	mov	r3, r1
 80044fa:	e9cd 2300 	strd	r2, r3, [sp]
 80044fe:	4622      	mov	r2, r4
 8004500:	462b      	mov	r3, r5
 8004502:	4803      	ldr	r0, [pc, #12]	@ (8004510 <SaveCalibrationToFlash+0x34>)
 8004504:	f001 f86c 	bl	80055e0 <iprintf>
}
 8004508:	bf00      	nop
 800450a:	3708      	adds	r7, #8
 800450c:	46bd      	mov	sp, r7
 800450e:	bdb0      	pop	{r4, r5, r7, pc}
 8004510:	0800abf0 	.word	0x0800abf0

08004514 <SetManualR0>:

// =============================================================================
// MANUAL R0 SETTING
// =============================================================================

void SetManualR0(float mq137_r0, float mq136_r0) {
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
    printf("\r\nTHIET LAP R0 THU CONG:\r\n");
 800451e:	4821      	ldr	r0, [pc, #132]	@ (80045a4 <SetManualR0+0x90>)
 8004520:	f001 f8c6 	bl	80056b0 <puts>
    
    if(mq137_r0 > 5000.0f && mq137_r0 < 300000.0f) {
 8004524:	4920      	ldr	r1, [pc, #128]	@ (80045a8 <SetManualR0+0x94>)
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fc fde8 	bl	80010fc <__aeabi_fcmpgt>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d012      	beq.n	8004558 <SetManualR0+0x44>
 8004532:	491e      	ldr	r1, [pc, #120]	@ (80045ac <SetManualR0+0x98>)
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f7fc fdc3 	bl	80010c0 <__aeabi_fcmplt>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00b      	beq.n	8004558 <SetManualR0+0x44>
        g_sensor_system.mq137.base.r0_value = mq137_r0;
 8004540:	4a1b      	ldr	r2, [pc, #108]	@ (80045b0 <SetManualR0+0x9c>)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6353      	str	r3, [r2, #52]	@ 0x34
        printf(" MQ137 R0 = %.1f \r\n", mq137_r0);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7fb ff6e 	bl	8000428 <__aeabi_f2d>
 800454c:	4602      	mov	r2, r0
 800454e:	460b      	mov	r3, r1
 8004550:	4818      	ldr	r0, [pc, #96]	@ (80045b4 <SetManualR0+0xa0>)
 8004552:	f001 f845 	bl	80055e0 <iprintf>
 8004556:	e002      	b.n	800455e <SetManualR0+0x4a>
    } else {
        printf(" MQ137 R0 khong hop le\r\n");
 8004558:	4817      	ldr	r0, [pc, #92]	@ (80045b8 <SetManualR0+0xa4>)
 800455a:	f001 f8a9 	bl	80056b0 <puts>
    }
    
    if(mq136_r0 > 5000.0f && mq136_r0 < 300000.0f) {
 800455e:	4912      	ldr	r1, [pc, #72]	@ (80045a8 <SetManualR0+0x94>)
 8004560:	6838      	ldr	r0, [r7, #0]
 8004562:	f7fc fdcb 	bl	80010fc <__aeabi_fcmpgt>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d013      	beq.n	8004594 <SetManualR0+0x80>
 800456c:	490f      	ldr	r1, [pc, #60]	@ (80045ac <SetManualR0+0x98>)
 800456e:	6838      	ldr	r0, [r7, #0]
 8004570:	f7fc fda6 	bl	80010c0 <__aeabi_fcmplt>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00c      	beq.n	8004594 <SetManualR0+0x80>
        g_sensor_system.mq136.base.r0_value = mq136_r0;
 800457a:	4a0d      	ldr	r2, [pc, #52]	@ (80045b0 <SetManualR0+0x9c>)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
        printf(" MQ136 R0 = %.1f \r\n", mq136_r0);
 8004582:	6838      	ldr	r0, [r7, #0]
 8004584:	f7fb ff50 	bl	8000428 <__aeabi_f2d>
 8004588:	4602      	mov	r2, r0
 800458a:	460b      	mov	r3, r1
 800458c:	480b      	ldr	r0, [pc, #44]	@ (80045bc <SetManualR0+0xa8>)
 800458e:	f001 f827 	bl	80055e0 <iprintf>
 8004592:	e003      	b.n	800459c <SetManualR0+0x88>
    } else {
        printf(" MQ136 R0 khong hop le\r\n");
 8004594:	480a      	ldr	r0, [pc, #40]	@ (80045c0 <SetManualR0+0xac>)
 8004596:	f001 f88b 	bl	80056b0 <puts>
    }
}
 800459a:	bf00      	nop
 800459c:	bf00      	nop
 800459e:	3708      	adds	r7, #8
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	0800ad1c 	.word	0x0800ad1c
 80045a8:	459c4000 	.word	0x459c4000
 80045ac:	48927c00 	.word	0x48927c00
 80045b0:	20000580 	.word	0x20000580
 80045b4:	0800ad38 	.word	0x0800ad38
 80045b8:	0800ad54 	.word	0x0800ad54
 80045bc:	0800ad70 	.word	0x0800ad70
 80045c0:	0800ad8c 	.word	0x0800ad8c

080045c4 <GetNH3_PPM>:
// =============================================================================

/**
 * @brief Ly nng  NH3 hin ti
 */
float GetNH3_PPM(void) {
 80045c4:	b480      	push	{r7}
 80045c6:	af00      	add	r7, sp, #0
    return g_sensor_system.mq137.base.is_valid ? g_sensor_system.mq137.gas_ppm : 0.0f;
 80045c8:	4b06      	ldr	r3, [pc, #24]	@ (80045e4 <GetNH3_PPM+0x20>)
 80045ca:	7cdb      	ldrb	r3, [r3, #19]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d002      	beq.n	80045d6 <GetNH3_PPM+0x12>
 80045d0:	4b04      	ldr	r3, [pc, #16]	@ (80045e4 <GetNH3_PPM+0x20>)
 80045d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d4:	e001      	b.n	80045da <GetNH3_PPM+0x16>
 80045d6:	f04f 0300 	mov.w	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	46bd      	mov	sp, r7
 80045de:	bc80      	pop	{r7}
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	20000580 	.word	0x20000580

080045e8 <GetH2S_PPM>:

/**
 * @brief Ly nng  CO2 hin ti
 */
float GetH2S_PPM(void) {
 80045e8:	b480      	push	{r7}
 80045ea:	af00      	add	r7, sp, #0
    return g_sensor_system.mq136.base.is_valid ? g_sensor_system.mq136.gas_ppm : 0.0f;
 80045ec:	4b07      	ldr	r3, [pc, #28]	@ (800460c <GetH2S_PPM+0x24>)
 80045ee:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <GetH2S_PPM+0x16>
 80045f6:	4b05      	ldr	r3, [pc, #20]	@ (800460c <GetH2S_PPM+0x24>)
 80045f8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80045fc:	e001      	b.n	8004602 <GetH2S_PPM+0x1a>
 80045fe:	f04f 0300 	mov.w	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	46bd      	mov	sp, r7
 8004606:	bc80      	pop	{r7}
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	20000580 	.word	0x20000580

08004610 <GetNH3AlarmLevel>:

/**
 * @brief Ly mc cnh bo NH3
 */
AlarmLevel_t GetNH3AlarmLevel(void) {
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
    return g_sensor_system.mq137.alarm_level;
 8004614:	4b03      	ldr	r3, [pc, #12]	@ (8004624 <GetNH3AlarmLevel+0x14>)
 8004616:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
}
 800461a:	4618      	mov	r0, r3
 800461c:	46bd      	mov	sp, r7
 800461e:	bc80      	pop	{r7}
 8004620:	4770      	bx	lr
 8004622:	bf00      	nop
 8004624:	20000580 	.word	0x20000580

08004628 <GetH2SAlarmLevel>:

/**
 * @brief Ly mc cnh bo CO2
 */
AlarmLevel_t GetH2SAlarmLevel(void) {
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
    return g_sensor_system.mq136.alarm_level;
 800462c:	4b03      	ldr	r3, [pc, #12]	@ (800463c <GetH2SAlarmLevel+0x14>)
 800462e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
}
 8004632:	4618      	mov	r0, r3
 8004634:	46bd      	mov	sp, r7
 8004636:	bc80      	pop	{r7}
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	20000580 	.word	0x20000580

08004640 <GetSystemAlarmLevel>:

/**
 * @brief Ly mc cnh bo tng th
 */
AlarmLevel_t GetSystemAlarmLevel(void) {
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
    return g_sensor_system.system_alarm;
 8004644:	4b03      	ldr	r3, [pc, #12]	@ (8004654 <GetSystemAlarmLevel+0x14>)
 8004646:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
}
 800464a:	4618      	mov	r0, r3
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	20000580 	.word	0x20000580

08004658 <GetSystemStatus>:

/**
 * @brief Ly trng thi h thng
 */
uint8_t GetSystemStatus(void) {
 8004658:	b480      	push	{r7}
 800465a:	af00      	add	r7, sp, #0
    return g_sensor_system.system_status;
 800465c:	4b03      	ldr	r3, [pc, #12]	@ (800466c <GetSystemStatus+0x14>)
 800465e:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
}
 8004662:	4618      	mov	r0, r3
 8004664:	46bd      	mov	sp, r7
 8004666:	bc80      	pop	{r7}
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	20000580 	.word	0x20000580

08004670 <SaveToHistory>:
/**
 * @brief Lu d liu vo buffer lch s
 */
void SaveToHistory(void) {
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
    history_buffer[history_index] = g_sensor_system;
 8004674:	4b12      	ldr	r3, [pc, #72]	@ (80046c0 <SaveToHistory+0x50>)
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	4619      	mov	r1, r3
 800467a:	4a12      	ldr	r2, [pc, #72]	@ (80046c4 <SaveToHistory+0x54>)
 800467c:	460b      	mov	r3, r1
 800467e:	019b      	lsls	r3, r3, #6
 8004680:	440b      	add	r3, r1
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	4413      	add	r3, r2
 8004686:	4a10      	ldr	r2, [pc, #64]	@ (80046c8 <SaveToHistory+0x58>)
 8004688:	4618      	mov	r0, r3
 800468a:	4611      	mov	r1, r2
 800468c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8004690:	461a      	mov	r2, r3
 8004692:	f001 f9ce 	bl	8005a32 <memcpy>
    history_index = (history_index + 1) % HISTORY_SIZE;
 8004696:	4b0a      	ldr	r3, [pc, #40]	@ (80046c0 <SaveToHistory+0x50>)
 8004698:	781b      	ldrb	r3, [r3, #0]
 800469a:	1c5a      	adds	r2, r3, #1
 800469c:	4b0b      	ldr	r3, [pc, #44]	@ (80046cc <SaveToHistory+0x5c>)
 800469e:	fb83 1302 	smull	r1, r3, r3, r2
 80046a2:	4413      	add	r3, r2
 80046a4:	1159      	asrs	r1, r3, #5
 80046a6:	17d3      	asrs	r3, r2, #31
 80046a8:	1ac9      	subs	r1, r1, r3
 80046aa:	460b      	mov	r3, r1
 80046ac:	011b      	lsls	r3, r3, #4
 80046ae:	1a5b      	subs	r3, r3, r1
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	1ad1      	subs	r1, r2, r3
 80046b4:	b2ca      	uxtb	r2, r1
 80046b6:	4b02      	ldr	r3, [pc, #8]	@ (80046c0 <SaveToHistory+0x50>)
 80046b8:	701a      	strb	r2, [r3, #0]
}
 80046ba:	bf00      	nop
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	20004374 	.word	0x20004374
 80046c4:	20000684 	.word	0x20000684
 80046c8:	20000580 	.word	0x20000580
 80046cc:	88888889 	.word	0x88888889

080046d0 <UpdateSystemStatus>:
/**
 * @brief Cp nht trng thi h thng
 */         

void UpdateSystemStatus(void) {
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
    uint8_t valid_sensors = 0;
 80046d6:	2300      	movs	r3, #0
 80046d8:	71fb      	strb	r3, [r7, #7]
    AlarmLevel_t max_alarm = ALARM_NORMAL;
 80046da:	2300      	movs	r3, #0
 80046dc:	71bb      	strb	r3, [r7, #6]
    
    // m cm bin hp l v tm mc cnh bo cao nht
    if(g_sensor_system.mq137.base.is_enabled && g_sensor_system.mq137.base.is_valid) {
 80046de:	4b28      	ldr	r3, [pc, #160]	@ (8004780 <UpdateSystemStatus+0xb0>)
 80046e0:	7c9b      	ldrb	r3, [r3, #18]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d010      	beq.n	8004708 <UpdateSystemStatus+0x38>
 80046e6:	4b26      	ldr	r3, [pc, #152]	@ (8004780 <UpdateSystemStatus+0xb0>)
 80046e8:	7cdb      	ldrb	r3, [r3, #19]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00c      	beq.n	8004708 <UpdateSystemStatus+0x38>
        valid_sensors++;
 80046ee:	79fb      	ldrb	r3, [r7, #7]
 80046f0:	3301      	adds	r3, #1
 80046f2:	71fb      	strb	r3, [r7, #7]
        if(g_sensor_system.mq137.alarm_level > max_alarm) {
 80046f4:	4b22      	ldr	r3, [pc, #136]	@ (8004780 <UpdateSystemStatus+0xb0>)
 80046f6:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80046fa:	79ba      	ldrb	r2, [r7, #6]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d203      	bcs.n	8004708 <UpdateSystemStatus+0x38>
            max_alarm = g_sensor_system.mq137.alarm_level;
 8004700:	4b1f      	ldr	r3, [pc, #124]	@ (8004780 <UpdateSystemStatus+0xb0>)
 8004702:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8004706:	71bb      	strb	r3, [r7, #6]
        }
    }
    
    if(g_sensor_system.mq136.base.is_enabled && g_sensor_system.mq136.base.is_valid) {
 8004708:	4b1d      	ldr	r3, [pc, #116]	@ (8004780 <UpdateSystemStatus+0xb0>)
 800470a:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 800470e:	2b00      	cmp	r3, #0
 8004710:	d011      	beq.n	8004736 <UpdateSystemStatus+0x66>
 8004712:	4b1b      	ldr	r3, [pc, #108]	@ (8004780 <UpdateSystemStatus+0xb0>)
 8004714:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00c      	beq.n	8004736 <UpdateSystemStatus+0x66>
        valid_sensors++;
 800471c:	79fb      	ldrb	r3, [r7, #7]
 800471e:	3301      	adds	r3, #1
 8004720:	71fb      	strb	r3, [r7, #7]
        if(g_sensor_system.mq136.alarm_level > max_alarm) {
 8004722:	4b17      	ldr	r3, [pc, #92]	@ (8004780 <UpdateSystemStatus+0xb0>)
 8004724:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004728:	79ba      	ldrb	r2, [r7, #6]
 800472a:	429a      	cmp	r2, r3
 800472c:	d203      	bcs.n	8004736 <UpdateSystemStatus+0x66>
            max_alarm = g_sensor_system.mq136.alarm_level;
 800472e:	4b14      	ldr	r3, [pc, #80]	@ (8004780 <UpdateSystemStatus+0xb0>)
 8004730:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004734:	71bb      	strb	r3, [r7, #6]
        }
    }
    
    // Cp nht trng thi h thng
    if(valid_sensors == 2) {
 8004736:	79fb      	ldrb	r3, [r7, #7]
 8004738:	2b02      	cmp	r3, #2
 800473a:	d104      	bne.n	8004746 <UpdateSystemStatus+0x76>
        g_sensor_system.system_status = 3; // Ti u
 800473c:	4b10      	ldr	r3, [pc, #64]	@ (8004780 <UpdateSystemStatus+0xb0>)
 800473e:	2203      	movs	r2, #3
 8004740:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
 8004744:	e012      	b.n	800476c <UpdateSystemStatus+0x9c>
    } else if(valid_sensors == 1) {
 8004746:	79fb      	ldrb	r3, [r7, #7]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d104      	bne.n	8004756 <UpdateSystemStatus+0x86>
        g_sensor_system.system_status = 2; // Tt
 800474c:	4b0c      	ldr	r3, [pc, #48]	@ (8004780 <UpdateSystemStatus+0xb0>)
 800474e:	2202      	movs	r2, #2
 8004750:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
 8004754:	e00a      	b.n	800476c <UpdateSystemStatus+0x9c>
    } else {
        g_sensor_system.system_status = 0; // Li
 8004756:	4b0a      	ldr	r3, [pc, #40]	@ (8004780 <UpdateSystemStatus+0xb0>)
 8004758:	2200      	movs	r2, #0
 800475a:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
        g_sensor_system.error_count++;
 800475e:	4b08      	ldr	r3, [pc, #32]	@ (8004780 <UpdateSystemStatus+0xb0>)
 8004760:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8004764:	3301      	adds	r3, #1
 8004766:	4a06      	ldr	r2, [pc, #24]	@ (8004780 <UpdateSystemStatus+0xb0>)
 8004768:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
    }
    
    g_sensor_system.system_alarm = max_alarm;
 800476c:	4a04      	ldr	r2, [pc, #16]	@ (8004780 <UpdateSystemStatus+0xb0>)
 800476e:	79bb      	ldrb	r3, [r7, #6]
 8004770:	f882 30f2 	strb.w	r3, [r2, #242]	@ 0xf2
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	bc80      	pop	{r7}
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	20000580 	.word	0x20000580

08004784 <__cvt>:
 8004784:	2b00      	cmp	r3, #0
 8004786:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800478a:	461d      	mov	r5, r3
 800478c:	bfbb      	ittet	lt
 800478e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004792:	461d      	movlt	r5, r3
 8004794:	2300      	movge	r3, #0
 8004796:	232d      	movlt	r3, #45	@ 0x2d
 8004798:	b088      	sub	sp, #32
 800479a:	4614      	mov	r4, r2
 800479c:	bfb8      	it	lt
 800479e:	4614      	movlt	r4, r2
 80047a0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80047a2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80047a4:	7013      	strb	r3, [r2, #0]
 80047a6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80047a8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80047ac:	f023 0820 	bic.w	r8, r3, #32
 80047b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80047b4:	d005      	beq.n	80047c2 <__cvt+0x3e>
 80047b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80047ba:	d100      	bne.n	80047be <__cvt+0x3a>
 80047bc:	3601      	adds	r6, #1
 80047be:	2302      	movs	r3, #2
 80047c0:	e000      	b.n	80047c4 <__cvt+0x40>
 80047c2:	2303      	movs	r3, #3
 80047c4:	aa07      	add	r2, sp, #28
 80047c6:	9204      	str	r2, [sp, #16]
 80047c8:	aa06      	add	r2, sp, #24
 80047ca:	e9cd a202 	strd	sl, r2, [sp, #8]
 80047ce:	e9cd 3600 	strd	r3, r6, [sp]
 80047d2:	4622      	mov	r2, r4
 80047d4:	462b      	mov	r3, r5
 80047d6:	f001 f9c7 	bl	8005b68 <_dtoa_r>
 80047da:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80047de:	4607      	mov	r7, r0
 80047e0:	d119      	bne.n	8004816 <__cvt+0x92>
 80047e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80047e4:	07db      	lsls	r3, r3, #31
 80047e6:	d50e      	bpl.n	8004806 <__cvt+0x82>
 80047e8:	eb00 0906 	add.w	r9, r0, r6
 80047ec:	2200      	movs	r2, #0
 80047ee:	2300      	movs	r3, #0
 80047f0:	4620      	mov	r0, r4
 80047f2:	4629      	mov	r1, r5
 80047f4:	f7fc f8d8 	bl	80009a8 <__aeabi_dcmpeq>
 80047f8:	b108      	cbz	r0, 80047fe <__cvt+0x7a>
 80047fa:	f8cd 901c 	str.w	r9, [sp, #28]
 80047fe:	2230      	movs	r2, #48	@ 0x30
 8004800:	9b07      	ldr	r3, [sp, #28]
 8004802:	454b      	cmp	r3, r9
 8004804:	d31e      	bcc.n	8004844 <__cvt+0xc0>
 8004806:	4638      	mov	r0, r7
 8004808:	9b07      	ldr	r3, [sp, #28]
 800480a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800480c:	1bdb      	subs	r3, r3, r7
 800480e:	6013      	str	r3, [r2, #0]
 8004810:	b008      	add	sp, #32
 8004812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004816:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800481a:	eb00 0906 	add.w	r9, r0, r6
 800481e:	d1e5      	bne.n	80047ec <__cvt+0x68>
 8004820:	7803      	ldrb	r3, [r0, #0]
 8004822:	2b30      	cmp	r3, #48	@ 0x30
 8004824:	d10a      	bne.n	800483c <__cvt+0xb8>
 8004826:	2200      	movs	r2, #0
 8004828:	2300      	movs	r3, #0
 800482a:	4620      	mov	r0, r4
 800482c:	4629      	mov	r1, r5
 800482e:	f7fc f8bb 	bl	80009a8 <__aeabi_dcmpeq>
 8004832:	b918      	cbnz	r0, 800483c <__cvt+0xb8>
 8004834:	f1c6 0601 	rsb	r6, r6, #1
 8004838:	f8ca 6000 	str.w	r6, [sl]
 800483c:	f8da 3000 	ldr.w	r3, [sl]
 8004840:	4499      	add	r9, r3
 8004842:	e7d3      	b.n	80047ec <__cvt+0x68>
 8004844:	1c59      	adds	r1, r3, #1
 8004846:	9107      	str	r1, [sp, #28]
 8004848:	701a      	strb	r2, [r3, #0]
 800484a:	e7d9      	b.n	8004800 <__cvt+0x7c>

0800484c <__exponent>:
 800484c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800484e:	2900      	cmp	r1, #0
 8004850:	bfb6      	itet	lt
 8004852:	232d      	movlt	r3, #45	@ 0x2d
 8004854:	232b      	movge	r3, #43	@ 0x2b
 8004856:	4249      	neglt	r1, r1
 8004858:	2909      	cmp	r1, #9
 800485a:	7002      	strb	r2, [r0, #0]
 800485c:	7043      	strb	r3, [r0, #1]
 800485e:	dd29      	ble.n	80048b4 <__exponent+0x68>
 8004860:	f10d 0307 	add.w	r3, sp, #7
 8004864:	461d      	mov	r5, r3
 8004866:	270a      	movs	r7, #10
 8004868:	fbb1 f6f7 	udiv	r6, r1, r7
 800486c:	461a      	mov	r2, r3
 800486e:	fb07 1416 	mls	r4, r7, r6, r1
 8004872:	3430      	adds	r4, #48	@ 0x30
 8004874:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004878:	460c      	mov	r4, r1
 800487a:	2c63      	cmp	r4, #99	@ 0x63
 800487c:	4631      	mov	r1, r6
 800487e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004882:	dcf1      	bgt.n	8004868 <__exponent+0x1c>
 8004884:	3130      	adds	r1, #48	@ 0x30
 8004886:	1e94      	subs	r4, r2, #2
 8004888:	f803 1c01 	strb.w	r1, [r3, #-1]
 800488c:	4623      	mov	r3, r4
 800488e:	1c41      	adds	r1, r0, #1
 8004890:	42ab      	cmp	r3, r5
 8004892:	d30a      	bcc.n	80048aa <__exponent+0x5e>
 8004894:	f10d 0309 	add.w	r3, sp, #9
 8004898:	1a9b      	subs	r3, r3, r2
 800489a:	42ac      	cmp	r4, r5
 800489c:	bf88      	it	hi
 800489e:	2300      	movhi	r3, #0
 80048a0:	3302      	adds	r3, #2
 80048a2:	4403      	add	r3, r0
 80048a4:	1a18      	subs	r0, r3, r0
 80048a6:	b003      	add	sp, #12
 80048a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048aa:	f813 6b01 	ldrb.w	r6, [r3], #1
 80048ae:	f801 6f01 	strb.w	r6, [r1, #1]!
 80048b2:	e7ed      	b.n	8004890 <__exponent+0x44>
 80048b4:	2330      	movs	r3, #48	@ 0x30
 80048b6:	3130      	adds	r1, #48	@ 0x30
 80048b8:	7083      	strb	r3, [r0, #2]
 80048ba:	70c1      	strb	r1, [r0, #3]
 80048bc:	1d03      	adds	r3, r0, #4
 80048be:	e7f1      	b.n	80048a4 <__exponent+0x58>

080048c0 <_printf_float>:
 80048c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048c4:	b091      	sub	sp, #68	@ 0x44
 80048c6:	460c      	mov	r4, r1
 80048c8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80048cc:	4616      	mov	r6, r2
 80048ce:	461f      	mov	r7, r3
 80048d0:	4605      	mov	r5, r0
 80048d2:	f001 f829 	bl	8005928 <_localeconv_r>
 80048d6:	6803      	ldr	r3, [r0, #0]
 80048d8:	4618      	mov	r0, r3
 80048da:	9308      	str	r3, [sp, #32]
 80048dc:	f7fb fc38 	bl	8000150 <strlen>
 80048e0:	2300      	movs	r3, #0
 80048e2:	930e      	str	r3, [sp, #56]	@ 0x38
 80048e4:	f8d8 3000 	ldr.w	r3, [r8]
 80048e8:	9009      	str	r0, [sp, #36]	@ 0x24
 80048ea:	3307      	adds	r3, #7
 80048ec:	f023 0307 	bic.w	r3, r3, #7
 80048f0:	f103 0208 	add.w	r2, r3, #8
 80048f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80048f8:	f8d4 b000 	ldr.w	fp, [r4]
 80048fc:	f8c8 2000 	str.w	r2, [r8]
 8004900:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004904:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004908:	930b      	str	r3, [sp, #44]	@ 0x2c
 800490a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800490e:	f04f 32ff 	mov.w	r2, #4294967295
 8004912:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004916:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800491a:	4b9c      	ldr	r3, [pc, #624]	@ (8004b8c <_printf_float+0x2cc>)
 800491c:	f7fc f876 	bl	8000a0c <__aeabi_dcmpun>
 8004920:	bb70      	cbnz	r0, 8004980 <_printf_float+0xc0>
 8004922:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004926:	f04f 32ff 	mov.w	r2, #4294967295
 800492a:	4b98      	ldr	r3, [pc, #608]	@ (8004b8c <_printf_float+0x2cc>)
 800492c:	f7fc f850 	bl	80009d0 <__aeabi_dcmple>
 8004930:	bb30      	cbnz	r0, 8004980 <_printf_float+0xc0>
 8004932:	2200      	movs	r2, #0
 8004934:	2300      	movs	r3, #0
 8004936:	4640      	mov	r0, r8
 8004938:	4649      	mov	r1, r9
 800493a:	f7fc f83f 	bl	80009bc <__aeabi_dcmplt>
 800493e:	b110      	cbz	r0, 8004946 <_printf_float+0x86>
 8004940:	232d      	movs	r3, #45	@ 0x2d
 8004942:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004946:	4a92      	ldr	r2, [pc, #584]	@ (8004b90 <_printf_float+0x2d0>)
 8004948:	4b92      	ldr	r3, [pc, #584]	@ (8004b94 <_printf_float+0x2d4>)
 800494a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800494e:	bf94      	ite	ls
 8004950:	4690      	movls	r8, r2
 8004952:	4698      	movhi	r8, r3
 8004954:	2303      	movs	r3, #3
 8004956:	f04f 0900 	mov.w	r9, #0
 800495a:	6123      	str	r3, [r4, #16]
 800495c:	f02b 0304 	bic.w	r3, fp, #4
 8004960:	6023      	str	r3, [r4, #0]
 8004962:	4633      	mov	r3, r6
 8004964:	4621      	mov	r1, r4
 8004966:	4628      	mov	r0, r5
 8004968:	9700      	str	r7, [sp, #0]
 800496a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800496c:	f000 f9d4 	bl	8004d18 <_printf_common>
 8004970:	3001      	adds	r0, #1
 8004972:	f040 8090 	bne.w	8004a96 <_printf_float+0x1d6>
 8004976:	f04f 30ff 	mov.w	r0, #4294967295
 800497a:	b011      	add	sp, #68	@ 0x44
 800497c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004980:	4642      	mov	r2, r8
 8004982:	464b      	mov	r3, r9
 8004984:	4640      	mov	r0, r8
 8004986:	4649      	mov	r1, r9
 8004988:	f7fc f840 	bl	8000a0c <__aeabi_dcmpun>
 800498c:	b148      	cbz	r0, 80049a2 <_printf_float+0xe2>
 800498e:	464b      	mov	r3, r9
 8004990:	2b00      	cmp	r3, #0
 8004992:	bfb8      	it	lt
 8004994:	232d      	movlt	r3, #45	@ 0x2d
 8004996:	4a80      	ldr	r2, [pc, #512]	@ (8004b98 <_printf_float+0x2d8>)
 8004998:	bfb8      	it	lt
 800499a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800499e:	4b7f      	ldr	r3, [pc, #508]	@ (8004b9c <_printf_float+0x2dc>)
 80049a0:	e7d3      	b.n	800494a <_printf_float+0x8a>
 80049a2:	6863      	ldr	r3, [r4, #4]
 80049a4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80049a8:	1c5a      	adds	r2, r3, #1
 80049aa:	d13f      	bne.n	8004a2c <_printf_float+0x16c>
 80049ac:	2306      	movs	r3, #6
 80049ae:	6063      	str	r3, [r4, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80049b6:	6023      	str	r3, [r4, #0]
 80049b8:	9206      	str	r2, [sp, #24]
 80049ba:	aa0e      	add	r2, sp, #56	@ 0x38
 80049bc:	e9cd a204 	strd	sl, r2, [sp, #16]
 80049c0:	aa0d      	add	r2, sp, #52	@ 0x34
 80049c2:	9203      	str	r2, [sp, #12]
 80049c4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80049c8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80049cc:	6863      	ldr	r3, [r4, #4]
 80049ce:	4642      	mov	r2, r8
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	4628      	mov	r0, r5
 80049d4:	464b      	mov	r3, r9
 80049d6:	910a      	str	r1, [sp, #40]	@ 0x28
 80049d8:	f7ff fed4 	bl	8004784 <__cvt>
 80049dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80049de:	4680      	mov	r8, r0
 80049e0:	2947      	cmp	r1, #71	@ 0x47
 80049e2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80049e4:	d128      	bne.n	8004a38 <_printf_float+0x178>
 80049e6:	1cc8      	adds	r0, r1, #3
 80049e8:	db02      	blt.n	80049f0 <_printf_float+0x130>
 80049ea:	6863      	ldr	r3, [r4, #4]
 80049ec:	4299      	cmp	r1, r3
 80049ee:	dd40      	ble.n	8004a72 <_printf_float+0x1b2>
 80049f0:	f1aa 0a02 	sub.w	sl, sl, #2
 80049f4:	fa5f fa8a 	uxtb.w	sl, sl
 80049f8:	4652      	mov	r2, sl
 80049fa:	3901      	subs	r1, #1
 80049fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004a00:	910d      	str	r1, [sp, #52]	@ 0x34
 8004a02:	f7ff ff23 	bl	800484c <__exponent>
 8004a06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004a08:	4681      	mov	r9, r0
 8004a0a:	1813      	adds	r3, r2, r0
 8004a0c:	2a01      	cmp	r2, #1
 8004a0e:	6123      	str	r3, [r4, #16]
 8004a10:	dc02      	bgt.n	8004a18 <_printf_float+0x158>
 8004a12:	6822      	ldr	r2, [r4, #0]
 8004a14:	07d2      	lsls	r2, r2, #31
 8004a16:	d501      	bpl.n	8004a1c <_printf_float+0x15c>
 8004a18:	3301      	adds	r3, #1
 8004a1a:	6123      	str	r3, [r4, #16]
 8004a1c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d09e      	beq.n	8004962 <_printf_float+0xa2>
 8004a24:	232d      	movs	r3, #45	@ 0x2d
 8004a26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a2a:	e79a      	b.n	8004962 <_printf_float+0xa2>
 8004a2c:	2947      	cmp	r1, #71	@ 0x47
 8004a2e:	d1bf      	bne.n	80049b0 <_printf_float+0xf0>
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d1bd      	bne.n	80049b0 <_printf_float+0xf0>
 8004a34:	2301      	movs	r3, #1
 8004a36:	e7ba      	b.n	80049ae <_printf_float+0xee>
 8004a38:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a3c:	d9dc      	bls.n	80049f8 <_printf_float+0x138>
 8004a3e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004a42:	d118      	bne.n	8004a76 <_printf_float+0x1b6>
 8004a44:	2900      	cmp	r1, #0
 8004a46:	6863      	ldr	r3, [r4, #4]
 8004a48:	dd0b      	ble.n	8004a62 <_printf_float+0x1a2>
 8004a4a:	6121      	str	r1, [r4, #16]
 8004a4c:	b913      	cbnz	r3, 8004a54 <_printf_float+0x194>
 8004a4e:	6822      	ldr	r2, [r4, #0]
 8004a50:	07d0      	lsls	r0, r2, #31
 8004a52:	d502      	bpl.n	8004a5a <_printf_float+0x19a>
 8004a54:	3301      	adds	r3, #1
 8004a56:	440b      	add	r3, r1
 8004a58:	6123      	str	r3, [r4, #16]
 8004a5a:	f04f 0900 	mov.w	r9, #0
 8004a5e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004a60:	e7dc      	b.n	8004a1c <_printf_float+0x15c>
 8004a62:	b913      	cbnz	r3, 8004a6a <_printf_float+0x1aa>
 8004a64:	6822      	ldr	r2, [r4, #0]
 8004a66:	07d2      	lsls	r2, r2, #31
 8004a68:	d501      	bpl.n	8004a6e <_printf_float+0x1ae>
 8004a6a:	3302      	adds	r3, #2
 8004a6c:	e7f4      	b.n	8004a58 <_printf_float+0x198>
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e7f2      	b.n	8004a58 <_printf_float+0x198>
 8004a72:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004a76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004a78:	4299      	cmp	r1, r3
 8004a7a:	db05      	blt.n	8004a88 <_printf_float+0x1c8>
 8004a7c:	6823      	ldr	r3, [r4, #0]
 8004a7e:	6121      	str	r1, [r4, #16]
 8004a80:	07d8      	lsls	r0, r3, #31
 8004a82:	d5ea      	bpl.n	8004a5a <_printf_float+0x19a>
 8004a84:	1c4b      	adds	r3, r1, #1
 8004a86:	e7e7      	b.n	8004a58 <_printf_float+0x198>
 8004a88:	2900      	cmp	r1, #0
 8004a8a:	bfcc      	ite	gt
 8004a8c:	2201      	movgt	r2, #1
 8004a8e:	f1c1 0202 	rsble	r2, r1, #2
 8004a92:	4413      	add	r3, r2
 8004a94:	e7e0      	b.n	8004a58 <_printf_float+0x198>
 8004a96:	6823      	ldr	r3, [r4, #0]
 8004a98:	055a      	lsls	r2, r3, #21
 8004a9a:	d407      	bmi.n	8004aac <_printf_float+0x1ec>
 8004a9c:	6923      	ldr	r3, [r4, #16]
 8004a9e:	4642      	mov	r2, r8
 8004aa0:	4631      	mov	r1, r6
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	47b8      	blx	r7
 8004aa6:	3001      	adds	r0, #1
 8004aa8:	d12b      	bne.n	8004b02 <_printf_float+0x242>
 8004aaa:	e764      	b.n	8004976 <_printf_float+0xb6>
 8004aac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004ab0:	f240 80dc 	bls.w	8004c6c <_printf_float+0x3ac>
 8004ab4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004ab8:	2200      	movs	r2, #0
 8004aba:	2300      	movs	r3, #0
 8004abc:	f7fb ff74 	bl	80009a8 <__aeabi_dcmpeq>
 8004ac0:	2800      	cmp	r0, #0
 8004ac2:	d033      	beq.n	8004b2c <_printf_float+0x26c>
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	4631      	mov	r1, r6
 8004ac8:	4628      	mov	r0, r5
 8004aca:	4a35      	ldr	r2, [pc, #212]	@ (8004ba0 <_printf_float+0x2e0>)
 8004acc:	47b8      	blx	r7
 8004ace:	3001      	adds	r0, #1
 8004ad0:	f43f af51 	beq.w	8004976 <_printf_float+0xb6>
 8004ad4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004ad8:	4543      	cmp	r3, r8
 8004ada:	db02      	blt.n	8004ae2 <_printf_float+0x222>
 8004adc:	6823      	ldr	r3, [r4, #0]
 8004ade:	07d8      	lsls	r0, r3, #31
 8004ae0:	d50f      	bpl.n	8004b02 <_printf_float+0x242>
 8004ae2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004ae6:	4631      	mov	r1, r6
 8004ae8:	4628      	mov	r0, r5
 8004aea:	47b8      	blx	r7
 8004aec:	3001      	adds	r0, #1
 8004aee:	f43f af42 	beq.w	8004976 <_printf_float+0xb6>
 8004af2:	f04f 0900 	mov.w	r9, #0
 8004af6:	f108 38ff 	add.w	r8, r8, #4294967295
 8004afa:	f104 0a1a 	add.w	sl, r4, #26
 8004afe:	45c8      	cmp	r8, r9
 8004b00:	dc09      	bgt.n	8004b16 <_printf_float+0x256>
 8004b02:	6823      	ldr	r3, [r4, #0]
 8004b04:	079b      	lsls	r3, r3, #30
 8004b06:	f100 8102 	bmi.w	8004d0e <_printf_float+0x44e>
 8004b0a:	68e0      	ldr	r0, [r4, #12]
 8004b0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b0e:	4298      	cmp	r0, r3
 8004b10:	bfb8      	it	lt
 8004b12:	4618      	movlt	r0, r3
 8004b14:	e731      	b.n	800497a <_printf_float+0xba>
 8004b16:	2301      	movs	r3, #1
 8004b18:	4652      	mov	r2, sl
 8004b1a:	4631      	mov	r1, r6
 8004b1c:	4628      	mov	r0, r5
 8004b1e:	47b8      	blx	r7
 8004b20:	3001      	adds	r0, #1
 8004b22:	f43f af28 	beq.w	8004976 <_printf_float+0xb6>
 8004b26:	f109 0901 	add.w	r9, r9, #1
 8004b2a:	e7e8      	b.n	8004afe <_printf_float+0x23e>
 8004b2c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	dc38      	bgt.n	8004ba4 <_printf_float+0x2e4>
 8004b32:	2301      	movs	r3, #1
 8004b34:	4631      	mov	r1, r6
 8004b36:	4628      	mov	r0, r5
 8004b38:	4a19      	ldr	r2, [pc, #100]	@ (8004ba0 <_printf_float+0x2e0>)
 8004b3a:	47b8      	blx	r7
 8004b3c:	3001      	adds	r0, #1
 8004b3e:	f43f af1a 	beq.w	8004976 <_printf_float+0xb6>
 8004b42:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004b46:	ea59 0303 	orrs.w	r3, r9, r3
 8004b4a:	d102      	bne.n	8004b52 <_printf_float+0x292>
 8004b4c:	6823      	ldr	r3, [r4, #0]
 8004b4e:	07d9      	lsls	r1, r3, #31
 8004b50:	d5d7      	bpl.n	8004b02 <_printf_float+0x242>
 8004b52:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b56:	4631      	mov	r1, r6
 8004b58:	4628      	mov	r0, r5
 8004b5a:	47b8      	blx	r7
 8004b5c:	3001      	adds	r0, #1
 8004b5e:	f43f af0a 	beq.w	8004976 <_printf_float+0xb6>
 8004b62:	f04f 0a00 	mov.w	sl, #0
 8004b66:	f104 0b1a 	add.w	fp, r4, #26
 8004b6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b6c:	425b      	negs	r3, r3
 8004b6e:	4553      	cmp	r3, sl
 8004b70:	dc01      	bgt.n	8004b76 <_printf_float+0x2b6>
 8004b72:	464b      	mov	r3, r9
 8004b74:	e793      	b.n	8004a9e <_printf_float+0x1de>
 8004b76:	2301      	movs	r3, #1
 8004b78:	465a      	mov	r2, fp
 8004b7a:	4631      	mov	r1, r6
 8004b7c:	4628      	mov	r0, r5
 8004b7e:	47b8      	blx	r7
 8004b80:	3001      	adds	r0, #1
 8004b82:	f43f aef8 	beq.w	8004976 <_printf_float+0xb6>
 8004b86:	f10a 0a01 	add.w	sl, sl, #1
 8004b8a:	e7ee      	b.n	8004b6a <_printf_float+0x2aa>
 8004b8c:	7fefffff 	.word	0x7fefffff
 8004b90:	0800add2 	.word	0x0800add2
 8004b94:	0800add6 	.word	0x0800add6
 8004b98:	0800adda 	.word	0x0800adda
 8004b9c:	0800adde 	.word	0x0800adde
 8004ba0:	0800ade2 	.word	0x0800ade2
 8004ba4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004ba6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004baa:	4553      	cmp	r3, sl
 8004bac:	bfa8      	it	ge
 8004bae:	4653      	movge	r3, sl
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	4699      	mov	r9, r3
 8004bb4:	dc36      	bgt.n	8004c24 <_printf_float+0x364>
 8004bb6:	f04f 0b00 	mov.w	fp, #0
 8004bba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bbe:	f104 021a 	add.w	r2, r4, #26
 8004bc2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004bc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bc6:	eba3 0309 	sub.w	r3, r3, r9
 8004bca:	455b      	cmp	r3, fp
 8004bcc:	dc31      	bgt.n	8004c32 <_printf_float+0x372>
 8004bce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004bd0:	459a      	cmp	sl, r3
 8004bd2:	dc3a      	bgt.n	8004c4a <_printf_float+0x38a>
 8004bd4:	6823      	ldr	r3, [r4, #0]
 8004bd6:	07da      	lsls	r2, r3, #31
 8004bd8:	d437      	bmi.n	8004c4a <_printf_float+0x38a>
 8004bda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004bdc:	ebaa 0903 	sub.w	r9, sl, r3
 8004be0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004be2:	ebaa 0303 	sub.w	r3, sl, r3
 8004be6:	4599      	cmp	r9, r3
 8004be8:	bfa8      	it	ge
 8004bea:	4699      	movge	r9, r3
 8004bec:	f1b9 0f00 	cmp.w	r9, #0
 8004bf0:	dc33      	bgt.n	8004c5a <_printf_float+0x39a>
 8004bf2:	f04f 0800 	mov.w	r8, #0
 8004bf6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bfa:	f104 0b1a 	add.w	fp, r4, #26
 8004bfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004c00:	ebaa 0303 	sub.w	r3, sl, r3
 8004c04:	eba3 0309 	sub.w	r3, r3, r9
 8004c08:	4543      	cmp	r3, r8
 8004c0a:	f77f af7a 	ble.w	8004b02 <_printf_float+0x242>
 8004c0e:	2301      	movs	r3, #1
 8004c10:	465a      	mov	r2, fp
 8004c12:	4631      	mov	r1, r6
 8004c14:	4628      	mov	r0, r5
 8004c16:	47b8      	blx	r7
 8004c18:	3001      	adds	r0, #1
 8004c1a:	f43f aeac 	beq.w	8004976 <_printf_float+0xb6>
 8004c1e:	f108 0801 	add.w	r8, r8, #1
 8004c22:	e7ec      	b.n	8004bfe <_printf_float+0x33e>
 8004c24:	4642      	mov	r2, r8
 8004c26:	4631      	mov	r1, r6
 8004c28:	4628      	mov	r0, r5
 8004c2a:	47b8      	blx	r7
 8004c2c:	3001      	adds	r0, #1
 8004c2e:	d1c2      	bne.n	8004bb6 <_printf_float+0x2f6>
 8004c30:	e6a1      	b.n	8004976 <_printf_float+0xb6>
 8004c32:	2301      	movs	r3, #1
 8004c34:	4631      	mov	r1, r6
 8004c36:	4628      	mov	r0, r5
 8004c38:	920a      	str	r2, [sp, #40]	@ 0x28
 8004c3a:	47b8      	blx	r7
 8004c3c:	3001      	adds	r0, #1
 8004c3e:	f43f ae9a 	beq.w	8004976 <_printf_float+0xb6>
 8004c42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004c44:	f10b 0b01 	add.w	fp, fp, #1
 8004c48:	e7bb      	b.n	8004bc2 <_printf_float+0x302>
 8004c4a:	4631      	mov	r1, r6
 8004c4c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c50:	4628      	mov	r0, r5
 8004c52:	47b8      	blx	r7
 8004c54:	3001      	adds	r0, #1
 8004c56:	d1c0      	bne.n	8004bda <_printf_float+0x31a>
 8004c58:	e68d      	b.n	8004976 <_printf_float+0xb6>
 8004c5a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004c5c:	464b      	mov	r3, r9
 8004c5e:	4631      	mov	r1, r6
 8004c60:	4628      	mov	r0, r5
 8004c62:	4442      	add	r2, r8
 8004c64:	47b8      	blx	r7
 8004c66:	3001      	adds	r0, #1
 8004c68:	d1c3      	bne.n	8004bf2 <_printf_float+0x332>
 8004c6a:	e684      	b.n	8004976 <_printf_float+0xb6>
 8004c6c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004c70:	f1ba 0f01 	cmp.w	sl, #1
 8004c74:	dc01      	bgt.n	8004c7a <_printf_float+0x3ba>
 8004c76:	07db      	lsls	r3, r3, #31
 8004c78:	d536      	bpl.n	8004ce8 <_printf_float+0x428>
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	4642      	mov	r2, r8
 8004c7e:	4631      	mov	r1, r6
 8004c80:	4628      	mov	r0, r5
 8004c82:	47b8      	blx	r7
 8004c84:	3001      	adds	r0, #1
 8004c86:	f43f ae76 	beq.w	8004976 <_printf_float+0xb6>
 8004c8a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c8e:	4631      	mov	r1, r6
 8004c90:	4628      	mov	r0, r5
 8004c92:	47b8      	blx	r7
 8004c94:	3001      	adds	r0, #1
 8004c96:	f43f ae6e 	beq.w	8004976 <_printf_float+0xb6>
 8004c9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004ca6:	f7fb fe7f 	bl	80009a8 <__aeabi_dcmpeq>
 8004caa:	b9c0      	cbnz	r0, 8004cde <_printf_float+0x41e>
 8004cac:	4653      	mov	r3, sl
 8004cae:	f108 0201 	add.w	r2, r8, #1
 8004cb2:	4631      	mov	r1, r6
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	47b8      	blx	r7
 8004cb8:	3001      	adds	r0, #1
 8004cba:	d10c      	bne.n	8004cd6 <_printf_float+0x416>
 8004cbc:	e65b      	b.n	8004976 <_printf_float+0xb6>
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	465a      	mov	r2, fp
 8004cc2:	4631      	mov	r1, r6
 8004cc4:	4628      	mov	r0, r5
 8004cc6:	47b8      	blx	r7
 8004cc8:	3001      	adds	r0, #1
 8004cca:	f43f ae54 	beq.w	8004976 <_printf_float+0xb6>
 8004cce:	f108 0801 	add.w	r8, r8, #1
 8004cd2:	45d0      	cmp	r8, sl
 8004cd4:	dbf3      	blt.n	8004cbe <_printf_float+0x3fe>
 8004cd6:	464b      	mov	r3, r9
 8004cd8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004cdc:	e6e0      	b.n	8004aa0 <_printf_float+0x1e0>
 8004cde:	f04f 0800 	mov.w	r8, #0
 8004ce2:	f104 0b1a 	add.w	fp, r4, #26
 8004ce6:	e7f4      	b.n	8004cd2 <_printf_float+0x412>
 8004ce8:	2301      	movs	r3, #1
 8004cea:	4642      	mov	r2, r8
 8004cec:	e7e1      	b.n	8004cb2 <_printf_float+0x3f2>
 8004cee:	2301      	movs	r3, #1
 8004cf0:	464a      	mov	r2, r9
 8004cf2:	4631      	mov	r1, r6
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	47b8      	blx	r7
 8004cf8:	3001      	adds	r0, #1
 8004cfa:	f43f ae3c 	beq.w	8004976 <_printf_float+0xb6>
 8004cfe:	f108 0801 	add.w	r8, r8, #1
 8004d02:	68e3      	ldr	r3, [r4, #12]
 8004d04:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004d06:	1a5b      	subs	r3, r3, r1
 8004d08:	4543      	cmp	r3, r8
 8004d0a:	dcf0      	bgt.n	8004cee <_printf_float+0x42e>
 8004d0c:	e6fd      	b.n	8004b0a <_printf_float+0x24a>
 8004d0e:	f04f 0800 	mov.w	r8, #0
 8004d12:	f104 0919 	add.w	r9, r4, #25
 8004d16:	e7f4      	b.n	8004d02 <_printf_float+0x442>

08004d18 <_printf_common>:
 8004d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d1c:	4616      	mov	r6, r2
 8004d1e:	4698      	mov	r8, r3
 8004d20:	688a      	ldr	r2, [r1, #8]
 8004d22:	690b      	ldr	r3, [r1, #16]
 8004d24:	4607      	mov	r7, r0
 8004d26:	4293      	cmp	r3, r2
 8004d28:	bfb8      	it	lt
 8004d2a:	4613      	movlt	r3, r2
 8004d2c:	6033      	str	r3, [r6, #0]
 8004d2e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d32:	460c      	mov	r4, r1
 8004d34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d38:	b10a      	cbz	r2, 8004d3e <_printf_common+0x26>
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	6033      	str	r3, [r6, #0]
 8004d3e:	6823      	ldr	r3, [r4, #0]
 8004d40:	0699      	lsls	r1, r3, #26
 8004d42:	bf42      	ittt	mi
 8004d44:	6833      	ldrmi	r3, [r6, #0]
 8004d46:	3302      	addmi	r3, #2
 8004d48:	6033      	strmi	r3, [r6, #0]
 8004d4a:	6825      	ldr	r5, [r4, #0]
 8004d4c:	f015 0506 	ands.w	r5, r5, #6
 8004d50:	d106      	bne.n	8004d60 <_printf_common+0x48>
 8004d52:	f104 0a19 	add.w	sl, r4, #25
 8004d56:	68e3      	ldr	r3, [r4, #12]
 8004d58:	6832      	ldr	r2, [r6, #0]
 8004d5a:	1a9b      	subs	r3, r3, r2
 8004d5c:	42ab      	cmp	r3, r5
 8004d5e:	dc2b      	bgt.n	8004db8 <_printf_common+0xa0>
 8004d60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d64:	6822      	ldr	r2, [r4, #0]
 8004d66:	3b00      	subs	r3, #0
 8004d68:	bf18      	it	ne
 8004d6a:	2301      	movne	r3, #1
 8004d6c:	0692      	lsls	r2, r2, #26
 8004d6e:	d430      	bmi.n	8004dd2 <_printf_common+0xba>
 8004d70:	4641      	mov	r1, r8
 8004d72:	4638      	mov	r0, r7
 8004d74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d78:	47c8      	blx	r9
 8004d7a:	3001      	adds	r0, #1
 8004d7c:	d023      	beq.n	8004dc6 <_printf_common+0xae>
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	6922      	ldr	r2, [r4, #16]
 8004d82:	f003 0306 	and.w	r3, r3, #6
 8004d86:	2b04      	cmp	r3, #4
 8004d88:	bf14      	ite	ne
 8004d8a:	2500      	movne	r5, #0
 8004d8c:	6833      	ldreq	r3, [r6, #0]
 8004d8e:	f04f 0600 	mov.w	r6, #0
 8004d92:	bf08      	it	eq
 8004d94:	68e5      	ldreq	r5, [r4, #12]
 8004d96:	f104 041a 	add.w	r4, r4, #26
 8004d9a:	bf08      	it	eq
 8004d9c:	1aed      	subeq	r5, r5, r3
 8004d9e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004da2:	bf08      	it	eq
 8004da4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004da8:	4293      	cmp	r3, r2
 8004daa:	bfc4      	itt	gt
 8004dac:	1a9b      	subgt	r3, r3, r2
 8004dae:	18ed      	addgt	r5, r5, r3
 8004db0:	42b5      	cmp	r5, r6
 8004db2:	d11a      	bne.n	8004dea <_printf_common+0xd2>
 8004db4:	2000      	movs	r0, #0
 8004db6:	e008      	b.n	8004dca <_printf_common+0xb2>
 8004db8:	2301      	movs	r3, #1
 8004dba:	4652      	mov	r2, sl
 8004dbc:	4641      	mov	r1, r8
 8004dbe:	4638      	mov	r0, r7
 8004dc0:	47c8      	blx	r9
 8004dc2:	3001      	adds	r0, #1
 8004dc4:	d103      	bne.n	8004dce <_printf_common+0xb6>
 8004dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8004dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dce:	3501      	adds	r5, #1
 8004dd0:	e7c1      	b.n	8004d56 <_printf_common+0x3e>
 8004dd2:	2030      	movs	r0, #48	@ 0x30
 8004dd4:	18e1      	adds	r1, r4, r3
 8004dd6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004dda:	1c5a      	adds	r2, r3, #1
 8004ddc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004de0:	4422      	add	r2, r4
 8004de2:	3302      	adds	r3, #2
 8004de4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004de8:	e7c2      	b.n	8004d70 <_printf_common+0x58>
 8004dea:	2301      	movs	r3, #1
 8004dec:	4622      	mov	r2, r4
 8004dee:	4641      	mov	r1, r8
 8004df0:	4638      	mov	r0, r7
 8004df2:	47c8      	blx	r9
 8004df4:	3001      	adds	r0, #1
 8004df6:	d0e6      	beq.n	8004dc6 <_printf_common+0xae>
 8004df8:	3601      	adds	r6, #1
 8004dfa:	e7d9      	b.n	8004db0 <_printf_common+0x98>

08004dfc <_printf_i>:
 8004dfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e00:	7e0f      	ldrb	r7, [r1, #24]
 8004e02:	4691      	mov	r9, r2
 8004e04:	2f78      	cmp	r7, #120	@ 0x78
 8004e06:	4680      	mov	r8, r0
 8004e08:	460c      	mov	r4, r1
 8004e0a:	469a      	mov	sl, r3
 8004e0c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e12:	d807      	bhi.n	8004e24 <_printf_i+0x28>
 8004e14:	2f62      	cmp	r7, #98	@ 0x62
 8004e16:	d80a      	bhi.n	8004e2e <_printf_i+0x32>
 8004e18:	2f00      	cmp	r7, #0
 8004e1a:	f000 80d3 	beq.w	8004fc4 <_printf_i+0x1c8>
 8004e1e:	2f58      	cmp	r7, #88	@ 0x58
 8004e20:	f000 80ba 	beq.w	8004f98 <_printf_i+0x19c>
 8004e24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e2c:	e03a      	b.n	8004ea4 <_printf_i+0xa8>
 8004e2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e32:	2b15      	cmp	r3, #21
 8004e34:	d8f6      	bhi.n	8004e24 <_printf_i+0x28>
 8004e36:	a101      	add	r1, pc, #4	@ (adr r1, 8004e3c <_printf_i+0x40>)
 8004e38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e3c:	08004e95 	.word	0x08004e95
 8004e40:	08004ea9 	.word	0x08004ea9
 8004e44:	08004e25 	.word	0x08004e25
 8004e48:	08004e25 	.word	0x08004e25
 8004e4c:	08004e25 	.word	0x08004e25
 8004e50:	08004e25 	.word	0x08004e25
 8004e54:	08004ea9 	.word	0x08004ea9
 8004e58:	08004e25 	.word	0x08004e25
 8004e5c:	08004e25 	.word	0x08004e25
 8004e60:	08004e25 	.word	0x08004e25
 8004e64:	08004e25 	.word	0x08004e25
 8004e68:	08004fab 	.word	0x08004fab
 8004e6c:	08004ed3 	.word	0x08004ed3
 8004e70:	08004f65 	.word	0x08004f65
 8004e74:	08004e25 	.word	0x08004e25
 8004e78:	08004e25 	.word	0x08004e25
 8004e7c:	08004fcd 	.word	0x08004fcd
 8004e80:	08004e25 	.word	0x08004e25
 8004e84:	08004ed3 	.word	0x08004ed3
 8004e88:	08004e25 	.word	0x08004e25
 8004e8c:	08004e25 	.word	0x08004e25
 8004e90:	08004f6d 	.word	0x08004f6d
 8004e94:	6833      	ldr	r3, [r6, #0]
 8004e96:	1d1a      	adds	r2, r3, #4
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	6032      	str	r2, [r6, #0]
 8004e9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ea0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e09e      	b.n	8004fe6 <_printf_i+0x1ea>
 8004ea8:	6833      	ldr	r3, [r6, #0]
 8004eaa:	6820      	ldr	r0, [r4, #0]
 8004eac:	1d19      	adds	r1, r3, #4
 8004eae:	6031      	str	r1, [r6, #0]
 8004eb0:	0606      	lsls	r6, r0, #24
 8004eb2:	d501      	bpl.n	8004eb8 <_printf_i+0xbc>
 8004eb4:	681d      	ldr	r5, [r3, #0]
 8004eb6:	e003      	b.n	8004ec0 <_printf_i+0xc4>
 8004eb8:	0645      	lsls	r5, r0, #25
 8004eba:	d5fb      	bpl.n	8004eb4 <_printf_i+0xb8>
 8004ebc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ec0:	2d00      	cmp	r5, #0
 8004ec2:	da03      	bge.n	8004ecc <_printf_i+0xd0>
 8004ec4:	232d      	movs	r3, #45	@ 0x2d
 8004ec6:	426d      	negs	r5, r5
 8004ec8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ecc:	230a      	movs	r3, #10
 8004ece:	4859      	ldr	r0, [pc, #356]	@ (8005034 <_printf_i+0x238>)
 8004ed0:	e011      	b.n	8004ef6 <_printf_i+0xfa>
 8004ed2:	6821      	ldr	r1, [r4, #0]
 8004ed4:	6833      	ldr	r3, [r6, #0]
 8004ed6:	0608      	lsls	r0, r1, #24
 8004ed8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004edc:	d402      	bmi.n	8004ee4 <_printf_i+0xe8>
 8004ede:	0649      	lsls	r1, r1, #25
 8004ee0:	bf48      	it	mi
 8004ee2:	b2ad      	uxthmi	r5, r5
 8004ee4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004ee6:	6033      	str	r3, [r6, #0]
 8004ee8:	bf14      	ite	ne
 8004eea:	230a      	movne	r3, #10
 8004eec:	2308      	moveq	r3, #8
 8004eee:	4851      	ldr	r0, [pc, #324]	@ (8005034 <_printf_i+0x238>)
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ef6:	6866      	ldr	r6, [r4, #4]
 8004ef8:	2e00      	cmp	r6, #0
 8004efa:	bfa8      	it	ge
 8004efc:	6821      	ldrge	r1, [r4, #0]
 8004efe:	60a6      	str	r6, [r4, #8]
 8004f00:	bfa4      	itt	ge
 8004f02:	f021 0104 	bicge.w	r1, r1, #4
 8004f06:	6021      	strge	r1, [r4, #0]
 8004f08:	b90d      	cbnz	r5, 8004f0e <_printf_i+0x112>
 8004f0a:	2e00      	cmp	r6, #0
 8004f0c:	d04b      	beq.n	8004fa6 <_printf_i+0x1aa>
 8004f0e:	4616      	mov	r6, r2
 8004f10:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f14:	fb03 5711 	mls	r7, r3, r1, r5
 8004f18:	5dc7      	ldrb	r7, [r0, r7]
 8004f1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f1e:	462f      	mov	r7, r5
 8004f20:	42bb      	cmp	r3, r7
 8004f22:	460d      	mov	r5, r1
 8004f24:	d9f4      	bls.n	8004f10 <_printf_i+0x114>
 8004f26:	2b08      	cmp	r3, #8
 8004f28:	d10b      	bne.n	8004f42 <_printf_i+0x146>
 8004f2a:	6823      	ldr	r3, [r4, #0]
 8004f2c:	07df      	lsls	r7, r3, #31
 8004f2e:	d508      	bpl.n	8004f42 <_printf_i+0x146>
 8004f30:	6923      	ldr	r3, [r4, #16]
 8004f32:	6861      	ldr	r1, [r4, #4]
 8004f34:	4299      	cmp	r1, r3
 8004f36:	bfde      	ittt	le
 8004f38:	2330      	movle	r3, #48	@ 0x30
 8004f3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f42:	1b92      	subs	r2, r2, r6
 8004f44:	6122      	str	r2, [r4, #16]
 8004f46:	464b      	mov	r3, r9
 8004f48:	4621      	mov	r1, r4
 8004f4a:	4640      	mov	r0, r8
 8004f4c:	f8cd a000 	str.w	sl, [sp]
 8004f50:	aa03      	add	r2, sp, #12
 8004f52:	f7ff fee1 	bl	8004d18 <_printf_common>
 8004f56:	3001      	adds	r0, #1
 8004f58:	d14a      	bne.n	8004ff0 <_printf_i+0x1f4>
 8004f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f5e:	b004      	add	sp, #16
 8004f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f64:	6823      	ldr	r3, [r4, #0]
 8004f66:	f043 0320 	orr.w	r3, r3, #32
 8004f6a:	6023      	str	r3, [r4, #0]
 8004f6c:	2778      	movs	r7, #120	@ 0x78
 8004f6e:	4832      	ldr	r0, [pc, #200]	@ (8005038 <_printf_i+0x23c>)
 8004f70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f74:	6823      	ldr	r3, [r4, #0]
 8004f76:	6831      	ldr	r1, [r6, #0]
 8004f78:	061f      	lsls	r7, r3, #24
 8004f7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f7e:	d402      	bmi.n	8004f86 <_printf_i+0x18a>
 8004f80:	065f      	lsls	r7, r3, #25
 8004f82:	bf48      	it	mi
 8004f84:	b2ad      	uxthmi	r5, r5
 8004f86:	6031      	str	r1, [r6, #0]
 8004f88:	07d9      	lsls	r1, r3, #31
 8004f8a:	bf44      	itt	mi
 8004f8c:	f043 0320 	orrmi.w	r3, r3, #32
 8004f90:	6023      	strmi	r3, [r4, #0]
 8004f92:	b11d      	cbz	r5, 8004f9c <_printf_i+0x1a0>
 8004f94:	2310      	movs	r3, #16
 8004f96:	e7ab      	b.n	8004ef0 <_printf_i+0xf4>
 8004f98:	4826      	ldr	r0, [pc, #152]	@ (8005034 <_printf_i+0x238>)
 8004f9a:	e7e9      	b.n	8004f70 <_printf_i+0x174>
 8004f9c:	6823      	ldr	r3, [r4, #0]
 8004f9e:	f023 0320 	bic.w	r3, r3, #32
 8004fa2:	6023      	str	r3, [r4, #0]
 8004fa4:	e7f6      	b.n	8004f94 <_printf_i+0x198>
 8004fa6:	4616      	mov	r6, r2
 8004fa8:	e7bd      	b.n	8004f26 <_printf_i+0x12a>
 8004faa:	6833      	ldr	r3, [r6, #0]
 8004fac:	6825      	ldr	r5, [r4, #0]
 8004fae:	1d18      	adds	r0, r3, #4
 8004fb0:	6961      	ldr	r1, [r4, #20]
 8004fb2:	6030      	str	r0, [r6, #0]
 8004fb4:	062e      	lsls	r6, r5, #24
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	d501      	bpl.n	8004fbe <_printf_i+0x1c2>
 8004fba:	6019      	str	r1, [r3, #0]
 8004fbc:	e002      	b.n	8004fc4 <_printf_i+0x1c8>
 8004fbe:	0668      	lsls	r0, r5, #25
 8004fc0:	d5fb      	bpl.n	8004fba <_printf_i+0x1be>
 8004fc2:	8019      	strh	r1, [r3, #0]
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	4616      	mov	r6, r2
 8004fc8:	6123      	str	r3, [r4, #16]
 8004fca:	e7bc      	b.n	8004f46 <_printf_i+0x14a>
 8004fcc:	6833      	ldr	r3, [r6, #0]
 8004fce:	2100      	movs	r1, #0
 8004fd0:	1d1a      	adds	r2, r3, #4
 8004fd2:	6032      	str	r2, [r6, #0]
 8004fd4:	681e      	ldr	r6, [r3, #0]
 8004fd6:	6862      	ldr	r2, [r4, #4]
 8004fd8:	4630      	mov	r0, r6
 8004fda:	f000 fd1c 	bl	8005a16 <memchr>
 8004fde:	b108      	cbz	r0, 8004fe4 <_printf_i+0x1e8>
 8004fe0:	1b80      	subs	r0, r0, r6
 8004fe2:	6060      	str	r0, [r4, #4]
 8004fe4:	6863      	ldr	r3, [r4, #4]
 8004fe6:	6123      	str	r3, [r4, #16]
 8004fe8:	2300      	movs	r3, #0
 8004fea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fee:	e7aa      	b.n	8004f46 <_printf_i+0x14a>
 8004ff0:	4632      	mov	r2, r6
 8004ff2:	4649      	mov	r1, r9
 8004ff4:	4640      	mov	r0, r8
 8004ff6:	6923      	ldr	r3, [r4, #16]
 8004ff8:	47d0      	blx	sl
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	d0ad      	beq.n	8004f5a <_printf_i+0x15e>
 8004ffe:	6823      	ldr	r3, [r4, #0]
 8005000:	079b      	lsls	r3, r3, #30
 8005002:	d413      	bmi.n	800502c <_printf_i+0x230>
 8005004:	68e0      	ldr	r0, [r4, #12]
 8005006:	9b03      	ldr	r3, [sp, #12]
 8005008:	4298      	cmp	r0, r3
 800500a:	bfb8      	it	lt
 800500c:	4618      	movlt	r0, r3
 800500e:	e7a6      	b.n	8004f5e <_printf_i+0x162>
 8005010:	2301      	movs	r3, #1
 8005012:	4632      	mov	r2, r6
 8005014:	4649      	mov	r1, r9
 8005016:	4640      	mov	r0, r8
 8005018:	47d0      	blx	sl
 800501a:	3001      	adds	r0, #1
 800501c:	d09d      	beq.n	8004f5a <_printf_i+0x15e>
 800501e:	3501      	adds	r5, #1
 8005020:	68e3      	ldr	r3, [r4, #12]
 8005022:	9903      	ldr	r1, [sp, #12]
 8005024:	1a5b      	subs	r3, r3, r1
 8005026:	42ab      	cmp	r3, r5
 8005028:	dcf2      	bgt.n	8005010 <_printf_i+0x214>
 800502a:	e7eb      	b.n	8005004 <_printf_i+0x208>
 800502c:	2500      	movs	r5, #0
 800502e:	f104 0619 	add.w	r6, r4, #25
 8005032:	e7f5      	b.n	8005020 <_printf_i+0x224>
 8005034:	0800ade4 	.word	0x0800ade4
 8005038:	0800adf5 	.word	0x0800adf5

0800503c <_scanf_float>:
 800503c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005040:	b087      	sub	sp, #28
 8005042:	9303      	str	r3, [sp, #12]
 8005044:	688b      	ldr	r3, [r1, #8]
 8005046:	4617      	mov	r7, r2
 8005048:	1e5a      	subs	r2, r3, #1
 800504a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800504e:	bf82      	ittt	hi
 8005050:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005054:	eb03 0b05 	addhi.w	fp, r3, r5
 8005058:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800505c:	460a      	mov	r2, r1
 800505e:	f04f 0500 	mov.w	r5, #0
 8005062:	bf88      	it	hi
 8005064:	608b      	strhi	r3, [r1, #8]
 8005066:	680b      	ldr	r3, [r1, #0]
 8005068:	4680      	mov	r8, r0
 800506a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800506e:	f842 3b1c 	str.w	r3, [r2], #28
 8005072:	460c      	mov	r4, r1
 8005074:	bf98      	it	ls
 8005076:	f04f 0b00 	movls.w	fp, #0
 800507a:	4616      	mov	r6, r2
 800507c:	46aa      	mov	sl, r5
 800507e:	46a9      	mov	r9, r5
 8005080:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005084:	9201      	str	r2, [sp, #4]
 8005086:	9502      	str	r5, [sp, #8]
 8005088:	68a2      	ldr	r2, [r4, #8]
 800508a:	b152      	cbz	r2, 80050a2 <_scanf_float+0x66>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	2b4e      	cmp	r3, #78	@ 0x4e
 8005092:	d865      	bhi.n	8005160 <_scanf_float+0x124>
 8005094:	2b40      	cmp	r3, #64	@ 0x40
 8005096:	d83d      	bhi.n	8005114 <_scanf_float+0xd8>
 8005098:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800509c:	b2c8      	uxtb	r0, r1
 800509e:	280e      	cmp	r0, #14
 80050a0:	d93b      	bls.n	800511a <_scanf_float+0xde>
 80050a2:	f1b9 0f00 	cmp.w	r9, #0
 80050a6:	d003      	beq.n	80050b0 <_scanf_float+0x74>
 80050a8:	6823      	ldr	r3, [r4, #0]
 80050aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050ae:	6023      	str	r3, [r4, #0]
 80050b0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80050b4:	f1ba 0f01 	cmp.w	sl, #1
 80050b8:	f200 8118 	bhi.w	80052ec <_scanf_float+0x2b0>
 80050bc:	9b01      	ldr	r3, [sp, #4]
 80050be:	429e      	cmp	r6, r3
 80050c0:	f200 8109 	bhi.w	80052d6 <_scanf_float+0x29a>
 80050c4:	2001      	movs	r0, #1
 80050c6:	b007      	add	sp, #28
 80050c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050cc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80050d0:	2a0d      	cmp	r2, #13
 80050d2:	d8e6      	bhi.n	80050a2 <_scanf_float+0x66>
 80050d4:	a101      	add	r1, pc, #4	@ (adr r1, 80050dc <_scanf_float+0xa0>)
 80050d6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80050da:	bf00      	nop
 80050dc:	08005223 	.word	0x08005223
 80050e0:	080050a3 	.word	0x080050a3
 80050e4:	080050a3 	.word	0x080050a3
 80050e8:	080050a3 	.word	0x080050a3
 80050ec:	08005283 	.word	0x08005283
 80050f0:	0800525b 	.word	0x0800525b
 80050f4:	080050a3 	.word	0x080050a3
 80050f8:	080050a3 	.word	0x080050a3
 80050fc:	08005231 	.word	0x08005231
 8005100:	080050a3 	.word	0x080050a3
 8005104:	080050a3 	.word	0x080050a3
 8005108:	080050a3 	.word	0x080050a3
 800510c:	080050a3 	.word	0x080050a3
 8005110:	080051e9 	.word	0x080051e9
 8005114:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005118:	e7da      	b.n	80050d0 <_scanf_float+0x94>
 800511a:	290e      	cmp	r1, #14
 800511c:	d8c1      	bhi.n	80050a2 <_scanf_float+0x66>
 800511e:	a001      	add	r0, pc, #4	@ (adr r0, 8005124 <_scanf_float+0xe8>)
 8005120:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005124:	080051d9 	.word	0x080051d9
 8005128:	080050a3 	.word	0x080050a3
 800512c:	080051d9 	.word	0x080051d9
 8005130:	0800526f 	.word	0x0800526f
 8005134:	080050a3 	.word	0x080050a3
 8005138:	08005181 	.word	0x08005181
 800513c:	080051bf 	.word	0x080051bf
 8005140:	080051bf 	.word	0x080051bf
 8005144:	080051bf 	.word	0x080051bf
 8005148:	080051bf 	.word	0x080051bf
 800514c:	080051bf 	.word	0x080051bf
 8005150:	080051bf 	.word	0x080051bf
 8005154:	080051bf 	.word	0x080051bf
 8005158:	080051bf 	.word	0x080051bf
 800515c:	080051bf 	.word	0x080051bf
 8005160:	2b6e      	cmp	r3, #110	@ 0x6e
 8005162:	d809      	bhi.n	8005178 <_scanf_float+0x13c>
 8005164:	2b60      	cmp	r3, #96	@ 0x60
 8005166:	d8b1      	bhi.n	80050cc <_scanf_float+0x90>
 8005168:	2b54      	cmp	r3, #84	@ 0x54
 800516a:	d07b      	beq.n	8005264 <_scanf_float+0x228>
 800516c:	2b59      	cmp	r3, #89	@ 0x59
 800516e:	d198      	bne.n	80050a2 <_scanf_float+0x66>
 8005170:	2d07      	cmp	r5, #7
 8005172:	d196      	bne.n	80050a2 <_scanf_float+0x66>
 8005174:	2508      	movs	r5, #8
 8005176:	e02c      	b.n	80051d2 <_scanf_float+0x196>
 8005178:	2b74      	cmp	r3, #116	@ 0x74
 800517a:	d073      	beq.n	8005264 <_scanf_float+0x228>
 800517c:	2b79      	cmp	r3, #121	@ 0x79
 800517e:	e7f6      	b.n	800516e <_scanf_float+0x132>
 8005180:	6821      	ldr	r1, [r4, #0]
 8005182:	05c8      	lsls	r0, r1, #23
 8005184:	d51b      	bpl.n	80051be <_scanf_float+0x182>
 8005186:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800518a:	6021      	str	r1, [r4, #0]
 800518c:	f109 0901 	add.w	r9, r9, #1
 8005190:	f1bb 0f00 	cmp.w	fp, #0
 8005194:	d003      	beq.n	800519e <_scanf_float+0x162>
 8005196:	3201      	adds	r2, #1
 8005198:	f10b 3bff 	add.w	fp, fp, #4294967295
 800519c:	60a2      	str	r2, [r4, #8]
 800519e:	68a3      	ldr	r3, [r4, #8]
 80051a0:	3b01      	subs	r3, #1
 80051a2:	60a3      	str	r3, [r4, #8]
 80051a4:	6923      	ldr	r3, [r4, #16]
 80051a6:	3301      	adds	r3, #1
 80051a8:	6123      	str	r3, [r4, #16]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	3b01      	subs	r3, #1
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	607b      	str	r3, [r7, #4]
 80051b2:	f340 8087 	ble.w	80052c4 <_scanf_float+0x288>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	3301      	adds	r3, #1
 80051ba:	603b      	str	r3, [r7, #0]
 80051bc:	e764      	b.n	8005088 <_scanf_float+0x4c>
 80051be:	eb1a 0105 	adds.w	r1, sl, r5
 80051c2:	f47f af6e 	bne.w	80050a2 <_scanf_float+0x66>
 80051c6:	460d      	mov	r5, r1
 80051c8:	468a      	mov	sl, r1
 80051ca:	6822      	ldr	r2, [r4, #0]
 80051cc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80051d0:	6022      	str	r2, [r4, #0]
 80051d2:	f806 3b01 	strb.w	r3, [r6], #1
 80051d6:	e7e2      	b.n	800519e <_scanf_float+0x162>
 80051d8:	6822      	ldr	r2, [r4, #0]
 80051da:	0610      	lsls	r0, r2, #24
 80051dc:	f57f af61 	bpl.w	80050a2 <_scanf_float+0x66>
 80051e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051e4:	6022      	str	r2, [r4, #0]
 80051e6:	e7f4      	b.n	80051d2 <_scanf_float+0x196>
 80051e8:	f1ba 0f00 	cmp.w	sl, #0
 80051ec:	d10e      	bne.n	800520c <_scanf_float+0x1d0>
 80051ee:	f1b9 0f00 	cmp.w	r9, #0
 80051f2:	d10e      	bne.n	8005212 <_scanf_float+0x1d6>
 80051f4:	6822      	ldr	r2, [r4, #0]
 80051f6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80051fa:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80051fe:	d108      	bne.n	8005212 <_scanf_float+0x1d6>
 8005200:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005204:	f04f 0a01 	mov.w	sl, #1
 8005208:	6022      	str	r2, [r4, #0]
 800520a:	e7e2      	b.n	80051d2 <_scanf_float+0x196>
 800520c:	f1ba 0f02 	cmp.w	sl, #2
 8005210:	d055      	beq.n	80052be <_scanf_float+0x282>
 8005212:	2d01      	cmp	r5, #1
 8005214:	d002      	beq.n	800521c <_scanf_float+0x1e0>
 8005216:	2d04      	cmp	r5, #4
 8005218:	f47f af43 	bne.w	80050a2 <_scanf_float+0x66>
 800521c:	3501      	adds	r5, #1
 800521e:	b2ed      	uxtb	r5, r5
 8005220:	e7d7      	b.n	80051d2 <_scanf_float+0x196>
 8005222:	f1ba 0f01 	cmp.w	sl, #1
 8005226:	f47f af3c 	bne.w	80050a2 <_scanf_float+0x66>
 800522a:	f04f 0a02 	mov.w	sl, #2
 800522e:	e7d0      	b.n	80051d2 <_scanf_float+0x196>
 8005230:	b97d      	cbnz	r5, 8005252 <_scanf_float+0x216>
 8005232:	f1b9 0f00 	cmp.w	r9, #0
 8005236:	f47f af37 	bne.w	80050a8 <_scanf_float+0x6c>
 800523a:	6822      	ldr	r2, [r4, #0]
 800523c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005240:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005244:	f040 8103 	bne.w	800544e <_scanf_float+0x412>
 8005248:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800524c:	2501      	movs	r5, #1
 800524e:	6022      	str	r2, [r4, #0]
 8005250:	e7bf      	b.n	80051d2 <_scanf_float+0x196>
 8005252:	2d03      	cmp	r5, #3
 8005254:	d0e2      	beq.n	800521c <_scanf_float+0x1e0>
 8005256:	2d05      	cmp	r5, #5
 8005258:	e7de      	b.n	8005218 <_scanf_float+0x1dc>
 800525a:	2d02      	cmp	r5, #2
 800525c:	f47f af21 	bne.w	80050a2 <_scanf_float+0x66>
 8005260:	2503      	movs	r5, #3
 8005262:	e7b6      	b.n	80051d2 <_scanf_float+0x196>
 8005264:	2d06      	cmp	r5, #6
 8005266:	f47f af1c 	bne.w	80050a2 <_scanf_float+0x66>
 800526a:	2507      	movs	r5, #7
 800526c:	e7b1      	b.n	80051d2 <_scanf_float+0x196>
 800526e:	6822      	ldr	r2, [r4, #0]
 8005270:	0591      	lsls	r1, r2, #22
 8005272:	f57f af16 	bpl.w	80050a2 <_scanf_float+0x66>
 8005276:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800527a:	6022      	str	r2, [r4, #0]
 800527c:	f8cd 9008 	str.w	r9, [sp, #8]
 8005280:	e7a7      	b.n	80051d2 <_scanf_float+0x196>
 8005282:	6822      	ldr	r2, [r4, #0]
 8005284:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005288:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800528c:	d006      	beq.n	800529c <_scanf_float+0x260>
 800528e:	0550      	lsls	r0, r2, #21
 8005290:	f57f af07 	bpl.w	80050a2 <_scanf_float+0x66>
 8005294:	f1b9 0f00 	cmp.w	r9, #0
 8005298:	f000 80d9 	beq.w	800544e <_scanf_float+0x412>
 800529c:	0591      	lsls	r1, r2, #22
 800529e:	bf58      	it	pl
 80052a0:	9902      	ldrpl	r1, [sp, #8]
 80052a2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80052a6:	bf58      	it	pl
 80052a8:	eba9 0101 	subpl.w	r1, r9, r1
 80052ac:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80052b0:	f04f 0900 	mov.w	r9, #0
 80052b4:	bf58      	it	pl
 80052b6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80052ba:	6022      	str	r2, [r4, #0]
 80052bc:	e789      	b.n	80051d2 <_scanf_float+0x196>
 80052be:	f04f 0a03 	mov.w	sl, #3
 80052c2:	e786      	b.n	80051d2 <_scanf_float+0x196>
 80052c4:	4639      	mov	r1, r7
 80052c6:	4640      	mov	r0, r8
 80052c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80052cc:	4798      	blx	r3
 80052ce:	2800      	cmp	r0, #0
 80052d0:	f43f aeda 	beq.w	8005088 <_scanf_float+0x4c>
 80052d4:	e6e5      	b.n	80050a2 <_scanf_float+0x66>
 80052d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052da:	463a      	mov	r2, r7
 80052dc:	4640      	mov	r0, r8
 80052de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80052e2:	4798      	blx	r3
 80052e4:	6923      	ldr	r3, [r4, #16]
 80052e6:	3b01      	subs	r3, #1
 80052e8:	6123      	str	r3, [r4, #16]
 80052ea:	e6e7      	b.n	80050bc <_scanf_float+0x80>
 80052ec:	1e6b      	subs	r3, r5, #1
 80052ee:	2b06      	cmp	r3, #6
 80052f0:	d824      	bhi.n	800533c <_scanf_float+0x300>
 80052f2:	2d02      	cmp	r5, #2
 80052f4:	d836      	bhi.n	8005364 <_scanf_float+0x328>
 80052f6:	9b01      	ldr	r3, [sp, #4]
 80052f8:	429e      	cmp	r6, r3
 80052fa:	f67f aee3 	bls.w	80050c4 <_scanf_float+0x88>
 80052fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005302:	463a      	mov	r2, r7
 8005304:	4640      	mov	r0, r8
 8005306:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800530a:	4798      	blx	r3
 800530c:	6923      	ldr	r3, [r4, #16]
 800530e:	3b01      	subs	r3, #1
 8005310:	6123      	str	r3, [r4, #16]
 8005312:	e7f0      	b.n	80052f6 <_scanf_float+0x2ba>
 8005314:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005318:	463a      	mov	r2, r7
 800531a:	4640      	mov	r0, r8
 800531c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005320:	4798      	blx	r3
 8005322:	6923      	ldr	r3, [r4, #16]
 8005324:	3b01      	subs	r3, #1
 8005326:	6123      	str	r3, [r4, #16]
 8005328:	f10a 3aff 	add.w	sl, sl, #4294967295
 800532c:	fa5f fa8a 	uxtb.w	sl, sl
 8005330:	f1ba 0f02 	cmp.w	sl, #2
 8005334:	d1ee      	bne.n	8005314 <_scanf_float+0x2d8>
 8005336:	3d03      	subs	r5, #3
 8005338:	b2ed      	uxtb	r5, r5
 800533a:	1b76      	subs	r6, r6, r5
 800533c:	6823      	ldr	r3, [r4, #0]
 800533e:	05da      	lsls	r2, r3, #23
 8005340:	d530      	bpl.n	80053a4 <_scanf_float+0x368>
 8005342:	055b      	lsls	r3, r3, #21
 8005344:	d511      	bpl.n	800536a <_scanf_float+0x32e>
 8005346:	9b01      	ldr	r3, [sp, #4]
 8005348:	429e      	cmp	r6, r3
 800534a:	f67f aebb 	bls.w	80050c4 <_scanf_float+0x88>
 800534e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005352:	463a      	mov	r2, r7
 8005354:	4640      	mov	r0, r8
 8005356:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800535a:	4798      	blx	r3
 800535c:	6923      	ldr	r3, [r4, #16]
 800535e:	3b01      	subs	r3, #1
 8005360:	6123      	str	r3, [r4, #16]
 8005362:	e7f0      	b.n	8005346 <_scanf_float+0x30a>
 8005364:	46aa      	mov	sl, r5
 8005366:	46b3      	mov	fp, r6
 8005368:	e7de      	b.n	8005328 <_scanf_float+0x2ec>
 800536a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800536e:	6923      	ldr	r3, [r4, #16]
 8005370:	2965      	cmp	r1, #101	@ 0x65
 8005372:	f103 33ff 	add.w	r3, r3, #4294967295
 8005376:	f106 35ff 	add.w	r5, r6, #4294967295
 800537a:	6123      	str	r3, [r4, #16]
 800537c:	d00c      	beq.n	8005398 <_scanf_float+0x35c>
 800537e:	2945      	cmp	r1, #69	@ 0x45
 8005380:	d00a      	beq.n	8005398 <_scanf_float+0x35c>
 8005382:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005386:	463a      	mov	r2, r7
 8005388:	4640      	mov	r0, r8
 800538a:	4798      	blx	r3
 800538c:	6923      	ldr	r3, [r4, #16]
 800538e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005392:	3b01      	subs	r3, #1
 8005394:	1eb5      	subs	r5, r6, #2
 8005396:	6123      	str	r3, [r4, #16]
 8005398:	463a      	mov	r2, r7
 800539a:	4640      	mov	r0, r8
 800539c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80053a0:	4798      	blx	r3
 80053a2:	462e      	mov	r6, r5
 80053a4:	6822      	ldr	r2, [r4, #0]
 80053a6:	f012 0210 	ands.w	r2, r2, #16
 80053aa:	d001      	beq.n	80053b0 <_scanf_float+0x374>
 80053ac:	2000      	movs	r0, #0
 80053ae:	e68a      	b.n	80050c6 <_scanf_float+0x8a>
 80053b0:	7032      	strb	r2, [r6, #0]
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80053b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053bc:	d11c      	bne.n	80053f8 <_scanf_float+0x3bc>
 80053be:	9b02      	ldr	r3, [sp, #8]
 80053c0:	454b      	cmp	r3, r9
 80053c2:	eba3 0209 	sub.w	r2, r3, r9
 80053c6:	d123      	bne.n	8005410 <_scanf_float+0x3d4>
 80053c8:	2200      	movs	r2, #0
 80053ca:	4640      	mov	r0, r8
 80053cc:	9901      	ldr	r1, [sp, #4]
 80053ce:	f002 fd33 	bl	8007e38 <_strtod_r>
 80053d2:	9b03      	ldr	r3, [sp, #12]
 80053d4:	6825      	ldr	r5, [r4, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f015 0f02 	tst.w	r5, #2
 80053dc:	4606      	mov	r6, r0
 80053de:	460f      	mov	r7, r1
 80053e0:	f103 0204 	add.w	r2, r3, #4
 80053e4:	d01f      	beq.n	8005426 <_scanf_float+0x3ea>
 80053e6:	9903      	ldr	r1, [sp, #12]
 80053e8:	600a      	str	r2, [r1, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	e9c3 6700 	strd	r6, r7, [r3]
 80053f0:	68e3      	ldr	r3, [r4, #12]
 80053f2:	3301      	adds	r3, #1
 80053f4:	60e3      	str	r3, [r4, #12]
 80053f6:	e7d9      	b.n	80053ac <_scanf_float+0x370>
 80053f8:	9b04      	ldr	r3, [sp, #16]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d0e4      	beq.n	80053c8 <_scanf_float+0x38c>
 80053fe:	9905      	ldr	r1, [sp, #20]
 8005400:	230a      	movs	r3, #10
 8005402:	4640      	mov	r0, r8
 8005404:	3101      	adds	r1, #1
 8005406:	f002 fd97 	bl	8007f38 <_strtol_r>
 800540a:	9b04      	ldr	r3, [sp, #16]
 800540c:	9e05      	ldr	r6, [sp, #20]
 800540e:	1ac2      	subs	r2, r0, r3
 8005410:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005414:	429e      	cmp	r6, r3
 8005416:	bf28      	it	cs
 8005418:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800541c:	4630      	mov	r0, r6
 800541e:	490d      	ldr	r1, [pc, #52]	@ (8005454 <_scanf_float+0x418>)
 8005420:	f000 f982 	bl	8005728 <siprintf>
 8005424:	e7d0      	b.n	80053c8 <_scanf_float+0x38c>
 8005426:	076d      	lsls	r5, r5, #29
 8005428:	d4dd      	bmi.n	80053e6 <_scanf_float+0x3aa>
 800542a:	9d03      	ldr	r5, [sp, #12]
 800542c:	602a      	str	r2, [r5, #0]
 800542e:	681d      	ldr	r5, [r3, #0]
 8005430:	4602      	mov	r2, r0
 8005432:	460b      	mov	r3, r1
 8005434:	f7fb faea 	bl	8000a0c <__aeabi_dcmpun>
 8005438:	b120      	cbz	r0, 8005444 <_scanf_float+0x408>
 800543a:	4807      	ldr	r0, [pc, #28]	@ (8005458 <_scanf_float+0x41c>)
 800543c:	f000 fb08 	bl	8005a50 <nanf>
 8005440:	6028      	str	r0, [r5, #0]
 8005442:	e7d5      	b.n	80053f0 <_scanf_float+0x3b4>
 8005444:	4630      	mov	r0, r6
 8005446:	4639      	mov	r1, r7
 8005448:	f7fb fb3e 	bl	8000ac8 <__aeabi_d2f>
 800544c:	e7f8      	b.n	8005440 <_scanf_float+0x404>
 800544e:	f04f 0900 	mov.w	r9, #0
 8005452:	e62d      	b.n	80050b0 <_scanf_float+0x74>
 8005454:	0800ae06 	.word	0x0800ae06
 8005458:	0800b19d 	.word	0x0800b19d

0800545c <std>:
 800545c:	2300      	movs	r3, #0
 800545e:	b510      	push	{r4, lr}
 8005460:	4604      	mov	r4, r0
 8005462:	e9c0 3300 	strd	r3, r3, [r0]
 8005466:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800546a:	6083      	str	r3, [r0, #8]
 800546c:	8181      	strh	r1, [r0, #12]
 800546e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005470:	81c2      	strh	r2, [r0, #14]
 8005472:	6183      	str	r3, [r0, #24]
 8005474:	4619      	mov	r1, r3
 8005476:	2208      	movs	r2, #8
 8005478:	305c      	adds	r0, #92	@ 0x5c
 800547a:	f000 fa4d 	bl	8005918 <memset>
 800547e:	4b0d      	ldr	r3, [pc, #52]	@ (80054b4 <std+0x58>)
 8005480:	6224      	str	r4, [r4, #32]
 8005482:	6263      	str	r3, [r4, #36]	@ 0x24
 8005484:	4b0c      	ldr	r3, [pc, #48]	@ (80054b8 <std+0x5c>)
 8005486:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005488:	4b0c      	ldr	r3, [pc, #48]	@ (80054bc <std+0x60>)
 800548a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800548c:	4b0c      	ldr	r3, [pc, #48]	@ (80054c0 <std+0x64>)
 800548e:	6323      	str	r3, [r4, #48]	@ 0x30
 8005490:	4b0c      	ldr	r3, [pc, #48]	@ (80054c4 <std+0x68>)
 8005492:	429c      	cmp	r4, r3
 8005494:	d006      	beq.n	80054a4 <std+0x48>
 8005496:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800549a:	4294      	cmp	r4, r2
 800549c:	d002      	beq.n	80054a4 <std+0x48>
 800549e:	33d0      	adds	r3, #208	@ 0xd0
 80054a0:	429c      	cmp	r4, r3
 80054a2:	d105      	bne.n	80054b0 <std+0x54>
 80054a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80054a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054ac:	f000 bab0 	b.w	8005a10 <__retarget_lock_init_recursive>
 80054b0:	bd10      	pop	{r4, pc}
 80054b2:	bf00      	nop
 80054b4:	08005769 	.word	0x08005769
 80054b8:	0800578b 	.word	0x0800578b
 80054bc:	080057c3 	.word	0x080057c3
 80054c0:	080057e7 	.word	0x080057e7
 80054c4:	20004378 	.word	0x20004378

080054c8 <stdio_exit_handler>:
 80054c8:	4a02      	ldr	r2, [pc, #8]	@ (80054d4 <stdio_exit_handler+0xc>)
 80054ca:	4903      	ldr	r1, [pc, #12]	@ (80054d8 <stdio_exit_handler+0x10>)
 80054cc:	4803      	ldr	r0, [pc, #12]	@ (80054dc <stdio_exit_handler+0x14>)
 80054ce:	f000 b869 	b.w	80055a4 <_fwalk_sglue>
 80054d2:	bf00      	nop
 80054d4:	20000030 	.word	0x20000030
 80054d8:	0800856d 	.word	0x0800856d
 80054dc:	20000040 	.word	0x20000040

080054e0 <cleanup_stdio>:
 80054e0:	6841      	ldr	r1, [r0, #4]
 80054e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005514 <cleanup_stdio+0x34>)
 80054e4:	b510      	push	{r4, lr}
 80054e6:	4299      	cmp	r1, r3
 80054e8:	4604      	mov	r4, r0
 80054ea:	d001      	beq.n	80054f0 <cleanup_stdio+0x10>
 80054ec:	f003 f83e 	bl	800856c <_fflush_r>
 80054f0:	68a1      	ldr	r1, [r4, #8]
 80054f2:	4b09      	ldr	r3, [pc, #36]	@ (8005518 <cleanup_stdio+0x38>)
 80054f4:	4299      	cmp	r1, r3
 80054f6:	d002      	beq.n	80054fe <cleanup_stdio+0x1e>
 80054f8:	4620      	mov	r0, r4
 80054fa:	f003 f837 	bl	800856c <_fflush_r>
 80054fe:	68e1      	ldr	r1, [r4, #12]
 8005500:	4b06      	ldr	r3, [pc, #24]	@ (800551c <cleanup_stdio+0x3c>)
 8005502:	4299      	cmp	r1, r3
 8005504:	d004      	beq.n	8005510 <cleanup_stdio+0x30>
 8005506:	4620      	mov	r0, r4
 8005508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800550c:	f003 b82e 	b.w	800856c <_fflush_r>
 8005510:	bd10      	pop	{r4, pc}
 8005512:	bf00      	nop
 8005514:	20004378 	.word	0x20004378
 8005518:	200043e0 	.word	0x200043e0
 800551c:	20004448 	.word	0x20004448

08005520 <global_stdio_init.part.0>:
 8005520:	b510      	push	{r4, lr}
 8005522:	4b0b      	ldr	r3, [pc, #44]	@ (8005550 <global_stdio_init.part.0+0x30>)
 8005524:	4c0b      	ldr	r4, [pc, #44]	@ (8005554 <global_stdio_init.part.0+0x34>)
 8005526:	4a0c      	ldr	r2, [pc, #48]	@ (8005558 <global_stdio_init.part.0+0x38>)
 8005528:	4620      	mov	r0, r4
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	2104      	movs	r1, #4
 800552e:	2200      	movs	r2, #0
 8005530:	f7ff ff94 	bl	800545c <std>
 8005534:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005538:	2201      	movs	r2, #1
 800553a:	2109      	movs	r1, #9
 800553c:	f7ff ff8e 	bl	800545c <std>
 8005540:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005544:	2202      	movs	r2, #2
 8005546:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800554a:	2112      	movs	r1, #18
 800554c:	f7ff bf86 	b.w	800545c <std>
 8005550:	200044b0 	.word	0x200044b0
 8005554:	20004378 	.word	0x20004378
 8005558:	080054c9 	.word	0x080054c9

0800555c <__sfp_lock_acquire>:
 800555c:	4801      	ldr	r0, [pc, #4]	@ (8005564 <__sfp_lock_acquire+0x8>)
 800555e:	f000 ba58 	b.w	8005a12 <__retarget_lock_acquire_recursive>
 8005562:	bf00      	nop
 8005564:	200044b9 	.word	0x200044b9

08005568 <__sfp_lock_release>:
 8005568:	4801      	ldr	r0, [pc, #4]	@ (8005570 <__sfp_lock_release+0x8>)
 800556a:	f000 ba53 	b.w	8005a14 <__retarget_lock_release_recursive>
 800556e:	bf00      	nop
 8005570:	200044b9 	.word	0x200044b9

08005574 <__sinit>:
 8005574:	b510      	push	{r4, lr}
 8005576:	4604      	mov	r4, r0
 8005578:	f7ff fff0 	bl	800555c <__sfp_lock_acquire>
 800557c:	6a23      	ldr	r3, [r4, #32]
 800557e:	b11b      	cbz	r3, 8005588 <__sinit+0x14>
 8005580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005584:	f7ff bff0 	b.w	8005568 <__sfp_lock_release>
 8005588:	4b04      	ldr	r3, [pc, #16]	@ (800559c <__sinit+0x28>)
 800558a:	6223      	str	r3, [r4, #32]
 800558c:	4b04      	ldr	r3, [pc, #16]	@ (80055a0 <__sinit+0x2c>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d1f5      	bne.n	8005580 <__sinit+0xc>
 8005594:	f7ff ffc4 	bl	8005520 <global_stdio_init.part.0>
 8005598:	e7f2      	b.n	8005580 <__sinit+0xc>
 800559a:	bf00      	nop
 800559c:	080054e1 	.word	0x080054e1
 80055a0:	200044b0 	.word	0x200044b0

080055a4 <_fwalk_sglue>:
 80055a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055a8:	4607      	mov	r7, r0
 80055aa:	4688      	mov	r8, r1
 80055ac:	4614      	mov	r4, r2
 80055ae:	2600      	movs	r6, #0
 80055b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80055b4:	f1b9 0901 	subs.w	r9, r9, #1
 80055b8:	d505      	bpl.n	80055c6 <_fwalk_sglue+0x22>
 80055ba:	6824      	ldr	r4, [r4, #0]
 80055bc:	2c00      	cmp	r4, #0
 80055be:	d1f7      	bne.n	80055b0 <_fwalk_sglue+0xc>
 80055c0:	4630      	mov	r0, r6
 80055c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055c6:	89ab      	ldrh	r3, [r5, #12]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d907      	bls.n	80055dc <_fwalk_sglue+0x38>
 80055cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055d0:	3301      	adds	r3, #1
 80055d2:	d003      	beq.n	80055dc <_fwalk_sglue+0x38>
 80055d4:	4629      	mov	r1, r5
 80055d6:	4638      	mov	r0, r7
 80055d8:	47c0      	blx	r8
 80055da:	4306      	orrs	r6, r0
 80055dc:	3568      	adds	r5, #104	@ 0x68
 80055de:	e7e9      	b.n	80055b4 <_fwalk_sglue+0x10>

080055e0 <iprintf>:
 80055e0:	b40f      	push	{r0, r1, r2, r3}
 80055e2:	b507      	push	{r0, r1, r2, lr}
 80055e4:	4906      	ldr	r1, [pc, #24]	@ (8005600 <iprintf+0x20>)
 80055e6:	ab04      	add	r3, sp, #16
 80055e8:	6808      	ldr	r0, [r1, #0]
 80055ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80055ee:	6881      	ldr	r1, [r0, #8]
 80055f0:	9301      	str	r3, [sp, #4]
 80055f2:	f002 fe23 	bl	800823c <_vfiprintf_r>
 80055f6:	b003      	add	sp, #12
 80055f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80055fc:	b004      	add	sp, #16
 80055fe:	4770      	bx	lr
 8005600:	2000003c 	.word	0x2000003c

08005604 <_puts_r>:
 8005604:	6a03      	ldr	r3, [r0, #32]
 8005606:	b570      	push	{r4, r5, r6, lr}
 8005608:	4605      	mov	r5, r0
 800560a:	460e      	mov	r6, r1
 800560c:	6884      	ldr	r4, [r0, #8]
 800560e:	b90b      	cbnz	r3, 8005614 <_puts_r+0x10>
 8005610:	f7ff ffb0 	bl	8005574 <__sinit>
 8005614:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005616:	07db      	lsls	r3, r3, #31
 8005618:	d405      	bmi.n	8005626 <_puts_r+0x22>
 800561a:	89a3      	ldrh	r3, [r4, #12]
 800561c:	0598      	lsls	r0, r3, #22
 800561e:	d402      	bmi.n	8005626 <_puts_r+0x22>
 8005620:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005622:	f000 f9f6 	bl	8005a12 <__retarget_lock_acquire_recursive>
 8005626:	89a3      	ldrh	r3, [r4, #12]
 8005628:	0719      	lsls	r1, r3, #28
 800562a:	d502      	bpl.n	8005632 <_puts_r+0x2e>
 800562c:	6923      	ldr	r3, [r4, #16]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d135      	bne.n	800569e <_puts_r+0x9a>
 8005632:	4621      	mov	r1, r4
 8005634:	4628      	mov	r0, r5
 8005636:	f000 f919 	bl	800586c <__swsetup_r>
 800563a:	b380      	cbz	r0, 800569e <_puts_r+0x9a>
 800563c:	f04f 35ff 	mov.w	r5, #4294967295
 8005640:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005642:	07da      	lsls	r2, r3, #31
 8005644:	d405      	bmi.n	8005652 <_puts_r+0x4e>
 8005646:	89a3      	ldrh	r3, [r4, #12]
 8005648:	059b      	lsls	r3, r3, #22
 800564a:	d402      	bmi.n	8005652 <_puts_r+0x4e>
 800564c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800564e:	f000 f9e1 	bl	8005a14 <__retarget_lock_release_recursive>
 8005652:	4628      	mov	r0, r5
 8005654:	bd70      	pop	{r4, r5, r6, pc}
 8005656:	2b00      	cmp	r3, #0
 8005658:	da04      	bge.n	8005664 <_puts_r+0x60>
 800565a:	69a2      	ldr	r2, [r4, #24]
 800565c:	429a      	cmp	r2, r3
 800565e:	dc17      	bgt.n	8005690 <_puts_r+0x8c>
 8005660:	290a      	cmp	r1, #10
 8005662:	d015      	beq.n	8005690 <_puts_r+0x8c>
 8005664:	6823      	ldr	r3, [r4, #0]
 8005666:	1c5a      	adds	r2, r3, #1
 8005668:	6022      	str	r2, [r4, #0]
 800566a:	7019      	strb	r1, [r3, #0]
 800566c:	68a3      	ldr	r3, [r4, #8]
 800566e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005672:	3b01      	subs	r3, #1
 8005674:	60a3      	str	r3, [r4, #8]
 8005676:	2900      	cmp	r1, #0
 8005678:	d1ed      	bne.n	8005656 <_puts_r+0x52>
 800567a:	2b00      	cmp	r3, #0
 800567c:	da11      	bge.n	80056a2 <_puts_r+0x9e>
 800567e:	4622      	mov	r2, r4
 8005680:	210a      	movs	r1, #10
 8005682:	4628      	mov	r0, r5
 8005684:	f000 f8b3 	bl	80057ee <__swbuf_r>
 8005688:	3001      	adds	r0, #1
 800568a:	d0d7      	beq.n	800563c <_puts_r+0x38>
 800568c:	250a      	movs	r5, #10
 800568e:	e7d7      	b.n	8005640 <_puts_r+0x3c>
 8005690:	4622      	mov	r2, r4
 8005692:	4628      	mov	r0, r5
 8005694:	f000 f8ab 	bl	80057ee <__swbuf_r>
 8005698:	3001      	adds	r0, #1
 800569a:	d1e7      	bne.n	800566c <_puts_r+0x68>
 800569c:	e7ce      	b.n	800563c <_puts_r+0x38>
 800569e:	3e01      	subs	r6, #1
 80056a0:	e7e4      	b.n	800566c <_puts_r+0x68>
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	6022      	str	r2, [r4, #0]
 80056a8:	220a      	movs	r2, #10
 80056aa:	701a      	strb	r2, [r3, #0]
 80056ac:	e7ee      	b.n	800568c <_puts_r+0x88>
	...

080056b0 <puts>:
 80056b0:	4b02      	ldr	r3, [pc, #8]	@ (80056bc <puts+0xc>)
 80056b2:	4601      	mov	r1, r0
 80056b4:	6818      	ldr	r0, [r3, #0]
 80056b6:	f7ff bfa5 	b.w	8005604 <_puts_r>
 80056ba:	bf00      	nop
 80056bc:	2000003c 	.word	0x2000003c

080056c0 <sniprintf>:
 80056c0:	b40c      	push	{r2, r3}
 80056c2:	b530      	push	{r4, r5, lr}
 80056c4:	4b17      	ldr	r3, [pc, #92]	@ (8005724 <sniprintf+0x64>)
 80056c6:	1e0c      	subs	r4, r1, #0
 80056c8:	681d      	ldr	r5, [r3, #0]
 80056ca:	b09d      	sub	sp, #116	@ 0x74
 80056cc:	da08      	bge.n	80056e0 <sniprintf+0x20>
 80056ce:	238b      	movs	r3, #139	@ 0x8b
 80056d0:	f04f 30ff 	mov.w	r0, #4294967295
 80056d4:	602b      	str	r3, [r5, #0]
 80056d6:	b01d      	add	sp, #116	@ 0x74
 80056d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80056dc:	b002      	add	sp, #8
 80056de:	4770      	bx	lr
 80056e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80056e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80056e8:	bf0c      	ite	eq
 80056ea:	4623      	moveq	r3, r4
 80056ec:	f104 33ff 	addne.w	r3, r4, #4294967295
 80056f0:	9304      	str	r3, [sp, #16]
 80056f2:	9307      	str	r3, [sp, #28]
 80056f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80056f8:	9002      	str	r0, [sp, #8]
 80056fa:	9006      	str	r0, [sp, #24]
 80056fc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005700:	4628      	mov	r0, r5
 8005702:	ab21      	add	r3, sp, #132	@ 0x84
 8005704:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005706:	a902      	add	r1, sp, #8
 8005708:	9301      	str	r3, [sp, #4]
 800570a:	f002 fc73 	bl	8007ff4 <_svfiprintf_r>
 800570e:	1c43      	adds	r3, r0, #1
 8005710:	bfbc      	itt	lt
 8005712:	238b      	movlt	r3, #139	@ 0x8b
 8005714:	602b      	strlt	r3, [r5, #0]
 8005716:	2c00      	cmp	r4, #0
 8005718:	d0dd      	beq.n	80056d6 <sniprintf+0x16>
 800571a:	2200      	movs	r2, #0
 800571c:	9b02      	ldr	r3, [sp, #8]
 800571e:	701a      	strb	r2, [r3, #0]
 8005720:	e7d9      	b.n	80056d6 <sniprintf+0x16>
 8005722:	bf00      	nop
 8005724:	2000003c 	.word	0x2000003c

08005728 <siprintf>:
 8005728:	b40e      	push	{r1, r2, r3}
 800572a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800572e:	b500      	push	{lr}
 8005730:	b09c      	sub	sp, #112	@ 0x70
 8005732:	ab1d      	add	r3, sp, #116	@ 0x74
 8005734:	9002      	str	r0, [sp, #8]
 8005736:	9006      	str	r0, [sp, #24]
 8005738:	9107      	str	r1, [sp, #28]
 800573a:	9104      	str	r1, [sp, #16]
 800573c:	4808      	ldr	r0, [pc, #32]	@ (8005760 <siprintf+0x38>)
 800573e:	4909      	ldr	r1, [pc, #36]	@ (8005764 <siprintf+0x3c>)
 8005740:	f853 2b04 	ldr.w	r2, [r3], #4
 8005744:	9105      	str	r1, [sp, #20]
 8005746:	6800      	ldr	r0, [r0, #0]
 8005748:	a902      	add	r1, sp, #8
 800574a:	9301      	str	r3, [sp, #4]
 800574c:	f002 fc52 	bl	8007ff4 <_svfiprintf_r>
 8005750:	2200      	movs	r2, #0
 8005752:	9b02      	ldr	r3, [sp, #8]
 8005754:	701a      	strb	r2, [r3, #0]
 8005756:	b01c      	add	sp, #112	@ 0x70
 8005758:	f85d eb04 	ldr.w	lr, [sp], #4
 800575c:	b003      	add	sp, #12
 800575e:	4770      	bx	lr
 8005760:	2000003c 	.word	0x2000003c
 8005764:	ffff0208 	.word	0xffff0208

08005768 <__sread>:
 8005768:	b510      	push	{r4, lr}
 800576a:	460c      	mov	r4, r1
 800576c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005770:	f000 f900 	bl	8005974 <_read_r>
 8005774:	2800      	cmp	r0, #0
 8005776:	bfab      	itete	ge
 8005778:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800577a:	89a3      	ldrhlt	r3, [r4, #12]
 800577c:	181b      	addge	r3, r3, r0
 800577e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005782:	bfac      	ite	ge
 8005784:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005786:	81a3      	strhlt	r3, [r4, #12]
 8005788:	bd10      	pop	{r4, pc}

0800578a <__swrite>:
 800578a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800578e:	461f      	mov	r7, r3
 8005790:	898b      	ldrh	r3, [r1, #12]
 8005792:	4605      	mov	r5, r0
 8005794:	05db      	lsls	r3, r3, #23
 8005796:	460c      	mov	r4, r1
 8005798:	4616      	mov	r6, r2
 800579a:	d505      	bpl.n	80057a8 <__swrite+0x1e>
 800579c:	2302      	movs	r3, #2
 800579e:	2200      	movs	r2, #0
 80057a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057a4:	f000 f8d4 	bl	8005950 <_lseek_r>
 80057a8:	89a3      	ldrh	r3, [r4, #12]
 80057aa:	4632      	mov	r2, r6
 80057ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057b0:	81a3      	strh	r3, [r4, #12]
 80057b2:	4628      	mov	r0, r5
 80057b4:	463b      	mov	r3, r7
 80057b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057be:	f000 b8eb 	b.w	8005998 <_write_r>

080057c2 <__sseek>:
 80057c2:	b510      	push	{r4, lr}
 80057c4:	460c      	mov	r4, r1
 80057c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057ca:	f000 f8c1 	bl	8005950 <_lseek_r>
 80057ce:	1c43      	adds	r3, r0, #1
 80057d0:	89a3      	ldrh	r3, [r4, #12]
 80057d2:	bf15      	itete	ne
 80057d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80057d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80057da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80057de:	81a3      	strheq	r3, [r4, #12]
 80057e0:	bf18      	it	ne
 80057e2:	81a3      	strhne	r3, [r4, #12]
 80057e4:	bd10      	pop	{r4, pc}

080057e6 <__sclose>:
 80057e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057ea:	f000 b8a1 	b.w	8005930 <_close_r>

080057ee <__swbuf_r>:
 80057ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f0:	460e      	mov	r6, r1
 80057f2:	4614      	mov	r4, r2
 80057f4:	4605      	mov	r5, r0
 80057f6:	b118      	cbz	r0, 8005800 <__swbuf_r+0x12>
 80057f8:	6a03      	ldr	r3, [r0, #32]
 80057fa:	b90b      	cbnz	r3, 8005800 <__swbuf_r+0x12>
 80057fc:	f7ff feba 	bl	8005574 <__sinit>
 8005800:	69a3      	ldr	r3, [r4, #24]
 8005802:	60a3      	str	r3, [r4, #8]
 8005804:	89a3      	ldrh	r3, [r4, #12]
 8005806:	071a      	lsls	r2, r3, #28
 8005808:	d501      	bpl.n	800580e <__swbuf_r+0x20>
 800580a:	6923      	ldr	r3, [r4, #16]
 800580c:	b943      	cbnz	r3, 8005820 <__swbuf_r+0x32>
 800580e:	4621      	mov	r1, r4
 8005810:	4628      	mov	r0, r5
 8005812:	f000 f82b 	bl	800586c <__swsetup_r>
 8005816:	b118      	cbz	r0, 8005820 <__swbuf_r+0x32>
 8005818:	f04f 37ff 	mov.w	r7, #4294967295
 800581c:	4638      	mov	r0, r7
 800581e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005820:	6823      	ldr	r3, [r4, #0]
 8005822:	6922      	ldr	r2, [r4, #16]
 8005824:	b2f6      	uxtb	r6, r6
 8005826:	1a98      	subs	r0, r3, r2
 8005828:	6963      	ldr	r3, [r4, #20]
 800582a:	4637      	mov	r7, r6
 800582c:	4283      	cmp	r3, r0
 800582e:	dc05      	bgt.n	800583c <__swbuf_r+0x4e>
 8005830:	4621      	mov	r1, r4
 8005832:	4628      	mov	r0, r5
 8005834:	f002 fe9a 	bl	800856c <_fflush_r>
 8005838:	2800      	cmp	r0, #0
 800583a:	d1ed      	bne.n	8005818 <__swbuf_r+0x2a>
 800583c:	68a3      	ldr	r3, [r4, #8]
 800583e:	3b01      	subs	r3, #1
 8005840:	60a3      	str	r3, [r4, #8]
 8005842:	6823      	ldr	r3, [r4, #0]
 8005844:	1c5a      	adds	r2, r3, #1
 8005846:	6022      	str	r2, [r4, #0]
 8005848:	701e      	strb	r6, [r3, #0]
 800584a:	6962      	ldr	r2, [r4, #20]
 800584c:	1c43      	adds	r3, r0, #1
 800584e:	429a      	cmp	r2, r3
 8005850:	d004      	beq.n	800585c <__swbuf_r+0x6e>
 8005852:	89a3      	ldrh	r3, [r4, #12]
 8005854:	07db      	lsls	r3, r3, #31
 8005856:	d5e1      	bpl.n	800581c <__swbuf_r+0x2e>
 8005858:	2e0a      	cmp	r6, #10
 800585a:	d1df      	bne.n	800581c <__swbuf_r+0x2e>
 800585c:	4621      	mov	r1, r4
 800585e:	4628      	mov	r0, r5
 8005860:	f002 fe84 	bl	800856c <_fflush_r>
 8005864:	2800      	cmp	r0, #0
 8005866:	d0d9      	beq.n	800581c <__swbuf_r+0x2e>
 8005868:	e7d6      	b.n	8005818 <__swbuf_r+0x2a>
	...

0800586c <__swsetup_r>:
 800586c:	b538      	push	{r3, r4, r5, lr}
 800586e:	4b29      	ldr	r3, [pc, #164]	@ (8005914 <__swsetup_r+0xa8>)
 8005870:	4605      	mov	r5, r0
 8005872:	6818      	ldr	r0, [r3, #0]
 8005874:	460c      	mov	r4, r1
 8005876:	b118      	cbz	r0, 8005880 <__swsetup_r+0x14>
 8005878:	6a03      	ldr	r3, [r0, #32]
 800587a:	b90b      	cbnz	r3, 8005880 <__swsetup_r+0x14>
 800587c:	f7ff fe7a 	bl	8005574 <__sinit>
 8005880:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005884:	0719      	lsls	r1, r3, #28
 8005886:	d422      	bmi.n	80058ce <__swsetup_r+0x62>
 8005888:	06da      	lsls	r2, r3, #27
 800588a:	d407      	bmi.n	800589c <__swsetup_r+0x30>
 800588c:	2209      	movs	r2, #9
 800588e:	602a      	str	r2, [r5, #0]
 8005890:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005894:	f04f 30ff 	mov.w	r0, #4294967295
 8005898:	81a3      	strh	r3, [r4, #12]
 800589a:	e033      	b.n	8005904 <__swsetup_r+0x98>
 800589c:	0758      	lsls	r0, r3, #29
 800589e:	d512      	bpl.n	80058c6 <__swsetup_r+0x5a>
 80058a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80058a2:	b141      	cbz	r1, 80058b6 <__swsetup_r+0x4a>
 80058a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80058a8:	4299      	cmp	r1, r3
 80058aa:	d002      	beq.n	80058b2 <__swsetup_r+0x46>
 80058ac:	4628      	mov	r0, r5
 80058ae:	f000 ff23 	bl	80066f8 <_free_r>
 80058b2:	2300      	movs	r3, #0
 80058b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80058b6:	89a3      	ldrh	r3, [r4, #12]
 80058b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80058bc:	81a3      	strh	r3, [r4, #12]
 80058be:	2300      	movs	r3, #0
 80058c0:	6063      	str	r3, [r4, #4]
 80058c2:	6923      	ldr	r3, [r4, #16]
 80058c4:	6023      	str	r3, [r4, #0]
 80058c6:	89a3      	ldrh	r3, [r4, #12]
 80058c8:	f043 0308 	orr.w	r3, r3, #8
 80058cc:	81a3      	strh	r3, [r4, #12]
 80058ce:	6923      	ldr	r3, [r4, #16]
 80058d0:	b94b      	cbnz	r3, 80058e6 <__swsetup_r+0x7a>
 80058d2:	89a3      	ldrh	r3, [r4, #12]
 80058d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80058d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058dc:	d003      	beq.n	80058e6 <__swsetup_r+0x7a>
 80058de:	4621      	mov	r1, r4
 80058e0:	4628      	mov	r0, r5
 80058e2:	f002 fe90 	bl	8008606 <__smakebuf_r>
 80058e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058ea:	f013 0201 	ands.w	r2, r3, #1
 80058ee:	d00a      	beq.n	8005906 <__swsetup_r+0x9a>
 80058f0:	2200      	movs	r2, #0
 80058f2:	60a2      	str	r2, [r4, #8]
 80058f4:	6962      	ldr	r2, [r4, #20]
 80058f6:	4252      	negs	r2, r2
 80058f8:	61a2      	str	r2, [r4, #24]
 80058fa:	6922      	ldr	r2, [r4, #16]
 80058fc:	b942      	cbnz	r2, 8005910 <__swsetup_r+0xa4>
 80058fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005902:	d1c5      	bne.n	8005890 <__swsetup_r+0x24>
 8005904:	bd38      	pop	{r3, r4, r5, pc}
 8005906:	0799      	lsls	r1, r3, #30
 8005908:	bf58      	it	pl
 800590a:	6962      	ldrpl	r2, [r4, #20]
 800590c:	60a2      	str	r2, [r4, #8]
 800590e:	e7f4      	b.n	80058fa <__swsetup_r+0x8e>
 8005910:	2000      	movs	r0, #0
 8005912:	e7f7      	b.n	8005904 <__swsetup_r+0x98>
 8005914:	2000003c 	.word	0x2000003c

08005918 <memset>:
 8005918:	4603      	mov	r3, r0
 800591a:	4402      	add	r2, r0
 800591c:	4293      	cmp	r3, r2
 800591e:	d100      	bne.n	8005922 <memset+0xa>
 8005920:	4770      	bx	lr
 8005922:	f803 1b01 	strb.w	r1, [r3], #1
 8005926:	e7f9      	b.n	800591c <memset+0x4>

08005928 <_localeconv_r>:
 8005928:	4800      	ldr	r0, [pc, #0]	@ (800592c <_localeconv_r+0x4>)
 800592a:	4770      	bx	lr
 800592c:	2000017c 	.word	0x2000017c

08005930 <_close_r>:
 8005930:	b538      	push	{r3, r4, r5, lr}
 8005932:	2300      	movs	r3, #0
 8005934:	4d05      	ldr	r5, [pc, #20]	@ (800594c <_close_r+0x1c>)
 8005936:	4604      	mov	r4, r0
 8005938:	4608      	mov	r0, r1
 800593a:	602b      	str	r3, [r5, #0]
 800593c:	f7fb ff9f 	bl	800187e <_close>
 8005940:	1c43      	adds	r3, r0, #1
 8005942:	d102      	bne.n	800594a <_close_r+0x1a>
 8005944:	682b      	ldr	r3, [r5, #0]
 8005946:	b103      	cbz	r3, 800594a <_close_r+0x1a>
 8005948:	6023      	str	r3, [r4, #0]
 800594a:	bd38      	pop	{r3, r4, r5, pc}
 800594c:	200044b4 	.word	0x200044b4

08005950 <_lseek_r>:
 8005950:	b538      	push	{r3, r4, r5, lr}
 8005952:	4604      	mov	r4, r0
 8005954:	4608      	mov	r0, r1
 8005956:	4611      	mov	r1, r2
 8005958:	2200      	movs	r2, #0
 800595a:	4d05      	ldr	r5, [pc, #20]	@ (8005970 <_lseek_r+0x20>)
 800595c:	602a      	str	r2, [r5, #0]
 800595e:	461a      	mov	r2, r3
 8005960:	f7fb ffb1 	bl	80018c6 <_lseek>
 8005964:	1c43      	adds	r3, r0, #1
 8005966:	d102      	bne.n	800596e <_lseek_r+0x1e>
 8005968:	682b      	ldr	r3, [r5, #0]
 800596a:	b103      	cbz	r3, 800596e <_lseek_r+0x1e>
 800596c:	6023      	str	r3, [r4, #0]
 800596e:	bd38      	pop	{r3, r4, r5, pc}
 8005970:	200044b4 	.word	0x200044b4

08005974 <_read_r>:
 8005974:	b538      	push	{r3, r4, r5, lr}
 8005976:	4604      	mov	r4, r0
 8005978:	4608      	mov	r0, r1
 800597a:	4611      	mov	r1, r2
 800597c:	2200      	movs	r2, #0
 800597e:	4d05      	ldr	r5, [pc, #20]	@ (8005994 <_read_r+0x20>)
 8005980:	602a      	str	r2, [r5, #0]
 8005982:	461a      	mov	r2, r3
 8005984:	f7fb ff5e 	bl	8001844 <_read>
 8005988:	1c43      	adds	r3, r0, #1
 800598a:	d102      	bne.n	8005992 <_read_r+0x1e>
 800598c:	682b      	ldr	r3, [r5, #0]
 800598e:	b103      	cbz	r3, 8005992 <_read_r+0x1e>
 8005990:	6023      	str	r3, [r4, #0]
 8005992:	bd38      	pop	{r3, r4, r5, pc}
 8005994:	200044b4 	.word	0x200044b4

08005998 <_write_r>:
 8005998:	b538      	push	{r3, r4, r5, lr}
 800599a:	4604      	mov	r4, r0
 800599c:	4608      	mov	r0, r1
 800599e:	4611      	mov	r1, r2
 80059a0:	2200      	movs	r2, #0
 80059a2:	4d05      	ldr	r5, [pc, #20]	@ (80059b8 <_write_r+0x20>)
 80059a4:	602a      	str	r2, [r5, #0]
 80059a6:	461a      	mov	r2, r3
 80059a8:	f7fd fc18 	bl	80031dc <_write>
 80059ac:	1c43      	adds	r3, r0, #1
 80059ae:	d102      	bne.n	80059b6 <_write_r+0x1e>
 80059b0:	682b      	ldr	r3, [r5, #0]
 80059b2:	b103      	cbz	r3, 80059b6 <_write_r+0x1e>
 80059b4:	6023      	str	r3, [r4, #0]
 80059b6:	bd38      	pop	{r3, r4, r5, pc}
 80059b8:	200044b4 	.word	0x200044b4

080059bc <__errno>:
 80059bc:	4b01      	ldr	r3, [pc, #4]	@ (80059c4 <__errno+0x8>)
 80059be:	6818      	ldr	r0, [r3, #0]
 80059c0:	4770      	bx	lr
 80059c2:	bf00      	nop
 80059c4:	2000003c 	.word	0x2000003c

080059c8 <__libc_init_array>:
 80059c8:	b570      	push	{r4, r5, r6, lr}
 80059ca:	2600      	movs	r6, #0
 80059cc:	4d0c      	ldr	r5, [pc, #48]	@ (8005a00 <__libc_init_array+0x38>)
 80059ce:	4c0d      	ldr	r4, [pc, #52]	@ (8005a04 <__libc_init_array+0x3c>)
 80059d0:	1b64      	subs	r4, r4, r5
 80059d2:	10a4      	asrs	r4, r4, #2
 80059d4:	42a6      	cmp	r6, r4
 80059d6:	d109      	bne.n	80059ec <__libc_init_array+0x24>
 80059d8:	f004 f924 	bl	8009c24 <_init>
 80059dc:	2600      	movs	r6, #0
 80059de:	4d0a      	ldr	r5, [pc, #40]	@ (8005a08 <__libc_init_array+0x40>)
 80059e0:	4c0a      	ldr	r4, [pc, #40]	@ (8005a0c <__libc_init_array+0x44>)
 80059e2:	1b64      	subs	r4, r4, r5
 80059e4:	10a4      	asrs	r4, r4, #2
 80059e6:	42a6      	cmp	r6, r4
 80059e8:	d105      	bne.n	80059f6 <__libc_init_array+0x2e>
 80059ea:	bd70      	pop	{r4, r5, r6, pc}
 80059ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80059f0:	4798      	blx	r3
 80059f2:	3601      	adds	r6, #1
 80059f4:	e7ee      	b.n	80059d4 <__libc_init_array+0xc>
 80059f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80059fa:	4798      	blx	r3
 80059fc:	3601      	adds	r6, #1
 80059fe:	e7f2      	b.n	80059e6 <__libc_init_array+0x1e>
 8005a00:	0800b220 	.word	0x0800b220
 8005a04:	0800b220 	.word	0x0800b220
 8005a08:	0800b220 	.word	0x0800b220
 8005a0c:	0800b224 	.word	0x0800b224

08005a10 <__retarget_lock_init_recursive>:
 8005a10:	4770      	bx	lr

08005a12 <__retarget_lock_acquire_recursive>:
 8005a12:	4770      	bx	lr

08005a14 <__retarget_lock_release_recursive>:
 8005a14:	4770      	bx	lr

08005a16 <memchr>:
 8005a16:	4603      	mov	r3, r0
 8005a18:	b510      	push	{r4, lr}
 8005a1a:	b2c9      	uxtb	r1, r1
 8005a1c:	4402      	add	r2, r0
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	4618      	mov	r0, r3
 8005a22:	d101      	bne.n	8005a28 <memchr+0x12>
 8005a24:	2000      	movs	r0, #0
 8005a26:	e003      	b.n	8005a30 <memchr+0x1a>
 8005a28:	7804      	ldrb	r4, [r0, #0]
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	428c      	cmp	r4, r1
 8005a2e:	d1f6      	bne.n	8005a1e <memchr+0x8>
 8005a30:	bd10      	pop	{r4, pc}

08005a32 <memcpy>:
 8005a32:	440a      	add	r2, r1
 8005a34:	4291      	cmp	r1, r2
 8005a36:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a3a:	d100      	bne.n	8005a3e <memcpy+0xc>
 8005a3c:	4770      	bx	lr
 8005a3e:	b510      	push	{r4, lr}
 8005a40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a44:	4291      	cmp	r1, r2
 8005a46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a4a:	d1f9      	bne.n	8005a40 <memcpy+0xe>
 8005a4c:	bd10      	pop	{r4, pc}
	...

08005a50 <nanf>:
 8005a50:	4800      	ldr	r0, [pc, #0]	@ (8005a54 <nanf+0x4>)
 8005a52:	4770      	bx	lr
 8005a54:	7fc00000 	.word	0x7fc00000

08005a58 <quorem>:
 8005a58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a5c:	6903      	ldr	r3, [r0, #16]
 8005a5e:	690c      	ldr	r4, [r1, #16]
 8005a60:	4607      	mov	r7, r0
 8005a62:	42a3      	cmp	r3, r4
 8005a64:	db7e      	blt.n	8005b64 <quorem+0x10c>
 8005a66:	3c01      	subs	r4, #1
 8005a68:	00a3      	lsls	r3, r4, #2
 8005a6a:	f100 0514 	add.w	r5, r0, #20
 8005a6e:	f101 0814 	add.w	r8, r1, #20
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a78:	9301      	str	r3, [sp, #4]
 8005a7a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a82:	3301      	adds	r3, #1
 8005a84:	429a      	cmp	r2, r3
 8005a86:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a8a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a8e:	d32e      	bcc.n	8005aee <quorem+0x96>
 8005a90:	f04f 0a00 	mov.w	sl, #0
 8005a94:	46c4      	mov	ip, r8
 8005a96:	46ae      	mov	lr, r5
 8005a98:	46d3      	mov	fp, sl
 8005a9a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005a9e:	b298      	uxth	r0, r3
 8005aa0:	fb06 a000 	mla	r0, r6, r0, sl
 8005aa4:	0c1b      	lsrs	r3, r3, #16
 8005aa6:	0c02      	lsrs	r2, r0, #16
 8005aa8:	fb06 2303 	mla	r3, r6, r3, r2
 8005aac:	f8de 2000 	ldr.w	r2, [lr]
 8005ab0:	b280      	uxth	r0, r0
 8005ab2:	b292      	uxth	r2, r2
 8005ab4:	1a12      	subs	r2, r2, r0
 8005ab6:	445a      	add	r2, fp
 8005ab8:	f8de 0000 	ldr.w	r0, [lr]
 8005abc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005ac6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005aca:	b292      	uxth	r2, r2
 8005acc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005ad0:	45e1      	cmp	r9, ip
 8005ad2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005ad6:	f84e 2b04 	str.w	r2, [lr], #4
 8005ada:	d2de      	bcs.n	8005a9a <quorem+0x42>
 8005adc:	9b00      	ldr	r3, [sp, #0]
 8005ade:	58eb      	ldr	r3, [r5, r3]
 8005ae0:	b92b      	cbnz	r3, 8005aee <quorem+0x96>
 8005ae2:	9b01      	ldr	r3, [sp, #4]
 8005ae4:	3b04      	subs	r3, #4
 8005ae6:	429d      	cmp	r5, r3
 8005ae8:	461a      	mov	r2, r3
 8005aea:	d32f      	bcc.n	8005b4c <quorem+0xf4>
 8005aec:	613c      	str	r4, [r7, #16]
 8005aee:	4638      	mov	r0, r7
 8005af0:	f001 f9c2 	bl	8006e78 <__mcmp>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	db25      	blt.n	8005b44 <quorem+0xec>
 8005af8:	4629      	mov	r1, r5
 8005afa:	2000      	movs	r0, #0
 8005afc:	f858 2b04 	ldr.w	r2, [r8], #4
 8005b00:	f8d1 c000 	ldr.w	ip, [r1]
 8005b04:	fa1f fe82 	uxth.w	lr, r2
 8005b08:	fa1f f38c 	uxth.w	r3, ip
 8005b0c:	eba3 030e 	sub.w	r3, r3, lr
 8005b10:	4403      	add	r3, r0
 8005b12:	0c12      	lsrs	r2, r2, #16
 8005b14:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005b18:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b22:	45c1      	cmp	r9, r8
 8005b24:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005b28:	f841 3b04 	str.w	r3, [r1], #4
 8005b2c:	d2e6      	bcs.n	8005afc <quorem+0xa4>
 8005b2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b36:	b922      	cbnz	r2, 8005b42 <quorem+0xea>
 8005b38:	3b04      	subs	r3, #4
 8005b3a:	429d      	cmp	r5, r3
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	d30b      	bcc.n	8005b58 <quorem+0x100>
 8005b40:	613c      	str	r4, [r7, #16]
 8005b42:	3601      	adds	r6, #1
 8005b44:	4630      	mov	r0, r6
 8005b46:	b003      	add	sp, #12
 8005b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b4c:	6812      	ldr	r2, [r2, #0]
 8005b4e:	3b04      	subs	r3, #4
 8005b50:	2a00      	cmp	r2, #0
 8005b52:	d1cb      	bne.n	8005aec <quorem+0x94>
 8005b54:	3c01      	subs	r4, #1
 8005b56:	e7c6      	b.n	8005ae6 <quorem+0x8e>
 8005b58:	6812      	ldr	r2, [r2, #0]
 8005b5a:	3b04      	subs	r3, #4
 8005b5c:	2a00      	cmp	r2, #0
 8005b5e:	d1ef      	bne.n	8005b40 <quorem+0xe8>
 8005b60:	3c01      	subs	r4, #1
 8005b62:	e7ea      	b.n	8005b3a <quorem+0xe2>
 8005b64:	2000      	movs	r0, #0
 8005b66:	e7ee      	b.n	8005b46 <quorem+0xee>

08005b68 <_dtoa_r>:
 8005b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b6c:	4614      	mov	r4, r2
 8005b6e:	461d      	mov	r5, r3
 8005b70:	69c7      	ldr	r7, [r0, #28]
 8005b72:	b097      	sub	sp, #92	@ 0x5c
 8005b74:	4683      	mov	fp, r0
 8005b76:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005b7a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005b7c:	b97f      	cbnz	r7, 8005b9e <_dtoa_r+0x36>
 8005b7e:	2010      	movs	r0, #16
 8005b80:	f000 fe02 	bl	8006788 <malloc>
 8005b84:	4602      	mov	r2, r0
 8005b86:	f8cb 001c 	str.w	r0, [fp, #28]
 8005b8a:	b920      	cbnz	r0, 8005b96 <_dtoa_r+0x2e>
 8005b8c:	21ef      	movs	r1, #239	@ 0xef
 8005b8e:	4ba8      	ldr	r3, [pc, #672]	@ (8005e30 <_dtoa_r+0x2c8>)
 8005b90:	48a8      	ldr	r0, [pc, #672]	@ (8005e34 <_dtoa_r+0x2cc>)
 8005b92:	f002 fdd9 	bl	8008748 <__assert_func>
 8005b96:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005b9a:	6007      	str	r7, [r0, #0]
 8005b9c:	60c7      	str	r7, [r0, #12]
 8005b9e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005ba2:	6819      	ldr	r1, [r3, #0]
 8005ba4:	b159      	cbz	r1, 8005bbe <_dtoa_r+0x56>
 8005ba6:	685a      	ldr	r2, [r3, #4]
 8005ba8:	2301      	movs	r3, #1
 8005baa:	4093      	lsls	r3, r2
 8005bac:	604a      	str	r2, [r1, #4]
 8005bae:	608b      	str	r3, [r1, #8]
 8005bb0:	4658      	mov	r0, fp
 8005bb2:	f000 fedf 	bl	8006974 <_Bfree>
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005bbc:	601a      	str	r2, [r3, #0]
 8005bbe:	1e2b      	subs	r3, r5, #0
 8005bc0:	bfaf      	iteee	ge
 8005bc2:	2300      	movge	r3, #0
 8005bc4:	2201      	movlt	r2, #1
 8005bc6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005bca:	9303      	strlt	r3, [sp, #12]
 8005bcc:	bfa8      	it	ge
 8005bce:	6033      	strge	r3, [r6, #0]
 8005bd0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005bd4:	4b98      	ldr	r3, [pc, #608]	@ (8005e38 <_dtoa_r+0x2d0>)
 8005bd6:	bfb8      	it	lt
 8005bd8:	6032      	strlt	r2, [r6, #0]
 8005bda:	ea33 0308 	bics.w	r3, r3, r8
 8005bde:	d112      	bne.n	8005c06 <_dtoa_r+0x9e>
 8005be0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005be4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005be6:	6013      	str	r3, [r2, #0]
 8005be8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005bec:	4323      	orrs	r3, r4
 8005bee:	f000 8550 	beq.w	8006692 <_dtoa_r+0xb2a>
 8005bf2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005bf4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8005e3c <_dtoa_r+0x2d4>
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 8552 	beq.w	80066a2 <_dtoa_r+0xb3a>
 8005bfe:	f10a 0303 	add.w	r3, sl, #3
 8005c02:	f000 bd4c 	b.w	800669e <_dtoa_r+0xb36>
 8005c06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005c0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c12:	2200      	movs	r2, #0
 8005c14:	2300      	movs	r3, #0
 8005c16:	f7fa fec7 	bl	80009a8 <__aeabi_dcmpeq>
 8005c1a:	4607      	mov	r7, r0
 8005c1c:	b158      	cbz	r0, 8005c36 <_dtoa_r+0xce>
 8005c1e:	2301      	movs	r3, #1
 8005c20:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005c22:	6013      	str	r3, [r2, #0]
 8005c24:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005c26:	b113      	cbz	r3, 8005c2e <_dtoa_r+0xc6>
 8005c28:	4b85      	ldr	r3, [pc, #532]	@ (8005e40 <_dtoa_r+0x2d8>)
 8005c2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005e44 <_dtoa_r+0x2dc>
 8005c32:	f000 bd36 	b.w	80066a2 <_dtoa_r+0xb3a>
 8005c36:	ab14      	add	r3, sp, #80	@ 0x50
 8005c38:	9301      	str	r3, [sp, #4]
 8005c3a:	ab15      	add	r3, sp, #84	@ 0x54
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	4658      	mov	r0, fp
 8005c40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005c44:	f001 fa30 	bl	80070a8 <__d2b>
 8005c48:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005c4c:	4681      	mov	r9, r0
 8005c4e:	2e00      	cmp	r6, #0
 8005c50:	d077      	beq.n	8005d42 <_dtoa_r+0x1da>
 8005c52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c58:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005c5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c60:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005c64:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005c68:	9712      	str	r7, [sp, #72]	@ 0x48
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	4b76      	ldr	r3, [pc, #472]	@ (8005e48 <_dtoa_r+0x2e0>)
 8005c70:	f7fa fa7a 	bl	8000168 <__aeabi_dsub>
 8005c74:	a368      	add	r3, pc, #416	@ (adr r3, 8005e18 <_dtoa_r+0x2b0>)
 8005c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c7a:	f7fa fc2d 	bl	80004d8 <__aeabi_dmul>
 8005c7e:	a368      	add	r3, pc, #416	@ (adr r3, 8005e20 <_dtoa_r+0x2b8>)
 8005c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c84:	f7fa fa72 	bl	800016c <__adddf3>
 8005c88:	4604      	mov	r4, r0
 8005c8a:	4630      	mov	r0, r6
 8005c8c:	460d      	mov	r5, r1
 8005c8e:	f7fa fbb9 	bl	8000404 <__aeabi_i2d>
 8005c92:	a365      	add	r3, pc, #404	@ (adr r3, 8005e28 <_dtoa_r+0x2c0>)
 8005c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c98:	f7fa fc1e 	bl	80004d8 <__aeabi_dmul>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	460b      	mov	r3, r1
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	4629      	mov	r1, r5
 8005ca4:	f7fa fa62 	bl	800016c <__adddf3>
 8005ca8:	4604      	mov	r4, r0
 8005caa:	460d      	mov	r5, r1
 8005cac:	f7fa fec4 	bl	8000a38 <__aeabi_d2iz>
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	4607      	mov	r7, r0
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	4620      	mov	r0, r4
 8005cb8:	4629      	mov	r1, r5
 8005cba:	f7fa fe7f 	bl	80009bc <__aeabi_dcmplt>
 8005cbe:	b140      	cbz	r0, 8005cd2 <_dtoa_r+0x16a>
 8005cc0:	4638      	mov	r0, r7
 8005cc2:	f7fa fb9f 	bl	8000404 <__aeabi_i2d>
 8005cc6:	4622      	mov	r2, r4
 8005cc8:	462b      	mov	r3, r5
 8005cca:	f7fa fe6d 	bl	80009a8 <__aeabi_dcmpeq>
 8005cce:	b900      	cbnz	r0, 8005cd2 <_dtoa_r+0x16a>
 8005cd0:	3f01      	subs	r7, #1
 8005cd2:	2f16      	cmp	r7, #22
 8005cd4:	d853      	bhi.n	8005d7e <_dtoa_r+0x216>
 8005cd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005cda:	4b5c      	ldr	r3, [pc, #368]	@ (8005e4c <_dtoa_r+0x2e4>)
 8005cdc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce4:	f7fa fe6a 	bl	80009bc <__aeabi_dcmplt>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	d04a      	beq.n	8005d82 <_dtoa_r+0x21a>
 8005cec:	2300      	movs	r3, #0
 8005cee:	3f01      	subs	r7, #1
 8005cf0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005cf2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005cf4:	1b9b      	subs	r3, r3, r6
 8005cf6:	1e5a      	subs	r2, r3, #1
 8005cf8:	bf46      	itte	mi
 8005cfa:	f1c3 0801 	rsbmi	r8, r3, #1
 8005cfe:	2300      	movmi	r3, #0
 8005d00:	f04f 0800 	movpl.w	r8, #0
 8005d04:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d06:	bf48      	it	mi
 8005d08:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005d0a:	2f00      	cmp	r7, #0
 8005d0c:	db3b      	blt.n	8005d86 <_dtoa_r+0x21e>
 8005d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d10:	970e      	str	r7, [sp, #56]	@ 0x38
 8005d12:	443b      	add	r3, r7
 8005d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d16:	2300      	movs	r3, #0
 8005d18:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d1c:	2b09      	cmp	r3, #9
 8005d1e:	d866      	bhi.n	8005dee <_dtoa_r+0x286>
 8005d20:	2b05      	cmp	r3, #5
 8005d22:	bfc4      	itt	gt
 8005d24:	3b04      	subgt	r3, #4
 8005d26:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005d28:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d2a:	bfc8      	it	gt
 8005d2c:	2400      	movgt	r4, #0
 8005d2e:	f1a3 0302 	sub.w	r3, r3, #2
 8005d32:	bfd8      	it	le
 8005d34:	2401      	movle	r4, #1
 8005d36:	2b03      	cmp	r3, #3
 8005d38:	d864      	bhi.n	8005e04 <_dtoa_r+0x29c>
 8005d3a:	e8df f003 	tbb	[pc, r3]
 8005d3e:	382b      	.short	0x382b
 8005d40:	5636      	.short	0x5636
 8005d42:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005d46:	441e      	add	r6, r3
 8005d48:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005d4c:	2b20      	cmp	r3, #32
 8005d4e:	bfc1      	itttt	gt
 8005d50:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005d54:	fa08 f803 	lslgt.w	r8, r8, r3
 8005d58:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005d5c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005d60:	bfd6      	itet	le
 8005d62:	f1c3 0320 	rsble	r3, r3, #32
 8005d66:	ea48 0003 	orrgt.w	r0, r8, r3
 8005d6a:	fa04 f003 	lslle.w	r0, r4, r3
 8005d6e:	f7fa fb39 	bl	80003e4 <__aeabi_ui2d>
 8005d72:	2201      	movs	r2, #1
 8005d74:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005d78:	3e01      	subs	r6, #1
 8005d7a:	9212      	str	r2, [sp, #72]	@ 0x48
 8005d7c:	e775      	b.n	8005c6a <_dtoa_r+0x102>
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e7b6      	b.n	8005cf0 <_dtoa_r+0x188>
 8005d82:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005d84:	e7b5      	b.n	8005cf2 <_dtoa_r+0x18a>
 8005d86:	427b      	negs	r3, r7
 8005d88:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	eba8 0807 	sub.w	r8, r8, r7
 8005d90:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d92:	e7c2      	b.n	8005d1a <_dtoa_r+0x1b2>
 8005d94:	2300      	movs	r3, #0
 8005d96:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	dc35      	bgt.n	8005e0a <_dtoa_r+0x2a2>
 8005d9e:	2301      	movs	r3, #1
 8005da0:	461a      	mov	r2, r3
 8005da2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005da6:	9221      	str	r2, [sp, #132]	@ 0x84
 8005da8:	e00b      	b.n	8005dc2 <_dtoa_r+0x25a>
 8005daa:	2301      	movs	r3, #1
 8005dac:	e7f3      	b.n	8005d96 <_dtoa_r+0x22e>
 8005dae:	2300      	movs	r3, #0
 8005db0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005db2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005db4:	18fb      	adds	r3, r7, r3
 8005db6:	9308      	str	r3, [sp, #32]
 8005db8:	3301      	adds	r3, #1
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	9307      	str	r3, [sp, #28]
 8005dbe:	bfb8      	it	lt
 8005dc0:	2301      	movlt	r3, #1
 8005dc2:	2100      	movs	r1, #0
 8005dc4:	2204      	movs	r2, #4
 8005dc6:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005dca:	f102 0514 	add.w	r5, r2, #20
 8005dce:	429d      	cmp	r5, r3
 8005dd0:	d91f      	bls.n	8005e12 <_dtoa_r+0x2aa>
 8005dd2:	6041      	str	r1, [r0, #4]
 8005dd4:	4658      	mov	r0, fp
 8005dd6:	f000 fd8d 	bl	80068f4 <_Balloc>
 8005dda:	4682      	mov	sl, r0
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	d139      	bne.n	8005e54 <_dtoa_r+0x2ec>
 8005de0:	4602      	mov	r2, r0
 8005de2:	f240 11af 	movw	r1, #431	@ 0x1af
 8005de6:	4b1a      	ldr	r3, [pc, #104]	@ (8005e50 <_dtoa_r+0x2e8>)
 8005de8:	e6d2      	b.n	8005b90 <_dtoa_r+0x28>
 8005dea:	2301      	movs	r3, #1
 8005dec:	e7e0      	b.n	8005db0 <_dtoa_r+0x248>
 8005dee:	2401      	movs	r4, #1
 8005df0:	2300      	movs	r3, #0
 8005df2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005df4:	9320      	str	r3, [sp, #128]	@ 0x80
 8005df6:	f04f 33ff 	mov.w	r3, #4294967295
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005e00:	2312      	movs	r3, #18
 8005e02:	e7d0      	b.n	8005da6 <_dtoa_r+0x23e>
 8005e04:	2301      	movs	r3, #1
 8005e06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e08:	e7f5      	b.n	8005df6 <_dtoa_r+0x28e>
 8005e0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005e0c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005e10:	e7d7      	b.n	8005dc2 <_dtoa_r+0x25a>
 8005e12:	3101      	adds	r1, #1
 8005e14:	0052      	lsls	r2, r2, #1
 8005e16:	e7d8      	b.n	8005dca <_dtoa_r+0x262>
 8005e18:	636f4361 	.word	0x636f4361
 8005e1c:	3fd287a7 	.word	0x3fd287a7
 8005e20:	8b60c8b3 	.word	0x8b60c8b3
 8005e24:	3fc68a28 	.word	0x3fc68a28
 8005e28:	509f79fb 	.word	0x509f79fb
 8005e2c:	3fd34413 	.word	0x3fd34413
 8005e30:	0800ae18 	.word	0x0800ae18
 8005e34:	0800ae2f 	.word	0x0800ae2f
 8005e38:	7ff00000 	.word	0x7ff00000
 8005e3c:	0800ae14 	.word	0x0800ae14
 8005e40:	0800ade3 	.word	0x0800ade3
 8005e44:	0800ade2 	.word	0x0800ade2
 8005e48:	3ff80000 	.word	0x3ff80000
 8005e4c:	0800af28 	.word	0x0800af28
 8005e50:	0800ae87 	.word	0x0800ae87
 8005e54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005e58:	6018      	str	r0, [r3, #0]
 8005e5a:	9b07      	ldr	r3, [sp, #28]
 8005e5c:	2b0e      	cmp	r3, #14
 8005e5e:	f200 80a4 	bhi.w	8005faa <_dtoa_r+0x442>
 8005e62:	2c00      	cmp	r4, #0
 8005e64:	f000 80a1 	beq.w	8005faa <_dtoa_r+0x442>
 8005e68:	2f00      	cmp	r7, #0
 8005e6a:	dd33      	ble.n	8005ed4 <_dtoa_r+0x36c>
 8005e6c:	4b86      	ldr	r3, [pc, #536]	@ (8006088 <_dtoa_r+0x520>)
 8005e6e:	f007 020f 	and.w	r2, r7, #15
 8005e72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e76:	05f8      	lsls	r0, r7, #23
 8005e78:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e7c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005e80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005e84:	d516      	bpl.n	8005eb4 <_dtoa_r+0x34c>
 8005e86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e8a:	4b80      	ldr	r3, [pc, #512]	@ (800608c <_dtoa_r+0x524>)
 8005e8c:	2603      	movs	r6, #3
 8005e8e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e92:	f7fa fc4b 	bl	800072c <__aeabi_ddiv>
 8005e96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e9a:	f004 040f 	and.w	r4, r4, #15
 8005e9e:	4d7b      	ldr	r5, [pc, #492]	@ (800608c <_dtoa_r+0x524>)
 8005ea0:	b954      	cbnz	r4, 8005eb8 <_dtoa_r+0x350>
 8005ea2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ea6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005eaa:	f7fa fc3f 	bl	800072c <__aeabi_ddiv>
 8005eae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005eb2:	e028      	b.n	8005f06 <_dtoa_r+0x39e>
 8005eb4:	2602      	movs	r6, #2
 8005eb6:	e7f2      	b.n	8005e9e <_dtoa_r+0x336>
 8005eb8:	07e1      	lsls	r1, r4, #31
 8005eba:	d508      	bpl.n	8005ece <_dtoa_r+0x366>
 8005ebc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ec0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ec4:	f7fa fb08 	bl	80004d8 <__aeabi_dmul>
 8005ec8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ecc:	3601      	adds	r6, #1
 8005ece:	1064      	asrs	r4, r4, #1
 8005ed0:	3508      	adds	r5, #8
 8005ed2:	e7e5      	b.n	8005ea0 <_dtoa_r+0x338>
 8005ed4:	f000 80d2 	beq.w	800607c <_dtoa_r+0x514>
 8005ed8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005edc:	427c      	negs	r4, r7
 8005ede:	4b6a      	ldr	r3, [pc, #424]	@ (8006088 <_dtoa_r+0x520>)
 8005ee0:	f004 020f 	and.w	r2, r4, #15
 8005ee4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eec:	f7fa faf4 	bl	80004d8 <__aeabi_dmul>
 8005ef0:	2602      	movs	r6, #2
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ef8:	4d64      	ldr	r5, [pc, #400]	@ (800608c <_dtoa_r+0x524>)
 8005efa:	1124      	asrs	r4, r4, #4
 8005efc:	2c00      	cmp	r4, #0
 8005efe:	f040 80b2 	bne.w	8006066 <_dtoa_r+0x4fe>
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1d3      	bne.n	8005eae <_dtoa_r+0x346>
 8005f06:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005f0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 80b7 	beq.w	8006080 <_dtoa_r+0x518>
 8005f12:	2200      	movs	r2, #0
 8005f14:	4620      	mov	r0, r4
 8005f16:	4629      	mov	r1, r5
 8005f18:	4b5d      	ldr	r3, [pc, #372]	@ (8006090 <_dtoa_r+0x528>)
 8005f1a:	f7fa fd4f 	bl	80009bc <__aeabi_dcmplt>
 8005f1e:	2800      	cmp	r0, #0
 8005f20:	f000 80ae 	beq.w	8006080 <_dtoa_r+0x518>
 8005f24:	9b07      	ldr	r3, [sp, #28]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f000 80aa 	beq.w	8006080 <_dtoa_r+0x518>
 8005f2c:	9b08      	ldr	r3, [sp, #32]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	dd37      	ble.n	8005fa2 <_dtoa_r+0x43a>
 8005f32:	1e7b      	subs	r3, r7, #1
 8005f34:	4620      	mov	r0, r4
 8005f36:	9304      	str	r3, [sp, #16]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	4629      	mov	r1, r5
 8005f3c:	4b55      	ldr	r3, [pc, #340]	@ (8006094 <_dtoa_r+0x52c>)
 8005f3e:	f7fa facb 	bl	80004d8 <__aeabi_dmul>
 8005f42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f46:	9c08      	ldr	r4, [sp, #32]
 8005f48:	3601      	adds	r6, #1
 8005f4a:	4630      	mov	r0, r6
 8005f4c:	f7fa fa5a 	bl	8000404 <__aeabi_i2d>
 8005f50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f54:	f7fa fac0 	bl	80004d8 <__aeabi_dmul>
 8005f58:	2200      	movs	r2, #0
 8005f5a:	4b4f      	ldr	r3, [pc, #316]	@ (8006098 <_dtoa_r+0x530>)
 8005f5c:	f7fa f906 	bl	800016c <__adddf3>
 8005f60:	4605      	mov	r5, r0
 8005f62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005f66:	2c00      	cmp	r4, #0
 8005f68:	f040 809a 	bne.w	80060a0 <_dtoa_r+0x538>
 8005f6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f70:	2200      	movs	r2, #0
 8005f72:	4b4a      	ldr	r3, [pc, #296]	@ (800609c <_dtoa_r+0x534>)
 8005f74:	f7fa f8f8 	bl	8000168 <__aeabi_dsub>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	460b      	mov	r3, r1
 8005f7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005f80:	462a      	mov	r2, r5
 8005f82:	4633      	mov	r3, r6
 8005f84:	f7fa fd38 	bl	80009f8 <__aeabi_dcmpgt>
 8005f88:	2800      	cmp	r0, #0
 8005f8a:	f040 828e 	bne.w	80064aa <_dtoa_r+0x942>
 8005f8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f92:	462a      	mov	r2, r5
 8005f94:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005f98:	f7fa fd10 	bl	80009bc <__aeabi_dcmplt>
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	f040 8127 	bne.w	80061f0 <_dtoa_r+0x688>
 8005fa2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005fa6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005faa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f2c0 8163 	blt.w	8006278 <_dtoa_r+0x710>
 8005fb2:	2f0e      	cmp	r7, #14
 8005fb4:	f300 8160 	bgt.w	8006278 <_dtoa_r+0x710>
 8005fb8:	4b33      	ldr	r3, [pc, #204]	@ (8006088 <_dtoa_r+0x520>)
 8005fba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005fbe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005fc2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005fc6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	da03      	bge.n	8005fd4 <_dtoa_r+0x46c>
 8005fcc:	9b07      	ldr	r3, [sp, #28]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	f340 8100 	ble.w	80061d4 <_dtoa_r+0x66c>
 8005fd4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005fd8:	4656      	mov	r6, sl
 8005fda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fde:	4620      	mov	r0, r4
 8005fe0:	4629      	mov	r1, r5
 8005fe2:	f7fa fba3 	bl	800072c <__aeabi_ddiv>
 8005fe6:	f7fa fd27 	bl	8000a38 <__aeabi_d2iz>
 8005fea:	4680      	mov	r8, r0
 8005fec:	f7fa fa0a 	bl	8000404 <__aeabi_i2d>
 8005ff0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ff4:	f7fa fa70 	bl	80004d8 <__aeabi_dmul>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	4620      	mov	r0, r4
 8005ffe:	4629      	mov	r1, r5
 8006000:	f7fa f8b2 	bl	8000168 <__aeabi_dsub>
 8006004:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006008:	9d07      	ldr	r5, [sp, #28]
 800600a:	f806 4b01 	strb.w	r4, [r6], #1
 800600e:	eba6 040a 	sub.w	r4, r6, sl
 8006012:	42a5      	cmp	r5, r4
 8006014:	4602      	mov	r2, r0
 8006016:	460b      	mov	r3, r1
 8006018:	f040 8116 	bne.w	8006248 <_dtoa_r+0x6e0>
 800601c:	f7fa f8a6 	bl	800016c <__adddf3>
 8006020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006024:	4604      	mov	r4, r0
 8006026:	460d      	mov	r5, r1
 8006028:	f7fa fce6 	bl	80009f8 <__aeabi_dcmpgt>
 800602c:	2800      	cmp	r0, #0
 800602e:	f040 80f8 	bne.w	8006222 <_dtoa_r+0x6ba>
 8006032:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006036:	4620      	mov	r0, r4
 8006038:	4629      	mov	r1, r5
 800603a:	f7fa fcb5 	bl	80009a8 <__aeabi_dcmpeq>
 800603e:	b118      	cbz	r0, 8006048 <_dtoa_r+0x4e0>
 8006040:	f018 0f01 	tst.w	r8, #1
 8006044:	f040 80ed 	bne.w	8006222 <_dtoa_r+0x6ba>
 8006048:	4649      	mov	r1, r9
 800604a:	4658      	mov	r0, fp
 800604c:	f000 fc92 	bl	8006974 <_Bfree>
 8006050:	2300      	movs	r3, #0
 8006052:	7033      	strb	r3, [r6, #0]
 8006054:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006056:	3701      	adds	r7, #1
 8006058:	601f      	str	r7, [r3, #0]
 800605a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800605c:	2b00      	cmp	r3, #0
 800605e:	f000 8320 	beq.w	80066a2 <_dtoa_r+0xb3a>
 8006062:	601e      	str	r6, [r3, #0]
 8006064:	e31d      	b.n	80066a2 <_dtoa_r+0xb3a>
 8006066:	07e2      	lsls	r2, r4, #31
 8006068:	d505      	bpl.n	8006076 <_dtoa_r+0x50e>
 800606a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800606e:	f7fa fa33 	bl	80004d8 <__aeabi_dmul>
 8006072:	2301      	movs	r3, #1
 8006074:	3601      	adds	r6, #1
 8006076:	1064      	asrs	r4, r4, #1
 8006078:	3508      	adds	r5, #8
 800607a:	e73f      	b.n	8005efc <_dtoa_r+0x394>
 800607c:	2602      	movs	r6, #2
 800607e:	e742      	b.n	8005f06 <_dtoa_r+0x39e>
 8006080:	9c07      	ldr	r4, [sp, #28]
 8006082:	9704      	str	r7, [sp, #16]
 8006084:	e761      	b.n	8005f4a <_dtoa_r+0x3e2>
 8006086:	bf00      	nop
 8006088:	0800af28 	.word	0x0800af28
 800608c:	0800af00 	.word	0x0800af00
 8006090:	3ff00000 	.word	0x3ff00000
 8006094:	40240000 	.word	0x40240000
 8006098:	401c0000 	.word	0x401c0000
 800609c:	40140000 	.word	0x40140000
 80060a0:	4b70      	ldr	r3, [pc, #448]	@ (8006264 <_dtoa_r+0x6fc>)
 80060a2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80060a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80060a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80060ac:	4454      	add	r4, sl
 80060ae:	2900      	cmp	r1, #0
 80060b0:	d045      	beq.n	800613e <_dtoa_r+0x5d6>
 80060b2:	2000      	movs	r0, #0
 80060b4:	496c      	ldr	r1, [pc, #432]	@ (8006268 <_dtoa_r+0x700>)
 80060b6:	f7fa fb39 	bl	800072c <__aeabi_ddiv>
 80060ba:	4633      	mov	r3, r6
 80060bc:	462a      	mov	r2, r5
 80060be:	f7fa f853 	bl	8000168 <__aeabi_dsub>
 80060c2:	4656      	mov	r6, sl
 80060c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80060c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060cc:	f7fa fcb4 	bl	8000a38 <__aeabi_d2iz>
 80060d0:	4605      	mov	r5, r0
 80060d2:	f7fa f997 	bl	8000404 <__aeabi_i2d>
 80060d6:	4602      	mov	r2, r0
 80060d8:	460b      	mov	r3, r1
 80060da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060de:	f7fa f843 	bl	8000168 <__aeabi_dsub>
 80060e2:	4602      	mov	r2, r0
 80060e4:	460b      	mov	r3, r1
 80060e6:	3530      	adds	r5, #48	@ 0x30
 80060e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80060ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80060f0:	f806 5b01 	strb.w	r5, [r6], #1
 80060f4:	f7fa fc62 	bl	80009bc <__aeabi_dcmplt>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	d163      	bne.n	80061c4 <_dtoa_r+0x65c>
 80060fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006100:	2000      	movs	r0, #0
 8006102:	495a      	ldr	r1, [pc, #360]	@ (800626c <_dtoa_r+0x704>)
 8006104:	f7fa f830 	bl	8000168 <__aeabi_dsub>
 8006108:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800610c:	f7fa fc56 	bl	80009bc <__aeabi_dcmplt>
 8006110:	2800      	cmp	r0, #0
 8006112:	f040 8087 	bne.w	8006224 <_dtoa_r+0x6bc>
 8006116:	42a6      	cmp	r6, r4
 8006118:	f43f af43 	beq.w	8005fa2 <_dtoa_r+0x43a>
 800611c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006120:	2200      	movs	r2, #0
 8006122:	4b53      	ldr	r3, [pc, #332]	@ (8006270 <_dtoa_r+0x708>)
 8006124:	f7fa f9d8 	bl	80004d8 <__aeabi_dmul>
 8006128:	2200      	movs	r2, #0
 800612a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800612e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006132:	4b4f      	ldr	r3, [pc, #316]	@ (8006270 <_dtoa_r+0x708>)
 8006134:	f7fa f9d0 	bl	80004d8 <__aeabi_dmul>
 8006138:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800613c:	e7c4      	b.n	80060c8 <_dtoa_r+0x560>
 800613e:	4631      	mov	r1, r6
 8006140:	4628      	mov	r0, r5
 8006142:	f7fa f9c9 	bl	80004d8 <__aeabi_dmul>
 8006146:	4656      	mov	r6, sl
 8006148:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800614c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800614e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006152:	f7fa fc71 	bl	8000a38 <__aeabi_d2iz>
 8006156:	4605      	mov	r5, r0
 8006158:	f7fa f954 	bl	8000404 <__aeabi_i2d>
 800615c:	4602      	mov	r2, r0
 800615e:	460b      	mov	r3, r1
 8006160:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006164:	f7fa f800 	bl	8000168 <__aeabi_dsub>
 8006168:	4602      	mov	r2, r0
 800616a:	460b      	mov	r3, r1
 800616c:	3530      	adds	r5, #48	@ 0x30
 800616e:	f806 5b01 	strb.w	r5, [r6], #1
 8006172:	42a6      	cmp	r6, r4
 8006174:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006178:	f04f 0200 	mov.w	r2, #0
 800617c:	d124      	bne.n	80061c8 <_dtoa_r+0x660>
 800617e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006182:	4b39      	ldr	r3, [pc, #228]	@ (8006268 <_dtoa_r+0x700>)
 8006184:	f7f9 fff2 	bl	800016c <__adddf3>
 8006188:	4602      	mov	r2, r0
 800618a:	460b      	mov	r3, r1
 800618c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006190:	f7fa fc32 	bl	80009f8 <__aeabi_dcmpgt>
 8006194:	2800      	cmp	r0, #0
 8006196:	d145      	bne.n	8006224 <_dtoa_r+0x6bc>
 8006198:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800619c:	2000      	movs	r0, #0
 800619e:	4932      	ldr	r1, [pc, #200]	@ (8006268 <_dtoa_r+0x700>)
 80061a0:	f7f9 ffe2 	bl	8000168 <__aeabi_dsub>
 80061a4:	4602      	mov	r2, r0
 80061a6:	460b      	mov	r3, r1
 80061a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061ac:	f7fa fc06 	bl	80009bc <__aeabi_dcmplt>
 80061b0:	2800      	cmp	r0, #0
 80061b2:	f43f aef6 	beq.w	8005fa2 <_dtoa_r+0x43a>
 80061b6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80061b8:	1e73      	subs	r3, r6, #1
 80061ba:	9313      	str	r3, [sp, #76]	@ 0x4c
 80061bc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80061c0:	2b30      	cmp	r3, #48	@ 0x30
 80061c2:	d0f8      	beq.n	80061b6 <_dtoa_r+0x64e>
 80061c4:	9f04      	ldr	r7, [sp, #16]
 80061c6:	e73f      	b.n	8006048 <_dtoa_r+0x4e0>
 80061c8:	4b29      	ldr	r3, [pc, #164]	@ (8006270 <_dtoa_r+0x708>)
 80061ca:	f7fa f985 	bl	80004d8 <__aeabi_dmul>
 80061ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061d2:	e7bc      	b.n	800614e <_dtoa_r+0x5e6>
 80061d4:	d10c      	bne.n	80061f0 <_dtoa_r+0x688>
 80061d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061da:	2200      	movs	r2, #0
 80061dc:	4b25      	ldr	r3, [pc, #148]	@ (8006274 <_dtoa_r+0x70c>)
 80061de:	f7fa f97b 	bl	80004d8 <__aeabi_dmul>
 80061e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061e6:	f7fa fbfd 	bl	80009e4 <__aeabi_dcmpge>
 80061ea:	2800      	cmp	r0, #0
 80061ec:	f000 815b 	beq.w	80064a6 <_dtoa_r+0x93e>
 80061f0:	2400      	movs	r4, #0
 80061f2:	4625      	mov	r5, r4
 80061f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061f6:	4656      	mov	r6, sl
 80061f8:	43db      	mvns	r3, r3
 80061fa:	9304      	str	r3, [sp, #16]
 80061fc:	2700      	movs	r7, #0
 80061fe:	4621      	mov	r1, r4
 8006200:	4658      	mov	r0, fp
 8006202:	f000 fbb7 	bl	8006974 <_Bfree>
 8006206:	2d00      	cmp	r5, #0
 8006208:	d0dc      	beq.n	80061c4 <_dtoa_r+0x65c>
 800620a:	b12f      	cbz	r7, 8006218 <_dtoa_r+0x6b0>
 800620c:	42af      	cmp	r7, r5
 800620e:	d003      	beq.n	8006218 <_dtoa_r+0x6b0>
 8006210:	4639      	mov	r1, r7
 8006212:	4658      	mov	r0, fp
 8006214:	f000 fbae 	bl	8006974 <_Bfree>
 8006218:	4629      	mov	r1, r5
 800621a:	4658      	mov	r0, fp
 800621c:	f000 fbaa 	bl	8006974 <_Bfree>
 8006220:	e7d0      	b.n	80061c4 <_dtoa_r+0x65c>
 8006222:	9704      	str	r7, [sp, #16]
 8006224:	4633      	mov	r3, r6
 8006226:	461e      	mov	r6, r3
 8006228:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800622c:	2a39      	cmp	r2, #57	@ 0x39
 800622e:	d107      	bne.n	8006240 <_dtoa_r+0x6d8>
 8006230:	459a      	cmp	sl, r3
 8006232:	d1f8      	bne.n	8006226 <_dtoa_r+0x6be>
 8006234:	9a04      	ldr	r2, [sp, #16]
 8006236:	3201      	adds	r2, #1
 8006238:	9204      	str	r2, [sp, #16]
 800623a:	2230      	movs	r2, #48	@ 0x30
 800623c:	f88a 2000 	strb.w	r2, [sl]
 8006240:	781a      	ldrb	r2, [r3, #0]
 8006242:	3201      	adds	r2, #1
 8006244:	701a      	strb	r2, [r3, #0]
 8006246:	e7bd      	b.n	80061c4 <_dtoa_r+0x65c>
 8006248:	2200      	movs	r2, #0
 800624a:	4b09      	ldr	r3, [pc, #36]	@ (8006270 <_dtoa_r+0x708>)
 800624c:	f7fa f944 	bl	80004d8 <__aeabi_dmul>
 8006250:	2200      	movs	r2, #0
 8006252:	2300      	movs	r3, #0
 8006254:	4604      	mov	r4, r0
 8006256:	460d      	mov	r5, r1
 8006258:	f7fa fba6 	bl	80009a8 <__aeabi_dcmpeq>
 800625c:	2800      	cmp	r0, #0
 800625e:	f43f aebc 	beq.w	8005fda <_dtoa_r+0x472>
 8006262:	e6f1      	b.n	8006048 <_dtoa_r+0x4e0>
 8006264:	0800af28 	.word	0x0800af28
 8006268:	3fe00000 	.word	0x3fe00000
 800626c:	3ff00000 	.word	0x3ff00000
 8006270:	40240000 	.word	0x40240000
 8006274:	40140000 	.word	0x40140000
 8006278:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800627a:	2a00      	cmp	r2, #0
 800627c:	f000 80db 	beq.w	8006436 <_dtoa_r+0x8ce>
 8006280:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006282:	2a01      	cmp	r2, #1
 8006284:	f300 80bf 	bgt.w	8006406 <_dtoa_r+0x89e>
 8006288:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800628a:	2a00      	cmp	r2, #0
 800628c:	f000 80b7 	beq.w	80063fe <_dtoa_r+0x896>
 8006290:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006294:	4646      	mov	r6, r8
 8006296:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006298:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800629a:	2101      	movs	r1, #1
 800629c:	441a      	add	r2, r3
 800629e:	4658      	mov	r0, fp
 80062a0:	4498      	add	r8, r3
 80062a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80062a4:	f000 fc64 	bl	8006b70 <__i2b>
 80062a8:	4605      	mov	r5, r0
 80062aa:	b15e      	cbz	r6, 80062c4 <_dtoa_r+0x75c>
 80062ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	dd08      	ble.n	80062c4 <_dtoa_r+0x75c>
 80062b2:	42b3      	cmp	r3, r6
 80062b4:	bfa8      	it	ge
 80062b6:	4633      	movge	r3, r6
 80062b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062ba:	eba8 0803 	sub.w	r8, r8, r3
 80062be:	1af6      	subs	r6, r6, r3
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80062c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062c6:	b1f3      	cbz	r3, 8006306 <_dtoa_r+0x79e>
 80062c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f000 80b7 	beq.w	800643e <_dtoa_r+0x8d6>
 80062d0:	b18c      	cbz	r4, 80062f6 <_dtoa_r+0x78e>
 80062d2:	4629      	mov	r1, r5
 80062d4:	4622      	mov	r2, r4
 80062d6:	4658      	mov	r0, fp
 80062d8:	f000 fd08 	bl	8006cec <__pow5mult>
 80062dc:	464a      	mov	r2, r9
 80062de:	4601      	mov	r1, r0
 80062e0:	4605      	mov	r5, r0
 80062e2:	4658      	mov	r0, fp
 80062e4:	f000 fc5a 	bl	8006b9c <__multiply>
 80062e8:	4649      	mov	r1, r9
 80062ea:	9004      	str	r0, [sp, #16]
 80062ec:	4658      	mov	r0, fp
 80062ee:	f000 fb41 	bl	8006974 <_Bfree>
 80062f2:	9b04      	ldr	r3, [sp, #16]
 80062f4:	4699      	mov	r9, r3
 80062f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062f8:	1b1a      	subs	r2, r3, r4
 80062fa:	d004      	beq.n	8006306 <_dtoa_r+0x79e>
 80062fc:	4649      	mov	r1, r9
 80062fe:	4658      	mov	r0, fp
 8006300:	f000 fcf4 	bl	8006cec <__pow5mult>
 8006304:	4681      	mov	r9, r0
 8006306:	2101      	movs	r1, #1
 8006308:	4658      	mov	r0, fp
 800630a:	f000 fc31 	bl	8006b70 <__i2b>
 800630e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006310:	4604      	mov	r4, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	f000 81c9 	beq.w	80066aa <_dtoa_r+0xb42>
 8006318:	461a      	mov	r2, r3
 800631a:	4601      	mov	r1, r0
 800631c:	4658      	mov	r0, fp
 800631e:	f000 fce5 	bl	8006cec <__pow5mult>
 8006322:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006324:	4604      	mov	r4, r0
 8006326:	2b01      	cmp	r3, #1
 8006328:	f300 808f 	bgt.w	800644a <_dtoa_r+0x8e2>
 800632c:	9b02      	ldr	r3, [sp, #8]
 800632e:	2b00      	cmp	r3, #0
 8006330:	f040 8087 	bne.w	8006442 <_dtoa_r+0x8da>
 8006334:	9b03      	ldr	r3, [sp, #12]
 8006336:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800633a:	2b00      	cmp	r3, #0
 800633c:	f040 8083 	bne.w	8006446 <_dtoa_r+0x8de>
 8006340:	9b03      	ldr	r3, [sp, #12]
 8006342:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006346:	0d1b      	lsrs	r3, r3, #20
 8006348:	051b      	lsls	r3, r3, #20
 800634a:	b12b      	cbz	r3, 8006358 <_dtoa_r+0x7f0>
 800634c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800634e:	f108 0801 	add.w	r8, r8, #1
 8006352:	3301      	adds	r3, #1
 8006354:	9309      	str	r3, [sp, #36]	@ 0x24
 8006356:	2301      	movs	r3, #1
 8006358:	930a      	str	r3, [sp, #40]	@ 0x28
 800635a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800635c:	2b00      	cmp	r3, #0
 800635e:	f000 81aa 	beq.w	80066b6 <_dtoa_r+0xb4e>
 8006362:	6923      	ldr	r3, [r4, #16]
 8006364:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006368:	6918      	ldr	r0, [r3, #16]
 800636a:	f000 fbb5 	bl	8006ad8 <__hi0bits>
 800636e:	f1c0 0020 	rsb	r0, r0, #32
 8006372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006374:	4418      	add	r0, r3
 8006376:	f010 001f 	ands.w	r0, r0, #31
 800637a:	d071      	beq.n	8006460 <_dtoa_r+0x8f8>
 800637c:	f1c0 0320 	rsb	r3, r0, #32
 8006380:	2b04      	cmp	r3, #4
 8006382:	dd65      	ble.n	8006450 <_dtoa_r+0x8e8>
 8006384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006386:	f1c0 001c 	rsb	r0, r0, #28
 800638a:	4403      	add	r3, r0
 800638c:	4480      	add	r8, r0
 800638e:	4406      	add	r6, r0
 8006390:	9309      	str	r3, [sp, #36]	@ 0x24
 8006392:	f1b8 0f00 	cmp.w	r8, #0
 8006396:	dd05      	ble.n	80063a4 <_dtoa_r+0x83c>
 8006398:	4649      	mov	r1, r9
 800639a:	4642      	mov	r2, r8
 800639c:	4658      	mov	r0, fp
 800639e:	f000 fcff 	bl	8006da0 <__lshift>
 80063a2:	4681      	mov	r9, r0
 80063a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	dd05      	ble.n	80063b6 <_dtoa_r+0x84e>
 80063aa:	4621      	mov	r1, r4
 80063ac:	461a      	mov	r2, r3
 80063ae:	4658      	mov	r0, fp
 80063b0:	f000 fcf6 	bl	8006da0 <__lshift>
 80063b4:	4604      	mov	r4, r0
 80063b6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d053      	beq.n	8006464 <_dtoa_r+0x8fc>
 80063bc:	4621      	mov	r1, r4
 80063be:	4648      	mov	r0, r9
 80063c0:	f000 fd5a 	bl	8006e78 <__mcmp>
 80063c4:	2800      	cmp	r0, #0
 80063c6:	da4d      	bge.n	8006464 <_dtoa_r+0x8fc>
 80063c8:	1e7b      	subs	r3, r7, #1
 80063ca:	4649      	mov	r1, r9
 80063cc:	9304      	str	r3, [sp, #16]
 80063ce:	220a      	movs	r2, #10
 80063d0:	2300      	movs	r3, #0
 80063d2:	4658      	mov	r0, fp
 80063d4:	f000 faf0 	bl	80069b8 <__multadd>
 80063d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063da:	4681      	mov	r9, r0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f000 816c 	beq.w	80066ba <_dtoa_r+0xb52>
 80063e2:	2300      	movs	r3, #0
 80063e4:	4629      	mov	r1, r5
 80063e6:	220a      	movs	r2, #10
 80063e8:	4658      	mov	r0, fp
 80063ea:	f000 fae5 	bl	80069b8 <__multadd>
 80063ee:	9b08      	ldr	r3, [sp, #32]
 80063f0:	4605      	mov	r5, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	dc61      	bgt.n	80064ba <_dtoa_r+0x952>
 80063f6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	dc3b      	bgt.n	8006474 <_dtoa_r+0x90c>
 80063fc:	e05d      	b.n	80064ba <_dtoa_r+0x952>
 80063fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006400:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006404:	e746      	b.n	8006294 <_dtoa_r+0x72c>
 8006406:	9b07      	ldr	r3, [sp, #28]
 8006408:	1e5c      	subs	r4, r3, #1
 800640a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800640c:	42a3      	cmp	r3, r4
 800640e:	bfbf      	itttt	lt
 8006410:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006412:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006414:	1ae3      	sublt	r3, r4, r3
 8006416:	18d2      	addlt	r2, r2, r3
 8006418:	bfa8      	it	ge
 800641a:	1b1c      	subge	r4, r3, r4
 800641c:	9b07      	ldr	r3, [sp, #28]
 800641e:	bfbe      	ittt	lt
 8006420:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006422:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006424:	2400      	movlt	r4, #0
 8006426:	2b00      	cmp	r3, #0
 8006428:	bfb5      	itete	lt
 800642a:	eba8 0603 	sublt.w	r6, r8, r3
 800642e:	4646      	movge	r6, r8
 8006430:	2300      	movlt	r3, #0
 8006432:	9b07      	ldrge	r3, [sp, #28]
 8006434:	e730      	b.n	8006298 <_dtoa_r+0x730>
 8006436:	4646      	mov	r6, r8
 8006438:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800643a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800643c:	e735      	b.n	80062aa <_dtoa_r+0x742>
 800643e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006440:	e75c      	b.n	80062fc <_dtoa_r+0x794>
 8006442:	2300      	movs	r3, #0
 8006444:	e788      	b.n	8006358 <_dtoa_r+0x7f0>
 8006446:	9b02      	ldr	r3, [sp, #8]
 8006448:	e786      	b.n	8006358 <_dtoa_r+0x7f0>
 800644a:	2300      	movs	r3, #0
 800644c:	930a      	str	r3, [sp, #40]	@ 0x28
 800644e:	e788      	b.n	8006362 <_dtoa_r+0x7fa>
 8006450:	d09f      	beq.n	8006392 <_dtoa_r+0x82a>
 8006452:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006454:	331c      	adds	r3, #28
 8006456:	441a      	add	r2, r3
 8006458:	4498      	add	r8, r3
 800645a:	441e      	add	r6, r3
 800645c:	9209      	str	r2, [sp, #36]	@ 0x24
 800645e:	e798      	b.n	8006392 <_dtoa_r+0x82a>
 8006460:	4603      	mov	r3, r0
 8006462:	e7f6      	b.n	8006452 <_dtoa_r+0x8ea>
 8006464:	9b07      	ldr	r3, [sp, #28]
 8006466:	9704      	str	r7, [sp, #16]
 8006468:	2b00      	cmp	r3, #0
 800646a:	dc20      	bgt.n	80064ae <_dtoa_r+0x946>
 800646c:	9308      	str	r3, [sp, #32]
 800646e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006470:	2b02      	cmp	r3, #2
 8006472:	dd1e      	ble.n	80064b2 <_dtoa_r+0x94a>
 8006474:	9b08      	ldr	r3, [sp, #32]
 8006476:	2b00      	cmp	r3, #0
 8006478:	f47f aebc 	bne.w	80061f4 <_dtoa_r+0x68c>
 800647c:	4621      	mov	r1, r4
 800647e:	2205      	movs	r2, #5
 8006480:	4658      	mov	r0, fp
 8006482:	f000 fa99 	bl	80069b8 <__multadd>
 8006486:	4601      	mov	r1, r0
 8006488:	4604      	mov	r4, r0
 800648a:	4648      	mov	r0, r9
 800648c:	f000 fcf4 	bl	8006e78 <__mcmp>
 8006490:	2800      	cmp	r0, #0
 8006492:	f77f aeaf 	ble.w	80061f4 <_dtoa_r+0x68c>
 8006496:	2331      	movs	r3, #49	@ 0x31
 8006498:	4656      	mov	r6, sl
 800649a:	f806 3b01 	strb.w	r3, [r6], #1
 800649e:	9b04      	ldr	r3, [sp, #16]
 80064a0:	3301      	adds	r3, #1
 80064a2:	9304      	str	r3, [sp, #16]
 80064a4:	e6aa      	b.n	80061fc <_dtoa_r+0x694>
 80064a6:	9c07      	ldr	r4, [sp, #28]
 80064a8:	9704      	str	r7, [sp, #16]
 80064aa:	4625      	mov	r5, r4
 80064ac:	e7f3      	b.n	8006496 <_dtoa_r+0x92e>
 80064ae:	9b07      	ldr	r3, [sp, #28]
 80064b0:	9308      	str	r3, [sp, #32]
 80064b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f000 8104 	beq.w	80066c2 <_dtoa_r+0xb5a>
 80064ba:	2e00      	cmp	r6, #0
 80064bc:	dd05      	ble.n	80064ca <_dtoa_r+0x962>
 80064be:	4629      	mov	r1, r5
 80064c0:	4632      	mov	r2, r6
 80064c2:	4658      	mov	r0, fp
 80064c4:	f000 fc6c 	bl	8006da0 <__lshift>
 80064c8:	4605      	mov	r5, r0
 80064ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d05a      	beq.n	8006586 <_dtoa_r+0xa1e>
 80064d0:	4658      	mov	r0, fp
 80064d2:	6869      	ldr	r1, [r5, #4]
 80064d4:	f000 fa0e 	bl	80068f4 <_Balloc>
 80064d8:	4606      	mov	r6, r0
 80064da:	b928      	cbnz	r0, 80064e8 <_dtoa_r+0x980>
 80064dc:	4602      	mov	r2, r0
 80064de:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80064e2:	4b83      	ldr	r3, [pc, #524]	@ (80066f0 <_dtoa_r+0xb88>)
 80064e4:	f7ff bb54 	b.w	8005b90 <_dtoa_r+0x28>
 80064e8:	692a      	ldr	r2, [r5, #16]
 80064ea:	f105 010c 	add.w	r1, r5, #12
 80064ee:	3202      	adds	r2, #2
 80064f0:	0092      	lsls	r2, r2, #2
 80064f2:	300c      	adds	r0, #12
 80064f4:	f7ff fa9d 	bl	8005a32 <memcpy>
 80064f8:	2201      	movs	r2, #1
 80064fa:	4631      	mov	r1, r6
 80064fc:	4658      	mov	r0, fp
 80064fe:	f000 fc4f 	bl	8006da0 <__lshift>
 8006502:	462f      	mov	r7, r5
 8006504:	4605      	mov	r5, r0
 8006506:	f10a 0301 	add.w	r3, sl, #1
 800650a:	9307      	str	r3, [sp, #28]
 800650c:	9b08      	ldr	r3, [sp, #32]
 800650e:	4453      	add	r3, sl
 8006510:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006512:	9b02      	ldr	r3, [sp, #8]
 8006514:	f003 0301 	and.w	r3, r3, #1
 8006518:	930a      	str	r3, [sp, #40]	@ 0x28
 800651a:	9b07      	ldr	r3, [sp, #28]
 800651c:	4621      	mov	r1, r4
 800651e:	3b01      	subs	r3, #1
 8006520:	4648      	mov	r0, r9
 8006522:	9302      	str	r3, [sp, #8]
 8006524:	f7ff fa98 	bl	8005a58 <quorem>
 8006528:	4639      	mov	r1, r7
 800652a:	9008      	str	r0, [sp, #32]
 800652c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006530:	4648      	mov	r0, r9
 8006532:	f000 fca1 	bl	8006e78 <__mcmp>
 8006536:	462a      	mov	r2, r5
 8006538:	9009      	str	r0, [sp, #36]	@ 0x24
 800653a:	4621      	mov	r1, r4
 800653c:	4658      	mov	r0, fp
 800653e:	f000 fcb7 	bl	8006eb0 <__mdiff>
 8006542:	68c2      	ldr	r2, [r0, #12]
 8006544:	4606      	mov	r6, r0
 8006546:	bb02      	cbnz	r2, 800658a <_dtoa_r+0xa22>
 8006548:	4601      	mov	r1, r0
 800654a:	4648      	mov	r0, r9
 800654c:	f000 fc94 	bl	8006e78 <__mcmp>
 8006550:	4602      	mov	r2, r0
 8006552:	4631      	mov	r1, r6
 8006554:	4658      	mov	r0, fp
 8006556:	920c      	str	r2, [sp, #48]	@ 0x30
 8006558:	f000 fa0c 	bl	8006974 <_Bfree>
 800655c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800655e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006560:	9e07      	ldr	r6, [sp, #28]
 8006562:	ea43 0102 	orr.w	r1, r3, r2
 8006566:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006568:	4319      	orrs	r1, r3
 800656a:	d110      	bne.n	800658e <_dtoa_r+0xa26>
 800656c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006570:	d029      	beq.n	80065c6 <_dtoa_r+0xa5e>
 8006572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006574:	2b00      	cmp	r3, #0
 8006576:	dd02      	ble.n	800657e <_dtoa_r+0xa16>
 8006578:	9b08      	ldr	r3, [sp, #32]
 800657a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800657e:	9b02      	ldr	r3, [sp, #8]
 8006580:	f883 8000 	strb.w	r8, [r3]
 8006584:	e63b      	b.n	80061fe <_dtoa_r+0x696>
 8006586:	4628      	mov	r0, r5
 8006588:	e7bb      	b.n	8006502 <_dtoa_r+0x99a>
 800658a:	2201      	movs	r2, #1
 800658c:	e7e1      	b.n	8006552 <_dtoa_r+0x9ea>
 800658e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006590:	2b00      	cmp	r3, #0
 8006592:	db04      	blt.n	800659e <_dtoa_r+0xa36>
 8006594:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006596:	430b      	orrs	r3, r1
 8006598:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800659a:	430b      	orrs	r3, r1
 800659c:	d120      	bne.n	80065e0 <_dtoa_r+0xa78>
 800659e:	2a00      	cmp	r2, #0
 80065a0:	dded      	ble.n	800657e <_dtoa_r+0xa16>
 80065a2:	4649      	mov	r1, r9
 80065a4:	2201      	movs	r2, #1
 80065a6:	4658      	mov	r0, fp
 80065a8:	f000 fbfa 	bl	8006da0 <__lshift>
 80065ac:	4621      	mov	r1, r4
 80065ae:	4681      	mov	r9, r0
 80065b0:	f000 fc62 	bl	8006e78 <__mcmp>
 80065b4:	2800      	cmp	r0, #0
 80065b6:	dc03      	bgt.n	80065c0 <_dtoa_r+0xa58>
 80065b8:	d1e1      	bne.n	800657e <_dtoa_r+0xa16>
 80065ba:	f018 0f01 	tst.w	r8, #1
 80065be:	d0de      	beq.n	800657e <_dtoa_r+0xa16>
 80065c0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80065c4:	d1d8      	bne.n	8006578 <_dtoa_r+0xa10>
 80065c6:	2339      	movs	r3, #57	@ 0x39
 80065c8:	9a02      	ldr	r2, [sp, #8]
 80065ca:	7013      	strb	r3, [r2, #0]
 80065cc:	4633      	mov	r3, r6
 80065ce:	461e      	mov	r6, r3
 80065d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80065d4:	3b01      	subs	r3, #1
 80065d6:	2a39      	cmp	r2, #57	@ 0x39
 80065d8:	d052      	beq.n	8006680 <_dtoa_r+0xb18>
 80065da:	3201      	adds	r2, #1
 80065dc:	701a      	strb	r2, [r3, #0]
 80065de:	e60e      	b.n	80061fe <_dtoa_r+0x696>
 80065e0:	2a00      	cmp	r2, #0
 80065e2:	dd07      	ble.n	80065f4 <_dtoa_r+0xa8c>
 80065e4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80065e8:	d0ed      	beq.n	80065c6 <_dtoa_r+0xa5e>
 80065ea:	9a02      	ldr	r2, [sp, #8]
 80065ec:	f108 0301 	add.w	r3, r8, #1
 80065f0:	7013      	strb	r3, [r2, #0]
 80065f2:	e604      	b.n	80061fe <_dtoa_r+0x696>
 80065f4:	9b07      	ldr	r3, [sp, #28]
 80065f6:	9a07      	ldr	r2, [sp, #28]
 80065f8:	f803 8c01 	strb.w	r8, [r3, #-1]
 80065fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065fe:	4293      	cmp	r3, r2
 8006600:	d028      	beq.n	8006654 <_dtoa_r+0xaec>
 8006602:	4649      	mov	r1, r9
 8006604:	2300      	movs	r3, #0
 8006606:	220a      	movs	r2, #10
 8006608:	4658      	mov	r0, fp
 800660a:	f000 f9d5 	bl	80069b8 <__multadd>
 800660e:	42af      	cmp	r7, r5
 8006610:	4681      	mov	r9, r0
 8006612:	f04f 0300 	mov.w	r3, #0
 8006616:	f04f 020a 	mov.w	r2, #10
 800661a:	4639      	mov	r1, r7
 800661c:	4658      	mov	r0, fp
 800661e:	d107      	bne.n	8006630 <_dtoa_r+0xac8>
 8006620:	f000 f9ca 	bl	80069b8 <__multadd>
 8006624:	4607      	mov	r7, r0
 8006626:	4605      	mov	r5, r0
 8006628:	9b07      	ldr	r3, [sp, #28]
 800662a:	3301      	adds	r3, #1
 800662c:	9307      	str	r3, [sp, #28]
 800662e:	e774      	b.n	800651a <_dtoa_r+0x9b2>
 8006630:	f000 f9c2 	bl	80069b8 <__multadd>
 8006634:	4629      	mov	r1, r5
 8006636:	4607      	mov	r7, r0
 8006638:	2300      	movs	r3, #0
 800663a:	220a      	movs	r2, #10
 800663c:	4658      	mov	r0, fp
 800663e:	f000 f9bb 	bl	80069b8 <__multadd>
 8006642:	4605      	mov	r5, r0
 8006644:	e7f0      	b.n	8006628 <_dtoa_r+0xac0>
 8006646:	9b08      	ldr	r3, [sp, #32]
 8006648:	2700      	movs	r7, #0
 800664a:	2b00      	cmp	r3, #0
 800664c:	bfcc      	ite	gt
 800664e:	461e      	movgt	r6, r3
 8006650:	2601      	movle	r6, #1
 8006652:	4456      	add	r6, sl
 8006654:	4649      	mov	r1, r9
 8006656:	2201      	movs	r2, #1
 8006658:	4658      	mov	r0, fp
 800665a:	f000 fba1 	bl	8006da0 <__lshift>
 800665e:	4621      	mov	r1, r4
 8006660:	4681      	mov	r9, r0
 8006662:	f000 fc09 	bl	8006e78 <__mcmp>
 8006666:	2800      	cmp	r0, #0
 8006668:	dcb0      	bgt.n	80065cc <_dtoa_r+0xa64>
 800666a:	d102      	bne.n	8006672 <_dtoa_r+0xb0a>
 800666c:	f018 0f01 	tst.w	r8, #1
 8006670:	d1ac      	bne.n	80065cc <_dtoa_r+0xa64>
 8006672:	4633      	mov	r3, r6
 8006674:	461e      	mov	r6, r3
 8006676:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800667a:	2a30      	cmp	r2, #48	@ 0x30
 800667c:	d0fa      	beq.n	8006674 <_dtoa_r+0xb0c>
 800667e:	e5be      	b.n	80061fe <_dtoa_r+0x696>
 8006680:	459a      	cmp	sl, r3
 8006682:	d1a4      	bne.n	80065ce <_dtoa_r+0xa66>
 8006684:	9b04      	ldr	r3, [sp, #16]
 8006686:	3301      	adds	r3, #1
 8006688:	9304      	str	r3, [sp, #16]
 800668a:	2331      	movs	r3, #49	@ 0x31
 800668c:	f88a 3000 	strb.w	r3, [sl]
 8006690:	e5b5      	b.n	80061fe <_dtoa_r+0x696>
 8006692:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006694:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80066f4 <_dtoa_r+0xb8c>
 8006698:	b11b      	cbz	r3, 80066a2 <_dtoa_r+0xb3a>
 800669a:	f10a 0308 	add.w	r3, sl, #8
 800669e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80066a0:	6013      	str	r3, [r2, #0]
 80066a2:	4650      	mov	r0, sl
 80066a4:	b017      	add	sp, #92	@ 0x5c
 80066a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066aa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	f77f ae3d 	ble.w	800632c <_dtoa_r+0x7c4>
 80066b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80066b6:	2001      	movs	r0, #1
 80066b8:	e65b      	b.n	8006372 <_dtoa_r+0x80a>
 80066ba:	9b08      	ldr	r3, [sp, #32]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f77f aed6 	ble.w	800646e <_dtoa_r+0x906>
 80066c2:	4656      	mov	r6, sl
 80066c4:	4621      	mov	r1, r4
 80066c6:	4648      	mov	r0, r9
 80066c8:	f7ff f9c6 	bl	8005a58 <quorem>
 80066cc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80066d0:	9b08      	ldr	r3, [sp, #32]
 80066d2:	f806 8b01 	strb.w	r8, [r6], #1
 80066d6:	eba6 020a 	sub.w	r2, r6, sl
 80066da:	4293      	cmp	r3, r2
 80066dc:	ddb3      	ble.n	8006646 <_dtoa_r+0xade>
 80066de:	4649      	mov	r1, r9
 80066e0:	2300      	movs	r3, #0
 80066e2:	220a      	movs	r2, #10
 80066e4:	4658      	mov	r0, fp
 80066e6:	f000 f967 	bl	80069b8 <__multadd>
 80066ea:	4681      	mov	r9, r0
 80066ec:	e7ea      	b.n	80066c4 <_dtoa_r+0xb5c>
 80066ee:	bf00      	nop
 80066f0:	0800ae87 	.word	0x0800ae87
 80066f4:	0800ae0b 	.word	0x0800ae0b

080066f8 <_free_r>:
 80066f8:	b538      	push	{r3, r4, r5, lr}
 80066fa:	4605      	mov	r5, r0
 80066fc:	2900      	cmp	r1, #0
 80066fe:	d040      	beq.n	8006782 <_free_r+0x8a>
 8006700:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006704:	1f0c      	subs	r4, r1, #4
 8006706:	2b00      	cmp	r3, #0
 8006708:	bfb8      	it	lt
 800670a:	18e4      	addlt	r4, r4, r3
 800670c:	f000 f8e6 	bl	80068dc <__malloc_lock>
 8006710:	4a1c      	ldr	r2, [pc, #112]	@ (8006784 <_free_r+0x8c>)
 8006712:	6813      	ldr	r3, [r2, #0]
 8006714:	b933      	cbnz	r3, 8006724 <_free_r+0x2c>
 8006716:	6063      	str	r3, [r4, #4]
 8006718:	6014      	str	r4, [r2, #0]
 800671a:	4628      	mov	r0, r5
 800671c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006720:	f000 b8e2 	b.w	80068e8 <__malloc_unlock>
 8006724:	42a3      	cmp	r3, r4
 8006726:	d908      	bls.n	800673a <_free_r+0x42>
 8006728:	6820      	ldr	r0, [r4, #0]
 800672a:	1821      	adds	r1, r4, r0
 800672c:	428b      	cmp	r3, r1
 800672e:	bf01      	itttt	eq
 8006730:	6819      	ldreq	r1, [r3, #0]
 8006732:	685b      	ldreq	r3, [r3, #4]
 8006734:	1809      	addeq	r1, r1, r0
 8006736:	6021      	streq	r1, [r4, #0]
 8006738:	e7ed      	b.n	8006716 <_free_r+0x1e>
 800673a:	461a      	mov	r2, r3
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	b10b      	cbz	r3, 8006744 <_free_r+0x4c>
 8006740:	42a3      	cmp	r3, r4
 8006742:	d9fa      	bls.n	800673a <_free_r+0x42>
 8006744:	6811      	ldr	r1, [r2, #0]
 8006746:	1850      	adds	r0, r2, r1
 8006748:	42a0      	cmp	r0, r4
 800674a:	d10b      	bne.n	8006764 <_free_r+0x6c>
 800674c:	6820      	ldr	r0, [r4, #0]
 800674e:	4401      	add	r1, r0
 8006750:	1850      	adds	r0, r2, r1
 8006752:	4283      	cmp	r3, r0
 8006754:	6011      	str	r1, [r2, #0]
 8006756:	d1e0      	bne.n	800671a <_free_r+0x22>
 8006758:	6818      	ldr	r0, [r3, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	4408      	add	r0, r1
 800675e:	6010      	str	r0, [r2, #0]
 8006760:	6053      	str	r3, [r2, #4]
 8006762:	e7da      	b.n	800671a <_free_r+0x22>
 8006764:	d902      	bls.n	800676c <_free_r+0x74>
 8006766:	230c      	movs	r3, #12
 8006768:	602b      	str	r3, [r5, #0]
 800676a:	e7d6      	b.n	800671a <_free_r+0x22>
 800676c:	6820      	ldr	r0, [r4, #0]
 800676e:	1821      	adds	r1, r4, r0
 8006770:	428b      	cmp	r3, r1
 8006772:	bf01      	itttt	eq
 8006774:	6819      	ldreq	r1, [r3, #0]
 8006776:	685b      	ldreq	r3, [r3, #4]
 8006778:	1809      	addeq	r1, r1, r0
 800677a:	6021      	streq	r1, [r4, #0]
 800677c:	6063      	str	r3, [r4, #4]
 800677e:	6054      	str	r4, [r2, #4]
 8006780:	e7cb      	b.n	800671a <_free_r+0x22>
 8006782:	bd38      	pop	{r3, r4, r5, pc}
 8006784:	200044c0 	.word	0x200044c0

08006788 <malloc>:
 8006788:	4b02      	ldr	r3, [pc, #8]	@ (8006794 <malloc+0xc>)
 800678a:	4601      	mov	r1, r0
 800678c:	6818      	ldr	r0, [r3, #0]
 800678e:	f000 b825 	b.w	80067dc <_malloc_r>
 8006792:	bf00      	nop
 8006794:	2000003c 	.word	0x2000003c

08006798 <sbrk_aligned>:
 8006798:	b570      	push	{r4, r5, r6, lr}
 800679a:	4e0f      	ldr	r6, [pc, #60]	@ (80067d8 <sbrk_aligned+0x40>)
 800679c:	460c      	mov	r4, r1
 800679e:	6831      	ldr	r1, [r6, #0]
 80067a0:	4605      	mov	r5, r0
 80067a2:	b911      	cbnz	r1, 80067aa <sbrk_aligned+0x12>
 80067a4:	f001 ffba 	bl	800871c <_sbrk_r>
 80067a8:	6030      	str	r0, [r6, #0]
 80067aa:	4621      	mov	r1, r4
 80067ac:	4628      	mov	r0, r5
 80067ae:	f001 ffb5 	bl	800871c <_sbrk_r>
 80067b2:	1c43      	adds	r3, r0, #1
 80067b4:	d103      	bne.n	80067be <sbrk_aligned+0x26>
 80067b6:	f04f 34ff 	mov.w	r4, #4294967295
 80067ba:	4620      	mov	r0, r4
 80067bc:	bd70      	pop	{r4, r5, r6, pc}
 80067be:	1cc4      	adds	r4, r0, #3
 80067c0:	f024 0403 	bic.w	r4, r4, #3
 80067c4:	42a0      	cmp	r0, r4
 80067c6:	d0f8      	beq.n	80067ba <sbrk_aligned+0x22>
 80067c8:	1a21      	subs	r1, r4, r0
 80067ca:	4628      	mov	r0, r5
 80067cc:	f001 ffa6 	bl	800871c <_sbrk_r>
 80067d0:	3001      	adds	r0, #1
 80067d2:	d1f2      	bne.n	80067ba <sbrk_aligned+0x22>
 80067d4:	e7ef      	b.n	80067b6 <sbrk_aligned+0x1e>
 80067d6:	bf00      	nop
 80067d8:	200044bc 	.word	0x200044bc

080067dc <_malloc_r>:
 80067dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067e0:	1ccd      	adds	r5, r1, #3
 80067e2:	f025 0503 	bic.w	r5, r5, #3
 80067e6:	3508      	adds	r5, #8
 80067e8:	2d0c      	cmp	r5, #12
 80067ea:	bf38      	it	cc
 80067ec:	250c      	movcc	r5, #12
 80067ee:	2d00      	cmp	r5, #0
 80067f0:	4606      	mov	r6, r0
 80067f2:	db01      	blt.n	80067f8 <_malloc_r+0x1c>
 80067f4:	42a9      	cmp	r1, r5
 80067f6:	d904      	bls.n	8006802 <_malloc_r+0x26>
 80067f8:	230c      	movs	r3, #12
 80067fa:	6033      	str	r3, [r6, #0]
 80067fc:	2000      	movs	r0, #0
 80067fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006802:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80068d8 <_malloc_r+0xfc>
 8006806:	f000 f869 	bl	80068dc <__malloc_lock>
 800680a:	f8d8 3000 	ldr.w	r3, [r8]
 800680e:	461c      	mov	r4, r3
 8006810:	bb44      	cbnz	r4, 8006864 <_malloc_r+0x88>
 8006812:	4629      	mov	r1, r5
 8006814:	4630      	mov	r0, r6
 8006816:	f7ff ffbf 	bl	8006798 <sbrk_aligned>
 800681a:	1c43      	adds	r3, r0, #1
 800681c:	4604      	mov	r4, r0
 800681e:	d158      	bne.n	80068d2 <_malloc_r+0xf6>
 8006820:	f8d8 4000 	ldr.w	r4, [r8]
 8006824:	4627      	mov	r7, r4
 8006826:	2f00      	cmp	r7, #0
 8006828:	d143      	bne.n	80068b2 <_malloc_r+0xd6>
 800682a:	2c00      	cmp	r4, #0
 800682c:	d04b      	beq.n	80068c6 <_malloc_r+0xea>
 800682e:	6823      	ldr	r3, [r4, #0]
 8006830:	4639      	mov	r1, r7
 8006832:	4630      	mov	r0, r6
 8006834:	eb04 0903 	add.w	r9, r4, r3
 8006838:	f001 ff70 	bl	800871c <_sbrk_r>
 800683c:	4581      	cmp	r9, r0
 800683e:	d142      	bne.n	80068c6 <_malloc_r+0xea>
 8006840:	6821      	ldr	r1, [r4, #0]
 8006842:	4630      	mov	r0, r6
 8006844:	1a6d      	subs	r5, r5, r1
 8006846:	4629      	mov	r1, r5
 8006848:	f7ff ffa6 	bl	8006798 <sbrk_aligned>
 800684c:	3001      	adds	r0, #1
 800684e:	d03a      	beq.n	80068c6 <_malloc_r+0xea>
 8006850:	6823      	ldr	r3, [r4, #0]
 8006852:	442b      	add	r3, r5
 8006854:	6023      	str	r3, [r4, #0]
 8006856:	f8d8 3000 	ldr.w	r3, [r8]
 800685a:	685a      	ldr	r2, [r3, #4]
 800685c:	bb62      	cbnz	r2, 80068b8 <_malloc_r+0xdc>
 800685e:	f8c8 7000 	str.w	r7, [r8]
 8006862:	e00f      	b.n	8006884 <_malloc_r+0xa8>
 8006864:	6822      	ldr	r2, [r4, #0]
 8006866:	1b52      	subs	r2, r2, r5
 8006868:	d420      	bmi.n	80068ac <_malloc_r+0xd0>
 800686a:	2a0b      	cmp	r2, #11
 800686c:	d917      	bls.n	800689e <_malloc_r+0xc2>
 800686e:	1961      	adds	r1, r4, r5
 8006870:	42a3      	cmp	r3, r4
 8006872:	6025      	str	r5, [r4, #0]
 8006874:	bf18      	it	ne
 8006876:	6059      	strne	r1, [r3, #4]
 8006878:	6863      	ldr	r3, [r4, #4]
 800687a:	bf08      	it	eq
 800687c:	f8c8 1000 	streq.w	r1, [r8]
 8006880:	5162      	str	r2, [r4, r5]
 8006882:	604b      	str	r3, [r1, #4]
 8006884:	4630      	mov	r0, r6
 8006886:	f000 f82f 	bl	80068e8 <__malloc_unlock>
 800688a:	f104 000b 	add.w	r0, r4, #11
 800688e:	1d23      	adds	r3, r4, #4
 8006890:	f020 0007 	bic.w	r0, r0, #7
 8006894:	1ac2      	subs	r2, r0, r3
 8006896:	bf1c      	itt	ne
 8006898:	1a1b      	subne	r3, r3, r0
 800689a:	50a3      	strne	r3, [r4, r2]
 800689c:	e7af      	b.n	80067fe <_malloc_r+0x22>
 800689e:	6862      	ldr	r2, [r4, #4]
 80068a0:	42a3      	cmp	r3, r4
 80068a2:	bf0c      	ite	eq
 80068a4:	f8c8 2000 	streq.w	r2, [r8]
 80068a8:	605a      	strne	r2, [r3, #4]
 80068aa:	e7eb      	b.n	8006884 <_malloc_r+0xa8>
 80068ac:	4623      	mov	r3, r4
 80068ae:	6864      	ldr	r4, [r4, #4]
 80068b0:	e7ae      	b.n	8006810 <_malloc_r+0x34>
 80068b2:	463c      	mov	r4, r7
 80068b4:	687f      	ldr	r7, [r7, #4]
 80068b6:	e7b6      	b.n	8006826 <_malloc_r+0x4a>
 80068b8:	461a      	mov	r2, r3
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	42a3      	cmp	r3, r4
 80068be:	d1fb      	bne.n	80068b8 <_malloc_r+0xdc>
 80068c0:	2300      	movs	r3, #0
 80068c2:	6053      	str	r3, [r2, #4]
 80068c4:	e7de      	b.n	8006884 <_malloc_r+0xa8>
 80068c6:	230c      	movs	r3, #12
 80068c8:	4630      	mov	r0, r6
 80068ca:	6033      	str	r3, [r6, #0]
 80068cc:	f000 f80c 	bl	80068e8 <__malloc_unlock>
 80068d0:	e794      	b.n	80067fc <_malloc_r+0x20>
 80068d2:	6005      	str	r5, [r0, #0]
 80068d4:	e7d6      	b.n	8006884 <_malloc_r+0xa8>
 80068d6:	bf00      	nop
 80068d8:	200044c0 	.word	0x200044c0

080068dc <__malloc_lock>:
 80068dc:	4801      	ldr	r0, [pc, #4]	@ (80068e4 <__malloc_lock+0x8>)
 80068de:	f7ff b898 	b.w	8005a12 <__retarget_lock_acquire_recursive>
 80068e2:	bf00      	nop
 80068e4:	200044b8 	.word	0x200044b8

080068e8 <__malloc_unlock>:
 80068e8:	4801      	ldr	r0, [pc, #4]	@ (80068f0 <__malloc_unlock+0x8>)
 80068ea:	f7ff b893 	b.w	8005a14 <__retarget_lock_release_recursive>
 80068ee:	bf00      	nop
 80068f0:	200044b8 	.word	0x200044b8

080068f4 <_Balloc>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	69c6      	ldr	r6, [r0, #28]
 80068f8:	4604      	mov	r4, r0
 80068fa:	460d      	mov	r5, r1
 80068fc:	b976      	cbnz	r6, 800691c <_Balloc+0x28>
 80068fe:	2010      	movs	r0, #16
 8006900:	f7ff ff42 	bl	8006788 <malloc>
 8006904:	4602      	mov	r2, r0
 8006906:	61e0      	str	r0, [r4, #28]
 8006908:	b920      	cbnz	r0, 8006914 <_Balloc+0x20>
 800690a:	216b      	movs	r1, #107	@ 0x6b
 800690c:	4b17      	ldr	r3, [pc, #92]	@ (800696c <_Balloc+0x78>)
 800690e:	4818      	ldr	r0, [pc, #96]	@ (8006970 <_Balloc+0x7c>)
 8006910:	f001 ff1a 	bl	8008748 <__assert_func>
 8006914:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006918:	6006      	str	r6, [r0, #0]
 800691a:	60c6      	str	r6, [r0, #12]
 800691c:	69e6      	ldr	r6, [r4, #28]
 800691e:	68f3      	ldr	r3, [r6, #12]
 8006920:	b183      	cbz	r3, 8006944 <_Balloc+0x50>
 8006922:	69e3      	ldr	r3, [r4, #28]
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800692a:	b9b8      	cbnz	r0, 800695c <_Balloc+0x68>
 800692c:	2101      	movs	r1, #1
 800692e:	fa01 f605 	lsl.w	r6, r1, r5
 8006932:	1d72      	adds	r2, r6, #5
 8006934:	4620      	mov	r0, r4
 8006936:	0092      	lsls	r2, r2, #2
 8006938:	f001 ff24 	bl	8008784 <_calloc_r>
 800693c:	b160      	cbz	r0, 8006958 <_Balloc+0x64>
 800693e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006942:	e00e      	b.n	8006962 <_Balloc+0x6e>
 8006944:	2221      	movs	r2, #33	@ 0x21
 8006946:	2104      	movs	r1, #4
 8006948:	4620      	mov	r0, r4
 800694a:	f001 ff1b 	bl	8008784 <_calloc_r>
 800694e:	69e3      	ldr	r3, [r4, #28]
 8006950:	60f0      	str	r0, [r6, #12]
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1e4      	bne.n	8006922 <_Balloc+0x2e>
 8006958:	2000      	movs	r0, #0
 800695a:	bd70      	pop	{r4, r5, r6, pc}
 800695c:	6802      	ldr	r2, [r0, #0]
 800695e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006962:	2300      	movs	r3, #0
 8006964:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006968:	e7f7      	b.n	800695a <_Balloc+0x66>
 800696a:	bf00      	nop
 800696c:	0800ae18 	.word	0x0800ae18
 8006970:	0800ae98 	.word	0x0800ae98

08006974 <_Bfree>:
 8006974:	b570      	push	{r4, r5, r6, lr}
 8006976:	69c6      	ldr	r6, [r0, #28]
 8006978:	4605      	mov	r5, r0
 800697a:	460c      	mov	r4, r1
 800697c:	b976      	cbnz	r6, 800699c <_Bfree+0x28>
 800697e:	2010      	movs	r0, #16
 8006980:	f7ff ff02 	bl	8006788 <malloc>
 8006984:	4602      	mov	r2, r0
 8006986:	61e8      	str	r0, [r5, #28]
 8006988:	b920      	cbnz	r0, 8006994 <_Bfree+0x20>
 800698a:	218f      	movs	r1, #143	@ 0x8f
 800698c:	4b08      	ldr	r3, [pc, #32]	@ (80069b0 <_Bfree+0x3c>)
 800698e:	4809      	ldr	r0, [pc, #36]	@ (80069b4 <_Bfree+0x40>)
 8006990:	f001 feda 	bl	8008748 <__assert_func>
 8006994:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006998:	6006      	str	r6, [r0, #0]
 800699a:	60c6      	str	r6, [r0, #12]
 800699c:	b13c      	cbz	r4, 80069ae <_Bfree+0x3a>
 800699e:	69eb      	ldr	r3, [r5, #28]
 80069a0:	6862      	ldr	r2, [r4, #4]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069a8:	6021      	str	r1, [r4, #0]
 80069aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069ae:	bd70      	pop	{r4, r5, r6, pc}
 80069b0:	0800ae18 	.word	0x0800ae18
 80069b4:	0800ae98 	.word	0x0800ae98

080069b8 <__multadd>:
 80069b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069bc:	4607      	mov	r7, r0
 80069be:	460c      	mov	r4, r1
 80069c0:	461e      	mov	r6, r3
 80069c2:	2000      	movs	r0, #0
 80069c4:	690d      	ldr	r5, [r1, #16]
 80069c6:	f101 0c14 	add.w	ip, r1, #20
 80069ca:	f8dc 3000 	ldr.w	r3, [ip]
 80069ce:	3001      	adds	r0, #1
 80069d0:	b299      	uxth	r1, r3
 80069d2:	fb02 6101 	mla	r1, r2, r1, r6
 80069d6:	0c1e      	lsrs	r6, r3, #16
 80069d8:	0c0b      	lsrs	r3, r1, #16
 80069da:	fb02 3306 	mla	r3, r2, r6, r3
 80069de:	b289      	uxth	r1, r1
 80069e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80069e4:	4285      	cmp	r5, r0
 80069e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80069ea:	f84c 1b04 	str.w	r1, [ip], #4
 80069ee:	dcec      	bgt.n	80069ca <__multadd+0x12>
 80069f0:	b30e      	cbz	r6, 8006a36 <__multadd+0x7e>
 80069f2:	68a3      	ldr	r3, [r4, #8]
 80069f4:	42ab      	cmp	r3, r5
 80069f6:	dc19      	bgt.n	8006a2c <__multadd+0x74>
 80069f8:	6861      	ldr	r1, [r4, #4]
 80069fa:	4638      	mov	r0, r7
 80069fc:	3101      	adds	r1, #1
 80069fe:	f7ff ff79 	bl	80068f4 <_Balloc>
 8006a02:	4680      	mov	r8, r0
 8006a04:	b928      	cbnz	r0, 8006a12 <__multadd+0x5a>
 8006a06:	4602      	mov	r2, r0
 8006a08:	21ba      	movs	r1, #186	@ 0xba
 8006a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8006a3c <__multadd+0x84>)
 8006a0c:	480c      	ldr	r0, [pc, #48]	@ (8006a40 <__multadd+0x88>)
 8006a0e:	f001 fe9b 	bl	8008748 <__assert_func>
 8006a12:	6922      	ldr	r2, [r4, #16]
 8006a14:	f104 010c 	add.w	r1, r4, #12
 8006a18:	3202      	adds	r2, #2
 8006a1a:	0092      	lsls	r2, r2, #2
 8006a1c:	300c      	adds	r0, #12
 8006a1e:	f7ff f808 	bl	8005a32 <memcpy>
 8006a22:	4621      	mov	r1, r4
 8006a24:	4638      	mov	r0, r7
 8006a26:	f7ff ffa5 	bl	8006974 <_Bfree>
 8006a2a:	4644      	mov	r4, r8
 8006a2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a30:	3501      	adds	r5, #1
 8006a32:	615e      	str	r6, [r3, #20]
 8006a34:	6125      	str	r5, [r4, #16]
 8006a36:	4620      	mov	r0, r4
 8006a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a3c:	0800ae87 	.word	0x0800ae87
 8006a40:	0800ae98 	.word	0x0800ae98

08006a44 <__s2b>:
 8006a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a48:	4615      	mov	r5, r2
 8006a4a:	2209      	movs	r2, #9
 8006a4c:	461f      	mov	r7, r3
 8006a4e:	3308      	adds	r3, #8
 8006a50:	460c      	mov	r4, r1
 8006a52:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a56:	4606      	mov	r6, r0
 8006a58:	2201      	movs	r2, #1
 8006a5a:	2100      	movs	r1, #0
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	db09      	blt.n	8006a74 <__s2b+0x30>
 8006a60:	4630      	mov	r0, r6
 8006a62:	f7ff ff47 	bl	80068f4 <_Balloc>
 8006a66:	b940      	cbnz	r0, 8006a7a <__s2b+0x36>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	21d3      	movs	r1, #211	@ 0xd3
 8006a6c:	4b18      	ldr	r3, [pc, #96]	@ (8006ad0 <__s2b+0x8c>)
 8006a6e:	4819      	ldr	r0, [pc, #100]	@ (8006ad4 <__s2b+0x90>)
 8006a70:	f001 fe6a 	bl	8008748 <__assert_func>
 8006a74:	0052      	lsls	r2, r2, #1
 8006a76:	3101      	adds	r1, #1
 8006a78:	e7f0      	b.n	8006a5c <__s2b+0x18>
 8006a7a:	9b08      	ldr	r3, [sp, #32]
 8006a7c:	2d09      	cmp	r5, #9
 8006a7e:	6143      	str	r3, [r0, #20]
 8006a80:	f04f 0301 	mov.w	r3, #1
 8006a84:	6103      	str	r3, [r0, #16]
 8006a86:	dd16      	ble.n	8006ab6 <__s2b+0x72>
 8006a88:	f104 0909 	add.w	r9, r4, #9
 8006a8c:	46c8      	mov	r8, r9
 8006a8e:	442c      	add	r4, r5
 8006a90:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006a94:	4601      	mov	r1, r0
 8006a96:	220a      	movs	r2, #10
 8006a98:	4630      	mov	r0, r6
 8006a9a:	3b30      	subs	r3, #48	@ 0x30
 8006a9c:	f7ff ff8c 	bl	80069b8 <__multadd>
 8006aa0:	45a0      	cmp	r8, r4
 8006aa2:	d1f5      	bne.n	8006a90 <__s2b+0x4c>
 8006aa4:	f1a5 0408 	sub.w	r4, r5, #8
 8006aa8:	444c      	add	r4, r9
 8006aaa:	1b2d      	subs	r5, r5, r4
 8006aac:	1963      	adds	r3, r4, r5
 8006aae:	42bb      	cmp	r3, r7
 8006ab0:	db04      	blt.n	8006abc <__s2b+0x78>
 8006ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ab6:	2509      	movs	r5, #9
 8006ab8:	340a      	adds	r4, #10
 8006aba:	e7f6      	b.n	8006aaa <__s2b+0x66>
 8006abc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006ac0:	4601      	mov	r1, r0
 8006ac2:	220a      	movs	r2, #10
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	3b30      	subs	r3, #48	@ 0x30
 8006ac8:	f7ff ff76 	bl	80069b8 <__multadd>
 8006acc:	e7ee      	b.n	8006aac <__s2b+0x68>
 8006ace:	bf00      	nop
 8006ad0:	0800ae87 	.word	0x0800ae87
 8006ad4:	0800ae98 	.word	0x0800ae98

08006ad8 <__hi0bits>:
 8006ad8:	4603      	mov	r3, r0
 8006ada:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006ade:	bf3a      	itte	cc
 8006ae0:	0403      	lslcc	r3, r0, #16
 8006ae2:	2010      	movcc	r0, #16
 8006ae4:	2000      	movcs	r0, #0
 8006ae6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006aea:	bf3c      	itt	cc
 8006aec:	021b      	lslcc	r3, r3, #8
 8006aee:	3008      	addcc	r0, #8
 8006af0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006af4:	bf3c      	itt	cc
 8006af6:	011b      	lslcc	r3, r3, #4
 8006af8:	3004      	addcc	r0, #4
 8006afa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006afe:	bf3c      	itt	cc
 8006b00:	009b      	lslcc	r3, r3, #2
 8006b02:	3002      	addcc	r0, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	db05      	blt.n	8006b14 <__hi0bits+0x3c>
 8006b08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006b0c:	f100 0001 	add.w	r0, r0, #1
 8006b10:	bf08      	it	eq
 8006b12:	2020      	moveq	r0, #32
 8006b14:	4770      	bx	lr

08006b16 <__lo0bits>:
 8006b16:	6803      	ldr	r3, [r0, #0]
 8006b18:	4602      	mov	r2, r0
 8006b1a:	f013 0007 	ands.w	r0, r3, #7
 8006b1e:	d00b      	beq.n	8006b38 <__lo0bits+0x22>
 8006b20:	07d9      	lsls	r1, r3, #31
 8006b22:	d421      	bmi.n	8006b68 <__lo0bits+0x52>
 8006b24:	0798      	lsls	r0, r3, #30
 8006b26:	bf49      	itett	mi
 8006b28:	085b      	lsrmi	r3, r3, #1
 8006b2a:	089b      	lsrpl	r3, r3, #2
 8006b2c:	2001      	movmi	r0, #1
 8006b2e:	6013      	strmi	r3, [r2, #0]
 8006b30:	bf5c      	itt	pl
 8006b32:	2002      	movpl	r0, #2
 8006b34:	6013      	strpl	r3, [r2, #0]
 8006b36:	4770      	bx	lr
 8006b38:	b299      	uxth	r1, r3
 8006b3a:	b909      	cbnz	r1, 8006b40 <__lo0bits+0x2a>
 8006b3c:	2010      	movs	r0, #16
 8006b3e:	0c1b      	lsrs	r3, r3, #16
 8006b40:	b2d9      	uxtb	r1, r3
 8006b42:	b909      	cbnz	r1, 8006b48 <__lo0bits+0x32>
 8006b44:	3008      	adds	r0, #8
 8006b46:	0a1b      	lsrs	r3, r3, #8
 8006b48:	0719      	lsls	r1, r3, #28
 8006b4a:	bf04      	itt	eq
 8006b4c:	091b      	lsreq	r3, r3, #4
 8006b4e:	3004      	addeq	r0, #4
 8006b50:	0799      	lsls	r1, r3, #30
 8006b52:	bf04      	itt	eq
 8006b54:	089b      	lsreq	r3, r3, #2
 8006b56:	3002      	addeq	r0, #2
 8006b58:	07d9      	lsls	r1, r3, #31
 8006b5a:	d403      	bmi.n	8006b64 <__lo0bits+0x4e>
 8006b5c:	085b      	lsrs	r3, r3, #1
 8006b5e:	f100 0001 	add.w	r0, r0, #1
 8006b62:	d003      	beq.n	8006b6c <__lo0bits+0x56>
 8006b64:	6013      	str	r3, [r2, #0]
 8006b66:	4770      	bx	lr
 8006b68:	2000      	movs	r0, #0
 8006b6a:	4770      	bx	lr
 8006b6c:	2020      	movs	r0, #32
 8006b6e:	4770      	bx	lr

08006b70 <__i2b>:
 8006b70:	b510      	push	{r4, lr}
 8006b72:	460c      	mov	r4, r1
 8006b74:	2101      	movs	r1, #1
 8006b76:	f7ff febd 	bl	80068f4 <_Balloc>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	b928      	cbnz	r0, 8006b8a <__i2b+0x1a>
 8006b7e:	f240 1145 	movw	r1, #325	@ 0x145
 8006b82:	4b04      	ldr	r3, [pc, #16]	@ (8006b94 <__i2b+0x24>)
 8006b84:	4804      	ldr	r0, [pc, #16]	@ (8006b98 <__i2b+0x28>)
 8006b86:	f001 fddf 	bl	8008748 <__assert_func>
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	6144      	str	r4, [r0, #20]
 8006b8e:	6103      	str	r3, [r0, #16]
 8006b90:	bd10      	pop	{r4, pc}
 8006b92:	bf00      	nop
 8006b94:	0800ae87 	.word	0x0800ae87
 8006b98:	0800ae98 	.word	0x0800ae98

08006b9c <__multiply>:
 8006b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba0:	4614      	mov	r4, r2
 8006ba2:	690a      	ldr	r2, [r1, #16]
 8006ba4:	6923      	ldr	r3, [r4, #16]
 8006ba6:	460f      	mov	r7, r1
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	bfa2      	ittt	ge
 8006bac:	4623      	movge	r3, r4
 8006bae:	460c      	movge	r4, r1
 8006bb0:	461f      	movge	r7, r3
 8006bb2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006bb6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006bba:	68a3      	ldr	r3, [r4, #8]
 8006bbc:	6861      	ldr	r1, [r4, #4]
 8006bbe:	eb0a 0609 	add.w	r6, sl, r9
 8006bc2:	42b3      	cmp	r3, r6
 8006bc4:	b085      	sub	sp, #20
 8006bc6:	bfb8      	it	lt
 8006bc8:	3101      	addlt	r1, #1
 8006bca:	f7ff fe93 	bl	80068f4 <_Balloc>
 8006bce:	b930      	cbnz	r0, 8006bde <__multiply+0x42>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006bd6:	4b43      	ldr	r3, [pc, #268]	@ (8006ce4 <__multiply+0x148>)
 8006bd8:	4843      	ldr	r0, [pc, #268]	@ (8006ce8 <__multiply+0x14c>)
 8006bda:	f001 fdb5 	bl	8008748 <__assert_func>
 8006bde:	f100 0514 	add.w	r5, r0, #20
 8006be2:	462b      	mov	r3, r5
 8006be4:	2200      	movs	r2, #0
 8006be6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006bea:	4543      	cmp	r3, r8
 8006bec:	d321      	bcc.n	8006c32 <__multiply+0x96>
 8006bee:	f107 0114 	add.w	r1, r7, #20
 8006bf2:	f104 0214 	add.w	r2, r4, #20
 8006bf6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006bfa:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006bfe:	9302      	str	r3, [sp, #8]
 8006c00:	1b13      	subs	r3, r2, r4
 8006c02:	3b15      	subs	r3, #21
 8006c04:	f023 0303 	bic.w	r3, r3, #3
 8006c08:	3304      	adds	r3, #4
 8006c0a:	f104 0715 	add.w	r7, r4, #21
 8006c0e:	42ba      	cmp	r2, r7
 8006c10:	bf38      	it	cc
 8006c12:	2304      	movcc	r3, #4
 8006c14:	9301      	str	r3, [sp, #4]
 8006c16:	9b02      	ldr	r3, [sp, #8]
 8006c18:	9103      	str	r1, [sp, #12]
 8006c1a:	428b      	cmp	r3, r1
 8006c1c:	d80c      	bhi.n	8006c38 <__multiply+0x9c>
 8006c1e:	2e00      	cmp	r6, #0
 8006c20:	dd03      	ble.n	8006c2a <__multiply+0x8e>
 8006c22:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d05a      	beq.n	8006ce0 <__multiply+0x144>
 8006c2a:	6106      	str	r6, [r0, #16]
 8006c2c:	b005      	add	sp, #20
 8006c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c32:	f843 2b04 	str.w	r2, [r3], #4
 8006c36:	e7d8      	b.n	8006bea <__multiply+0x4e>
 8006c38:	f8b1 a000 	ldrh.w	sl, [r1]
 8006c3c:	f1ba 0f00 	cmp.w	sl, #0
 8006c40:	d023      	beq.n	8006c8a <__multiply+0xee>
 8006c42:	46a9      	mov	r9, r5
 8006c44:	f04f 0c00 	mov.w	ip, #0
 8006c48:	f104 0e14 	add.w	lr, r4, #20
 8006c4c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006c50:	f8d9 3000 	ldr.w	r3, [r9]
 8006c54:	fa1f fb87 	uxth.w	fp, r7
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	fb0a 330b 	mla	r3, sl, fp, r3
 8006c5e:	4463      	add	r3, ip
 8006c60:	f8d9 c000 	ldr.w	ip, [r9]
 8006c64:	0c3f      	lsrs	r7, r7, #16
 8006c66:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006c6a:	fb0a c707 	mla	r7, sl, r7, ip
 8006c6e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006c78:	4572      	cmp	r2, lr
 8006c7a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006c7e:	f849 3b04 	str.w	r3, [r9], #4
 8006c82:	d8e3      	bhi.n	8006c4c <__multiply+0xb0>
 8006c84:	9b01      	ldr	r3, [sp, #4]
 8006c86:	f845 c003 	str.w	ip, [r5, r3]
 8006c8a:	9b03      	ldr	r3, [sp, #12]
 8006c8c:	3104      	adds	r1, #4
 8006c8e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006c92:	f1b9 0f00 	cmp.w	r9, #0
 8006c96:	d021      	beq.n	8006cdc <__multiply+0x140>
 8006c98:	46ae      	mov	lr, r5
 8006c9a:	f04f 0a00 	mov.w	sl, #0
 8006c9e:	682b      	ldr	r3, [r5, #0]
 8006ca0:	f104 0c14 	add.w	ip, r4, #20
 8006ca4:	f8bc b000 	ldrh.w	fp, [ip]
 8006ca8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006cac:	b29b      	uxth	r3, r3
 8006cae:	fb09 770b 	mla	r7, r9, fp, r7
 8006cb2:	4457      	add	r7, sl
 8006cb4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006cb8:	f84e 3b04 	str.w	r3, [lr], #4
 8006cbc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006cc0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006cc4:	f8be 3000 	ldrh.w	r3, [lr]
 8006cc8:	4562      	cmp	r2, ip
 8006cca:	fb09 330a 	mla	r3, r9, sl, r3
 8006cce:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006cd2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006cd6:	d8e5      	bhi.n	8006ca4 <__multiply+0x108>
 8006cd8:	9f01      	ldr	r7, [sp, #4]
 8006cda:	51eb      	str	r3, [r5, r7]
 8006cdc:	3504      	adds	r5, #4
 8006cde:	e79a      	b.n	8006c16 <__multiply+0x7a>
 8006ce0:	3e01      	subs	r6, #1
 8006ce2:	e79c      	b.n	8006c1e <__multiply+0x82>
 8006ce4:	0800ae87 	.word	0x0800ae87
 8006ce8:	0800ae98 	.word	0x0800ae98

08006cec <__pow5mult>:
 8006cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cf0:	4615      	mov	r5, r2
 8006cf2:	f012 0203 	ands.w	r2, r2, #3
 8006cf6:	4607      	mov	r7, r0
 8006cf8:	460e      	mov	r6, r1
 8006cfa:	d007      	beq.n	8006d0c <__pow5mult+0x20>
 8006cfc:	4c25      	ldr	r4, [pc, #148]	@ (8006d94 <__pow5mult+0xa8>)
 8006cfe:	3a01      	subs	r2, #1
 8006d00:	2300      	movs	r3, #0
 8006d02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d06:	f7ff fe57 	bl	80069b8 <__multadd>
 8006d0a:	4606      	mov	r6, r0
 8006d0c:	10ad      	asrs	r5, r5, #2
 8006d0e:	d03d      	beq.n	8006d8c <__pow5mult+0xa0>
 8006d10:	69fc      	ldr	r4, [r7, #28]
 8006d12:	b97c      	cbnz	r4, 8006d34 <__pow5mult+0x48>
 8006d14:	2010      	movs	r0, #16
 8006d16:	f7ff fd37 	bl	8006788 <malloc>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	61f8      	str	r0, [r7, #28]
 8006d1e:	b928      	cbnz	r0, 8006d2c <__pow5mult+0x40>
 8006d20:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006d24:	4b1c      	ldr	r3, [pc, #112]	@ (8006d98 <__pow5mult+0xac>)
 8006d26:	481d      	ldr	r0, [pc, #116]	@ (8006d9c <__pow5mult+0xb0>)
 8006d28:	f001 fd0e 	bl	8008748 <__assert_func>
 8006d2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d30:	6004      	str	r4, [r0, #0]
 8006d32:	60c4      	str	r4, [r0, #12]
 8006d34:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006d38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d3c:	b94c      	cbnz	r4, 8006d52 <__pow5mult+0x66>
 8006d3e:	f240 2171 	movw	r1, #625	@ 0x271
 8006d42:	4638      	mov	r0, r7
 8006d44:	f7ff ff14 	bl	8006b70 <__i2b>
 8006d48:	2300      	movs	r3, #0
 8006d4a:	4604      	mov	r4, r0
 8006d4c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d50:	6003      	str	r3, [r0, #0]
 8006d52:	f04f 0900 	mov.w	r9, #0
 8006d56:	07eb      	lsls	r3, r5, #31
 8006d58:	d50a      	bpl.n	8006d70 <__pow5mult+0x84>
 8006d5a:	4631      	mov	r1, r6
 8006d5c:	4622      	mov	r2, r4
 8006d5e:	4638      	mov	r0, r7
 8006d60:	f7ff ff1c 	bl	8006b9c <__multiply>
 8006d64:	4680      	mov	r8, r0
 8006d66:	4631      	mov	r1, r6
 8006d68:	4638      	mov	r0, r7
 8006d6a:	f7ff fe03 	bl	8006974 <_Bfree>
 8006d6e:	4646      	mov	r6, r8
 8006d70:	106d      	asrs	r5, r5, #1
 8006d72:	d00b      	beq.n	8006d8c <__pow5mult+0xa0>
 8006d74:	6820      	ldr	r0, [r4, #0]
 8006d76:	b938      	cbnz	r0, 8006d88 <__pow5mult+0x9c>
 8006d78:	4622      	mov	r2, r4
 8006d7a:	4621      	mov	r1, r4
 8006d7c:	4638      	mov	r0, r7
 8006d7e:	f7ff ff0d 	bl	8006b9c <__multiply>
 8006d82:	6020      	str	r0, [r4, #0]
 8006d84:	f8c0 9000 	str.w	r9, [r0]
 8006d88:	4604      	mov	r4, r0
 8006d8a:	e7e4      	b.n	8006d56 <__pow5mult+0x6a>
 8006d8c:	4630      	mov	r0, r6
 8006d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d92:	bf00      	nop
 8006d94:	0800aef4 	.word	0x0800aef4
 8006d98:	0800ae18 	.word	0x0800ae18
 8006d9c:	0800ae98 	.word	0x0800ae98

08006da0 <__lshift>:
 8006da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006da4:	460c      	mov	r4, r1
 8006da6:	4607      	mov	r7, r0
 8006da8:	4691      	mov	r9, r2
 8006daa:	6923      	ldr	r3, [r4, #16]
 8006dac:	6849      	ldr	r1, [r1, #4]
 8006dae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006db2:	68a3      	ldr	r3, [r4, #8]
 8006db4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006db8:	f108 0601 	add.w	r6, r8, #1
 8006dbc:	42b3      	cmp	r3, r6
 8006dbe:	db0b      	blt.n	8006dd8 <__lshift+0x38>
 8006dc0:	4638      	mov	r0, r7
 8006dc2:	f7ff fd97 	bl	80068f4 <_Balloc>
 8006dc6:	4605      	mov	r5, r0
 8006dc8:	b948      	cbnz	r0, 8006dde <__lshift+0x3e>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006dd0:	4b27      	ldr	r3, [pc, #156]	@ (8006e70 <__lshift+0xd0>)
 8006dd2:	4828      	ldr	r0, [pc, #160]	@ (8006e74 <__lshift+0xd4>)
 8006dd4:	f001 fcb8 	bl	8008748 <__assert_func>
 8006dd8:	3101      	adds	r1, #1
 8006dda:	005b      	lsls	r3, r3, #1
 8006ddc:	e7ee      	b.n	8006dbc <__lshift+0x1c>
 8006dde:	2300      	movs	r3, #0
 8006de0:	f100 0114 	add.w	r1, r0, #20
 8006de4:	f100 0210 	add.w	r2, r0, #16
 8006de8:	4618      	mov	r0, r3
 8006dea:	4553      	cmp	r3, sl
 8006dec:	db33      	blt.n	8006e56 <__lshift+0xb6>
 8006dee:	6920      	ldr	r0, [r4, #16]
 8006df0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006df4:	f104 0314 	add.w	r3, r4, #20
 8006df8:	f019 091f 	ands.w	r9, r9, #31
 8006dfc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006e04:	d02b      	beq.n	8006e5e <__lshift+0xbe>
 8006e06:	468a      	mov	sl, r1
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f1c9 0e20 	rsb	lr, r9, #32
 8006e0e:	6818      	ldr	r0, [r3, #0]
 8006e10:	fa00 f009 	lsl.w	r0, r0, r9
 8006e14:	4310      	orrs	r0, r2
 8006e16:	f84a 0b04 	str.w	r0, [sl], #4
 8006e1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e1e:	459c      	cmp	ip, r3
 8006e20:	fa22 f20e 	lsr.w	r2, r2, lr
 8006e24:	d8f3      	bhi.n	8006e0e <__lshift+0x6e>
 8006e26:	ebac 0304 	sub.w	r3, ip, r4
 8006e2a:	3b15      	subs	r3, #21
 8006e2c:	f023 0303 	bic.w	r3, r3, #3
 8006e30:	3304      	adds	r3, #4
 8006e32:	f104 0015 	add.w	r0, r4, #21
 8006e36:	4584      	cmp	ip, r0
 8006e38:	bf38      	it	cc
 8006e3a:	2304      	movcc	r3, #4
 8006e3c:	50ca      	str	r2, [r1, r3]
 8006e3e:	b10a      	cbz	r2, 8006e44 <__lshift+0xa4>
 8006e40:	f108 0602 	add.w	r6, r8, #2
 8006e44:	3e01      	subs	r6, #1
 8006e46:	4638      	mov	r0, r7
 8006e48:	4621      	mov	r1, r4
 8006e4a:	612e      	str	r6, [r5, #16]
 8006e4c:	f7ff fd92 	bl	8006974 <_Bfree>
 8006e50:	4628      	mov	r0, r5
 8006e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e56:	f842 0f04 	str.w	r0, [r2, #4]!
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	e7c5      	b.n	8006dea <__lshift+0x4a>
 8006e5e:	3904      	subs	r1, #4
 8006e60:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e64:	459c      	cmp	ip, r3
 8006e66:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e6a:	d8f9      	bhi.n	8006e60 <__lshift+0xc0>
 8006e6c:	e7ea      	b.n	8006e44 <__lshift+0xa4>
 8006e6e:	bf00      	nop
 8006e70:	0800ae87 	.word	0x0800ae87
 8006e74:	0800ae98 	.word	0x0800ae98

08006e78 <__mcmp>:
 8006e78:	4603      	mov	r3, r0
 8006e7a:	690a      	ldr	r2, [r1, #16]
 8006e7c:	6900      	ldr	r0, [r0, #16]
 8006e7e:	b530      	push	{r4, r5, lr}
 8006e80:	1a80      	subs	r0, r0, r2
 8006e82:	d10e      	bne.n	8006ea2 <__mcmp+0x2a>
 8006e84:	3314      	adds	r3, #20
 8006e86:	3114      	adds	r1, #20
 8006e88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006e8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006e90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006e94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006e98:	4295      	cmp	r5, r2
 8006e9a:	d003      	beq.n	8006ea4 <__mcmp+0x2c>
 8006e9c:	d205      	bcs.n	8006eaa <__mcmp+0x32>
 8006e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea2:	bd30      	pop	{r4, r5, pc}
 8006ea4:	42a3      	cmp	r3, r4
 8006ea6:	d3f3      	bcc.n	8006e90 <__mcmp+0x18>
 8006ea8:	e7fb      	b.n	8006ea2 <__mcmp+0x2a>
 8006eaa:	2001      	movs	r0, #1
 8006eac:	e7f9      	b.n	8006ea2 <__mcmp+0x2a>
	...

08006eb0 <__mdiff>:
 8006eb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb4:	4689      	mov	r9, r1
 8006eb6:	4606      	mov	r6, r0
 8006eb8:	4611      	mov	r1, r2
 8006eba:	4648      	mov	r0, r9
 8006ebc:	4614      	mov	r4, r2
 8006ebe:	f7ff ffdb 	bl	8006e78 <__mcmp>
 8006ec2:	1e05      	subs	r5, r0, #0
 8006ec4:	d112      	bne.n	8006eec <__mdiff+0x3c>
 8006ec6:	4629      	mov	r1, r5
 8006ec8:	4630      	mov	r0, r6
 8006eca:	f7ff fd13 	bl	80068f4 <_Balloc>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	b928      	cbnz	r0, 8006ede <__mdiff+0x2e>
 8006ed2:	f240 2137 	movw	r1, #567	@ 0x237
 8006ed6:	4b3e      	ldr	r3, [pc, #248]	@ (8006fd0 <__mdiff+0x120>)
 8006ed8:	483e      	ldr	r0, [pc, #248]	@ (8006fd4 <__mdiff+0x124>)
 8006eda:	f001 fc35 	bl	8008748 <__assert_func>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ee4:	4610      	mov	r0, r2
 8006ee6:	b003      	add	sp, #12
 8006ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eec:	bfbc      	itt	lt
 8006eee:	464b      	movlt	r3, r9
 8006ef0:	46a1      	movlt	r9, r4
 8006ef2:	4630      	mov	r0, r6
 8006ef4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006ef8:	bfba      	itte	lt
 8006efa:	461c      	movlt	r4, r3
 8006efc:	2501      	movlt	r5, #1
 8006efe:	2500      	movge	r5, #0
 8006f00:	f7ff fcf8 	bl	80068f4 <_Balloc>
 8006f04:	4602      	mov	r2, r0
 8006f06:	b918      	cbnz	r0, 8006f10 <__mdiff+0x60>
 8006f08:	f240 2145 	movw	r1, #581	@ 0x245
 8006f0c:	4b30      	ldr	r3, [pc, #192]	@ (8006fd0 <__mdiff+0x120>)
 8006f0e:	e7e3      	b.n	8006ed8 <__mdiff+0x28>
 8006f10:	f100 0b14 	add.w	fp, r0, #20
 8006f14:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006f18:	f109 0310 	add.w	r3, r9, #16
 8006f1c:	60c5      	str	r5, [r0, #12]
 8006f1e:	f04f 0c00 	mov.w	ip, #0
 8006f22:	f109 0514 	add.w	r5, r9, #20
 8006f26:	46d9      	mov	r9, fp
 8006f28:	6926      	ldr	r6, [r4, #16]
 8006f2a:	f104 0e14 	add.w	lr, r4, #20
 8006f2e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006f32:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006f36:	9301      	str	r3, [sp, #4]
 8006f38:	9b01      	ldr	r3, [sp, #4]
 8006f3a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006f3e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006f42:	b281      	uxth	r1, r0
 8006f44:	9301      	str	r3, [sp, #4]
 8006f46:	fa1f f38a 	uxth.w	r3, sl
 8006f4a:	1a5b      	subs	r3, r3, r1
 8006f4c:	0c00      	lsrs	r0, r0, #16
 8006f4e:	4463      	add	r3, ip
 8006f50:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006f54:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006f5e:	4576      	cmp	r6, lr
 8006f60:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006f64:	f849 3b04 	str.w	r3, [r9], #4
 8006f68:	d8e6      	bhi.n	8006f38 <__mdiff+0x88>
 8006f6a:	1b33      	subs	r3, r6, r4
 8006f6c:	3b15      	subs	r3, #21
 8006f6e:	f023 0303 	bic.w	r3, r3, #3
 8006f72:	3415      	adds	r4, #21
 8006f74:	3304      	adds	r3, #4
 8006f76:	42a6      	cmp	r6, r4
 8006f78:	bf38      	it	cc
 8006f7a:	2304      	movcc	r3, #4
 8006f7c:	441d      	add	r5, r3
 8006f7e:	445b      	add	r3, fp
 8006f80:	461e      	mov	r6, r3
 8006f82:	462c      	mov	r4, r5
 8006f84:	4544      	cmp	r4, r8
 8006f86:	d30e      	bcc.n	8006fa6 <__mdiff+0xf6>
 8006f88:	f108 0103 	add.w	r1, r8, #3
 8006f8c:	1b49      	subs	r1, r1, r5
 8006f8e:	f021 0103 	bic.w	r1, r1, #3
 8006f92:	3d03      	subs	r5, #3
 8006f94:	45a8      	cmp	r8, r5
 8006f96:	bf38      	it	cc
 8006f98:	2100      	movcc	r1, #0
 8006f9a:	440b      	add	r3, r1
 8006f9c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006fa0:	b199      	cbz	r1, 8006fca <__mdiff+0x11a>
 8006fa2:	6117      	str	r7, [r2, #16]
 8006fa4:	e79e      	b.n	8006ee4 <__mdiff+0x34>
 8006fa6:	46e6      	mov	lr, ip
 8006fa8:	f854 1b04 	ldr.w	r1, [r4], #4
 8006fac:	fa1f fc81 	uxth.w	ip, r1
 8006fb0:	44f4      	add	ip, lr
 8006fb2:	0c08      	lsrs	r0, r1, #16
 8006fb4:	4471      	add	r1, lr
 8006fb6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006fba:	b289      	uxth	r1, r1
 8006fbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006fc0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006fc4:	f846 1b04 	str.w	r1, [r6], #4
 8006fc8:	e7dc      	b.n	8006f84 <__mdiff+0xd4>
 8006fca:	3f01      	subs	r7, #1
 8006fcc:	e7e6      	b.n	8006f9c <__mdiff+0xec>
 8006fce:	bf00      	nop
 8006fd0:	0800ae87 	.word	0x0800ae87
 8006fd4:	0800ae98 	.word	0x0800ae98

08006fd8 <__ulp>:
 8006fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8007014 <__ulp+0x3c>)
 8006fda:	400b      	ands	r3, r1
 8006fdc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	dc08      	bgt.n	8006ff6 <__ulp+0x1e>
 8006fe4:	425b      	negs	r3, r3
 8006fe6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006fea:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006fee:	da04      	bge.n	8006ffa <__ulp+0x22>
 8006ff0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006ff4:	4113      	asrs	r3, r2
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	e008      	b.n	800700c <__ulp+0x34>
 8006ffa:	f1a2 0314 	sub.w	r3, r2, #20
 8006ffe:	2b1e      	cmp	r3, #30
 8007000:	bfd6      	itet	le
 8007002:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007006:	2201      	movgt	r2, #1
 8007008:	40da      	lsrle	r2, r3
 800700a:	2300      	movs	r3, #0
 800700c:	4619      	mov	r1, r3
 800700e:	4610      	mov	r0, r2
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	7ff00000 	.word	0x7ff00000

08007018 <__b2d>:
 8007018:	6902      	ldr	r2, [r0, #16]
 800701a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800701c:	f100 0614 	add.w	r6, r0, #20
 8007020:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007024:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007028:	4f1e      	ldr	r7, [pc, #120]	@ (80070a4 <__b2d+0x8c>)
 800702a:	4620      	mov	r0, r4
 800702c:	f7ff fd54 	bl	8006ad8 <__hi0bits>
 8007030:	4603      	mov	r3, r0
 8007032:	f1c0 0020 	rsb	r0, r0, #32
 8007036:	2b0a      	cmp	r3, #10
 8007038:	f1a2 0504 	sub.w	r5, r2, #4
 800703c:	6008      	str	r0, [r1, #0]
 800703e:	dc12      	bgt.n	8007066 <__b2d+0x4e>
 8007040:	42ae      	cmp	r6, r5
 8007042:	bf2c      	ite	cs
 8007044:	2200      	movcs	r2, #0
 8007046:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800704a:	f1c3 0c0b 	rsb	ip, r3, #11
 800704e:	3315      	adds	r3, #21
 8007050:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007054:	fa04 f303 	lsl.w	r3, r4, r3
 8007058:	fa22 f20c 	lsr.w	r2, r2, ip
 800705c:	ea4e 0107 	orr.w	r1, lr, r7
 8007060:	431a      	orrs	r2, r3
 8007062:	4610      	mov	r0, r2
 8007064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007066:	42ae      	cmp	r6, r5
 8007068:	bf36      	itet	cc
 800706a:	f1a2 0508 	subcc.w	r5, r2, #8
 800706e:	2200      	movcs	r2, #0
 8007070:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007074:	3b0b      	subs	r3, #11
 8007076:	d012      	beq.n	800709e <__b2d+0x86>
 8007078:	f1c3 0720 	rsb	r7, r3, #32
 800707c:	fa22 f107 	lsr.w	r1, r2, r7
 8007080:	409c      	lsls	r4, r3
 8007082:	430c      	orrs	r4, r1
 8007084:	42b5      	cmp	r5, r6
 8007086:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800708a:	bf94      	ite	ls
 800708c:	2400      	movls	r4, #0
 800708e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007092:	409a      	lsls	r2, r3
 8007094:	40fc      	lsrs	r4, r7
 8007096:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800709a:	4322      	orrs	r2, r4
 800709c:	e7e1      	b.n	8007062 <__b2d+0x4a>
 800709e:	ea44 0107 	orr.w	r1, r4, r7
 80070a2:	e7de      	b.n	8007062 <__b2d+0x4a>
 80070a4:	3ff00000 	.word	0x3ff00000

080070a8 <__d2b>:
 80070a8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80070ac:	2101      	movs	r1, #1
 80070ae:	4690      	mov	r8, r2
 80070b0:	4699      	mov	r9, r3
 80070b2:	9e08      	ldr	r6, [sp, #32]
 80070b4:	f7ff fc1e 	bl	80068f4 <_Balloc>
 80070b8:	4604      	mov	r4, r0
 80070ba:	b930      	cbnz	r0, 80070ca <__d2b+0x22>
 80070bc:	4602      	mov	r2, r0
 80070be:	f240 310f 	movw	r1, #783	@ 0x30f
 80070c2:	4b23      	ldr	r3, [pc, #140]	@ (8007150 <__d2b+0xa8>)
 80070c4:	4823      	ldr	r0, [pc, #140]	@ (8007154 <__d2b+0xac>)
 80070c6:	f001 fb3f 	bl	8008748 <__assert_func>
 80070ca:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80070ce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80070d2:	b10d      	cbz	r5, 80070d8 <__d2b+0x30>
 80070d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070d8:	9301      	str	r3, [sp, #4]
 80070da:	f1b8 0300 	subs.w	r3, r8, #0
 80070de:	d024      	beq.n	800712a <__d2b+0x82>
 80070e0:	4668      	mov	r0, sp
 80070e2:	9300      	str	r3, [sp, #0]
 80070e4:	f7ff fd17 	bl	8006b16 <__lo0bits>
 80070e8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80070ec:	b1d8      	cbz	r0, 8007126 <__d2b+0x7e>
 80070ee:	f1c0 0320 	rsb	r3, r0, #32
 80070f2:	fa02 f303 	lsl.w	r3, r2, r3
 80070f6:	430b      	orrs	r3, r1
 80070f8:	40c2      	lsrs	r2, r0
 80070fa:	6163      	str	r3, [r4, #20]
 80070fc:	9201      	str	r2, [sp, #4]
 80070fe:	9b01      	ldr	r3, [sp, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	bf0c      	ite	eq
 8007104:	2201      	moveq	r2, #1
 8007106:	2202      	movne	r2, #2
 8007108:	61a3      	str	r3, [r4, #24]
 800710a:	6122      	str	r2, [r4, #16]
 800710c:	b1ad      	cbz	r5, 800713a <__d2b+0x92>
 800710e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007112:	4405      	add	r5, r0
 8007114:	6035      	str	r5, [r6, #0]
 8007116:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800711a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800711c:	6018      	str	r0, [r3, #0]
 800711e:	4620      	mov	r0, r4
 8007120:	b002      	add	sp, #8
 8007122:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007126:	6161      	str	r1, [r4, #20]
 8007128:	e7e9      	b.n	80070fe <__d2b+0x56>
 800712a:	a801      	add	r0, sp, #4
 800712c:	f7ff fcf3 	bl	8006b16 <__lo0bits>
 8007130:	9b01      	ldr	r3, [sp, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	6163      	str	r3, [r4, #20]
 8007136:	3020      	adds	r0, #32
 8007138:	e7e7      	b.n	800710a <__d2b+0x62>
 800713a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800713e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007142:	6030      	str	r0, [r6, #0]
 8007144:	6918      	ldr	r0, [r3, #16]
 8007146:	f7ff fcc7 	bl	8006ad8 <__hi0bits>
 800714a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800714e:	e7e4      	b.n	800711a <__d2b+0x72>
 8007150:	0800ae87 	.word	0x0800ae87
 8007154:	0800ae98 	.word	0x0800ae98

08007158 <__ratio>:
 8007158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800715c:	b085      	sub	sp, #20
 800715e:	e9cd 1000 	strd	r1, r0, [sp]
 8007162:	a902      	add	r1, sp, #8
 8007164:	f7ff ff58 	bl	8007018 <__b2d>
 8007168:	468b      	mov	fp, r1
 800716a:	4606      	mov	r6, r0
 800716c:	460f      	mov	r7, r1
 800716e:	9800      	ldr	r0, [sp, #0]
 8007170:	a903      	add	r1, sp, #12
 8007172:	f7ff ff51 	bl	8007018 <__b2d>
 8007176:	460d      	mov	r5, r1
 8007178:	9b01      	ldr	r3, [sp, #4]
 800717a:	4689      	mov	r9, r1
 800717c:	6919      	ldr	r1, [r3, #16]
 800717e:	9b00      	ldr	r3, [sp, #0]
 8007180:	4604      	mov	r4, r0
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	4630      	mov	r0, r6
 8007186:	1ac9      	subs	r1, r1, r3
 8007188:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800718c:	1a9b      	subs	r3, r3, r2
 800718e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007192:	2b00      	cmp	r3, #0
 8007194:	bfcd      	iteet	gt
 8007196:	463a      	movgt	r2, r7
 8007198:	462a      	movle	r2, r5
 800719a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800719e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80071a2:	bfd8      	it	le
 80071a4:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80071a8:	464b      	mov	r3, r9
 80071aa:	4622      	mov	r2, r4
 80071ac:	4659      	mov	r1, fp
 80071ae:	f7f9 fabd 	bl	800072c <__aeabi_ddiv>
 80071b2:	b005      	add	sp, #20
 80071b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080071b8 <__copybits>:
 80071b8:	3901      	subs	r1, #1
 80071ba:	b570      	push	{r4, r5, r6, lr}
 80071bc:	1149      	asrs	r1, r1, #5
 80071be:	6914      	ldr	r4, [r2, #16]
 80071c0:	3101      	adds	r1, #1
 80071c2:	f102 0314 	add.w	r3, r2, #20
 80071c6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80071ca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80071ce:	1f05      	subs	r5, r0, #4
 80071d0:	42a3      	cmp	r3, r4
 80071d2:	d30c      	bcc.n	80071ee <__copybits+0x36>
 80071d4:	1aa3      	subs	r3, r4, r2
 80071d6:	3b11      	subs	r3, #17
 80071d8:	f023 0303 	bic.w	r3, r3, #3
 80071dc:	3211      	adds	r2, #17
 80071de:	42a2      	cmp	r2, r4
 80071e0:	bf88      	it	hi
 80071e2:	2300      	movhi	r3, #0
 80071e4:	4418      	add	r0, r3
 80071e6:	2300      	movs	r3, #0
 80071e8:	4288      	cmp	r0, r1
 80071ea:	d305      	bcc.n	80071f8 <__copybits+0x40>
 80071ec:	bd70      	pop	{r4, r5, r6, pc}
 80071ee:	f853 6b04 	ldr.w	r6, [r3], #4
 80071f2:	f845 6f04 	str.w	r6, [r5, #4]!
 80071f6:	e7eb      	b.n	80071d0 <__copybits+0x18>
 80071f8:	f840 3b04 	str.w	r3, [r0], #4
 80071fc:	e7f4      	b.n	80071e8 <__copybits+0x30>

080071fe <__any_on>:
 80071fe:	f100 0214 	add.w	r2, r0, #20
 8007202:	6900      	ldr	r0, [r0, #16]
 8007204:	114b      	asrs	r3, r1, #5
 8007206:	4298      	cmp	r0, r3
 8007208:	b510      	push	{r4, lr}
 800720a:	db11      	blt.n	8007230 <__any_on+0x32>
 800720c:	dd0a      	ble.n	8007224 <__any_on+0x26>
 800720e:	f011 011f 	ands.w	r1, r1, #31
 8007212:	d007      	beq.n	8007224 <__any_on+0x26>
 8007214:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007218:	fa24 f001 	lsr.w	r0, r4, r1
 800721c:	fa00 f101 	lsl.w	r1, r0, r1
 8007220:	428c      	cmp	r4, r1
 8007222:	d10b      	bne.n	800723c <__any_on+0x3e>
 8007224:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007228:	4293      	cmp	r3, r2
 800722a:	d803      	bhi.n	8007234 <__any_on+0x36>
 800722c:	2000      	movs	r0, #0
 800722e:	bd10      	pop	{r4, pc}
 8007230:	4603      	mov	r3, r0
 8007232:	e7f7      	b.n	8007224 <__any_on+0x26>
 8007234:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007238:	2900      	cmp	r1, #0
 800723a:	d0f5      	beq.n	8007228 <__any_on+0x2a>
 800723c:	2001      	movs	r0, #1
 800723e:	e7f6      	b.n	800722e <__any_on+0x30>

08007240 <sulp>:
 8007240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007244:	460f      	mov	r7, r1
 8007246:	4690      	mov	r8, r2
 8007248:	f7ff fec6 	bl	8006fd8 <__ulp>
 800724c:	4604      	mov	r4, r0
 800724e:	460d      	mov	r5, r1
 8007250:	f1b8 0f00 	cmp.w	r8, #0
 8007254:	d011      	beq.n	800727a <sulp+0x3a>
 8007256:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800725a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800725e:	2b00      	cmp	r3, #0
 8007260:	dd0b      	ble.n	800727a <sulp+0x3a>
 8007262:	2400      	movs	r4, #0
 8007264:	051b      	lsls	r3, r3, #20
 8007266:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800726a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800726e:	4622      	mov	r2, r4
 8007270:	462b      	mov	r3, r5
 8007272:	f7f9 f931 	bl	80004d8 <__aeabi_dmul>
 8007276:	4604      	mov	r4, r0
 8007278:	460d      	mov	r5, r1
 800727a:	4620      	mov	r0, r4
 800727c:	4629      	mov	r1, r5
 800727e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007282:	0000      	movs	r0, r0
 8007284:	0000      	movs	r0, r0
	...

08007288 <_strtod_l>:
 8007288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800728c:	b09f      	sub	sp, #124	@ 0x7c
 800728e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007290:	2200      	movs	r2, #0
 8007292:	460c      	mov	r4, r1
 8007294:	921a      	str	r2, [sp, #104]	@ 0x68
 8007296:	f04f 0a00 	mov.w	sl, #0
 800729a:	f04f 0b00 	mov.w	fp, #0
 800729e:	460a      	mov	r2, r1
 80072a0:	9005      	str	r0, [sp, #20]
 80072a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80072a4:	7811      	ldrb	r1, [r2, #0]
 80072a6:	292b      	cmp	r1, #43	@ 0x2b
 80072a8:	d048      	beq.n	800733c <_strtod_l+0xb4>
 80072aa:	d836      	bhi.n	800731a <_strtod_l+0x92>
 80072ac:	290d      	cmp	r1, #13
 80072ae:	d830      	bhi.n	8007312 <_strtod_l+0x8a>
 80072b0:	2908      	cmp	r1, #8
 80072b2:	d830      	bhi.n	8007316 <_strtod_l+0x8e>
 80072b4:	2900      	cmp	r1, #0
 80072b6:	d039      	beq.n	800732c <_strtod_l+0xa4>
 80072b8:	2200      	movs	r2, #0
 80072ba:	920b      	str	r2, [sp, #44]	@ 0x2c
 80072bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80072be:	782a      	ldrb	r2, [r5, #0]
 80072c0:	2a30      	cmp	r2, #48	@ 0x30
 80072c2:	f040 80b1 	bne.w	8007428 <_strtod_l+0x1a0>
 80072c6:	786a      	ldrb	r2, [r5, #1]
 80072c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80072cc:	2a58      	cmp	r2, #88	@ 0x58
 80072ce:	d16c      	bne.n	80073aa <_strtod_l+0x122>
 80072d0:	9302      	str	r3, [sp, #8]
 80072d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072d4:	4a8e      	ldr	r2, [pc, #568]	@ (8007510 <_strtod_l+0x288>)
 80072d6:	9301      	str	r3, [sp, #4]
 80072d8:	ab1a      	add	r3, sp, #104	@ 0x68
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	9805      	ldr	r0, [sp, #20]
 80072de:	ab1b      	add	r3, sp, #108	@ 0x6c
 80072e0:	a919      	add	r1, sp, #100	@ 0x64
 80072e2:	f001 facb 	bl	800887c <__gethex>
 80072e6:	f010 060f 	ands.w	r6, r0, #15
 80072ea:	4604      	mov	r4, r0
 80072ec:	d005      	beq.n	80072fa <_strtod_l+0x72>
 80072ee:	2e06      	cmp	r6, #6
 80072f0:	d126      	bne.n	8007340 <_strtod_l+0xb8>
 80072f2:	2300      	movs	r3, #0
 80072f4:	3501      	adds	r5, #1
 80072f6:	9519      	str	r5, [sp, #100]	@ 0x64
 80072f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f040 8584 	bne.w	8007e0a <_strtod_l+0xb82>
 8007302:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007304:	b1bb      	cbz	r3, 8007336 <_strtod_l+0xae>
 8007306:	4650      	mov	r0, sl
 8007308:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800730c:	b01f      	add	sp, #124	@ 0x7c
 800730e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007312:	2920      	cmp	r1, #32
 8007314:	d1d0      	bne.n	80072b8 <_strtod_l+0x30>
 8007316:	3201      	adds	r2, #1
 8007318:	e7c3      	b.n	80072a2 <_strtod_l+0x1a>
 800731a:	292d      	cmp	r1, #45	@ 0x2d
 800731c:	d1cc      	bne.n	80072b8 <_strtod_l+0x30>
 800731e:	2101      	movs	r1, #1
 8007320:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007322:	1c51      	adds	r1, r2, #1
 8007324:	9119      	str	r1, [sp, #100]	@ 0x64
 8007326:	7852      	ldrb	r2, [r2, #1]
 8007328:	2a00      	cmp	r2, #0
 800732a:	d1c7      	bne.n	80072bc <_strtod_l+0x34>
 800732c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800732e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007330:	2b00      	cmp	r3, #0
 8007332:	f040 8568 	bne.w	8007e06 <_strtod_l+0xb7e>
 8007336:	4650      	mov	r0, sl
 8007338:	4659      	mov	r1, fp
 800733a:	e7e7      	b.n	800730c <_strtod_l+0x84>
 800733c:	2100      	movs	r1, #0
 800733e:	e7ef      	b.n	8007320 <_strtod_l+0x98>
 8007340:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007342:	b13a      	cbz	r2, 8007354 <_strtod_l+0xcc>
 8007344:	2135      	movs	r1, #53	@ 0x35
 8007346:	a81c      	add	r0, sp, #112	@ 0x70
 8007348:	f7ff ff36 	bl	80071b8 <__copybits>
 800734c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800734e:	9805      	ldr	r0, [sp, #20]
 8007350:	f7ff fb10 	bl	8006974 <_Bfree>
 8007354:	3e01      	subs	r6, #1
 8007356:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007358:	2e04      	cmp	r6, #4
 800735a:	d806      	bhi.n	800736a <_strtod_l+0xe2>
 800735c:	e8df f006 	tbb	[pc, r6]
 8007360:	201d0314 	.word	0x201d0314
 8007364:	14          	.byte	0x14
 8007365:	00          	.byte	0x00
 8007366:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800736a:	05e1      	lsls	r1, r4, #23
 800736c:	bf48      	it	mi
 800736e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007372:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007376:	0d1b      	lsrs	r3, r3, #20
 8007378:	051b      	lsls	r3, r3, #20
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1bd      	bne.n	80072fa <_strtod_l+0x72>
 800737e:	f7fe fb1d 	bl	80059bc <__errno>
 8007382:	2322      	movs	r3, #34	@ 0x22
 8007384:	6003      	str	r3, [r0, #0]
 8007386:	e7b8      	b.n	80072fa <_strtod_l+0x72>
 8007388:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800738c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007390:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007394:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007398:	e7e7      	b.n	800736a <_strtod_l+0xe2>
 800739a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8007514 <_strtod_l+0x28c>
 800739e:	e7e4      	b.n	800736a <_strtod_l+0xe2>
 80073a0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80073a4:	f04f 3aff 	mov.w	sl, #4294967295
 80073a8:	e7df      	b.n	800736a <_strtod_l+0xe2>
 80073aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073ac:	1c5a      	adds	r2, r3, #1
 80073ae:	9219      	str	r2, [sp, #100]	@ 0x64
 80073b0:	785b      	ldrb	r3, [r3, #1]
 80073b2:	2b30      	cmp	r3, #48	@ 0x30
 80073b4:	d0f9      	beq.n	80073aa <_strtod_l+0x122>
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d09f      	beq.n	80072fa <_strtod_l+0x72>
 80073ba:	2301      	movs	r3, #1
 80073bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80073be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073c0:	220a      	movs	r2, #10
 80073c2:	930c      	str	r3, [sp, #48]	@ 0x30
 80073c4:	2300      	movs	r3, #0
 80073c6:	461f      	mov	r7, r3
 80073c8:	9308      	str	r3, [sp, #32]
 80073ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80073cc:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80073ce:	7805      	ldrb	r5, [r0, #0]
 80073d0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80073d4:	b2d9      	uxtb	r1, r3
 80073d6:	2909      	cmp	r1, #9
 80073d8:	d928      	bls.n	800742c <_strtod_l+0x1a4>
 80073da:	2201      	movs	r2, #1
 80073dc:	494e      	ldr	r1, [pc, #312]	@ (8007518 <_strtod_l+0x290>)
 80073de:	f001 f968 	bl	80086b2 <strncmp>
 80073e2:	2800      	cmp	r0, #0
 80073e4:	d032      	beq.n	800744c <_strtod_l+0x1c4>
 80073e6:	2000      	movs	r0, #0
 80073e8:	462a      	mov	r2, r5
 80073ea:	4681      	mov	r9, r0
 80073ec:	463d      	mov	r5, r7
 80073ee:	4603      	mov	r3, r0
 80073f0:	2a65      	cmp	r2, #101	@ 0x65
 80073f2:	d001      	beq.n	80073f8 <_strtod_l+0x170>
 80073f4:	2a45      	cmp	r2, #69	@ 0x45
 80073f6:	d114      	bne.n	8007422 <_strtod_l+0x19a>
 80073f8:	b91d      	cbnz	r5, 8007402 <_strtod_l+0x17a>
 80073fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073fc:	4302      	orrs	r2, r0
 80073fe:	d095      	beq.n	800732c <_strtod_l+0xa4>
 8007400:	2500      	movs	r5, #0
 8007402:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007404:	1c62      	adds	r2, r4, #1
 8007406:	9219      	str	r2, [sp, #100]	@ 0x64
 8007408:	7862      	ldrb	r2, [r4, #1]
 800740a:	2a2b      	cmp	r2, #43	@ 0x2b
 800740c:	d077      	beq.n	80074fe <_strtod_l+0x276>
 800740e:	2a2d      	cmp	r2, #45	@ 0x2d
 8007410:	d07b      	beq.n	800750a <_strtod_l+0x282>
 8007412:	f04f 0c00 	mov.w	ip, #0
 8007416:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800741a:	2909      	cmp	r1, #9
 800741c:	f240 8082 	bls.w	8007524 <_strtod_l+0x29c>
 8007420:	9419      	str	r4, [sp, #100]	@ 0x64
 8007422:	f04f 0800 	mov.w	r8, #0
 8007426:	e0a2      	b.n	800756e <_strtod_l+0x2e6>
 8007428:	2300      	movs	r3, #0
 800742a:	e7c7      	b.n	80073bc <_strtod_l+0x134>
 800742c:	2f08      	cmp	r7, #8
 800742e:	bfd5      	itete	le
 8007430:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007432:	9908      	ldrgt	r1, [sp, #32]
 8007434:	fb02 3301 	mlale	r3, r2, r1, r3
 8007438:	fb02 3301 	mlagt	r3, r2, r1, r3
 800743c:	f100 0001 	add.w	r0, r0, #1
 8007440:	bfd4      	ite	le
 8007442:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007444:	9308      	strgt	r3, [sp, #32]
 8007446:	3701      	adds	r7, #1
 8007448:	9019      	str	r0, [sp, #100]	@ 0x64
 800744a:	e7bf      	b.n	80073cc <_strtod_l+0x144>
 800744c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800744e:	1c5a      	adds	r2, r3, #1
 8007450:	9219      	str	r2, [sp, #100]	@ 0x64
 8007452:	785a      	ldrb	r2, [r3, #1]
 8007454:	b37f      	cbz	r7, 80074b6 <_strtod_l+0x22e>
 8007456:	4681      	mov	r9, r0
 8007458:	463d      	mov	r5, r7
 800745a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800745e:	2b09      	cmp	r3, #9
 8007460:	d912      	bls.n	8007488 <_strtod_l+0x200>
 8007462:	2301      	movs	r3, #1
 8007464:	e7c4      	b.n	80073f0 <_strtod_l+0x168>
 8007466:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007468:	3001      	adds	r0, #1
 800746a:	1c5a      	adds	r2, r3, #1
 800746c:	9219      	str	r2, [sp, #100]	@ 0x64
 800746e:	785a      	ldrb	r2, [r3, #1]
 8007470:	2a30      	cmp	r2, #48	@ 0x30
 8007472:	d0f8      	beq.n	8007466 <_strtod_l+0x1de>
 8007474:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007478:	2b08      	cmp	r3, #8
 800747a:	f200 84cb 	bhi.w	8007e14 <_strtod_l+0xb8c>
 800747e:	4681      	mov	r9, r0
 8007480:	2000      	movs	r0, #0
 8007482:	4605      	mov	r5, r0
 8007484:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007486:	930c      	str	r3, [sp, #48]	@ 0x30
 8007488:	3a30      	subs	r2, #48	@ 0x30
 800748a:	f100 0301 	add.w	r3, r0, #1
 800748e:	d02a      	beq.n	80074e6 <_strtod_l+0x25e>
 8007490:	4499      	add	r9, r3
 8007492:	210a      	movs	r1, #10
 8007494:	462b      	mov	r3, r5
 8007496:	eb00 0c05 	add.w	ip, r0, r5
 800749a:	4563      	cmp	r3, ip
 800749c:	d10d      	bne.n	80074ba <_strtod_l+0x232>
 800749e:	1c69      	adds	r1, r5, #1
 80074a0:	4401      	add	r1, r0
 80074a2:	4428      	add	r0, r5
 80074a4:	2808      	cmp	r0, #8
 80074a6:	dc16      	bgt.n	80074d6 <_strtod_l+0x24e>
 80074a8:	230a      	movs	r3, #10
 80074aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80074ac:	fb03 2300 	mla	r3, r3, r0, r2
 80074b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80074b2:	2300      	movs	r3, #0
 80074b4:	e018      	b.n	80074e8 <_strtod_l+0x260>
 80074b6:	4638      	mov	r0, r7
 80074b8:	e7da      	b.n	8007470 <_strtod_l+0x1e8>
 80074ba:	2b08      	cmp	r3, #8
 80074bc:	f103 0301 	add.w	r3, r3, #1
 80074c0:	dc03      	bgt.n	80074ca <_strtod_l+0x242>
 80074c2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80074c4:	434e      	muls	r6, r1
 80074c6:	960a      	str	r6, [sp, #40]	@ 0x28
 80074c8:	e7e7      	b.n	800749a <_strtod_l+0x212>
 80074ca:	2b10      	cmp	r3, #16
 80074cc:	bfde      	ittt	le
 80074ce:	9e08      	ldrle	r6, [sp, #32]
 80074d0:	434e      	mulle	r6, r1
 80074d2:	9608      	strle	r6, [sp, #32]
 80074d4:	e7e1      	b.n	800749a <_strtod_l+0x212>
 80074d6:	280f      	cmp	r0, #15
 80074d8:	dceb      	bgt.n	80074b2 <_strtod_l+0x22a>
 80074da:	230a      	movs	r3, #10
 80074dc:	9808      	ldr	r0, [sp, #32]
 80074de:	fb03 2300 	mla	r3, r3, r0, r2
 80074e2:	9308      	str	r3, [sp, #32]
 80074e4:	e7e5      	b.n	80074b2 <_strtod_l+0x22a>
 80074e6:	4629      	mov	r1, r5
 80074e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80074ea:	460d      	mov	r5, r1
 80074ec:	1c50      	adds	r0, r2, #1
 80074ee:	9019      	str	r0, [sp, #100]	@ 0x64
 80074f0:	7852      	ldrb	r2, [r2, #1]
 80074f2:	4618      	mov	r0, r3
 80074f4:	e7b1      	b.n	800745a <_strtod_l+0x1d2>
 80074f6:	f04f 0900 	mov.w	r9, #0
 80074fa:	2301      	movs	r3, #1
 80074fc:	e77d      	b.n	80073fa <_strtod_l+0x172>
 80074fe:	f04f 0c00 	mov.w	ip, #0
 8007502:	1ca2      	adds	r2, r4, #2
 8007504:	9219      	str	r2, [sp, #100]	@ 0x64
 8007506:	78a2      	ldrb	r2, [r4, #2]
 8007508:	e785      	b.n	8007416 <_strtod_l+0x18e>
 800750a:	f04f 0c01 	mov.w	ip, #1
 800750e:	e7f8      	b.n	8007502 <_strtod_l+0x27a>
 8007510:	0800b008 	.word	0x0800b008
 8007514:	7ff00000 	.word	0x7ff00000
 8007518:	0800aff0 	.word	0x0800aff0
 800751c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800751e:	1c51      	adds	r1, r2, #1
 8007520:	9119      	str	r1, [sp, #100]	@ 0x64
 8007522:	7852      	ldrb	r2, [r2, #1]
 8007524:	2a30      	cmp	r2, #48	@ 0x30
 8007526:	d0f9      	beq.n	800751c <_strtod_l+0x294>
 8007528:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800752c:	2908      	cmp	r1, #8
 800752e:	f63f af78 	bhi.w	8007422 <_strtod_l+0x19a>
 8007532:	f04f 080a 	mov.w	r8, #10
 8007536:	3a30      	subs	r2, #48	@ 0x30
 8007538:	920e      	str	r2, [sp, #56]	@ 0x38
 800753a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800753c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800753e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007540:	1c56      	adds	r6, r2, #1
 8007542:	9619      	str	r6, [sp, #100]	@ 0x64
 8007544:	7852      	ldrb	r2, [r2, #1]
 8007546:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800754a:	f1be 0f09 	cmp.w	lr, #9
 800754e:	d939      	bls.n	80075c4 <_strtod_l+0x33c>
 8007550:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007552:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007556:	1a76      	subs	r6, r6, r1
 8007558:	2e08      	cmp	r6, #8
 800755a:	dc03      	bgt.n	8007564 <_strtod_l+0x2dc>
 800755c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800755e:	4588      	cmp	r8, r1
 8007560:	bfa8      	it	ge
 8007562:	4688      	movge	r8, r1
 8007564:	f1bc 0f00 	cmp.w	ip, #0
 8007568:	d001      	beq.n	800756e <_strtod_l+0x2e6>
 800756a:	f1c8 0800 	rsb	r8, r8, #0
 800756e:	2d00      	cmp	r5, #0
 8007570:	d14e      	bne.n	8007610 <_strtod_l+0x388>
 8007572:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007574:	4308      	orrs	r0, r1
 8007576:	f47f aec0 	bne.w	80072fa <_strtod_l+0x72>
 800757a:	2b00      	cmp	r3, #0
 800757c:	f47f aed6 	bne.w	800732c <_strtod_l+0xa4>
 8007580:	2a69      	cmp	r2, #105	@ 0x69
 8007582:	d028      	beq.n	80075d6 <_strtod_l+0x34e>
 8007584:	dc25      	bgt.n	80075d2 <_strtod_l+0x34a>
 8007586:	2a49      	cmp	r2, #73	@ 0x49
 8007588:	d025      	beq.n	80075d6 <_strtod_l+0x34e>
 800758a:	2a4e      	cmp	r2, #78	@ 0x4e
 800758c:	f47f aece 	bne.w	800732c <_strtod_l+0xa4>
 8007590:	499a      	ldr	r1, [pc, #616]	@ (80077fc <_strtod_l+0x574>)
 8007592:	a819      	add	r0, sp, #100	@ 0x64
 8007594:	f001 fb94 	bl	8008cc0 <__match>
 8007598:	2800      	cmp	r0, #0
 800759a:	f43f aec7 	beq.w	800732c <_strtod_l+0xa4>
 800759e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075a0:	781b      	ldrb	r3, [r3, #0]
 80075a2:	2b28      	cmp	r3, #40	@ 0x28
 80075a4:	d12e      	bne.n	8007604 <_strtod_l+0x37c>
 80075a6:	4996      	ldr	r1, [pc, #600]	@ (8007800 <_strtod_l+0x578>)
 80075a8:	aa1c      	add	r2, sp, #112	@ 0x70
 80075aa:	a819      	add	r0, sp, #100	@ 0x64
 80075ac:	f001 fb9c 	bl	8008ce8 <__hexnan>
 80075b0:	2805      	cmp	r0, #5
 80075b2:	d127      	bne.n	8007604 <_strtod_l+0x37c>
 80075b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80075b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80075ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80075be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80075c2:	e69a      	b.n	80072fa <_strtod_l+0x72>
 80075c4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80075c6:	fb08 2101 	mla	r1, r8, r1, r2
 80075ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80075ce:	920e      	str	r2, [sp, #56]	@ 0x38
 80075d0:	e7b5      	b.n	800753e <_strtod_l+0x2b6>
 80075d2:	2a6e      	cmp	r2, #110	@ 0x6e
 80075d4:	e7da      	b.n	800758c <_strtod_l+0x304>
 80075d6:	498b      	ldr	r1, [pc, #556]	@ (8007804 <_strtod_l+0x57c>)
 80075d8:	a819      	add	r0, sp, #100	@ 0x64
 80075da:	f001 fb71 	bl	8008cc0 <__match>
 80075de:	2800      	cmp	r0, #0
 80075e0:	f43f aea4 	beq.w	800732c <_strtod_l+0xa4>
 80075e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075e6:	4988      	ldr	r1, [pc, #544]	@ (8007808 <_strtod_l+0x580>)
 80075e8:	3b01      	subs	r3, #1
 80075ea:	a819      	add	r0, sp, #100	@ 0x64
 80075ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80075ee:	f001 fb67 	bl	8008cc0 <__match>
 80075f2:	b910      	cbnz	r0, 80075fa <_strtod_l+0x372>
 80075f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075f6:	3301      	adds	r3, #1
 80075f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80075fa:	f04f 0a00 	mov.w	sl, #0
 80075fe:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800780c <_strtod_l+0x584>
 8007602:	e67a      	b.n	80072fa <_strtod_l+0x72>
 8007604:	4882      	ldr	r0, [pc, #520]	@ (8007810 <_strtod_l+0x588>)
 8007606:	f001 f899 	bl	800873c <nan>
 800760a:	4682      	mov	sl, r0
 800760c:	468b      	mov	fp, r1
 800760e:	e674      	b.n	80072fa <_strtod_l+0x72>
 8007610:	eba8 0309 	sub.w	r3, r8, r9
 8007614:	2f00      	cmp	r7, #0
 8007616:	bf08      	it	eq
 8007618:	462f      	moveq	r7, r5
 800761a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800761c:	2d10      	cmp	r5, #16
 800761e:	462c      	mov	r4, r5
 8007620:	9309      	str	r3, [sp, #36]	@ 0x24
 8007622:	bfa8      	it	ge
 8007624:	2410      	movge	r4, #16
 8007626:	f7f8 fedd 	bl	80003e4 <__aeabi_ui2d>
 800762a:	2d09      	cmp	r5, #9
 800762c:	4682      	mov	sl, r0
 800762e:	468b      	mov	fp, r1
 8007630:	dc11      	bgt.n	8007656 <_strtod_l+0x3ce>
 8007632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007634:	2b00      	cmp	r3, #0
 8007636:	f43f ae60 	beq.w	80072fa <_strtod_l+0x72>
 800763a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800763c:	dd76      	ble.n	800772c <_strtod_l+0x4a4>
 800763e:	2b16      	cmp	r3, #22
 8007640:	dc5d      	bgt.n	80076fe <_strtod_l+0x476>
 8007642:	4974      	ldr	r1, [pc, #464]	@ (8007814 <_strtod_l+0x58c>)
 8007644:	4652      	mov	r2, sl
 8007646:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800764a:	465b      	mov	r3, fp
 800764c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007650:	f7f8 ff42 	bl	80004d8 <__aeabi_dmul>
 8007654:	e7d9      	b.n	800760a <_strtod_l+0x382>
 8007656:	4b6f      	ldr	r3, [pc, #444]	@ (8007814 <_strtod_l+0x58c>)
 8007658:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800765c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007660:	f7f8 ff3a 	bl	80004d8 <__aeabi_dmul>
 8007664:	4682      	mov	sl, r0
 8007666:	9808      	ldr	r0, [sp, #32]
 8007668:	468b      	mov	fp, r1
 800766a:	f7f8 febb 	bl	80003e4 <__aeabi_ui2d>
 800766e:	4602      	mov	r2, r0
 8007670:	460b      	mov	r3, r1
 8007672:	4650      	mov	r0, sl
 8007674:	4659      	mov	r1, fp
 8007676:	f7f8 fd79 	bl	800016c <__adddf3>
 800767a:	2d0f      	cmp	r5, #15
 800767c:	4682      	mov	sl, r0
 800767e:	468b      	mov	fp, r1
 8007680:	ddd7      	ble.n	8007632 <_strtod_l+0x3aa>
 8007682:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007684:	1b2c      	subs	r4, r5, r4
 8007686:	441c      	add	r4, r3
 8007688:	2c00      	cmp	r4, #0
 800768a:	f340 8096 	ble.w	80077ba <_strtod_l+0x532>
 800768e:	f014 030f 	ands.w	r3, r4, #15
 8007692:	d00a      	beq.n	80076aa <_strtod_l+0x422>
 8007694:	495f      	ldr	r1, [pc, #380]	@ (8007814 <_strtod_l+0x58c>)
 8007696:	4652      	mov	r2, sl
 8007698:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800769c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076a0:	465b      	mov	r3, fp
 80076a2:	f7f8 ff19 	bl	80004d8 <__aeabi_dmul>
 80076a6:	4682      	mov	sl, r0
 80076a8:	468b      	mov	fp, r1
 80076aa:	f034 040f 	bics.w	r4, r4, #15
 80076ae:	d073      	beq.n	8007798 <_strtod_l+0x510>
 80076b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80076b4:	dd48      	ble.n	8007748 <_strtod_l+0x4c0>
 80076b6:	2400      	movs	r4, #0
 80076b8:	46a0      	mov	r8, r4
 80076ba:	46a1      	mov	r9, r4
 80076bc:	940a      	str	r4, [sp, #40]	@ 0x28
 80076be:	2322      	movs	r3, #34	@ 0x22
 80076c0:	f04f 0a00 	mov.w	sl, #0
 80076c4:	9a05      	ldr	r2, [sp, #20]
 80076c6:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800780c <_strtod_l+0x584>
 80076ca:	6013      	str	r3, [r2, #0]
 80076cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	f43f ae13 	beq.w	80072fa <_strtod_l+0x72>
 80076d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80076d6:	9805      	ldr	r0, [sp, #20]
 80076d8:	f7ff f94c 	bl	8006974 <_Bfree>
 80076dc:	4649      	mov	r1, r9
 80076de:	9805      	ldr	r0, [sp, #20]
 80076e0:	f7ff f948 	bl	8006974 <_Bfree>
 80076e4:	4641      	mov	r1, r8
 80076e6:	9805      	ldr	r0, [sp, #20]
 80076e8:	f7ff f944 	bl	8006974 <_Bfree>
 80076ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076ee:	9805      	ldr	r0, [sp, #20]
 80076f0:	f7ff f940 	bl	8006974 <_Bfree>
 80076f4:	4621      	mov	r1, r4
 80076f6:	9805      	ldr	r0, [sp, #20]
 80076f8:	f7ff f93c 	bl	8006974 <_Bfree>
 80076fc:	e5fd      	b.n	80072fa <_strtod_l+0x72>
 80076fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007700:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007704:	4293      	cmp	r3, r2
 8007706:	dbbc      	blt.n	8007682 <_strtod_l+0x3fa>
 8007708:	4c42      	ldr	r4, [pc, #264]	@ (8007814 <_strtod_l+0x58c>)
 800770a:	f1c5 050f 	rsb	r5, r5, #15
 800770e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007712:	4652      	mov	r2, sl
 8007714:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007718:	465b      	mov	r3, fp
 800771a:	f7f8 fedd 	bl	80004d8 <__aeabi_dmul>
 800771e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007720:	1b5d      	subs	r5, r3, r5
 8007722:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007726:	e9d4 2300 	ldrd	r2, r3, [r4]
 800772a:	e791      	b.n	8007650 <_strtod_l+0x3c8>
 800772c:	3316      	adds	r3, #22
 800772e:	dba8      	blt.n	8007682 <_strtod_l+0x3fa>
 8007730:	4b38      	ldr	r3, [pc, #224]	@ (8007814 <_strtod_l+0x58c>)
 8007732:	eba9 0808 	sub.w	r8, r9, r8
 8007736:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800773a:	4650      	mov	r0, sl
 800773c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007740:	4659      	mov	r1, fp
 8007742:	f7f8 fff3 	bl	800072c <__aeabi_ddiv>
 8007746:	e760      	b.n	800760a <_strtod_l+0x382>
 8007748:	4b33      	ldr	r3, [pc, #204]	@ (8007818 <_strtod_l+0x590>)
 800774a:	4650      	mov	r0, sl
 800774c:	9308      	str	r3, [sp, #32]
 800774e:	2300      	movs	r3, #0
 8007750:	4659      	mov	r1, fp
 8007752:	461e      	mov	r6, r3
 8007754:	1124      	asrs	r4, r4, #4
 8007756:	2c01      	cmp	r4, #1
 8007758:	dc21      	bgt.n	800779e <_strtod_l+0x516>
 800775a:	b10b      	cbz	r3, 8007760 <_strtod_l+0x4d8>
 800775c:	4682      	mov	sl, r0
 800775e:	468b      	mov	fp, r1
 8007760:	492d      	ldr	r1, [pc, #180]	@ (8007818 <_strtod_l+0x590>)
 8007762:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007766:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800776a:	4652      	mov	r2, sl
 800776c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007770:	465b      	mov	r3, fp
 8007772:	f7f8 feb1 	bl	80004d8 <__aeabi_dmul>
 8007776:	4b25      	ldr	r3, [pc, #148]	@ (800780c <_strtod_l+0x584>)
 8007778:	460a      	mov	r2, r1
 800777a:	400b      	ands	r3, r1
 800777c:	4927      	ldr	r1, [pc, #156]	@ (800781c <_strtod_l+0x594>)
 800777e:	4682      	mov	sl, r0
 8007780:	428b      	cmp	r3, r1
 8007782:	d898      	bhi.n	80076b6 <_strtod_l+0x42e>
 8007784:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007788:	428b      	cmp	r3, r1
 800778a:	bf86      	itte	hi
 800778c:	f04f 3aff 	movhi.w	sl, #4294967295
 8007790:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8007820 <_strtod_l+0x598>
 8007794:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007798:	2300      	movs	r3, #0
 800779a:	9308      	str	r3, [sp, #32]
 800779c:	e07a      	b.n	8007894 <_strtod_l+0x60c>
 800779e:	07e2      	lsls	r2, r4, #31
 80077a0:	d505      	bpl.n	80077ae <_strtod_l+0x526>
 80077a2:	9b08      	ldr	r3, [sp, #32]
 80077a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a8:	f7f8 fe96 	bl	80004d8 <__aeabi_dmul>
 80077ac:	2301      	movs	r3, #1
 80077ae:	9a08      	ldr	r2, [sp, #32]
 80077b0:	3601      	adds	r6, #1
 80077b2:	3208      	adds	r2, #8
 80077b4:	1064      	asrs	r4, r4, #1
 80077b6:	9208      	str	r2, [sp, #32]
 80077b8:	e7cd      	b.n	8007756 <_strtod_l+0x4ce>
 80077ba:	d0ed      	beq.n	8007798 <_strtod_l+0x510>
 80077bc:	4264      	negs	r4, r4
 80077be:	f014 020f 	ands.w	r2, r4, #15
 80077c2:	d00a      	beq.n	80077da <_strtod_l+0x552>
 80077c4:	4b13      	ldr	r3, [pc, #76]	@ (8007814 <_strtod_l+0x58c>)
 80077c6:	4650      	mov	r0, sl
 80077c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077cc:	4659      	mov	r1, fp
 80077ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d2:	f7f8 ffab 	bl	800072c <__aeabi_ddiv>
 80077d6:	4682      	mov	sl, r0
 80077d8:	468b      	mov	fp, r1
 80077da:	1124      	asrs	r4, r4, #4
 80077dc:	d0dc      	beq.n	8007798 <_strtod_l+0x510>
 80077de:	2c1f      	cmp	r4, #31
 80077e0:	dd20      	ble.n	8007824 <_strtod_l+0x59c>
 80077e2:	2400      	movs	r4, #0
 80077e4:	46a0      	mov	r8, r4
 80077e6:	46a1      	mov	r9, r4
 80077e8:	940a      	str	r4, [sp, #40]	@ 0x28
 80077ea:	2322      	movs	r3, #34	@ 0x22
 80077ec:	9a05      	ldr	r2, [sp, #20]
 80077ee:	f04f 0a00 	mov.w	sl, #0
 80077f2:	f04f 0b00 	mov.w	fp, #0
 80077f6:	6013      	str	r3, [r2, #0]
 80077f8:	e768      	b.n	80076cc <_strtod_l+0x444>
 80077fa:	bf00      	nop
 80077fc:	0800addf 	.word	0x0800addf
 8007800:	0800aff4 	.word	0x0800aff4
 8007804:	0800add7 	.word	0x0800add7
 8007808:	0800ae0e 	.word	0x0800ae0e
 800780c:	7ff00000 	.word	0x7ff00000
 8007810:	0800b19d 	.word	0x0800b19d
 8007814:	0800af28 	.word	0x0800af28
 8007818:	0800af00 	.word	0x0800af00
 800781c:	7ca00000 	.word	0x7ca00000
 8007820:	7fefffff 	.word	0x7fefffff
 8007824:	f014 0310 	ands.w	r3, r4, #16
 8007828:	bf18      	it	ne
 800782a:	236a      	movne	r3, #106	@ 0x6a
 800782c:	4650      	mov	r0, sl
 800782e:	9308      	str	r3, [sp, #32]
 8007830:	4659      	mov	r1, fp
 8007832:	2300      	movs	r3, #0
 8007834:	4ea9      	ldr	r6, [pc, #676]	@ (8007adc <_strtod_l+0x854>)
 8007836:	07e2      	lsls	r2, r4, #31
 8007838:	d504      	bpl.n	8007844 <_strtod_l+0x5bc>
 800783a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800783e:	f7f8 fe4b 	bl	80004d8 <__aeabi_dmul>
 8007842:	2301      	movs	r3, #1
 8007844:	1064      	asrs	r4, r4, #1
 8007846:	f106 0608 	add.w	r6, r6, #8
 800784a:	d1f4      	bne.n	8007836 <_strtod_l+0x5ae>
 800784c:	b10b      	cbz	r3, 8007852 <_strtod_l+0x5ca>
 800784e:	4682      	mov	sl, r0
 8007850:	468b      	mov	fp, r1
 8007852:	9b08      	ldr	r3, [sp, #32]
 8007854:	b1b3      	cbz	r3, 8007884 <_strtod_l+0x5fc>
 8007856:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800785a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800785e:	2b00      	cmp	r3, #0
 8007860:	4659      	mov	r1, fp
 8007862:	dd0f      	ble.n	8007884 <_strtod_l+0x5fc>
 8007864:	2b1f      	cmp	r3, #31
 8007866:	dd57      	ble.n	8007918 <_strtod_l+0x690>
 8007868:	2b34      	cmp	r3, #52	@ 0x34
 800786a:	bfd8      	it	le
 800786c:	f04f 33ff 	movle.w	r3, #4294967295
 8007870:	f04f 0a00 	mov.w	sl, #0
 8007874:	bfcf      	iteee	gt
 8007876:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800787a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800787e:	4093      	lslle	r3, r2
 8007880:	ea03 0b01 	andle.w	fp, r3, r1
 8007884:	2200      	movs	r2, #0
 8007886:	2300      	movs	r3, #0
 8007888:	4650      	mov	r0, sl
 800788a:	4659      	mov	r1, fp
 800788c:	f7f9 f88c 	bl	80009a8 <__aeabi_dcmpeq>
 8007890:	2800      	cmp	r0, #0
 8007892:	d1a6      	bne.n	80077e2 <_strtod_l+0x55a>
 8007894:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007896:	463a      	mov	r2, r7
 8007898:	9300      	str	r3, [sp, #0]
 800789a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800789c:	462b      	mov	r3, r5
 800789e:	9805      	ldr	r0, [sp, #20]
 80078a0:	f7ff f8d0 	bl	8006a44 <__s2b>
 80078a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80078a6:	2800      	cmp	r0, #0
 80078a8:	f43f af05 	beq.w	80076b6 <_strtod_l+0x42e>
 80078ac:	2400      	movs	r4, #0
 80078ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078b0:	eba9 0308 	sub.w	r3, r9, r8
 80078b4:	2a00      	cmp	r2, #0
 80078b6:	bfa8      	it	ge
 80078b8:	2300      	movge	r3, #0
 80078ba:	46a0      	mov	r8, r4
 80078bc:	9312      	str	r3, [sp, #72]	@ 0x48
 80078be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80078c2:	9316      	str	r3, [sp, #88]	@ 0x58
 80078c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078c6:	9805      	ldr	r0, [sp, #20]
 80078c8:	6859      	ldr	r1, [r3, #4]
 80078ca:	f7ff f813 	bl	80068f4 <_Balloc>
 80078ce:	4681      	mov	r9, r0
 80078d0:	2800      	cmp	r0, #0
 80078d2:	f43f aef4 	beq.w	80076be <_strtod_l+0x436>
 80078d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078d8:	300c      	adds	r0, #12
 80078da:	691a      	ldr	r2, [r3, #16]
 80078dc:	f103 010c 	add.w	r1, r3, #12
 80078e0:	3202      	adds	r2, #2
 80078e2:	0092      	lsls	r2, r2, #2
 80078e4:	f7fe f8a5 	bl	8005a32 <memcpy>
 80078e8:	ab1c      	add	r3, sp, #112	@ 0x70
 80078ea:	9301      	str	r3, [sp, #4]
 80078ec:	ab1b      	add	r3, sp, #108	@ 0x6c
 80078ee:	9300      	str	r3, [sp, #0]
 80078f0:	4652      	mov	r2, sl
 80078f2:	465b      	mov	r3, fp
 80078f4:	9805      	ldr	r0, [sp, #20]
 80078f6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80078fa:	f7ff fbd5 	bl	80070a8 <__d2b>
 80078fe:	901a      	str	r0, [sp, #104]	@ 0x68
 8007900:	2800      	cmp	r0, #0
 8007902:	f43f aedc 	beq.w	80076be <_strtod_l+0x436>
 8007906:	2101      	movs	r1, #1
 8007908:	9805      	ldr	r0, [sp, #20]
 800790a:	f7ff f931 	bl	8006b70 <__i2b>
 800790e:	4680      	mov	r8, r0
 8007910:	b948      	cbnz	r0, 8007926 <_strtod_l+0x69e>
 8007912:	f04f 0800 	mov.w	r8, #0
 8007916:	e6d2      	b.n	80076be <_strtod_l+0x436>
 8007918:	f04f 32ff 	mov.w	r2, #4294967295
 800791c:	fa02 f303 	lsl.w	r3, r2, r3
 8007920:	ea03 0a0a 	and.w	sl, r3, sl
 8007924:	e7ae      	b.n	8007884 <_strtod_l+0x5fc>
 8007926:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007928:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800792a:	2d00      	cmp	r5, #0
 800792c:	bfab      	itete	ge
 800792e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007930:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007932:	18ef      	addge	r7, r5, r3
 8007934:	1b5e      	sublt	r6, r3, r5
 8007936:	9b08      	ldr	r3, [sp, #32]
 8007938:	bfa8      	it	ge
 800793a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800793c:	eba5 0503 	sub.w	r5, r5, r3
 8007940:	4415      	add	r5, r2
 8007942:	4b67      	ldr	r3, [pc, #412]	@ (8007ae0 <_strtod_l+0x858>)
 8007944:	f105 35ff 	add.w	r5, r5, #4294967295
 8007948:	bfb8      	it	lt
 800794a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800794c:	429d      	cmp	r5, r3
 800794e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007952:	da50      	bge.n	80079f6 <_strtod_l+0x76e>
 8007954:	1b5b      	subs	r3, r3, r5
 8007956:	2b1f      	cmp	r3, #31
 8007958:	f04f 0101 	mov.w	r1, #1
 800795c:	eba2 0203 	sub.w	r2, r2, r3
 8007960:	dc3d      	bgt.n	80079de <_strtod_l+0x756>
 8007962:	fa01 f303 	lsl.w	r3, r1, r3
 8007966:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007968:	2300      	movs	r3, #0
 800796a:	9310      	str	r3, [sp, #64]	@ 0x40
 800796c:	18bd      	adds	r5, r7, r2
 800796e:	9b08      	ldr	r3, [sp, #32]
 8007970:	42af      	cmp	r7, r5
 8007972:	4416      	add	r6, r2
 8007974:	441e      	add	r6, r3
 8007976:	463b      	mov	r3, r7
 8007978:	bfa8      	it	ge
 800797a:	462b      	movge	r3, r5
 800797c:	42b3      	cmp	r3, r6
 800797e:	bfa8      	it	ge
 8007980:	4633      	movge	r3, r6
 8007982:	2b00      	cmp	r3, #0
 8007984:	bfc2      	ittt	gt
 8007986:	1aed      	subgt	r5, r5, r3
 8007988:	1af6      	subgt	r6, r6, r3
 800798a:	1aff      	subgt	r7, r7, r3
 800798c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800798e:	2b00      	cmp	r3, #0
 8007990:	dd16      	ble.n	80079c0 <_strtod_l+0x738>
 8007992:	4641      	mov	r1, r8
 8007994:	461a      	mov	r2, r3
 8007996:	9805      	ldr	r0, [sp, #20]
 8007998:	f7ff f9a8 	bl	8006cec <__pow5mult>
 800799c:	4680      	mov	r8, r0
 800799e:	2800      	cmp	r0, #0
 80079a0:	d0b7      	beq.n	8007912 <_strtod_l+0x68a>
 80079a2:	4601      	mov	r1, r0
 80079a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80079a6:	9805      	ldr	r0, [sp, #20]
 80079a8:	f7ff f8f8 	bl	8006b9c <__multiply>
 80079ac:	900e      	str	r0, [sp, #56]	@ 0x38
 80079ae:	2800      	cmp	r0, #0
 80079b0:	f43f ae85 	beq.w	80076be <_strtod_l+0x436>
 80079b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80079b6:	9805      	ldr	r0, [sp, #20]
 80079b8:	f7fe ffdc 	bl	8006974 <_Bfree>
 80079bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079be:	931a      	str	r3, [sp, #104]	@ 0x68
 80079c0:	2d00      	cmp	r5, #0
 80079c2:	dc1d      	bgt.n	8007a00 <_strtod_l+0x778>
 80079c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	dd23      	ble.n	8007a12 <_strtod_l+0x78a>
 80079ca:	4649      	mov	r1, r9
 80079cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80079ce:	9805      	ldr	r0, [sp, #20]
 80079d0:	f7ff f98c 	bl	8006cec <__pow5mult>
 80079d4:	4681      	mov	r9, r0
 80079d6:	b9e0      	cbnz	r0, 8007a12 <_strtod_l+0x78a>
 80079d8:	f04f 0900 	mov.w	r9, #0
 80079dc:	e66f      	b.n	80076be <_strtod_l+0x436>
 80079de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80079e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80079e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80079ea:	35e2      	adds	r5, #226	@ 0xe2
 80079ec:	fa01 f305 	lsl.w	r3, r1, r5
 80079f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80079f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80079f4:	e7ba      	b.n	800796c <_strtod_l+0x6e4>
 80079f6:	2300      	movs	r3, #0
 80079f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80079fa:	2301      	movs	r3, #1
 80079fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079fe:	e7b5      	b.n	800796c <_strtod_l+0x6e4>
 8007a00:	462a      	mov	r2, r5
 8007a02:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a04:	9805      	ldr	r0, [sp, #20]
 8007a06:	f7ff f9cb 	bl	8006da0 <__lshift>
 8007a0a:	901a      	str	r0, [sp, #104]	@ 0x68
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	d1d9      	bne.n	80079c4 <_strtod_l+0x73c>
 8007a10:	e655      	b.n	80076be <_strtod_l+0x436>
 8007a12:	2e00      	cmp	r6, #0
 8007a14:	dd07      	ble.n	8007a26 <_strtod_l+0x79e>
 8007a16:	4649      	mov	r1, r9
 8007a18:	4632      	mov	r2, r6
 8007a1a:	9805      	ldr	r0, [sp, #20]
 8007a1c:	f7ff f9c0 	bl	8006da0 <__lshift>
 8007a20:	4681      	mov	r9, r0
 8007a22:	2800      	cmp	r0, #0
 8007a24:	d0d8      	beq.n	80079d8 <_strtod_l+0x750>
 8007a26:	2f00      	cmp	r7, #0
 8007a28:	dd08      	ble.n	8007a3c <_strtod_l+0x7b4>
 8007a2a:	4641      	mov	r1, r8
 8007a2c:	463a      	mov	r2, r7
 8007a2e:	9805      	ldr	r0, [sp, #20]
 8007a30:	f7ff f9b6 	bl	8006da0 <__lshift>
 8007a34:	4680      	mov	r8, r0
 8007a36:	2800      	cmp	r0, #0
 8007a38:	f43f ae41 	beq.w	80076be <_strtod_l+0x436>
 8007a3c:	464a      	mov	r2, r9
 8007a3e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a40:	9805      	ldr	r0, [sp, #20]
 8007a42:	f7ff fa35 	bl	8006eb0 <__mdiff>
 8007a46:	4604      	mov	r4, r0
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	f43f ae38 	beq.w	80076be <_strtod_l+0x436>
 8007a4e:	68c3      	ldr	r3, [r0, #12]
 8007a50:	4641      	mov	r1, r8
 8007a52:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007a54:	2300      	movs	r3, #0
 8007a56:	60c3      	str	r3, [r0, #12]
 8007a58:	f7ff fa0e 	bl	8006e78 <__mcmp>
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	da45      	bge.n	8007aec <_strtod_l+0x864>
 8007a60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a62:	ea53 030a 	orrs.w	r3, r3, sl
 8007a66:	d16b      	bne.n	8007b40 <_strtod_l+0x8b8>
 8007a68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d167      	bne.n	8007b40 <_strtod_l+0x8b8>
 8007a70:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007a74:	0d1b      	lsrs	r3, r3, #20
 8007a76:	051b      	lsls	r3, r3, #20
 8007a78:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007a7c:	d960      	bls.n	8007b40 <_strtod_l+0x8b8>
 8007a7e:	6963      	ldr	r3, [r4, #20]
 8007a80:	b913      	cbnz	r3, 8007a88 <_strtod_l+0x800>
 8007a82:	6923      	ldr	r3, [r4, #16]
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	dd5b      	ble.n	8007b40 <_strtod_l+0x8b8>
 8007a88:	4621      	mov	r1, r4
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	9805      	ldr	r0, [sp, #20]
 8007a8e:	f7ff f987 	bl	8006da0 <__lshift>
 8007a92:	4641      	mov	r1, r8
 8007a94:	4604      	mov	r4, r0
 8007a96:	f7ff f9ef 	bl	8006e78 <__mcmp>
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	dd50      	ble.n	8007b40 <_strtod_l+0x8b8>
 8007a9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007aa2:	9a08      	ldr	r2, [sp, #32]
 8007aa4:	0d1b      	lsrs	r3, r3, #20
 8007aa6:	051b      	lsls	r3, r3, #20
 8007aa8:	2a00      	cmp	r2, #0
 8007aaa:	d06a      	beq.n	8007b82 <_strtod_l+0x8fa>
 8007aac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007ab0:	d867      	bhi.n	8007b82 <_strtod_l+0x8fa>
 8007ab2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007ab6:	f67f ae98 	bls.w	80077ea <_strtod_l+0x562>
 8007aba:	4650      	mov	r0, sl
 8007abc:	4659      	mov	r1, fp
 8007abe:	4b09      	ldr	r3, [pc, #36]	@ (8007ae4 <_strtod_l+0x85c>)
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f7f8 fd09 	bl	80004d8 <__aeabi_dmul>
 8007ac6:	4b08      	ldr	r3, [pc, #32]	@ (8007ae8 <_strtod_l+0x860>)
 8007ac8:	4682      	mov	sl, r0
 8007aca:	400b      	ands	r3, r1
 8007acc:	468b      	mov	fp, r1
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f47f ae00 	bne.w	80076d4 <_strtod_l+0x44c>
 8007ad4:	2322      	movs	r3, #34	@ 0x22
 8007ad6:	9a05      	ldr	r2, [sp, #20]
 8007ad8:	6013      	str	r3, [r2, #0]
 8007ada:	e5fb      	b.n	80076d4 <_strtod_l+0x44c>
 8007adc:	0800b020 	.word	0x0800b020
 8007ae0:	fffffc02 	.word	0xfffffc02
 8007ae4:	39500000 	.word	0x39500000
 8007ae8:	7ff00000 	.word	0x7ff00000
 8007aec:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007af0:	d165      	bne.n	8007bbe <_strtod_l+0x936>
 8007af2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007af4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007af8:	b35a      	cbz	r2, 8007b52 <_strtod_l+0x8ca>
 8007afa:	4a99      	ldr	r2, [pc, #612]	@ (8007d60 <_strtod_l+0xad8>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d12b      	bne.n	8007b58 <_strtod_l+0x8d0>
 8007b00:	9b08      	ldr	r3, [sp, #32]
 8007b02:	4651      	mov	r1, sl
 8007b04:	b303      	cbz	r3, 8007b48 <_strtod_l+0x8c0>
 8007b06:	465a      	mov	r2, fp
 8007b08:	4b96      	ldr	r3, [pc, #600]	@ (8007d64 <_strtod_l+0xadc>)
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007b10:	f04f 32ff 	mov.w	r2, #4294967295
 8007b14:	d81b      	bhi.n	8007b4e <_strtod_l+0x8c6>
 8007b16:	0d1b      	lsrs	r3, r3, #20
 8007b18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b20:	4299      	cmp	r1, r3
 8007b22:	d119      	bne.n	8007b58 <_strtod_l+0x8d0>
 8007b24:	4b90      	ldr	r3, [pc, #576]	@ (8007d68 <_strtod_l+0xae0>)
 8007b26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d102      	bne.n	8007b32 <_strtod_l+0x8aa>
 8007b2c:	3101      	adds	r1, #1
 8007b2e:	f43f adc6 	beq.w	80076be <_strtod_l+0x436>
 8007b32:	f04f 0a00 	mov.w	sl, #0
 8007b36:	4b8b      	ldr	r3, [pc, #556]	@ (8007d64 <_strtod_l+0xadc>)
 8007b38:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b3a:	401a      	ands	r2, r3
 8007b3c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007b40:	9b08      	ldr	r3, [sp, #32]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d1b9      	bne.n	8007aba <_strtod_l+0x832>
 8007b46:	e5c5      	b.n	80076d4 <_strtod_l+0x44c>
 8007b48:	f04f 33ff 	mov.w	r3, #4294967295
 8007b4c:	e7e8      	b.n	8007b20 <_strtod_l+0x898>
 8007b4e:	4613      	mov	r3, r2
 8007b50:	e7e6      	b.n	8007b20 <_strtod_l+0x898>
 8007b52:	ea53 030a 	orrs.w	r3, r3, sl
 8007b56:	d0a2      	beq.n	8007a9e <_strtod_l+0x816>
 8007b58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007b5a:	b1db      	cbz	r3, 8007b94 <_strtod_l+0x90c>
 8007b5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b5e:	4213      	tst	r3, r2
 8007b60:	d0ee      	beq.n	8007b40 <_strtod_l+0x8b8>
 8007b62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b64:	4650      	mov	r0, sl
 8007b66:	4659      	mov	r1, fp
 8007b68:	9a08      	ldr	r2, [sp, #32]
 8007b6a:	b1bb      	cbz	r3, 8007b9c <_strtod_l+0x914>
 8007b6c:	f7ff fb68 	bl	8007240 <sulp>
 8007b70:	4602      	mov	r2, r0
 8007b72:	460b      	mov	r3, r1
 8007b74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b78:	f7f8 faf8 	bl	800016c <__adddf3>
 8007b7c:	4682      	mov	sl, r0
 8007b7e:	468b      	mov	fp, r1
 8007b80:	e7de      	b.n	8007b40 <_strtod_l+0x8b8>
 8007b82:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007b86:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007b8a:	f04f 3aff 	mov.w	sl, #4294967295
 8007b8e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007b92:	e7d5      	b.n	8007b40 <_strtod_l+0x8b8>
 8007b94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b96:	ea13 0f0a 	tst.w	r3, sl
 8007b9a:	e7e1      	b.n	8007b60 <_strtod_l+0x8d8>
 8007b9c:	f7ff fb50 	bl	8007240 <sulp>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	460b      	mov	r3, r1
 8007ba4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ba8:	f7f8 fade 	bl	8000168 <__aeabi_dsub>
 8007bac:	2200      	movs	r2, #0
 8007bae:	2300      	movs	r3, #0
 8007bb0:	4682      	mov	sl, r0
 8007bb2:	468b      	mov	fp, r1
 8007bb4:	f7f8 fef8 	bl	80009a8 <__aeabi_dcmpeq>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	d0c1      	beq.n	8007b40 <_strtod_l+0x8b8>
 8007bbc:	e615      	b.n	80077ea <_strtod_l+0x562>
 8007bbe:	4641      	mov	r1, r8
 8007bc0:	4620      	mov	r0, r4
 8007bc2:	f7ff fac9 	bl	8007158 <__ratio>
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007bcc:	4606      	mov	r6, r0
 8007bce:	460f      	mov	r7, r1
 8007bd0:	f7f8 fefe 	bl	80009d0 <__aeabi_dcmple>
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	d06d      	beq.n	8007cb4 <_strtod_l+0xa2c>
 8007bd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d178      	bne.n	8007cd0 <_strtod_l+0xa48>
 8007bde:	f1ba 0f00 	cmp.w	sl, #0
 8007be2:	d156      	bne.n	8007c92 <_strtod_l+0xa0a>
 8007be4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007be6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d158      	bne.n	8007ca0 <_strtod_l+0xa18>
 8007bee:	2200      	movs	r2, #0
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	4639      	mov	r1, r7
 8007bf4:	4b5d      	ldr	r3, [pc, #372]	@ (8007d6c <_strtod_l+0xae4>)
 8007bf6:	f7f8 fee1 	bl	80009bc <__aeabi_dcmplt>
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	d157      	bne.n	8007cae <_strtod_l+0xa26>
 8007bfe:	4630      	mov	r0, r6
 8007c00:	4639      	mov	r1, r7
 8007c02:	2200      	movs	r2, #0
 8007c04:	4b5a      	ldr	r3, [pc, #360]	@ (8007d70 <_strtod_l+0xae8>)
 8007c06:	f7f8 fc67 	bl	80004d8 <__aeabi_dmul>
 8007c0a:	4606      	mov	r6, r0
 8007c0c:	460f      	mov	r7, r1
 8007c0e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007c12:	9606      	str	r6, [sp, #24]
 8007c14:	9307      	str	r3, [sp, #28]
 8007c16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c1a:	4d52      	ldr	r5, [pc, #328]	@ (8007d64 <_strtod_l+0xadc>)
 8007c1c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007c20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c22:	401d      	ands	r5, r3
 8007c24:	4b53      	ldr	r3, [pc, #332]	@ (8007d74 <_strtod_l+0xaec>)
 8007c26:	429d      	cmp	r5, r3
 8007c28:	f040 80aa 	bne.w	8007d80 <_strtod_l+0xaf8>
 8007c2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c2e:	4650      	mov	r0, sl
 8007c30:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007c34:	4659      	mov	r1, fp
 8007c36:	f7ff f9cf 	bl	8006fd8 <__ulp>
 8007c3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c3e:	f7f8 fc4b 	bl	80004d8 <__aeabi_dmul>
 8007c42:	4652      	mov	r2, sl
 8007c44:	465b      	mov	r3, fp
 8007c46:	f7f8 fa91 	bl	800016c <__adddf3>
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	4945      	ldr	r1, [pc, #276]	@ (8007d64 <_strtod_l+0xadc>)
 8007c4e:	4a4a      	ldr	r2, [pc, #296]	@ (8007d78 <_strtod_l+0xaf0>)
 8007c50:	4019      	ands	r1, r3
 8007c52:	4291      	cmp	r1, r2
 8007c54:	4682      	mov	sl, r0
 8007c56:	d942      	bls.n	8007cde <_strtod_l+0xa56>
 8007c58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007c5a:	4b43      	ldr	r3, [pc, #268]	@ (8007d68 <_strtod_l+0xae0>)
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d103      	bne.n	8007c68 <_strtod_l+0x9e0>
 8007c60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c62:	3301      	adds	r3, #1
 8007c64:	f43f ad2b 	beq.w	80076be <_strtod_l+0x436>
 8007c68:	f04f 3aff 	mov.w	sl, #4294967295
 8007c6c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8007d68 <_strtod_l+0xae0>
 8007c70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c72:	9805      	ldr	r0, [sp, #20]
 8007c74:	f7fe fe7e 	bl	8006974 <_Bfree>
 8007c78:	4649      	mov	r1, r9
 8007c7a:	9805      	ldr	r0, [sp, #20]
 8007c7c:	f7fe fe7a 	bl	8006974 <_Bfree>
 8007c80:	4641      	mov	r1, r8
 8007c82:	9805      	ldr	r0, [sp, #20]
 8007c84:	f7fe fe76 	bl	8006974 <_Bfree>
 8007c88:	4621      	mov	r1, r4
 8007c8a:	9805      	ldr	r0, [sp, #20]
 8007c8c:	f7fe fe72 	bl	8006974 <_Bfree>
 8007c90:	e618      	b.n	80078c4 <_strtod_l+0x63c>
 8007c92:	f1ba 0f01 	cmp.w	sl, #1
 8007c96:	d103      	bne.n	8007ca0 <_strtod_l+0xa18>
 8007c98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f43f ada5 	beq.w	80077ea <_strtod_l+0x562>
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	4b36      	ldr	r3, [pc, #216]	@ (8007d7c <_strtod_l+0xaf4>)
 8007ca4:	2600      	movs	r6, #0
 8007ca6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007caa:	4f30      	ldr	r7, [pc, #192]	@ (8007d6c <_strtod_l+0xae4>)
 8007cac:	e7b3      	b.n	8007c16 <_strtod_l+0x98e>
 8007cae:	2600      	movs	r6, #0
 8007cb0:	4f2f      	ldr	r7, [pc, #188]	@ (8007d70 <_strtod_l+0xae8>)
 8007cb2:	e7ac      	b.n	8007c0e <_strtod_l+0x986>
 8007cb4:	4630      	mov	r0, r6
 8007cb6:	4639      	mov	r1, r7
 8007cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8007d70 <_strtod_l+0xae8>)
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f7f8 fc0c 	bl	80004d8 <__aeabi_dmul>
 8007cc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cc2:	4606      	mov	r6, r0
 8007cc4:	460f      	mov	r7, r1
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d0a1      	beq.n	8007c0e <_strtod_l+0x986>
 8007cca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007cce:	e7a2      	b.n	8007c16 <_strtod_l+0x98e>
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	4b26      	ldr	r3, [pc, #152]	@ (8007d6c <_strtod_l+0xae4>)
 8007cd4:	4616      	mov	r6, r2
 8007cd6:	461f      	mov	r7, r3
 8007cd8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007cdc:	e79b      	b.n	8007c16 <_strtod_l+0x98e>
 8007cde:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007ce2:	9b08      	ldr	r3, [sp, #32]
 8007ce4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d1c1      	bne.n	8007c70 <_strtod_l+0x9e8>
 8007cec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007cf0:	0d1b      	lsrs	r3, r3, #20
 8007cf2:	051b      	lsls	r3, r3, #20
 8007cf4:	429d      	cmp	r5, r3
 8007cf6:	d1bb      	bne.n	8007c70 <_strtod_l+0x9e8>
 8007cf8:	4630      	mov	r0, r6
 8007cfa:	4639      	mov	r1, r7
 8007cfc:	f7f9 fa3e 	bl	800117c <__aeabi_d2lz>
 8007d00:	f7f8 fbbc 	bl	800047c <__aeabi_l2d>
 8007d04:	4602      	mov	r2, r0
 8007d06:	460b      	mov	r3, r1
 8007d08:	4630      	mov	r0, r6
 8007d0a:	4639      	mov	r1, r7
 8007d0c:	f7f8 fa2c 	bl	8000168 <__aeabi_dsub>
 8007d10:	460b      	mov	r3, r1
 8007d12:	4602      	mov	r2, r0
 8007d14:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007d18:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007d1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d1e:	ea46 060a 	orr.w	r6, r6, sl
 8007d22:	431e      	orrs	r6, r3
 8007d24:	d069      	beq.n	8007dfa <_strtod_l+0xb72>
 8007d26:	a30a      	add	r3, pc, #40	@ (adr r3, 8007d50 <_strtod_l+0xac8>)
 8007d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2c:	f7f8 fe46 	bl	80009bc <__aeabi_dcmplt>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	f47f accf 	bne.w	80076d4 <_strtod_l+0x44c>
 8007d36:	a308      	add	r3, pc, #32	@ (adr r3, 8007d58 <_strtod_l+0xad0>)
 8007d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d40:	f7f8 fe5a 	bl	80009f8 <__aeabi_dcmpgt>
 8007d44:	2800      	cmp	r0, #0
 8007d46:	d093      	beq.n	8007c70 <_strtod_l+0x9e8>
 8007d48:	e4c4      	b.n	80076d4 <_strtod_l+0x44c>
 8007d4a:	bf00      	nop
 8007d4c:	f3af 8000 	nop.w
 8007d50:	94a03595 	.word	0x94a03595
 8007d54:	3fdfffff 	.word	0x3fdfffff
 8007d58:	35afe535 	.word	0x35afe535
 8007d5c:	3fe00000 	.word	0x3fe00000
 8007d60:	000fffff 	.word	0x000fffff
 8007d64:	7ff00000 	.word	0x7ff00000
 8007d68:	7fefffff 	.word	0x7fefffff
 8007d6c:	3ff00000 	.word	0x3ff00000
 8007d70:	3fe00000 	.word	0x3fe00000
 8007d74:	7fe00000 	.word	0x7fe00000
 8007d78:	7c9fffff 	.word	0x7c9fffff
 8007d7c:	bff00000 	.word	0xbff00000
 8007d80:	9b08      	ldr	r3, [sp, #32]
 8007d82:	b323      	cbz	r3, 8007dce <_strtod_l+0xb46>
 8007d84:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007d88:	d821      	bhi.n	8007dce <_strtod_l+0xb46>
 8007d8a:	a327      	add	r3, pc, #156	@ (adr r3, 8007e28 <_strtod_l+0xba0>)
 8007d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d90:	4630      	mov	r0, r6
 8007d92:	4639      	mov	r1, r7
 8007d94:	f7f8 fe1c 	bl	80009d0 <__aeabi_dcmple>
 8007d98:	b1a0      	cbz	r0, 8007dc4 <_strtod_l+0xb3c>
 8007d9a:	4639      	mov	r1, r7
 8007d9c:	4630      	mov	r0, r6
 8007d9e:	f7f8 fe73 	bl	8000a88 <__aeabi_d2uiz>
 8007da2:	2801      	cmp	r0, #1
 8007da4:	bf38      	it	cc
 8007da6:	2001      	movcc	r0, #1
 8007da8:	f7f8 fb1c 	bl	80003e4 <__aeabi_ui2d>
 8007dac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dae:	4606      	mov	r6, r0
 8007db0:	460f      	mov	r7, r1
 8007db2:	b9fb      	cbnz	r3, 8007df4 <_strtod_l+0xb6c>
 8007db4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007db8:	9014      	str	r0, [sp, #80]	@ 0x50
 8007dba:	9315      	str	r3, [sp, #84]	@ 0x54
 8007dbc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007dc0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007dc4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007dc6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007dca:	1b5b      	subs	r3, r3, r5
 8007dcc:	9311      	str	r3, [sp, #68]	@ 0x44
 8007dce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007dd2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007dd6:	f7ff f8ff 	bl	8006fd8 <__ulp>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	460b      	mov	r3, r1
 8007dde:	4650      	mov	r0, sl
 8007de0:	4659      	mov	r1, fp
 8007de2:	f7f8 fb79 	bl	80004d8 <__aeabi_dmul>
 8007de6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007dea:	f7f8 f9bf 	bl	800016c <__adddf3>
 8007dee:	4682      	mov	sl, r0
 8007df0:	468b      	mov	fp, r1
 8007df2:	e776      	b.n	8007ce2 <_strtod_l+0xa5a>
 8007df4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007df8:	e7e0      	b.n	8007dbc <_strtod_l+0xb34>
 8007dfa:	a30d      	add	r3, pc, #52	@ (adr r3, 8007e30 <_strtod_l+0xba8>)
 8007dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e00:	f7f8 fddc 	bl	80009bc <__aeabi_dcmplt>
 8007e04:	e79e      	b.n	8007d44 <_strtod_l+0xabc>
 8007e06:	2300      	movs	r3, #0
 8007e08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e0c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007e0e:	6013      	str	r3, [r2, #0]
 8007e10:	f7ff ba77 	b.w	8007302 <_strtod_l+0x7a>
 8007e14:	2a65      	cmp	r2, #101	@ 0x65
 8007e16:	f43f ab6e 	beq.w	80074f6 <_strtod_l+0x26e>
 8007e1a:	2a45      	cmp	r2, #69	@ 0x45
 8007e1c:	f43f ab6b 	beq.w	80074f6 <_strtod_l+0x26e>
 8007e20:	2301      	movs	r3, #1
 8007e22:	f7ff bba6 	b.w	8007572 <_strtod_l+0x2ea>
 8007e26:	bf00      	nop
 8007e28:	ffc00000 	.word	0xffc00000
 8007e2c:	41dfffff 	.word	0x41dfffff
 8007e30:	94a03595 	.word	0x94a03595
 8007e34:	3fcfffff 	.word	0x3fcfffff

08007e38 <_strtod_r>:
 8007e38:	4b01      	ldr	r3, [pc, #4]	@ (8007e40 <_strtod_r+0x8>)
 8007e3a:	f7ff ba25 	b.w	8007288 <_strtod_l>
 8007e3e:	bf00      	nop
 8007e40:	2000008c 	.word	0x2000008c

08007e44 <_strtol_l.constprop.0>:
 8007e44:	2b24      	cmp	r3, #36	@ 0x24
 8007e46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e4a:	4686      	mov	lr, r0
 8007e4c:	4690      	mov	r8, r2
 8007e4e:	d801      	bhi.n	8007e54 <_strtol_l.constprop.0+0x10>
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d106      	bne.n	8007e62 <_strtol_l.constprop.0+0x1e>
 8007e54:	f7fd fdb2 	bl	80059bc <__errno>
 8007e58:	2316      	movs	r3, #22
 8007e5a:	6003      	str	r3, [r0, #0]
 8007e5c:	2000      	movs	r0, #0
 8007e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e62:	460d      	mov	r5, r1
 8007e64:	4833      	ldr	r0, [pc, #204]	@ (8007f34 <_strtol_l.constprop.0+0xf0>)
 8007e66:	462a      	mov	r2, r5
 8007e68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e6c:	5d06      	ldrb	r6, [r0, r4]
 8007e6e:	f016 0608 	ands.w	r6, r6, #8
 8007e72:	d1f8      	bne.n	8007e66 <_strtol_l.constprop.0+0x22>
 8007e74:	2c2d      	cmp	r4, #45	@ 0x2d
 8007e76:	d12d      	bne.n	8007ed4 <_strtol_l.constprop.0+0x90>
 8007e78:	2601      	movs	r6, #1
 8007e7a:	782c      	ldrb	r4, [r5, #0]
 8007e7c:	1c95      	adds	r5, r2, #2
 8007e7e:	f033 0210 	bics.w	r2, r3, #16
 8007e82:	d109      	bne.n	8007e98 <_strtol_l.constprop.0+0x54>
 8007e84:	2c30      	cmp	r4, #48	@ 0x30
 8007e86:	d12a      	bne.n	8007ede <_strtol_l.constprop.0+0x9a>
 8007e88:	782a      	ldrb	r2, [r5, #0]
 8007e8a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007e8e:	2a58      	cmp	r2, #88	@ 0x58
 8007e90:	d125      	bne.n	8007ede <_strtol_l.constprop.0+0x9a>
 8007e92:	2310      	movs	r3, #16
 8007e94:	786c      	ldrb	r4, [r5, #1]
 8007e96:	3502      	adds	r5, #2
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007e9e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007ea2:	fbbc f9f3 	udiv	r9, ip, r3
 8007ea6:	4610      	mov	r0, r2
 8007ea8:	fb03 ca19 	mls	sl, r3, r9, ip
 8007eac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007eb0:	2f09      	cmp	r7, #9
 8007eb2:	d81b      	bhi.n	8007eec <_strtol_l.constprop.0+0xa8>
 8007eb4:	463c      	mov	r4, r7
 8007eb6:	42a3      	cmp	r3, r4
 8007eb8:	dd27      	ble.n	8007f0a <_strtol_l.constprop.0+0xc6>
 8007eba:	1c57      	adds	r7, r2, #1
 8007ebc:	d007      	beq.n	8007ece <_strtol_l.constprop.0+0x8a>
 8007ebe:	4581      	cmp	r9, r0
 8007ec0:	d320      	bcc.n	8007f04 <_strtol_l.constprop.0+0xc0>
 8007ec2:	d101      	bne.n	8007ec8 <_strtol_l.constprop.0+0x84>
 8007ec4:	45a2      	cmp	sl, r4
 8007ec6:	db1d      	blt.n	8007f04 <_strtol_l.constprop.0+0xc0>
 8007ec8:	2201      	movs	r2, #1
 8007eca:	fb00 4003 	mla	r0, r0, r3, r4
 8007ece:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ed2:	e7eb      	b.n	8007eac <_strtol_l.constprop.0+0x68>
 8007ed4:	2c2b      	cmp	r4, #43	@ 0x2b
 8007ed6:	bf04      	itt	eq
 8007ed8:	782c      	ldrbeq	r4, [r5, #0]
 8007eda:	1c95      	addeq	r5, r2, #2
 8007edc:	e7cf      	b.n	8007e7e <_strtol_l.constprop.0+0x3a>
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1da      	bne.n	8007e98 <_strtol_l.constprop.0+0x54>
 8007ee2:	2c30      	cmp	r4, #48	@ 0x30
 8007ee4:	bf0c      	ite	eq
 8007ee6:	2308      	moveq	r3, #8
 8007ee8:	230a      	movne	r3, #10
 8007eea:	e7d5      	b.n	8007e98 <_strtol_l.constprop.0+0x54>
 8007eec:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007ef0:	2f19      	cmp	r7, #25
 8007ef2:	d801      	bhi.n	8007ef8 <_strtol_l.constprop.0+0xb4>
 8007ef4:	3c37      	subs	r4, #55	@ 0x37
 8007ef6:	e7de      	b.n	8007eb6 <_strtol_l.constprop.0+0x72>
 8007ef8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007efc:	2f19      	cmp	r7, #25
 8007efe:	d804      	bhi.n	8007f0a <_strtol_l.constprop.0+0xc6>
 8007f00:	3c57      	subs	r4, #87	@ 0x57
 8007f02:	e7d8      	b.n	8007eb6 <_strtol_l.constprop.0+0x72>
 8007f04:	f04f 32ff 	mov.w	r2, #4294967295
 8007f08:	e7e1      	b.n	8007ece <_strtol_l.constprop.0+0x8a>
 8007f0a:	1c53      	adds	r3, r2, #1
 8007f0c:	d108      	bne.n	8007f20 <_strtol_l.constprop.0+0xdc>
 8007f0e:	2322      	movs	r3, #34	@ 0x22
 8007f10:	4660      	mov	r0, ip
 8007f12:	f8ce 3000 	str.w	r3, [lr]
 8007f16:	f1b8 0f00 	cmp.w	r8, #0
 8007f1a:	d0a0      	beq.n	8007e5e <_strtol_l.constprop.0+0x1a>
 8007f1c:	1e69      	subs	r1, r5, #1
 8007f1e:	e006      	b.n	8007f2e <_strtol_l.constprop.0+0xea>
 8007f20:	b106      	cbz	r6, 8007f24 <_strtol_l.constprop.0+0xe0>
 8007f22:	4240      	negs	r0, r0
 8007f24:	f1b8 0f00 	cmp.w	r8, #0
 8007f28:	d099      	beq.n	8007e5e <_strtol_l.constprop.0+0x1a>
 8007f2a:	2a00      	cmp	r2, #0
 8007f2c:	d1f6      	bne.n	8007f1c <_strtol_l.constprop.0+0xd8>
 8007f2e:	f8c8 1000 	str.w	r1, [r8]
 8007f32:	e794      	b.n	8007e5e <_strtol_l.constprop.0+0x1a>
 8007f34:	0800b049 	.word	0x0800b049

08007f38 <_strtol_r>:
 8007f38:	f7ff bf84 	b.w	8007e44 <_strtol_l.constprop.0>

08007f3c <__ssputs_r>:
 8007f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f40:	461f      	mov	r7, r3
 8007f42:	688e      	ldr	r6, [r1, #8]
 8007f44:	4682      	mov	sl, r0
 8007f46:	42be      	cmp	r6, r7
 8007f48:	460c      	mov	r4, r1
 8007f4a:	4690      	mov	r8, r2
 8007f4c:	680b      	ldr	r3, [r1, #0]
 8007f4e:	d82d      	bhi.n	8007fac <__ssputs_r+0x70>
 8007f50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007f58:	d026      	beq.n	8007fa8 <__ssputs_r+0x6c>
 8007f5a:	6965      	ldr	r5, [r4, #20]
 8007f5c:	6909      	ldr	r1, [r1, #16]
 8007f5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f62:	eba3 0901 	sub.w	r9, r3, r1
 8007f66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f6a:	1c7b      	adds	r3, r7, #1
 8007f6c:	444b      	add	r3, r9
 8007f6e:	106d      	asrs	r5, r5, #1
 8007f70:	429d      	cmp	r5, r3
 8007f72:	bf38      	it	cc
 8007f74:	461d      	movcc	r5, r3
 8007f76:	0553      	lsls	r3, r2, #21
 8007f78:	d527      	bpl.n	8007fca <__ssputs_r+0x8e>
 8007f7a:	4629      	mov	r1, r5
 8007f7c:	f7fe fc2e 	bl	80067dc <_malloc_r>
 8007f80:	4606      	mov	r6, r0
 8007f82:	b360      	cbz	r0, 8007fde <__ssputs_r+0xa2>
 8007f84:	464a      	mov	r2, r9
 8007f86:	6921      	ldr	r1, [r4, #16]
 8007f88:	f7fd fd53 	bl	8005a32 <memcpy>
 8007f8c:	89a3      	ldrh	r3, [r4, #12]
 8007f8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007f92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f96:	81a3      	strh	r3, [r4, #12]
 8007f98:	6126      	str	r6, [r4, #16]
 8007f9a:	444e      	add	r6, r9
 8007f9c:	6026      	str	r6, [r4, #0]
 8007f9e:	463e      	mov	r6, r7
 8007fa0:	6165      	str	r5, [r4, #20]
 8007fa2:	eba5 0509 	sub.w	r5, r5, r9
 8007fa6:	60a5      	str	r5, [r4, #8]
 8007fa8:	42be      	cmp	r6, r7
 8007faa:	d900      	bls.n	8007fae <__ssputs_r+0x72>
 8007fac:	463e      	mov	r6, r7
 8007fae:	4632      	mov	r2, r6
 8007fb0:	4641      	mov	r1, r8
 8007fb2:	6820      	ldr	r0, [r4, #0]
 8007fb4:	f000 fb63 	bl	800867e <memmove>
 8007fb8:	2000      	movs	r0, #0
 8007fba:	68a3      	ldr	r3, [r4, #8]
 8007fbc:	1b9b      	subs	r3, r3, r6
 8007fbe:	60a3      	str	r3, [r4, #8]
 8007fc0:	6823      	ldr	r3, [r4, #0]
 8007fc2:	4433      	add	r3, r6
 8007fc4:	6023      	str	r3, [r4, #0]
 8007fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fca:	462a      	mov	r2, r5
 8007fcc:	f000 ff39 	bl	8008e42 <_realloc_r>
 8007fd0:	4606      	mov	r6, r0
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	d1e0      	bne.n	8007f98 <__ssputs_r+0x5c>
 8007fd6:	4650      	mov	r0, sl
 8007fd8:	6921      	ldr	r1, [r4, #16]
 8007fda:	f7fe fb8d 	bl	80066f8 <_free_r>
 8007fde:	230c      	movs	r3, #12
 8007fe0:	f8ca 3000 	str.w	r3, [sl]
 8007fe4:	89a3      	ldrh	r3, [r4, #12]
 8007fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8007fea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fee:	81a3      	strh	r3, [r4, #12]
 8007ff0:	e7e9      	b.n	8007fc6 <__ssputs_r+0x8a>
	...

08007ff4 <_svfiprintf_r>:
 8007ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ff8:	4698      	mov	r8, r3
 8007ffa:	898b      	ldrh	r3, [r1, #12]
 8007ffc:	4607      	mov	r7, r0
 8007ffe:	061b      	lsls	r3, r3, #24
 8008000:	460d      	mov	r5, r1
 8008002:	4614      	mov	r4, r2
 8008004:	b09d      	sub	sp, #116	@ 0x74
 8008006:	d510      	bpl.n	800802a <_svfiprintf_r+0x36>
 8008008:	690b      	ldr	r3, [r1, #16]
 800800a:	b973      	cbnz	r3, 800802a <_svfiprintf_r+0x36>
 800800c:	2140      	movs	r1, #64	@ 0x40
 800800e:	f7fe fbe5 	bl	80067dc <_malloc_r>
 8008012:	6028      	str	r0, [r5, #0]
 8008014:	6128      	str	r0, [r5, #16]
 8008016:	b930      	cbnz	r0, 8008026 <_svfiprintf_r+0x32>
 8008018:	230c      	movs	r3, #12
 800801a:	603b      	str	r3, [r7, #0]
 800801c:	f04f 30ff 	mov.w	r0, #4294967295
 8008020:	b01d      	add	sp, #116	@ 0x74
 8008022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008026:	2340      	movs	r3, #64	@ 0x40
 8008028:	616b      	str	r3, [r5, #20]
 800802a:	2300      	movs	r3, #0
 800802c:	9309      	str	r3, [sp, #36]	@ 0x24
 800802e:	2320      	movs	r3, #32
 8008030:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008034:	2330      	movs	r3, #48	@ 0x30
 8008036:	f04f 0901 	mov.w	r9, #1
 800803a:	f8cd 800c 	str.w	r8, [sp, #12]
 800803e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80081d8 <_svfiprintf_r+0x1e4>
 8008042:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008046:	4623      	mov	r3, r4
 8008048:	469a      	mov	sl, r3
 800804a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800804e:	b10a      	cbz	r2, 8008054 <_svfiprintf_r+0x60>
 8008050:	2a25      	cmp	r2, #37	@ 0x25
 8008052:	d1f9      	bne.n	8008048 <_svfiprintf_r+0x54>
 8008054:	ebba 0b04 	subs.w	fp, sl, r4
 8008058:	d00b      	beq.n	8008072 <_svfiprintf_r+0x7e>
 800805a:	465b      	mov	r3, fp
 800805c:	4622      	mov	r2, r4
 800805e:	4629      	mov	r1, r5
 8008060:	4638      	mov	r0, r7
 8008062:	f7ff ff6b 	bl	8007f3c <__ssputs_r>
 8008066:	3001      	adds	r0, #1
 8008068:	f000 80a7 	beq.w	80081ba <_svfiprintf_r+0x1c6>
 800806c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800806e:	445a      	add	r2, fp
 8008070:	9209      	str	r2, [sp, #36]	@ 0x24
 8008072:	f89a 3000 	ldrb.w	r3, [sl]
 8008076:	2b00      	cmp	r3, #0
 8008078:	f000 809f 	beq.w	80081ba <_svfiprintf_r+0x1c6>
 800807c:	2300      	movs	r3, #0
 800807e:	f04f 32ff 	mov.w	r2, #4294967295
 8008082:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008086:	f10a 0a01 	add.w	sl, sl, #1
 800808a:	9304      	str	r3, [sp, #16]
 800808c:	9307      	str	r3, [sp, #28]
 800808e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008092:	931a      	str	r3, [sp, #104]	@ 0x68
 8008094:	4654      	mov	r4, sl
 8008096:	2205      	movs	r2, #5
 8008098:	f814 1b01 	ldrb.w	r1, [r4], #1
 800809c:	484e      	ldr	r0, [pc, #312]	@ (80081d8 <_svfiprintf_r+0x1e4>)
 800809e:	f7fd fcba 	bl	8005a16 <memchr>
 80080a2:	9a04      	ldr	r2, [sp, #16]
 80080a4:	b9d8      	cbnz	r0, 80080de <_svfiprintf_r+0xea>
 80080a6:	06d0      	lsls	r0, r2, #27
 80080a8:	bf44      	itt	mi
 80080aa:	2320      	movmi	r3, #32
 80080ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080b0:	0711      	lsls	r1, r2, #28
 80080b2:	bf44      	itt	mi
 80080b4:	232b      	movmi	r3, #43	@ 0x2b
 80080b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080ba:	f89a 3000 	ldrb.w	r3, [sl]
 80080be:	2b2a      	cmp	r3, #42	@ 0x2a
 80080c0:	d015      	beq.n	80080ee <_svfiprintf_r+0xfa>
 80080c2:	4654      	mov	r4, sl
 80080c4:	2000      	movs	r0, #0
 80080c6:	f04f 0c0a 	mov.w	ip, #10
 80080ca:	9a07      	ldr	r2, [sp, #28]
 80080cc:	4621      	mov	r1, r4
 80080ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080d2:	3b30      	subs	r3, #48	@ 0x30
 80080d4:	2b09      	cmp	r3, #9
 80080d6:	d94b      	bls.n	8008170 <_svfiprintf_r+0x17c>
 80080d8:	b1b0      	cbz	r0, 8008108 <_svfiprintf_r+0x114>
 80080da:	9207      	str	r2, [sp, #28]
 80080dc:	e014      	b.n	8008108 <_svfiprintf_r+0x114>
 80080de:	eba0 0308 	sub.w	r3, r0, r8
 80080e2:	fa09 f303 	lsl.w	r3, r9, r3
 80080e6:	4313      	orrs	r3, r2
 80080e8:	46a2      	mov	sl, r4
 80080ea:	9304      	str	r3, [sp, #16]
 80080ec:	e7d2      	b.n	8008094 <_svfiprintf_r+0xa0>
 80080ee:	9b03      	ldr	r3, [sp, #12]
 80080f0:	1d19      	adds	r1, r3, #4
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	9103      	str	r1, [sp, #12]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	bfbb      	ittet	lt
 80080fa:	425b      	neglt	r3, r3
 80080fc:	f042 0202 	orrlt.w	r2, r2, #2
 8008100:	9307      	strge	r3, [sp, #28]
 8008102:	9307      	strlt	r3, [sp, #28]
 8008104:	bfb8      	it	lt
 8008106:	9204      	strlt	r2, [sp, #16]
 8008108:	7823      	ldrb	r3, [r4, #0]
 800810a:	2b2e      	cmp	r3, #46	@ 0x2e
 800810c:	d10a      	bne.n	8008124 <_svfiprintf_r+0x130>
 800810e:	7863      	ldrb	r3, [r4, #1]
 8008110:	2b2a      	cmp	r3, #42	@ 0x2a
 8008112:	d132      	bne.n	800817a <_svfiprintf_r+0x186>
 8008114:	9b03      	ldr	r3, [sp, #12]
 8008116:	3402      	adds	r4, #2
 8008118:	1d1a      	adds	r2, r3, #4
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	9203      	str	r2, [sp, #12]
 800811e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008122:	9305      	str	r3, [sp, #20]
 8008124:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80081dc <_svfiprintf_r+0x1e8>
 8008128:	2203      	movs	r2, #3
 800812a:	4650      	mov	r0, sl
 800812c:	7821      	ldrb	r1, [r4, #0]
 800812e:	f7fd fc72 	bl	8005a16 <memchr>
 8008132:	b138      	cbz	r0, 8008144 <_svfiprintf_r+0x150>
 8008134:	2240      	movs	r2, #64	@ 0x40
 8008136:	9b04      	ldr	r3, [sp, #16]
 8008138:	eba0 000a 	sub.w	r0, r0, sl
 800813c:	4082      	lsls	r2, r0
 800813e:	4313      	orrs	r3, r2
 8008140:	3401      	adds	r4, #1
 8008142:	9304      	str	r3, [sp, #16]
 8008144:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008148:	2206      	movs	r2, #6
 800814a:	4825      	ldr	r0, [pc, #148]	@ (80081e0 <_svfiprintf_r+0x1ec>)
 800814c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008150:	f7fd fc61 	bl	8005a16 <memchr>
 8008154:	2800      	cmp	r0, #0
 8008156:	d036      	beq.n	80081c6 <_svfiprintf_r+0x1d2>
 8008158:	4b22      	ldr	r3, [pc, #136]	@ (80081e4 <_svfiprintf_r+0x1f0>)
 800815a:	bb1b      	cbnz	r3, 80081a4 <_svfiprintf_r+0x1b0>
 800815c:	9b03      	ldr	r3, [sp, #12]
 800815e:	3307      	adds	r3, #7
 8008160:	f023 0307 	bic.w	r3, r3, #7
 8008164:	3308      	adds	r3, #8
 8008166:	9303      	str	r3, [sp, #12]
 8008168:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800816a:	4433      	add	r3, r6
 800816c:	9309      	str	r3, [sp, #36]	@ 0x24
 800816e:	e76a      	b.n	8008046 <_svfiprintf_r+0x52>
 8008170:	460c      	mov	r4, r1
 8008172:	2001      	movs	r0, #1
 8008174:	fb0c 3202 	mla	r2, ip, r2, r3
 8008178:	e7a8      	b.n	80080cc <_svfiprintf_r+0xd8>
 800817a:	2300      	movs	r3, #0
 800817c:	f04f 0c0a 	mov.w	ip, #10
 8008180:	4619      	mov	r1, r3
 8008182:	3401      	adds	r4, #1
 8008184:	9305      	str	r3, [sp, #20]
 8008186:	4620      	mov	r0, r4
 8008188:	f810 2b01 	ldrb.w	r2, [r0], #1
 800818c:	3a30      	subs	r2, #48	@ 0x30
 800818e:	2a09      	cmp	r2, #9
 8008190:	d903      	bls.n	800819a <_svfiprintf_r+0x1a6>
 8008192:	2b00      	cmp	r3, #0
 8008194:	d0c6      	beq.n	8008124 <_svfiprintf_r+0x130>
 8008196:	9105      	str	r1, [sp, #20]
 8008198:	e7c4      	b.n	8008124 <_svfiprintf_r+0x130>
 800819a:	4604      	mov	r4, r0
 800819c:	2301      	movs	r3, #1
 800819e:	fb0c 2101 	mla	r1, ip, r1, r2
 80081a2:	e7f0      	b.n	8008186 <_svfiprintf_r+0x192>
 80081a4:	ab03      	add	r3, sp, #12
 80081a6:	9300      	str	r3, [sp, #0]
 80081a8:	462a      	mov	r2, r5
 80081aa:	4638      	mov	r0, r7
 80081ac:	4b0e      	ldr	r3, [pc, #56]	@ (80081e8 <_svfiprintf_r+0x1f4>)
 80081ae:	a904      	add	r1, sp, #16
 80081b0:	f7fc fb86 	bl	80048c0 <_printf_float>
 80081b4:	1c42      	adds	r2, r0, #1
 80081b6:	4606      	mov	r6, r0
 80081b8:	d1d6      	bne.n	8008168 <_svfiprintf_r+0x174>
 80081ba:	89ab      	ldrh	r3, [r5, #12]
 80081bc:	065b      	lsls	r3, r3, #25
 80081be:	f53f af2d 	bmi.w	800801c <_svfiprintf_r+0x28>
 80081c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081c4:	e72c      	b.n	8008020 <_svfiprintf_r+0x2c>
 80081c6:	ab03      	add	r3, sp, #12
 80081c8:	9300      	str	r3, [sp, #0]
 80081ca:	462a      	mov	r2, r5
 80081cc:	4638      	mov	r0, r7
 80081ce:	4b06      	ldr	r3, [pc, #24]	@ (80081e8 <_svfiprintf_r+0x1f4>)
 80081d0:	a904      	add	r1, sp, #16
 80081d2:	f7fc fe13 	bl	8004dfc <_printf_i>
 80081d6:	e7ed      	b.n	80081b4 <_svfiprintf_r+0x1c0>
 80081d8:	0800b149 	.word	0x0800b149
 80081dc:	0800b14f 	.word	0x0800b14f
 80081e0:	0800b153 	.word	0x0800b153
 80081e4:	080048c1 	.word	0x080048c1
 80081e8:	08007f3d 	.word	0x08007f3d

080081ec <__sfputc_r>:
 80081ec:	6893      	ldr	r3, [r2, #8]
 80081ee:	b410      	push	{r4}
 80081f0:	3b01      	subs	r3, #1
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	6093      	str	r3, [r2, #8]
 80081f6:	da07      	bge.n	8008208 <__sfputc_r+0x1c>
 80081f8:	6994      	ldr	r4, [r2, #24]
 80081fa:	42a3      	cmp	r3, r4
 80081fc:	db01      	blt.n	8008202 <__sfputc_r+0x16>
 80081fe:	290a      	cmp	r1, #10
 8008200:	d102      	bne.n	8008208 <__sfputc_r+0x1c>
 8008202:	bc10      	pop	{r4}
 8008204:	f7fd baf3 	b.w	80057ee <__swbuf_r>
 8008208:	6813      	ldr	r3, [r2, #0]
 800820a:	1c58      	adds	r0, r3, #1
 800820c:	6010      	str	r0, [r2, #0]
 800820e:	7019      	strb	r1, [r3, #0]
 8008210:	4608      	mov	r0, r1
 8008212:	bc10      	pop	{r4}
 8008214:	4770      	bx	lr

08008216 <__sfputs_r>:
 8008216:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008218:	4606      	mov	r6, r0
 800821a:	460f      	mov	r7, r1
 800821c:	4614      	mov	r4, r2
 800821e:	18d5      	adds	r5, r2, r3
 8008220:	42ac      	cmp	r4, r5
 8008222:	d101      	bne.n	8008228 <__sfputs_r+0x12>
 8008224:	2000      	movs	r0, #0
 8008226:	e007      	b.n	8008238 <__sfputs_r+0x22>
 8008228:	463a      	mov	r2, r7
 800822a:	4630      	mov	r0, r6
 800822c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008230:	f7ff ffdc 	bl	80081ec <__sfputc_r>
 8008234:	1c43      	adds	r3, r0, #1
 8008236:	d1f3      	bne.n	8008220 <__sfputs_r+0xa>
 8008238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800823c <_vfiprintf_r>:
 800823c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008240:	460d      	mov	r5, r1
 8008242:	4614      	mov	r4, r2
 8008244:	4698      	mov	r8, r3
 8008246:	4606      	mov	r6, r0
 8008248:	b09d      	sub	sp, #116	@ 0x74
 800824a:	b118      	cbz	r0, 8008254 <_vfiprintf_r+0x18>
 800824c:	6a03      	ldr	r3, [r0, #32]
 800824e:	b90b      	cbnz	r3, 8008254 <_vfiprintf_r+0x18>
 8008250:	f7fd f990 	bl	8005574 <__sinit>
 8008254:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008256:	07d9      	lsls	r1, r3, #31
 8008258:	d405      	bmi.n	8008266 <_vfiprintf_r+0x2a>
 800825a:	89ab      	ldrh	r3, [r5, #12]
 800825c:	059a      	lsls	r2, r3, #22
 800825e:	d402      	bmi.n	8008266 <_vfiprintf_r+0x2a>
 8008260:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008262:	f7fd fbd6 	bl	8005a12 <__retarget_lock_acquire_recursive>
 8008266:	89ab      	ldrh	r3, [r5, #12]
 8008268:	071b      	lsls	r3, r3, #28
 800826a:	d501      	bpl.n	8008270 <_vfiprintf_r+0x34>
 800826c:	692b      	ldr	r3, [r5, #16]
 800826e:	b99b      	cbnz	r3, 8008298 <_vfiprintf_r+0x5c>
 8008270:	4629      	mov	r1, r5
 8008272:	4630      	mov	r0, r6
 8008274:	f7fd fafa 	bl	800586c <__swsetup_r>
 8008278:	b170      	cbz	r0, 8008298 <_vfiprintf_r+0x5c>
 800827a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800827c:	07dc      	lsls	r4, r3, #31
 800827e:	d504      	bpl.n	800828a <_vfiprintf_r+0x4e>
 8008280:	f04f 30ff 	mov.w	r0, #4294967295
 8008284:	b01d      	add	sp, #116	@ 0x74
 8008286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800828a:	89ab      	ldrh	r3, [r5, #12]
 800828c:	0598      	lsls	r0, r3, #22
 800828e:	d4f7      	bmi.n	8008280 <_vfiprintf_r+0x44>
 8008290:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008292:	f7fd fbbf 	bl	8005a14 <__retarget_lock_release_recursive>
 8008296:	e7f3      	b.n	8008280 <_vfiprintf_r+0x44>
 8008298:	2300      	movs	r3, #0
 800829a:	9309      	str	r3, [sp, #36]	@ 0x24
 800829c:	2320      	movs	r3, #32
 800829e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082a2:	2330      	movs	r3, #48	@ 0x30
 80082a4:	f04f 0901 	mov.w	r9, #1
 80082a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80082ac:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008458 <_vfiprintf_r+0x21c>
 80082b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082b4:	4623      	mov	r3, r4
 80082b6:	469a      	mov	sl, r3
 80082b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082bc:	b10a      	cbz	r2, 80082c2 <_vfiprintf_r+0x86>
 80082be:	2a25      	cmp	r2, #37	@ 0x25
 80082c0:	d1f9      	bne.n	80082b6 <_vfiprintf_r+0x7a>
 80082c2:	ebba 0b04 	subs.w	fp, sl, r4
 80082c6:	d00b      	beq.n	80082e0 <_vfiprintf_r+0xa4>
 80082c8:	465b      	mov	r3, fp
 80082ca:	4622      	mov	r2, r4
 80082cc:	4629      	mov	r1, r5
 80082ce:	4630      	mov	r0, r6
 80082d0:	f7ff ffa1 	bl	8008216 <__sfputs_r>
 80082d4:	3001      	adds	r0, #1
 80082d6:	f000 80a7 	beq.w	8008428 <_vfiprintf_r+0x1ec>
 80082da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082dc:	445a      	add	r2, fp
 80082de:	9209      	str	r2, [sp, #36]	@ 0x24
 80082e0:	f89a 3000 	ldrb.w	r3, [sl]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	f000 809f 	beq.w	8008428 <_vfiprintf_r+0x1ec>
 80082ea:	2300      	movs	r3, #0
 80082ec:	f04f 32ff 	mov.w	r2, #4294967295
 80082f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082f4:	f10a 0a01 	add.w	sl, sl, #1
 80082f8:	9304      	str	r3, [sp, #16]
 80082fa:	9307      	str	r3, [sp, #28]
 80082fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008300:	931a      	str	r3, [sp, #104]	@ 0x68
 8008302:	4654      	mov	r4, sl
 8008304:	2205      	movs	r2, #5
 8008306:	f814 1b01 	ldrb.w	r1, [r4], #1
 800830a:	4853      	ldr	r0, [pc, #332]	@ (8008458 <_vfiprintf_r+0x21c>)
 800830c:	f7fd fb83 	bl	8005a16 <memchr>
 8008310:	9a04      	ldr	r2, [sp, #16]
 8008312:	b9d8      	cbnz	r0, 800834c <_vfiprintf_r+0x110>
 8008314:	06d1      	lsls	r1, r2, #27
 8008316:	bf44      	itt	mi
 8008318:	2320      	movmi	r3, #32
 800831a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800831e:	0713      	lsls	r3, r2, #28
 8008320:	bf44      	itt	mi
 8008322:	232b      	movmi	r3, #43	@ 0x2b
 8008324:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008328:	f89a 3000 	ldrb.w	r3, [sl]
 800832c:	2b2a      	cmp	r3, #42	@ 0x2a
 800832e:	d015      	beq.n	800835c <_vfiprintf_r+0x120>
 8008330:	4654      	mov	r4, sl
 8008332:	2000      	movs	r0, #0
 8008334:	f04f 0c0a 	mov.w	ip, #10
 8008338:	9a07      	ldr	r2, [sp, #28]
 800833a:	4621      	mov	r1, r4
 800833c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008340:	3b30      	subs	r3, #48	@ 0x30
 8008342:	2b09      	cmp	r3, #9
 8008344:	d94b      	bls.n	80083de <_vfiprintf_r+0x1a2>
 8008346:	b1b0      	cbz	r0, 8008376 <_vfiprintf_r+0x13a>
 8008348:	9207      	str	r2, [sp, #28]
 800834a:	e014      	b.n	8008376 <_vfiprintf_r+0x13a>
 800834c:	eba0 0308 	sub.w	r3, r0, r8
 8008350:	fa09 f303 	lsl.w	r3, r9, r3
 8008354:	4313      	orrs	r3, r2
 8008356:	46a2      	mov	sl, r4
 8008358:	9304      	str	r3, [sp, #16]
 800835a:	e7d2      	b.n	8008302 <_vfiprintf_r+0xc6>
 800835c:	9b03      	ldr	r3, [sp, #12]
 800835e:	1d19      	adds	r1, r3, #4
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	9103      	str	r1, [sp, #12]
 8008364:	2b00      	cmp	r3, #0
 8008366:	bfbb      	ittet	lt
 8008368:	425b      	neglt	r3, r3
 800836a:	f042 0202 	orrlt.w	r2, r2, #2
 800836e:	9307      	strge	r3, [sp, #28]
 8008370:	9307      	strlt	r3, [sp, #28]
 8008372:	bfb8      	it	lt
 8008374:	9204      	strlt	r2, [sp, #16]
 8008376:	7823      	ldrb	r3, [r4, #0]
 8008378:	2b2e      	cmp	r3, #46	@ 0x2e
 800837a:	d10a      	bne.n	8008392 <_vfiprintf_r+0x156>
 800837c:	7863      	ldrb	r3, [r4, #1]
 800837e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008380:	d132      	bne.n	80083e8 <_vfiprintf_r+0x1ac>
 8008382:	9b03      	ldr	r3, [sp, #12]
 8008384:	3402      	adds	r4, #2
 8008386:	1d1a      	adds	r2, r3, #4
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	9203      	str	r2, [sp, #12]
 800838c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008390:	9305      	str	r3, [sp, #20]
 8008392:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800845c <_vfiprintf_r+0x220>
 8008396:	2203      	movs	r2, #3
 8008398:	4650      	mov	r0, sl
 800839a:	7821      	ldrb	r1, [r4, #0]
 800839c:	f7fd fb3b 	bl	8005a16 <memchr>
 80083a0:	b138      	cbz	r0, 80083b2 <_vfiprintf_r+0x176>
 80083a2:	2240      	movs	r2, #64	@ 0x40
 80083a4:	9b04      	ldr	r3, [sp, #16]
 80083a6:	eba0 000a 	sub.w	r0, r0, sl
 80083aa:	4082      	lsls	r2, r0
 80083ac:	4313      	orrs	r3, r2
 80083ae:	3401      	adds	r4, #1
 80083b0:	9304      	str	r3, [sp, #16]
 80083b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083b6:	2206      	movs	r2, #6
 80083b8:	4829      	ldr	r0, [pc, #164]	@ (8008460 <_vfiprintf_r+0x224>)
 80083ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083be:	f7fd fb2a 	bl	8005a16 <memchr>
 80083c2:	2800      	cmp	r0, #0
 80083c4:	d03f      	beq.n	8008446 <_vfiprintf_r+0x20a>
 80083c6:	4b27      	ldr	r3, [pc, #156]	@ (8008464 <_vfiprintf_r+0x228>)
 80083c8:	bb1b      	cbnz	r3, 8008412 <_vfiprintf_r+0x1d6>
 80083ca:	9b03      	ldr	r3, [sp, #12]
 80083cc:	3307      	adds	r3, #7
 80083ce:	f023 0307 	bic.w	r3, r3, #7
 80083d2:	3308      	adds	r3, #8
 80083d4:	9303      	str	r3, [sp, #12]
 80083d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083d8:	443b      	add	r3, r7
 80083da:	9309      	str	r3, [sp, #36]	@ 0x24
 80083dc:	e76a      	b.n	80082b4 <_vfiprintf_r+0x78>
 80083de:	460c      	mov	r4, r1
 80083e0:	2001      	movs	r0, #1
 80083e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80083e6:	e7a8      	b.n	800833a <_vfiprintf_r+0xfe>
 80083e8:	2300      	movs	r3, #0
 80083ea:	f04f 0c0a 	mov.w	ip, #10
 80083ee:	4619      	mov	r1, r3
 80083f0:	3401      	adds	r4, #1
 80083f2:	9305      	str	r3, [sp, #20]
 80083f4:	4620      	mov	r0, r4
 80083f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083fa:	3a30      	subs	r2, #48	@ 0x30
 80083fc:	2a09      	cmp	r2, #9
 80083fe:	d903      	bls.n	8008408 <_vfiprintf_r+0x1cc>
 8008400:	2b00      	cmp	r3, #0
 8008402:	d0c6      	beq.n	8008392 <_vfiprintf_r+0x156>
 8008404:	9105      	str	r1, [sp, #20]
 8008406:	e7c4      	b.n	8008392 <_vfiprintf_r+0x156>
 8008408:	4604      	mov	r4, r0
 800840a:	2301      	movs	r3, #1
 800840c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008410:	e7f0      	b.n	80083f4 <_vfiprintf_r+0x1b8>
 8008412:	ab03      	add	r3, sp, #12
 8008414:	9300      	str	r3, [sp, #0]
 8008416:	462a      	mov	r2, r5
 8008418:	4630      	mov	r0, r6
 800841a:	4b13      	ldr	r3, [pc, #76]	@ (8008468 <_vfiprintf_r+0x22c>)
 800841c:	a904      	add	r1, sp, #16
 800841e:	f7fc fa4f 	bl	80048c0 <_printf_float>
 8008422:	4607      	mov	r7, r0
 8008424:	1c78      	adds	r0, r7, #1
 8008426:	d1d6      	bne.n	80083d6 <_vfiprintf_r+0x19a>
 8008428:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800842a:	07d9      	lsls	r1, r3, #31
 800842c:	d405      	bmi.n	800843a <_vfiprintf_r+0x1fe>
 800842e:	89ab      	ldrh	r3, [r5, #12]
 8008430:	059a      	lsls	r2, r3, #22
 8008432:	d402      	bmi.n	800843a <_vfiprintf_r+0x1fe>
 8008434:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008436:	f7fd faed 	bl	8005a14 <__retarget_lock_release_recursive>
 800843a:	89ab      	ldrh	r3, [r5, #12]
 800843c:	065b      	lsls	r3, r3, #25
 800843e:	f53f af1f 	bmi.w	8008280 <_vfiprintf_r+0x44>
 8008442:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008444:	e71e      	b.n	8008284 <_vfiprintf_r+0x48>
 8008446:	ab03      	add	r3, sp, #12
 8008448:	9300      	str	r3, [sp, #0]
 800844a:	462a      	mov	r2, r5
 800844c:	4630      	mov	r0, r6
 800844e:	4b06      	ldr	r3, [pc, #24]	@ (8008468 <_vfiprintf_r+0x22c>)
 8008450:	a904      	add	r1, sp, #16
 8008452:	f7fc fcd3 	bl	8004dfc <_printf_i>
 8008456:	e7e4      	b.n	8008422 <_vfiprintf_r+0x1e6>
 8008458:	0800b149 	.word	0x0800b149
 800845c:	0800b14f 	.word	0x0800b14f
 8008460:	0800b153 	.word	0x0800b153
 8008464:	080048c1 	.word	0x080048c1
 8008468:	08008217 	.word	0x08008217

0800846c <__sflush_r>:
 800846c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008472:	0716      	lsls	r6, r2, #28
 8008474:	4605      	mov	r5, r0
 8008476:	460c      	mov	r4, r1
 8008478:	d454      	bmi.n	8008524 <__sflush_r+0xb8>
 800847a:	684b      	ldr	r3, [r1, #4]
 800847c:	2b00      	cmp	r3, #0
 800847e:	dc02      	bgt.n	8008486 <__sflush_r+0x1a>
 8008480:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008482:	2b00      	cmp	r3, #0
 8008484:	dd48      	ble.n	8008518 <__sflush_r+0xac>
 8008486:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008488:	2e00      	cmp	r6, #0
 800848a:	d045      	beq.n	8008518 <__sflush_r+0xac>
 800848c:	2300      	movs	r3, #0
 800848e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008492:	682f      	ldr	r7, [r5, #0]
 8008494:	6a21      	ldr	r1, [r4, #32]
 8008496:	602b      	str	r3, [r5, #0]
 8008498:	d030      	beq.n	80084fc <__sflush_r+0x90>
 800849a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800849c:	89a3      	ldrh	r3, [r4, #12]
 800849e:	0759      	lsls	r1, r3, #29
 80084a0:	d505      	bpl.n	80084ae <__sflush_r+0x42>
 80084a2:	6863      	ldr	r3, [r4, #4]
 80084a4:	1ad2      	subs	r2, r2, r3
 80084a6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80084a8:	b10b      	cbz	r3, 80084ae <__sflush_r+0x42>
 80084aa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80084ac:	1ad2      	subs	r2, r2, r3
 80084ae:	2300      	movs	r3, #0
 80084b0:	4628      	mov	r0, r5
 80084b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80084b4:	6a21      	ldr	r1, [r4, #32]
 80084b6:	47b0      	blx	r6
 80084b8:	1c43      	adds	r3, r0, #1
 80084ba:	89a3      	ldrh	r3, [r4, #12]
 80084bc:	d106      	bne.n	80084cc <__sflush_r+0x60>
 80084be:	6829      	ldr	r1, [r5, #0]
 80084c0:	291d      	cmp	r1, #29
 80084c2:	d82b      	bhi.n	800851c <__sflush_r+0xb0>
 80084c4:	4a28      	ldr	r2, [pc, #160]	@ (8008568 <__sflush_r+0xfc>)
 80084c6:	410a      	asrs	r2, r1
 80084c8:	07d6      	lsls	r6, r2, #31
 80084ca:	d427      	bmi.n	800851c <__sflush_r+0xb0>
 80084cc:	2200      	movs	r2, #0
 80084ce:	6062      	str	r2, [r4, #4]
 80084d0:	6922      	ldr	r2, [r4, #16]
 80084d2:	04d9      	lsls	r1, r3, #19
 80084d4:	6022      	str	r2, [r4, #0]
 80084d6:	d504      	bpl.n	80084e2 <__sflush_r+0x76>
 80084d8:	1c42      	adds	r2, r0, #1
 80084da:	d101      	bne.n	80084e0 <__sflush_r+0x74>
 80084dc:	682b      	ldr	r3, [r5, #0]
 80084de:	b903      	cbnz	r3, 80084e2 <__sflush_r+0x76>
 80084e0:	6560      	str	r0, [r4, #84]	@ 0x54
 80084e2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084e4:	602f      	str	r7, [r5, #0]
 80084e6:	b1b9      	cbz	r1, 8008518 <__sflush_r+0xac>
 80084e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084ec:	4299      	cmp	r1, r3
 80084ee:	d002      	beq.n	80084f6 <__sflush_r+0x8a>
 80084f0:	4628      	mov	r0, r5
 80084f2:	f7fe f901 	bl	80066f8 <_free_r>
 80084f6:	2300      	movs	r3, #0
 80084f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80084fa:	e00d      	b.n	8008518 <__sflush_r+0xac>
 80084fc:	2301      	movs	r3, #1
 80084fe:	4628      	mov	r0, r5
 8008500:	47b0      	blx	r6
 8008502:	4602      	mov	r2, r0
 8008504:	1c50      	adds	r0, r2, #1
 8008506:	d1c9      	bne.n	800849c <__sflush_r+0x30>
 8008508:	682b      	ldr	r3, [r5, #0]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d0c6      	beq.n	800849c <__sflush_r+0x30>
 800850e:	2b1d      	cmp	r3, #29
 8008510:	d001      	beq.n	8008516 <__sflush_r+0xaa>
 8008512:	2b16      	cmp	r3, #22
 8008514:	d11d      	bne.n	8008552 <__sflush_r+0xe6>
 8008516:	602f      	str	r7, [r5, #0]
 8008518:	2000      	movs	r0, #0
 800851a:	e021      	b.n	8008560 <__sflush_r+0xf4>
 800851c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008520:	b21b      	sxth	r3, r3
 8008522:	e01a      	b.n	800855a <__sflush_r+0xee>
 8008524:	690f      	ldr	r7, [r1, #16]
 8008526:	2f00      	cmp	r7, #0
 8008528:	d0f6      	beq.n	8008518 <__sflush_r+0xac>
 800852a:	0793      	lsls	r3, r2, #30
 800852c:	bf18      	it	ne
 800852e:	2300      	movne	r3, #0
 8008530:	680e      	ldr	r6, [r1, #0]
 8008532:	bf08      	it	eq
 8008534:	694b      	ldreq	r3, [r1, #20]
 8008536:	1bf6      	subs	r6, r6, r7
 8008538:	600f      	str	r7, [r1, #0]
 800853a:	608b      	str	r3, [r1, #8]
 800853c:	2e00      	cmp	r6, #0
 800853e:	ddeb      	ble.n	8008518 <__sflush_r+0xac>
 8008540:	4633      	mov	r3, r6
 8008542:	463a      	mov	r2, r7
 8008544:	4628      	mov	r0, r5
 8008546:	6a21      	ldr	r1, [r4, #32]
 8008548:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800854c:	47e0      	blx	ip
 800854e:	2800      	cmp	r0, #0
 8008550:	dc07      	bgt.n	8008562 <__sflush_r+0xf6>
 8008552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800855a:	f04f 30ff 	mov.w	r0, #4294967295
 800855e:	81a3      	strh	r3, [r4, #12]
 8008560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008562:	4407      	add	r7, r0
 8008564:	1a36      	subs	r6, r6, r0
 8008566:	e7e9      	b.n	800853c <__sflush_r+0xd0>
 8008568:	dfbffffe 	.word	0xdfbffffe

0800856c <_fflush_r>:
 800856c:	b538      	push	{r3, r4, r5, lr}
 800856e:	690b      	ldr	r3, [r1, #16]
 8008570:	4605      	mov	r5, r0
 8008572:	460c      	mov	r4, r1
 8008574:	b913      	cbnz	r3, 800857c <_fflush_r+0x10>
 8008576:	2500      	movs	r5, #0
 8008578:	4628      	mov	r0, r5
 800857a:	bd38      	pop	{r3, r4, r5, pc}
 800857c:	b118      	cbz	r0, 8008586 <_fflush_r+0x1a>
 800857e:	6a03      	ldr	r3, [r0, #32]
 8008580:	b90b      	cbnz	r3, 8008586 <_fflush_r+0x1a>
 8008582:	f7fc fff7 	bl	8005574 <__sinit>
 8008586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d0f3      	beq.n	8008576 <_fflush_r+0xa>
 800858e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008590:	07d0      	lsls	r0, r2, #31
 8008592:	d404      	bmi.n	800859e <_fflush_r+0x32>
 8008594:	0599      	lsls	r1, r3, #22
 8008596:	d402      	bmi.n	800859e <_fflush_r+0x32>
 8008598:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800859a:	f7fd fa3a 	bl	8005a12 <__retarget_lock_acquire_recursive>
 800859e:	4628      	mov	r0, r5
 80085a0:	4621      	mov	r1, r4
 80085a2:	f7ff ff63 	bl	800846c <__sflush_r>
 80085a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80085a8:	4605      	mov	r5, r0
 80085aa:	07da      	lsls	r2, r3, #31
 80085ac:	d4e4      	bmi.n	8008578 <_fflush_r+0xc>
 80085ae:	89a3      	ldrh	r3, [r4, #12]
 80085b0:	059b      	lsls	r3, r3, #22
 80085b2:	d4e1      	bmi.n	8008578 <_fflush_r+0xc>
 80085b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085b6:	f7fd fa2d 	bl	8005a14 <__retarget_lock_release_recursive>
 80085ba:	e7dd      	b.n	8008578 <_fflush_r+0xc>

080085bc <__swhatbuf_r>:
 80085bc:	b570      	push	{r4, r5, r6, lr}
 80085be:	460c      	mov	r4, r1
 80085c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085c4:	4615      	mov	r5, r2
 80085c6:	2900      	cmp	r1, #0
 80085c8:	461e      	mov	r6, r3
 80085ca:	b096      	sub	sp, #88	@ 0x58
 80085cc:	da0c      	bge.n	80085e8 <__swhatbuf_r+0x2c>
 80085ce:	89a3      	ldrh	r3, [r4, #12]
 80085d0:	2100      	movs	r1, #0
 80085d2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80085d6:	bf14      	ite	ne
 80085d8:	2340      	movne	r3, #64	@ 0x40
 80085da:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80085de:	2000      	movs	r0, #0
 80085e0:	6031      	str	r1, [r6, #0]
 80085e2:	602b      	str	r3, [r5, #0]
 80085e4:	b016      	add	sp, #88	@ 0x58
 80085e6:	bd70      	pop	{r4, r5, r6, pc}
 80085e8:	466a      	mov	r2, sp
 80085ea:	f000 f875 	bl	80086d8 <_fstat_r>
 80085ee:	2800      	cmp	r0, #0
 80085f0:	dbed      	blt.n	80085ce <__swhatbuf_r+0x12>
 80085f2:	9901      	ldr	r1, [sp, #4]
 80085f4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80085f8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80085fc:	4259      	negs	r1, r3
 80085fe:	4159      	adcs	r1, r3
 8008600:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008604:	e7eb      	b.n	80085de <__swhatbuf_r+0x22>

08008606 <__smakebuf_r>:
 8008606:	898b      	ldrh	r3, [r1, #12]
 8008608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800860a:	079d      	lsls	r5, r3, #30
 800860c:	4606      	mov	r6, r0
 800860e:	460c      	mov	r4, r1
 8008610:	d507      	bpl.n	8008622 <__smakebuf_r+0x1c>
 8008612:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008616:	6023      	str	r3, [r4, #0]
 8008618:	6123      	str	r3, [r4, #16]
 800861a:	2301      	movs	r3, #1
 800861c:	6163      	str	r3, [r4, #20]
 800861e:	b003      	add	sp, #12
 8008620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008622:	466a      	mov	r2, sp
 8008624:	ab01      	add	r3, sp, #4
 8008626:	f7ff ffc9 	bl	80085bc <__swhatbuf_r>
 800862a:	9f00      	ldr	r7, [sp, #0]
 800862c:	4605      	mov	r5, r0
 800862e:	4639      	mov	r1, r7
 8008630:	4630      	mov	r0, r6
 8008632:	f7fe f8d3 	bl	80067dc <_malloc_r>
 8008636:	b948      	cbnz	r0, 800864c <__smakebuf_r+0x46>
 8008638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800863c:	059a      	lsls	r2, r3, #22
 800863e:	d4ee      	bmi.n	800861e <__smakebuf_r+0x18>
 8008640:	f023 0303 	bic.w	r3, r3, #3
 8008644:	f043 0302 	orr.w	r3, r3, #2
 8008648:	81a3      	strh	r3, [r4, #12]
 800864a:	e7e2      	b.n	8008612 <__smakebuf_r+0xc>
 800864c:	89a3      	ldrh	r3, [r4, #12]
 800864e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008656:	81a3      	strh	r3, [r4, #12]
 8008658:	9b01      	ldr	r3, [sp, #4]
 800865a:	6020      	str	r0, [r4, #0]
 800865c:	b15b      	cbz	r3, 8008676 <__smakebuf_r+0x70>
 800865e:	4630      	mov	r0, r6
 8008660:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008664:	f000 f84a 	bl	80086fc <_isatty_r>
 8008668:	b128      	cbz	r0, 8008676 <__smakebuf_r+0x70>
 800866a:	89a3      	ldrh	r3, [r4, #12]
 800866c:	f023 0303 	bic.w	r3, r3, #3
 8008670:	f043 0301 	orr.w	r3, r3, #1
 8008674:	81a3      	strh	r3, [r4, #12]
 8008676:	89a3      	ldrh	r3, [r4, #12]
 8008678:	431d      	orrs	r5, r3
 800867a:	81a5      	strh	r5, [r4, #12]
 800867c:	e7cf      	b.n	800861e <__smakebuf_r+0x18>

0800867e <memmove>:
 800867e:	4288      	cmp	r0, r1
 8008680:	b510      	push	{r4, lr}
 8008682:	eb01 0402 	add.w	r4, r1, r2
 8008686:	d902      	bls.n	800868e <memmove+0x10>
 8008688:	4284      	cmp	r4, r0
 800868a:	4623      	mov	r3, r4
 800868c:	d807      	bhi.n	800869e <memmove+0x20>
 800868e:	1e43      	subs	r3, r0, #1
 8008690:	42a1      	cmp	r1, r4
 8008692:	d008      	beq.n	80086a6 <memmove+0x28>
 8008694:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008698:	f803 2f01 	strb.w	r2, [r3, #1]!
 800869c:	e7f8      	b.n	8008690 <memmove+0x12>
 800869e:	4601      	mov	r1, r0
 80086a0:	4402      	add	r2, r0
 80086a2:	428a      	cmp	r2, r1
 80086a4:	d100      	bne.n	80086a8 <memmove+0x2a>
 80086a6:	bd10      	pop	{r4, pc}
 80086a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80086b0:	e7f7      	b.n	80086a2 <memmove+0x24>

080086b2 <strncmp>:
 80086b2:	b510      	push	{r4, lr}
 80086b4:	b16a      	cbz	r2, 80086d2 <strncmp+0x20>
 80086b6:	3901      	subs	r1, #1
 80086b8:	1884      	adds	r4, r0, r2
 80086ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086be:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d103      	bne.n	80086ce <strncmp+0x1c>
 80086c6:	42a0      	cmp	r0, r4
 80086c8:	d001      	beq.n	80086ce <strncmp+0x1c>
 80086ca:	2a00      	cmp	r2, #0
 80086cc:	d1f5      	bne.n	80086ba <strncmp+0x8>
 80086ce:	1ad0      	subs	r0, r2, r3
 80086d0:	bd10      	pop	{r4, pc}
 80086d2:	4610      	mov	r0, r2
 80086d4:	e7fc      	b.n	80086d0 <strncmp+0x1e>
	...

080086d8 <_fstat_r>:
 80086d8:	b538      	push	{r3, r4, r5, lr}
 80086da:	2300      	movs	r3, #0
 80086dc:	4d06      	ldr	r5, [pc, #24]	@ (80086f8 <_fstat_r+0x20>)
 80086de:	4604      	mov	r4, r0
 80086e0:	4608      	mov	r0, r1
 80086e2:	4611      	mov	r1, r2
 80086e4:	602b      	str	r3, [r5, #0]
 80086e6:	f7f9 f8d5 	bl	8001894 <_fstat>
 80086ea:	1c43      	adds	r3, r0, #1
 80086ec:	d102      	bne.n	80086f4 <_fstat_r+0x1c>
 80086ee:	682b      	ldr	r3, [r5, #0]
 80086f0:	b103      	cbz	r3, 80086f4 <_fstat_r+0x1c>
 80086f2:	6023      	str	r3, [r4, #0]
 80086f4:	bd38      	pop	{r3, r4, r5, pc}
 80086f6:	bf00      	nop
 80086f8:	200044b4 	.word	0x200044b4

080086fc <_isatty_r>:
 80086fc:	b538      	push	{r3, r4, r5, lr}
 80086fe:	2300      	movs	r3, #0
 8008700:	4d05      	ldr	r5, [pc, #20]	@ (8008718 <_isatty_r+0x1c>)
 8008702:	4604      	mov	r4, r0
 8008704:	4608      	mov	r0, r1
 8008706:	602b      	str	r3, [r5, #0]
 8008708:	f7f9 f8d3 	bl	80018b2 <_isatty>
 800870c:	1c43      	adds	r3, r0, #1
 800870e:	d102      	bne.n	8008716 <_isatty_r+0x1a>
 8008710:	682b      	ldr	r3, [r5, #0]
 8008712:	b103      	cbz	r3, 8008716 <_isatty_r+0x1a>
 8008714:	6023      	str	r3, [r4, #0]
 8008716:	bd38      	pop	{r3, r4, r5, pc}
 8008718:	200044b4 	.word	0x200044b4

0800871c <_sbrk_r>:
 800871c:	b538      	push	{r3, r4, r5, lr}
 800871e:	2300      	movs	r3, #0
 8008720:	4d05      	ldr	r5, [pc, #20]	@ (8008738 <_sbrk_r+0x1c>)
 8008722:	4604      	mov	r4, r0
 8008724:	4608      	mov	r0, r1
 8008726:	602b      	str	r3, [r5, #0]
 8008728:	f7f9 f8da 	bl	80018e0 <_sbrk>
 800872c:	1c43      	adds	r3, r0, #1
 800872e:	d102      	bne.n	8008736 <_sbrk_r+0x1a>
 8008730:	682b      	ldr	r3, [r5, #0]
 8008732:	b103      	cbz	r3, 8008736 <_sbrk_r+0x1a>
 8008734:	6023      	str	r3, [r4, #0]
 8008736:	bd38      	pop	{r3, r4, r5, pc}
 8008738:	200044b4 	.word	0x200044b4

0800873c <nan>:
 800873c:	2000      	movs	r0, #0
 800873e:	4901      	ldr	r1, [pc, #4]	@ (8008744 <nan+0x8>)
 8008740:	4770      	bx	lr
 8008742:	bf00      	nop
 8008744:	7ff80000 	.word	0x7ff80000

08008748 <__assert_func>:
 8008748:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800874a:	4614      	mov	r4, r2
 800874c:	461a      	mov	r2, r3
 800874e:	4b09      	ldr	r3, [pc, #36]	@ (8008774 <__assert_func+0x2c>)
 8008750:	4605      	mov	r5, r0
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	68d8      	ldr	r0, [r3, #12]
 8008756:	b954      	cbnz	r4, 800876e <__assert_func+0x26>
 8008758:	4b07      	ldr	r3, [pc, #28]	@ (8008778 <__assert_func+0x30>)
 800875a:	461c      	mov	r4, r3
 800875c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008760:	9100      	str	r1, [sp, #0]
 8008762:	462b      	mov	r3, r5
 8008764:	4905      	ldr	r1, [pc, #20]	@ (800877c <__assert_func+0x34>)
 8008766:	f000 fba7 	bl	8008eb8 <fiprintf>
 800876a:	f000 fbb7 	bl	8008edc <abort>
 800876e:	4b04      	ldr	r3, [pc, #16]	@ (8008780 <__assert_func+0x38>)
 8008770:	e7f4      	b.n	800875c <__assert_func+0x14>
 8008772:	bf00      	nop
 8008774:	2000003c 	.word	0x2000003c
 8008778:	0800b19d 	.word	0x0800b19d
 800877c:	0800b16f 	.word	0x0800b16f
 8008780:	0800b162 	.word	0x0800b162

08008784 <_calloc_r>:
 8008784:	b570      	push	{r4, r5, r6, lr}
 8008786:	fba1 5402 	umull	r5, r4, r1, r2
 800878a:	b93c      	cbnz	r4, 800879c <_calloc_r+0x18>
 800878c:	4629      	mov	r1, r5
 800878e:	f7fe f825 	bl	80067dc <_malloc_r>
 8008792:	4606      	mov	r6, r0
 8008794:	b928      	cbnz	r0, 80087a2 <_calloc_r+0x1e>
 8008796:	2600      	movs	r6, #0
 8008798:	4630      	mov	r0, r6
 800879a:	bd70      	pop	{r4, r5, r6, pc}
 800879c:	220c      	movs	r2, #12
 800879e:	6002      	str	r2, [r0, #0]
 80087a0:	e7f9      	b.n	8008796 <_calloc_r+0x12>
 80087a2:	462a      	mov	r2, r5
 80087a4:	4621      	mov	r1, r4
 80087a6:	f7fd f8b7 	bl	8005918 <memset>
 80087aa:	e7f5      	b.n	8008798 <_calloc_r+0x14>

080087ac <rshift>:
 80087ac:	6903      	ldr	r3, [r0, #16]
 80087ae:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80087b2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80087b6:	f100 0414 	add.w	r4, r0, #20
 80087ba:	ea4f 1261 	mov.w	r2, r1, asr #5
 80087be:	dd46      	ble.n	800884e <rshift+0xa2>
 80087c0:	f011 011f 	ands.w	r1, r1, #31
 80087c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80087c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80087cc:	d10c      	bne.n	80087e8 <rshift+0x3c>
 80087ce:	4629      	mov	r1, r5
 80087d0:	f100 0710 	add.w	r7, r0, #16
 80087d4:	42b1      	cmp	r1, r6
 80087d6:	d335      	bcc.n	8008844 <rshift+0x98>
 80087d8:	1a9b      	subs	r3, r3, r2
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	1eea      	subs	r2, r5, #3
 80087de:	4296      	cmp	r6, r2
 80087e0:	bf38      	it	cc
 80087e2:	2300      	movcc	r3, #0
 80087e4:	4423      	add	r3, r4
 80087e6:	e015      	b.n	8008814 <rshift+0x68>
 80087e8:	46a1      	mov	r9, r4
 80087ea:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80087ee:	f1c1 0820 	rsb	r8, r1, #32
 80087f2:	40cf      	lsrs	r7, r1
 80087f4:	f105 0e04 	add.w	lr, r5, #4
 80087f8:	4576      	cmp	r6, lr
 80087fa:	46f4      	mov	ip, lr
 80087fc:	d816      	bhi.n	800882c <rshift+0x80>
 80087fe:	1a9a      	subs	r2, r3, r2
 8008800:	0092      	lsls	r2, r2, #2
 8008802:	3a04      	subs	r2, #4
 8008804:	3501      	adds	r5, #1
 8008806:	42ae      	cmp	r6, r5
 8008808:	bf38      	it	cc
 800880a:	2200      	movcc	r2, #0
 800880c:	18a3      	adds	r3, r4, r2
 800880e:	50a7      	str	r7, [r4, r2]
 8008810:	b107      	cbz	r7, 8008814 <rshift+0x68>
 8008812:	3304      	adds	r3, #4
 8008814:	42a3      	cmp	r3, r4
 8008816:	eba3 0204 	sub.w	r2, r3, r4
 800881a:	bf08      	it	eq
 800881c:	2300      	moveq	r3, #0
 800881e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008822:	6102      	str	r2, [r0, #16]
 8008824:	bf08      	it	eq
 8008826:	6143      	streq	r3, [r0, #20]
 8008828:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800882c:	f8dc c000 	ldr.w	ip, [ip]
 8008830:	fa0c fc08 	lsl.w	ip, ip, r8
 8008834:	ea4c 0707 	orr.w	r7, ip, r7
 8008838:	f849 7b04 	str.w	r7, [r9], #4
 800883c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008840:	40cf      	lsrs	r7, r1
 8008842:	e7d9      	b.n	80087f8 <rshift+0x4c>
 8008844:	f851 cb04 	ldr.w	ip, [r1], #4
 8008848:	f847 cf04 	str.w	ip, [r7, #4]!
 800884c:	e7c2      	b.n	80087d4 <rshift+0x28>
 800884e:	4623      	mov	r3, r4
 8008850:	e7e0      	b.n	8008814 <rshift+0x68>

08008852 <__hexdig_fun>:
 8008852:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008856:	2b09      	cmp	r3, #9
 8008858:	d802      	bhi.n	8008860 <__hexdig_fun+0xe>
 800885a:	3820      	subs	r0, #32
 800885c:	b2c0      	uxtb	r0, r0
 800885e:	4770      	bx	lr
 8008860:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008864:	2b05      	cmp	r3, #5
 8008866:	d801      	bhi.n	800886c <__hexdig_fun+0x1a>
 8008868:	3847      	subs	r0, #71	@ 0x47
 800886a:	e7f7      	b.n	800885c <__hexdig_fun+0xa>
 800886c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008870:	2b05      	cmp	r3, #5
 8008872:	d801      	bhi.n	8008878 <__hexdig_fun+0x26>
 8008874:	3827      	subs	r0, #39	@ 0x27
 8008876:	e7f1      	b.n	800885c <__hexdig_fun+0xa>
 8008878:	2000      	movs	r0, #0
 800887a:	4770      	bx	lr

0800887c <__gethex>:
 800887c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008880:	468a      	mov	sl, r1
 8008882:	4690      	mov	r8, r2
 8008884:	b085      	sub	sp, #20
 8008886:	9302      	str	r3, [sp, #8]
 8008888:	680b      	ldr	r3, [r1, #0]
 800888a:	9001      	str	r0, [sp, #4]
 800888c:	1c9c      	adds	r4, r3, #2
 800888e:	46a1      	mov	r9, r4
 8008890:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008894:	2830      	cmp	r0, #48	@ 0x30
 8008896:	d0fa      	beq.n	800888e <__gethex+0x12>
 8008898:	eba9 0303 	sub.w	r3, r9, r3
 800889c:	f1a3 0b02 	sub.w	fp, r3, #2
 80088a0:	f7ff ffd7 	bl	8008852 <__hexdig_fun>
 80088a4:	4605      	mov	r5, r0
 80088a6:	2800      	cmp	r0, #0
 80088a8:	d168      	bne.n	800897c <__gethex+0x100>
 80088aa:	2201      	movs	r2, #1
 80088ac:	4648      	mov	r0, r9
 80088ae:	499f      	ldr	r1, [pc, #636]	@ (8008b2c <__gethex+0x2b0>)
 80088b0:	f7ff feff 	bl	80086b2 <strncmp>
 80088b4:	4607      	mov	r7, r0
 80088b6:	2800      	cmp	r0, #0
 80088b8:	d167      	bne.n	800898a <__gethex+0x10e>
 80088ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 80088be:	4626      	mov	r6, r4
 80088c0:	f7ff ffc7 	bl	8008852 <__hexdig_fun>
 80088c4:	2800      	cmp	r0, #0
 80088c6:	d062      	beq.n	800898e <__gethex+0x112>
 80088c8:	4623      	mov	r3, r4
 80088ca:	7818      	ldrb	r0, [r3, #0]
 80088cc:	4699      	mov	r9, r3
 80088ce:	2830      	cmp	r0, #48	@ 0x30
 80088d0:	f103 0301 	add.w	r3, r3, #1
 80088d4:	d0f9      	beq.n	80088ca <__gethex+0x4e>
 80088d6:	f7ff ffbc 	bl	8008852 <__hexdig_fun>
 80088da:	fab0 f580 	clz	r5, r0
 80088de:	f04f 0b01 	mov.w	fp, #1
 80088e2:	096d      	lsrs	r5, r5, #5
 80088e4:	464a      	mov	r2, r9
 80088e6:	4616      	mov	r6, r2
 80088e8:	7830      	ldrb	r0, [r6, #0]
 80088ea:	3201      	adds	r2, #1
 80088ec:	f7ff ffb1 	bl	8008852 <__hexdig_fun>
 80088f0:	2800      	cmp	r0, #0
 80088f2:	d1f8      	bne.n	80088e6 <__gethex+0x6a>
 80088f4:	2201      	movs	r2, #1
 80088f6:	4630      	mov	r0, r6
 80088f8:	498c      	ldr	r1, [pc, #560]	@ (8008b2c <__gethex+0x2b0>)
 80088fa:	f7ff feda 	bl	80086b2 <strncmp>
 80088fe:	2800      	cmp	r0, #0
 8008900:	d13f      	bne.n	8008982 <__gethex+0x106>
 8008902:	b944      	cbnz	r4, 8008916 <__gethex+0x9a>
 8008904:	1c74      	adds	r4, r6, #1
 8008906:	4622      	mov	r2, r4
 8008908:	4616      	mov	r6, r2
 800890a:	7830      	ldrb	r0, [r6, #0]
 800890c:	3201      	adds	r2, #1
 800890e:	f7ff ffa0 	bl	8008852 <__hexdig_fun>
 8008912:	2800      	cmp	r0, #0
 8008914:	d1f8      	bne.n	8008908 <__gethex+0x8c>
 8008916:	1ba4      	subs	r4, r4, r6
 8008918:	00a7      	lsls	r7, r4, #2
 800891a:	7833      	ldrb	r3, [r6, #0]
 800891c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008920:	2b50      	cmp	r3, #80	@ 0x50
 8008922:	d13e      	bne.n	80089a2 <__gethex+0x126>
 8008924:	7873      	ldrb	r3, [r6, #1]
 8008926:	2b2b      	cmp	r3, #43	@ 0x2b
 8008928:	d033      	beq.n	8008992 <__gethex+0x116>
 800892a:	2b2d      	cmp	r3, #45	@ 0x2d
 800892c:	d034      	beq.n	8008998 <__gethex+0x11c>
 800892e:	2400      	movs	r4, #0
 8008930:	1c71      	adds	r1, r6, #1
 8008932:	7808      	ldrb	r0, [r1, #0]
 8008934:	f7ff ff8d 	bl	8008852 <__hexdig_fun>
 8008938:	1e43      	subs	r3, r0, #1
 800893a:	b2db      	uxtb	r3, r3
 800893c:	2b18      	cmp	r3, #24
 800893e:	d830      	bhi.n	80089a2 <__gethex+0x126>
 8008940:	f1a0 0210 	sub.w	r2, r0, #16
 8008944:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008948:	f7ff ff83 	bl	8008852 <__hexdig_fun>
 800894c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008950:	fa5f fc8c 	uxtb.w	ip, ip
 8008954:	f1bc 0f18 	cmp.w	ip, #24
 8008958:	f04f 030a 	mov.w	r3, #10
 800895c:	d91e      	bls.n	800899c <__gethex+0x120>
 800895e:	b104      	cbz	r4, 8008962 <__gethex+0xe6>
 8008960:	4252      	negs	r2, r2
 8008962:	4417      	add	r7, r2
 8008964:	f8ca 1000 	str.w	r1, [sl]
 8008968:	b1ed      	cbz	r5, 80089a6 <__gethex+0x12a>
 800896a:	f1bb 0f00 	cmp.w	fp, #0
 800896e:	bf0c      	ite	eq
 8008970:	2506      	moveq	r5, #6
 8008972:	2500      	movne	r5, #0
 8008974:	4628      	mov	r0, r5
 8008976:	b005      	add	sp, #20
 8008978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897c:	2500      	movs	r5, #0
 800897e:	462c      	mov	r4, r5
 8008980:	e7b0      	b.n	80088e4 <__gethex+0x68>
 8008982:	2c00      	cmp	r4, #0
 8008984:	d1c7      	bne.n	8008916 <__gethex+0x9a>
 8008986:	4627      	mov	r7, r4
 8008988:	e7c7      	b.n	800891a <__gethex+0x9e>
 800898a:	464e      	mov	r6, r9
 800898c:	462f      	mov	r7, r5
 800898e:	2501      	movs	r5, #1
 8008990:	e7c3      	b.n	800891a <__gethex+0x9e>
 8008992:	2400      	movs	r4, #0
 8008994:	1cb1      	adds	r1, r6, #2
 8008996:	e7cc      	b.n	8008932 <__gethex+0xb6>
 8008998:	2401      	movs	r4, #1
 800899a:	e7fb      	b.n	8008994 <__gethex+0x118>
 800899c:	fb03 0002 	mla	r0, r3, r2, r0
 80089a0:	e7ce      	b.n	8008940 <__gethex+0xc4>
 80089a2:	4631      	mov	r1, r6
 80089a4:	e7de      	b.n	8008964 <__gethex+0xe8>
 80089a6:	4629      	mov	r1, r5
 80089a8:	eba6 0309 	sub.w	r3, r6, r9
 80089ac:	3b01      	subs	r3, #1
 80089ae:	2b07      	cmp	r3, #7
 80089b0:	dc0a      	bgt.n	80089c8 <__gethex+0x14c>
 80089b2:	9801      	ldr	r0, [sp, #4]
 80089b4:	f7fd ff9e 	bl	80068f4 <_Balloc>
 80089b8:	4604      	mov	r4, r0
 80089ba:	b940      	cbnz	r0, 80089ce <__gethex+0x152>
 80089bc:	4602      	mov	r2, r0
 80089be:	21e4      	movs	r1, #228	@ 0xe4
 80089c0:	4b5b      	ldr	r3, [pc, #364]	@ (8008b30 <__gethex+0x2b4>)
 80089c2:	485c      	ldr	r0, [pc, #368]	@ (8008b34 <__gethex+0x2b8>)
 80089c4:	f7ff fec0 	bl	8008748 <__assert_func>
 80089c8:	3101      	adds	r1, #1
 80089ca:	105b      	asrs	r3, r3, #1
 80089cc:	e7ef      	b.n	80089ae <__gethex+0x132>
 80089ce:	2300      	movs	r3, #0
 80089d0:	f100 0a14 	add.w	sl, r0, #20
 80089d4:	4655      	mov	r5, sl
 80089d6:	469b      	mov	fp, r3
 80089d8:	45b1      	cmp	r9, r6
 80089da:	d337      	bcc.n	8008a4c <__gethex+0x1d0>
 80089dc:	f845 bb04 	str.w	fp, [r5], #4
 80089e0:	eba5 050a 	sub.w	r5, r5, sl
 80089e4:	10ad      	asrs	r5, r5, #2
 80089e6:	6125      	str	r5, [r4, #16]
 80089e8:	4658      	mov	r0, fp
 80089ea:	f7fe f875 	bl	8006ad8 <__hi0bits>
 80089ee:	016d      	lsls	r5, r5, #5
 80089f0:	f8d8 6000 	ldr.w	r6, [r8]
 80089f4:	1a2d      	subs	r5, r5, r0
 80089f6:	42b5      	cmp	r5, r6
 80089f8:	dd54      	ble.n	8008aa4 <__gethex+0x228>
 80089fa:	1bad      	subs	r5, r5, r6
 80089fc:	4629      	mov	r1, r5
 80089fe:	4620      	mov	r0, r4
 8008a00:	f7fe fbfd 	bl	80071fe <__any_on>
 8008a04:	4681      	mov	r9, r0
 8008a06:	b178      	cbz	r0, 8008a28 <__gethex+0x1ac>
 8008a08:	f04f 0901 	mov.w	r9, #1
 8008a0c:	1e6b      	subs	r3, r5, #1
 8008a0e:	1159      	asrs	r1, r3, #5
 8008a10:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008a14:	f003 021f 	and.w	r2, r3, #31
 8008a18:	fa09 f202 	lsl.w	r2, r9, r2
 8008a1c:	420a      	tst	r2, r1
 8008a1e:	d003      	beq.n	8008a28 <__gethex+0x1ac>
 8008a20:	454b      	cmp	r3, r9
 8008a22:	dc36      	bgt.n	8008a92 <__gethex+0x216>
 8008a24:	f04f 0902 	mov.w	r9, #2
 8008a28:	4629      	mov	r1, r5
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f7ff febe 	bl	80087ac <rshift>
 8008a30:	442f      	add	r7, r5
 8008a32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a36:	42bb      	cmp	r3, r7
 8008a38:	da42      	bge.n	8008ac0 <__gethex+0x244>
 8008a3a:	4621      	mov	r1, r4
 8008a3c:	9801      	ldr	r0, [sp, #4]
 8008a3e:	f7fd ff99 	bl	8006974 <_Bfree>
 8008a42:	2300      	movs	r3, #0
 8008a44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a46:	25a3      	movs	r5, #163	@ 0xa3
 8008a48:	6013      	str	r3, [r2, #0]
 8008a4a:	e793      	b.n	8008974 <__gethex+0xf8>
 8008a4c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008a50:	2a2e      	cmp	r2, #46	@ 0x2e
 8008a52:	d012      	beq.n	8008a7a <__gethex+0x1fe>
 8008a54:	2b20      	cmp	r3, #32
 8008a56:	d104      	bne.n	8008a62 <__gethex+0x1e6>
 8008a58:	f845 bb04 	str.w	fp, [r5], #4
 8008a5c:	f04f 0b00 	mov.w	fp, #0
 8008a60:	465b      	mov	r3, fp
 8008a62:	7830      	ldrb	r0, [r6, #0]
 8008a64:	9303      	str	r3, [sp, #12]
 8008a66:	f7ff fef4 	bl	8008852 <__hexdig_fun>
 8008a6a:	9b03      	ldr	r3, [sp, #12]
 8008a6c:	f000 000f 	and.w	r0, r0, #15
 8008a70:	4098      	lsls	r0, r3
 8008a72:	ea4b 0b00 	orr.w	fp, fp, r0
 8008a76:	3304      	adds	r3, #4
 8008a78:	e7ae      	b.n	80089d8 <__gethex+0x15c>
 8008a7a:	45b1      	cmp	r9, r6
 8008a7c:	d8ea      	bhi.n	8008a54 <__gethex+0x1d8>
 8008a7e:	2201      	movs	r2, #1
 8008a80:	4630      	mov	r0, r6
 8008a82:	492a      	ldr	r1, [pc, #168]	@ (8008b2c <__gethex+0x2b0>)
 8008a84:	9303      	str	r3, [sp, #12]
 8008a86:	f7ff fe14 	bl	80086b2 <strncmp>
 8008a8a:	9b03      	ldr	r3, [sp, #12]
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	d1e1      	bne.n	8008a54 <__gethex+0x1d8>
 8008a90:	e7a2      	b.n	80089d8 <__gethex+0x15c>
 8008a92:	4620      	mov	r0, r4
 8008a94:	1ea9      	subs	r1, r5, #2
 8008a96:	f7fe fbb2 	bl	80071fe <__any_on>
 8008a9a:	2800      	cmp	r0, #0
 8008a9c:	d0c2      	beq.n	8008a24 <__gethex+0x1a8>
 8008a9e:	f04f 0903 	mov.w	r9, #3
 8008aa2:	e7c1      	b.n	8008a28 <__gethex+0x1ac>
 8008aa4:	da09      	bge.n	8008aba <__gethex+0x23e>
 8008aa6:	1b75      	subs	r5, r6, r5
 8008aa8:	4621      	mov	r1, r4
 8008aaa:	462a      	mov	r2, r5
 8008aac:	9801      	ldr	r0, [sp, #4]
 8008aae:	f7fe f977 	bl	8006da0 <__lshift>
 8008ab2:	4604      	mov	r4, r0
 8008ab4:	1b7f      	subs	r7, r7, r5
 8008ab6:	f100 0a14 	add.w	sl, r0, #20
 8008aba:	f04f 0900 	mov.w	r9, #0
 8008abe:	e7b8      	b.n	8008a32 <__gethex+0x1b6>
 8008ac0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008ac4:	42bd      	cmp	r5, r7
 8008ac6:	dd6f      	ble.n	8008ba8 <__gethex+0x32c>
 8008ac8:	1bed      	subs	r5, r5, r7
 8008aca:	42ae      	cmp	r6, r5
 8008acc:	dc34      	bgt.n	8008b38 <__gethex+0x2bc>
 8008ace:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ad2:	2b02      	cmp	r3, #2
 8008ad4:	d022      	beq.n	8008b1c <__gethex+0x2a0>
 8008ad6:	2b03      	cmp	r3, #3
 8008ad8:	d024      	beq.n	8008b24 <__gethex+0x2a8>
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d115      	bne.n	8008b0a <__gethex+0x28e>
 8008ade:	42ae      	cmp	r6, r5
 8008ae0:	d113      	bne.n	8008b0a <__gethex+0x28e>
 8008ae2:	2e01      	cmp	r6, #1
 8008ae4:	d10b      	bne.n	8008afe <__gethex+0x282>
 8008ae6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008aea:	9a02      	ldr	r2, [sp, #8]
 8008aec:	2562      	movs	r5, #98	@ 0x62
 8008aee:	6013      	str	r3, [r2, #0]
 8008af0:	2301      	movs	r3, #1
 8008af2:	6123      	str	r3, [r4, #16]
 8008af4:	f8ca 3000 	str.w	r3, [sl]
 8008af8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008afa:	601c      	str	r4, [r3, #0]
 8008afc:	e73a      	b.n	8008974 <__gethex+0xf8>
 8008afe:	4620      	mov	r0, r4
 8008b00:	1e71      	subs	r1, r6, #1
 8008b02:	f7fe fb7c 	bl	80071fe <__any_on>
 8008b06:	2800      	cmp	r0, #0
 8008b08:	d1ed      	bne.n	8008ae6 <__gethex+0x26a>
 8008b0a:	4621      	mov	r1, r4
 8008b0c:	9801      	ldr	r0, [sp, #4]
 8008b0e:	f7fd ff31 	bl	8006974 <_Bfree>
 8008b12:	2300      	movs	r3, #0
 8008b14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b16:	2550      	movs	r5, #80	@ 0x50
 8008b18:	6013      	str	r3, [r2, #0]
 8008b1a:	e72b      	b.n	8008974 <__gethex+0xf8>
 8008b1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d1f3      	bne.n	8008b0a <__gethex+0x28e>
 8008b22:	e7e0      	b.n	8008ae6 <__gethex+0x26a>
 8008b24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1dd      	bne.n	8008ae6 <__gethex+0x26a>
 8008b2a:	e7ee      	b.n	8008b0a <__gethex+0x28e>
 8008b2c:	0800aff0 	.word	0x0800aff0
 8008b30:	0800ae87 	.word	0x0800ae87
 8008b34:	0800b19e 	.word	0x0800b19e
 8008b38:	1e6f      	subs	r7, r5, #1
 8008b3a:	f1b9 0f00 	cmp.w	r9, #0
 8008b3e:	d130      	bne.n	8008ba2 <__gethex+0x326>
 8008b40:	b127      	cbz	r7, 8008b4c <__gethex+0x2d0>
 8008b42:	4639      	mov	r1, r7
 8008b44:	4620      	mov	r0, r4
 8008b46:	f7fe fb5a 	bl	80071fe <__any_on>
 8008b4a:	4681      	mov	r9, r0
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	4629      	mov	r1, r5
 8008b50:	1b76      	subs	r6, r6, r5
 8008b52:	2502      	movs	r5, #2
 8008b54:	117a      	asrs	r2, r7, #5
 8008b56:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008b5a:	f007 071f 	and.w	r7, r7, #31
 8008b5e:	40bb      	lsls	r3, r7
 8008b60:	4213      	tst	r3, r2
 8008b62:	4620      	mov	r0, r4
 8008b64:	bf18      	it	ne
 8008b66:	f049 0902 	orrne.w	r9, r9, #2
 8008b6a:	f7ff fe1f 	bl	80087ac <rshift>
 8008b6e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008b72:	f1b9 0f00 	cmp.w	r9, #0
 8008b76:	d047      	beq.n	8008c08 <__gethex+0x38c>
 8008b78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008b7c:	2b02      	cmp	r3, #2
 8008b7e:	d015      	beq.n	8008bac <__gethex+0x330>
 8008b80:	2b03      	cmp	r3, #3
 8008b82:	d017      	beq.n	8008bb4 <__gethex+0x338>
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d109      	bne.n	8008b9c <__gethex+0x320>
 8008b88:	f019 0f02 	tst.w	r9, #2
 8008b8c:	d006      	beq.n	8008b9c <__gethex+0x320>
 8008b8e:	f8da 3000 	ldr.w	r3, [sl]
 8008b92:	ea49 0903 	orr.w	r9, r9, r3
 8008b96:	f019 0f01 	tst.w	r9, #1
 8008b9a:	d10e      	bne.n	8008bba <__gethex+0x33e>
 8008b9c:	f045 0510 	orr.w	r5, r5, #16
 8008ba0:	e032      	b.n	8008c08 <__gethex+0x38c>
 8008ba2:	f04f 0901 	mov.w	r9, #1
 8008ba6:	e7d1      	b.n	8008b4c <__gethex+0x2d0>
 8008ba8:	2501      	movs	r5, #1
 8008baa:	e7e2      	b.n	8008b72 <__gethex+0x2f6>
 8008bac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bae:	f1c3 0301 	rsb	r3, r3, #1
 8008bb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008bb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d0f0      	beq.n	8008b9c <__gethex+0x320>
 8008bba:	f04f 0c00 	mov.w	ip, #0
 8008bbe:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008bc2:	f104 0314 	add.w	r3, r4, #20
 8008bc6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008bca:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bd4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008bd8:	d01b      	beq.n	8008c12 <__gethex+0x396>
 8008bda:	3201      	adds	r2, #1
 8008bdc:	6002      	str	r2, [r0, #0]
 8008bde:	2d02      	cmp	r5, #2
 8008be0:	f104 0314 	add.w	r3, r4, #20
 8008be4:	d13c      	bne.n	8008c60 <__gethex+0x3e4>
 8008be6:	f8d8 2000 	ldr.w	r2, [r8]
 8008bea:	3a01      	subs	r2, #1
 8008bec:	42b2      	cmp	r2, r6
 8008bee:	d109      	bne.n	8008c04 <__gethex+0x388>
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	1171      	asrs	r1, r6, #5
 8008bf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008bf8:	f006 061f 	and.w	r6, r6, #31
 8008bfc:	fa02 f606 	lsl.w	r6, r2, r6
 8008c00:	421e      	tst	r6, r3
 8008c02:	d13a      	bne.n	8008c7a <__gethex+0x3fe>
 8008c04:	f045 0520 	orr.w	r5, r5, #32
 8008c08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c0a:	601c      	str	r4, [r3, #0]
 8008c0c:	9b02      	ldr	r3, [sp, #8]
 8008c0e:	601f      	str	r7, [r3, #0]
 8008c10:	e6b0      	b.n	8008974 <__gethex+0xf8>
 8008c12:	4299      	cmp	r1, r3
 8008c14:	f843 cc04 	str.w	ip, [r3, #-4]
 8008c18:	d8d9      	bhi.n	8008bce <__gethex+0x352>
 8008c1a:	68a3      	ldr	r3, [r4, #8]
 8008c1c:	459b      	cmp	fp, r3
 8008c1e:	db17      	blt.n	8008c50 <__gethex+0x3d4>
 8008c20:	6861      	ldr	r1, [r4, #4]
 8008c22:	9801      	ldr	r0, [sp, #4]
 8008c24:	3101      	adds	r1, #1
 8008c26:	f7fd fe65 	bl	80068f4 <_Balloc>
 8008c2a:	4681      	mov	r9, r0
 8008c2c:	b918      	cbnz	r0, 8008c36 <__gethex+0x3ba>
 8008c2e:	4602      	mov	r2, r0
 8008c30:	2184      	movs	r1, #132	@ 0x84
 8008c32:	4b19      	ldr	r3, [pc, #100]	@ (8008c98 <__gethex+0x41c>)
 8008c34:	e6c5      	b.n	80089c2 <__gethex+0x146>
 8008c36:	6922      	ldr	r2, [r4, #16]
 8008c38:	f104 010c 	add.w	r1, r4, #12
 8008c3c:	3202      	adds	r2, #2
 8008c3e:	0092      	lsls	r2, r2, #2
 8008c40:	300c      	adds	r0, #12
 8008c42:	f7fc fef6 	bl	8005a32 <memcpy>
 8008c46:	4621      	mov	r1, r4
 8008c48:	9801      	ldr	r0, [sp, #4]
 8008c4a:	f7fd fe93 	bl	8006974 <_Bfree>
 8008c4e:	464c      	mov	r4, r9
 8008c50:	6923      	ldr	r3, [r4, #16]
 8008c52:	1c5a      	adds	r2, r3, #1
 8008c54:	6122      	str	r2, [r4, #16]
 8008c56:	2201      	movs	r2, #1
 8008c58:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c5c:	615a      	str	r2, [r3, #20]
 8008c5e:	e7be      	b.n	8008bde <__gethex+0x362>
 8008c60:	6922      	ldr	r2, [r4, #16]
 8008c62:	455a      	cmp	r2, fp
 8008c64:	dd0b      	ble.n	8008c7e <__gethex+0x402>
 8008c66:	2101      	movs	r1, #1
 8008c68:	4620      	mov	r0, r4
 8008c6a:	f7ff fd9f 	bl	80087ac <rshift>
 8008c6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c72:	3701      	adds	r7, #1
 8008c74:	42bb      	cmp	r3, r7
 8008c76:	f6ff aee0 	blt.w	8008a3a <__gethex+0x1be>
 8008c7a:	2501      	movs	r5, #1
 8008c7c:	e7c2      	b.n	8008c04 <__gethex+0x388>
 8008c7e:	f016 061f 	ands.w	r6, r6, #31
 8008c82:	d0fa      	beq.n	8008c7a <__gethex+0x3fe>
 8008c84:	4453      	add	r3, sl
 8008c86:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008c8a:	f7fd ff25 	bl	8006ad8 <__hi0bits>
 8008c8e:	f1c6 0620 	rsb	r6, r6, #32
 8008c92:	42b0      	cmp	r0, r6
 8008c94:	dbe7      	blt.n	8008c66 <__gethex+0x3ea>
 8008c96:	e7f0      	b.n	8008c7a <__gethex+0x3fe>
 8008c98:	0800ae87 	.word	0x0800ae87

08008c9c <L_shift>:
 8008c9c:	f1c2 0208 	rsb	r2, r2, #8
 8008ca0:	0092      	lsls	r2, r2, #2
 8008ca2:	b570      	push	{r4, r5, r6, lr}
 8008ca4:	f1c2 0620 	rsb	r6, r2, #32
 8008ca8:	6843      	ldr	r3, [r0, #4]
 8008caa:	6804      	ldr	r4, [r0, #0]
 8008cac:	fa03 f506 	lsl.w	r5, r3, r6
 8008cb0:	432c      	orrs	r4, r5
 8008cb2:	40d3      	lsrs	r3, r2
 8008cb4:	6004      	str	r4, [r0, #0]
 8008cb6:	f840 3f04 	str.w	r3, [r0, #4]!
 8008cba:	4288      	cmp	r0, r1
 8008cbc:	d3f4      	bcc.n	8008ca8 <L_shift+0xc>
 8008cbe:	bd70      	pop	{r4, r5, r6, pc}

08008cc0 <__match>:
 8008cc0:	b530      	push	{r4, r5, lr}
 8008cc2:	6803      	ldr	r3, [r0, #0]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cca:	b914      	cbnz	r4, 8008cd2 <__match+0x12>
 8008ccc:	6003      	str	r3, [r0, #0]
 8008cce:	2001      	movs	r0, #1
 8008cd0:	bd30      	pop	{r4, r5, pc}
 8008cd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cd6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008cda:	2d19      	cmp	r5, #25
 8008cdc:	bf98      	it	ls
 8008cde:	3220      	addls	r2, #32
 8008ce0:	42a2      	cmp	r2, r4
 8008ce2:	d0f0      	beq.n	8008cc6 <__match+0x6>
 8008ce4:	2000      	movs	r0, #0
 8008ce6:	e7f3      	b.n	8008cd0 <__match+0x10>

08008ce8 <__hexnan>:
 8008ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cec:	2500      	movs	r5, #0
 8008cee:	680b      	ldr	r3, [r1, #0]
 8008cf0:	4682      	mov	sl, r0
 8008cf2:	115e      	asrs	r6, r3, #5
 8008cf4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008cf8:	f013 031f 	ands.w	r3, r3, #31
 8008cfc:	bf18      	it	ne
 8008cfe:	3604      	addne	r6, #4
 8008d00:	1f37      	subs	r7, r6, #4
 8008d02:	4690      	mov	r8, r2
 8008d04:	46b9      	mov	r9, r7
 8008d06:	463c      	mov	r4, r7
 8008d08:	46ab      	mov	fp, r5
 8008d0a:	b087      	sub	sp, #28
 8008d0c:	6801      	ldr	r1, [r0, #0]
 8008d0e:	9301      	str	r3, [sp, #4]
 8008d10:	f846 5c04 	str.w	r5, [r6, #-4]
 8008d14:	9502      	str	r5, [sp, #8]
 8008d16:	784a      	ldrb	r2, [r1, #1]
 8008d18:	1c4b      	adds	r3, r1, #1
 8008d1a:	9303      	str	r3, [sp, #12]
 8008d1c:	b342      	cbz	r2, 8008d70 <__hexnan+0x88>
 8008d1e:	4610      	mov	r0, r2
 8008d20:	9105      	str	r1, [sp, #20]
 8008d22:	9204      	str	r2, [sp, #16]
 8008d24:	f7ff fd95 	bl	8008852 <__hexdig_fun>
 8008d28:	2800      	cmp	r0, #0
 8008d2a:	d151      	bne.n	8008dd0 <__hexnan+0xe8>
 8008d2c:	9a04      	ldr	r2, [sp, #16]
 8008d2e:	9905      	ldr	r1, [sp, #20]
 8008d30:	2a20      	cmp	r2, #32
 8008d32:	d818      	bhi.n	8008d66 <__hexnan+0x7e>
 8008d34:	9b02      	ldr	r3, [sp, #8]
 8008d36:	459b      	cmp	fp, r3
 8008d38:	dd13      	ble.n	8008d62 <__hexnan+0x7a>
 8008d3a:	454c      	cmp	r4, r9
 8008d3c:	d206      	bcs.n	8008d4c <__hexnan+0x64>
 8008d3e:	2d07      	cmp	r5, #7
 8008d40:	dc04      	bgt.n	8008d4c <__hexnan+0x64>
 8008d42:	462a      	mov	r2, r5
 8008d44:	4649      	mov	r1, r9
 8008d46:	4620      	mov	r0, r4
 8008d48:	f7ff ffa8 	bl	8008c9c <L_shift>
 8008d4c:	4544      	cmp	r4, r8
 8008d4e:	d952      	bls.n	8008df6 <__hexnan+0x10e>
 8008d50:	2300      	movs	r3, #0
 8008d52:	f1a4 0904 	sub.w	r9, r4, #4
 8008d56:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d5a:	461d      	mov	r5, r3
 8008d5c:	464c      	mov	r4, r9
 8008d5e:	f8cd b008 	str.w	fp, [sp, #8]
 8008d62:	9903      	ldr	r1, [sp, #12]
 8008d64:	e7d7      	b.n	8008d16 <__hexnan+0x2e>
 8008d66:	2a29      	cmp	r2, #41	@ 0x29
 8008d68:	d157      	bne.n	8008e1a <__hexnan+0x132>
 8008d6a:	3102      	adds	r1, #2
 8008d6c:	f8ca 1000 	str.w	r1, [sl]
 8008d70:	f1bb 0f00 	cmp.w	fp, #0
 8008d74:	d051      	beq.n	8008e1a <__hexnan+0x132>
 8008d76:	454c      	cmp	r4, r9
 8008d78:	d206      	bcs.n	8008d88 <__hexnan+0xa0>
 8008d7a:	2d07      	cmp	r5, #7
 8008d7c:	dc04      	bgt.n	8008d88 <__hexnan+0xa0>
 8008d7e:	462a      	mov	r2, r5
 8008d80:	4649      	mov	r1, r9
 8008d82:	4620      	mov	r0, r4
 8008d84:	f7ff ff8a 	bl	8008c9c <L_shift>
 8008d88:	4544      	cmp	r4, r8
 8008d8a:	d936      	bls.n	8008dfa <__hexnan+0x112>
 8008d8c:	4623      	mov	r3, r4
 8008d8e:	f1a8 0204 	sub.w	r2, r8, #4
 8008d92:	f853 1b04 	ldr.w	r1, [r3], #4
 8008d96:	429f      	cmp	r7, r3
 8008d98:	f842 1f04 	str.w	r1, [r2, #4]!
 8008d9c:	d2f9      	bcs.n	8008d92 <__hexnan+0xaa>
 8008d9e:	1b3b      	subs	r3, r7, r4
 8008da0:	f023 0303 	bic.w	r3, r3, #3
 8008da4:	3304      	adds	r3, #4
 8008da6:	3401      	adds	r4, #1
 8008da8:	3e03      	subs	r6, #3
 8008daa:	42b4      	cmp	r4, r6
 8008dac:	bf88      	it	hi
 8008dae:	2304      	movhi	r3, #4
 8008db0:	2200      	movs	r2, #0
 8008db2:	4443      	add	r3, r8
 8008db4:	f843 2b04 	str.w	r2, [r3], #4
 8008db8:	429f      	cmp	r7, r3
 8008dba:	d2fb      	bcs.n	8008db4 <__hexnan+0xcc>
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	b91b      	cbnz	r3, 8008dc8 <__hexnan+0xe0>
 8008dc0:	4547      	cmp	r7, r8
 8008dc2:	d128      	bne.n	8008e16 <__hexnan+0x12e>
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	603b      	str	r3, [r7, #0]
 8008dc8:	2005      	movs	r0, #5
 8008dca:	b007      	add	sp, #28
 8008dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dd0:	3501      	adds	r5, #1
 8008dd2:	2d08      	cmp	r5, #8
 8008dd4:	f10b 0b01 	add.w	fp, fp, #1
 8008dd8:	dd06      	ble.n	8008de8 <__hexnan+0x100>
 8008dda:	4544      	cmp	r4, r8
 8008ddc:	d9c1      	bls.n	8008d62 <__hexnan+0x7a>
 8008dde:	2300      	movs	r3, #0
 8008de0:	2501      	movs	r5, #1
 8008de2:	f844 3c04 	str.w	r3, [r4, #-4]
 8008de6:	3c04      	subs	r4, #4
 8008de8:	6822      	ldr	r2, [r4, #0]
 8008dea:	f000 000f 	and.w	r0, r0, #15
 8008dee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008df2:	6020      	str	r0, [r4, #0]
 8008df4:	e7b5      	b.n	8008d62 <__hexnan+0x7a>
 8008df6:	2508      	movs	r5, #8
 8008df8:	e7b3      	b.n	8008d62 <__hexnan+0x7a>
 8008dfa:	9b01      	ldr	r3, [sp, #4]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d0dd      	beq.n	8008dbc <__hexnan+0xd4>
 8008e00:	f04f 32ff 	mov.w	r2, #4294967295
 8008e04:	f1c3 0320 	rsb	r3, r3, #32
 8008e08:	40da      	lsrs	r2, r3
 8008e0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008e0e:	4013      	ands	r3, r2
 8008e10:	f846 3c04 	str.w	r3, [r6, #-4]
 8008e14:	e7d2      	b.n	8008dbc <__hexnan+0xd4>
 8008e16:	3f04      	subs	r7, #4
 8008e18:	e7d0      	b.n	8008dbc <__hexnan+0xd4>
 8008e1a:	2004      	movs	r0, #4
 8008e1c:	e7d5      	b.n	8008dca <__hexnan+0xe2>

08008e1e <__ascii_mbtowc>:
 8008e1e:	b082      	sub	sp, #8
 8008e20:	b901      	cbnz	r1, 8008e24 <__ascii_mbtowc+0x6>
 8008e22:	a901      	add	r1, sp, #4
 8008e24:	b142      	cbz	r2, 8008e38 <__ascii_mbtowc+0x1a>
 8008e26:	b14b      	cbz	r3, 8008e3c <__ascii_mbtowc+0x1e>
 8008e28:	7813      	ldrb	r3, [r2, #0]
 8008e2a:	600b      	str	r3, [r1, #0]
 8008e2c:	7812      	ldrb	r2, [r2, #0]
 8008e2e:	1e10      	subs	r0, r2, #0
 8008e30:	bf18      	it	ne
 8008e32:	2001      	movne	r0, #1
 8008e34:	b002      	add	sp, #8
 8008e36:	4770      	bx	lr
 8008e38:	4610      	mov	r0, r2
 8008e3a:	e7fb      	b.n	8008e34 <__ascii_mbtowc+0x16>
 8008e3c:	f06f 0001 	mvn.w	r0, #1
 8008e40:	e7f8      	b.n	8008e34 <__ascii_mbtowc+0x16>

08008e42 <_realloc_r>:
 8008e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e46:	4680      	mov	r8, r0
 8008e48:	4615      	mov	r5, r2
 8008e4a:	460c      	mov	r4, r1
 8008e4c:	b921      	cbnz	r1, 8008e58 <_realloc_r+0x16>
 8008e4e:	4611      	mov	r1, r2
 8008e50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e54:	f7fd bcc2 	b.w	80067dc <_malloc_r>
 8008e58:	b92a      	cbnz	r2, 8008e66 <_realloc_r+0x24>
 8008e5a:	f7fd fc4d 	bl	80066f8 <_free_r>
 8008e5e:	2400      	movs	r4, #0
 8008e60:	4620      	mov	r0, r4
 8008e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e66:	f000 f840 	bl	8008eea <_malloc_usable_size_r>
 8008e6a:	4285      	cmp	r5, r0
 8008e6c:	4606      	mov	r6, r0
 8008e6e:	d802      	bhi.n	8008e76 <_realloc_r+0x34>
 8008e70:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008e74:	d8f4      	bhi.n	8008e60 <_realloc_r+0x1e>
 8008e76:	4629      	mov	r1, r5
 8008e78:	4640      	mov	r0, r8
 8008e7a:	f7fd fcaf 	bl	80067dc <_malloc_r>
 8008e7e:	4607      	mov	r7, r0
 8008e80:	2800      	cmp	r0, #0
 8008e82:	d0ec      	beq.n	8008e5e <_realloc_r+0x1c>
 8008e84:	42b5      	cmp	r5, r6
 8008e86:	462a      	mov	r2, r5
 8008e88:	4621      	mov	r1, r4
 8008e8a:	bf28      	it	cs
 8008e8c:	4632      	movcs	r2, r6
 8008e8e:	f7fc fdd0 	bl	8005a32 <memcpy>
 8008e92:	4621      	mov	r1, r4
 8008e94:	4640      	mov	r0, r8
 8008e96:	f7fd fc2f 	bl	80066f8 <_free_r>
 8008e9a:	463c      	mov	r4, r7
 8008e9c:	e7e0      	b.n	8008e60 <_realloc_r+0x1e>

08008e9e <__ascii_wctomb>:
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	4608      	mov	r0, r1
 8008ea2:	b141      	cbz	r1, 8008eb6 <__ascii_wctomb+0x18>
 8008ea4:	2aff      	cmp	r2, #255	@ 0xff
 8008ea6:	d904      	bls.n	8008eb2 <__ascii_wctomb+0x14>
 8008ea8:	228a      	movs	r2, #138	@ 0x8a
 8008eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8008eae:	601a      	str	r2, [r3, #0]
 8008eb0:	4770      	bx	lr
 8008eb2:	2001      	movs	r0, #1
 8008eb4:	700a      	strb	r2, [r1, #0]
 8008eb6:	4770      	bx	lr

08008eb8 <fiprintf>:
 8008eb8:	b40e      	push	{r1, r2, r3}
 8008eba:	b503      	push	{r0, r1, lr}
 8008ebc:	4601      	mov	r1, r0
 8008ebe:	ab03      	add	r3, sp, #12
 8008ec0:	4805      	ldr	r0, [pc, #20]	@ (8008ed8 <fiprintf+0x20>)
 8008ec2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ec6:	6800      	ldr	r0, [r0, #0]
 8008ec8:	9301      	str	r3, [sp, #4]
 8008eca:	f7ff f9b7 	bl	800823c <_vfiprintf_r>
 8008ece:	b002      	add	sp, #8
 8008ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ed4:	b003      	add	sp, #12
 8008ed6:	4770      	bx	lr
 8008ed8:	2000003c 	.word	0x2000003c

08008edc <abort>:
 8008edc:	2006      	movs	r0, #6
 8008ede:	b508      	push	{r3, lr}
 8008ee0:	f000 f834 	bl	8008f4c <raise>
 8008ee4:	2001      	movs	r0, #1
 8008ee6:	f7f8 fca2 	bl	800182e <_exit>

08008eea <_malloc_usable_size_r>:
 8008eea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008eee:	1f18      	subs	r0, r3, #4
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	bfbc      	itt	lt
 8008ef4:	580b      	ldrlt	r3, [r1, r0]
 8008ef6:	18c0      	addlt	r0, r0, r3
 8008ef8:	4770      	bx	lr

08008efa <_raise_r>:
 8008efa:	291f      	cmp	r1, #31
 8008efc:	b538      	push	{r3, r4, r5, lr}
 8008efe:	4605      	mov	r5, r0
 8008f00:	460c      	mov	r4, r1
 8008f02:	d904      	bls.n	8008f0e <_raise_r+0x14>
 8008f04:	2316      	movs	r3, #22
 8008f06:	6003      	str	r3, [r0, #0]
 8008f08:	f04f 30ff 	mov.w	r0, #4294967295
 8008f0c:	bd38      	pop	{r3, r4, r5, pc}
 8008f0e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f10:	b112      	cbz	r2, 8008f18 <_raise_r+0x1e>
 8008f12:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f16:	b94b      	cbnz	r3, 8008f2c <_raise_r+0x32>
 8008f18:	4628      	mov	r0, r5
 8008f1a:	f000 f831 	bl	8008f80 <_getpid_r>
 8008f1e:	4622      	mov	r2, r4
 8008f20:	4601      	mov	r1, r0
 8008f22:	4628      	mov	r0, r5
 8008f24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f28:	f000 b818 	b.w	8008f5c <_kill_r>
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d00a      	beq.n	8008f46 <_raise_r+0x4c>
 8008f30:	1c59      	adds	r1, r3, #1
 8008f32:	d103      	bne.n	8008f3c <_raise_r+0x42>
 8008f34:	2316      	movs	r3, #22
 8008f36:	6003      	str	r3, [r0, #0]
 8008f38:	2001      	movs	r0, #1
 8008f3a:	e7e7      	b.n	8008f0c <_raise_r+0x12>
 8008f3c:	2100      	movs	r1, #0
 8008f3e:	4620      	mov	r0, r4
 8008f40:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f44:	4798      	blx	r3
 8008f46:	2000      	movs	r0, #0
 8008f48:	e7e0      	b.n	8008f0c <_raise_r+0x12>
	...

08008f4c <raise>:
 8008f4c:	4b02      	ldr	r3, [pc, #8]	@ (8008f58 <raise+0xc>)
 8008f4e:	4601      	mov	r1, r0
 8008f50:	6818      	ldr	r0, [r3, #0]
 8008f52:	f7ff bfd2 	b.w	8008efa <_raise_r>
 8008f56:	bf00      	nop
 8008f58:	2000003c 	.word	0x2000003c

08008f5c <_kill_r>:
 8008f5c:	b538      	push	{r3, r4, r5, lr}
 8008f5e:	2300      	movs	r3, #0
 8008f60:	4d06      	ldr	r5, [pc, #24]	@ (8008f7c <_kill_r+0x20>)
 8008f62:	4604      	mov	r4, r0
 8008f64:	4608      	mov	r0, r1
 8008f66:	4611      	mov	r1, r2
 8008f68:	602b      	str	r3, [r5, #0]
 8008f6a:	f7f8 fc50 	bl	800180e <_kill>
 8008f6e:	1c43      	adds	r3, r0, #1
 8008f70:	d102      	bne.n	8008f78 <_kill_r+0x1c>
 8008f72:	682b      	ldr	r3, [r5, #0]
 8008f74:	b103      	cbz	r3, 8008f78 <_kill_r+0x1c>
 8008f76:	6023      	str	r3, [r4, #0]
 8008f78:	bd38      	pop	{r3, r4, r5, pc}
 8008f7a:	bf00      	nop
 8008f7c:	200044b4 	.word	0x200044b4

08008f80 <_getpid_r>:
 8008f80:	f7f8 bc3e 	b.w	8001800 <_getpid>

08008f84 <log10f>:
 8008f84:	b538      	push	{r3, r4, r5, lr}
 8008f86:	4604      	mov	r4, r0
 8008f88:	f000 f904 	bl	8009194 <__ieee754_log10f>
 8008f8c:	4621      	mov	r1, r4
 8008f8e:	4605      	mov	r5, r0
 8008f90:	4620      	mov	r0, r4
 8008f92:	f7f8 f8bd 	bl	8001110 <__aeabi_fcmpun>
 8008f96:	b970      	cbnz	r0, 8008fb6 <log10f+0x32>
 8008f98:	2100      	movs	r1, #0
 8008f9a:	4620      	mov	r0, r4
 8008f9c:	f7f8 f89a 	bl	80010d4 <__aeabi_fcmple>
 8008fa0:	b148      	cbz	r0, 8008fb6 <log10f+0x32>
 8008fa2:	2100      	movs	r1, #0
 8008fa4:	4620      	mov	r0, r4
 8008fa6:	f7f8 f881 	bl	80010ac <__aeabi_fcmpeq>
 8008faa:	b130      	cbz	r0, 8008fba <log10f+0x36>
 8008fac:	f7fc fd06 	bl	80059bc <__errno>
 8008fb0:	2322      	movs	r3, #34	@ 0x22
 8008fb2:	4d06      	ldr	r5, [pc, #24]	@ (8008fcc <log10f+0x48>)
 8008fb4:	6003      	str	r3, [r0, #0]
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	bd38      	pop	{r3, r4, r5, pc}
 8008fba:	f7fc fcff 	bl	80059bc <__errno>
 8008fbe:	2321      	movs	r3, #33	@ 0x21
 8008fc0:	6003      	str	r3, [r0, #0]
 8008fc2:	4803      	ldr	r0, [pc, #12]	@ (8008fd0 <log10f+0x4c>)
 8008fc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fc8:	f7fc bd42 	b.w	8005a50 <nanf>
 8008fcc:	ff800000 	.word	0xff800000
 8008fd0:	0800b19d 	.word	0x0800b19d

08008fd4 <powf>:
 8008fd4:	b570      	push	{r4, r5, r6, lr}
 8008fd6:	460c      	mov	r4, r1
 8008fd8:	4606      	mov	r6, r0
 8008fda:	f000 f929 	bl	8009230 <__ieee754_powf>
 8008fde:	4621      	mov	r1, r4
 8008fe0:	4605      	mov	r5, r0
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	f7f8 f894 	bl	8001110 <__aeabi_fcmpun>
 8008fe8:	bb68      	cbnz	r0, 8009046 <powf+0x72>
 8008fea:	2100      	movs	r1, #0
 8008fec:	4630      	mov	r0, r6
 8008fee:	f7f8 f85d 	bl	80010ac <__aeabi_fcmpeq>
 8008ff2:	b190      	cbz	r0, 800901a <powf+0x46>
 8008ff4:	2100      	movs	r1, #0
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	f7f8 f858 	bl	80010ac <__aeabi_fcmpeq>
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	d133      	bne.n	8009068 <powf+0x94>
 8009000:	4620      	mov	r0, r4
 8009002:	f000 f84e 	bl	80090a2 <finitef>
 8009006:	b1f0      	cbz	r0, 8009046 <powf+0x72>
 8009008:	2100      	movs	r1, #0
 800900a:	4620      	mov	r0, r4
 800900c:	f7f8 f858 	bl	80010c0 <__aeabi_fcmplt>
 8009010:	b1c8      	cbz	r0, 8009046 <powf+0x72>
 8009012:	f7fc fcd3 	bl	80059bc <__errno>
 8009016:	2322      	movs	r3, #34	@ 0x22
 8009018:	e014      	b.n	8009044 <powf+0x70>
 800901a:	4628      	mov	r0, r5
 800901c:	f000 f841 	bl	80090a2 <finitef>
 8009020:	b998      	cbnz	r0, 800904a <powf+0x76>
 8009022:	4630      	mov	r0, r6
 8009024:	f000 f83d 	bl	80090a2 <finitef>
 8009028:	b178      	cbz	r0, 800904a <powf+0x76>
 800902a:	4620      	mov	r0, r4
 800902c:	f000 f839 	bl	80090a2 <finitef>
 8009030:	b158      	cbz	r0, 800904a <powf+0x76>
 8009032:	4629      	mov	r1, r5
 8009034:	4628      	mov	r0, r5
 8009036:	f7f8 f86b 	bl	8001110 <__aeabi_fcmpun>
 800903a:	2800      	cmp	r0, #0
 800903c:	d0e9      	beq.n	8009012 <powf+0x3e>
 800903e:	f7fc fcbd 	bl	80059bc <__errno>
 8009042:	2321      	movs	r3, #33	@ 0x21
 8009044:	6003      	str	r3, [r0, #0]
 8009046:	4628      	mov	r0, r5
 8009048:	bd70      	pop	{r4, r5, r6, pc}
 800904a:	2100      	movs	r1, #0
 800904c:	4628      	mov	r0, r5
 800904e:	f7f8 f82d 	bl	80010ac <__aeabi_fcmpeq>
 8009052:	2800      	cmp	r0, #0
 8009054:	d0f7      	beq.n	8009046 <powf+0x72>
 8009056:	4630      	mov	r0, r6
 8009058:	f000 f823 	bl	80090a2 <finitef>
 800905c:	2800      	cmp	r0, #0
 800905e:	d0f2      	beq.n	8009046 <powf+0x72>
 8009060:	4620      	mov	r0, r4
 8009062:	f000 f81e 	bl	80090a2 <finitef>
 8009066:	e7d3      	b.n	8009010 <powf+0x3c>
 8009068:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 800906c:	e7eb      	b.n	8009046 <powf+0x72>

0800906e <sqrtf>:
 800906e:	b538      	push	{r3, r4, r5, lr}
 8009070:	4605      	mov	r5, r0
 8009072:	f000 f81f 	bl	80090b4 <__ieee754_sqrtf>
 8009076:	4629      	mov	r1, r5
 8009078:	4604      	mov	r4, r0
 800907a:	4628      	mov	r0, r5
 800907c:	f7f8 f848 	bl	8001110 <__aeabi_fcmpun>
 8009080:	b968      	cbnz	r0, 800909e <sqrtf+0x30>
 8009082:	2100      	movs	r1, #0
 8009084:	4628      	mov	r0, r5
 8009086:	f7f8 f81b 	bl	80010c0 <__aeabi_fcmplt>
 800908a:	b140      	cbz	r0, 800909e <sqrtf+0x30>
 800908c:	f7fc fc96 	bl	80059bc <__errno>
 8009090:	2321      	movs	r3, #33	@ 0x21
 8009092:	2100      	movs	r1, #0
 8009094:	6003      	str	r3, [r0, #0]
 8009096:	4608      	mov	r0, r1
 8009098:	f7f7 ff28 	bl	8000eec <__aeabi_fdiv>
 800909c:	4604      	mov	r4, r0
 800909e:	4620      	mov	r0, r4
 80090a0:	bd38      	pop	{r3, r4, r5, pc}

080090a2 <finitef>:
 80090a2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80090a6:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80090aa:	bfac      	ite	ge
 80090ac:	2000      	movge	r0, #0
 80090ae:	2001      	movlt	r0, #1
 80090b0:	4770      	bx	lr
	...

080090b4 <__ieee754_sqrtf>:
 80090b4:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80090b8:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80090bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090c0:	4603      	mov	r3, r0
 80090c2:	4604      	mov	r4, r0
 80090c4:	d30a      	bcc.n	80090dc <__ieee754_sqrtf+0x28>
 80090c6:	4601      	mov	r1, r0
 80090c8:	f7f7 fe5c 	bl	8000d84 <__aeabi_fmul>
 80090cc:	4601      	mov	r1, r0
 80090ce:	4620      	mov	r0, r4
 80090d0:	f7f7 fd50 	bl	8000b74 <__addsf3>
 80090d4:	4604      	mov	r4, r0
 80090d6:	4620      	mov	r0, r4
 80090d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090dc:	2a00      	cmp	r2, #0
 80090de:	d0fa      	beq.n	80090d6 <__ieee754_sqrtf+0x22>
 80090e0:	2800      	cmp	r0, #0
 80090e2:	da06      	bge.n	80090f2 <__ieee754_sqrtf+0x3e>
 80090e4:	4601      	mov	r1, r0
 80090e6:	f7f7 fd43 	bl	8000b70 <__aeabi_fsub>
 80090ea:	4601      	mov	r1, r0
 80090ec:	f7f7 fefe 	bl	8000eec <__aeabi_fdiv>
 80090f0:	e7f0      	b.n	80090d4 <__ieee754_sqrtf+0x20>
 80090f2:	f010 42ff 	ands.w	r2, r0, #2139095040	@ 0x7f800000
 80090f6:	ea4f 51e0 	mov.w	r1, r0, asr #23
 80090fa:	d03e      	beq.n	800917a <__ieee754_sqrtf+0xc6>
 80090fc:	2400      	movs	r4, #0
 80090fe:	f1a1 057f 	sub.w	r5, r1, #127	@ 0x7f
 8009102:	07ca      	lsls	r2, r1, #31
 8009104:	f04f 0019 	mov.w	r0, #25
 8009108:	4626      	mov	r6, r4
 800910a:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800910e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009112:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009116:	bf58      	it	pl
 8009118:	005b      	lslpl	r3, r3, #1
 800911a:	106d      	asrs	r5, r5, #1
 800911c:	005b      	lsls	r3, r3, #1
 800911e:	1872      	adds	r2, r6, r1
 8009120:	429a      	cmp	r2, r3
 8009122:	bfcf      	iteee	gt
 8009124:	461a      	movgt	r2, r3
 8009126:	1856      	addle	r6, r2, r1
 8009128:	1864      	addle	r4, r4, r1
 800912a:	1a9a      	suble	r2, r3, r2
 800912c:	3801      	subs	r0, #1
 800912e:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8009132:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009136:	d1f2      	bne.n	800911e <__ieee754_sqrtf+0x6a>
 8009138:	b1ba      	cbz	r2, 800916a <__ieee754_sqrtf+0xb6>
 800913a:	4e14      	ldr	r6, [pc, #80]	@ (800918c <__ieee754_sqrtf+0xd8>)
 800913c:	4f14      	ldr	r7, [pc, #80]	@ (8009190 <__ieee754_sqrtf+0xdc>)
 800913e:	6830      	ldr	r0, [r6, #0]
 8009140:	6839      	ldr	r1, [r7, #0]
 8009142:	f7f7 fd15 	bl	8000b70 <__aeabi_fsub>
 8009146:	f8d6 8000 	ldr.w	r8, [r6]
 800914a:	4601      	mov	r1, r0
 800914c:	4640      	mov	r0, r8
 800914e:	f7f7 ffc1 	bl	80010d4 <__aeabi_fcmple>
 8009152:	b150      	cbz	r0, 800916a <__ieee754_sqrtf+0xb6>
 8009154:	6830      	ldr	r0, [r6, #0]
 8009156:	6839      	ldr	r1, [r7, #0]
 8009158:	f7f7 fd0c 	bl	8000b74 <__addsf3>
 800915c:	6836      	ldr	r6, [r6, #0]
 800915e:	4601      	mov	r1, r0
 8009160:	4630      	mov	r0, r6
 8009162:	f7f7 ffad 	bl	80010c0 <__aeabi_fcmplt>
 8009166:	b168      	cbz	r0, 8009184 <__ieee754_sqrtf+0xd0>
 8009168:	3402      	adds	r4, #2
 800916a:	1064      	asrs	r4, r4, #1
 800916c:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8009170:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8009174:	e7af      	b.n	80090d6 <__ieee754_sqrtf+0x22>
 8009176:	005b      	lsls	r3, r3, #1
 8009178:	3201      	adds	r2, #1
 800917a:	0218      	lsls	r0, r3, #8
 800917c:	d5fb      	bpl.n	8009176 <__ieee754_sqrtf+0xc2>
 800917e:	3a01      	subs	r2, #1
 8009180:	1a89      	subs	r1, r1, r2
 8009182:	e7bb      	b.n	80090fc <__ieee754_sqrtf+0x48>
 8009184:	3401      	adds	r4, #1
 8009186:	f024 0401 	bic.w	r4, r4, #1
 800918a:	e7ee      	b.n	800916a <__ieee754_sqrtf+0xb6>
 800918c:	200001fc 	.word	0x200001fc
 8009190:	200001f8 	.word	0x200001f8

08009194 <__ieee754_log10f>:
 8009194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009196:	f030 4300 	bics.w	r3, r0, #2147483648	@ 0x80000000
 800919a:	4601      	mov	r1, r0
 800919c:	d105      	bne.n	80091aa <__ieee754_log10f+0x16>
 800919e:	2100      	movs	r1, #0
 80091a0:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 80091a4:	f7f7 fea2 	bl	8000eec <__aeabi_fdiv>
 80091a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091aa:	2800      	cmp	r0, #0
 80091ac:	4603      	mov	r3, r0
 80091ae:	da03      	bge.n	80091b8 <__ieee754_log10f+0x24>
 80091b0:	f7f7 fcde 	bl	8000b70 <__aeabi_fsub>
 80091b4:	2100      	movs	r1, #0
 80091b6:	e7f5      	b.n	80091a4 <__ieee754_log10f+0x10>
 80091b8:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80091bc:	db02      	blt.n	80091c4 <__ieee754_log10f+0x30>
 80091be:	f7f7 fcd9 	bl	8000b74 <__addsf3>
 80091c2:	e7f1      	b.n	80091a8 <__ieee754_log10f+0x14>
 80091c4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80091c8:	da29      	bge.n	800921e <__ieee754_log10f+0x8a>
 80091ca:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 80091ce:	f7f7 fdd9 	bl	8000d84 <__aeabi_fmul>
 80091d2:	f06f 0218 	mvn.w	r2, #24
 80091d6:	4603      	mov	r3, r0
 80091d8:	15d8      	asrs	r0, r3, #23
 80091da:	387f      	subs	r0, #127	@ 0x7f
 80091dc:	4410      	add	r0, r2
 80091de:	0fc7      	lsrs	r7, r0, #31
 80091e0:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 80091e4:	f3c3 0416 	ubfx	r4, r3, #0, #23
 80091e8:	f7f7 fd78 	bl	8000cdc <__aeabi_i2f>
 80091ec:	490d      	ldr	r1, [pc, #52]	@ (8009224 <__ieee754_log10f+0x90>)
 80091ee:	4605      	mov	r5, r0
 80091f0:	f7f7 fdc8 	bl	8000d84 <__aeabi_fmul>
 80091f4:	4606      	mov	r6, r0
 80091f6:	f1c7 007f 	rsb	r0, r7, #127	@ 0x7f
 80091fa:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 80091fe:	f000 fbe3 	bl	80099c8 <__ieee754_logf>
 8009202:	4909      	ldr	r1, [pc, #36]	@ (8009228 <__ieee754_log10f+0x94>)
 8009204:	f7f7 fdbe 	bl	8000d84 <__aeabi_fmul>
 8009208:	4631      	mov	r1, r6
 800920a:	f7f7 fcb3 	bl	8000b74 <__addsf3>
 800920e:	4907      	ldr	r1, [pc, #28]	@ (800922c <__ieee754_log10f+0x98>)
 8009210:	4604      	mov	r4, r0
 8009212:	4628      	mov	r0, r5
 8009214:	f7f7 fdb6 	bl	8000d84 <__aeabi_fmul>
 8009218:	4601      	mov	r1, r0
 800921a:	4620      	mov	r0, r4
 800921c:	e7cf      	b.n	80091be <__ieee754_log10f+0x2a>
 800921e:	2200      	movs	r2, #0
 8009220:	e7da      	b.n	80091d8 <__ieee754_log10f+0x44>
 8009222:	bf00      	nop
 8009224:	355427db 	.word	0x355427db
 8009228:	3ede5bd9 	.word	0x3ede5bd9
 800922c:	3e9a2080 	.word	0x3e9a2080

08009230 <__ieee754_powf>:
 8009230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009234:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 8009238:	4680      	mov	r8, r0
 800923a:	460f      	mov	r7, r1
 800923c:	4606      	mov	r6, r0
 800923e:	460c      	mov	r4, r1
 8009240:	b087      	sub	sp, #28
 8009242:	d10c      	bne.n	800925e <__ieee754_powf+0x2e>
 8009244:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 8009248:	0076      	lsls	r6, r6, #1
 800924a:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800924e:	f240 8336 	bls.w	80098be <__ieee754_powf+0x68e>
 8009252:	4639      	mov	r1, r7
 8009254:	4640      	mov	r0, r8
 8009256:	f7f7 fc8d 	bl	8000b74 <__addsf3>
 800925a:	4601      	mov	r1, r0
 800925c:	e03e      	b.n	80092dc <__ieee754_powf+0xac>
 800925e:	f020 4900 	bic.w	r9, r0, #2147483648	@ 0x80000000
 8009262:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8009266:	d802      	bhi.n	800926e <__ieee754_powf+0x3e>
 8009268:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 800926c:	d908      	bls.n	8009280 <__ieee754_powf+0x50>
 800926e:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8009272:	d1ee      	bne.n	8009252 <__ieee754_powf+0x22>
 8009274:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8009278:	0064      	lsls	r4, r4, #1
 800927a:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800927e:	e7e6      	b.n	800924e <__ieee754_powf+0x1e>
 8009280:	2800      	cmp	r0, #0
 8009282:	da1e      	bge.n	80092c2 <__ieee754_powf+0x92>
 8009284:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 8009288:	d22c      	bcs.n	80092e4 <__ieee754_powf+0xb4>
 800928a:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 800928e:	d333      	bcc.n	80092f8 <__ieee754_powf+0xc8>
 8009290:	ea4f 53eb 	mov.w	r3, fp, asr #23
 8009294:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8009298:	fa4b f503 	asr.w	r5, fp, r3
 800929c:	fa05 f303 	lsl.w	r3, r5, r3
 80092a0:	455b      	cmp	r3, fp
 80092a2:	d127      	bne.n	80092f4 <__ieee754_powf+0xc4>
 80092a4:	f005 0501 	and.w	r5, r5, #1
 80092a8:	f1c5 0502 	rsb	r5, r5, #2
 80092ac:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 80092b0:	d123      	bne.n	80092fa <__ieee754_powf+0xca>
 80092b2:	2c00      	cmp	r4, #0
 80092b4:	4641      	mov	r1, r8
 80092b6:	da11      	bge.n	80092dc <__ieee754_powf+0xac>
 80092b8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80092bc:	f7f7 fe16 	bl	8000eec <__aeabi_fdiv>
 80092c0:	e7cb      	b.n	800925a <__ieee754_powf+0x2a>
 80092c2:	2500      	movs	r5, #0
 80092c4:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 80092c8:	d1f0      	bne.n	80092ac <__ieee754_powf+0x7c>
 80092ca:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80092ce:	f000 82f6 	beq.w	80098be <__ieee754_powf+0x68e>
 80092d2:	d909      	bls.n	80092e8 <__ieee754_powf+0xb8>
 80092d4:	2c00      	cmp	r4, #0
 80092d6:	f2c0 82f5 	blt.w	80098c4 <__ieee754_powf+0x694>
 80092da:	4639      	mov	r1, r7
 80092dc:	4608      	mov	r0, r1
 80092de:	b007      	add	sp, #28
 80092e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092e4:	2502      	movs	r5, #2
 80092e6:	e7ed      	b.n	80092c4 <__ieee754_powf+0x94>
 80092e8:	2c00      	cmp	r4, #0
 80092ea:	f280 82eb 	bge.w	80098c4 <__ieee754_powf+0x694>
 80092ee:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 80092f2:	e7f3      	b.n	80092dc <__ieee754_powf+0xac>
 80092f4:	2500      	movs	r5, #0
 80092f6:	e7d9      	b.n	80092ac <__ieee754_powf+0x7c>
 80092f8:	2500      	movs	r5, #0
 80092fa:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80092fe:	d104      	bne.n	800930a <__ieee754_powf+0xda>
 8009300:	4641      	mov	r1, r8
 8009302:	4640      	mov	r0, r8
 8009304:	f7f7 fd3e 	bl	8000d84 <__aeabi_fmul>
 8009308:	e7a7      	b.n	800925a <__ieee754_powf+0x2a>
 800930a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800930e:	d107      	bne.n	8009320 <__ieee754_powf+0xf0>
 8009310:	2e00      	cmp	r6, #0
 8009312:	db05      	blt.n	8009320 <__ieee754_powf+0xf0>
 8009314:	4640      	mov	r0, r8
 8009316:	b007      	add	sp, #28
 8009318:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800931c:	f7ff beca 	b.w	80090b4 <__ieee754_sqrtf>
 8009320:	4640      	mov	r0, r8
 8009322:	f000 fae3 	bl	80098ec <fabsf>
 8009326:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800932a:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800932e:	46ca      	mov	sl, r9
 8009330:	4601      	mov	r1, r0
 8009332:	d002      	beq.n	800933a <__ieee754_powf+0x10a>
 8009334:	f1b9 0f00 	cmp.w	r9, #0
 8009338:	d117      	bne.n	800936a <__ieee754_powf+0x13a>
 800933a:	2c00      	cmp	r4, #0
 800933c:	da04      	bge.n	8009348 <__ieee754_powf+0x118>
 800933e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8009342:	f7f7 fdd3 	bl	8000eec <__aeabi_fdiv>
 8009346:	4601      	mov	r1, r0
 8009348:	2e00      	cmp	r6, #0
 800934a:	dac7      	bge.n	80092dc <__ieee754_powf+0xac>
 800934c:	f1a9 597e 	sub.w	r9, r9, #1065353216	@ 0x3f800000
 8009350:	ea59 0905 	orrs.w	r9, r9, r5
 8009354:	d104      	bne.n	8009360 <__ieee754_powf+0x130>
 8009356:	4608      	mov	r0, r1
 8009358:	f7f7 fc0a 	bl	8000b70 <__aeabi_fsub>
 800935c:	4601      	mov	r1, r0
 800935e:	e7ad      	b.n	80092bc <__ieee754_powf+0x8c>
 8009360:	2d01      	cmp	r5, #1
 8009362:	d1bb      	bne.n	80092dc <__ieee754_powf+0xac>
 8009364:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8009368:	e777      	b.n	800925a <__ieee754_powf+0x2a>
 800936a:	0ff3      	lsrs	r3, r6, #31
 800936c:	3b01      	subs	r3, #1
 800936e:	9303      	str	r3, [sp, #12]
 8009370:	432b      	orrs	r3, r5
 8009372:	d101      	bne.n	8009378 <__ieee754_powf+0x148>
 8009374:	4641      	mov	r1, r8
 8009376:	e7ee      	b.n	8009356 <__ieee754_powf+0x126>
 8009378:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 800937c:	f240 809e 	bls.w	80094bc <__ieee754_powf+0x28c>
 8009380:	4b47      	ldr	r3, [pc, #284]	@ (80094a0 <__ieee754_powf+0x270>)
 8009382:	4599      	cmp	r9, r3
 8009384:	d807      	bhi.n	8009396 <__ieee754_powf+0x166>
 8009386:	2c00      	cmp	r4, #0
 8009388:	da0a      	bge.n	80093a0 <__ieee754_powf+0x170>
 800938a:	2000      	movs	r0, #0
 800938c:	b007      	add	sp, #28
 800938e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009392:	f000 bb14 	b.w	80099be <__math_oflowf>
 8009396:	4b43      	ldr	r3, [pc, #268]	@ (80094a4 <__ieee754_powf+0x274>)
 8009398:	4599      	cmp	r9, r3
 800939a:	d907      	bls.n	80093ac <__ieee754_powf+0x17c>
 800939c:	2c00      	cmp	r4, #0
 800939e:	dcf4      	bgt.n	800938a <__ieee754_powf+0x15a>
 80093a0:	2000      	movs	r0, #0
 80093a2:	b007      	add	sp, #28
 80093a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a8:	f000 bb05 	b.w	80099b6 <__math_uflowf>
 80093ac:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80093b0:	f7f7 fbde 	bl	8000b70 <__aeabi_fsub>
 80093b4:	493c      	ldr	r1, [pc, #240]	@ (80094a8 <__ieee754_powf+0x278>)
 80093b6:	4606      	mov	r6, r0
 80093b8:	f7f7 fce4 	bl	8000d84 <__aeabi_fmul>
 80093bc:	493b      	ldr	r1, [pc, #236]	@ (80094ac <__ieee754_powf+0x27c>)
 80093be:	4680      	mov	r8, r0
 80093c0:	4630      	mov	r0, r6
 80093c2:	f7f7 fcdf 	bl	8000d84 <__aeabi_fmul>
 80093c6:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 80093ca:	4681      	mov	r9, r0
 80093cc:	4630      	mov	r0, r6
 80093ce:	f7f7 fcd9 	bl	8000d84 <__aeabi_fmul>
 80093d2:	4601      	mov	r1, r0
 80093d4:	4836      	ldr	r0, [pc, #216]	@ (80094b0 <__ieee754_powf+0x280>)
 80093d6:	f7f7 fbcb 	bl	8000b70 <__aeabi_fsub>
 80093da:	4631      	mov	r1, r6
 80093dc:	f7f7 fcd2 	bl	8000d84 <__aeabi_fmul>
 80093e0:	4601      	mov	r1, r0
 80093e2:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 80093e6:	f7f7 fbc3 	bl	8000b70 <__aeabi_fsub>
 80093ea:	4631      	mov	r1, r6
 80093ec:	4682      	mov	sl, r0
 80093ee:	4630      	mov	r0, r6
 80093f0:	f7f7 fcc8 	bl	8000d84 <__aeabi_fmul>
 80093f4:	4601      	mov	r1, r0
 80093f6:	4650      	mov	r0, sl
 80093f8:	f7f7 fcc4 	bl	8000d84 <__aeabi_fmul>
 80093fc:	492d      	ldr	r1, [pc, #180]	@ (80094b4 <__ieee754_powf+0x284>)
 80093fe:	f7f7 fcc1 	bl	8000d84 <__aeabi_fmul>
 8009402:	4601      	mov	r1, r0
 8009404:	4648      	mov	r0, r9
 8009406:	f7f7 fbb3 	bl	8000b70 <__aeabi_fsub>
 800940a:	4601      	mov	r1, r0
 800940c:	4606      	mov	r6, r0
 800940e:	4640      	mov	r0, r8
 8009410:	f7f7 fbb0 	bl	8000b74 <__addsf3>
 8009414:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 8009418:	f02b 0b0f 	bic.w	fp, fp, #15
 800941c:	4641      	mov	r1, r8
 800941e:	4658      	mov	r0, fp
 8009420:	f7f7 fba6 	bl	8000b70 <__aeabi_fsub>
 8009424:	4601      	mov	r1, r0
 8009426:	4630      	mov	r0, r6
 8009428:	f7f7 fba2 	bl	8000b70 <__aeabi_fsub>
 800942c:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 8009430:	9b03      	ldr	r3, [sp, #12]
 8009432:	3d01      	subs	r5, #1
 8009434:	f024 040f 	bic.w	r4, r4, #15
 8009438:	431d      	orrs	r5, r3
 800943a:	4606      	mov	r6, r0
 800943c:	4621      	mov	r1, r4
 800943e:	4638      	mov	r0, r7
 8009440:	bf14      	ite	ne
 8009442:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 8009446:	4d1c      	ldreq	r5, [pc, #112]	@ (80094b8 <__ieee754_powf+0x288>)
 8009448:	f7f7 fb92 	bl	8000b70 <__aeabi_fsub>
 800944c:	4659      	mov	r1, fp
 800944e:	f7f7 fc99 	bl	8000d84 <__aeabi_fmul>
 8009452:	4639      	mov	r1, r7
 8009454:	4680      	mov	r8, r0
 8009456:	4630      	mov	r0, r6
 8009458:	f7f7 fc94 	bl	8000d84 <__aeabi_fmul>
 800945c:	4601      	mov	r1, r0
 800945e:	4640      	mov	r0, r8
 8009460:	f7f7 fb88 	bl	8000b74 <__addsf3>
 8009464:	4621      	mov	r1, r4
 8009466:	4606      	mov	r6, r0
 8009468:	4658      	mov	r0, fp
 800946a:	f7f7 fc8b 	bl	8000d84 <__aeabi_fmul>
 800946e:	4601      	mov	r1, r0
 8009470:	4607      	mov	r7, r0
 8009472:	4630      	mov	r0, r6
 8009474:	f7f7 fb7e 	bl	8000b74 <__addsf3>
 8009478:	2800      	cmp	r0, #0
 800947a:	4604      	mov	r4, r0
 800947c:	4680      	mov	r8, r0
 800947e:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8009482:	f340 8141 	ble.w	8009708 <__ieee754_powf+0x4d8>
 8009486:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800948a:	f240 812a 	bls.w	80096e2 <__ieee754_powf+0x4b2>
 800948e:	2100      	movs	r1, #0
 8009490:	4628      	mov	r0, r5
 8009492:	f7f7 fe15 	bl	80010c0 <__aeabi_fcmplt>
 8009496:	3800      	subs	r0, #0
 8009498:	bf18      	it	ne
 800949a:	2001      	movne	r0, #1
 800949c:	e776      	b.n	800938c <__ieee754_powf+0x15c>
 800949e:	bf00      	nop
 80094a0:	3f7ffff3 	.word	0x3f7ffff3
 80094a4:	3f800007 	.word	0x3f800007
 80094a8:	3fb8aa00 	.word	0x3fb8aa00
 80094ac:	36eca570 	.word	0x36eca570
 80094b0:	3eaaaaab 	.word	0x3eaaaaab
 80094b4:	3fb8aa3b 	.word	0x3fb8aa3b
 80094b8:	bf800000 	.word	0xbf800000
 80094bc:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80094c0:	f040 810b 	bne.w	80096da <__ieee754_powf+0x4aa>
 80094c4:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 80094c8:	f7f7 fc5c 	bl	8000d84 <__aeabi_fmul>
 80094cc:	f06f 0217 	mvn.w	r2, #23
 80094d0:	4682      	mov	sl, r0
 80094d2:	ea4f 53ea 	mov.w	r3, sl, asr #23
 80094d6:	3b7f      	subs	r3, #127	@ 0x7f
 80094d8:	441a      	add	r2, r3
 80094da:	4b96      	ldr	r3, [pc, #600]	@ (8009734 <__ieee754_powf+0x504>)
 80094dc:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 80094e0:	459a      	cmp	sl, r3
 80094e2:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 80094e6:	dd06      	ble.n	80094f6 <__ieee754_powf+0x2c6>
 80094e8:	4b93      	ldr	r3, [pc, #588]	@ (8009738 <__ieee754_powf+0x508>)
 80094ea:	459a      	cmp	sl, r3
 80094ec:	f340 80f7 	ble.w	80096de <__ieee754_powf+0x4ae>
 80094f0:	3201      	adds	r2, #1
 80094f2:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 80094f6:	2300      	movs	r3, #0
 80094f8:	9301      	str	r3, [sp, #4]
 80094fa:	9205      	str	r2, [sp, #20]
 80094fc:	4b8f      	ldr	r3, [pc, #572]	@ (800973c <__ieee754_powf+0x50c>)
 80094fe:	9a01      	ldr	r2, [sp, #4]
 8009500:	4630      	mov	r0, r6
 8009502:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 8009506:	46b2      	mov	sl, r6
 8009508:	4659      	mov	r1, fp
 800950a:	f7f7 fb31 	bl	8000b70 <__aeabi_fsub>
 800950e:	4631      	mov	r1, r6
 8009510:	4681      	mov	r9, r0
 8009512:	4658      	mov	r0, fp
 8009514:	f7f7 fb2e 	bl	8000b74 <__addsf3>
 8009518:	4601      	mov	r1, r0
 800951a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800951e:	f7f7 fce5 	bl	8000eec <__aeabi_fdiv>
 8009522:	4601      	mov	r1, r0
 8009524:	9004      	str	r0, [sp, #16]
 8009526:	4648      	mov	r0, r9
 8009528:	f7f7 fc2c 	bl	8000d84 <__aeabi_fmul>
 800952c:	9002      	str	r0, [sp, #8]
 800952e:	9b02      	ldr	r3, [sp, #8]
 8009530:	1076      	asrs	r6, r6, #1
 8009532:	f423 687f 	bic.w	r8, r3, #4080	@ 0xff0
 8009536:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 800953a:	9b01      	ldr	r3, [sp, #4]
 800953c:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 8009540:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8009544:	f028 080f 	bic.w	r8, r8, #15
 8009548:	4631      	mov	r1, r6
 800954a:	4640      	mov	r0, r8
 800954c:	f7f7 fc1a 	bl	8000d84 <__aeabi_fmul>
 8009550:	4601      	mov	r1, r0
 8009552:	4648      	mov	r0, r9
 8009554:	f7f7 fb0c 	bl	8000b70 <__aeabi_fsub>
 8009558:	4659      	mov	r1, fp
 800955a:	4681      	mov	r9, r0
 800955c:	4630      	mov	r0, r6
 800955e:	f7f7 fb07 	bl	8000b70 <__aeabi_fsub>
 8009562:	4601      	mov	r1, r0
 8009564:	4650      	mov	r0, sl
 8009566:	f7f7 fb03 	bl	8000b70 <__aeabi_fsub>
 800956a:	4641      	mov	r1, r8
 800956c:	f7f7 fc0a 	bl	8000d84 <__aeabi_fmul>
 8009570:	4601      	mov	r1, r0
 8009572:	4648      	mov	r0, r9
 8009574:	f7f7 fafc 	bl	8000b70 <__aeabi_fsub>
 8009578:	9b04      	ldr	r3, [sp, #16]
 800957a:	4619      	mov	r1, r3
 800957c:	f7f7 fc02 	bl	8000d84 <__aeabi_fmul>
 8009580:	9902      	ldr	r1, [sp, #8]
 8009582:	4683      	mov	fp, r0
 8009584:	4608      	mov	r0, r1
 8009586:	f7f7 fbfd 	bl	8000d84 <__aeabi_fmul>
 800958a:	4606      	mov	r6, r0
 800958c:	496c      	ldr	r1, [pc, #432]	@ (8009740 <__ieee754_powf+0x510>)
 800958e:	f7f7 fbf9 	bl	8000d84 <__aeabi_fmul>
 8009592:	496c      	ldr	r1, [pc, #432]	@ (8009744 <__ieee754_powf+0x514>)
 8009594:	f7f7 faee 	bl	8000b74 <__addsf3>
 8009598:	4631      	mov	r1, r6
 800959a:	f7f7 fbf3 	bl	8000d84 <__aeabi_fmul>
 800959e:	496a      	ldr	r1, [pc, #424]	@ (8009748 <__ieee754_powf+0x518>)
 80095a0:	f7f7 fae8 	bl	8000b74 <__addsf3>
 80095a4:	4631      	mov	r1, r6
 80095a6:	f7f7 fbed 	bl	8000d84 <__aeabi_fmul>
 80095aa:	4968      	ldr	r1, [pc, #416]	@ (800974c <__ieee754_powf+0x51c>)
 80095ac:	f7f7 fae2 	bl	8000b74 <__addsf3>
 80095b0:	4631      	mov	r1, r6
 80095b2:	f7f7 fbe7 	bl	8000d84 <__aeabi_fmul>
 80095b6:	4966      	ldr	r1, [pc, #408]	@ (8009750 <__ieee754_powf+0x520>)
 80095b8:	f7f7 fadc 	bl	8000b74 <__addsf3>
 80095bc:	4631      	mov	r1, r6
 80095be:	f7f7 fbe1 	bl	8000d84 <__aeabi_fmul>
 80095c2:	4964      	ldr	r1, [pc, #400]	@ (8009754 <__ieee754_powf+0x524>)
 80095c4:	f7f7 fad6 	bl	8000b74 <__addsf3>
 80095c8:	4631      	mov	r1, r6
 80095ca:	4681      	mov	r9, r0
 80095cc:	4630      	mov	r0, r6
 80095ce:	f7f7 fbd9 	bl	8000d84 <__aeabi_fmul>
 80095d2:	4601      	mov	r1, r0
 80095d4:	4648      	mov	r0, r9
 80095d6:	f7f7 fbd5 	bl	8000d84 <__aeabi_fmul>
 80095da:	4606      	mov	r6, r0
 80095dc:	4641      	mov	r1, r8
 80095de:	9802      	ldr	r0, [sp, #8]
 80095e0:	f7f7 fac8 	bl	8000b74 <__addsf3>
 80095e4:	4659      	mov	r1, fp
 80095e6:	f7f7 fbcd 	bl	8000d84 <__aeabi_fmul>
 80095ea:	4631      	mov	r1, r6
 80095ec:	f7f7 fac2 	bl	8000b74 <__addsf3>
 80095f0:	4641      	mov	r1, r8
 80095f2:	4681      	mov	r9, r0
 80095f4:	4640      	mov	r0, r8
 80095f6:	f7f7 fbc5 	bl	8000d84 <__aeabi_fmul>
 80095fa:	4957      	ldr	r1, [pc, #348]	@ (8009758 <__ieee754_powf+0x528>)
 80095fc:	4682      	mov	sl, r0
 80095fe:	f7f7 fab9 	bl	8000b74 <__addsf3>
 8009602:	4649      	mov	r1, r9
 8009604:	f7f7 fab6 	bl	8000b74 <__addsf3>
 8009608:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 800960c:	f026 060f 	bic.w	r6, r6, #15
 8009610:	4631      	mov	r1, r6
 8009612:	4640      	mov	r0, r8
 8009614:	f7f7 fbb6 	bl	8000d84 <__aeabi_fmul>
 8009618:	494f      	ldr	r1, [pc, #316]	@ (8009758 <__ieee754_powf+0x528>)
 800961a:	4680      	mov	r8, r0
 800961c:	4630      	mov	r0, r6
 800961e:	f7f7 faa7 	bl	8000b70 <__aeabi_fsub>
 8009622:	4651      	mov	r1, sl
 8009624:	f7f7 faa4 	bl	8000b70 <__aeabi_fsub>
 8009628:	4601      	mov	r1, r0
 800962a:	4648      	mov	r0, r9
 800962c:	f7f7 faa0 	bl	8000b70 <__aeabi_fsub>
 8009630:	9902      	ldr	r1, [sp, #8]
 8009632:	f7f7 fba7 	bl	8000d84 <__aeabi_fmul>
 8009636:	4631      	mov	r1, r6
 8009638:	4681      	mov	r9, r0
 800963a:	4658      	mov	r0, fp
 800963c:	f7f7 fba2 	bl	8000d84 <__aeabi_fmul>
 8009640:	4601      	mov	r1, r0
 8009642:	4648      	mov	r0, r9
 8009644:	f7f7 fa96 	bl	8000b74 <__addsf3>
 8009648:	4682      	mov	sl, r0
 800964a:	4601      	mov	r1, r0
 800964c:	4640      	mov	r0, r8
 800964e:	f7f7 fa91 	bl	8000b74 <__addsf3>
 8009652:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8009656:	f026 060f 	bic.w	r6, r6, #15
 800965a:	4630      	mov	r0, r6
 800965c:	493f      	ldr	r1, [pc, #252]	@ (800975c <__ieee754_powf+0x52c>)
 800965e:	f7f7 fb91 	bl	8000d84 <__aeabi_fmul>
 8009662:	4641      	mov	r1, r8
 8009664:	4681      	mov	r9, r0
 8009666:	4630      	mov	r0, r6
 8009668:	f7f7 fa82 	bl	8000b70 <__aeabi_fsub>
 800966c:	4601      	mov	r1, r0
 800966e:	4650      	mov	r0, sl
 8009670:	f7f7 fa7e 	bl	8000b70 <__aeabi_fsub>
 8009674:	493a      	ldr	r1, [pc, #232]	@ (8009760 <__ieee754_powf+0x530>)
 8009676:	f7f7 fb85 	bl	8000d84 <__aeabi_fmul>
 800967a:	493a      	ldr	r1, [pc, #232]	@ (8009764 <__ieee754_powf+0x534>)
 800967c:	4680      	mov	r8, r0
 800967e:	4630      	mov	r0, r6
 8009680:	f7f7 fb80 	bl	8000d84 <__aeabi_fmul>
 8009684:	4601      	mov	r1, r0
 8009686:	4640      	mov	r0, r8
 8009688:	f7f7 fa74 	bl	8000b74 <__addsf3>
 800968c:	4b36      	ldr	r3, [pc, #216]	@ (8009768 <__ieee754_powf+0x538>)
 800968e:	9a01      	ldr	r2, [sp, #4]
 8009690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009694:	f7f7 fa6e 	bl	8000b74 <__addsf3>
 8009698:	9a05      	ldr	r2, [sp, #20]
 800969a:	4606      	mov	r6, r0
 800969c:	4610      	mov	r0, r2
 800969e:	f7f7 fb1d 	bl	8000cdc <__aeabi_i2f>
 80096a2:	4680      	mov	r8, r0
 80096a4:	4b31      	ldr	r3, [pc, #196]	@ (800976c <__ieee754_powf+0x53c>)
 80096a6:	9a01      	ldr	r2, [sp, #4]
 80096a8:	4631      	mov	r1, r6
 80096aa:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 80096ae:	4648      	mov	r0, r9
 80096b0:	f7f7 fa60 	bl	8000b74 <__addsf3>
 80096b4:	4651      	mov	r1, sl
 80096b6:	f7f7 fa5d 	bl	8000b74 <__addsf3>
 80096ba:	4641      	mov	r1, r8
 80096bc:	f7f7 fa5a 	bl	8000b74 <__addsf3>
 80096c0:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 80096c4:	f02b 0b0f 	bic.w	fp, fp, #15
 80096c8:	4641      	mov	r1, r8
 80096ca:	4658      	mov	r0, fp
 80096cc:	f7f7 fa50 	bl	8000b70 <__aeabi_fsub>
 80096d0:	4651      	mov	r1, sl
 80096d2:	f7f7 fa4d 	bl	8000b70 <__aeabi_fsub>
 80096d6:	4649      	mov	r1, r9
 80096d8:	e6a2      	b.n	8009420 <__ieee754_powf+0x1f0>
 80096da:	2200      	movs	r2, #0
 80096dc:	e6f9      	b.n	80094d2 <__ieee754_powf+0x2a2>
 80096de:	2301      	movs	r3, #1
 80096e0:	e70a      	b.n	80094f8 <__ieee754_powf+0x2c8>
 80096e2:	d149      	bne.n	8009778 <__ieee754_powf+0x548>
 80096e4:	4922      	ldr	r1, [pc, #136]	@ (8009770 <__ieee754_powf+0x540>)
 80096e6:	4630      	mov	r0, r6
 80096e8:	f7f7 fa44 	bl	8000b74 <__addsf3>
 80096ec:	4639      	mov	r1, r7
 80096ee:	4681      	mov	r9, r0
 80096f0:	4620      	mov	r0, r4
 80096f2:	f7f7 fa3d 	bl	8000b70 <__aeabi_fsub>
 80096f6:	4601      	mov	r1, r0
 80096f8:	4648      	mov	r0, r9
 80096fa:	f7f7 fcff 	bl	80010fc <__aeabi_fcmpgt>
 80096fe:	2800      	cmp	r0, #0
 8009700:	f47f aec5 	bne.w	800948e <__ieee754_powf+0x25e>
 8009704:	2386      	movs	r3, #134	@ 0x86
 8009706:	e03c      	b.n	8009782 <__ieee754_powf+0x552>
 8009708:	4a1a      	ldr	r2, [pc, #104]	@ (8009774 <__ieee754_powf+0x544>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d907      	bls.n	800971e <__ieee754_powf+0x4ee>
 800970e:	2100      	movs	r1, #0
 8009710:	4628      	mov	r0, r5
 8009712:	f7f7 fcd5 	bl	80010c0 <__aeabi_fcmplt>
 8009716:	3800      	subs	r0, #0
 8009718:	bf18      	it	ne
 800971a:	2001      	movne	r0, #1
 800971c:	e641      	b.n	80093a2 <__ieee754_powf+0x172>
 800971e:	d12b      	bne.n	8009778 <__ieee754_powf+0x548>
 8009720:	4639      	mov	r1, r7
 8009722:	f7f7 fa25 	bl	8000b70 <__aeabi_fsub>
 8009726:	4631      	mov	r1, r6
 8009728:	f7f7 fcde 	bl	80010e8 <__aeabi_fcmpge>
 800972c:	2800      	cmp	r0, #0
 800972e:	d0e9      	beq.n	8009704 <__ieee754_powf+0x4d4>
 8009730:	e7ed      	b.n	800970e <__ieee754_powf+0x4de>
 8009732:	bf00      	nop
 8009734:	001cc471 	.word	0x001cc471
 8009738:	005db3d6 	.word	0x005db3d6
 800973c:	0800b210 	.word	0x0800b210
 8009740:	3e53f142 	.word	0x3e53f142
 8009744:	3e6c3255 	.word	0x3e6c3255
 8009748:	3e8ba305 	.word	0x3e8ba305
 800974c:	3eaaaaab 	.word	0x3eaaaaab
 8009750:	3edb6db7 	.word	0x3edb6db7
 8009754:	3f19999a 	.word	0x3f19999a
 8009758:	40400000 	.word	0x40400000
 800975c:	3f763800 	.word	0x3f763800
 8009760:	3f76384f 	.word	0x3f76384f
 8009764:	369dc3a0 	.word	0x369dc3a0
 8009768:	0800b200 	.word	0x0800b200
 800976c:	0800b208 	.word	0x0800b208
 8009770:	3338aa3c 	.word	0x3338aa3c
 8009774:	43160000 	.word	0x43160000
 8009778:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800977c:	f240 809b 	bls.w	80098b6 <__ieee754_powf+0x686>
 8009780:	15db      	asrs	r3, r3, #23
 8009782:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 8009786:	3b7e      	subs	r3, #126	@ 0x7e
 8009788:	411c      	asrs	r4, r3
 800978a:	4444      	add	r4, r8
 800978c:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 8009790:	494d      	ldr	r1, [pc, #308]	@ (80098c8 <__ieee754_powf+0x698>)
 8009792:	3b7f      	subs	r3, #127	@ 0x7f
 8009794:	4119      	asrs	r1, r3
 8009796:	4021      	ands	r1, r4
 8009798:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800979c:	f1c3 0317 	rsb	r3, r3, #23
 80097a0:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 80097a4:	4638      	mov	r0, r7
 80097a6:	411c      	asrs	r4, r3
 80097a8:	f1b8 0f00 	cmp.w	r8, #0
 80097ac:	bfb8      	it	lt
 80097ae:	4264      	neglt	r4, r4
 80097b0:	f7f7 f9de 	bl	8000b70 <__aeabi_fsub>
 80097b4:	4607      	mov	r7, r0
 80097b6:	4631      	mov	r1, r6
 80097b8:	4638      	mov	r0, r7
 80097ba:	f7f7 f9db 	bl	8000b74 <__addsf3>
 80097be:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 80097c2:	f028 080f 	bic.w	r8, r8, #15
 80097c6:	4640      	mov	r0, r8
 80097c8:	4940      	ldr	r1, [pc, #256]	@ (80098cc <__ieee754_powf+0x69c>)
 80097ca:	f7f7 fadb 	bl	8000d84 <__aeabi_fmul>
 80097ce:	4639      	mov	r1, r7
 80097d0:	4681      	mov	r9, r0
 80097d2:	4640      	mov	r0, r8
 80097d4:	f7f7 f9cc 	bl	8000b70 <__aeabi_fsub>
 80097d8:	4601      	mov	r1, r0
 80097da:	4630      	mov	r0, r6
 80097dc:	f7f7 f9c8 	bl	8000b70 <__aeabi_fsub>
 80097e0:	493b      	ldr	r1, [pc, #236]	@ (80098d0 <__ieee754_powf+0x6a0>)
 80097e2:	f7f7 facf 	bl	8000d84 <__aeabi_fmul>
 80097e6:	493b      	ldr	r1, [pc, #236]	@ (80098d4 <__ieee754_powf+0x6a4>)
 80097e8:	4606      	mov	r6, r0
 80097ea:	4640      	mov	r0, r8
 80097ec:	f7f7 faca 	bl	8000d84 <__aeabi_fmul>
 80097f0:	4601      	mov	r1, r0
 80097f2:	4630      	mov	r0, r6
 80097f4:	f7f7 f9be 	bl	8000b74 <__addsf3>
 80097f8:	4607      	mov	r7, r0
 80097fa:	4601      	mov	r1, r0
 80097fc:	4648      	mov	r0, r9
 80097fe:	f7f7 f9b9 	bl	8000b74 <__addsf3>
 8009802:	4649      	mov	r1, r9
 8009804:	4606      	mov	r6, r0
 8009806:	f7f7 f9b3 	bl	8000b70 <__aeabi_fsub>
 800980a:	4601      	mov	r1, r0
 800980c:	4638      	mov	r0, r7
 800980e:	f7f7 f9af 	bl	8000b70 <__aeabi_fsub>
 8009812:	4631      	mov	r1, r6
 8009814:	4680      	mov	r8, r0
 8009816:	4630      	mov	r0, r6
 8009818:	f7f7 fab4 	bl	8000d84 <__aeabi_fmul>
 800981c:	4607      	mov	r7, r0
 800981e:	492e      	ldr	r1, [pc, #184]	@ (80098d8 <__ieee754_powf+0x6a8>)
 8009820:	f7f7 fab0 	bl	8000d84 <__aeabi_fmul>
 8009824:	492d      	ldr	r1, [pc, #180]	@ (80098dc <__ieee754_powf+0x6ac>)
 8009826:	f7f7 f9a3 	bl	8000b70 <__aeabi_fsub>
 800982a:	4639      	mov	r1, r7
 800982c:	f7f7 faaa 	bl	8000d84 <__aeabi_fmul>
 8009830:	492b      	ldr	r1, [pc, #172]	@ (80098e0 <__ieee754_powf+0x6b0>)
 8009832:	f7f7 f99f 	bl	8000b74 <__addsf3>
 8009836:	4639      	mov	r1, r7
 8009838:	f7f7 faa4 	bl	8000d84 <__aeabi_fmul>
 800983c:	4929      	ldr	r1, [pc, #164]	@ (80098e4 <__ieee754_powf+0x6b4>)
 800983e:	f7f7 f997 	bl	8000b70 <__aeabi_fsub>
 8009842:	4639      	mov	r1, r7
 8009844:	f7f7 fa9e 	bl	8000d84 <__aeabi_fmul>
 8009848:	4927      	ldr	r1, [pc, #156]	@ (80098e8 <__ieee754_powf+0x6b8>)
 800984a:	f7f7 f993 	bl	8000b74 <__addsf3>
 800984e:	4639      	mov	r1, r7
 8009850:	f7f7 fa98 	bl	8000d84 <__aeabi_fmul>
 8009854:	4601      	mov	r1, r0
 8009856:	4630      	mov	r0, r6
 8009858:	f7f7 f98a 	bl	8000b70 <__aeabi_fsub>
 800985c:	4607      	mov	r7, r0
 800985e:	4601      	mov	r1, r0
 8009860:	4630      	mov	r0, r6
 8009862:	f7f7 fa8f 	bl	8000d84 <__aeabi_fmul>
 8009866:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800986a:	4681      	mov	r9, r0
 800986c:	4638      	mov	r0, r7
 800986e:	f7f7 f97f 	bl	8000b70 <__aeabi_fsub>
 8009872:	4601      	mov	r1, r0
 8009874:	4648      	mov	r0, r9
 8009876:	f7f7 fb39 	bl	8000eec <__aeabi_fdiv>
 800987a:	4641      	mov	r1, r8
 800987c:	4607      	mov	r7, r0
 800987e:	4630      	mov	r0, r6
 8009880:	f7f7 fa80 	bl	8000d84 <__aeabi_fmul>
 8009884:	4641      	mov	r1, r8
 8009886:	f7f7 f975 	bl	8000b74 <__addsf3>
 800988a:	4601      	mov	r1, r0
 800988c:	4638      	mov	r0, r7
 800988e:	f7f7 f96f 	bl	8000b70 <__aeabi_fsub>
 8009892:	4631      	mov	r1, r6
 8009894:	f7f7 f96c 	bl	8000b70 <__aeabi_fsub>
 8009898:	4601      	mov	r1, r0
 800989a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800989e:	f7f7 f967 	bl	8000b70 <__aeabi_fsub>
 80098a2:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 80098a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80098aa:	da06      	bge.n	80098ba <__ieee754_powf+0x68a>
 80098ac:	4621      	mov	r1, r4
 80098ae:	f000 f821 	bl	80098f4 <scalbnf>
 80098b2:	4629      	mov	r1, r5
 80098b4:	e526      	b.n	8009304 <__ieee754_powf+0xd4>
 80098b6:	2400      	movs	r4, #0
 80098b8:	e77d      	b.n	80097b6 <__ieee754_powf+0x586>
 80098ba:	4618      	mov	r0, r3
 80098bc:	e7f9      	b.n	80098b2 <__ieee754_powf+0x682>
 80098be:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80098c2:	e50b      	b.n	80092dc <__ieee754_powf+0xac>
 80098c4:	2100      	movs	r1, #0
 80098c6:	e509      	b.n	80092dc <__ieee754_powf+0xac>
 80098c8:	ff800000 	.word	0xff800000
 80098cc:	3f317200 	.word	0x3f317200
 80098d0:	3f317218 	.word	0x3f317218
 80098d4:	35bfbe8c 	.word	0x35bfbe8c
 80098d8:	3331bb4c 	.word	0x3331bb4c
 80098dc:	35ddea0e 	.word	0x35ddea0e
 80098e0:	388ab355 	.word	0x388ab355
 80098e4:	3b360b61 	.word	0x3b360b61
 80098e8:	3e2aaaab 	.word	0x3e2aaaab

080098ec <fabsf>:
 80098ec:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80098f0:	4770      	bx	lr
	...

080098f4 <scalbnf>:
 80098f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80098f8:	b538      	push	{r3, r4, r5, lr}
 80098fa:	4603      	mov	r3, r0
 80098fc:	460d      	mov	r5, r1
 80098fe:	4604      	mov	r4, r0
 8009900:	d02e      	beq.n	8009960 <scalbnf+0x6c>
 8009902:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009906:	d304      	bcc.n	8009912 <scalbnf+0x1e>
 8009908:	4601      	mov	r1, r0
 800990a:	f7f7 f933 	bl	8000b74 <__addsf3>
 800990e:	4603      	mov	r3, r0
 8009910:	e026      	b.n	8009960 <scalbnf+0x6c>
 8009912:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8009916:	d118      	bne.n	800994a <scalbnf+0x56>
 8009918:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 800991c:	f7f7 fa32 	bl	8000d84 <__aeabi_fmul>
 8009920:	4a17      	ldr	r2, [pc, #92]	@ (8009980 <scalbnf+0x8c>)
 8009922:	4603      	mov	r3, r0
 8009924:	4295      	cmp	r5, r2
 8009926:	db0c      	blt.n	8009942 <scalbnf+0x4e>
 8009928:	4604      	mov	r4, r0
 800992a:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800992e:	3a19      	subs	r2, #25
 8009930:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8009934:	428d      	cmp	r5, r1
 8009936:	dd0a      	ble.n	800994e <scalbnf+0x5a>
 8009938:	4912      	ldr	r1, [pc, #72]	@ (8009984 <scalbnf+0x90>)
 800993a:	4618      	mov	r0, r3
 800993c:	f361 001e 	bfi	r0, r1, #0, #31
 8009940:	e000      	b.n	8009944 <scalbnf+0x50>
 8009942:	4911      	ldr	r1, [pc, #68]	@ (8009988 <scalbnf+0x94>)
 8009944:	f7f7 fa1e 	bl	8000d84 <__aeabi_fmul>
 8009948:	e7e1      	b.n	800990e <scalbnf+0x1a>
 800994a:	0dd2      	lsrs	r2, r2, #23
 800994c:	e7f0      	b.n	8009930 <scalbnf+0x3c>
 800994e:	1951      	adds	r1, r2, r5
 8009950:	29fe      	cmp	r1, #254	@ 0xfe
 8009952:	dcf1      	bgt.n	8009938 <scalbnf+0x44>
 8009954:	2900      	cmp	r1, #0
 8009956:	dd05      	ble.n	8009964 <scalbnf+0x70>
 8009958:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800995c:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8009960:	4618      	mov	r0, r3
 8009962:	bd38      	pop	{r3, r4, r5, pc}
 8009964:	f111 0f16 	cmn.w	r1, #22
 8009968:	da01      	bge.n	800996e <scalbnf+0x7a>
 800996a:	4907      	ldr	r1, [pc, #28]	@ (8009988 <scalbnf+0x94>)
 800996c:	e7e5      	b.n	800993a <scalbnf+0x46>
 800996e:	f101 0019 	add.w	r0, r1, #25
 8009972:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8009976:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 800997a:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800997e:	e7e1      	b.n	8009944 <scalbnf+0x50>
 8009980:	ffff3cb0 	.word	0xffff3cb0
 8009984:	7149f2ca 	.word	0x7149f2ca
 8009988:	0da24260 	.word	0x0da24260

0800998c <with_errnof>:
 800998c:	b538      	push	{r3, r4, r5, lr}
 800998e:	4604      	mov	r4, r0
 8009990:	460d      	mov	r5, r1
 8009992:	f7fc f813 	bl	80059bc <__errno>
 8009996:	6005      	str	r5, [r0, #0]
 8009998:	4620      	mov	r0, r4
 800999a:	bd38      	pop	{r3, r4, r5, pc}

0800999c <xflowf>:
 800999c:	b508      	push	{r3, lr}
 800999e:	b140      	cbz	r0, 80099b2 <xflowf+0x16>
 80099a0:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 80099a4:	f7f7 f9ee 	bl	8000d84 <__aeabi_fmul>
 80099a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80099ac:	2122      	movs	r1, #34	@ 0x22
 80099ae:	f7ff bfed 	b.w	800998c <with_errnof>
 80099b2:	4608      	mov	r0, r1
 80099b4:	e7f6      	b.n	80099a4 <xflowf+0x8>

080099b6 <__math_uflowf>:
 80099b6:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 80099ba:	f7ff bfef 	b.w	800999c <xflowf>

080099be <__math_oflowf>:
 80099be:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 80099c2:	f7ff bfeb 	b.w	800999c <xflowf>
	...

080099c8 <__ieee754_logf>:
 80099c8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80099cc:	4601      	mov	r1, r0
 80099ce:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d2:	d106      	bne.n	80099e2 <__ieee754_logf+0x1a>
 80099d4:	2100      	movs	r1, #0
 80099d6:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 80099da:	f7f7 fa87 	bl	8000eec <__aeabi_fdiv>
 80099de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e2:	2800      	cmp	r0, #0
 80099e4:	4604      	mov	r4, r0
 80099e6:	da03      	bge.n	80099f0 <__ieee754_logf+0x28>
 80099e8:	f7f7 f8c2 	bl	8000b70 <__aeabi_fsub>
 80099ec:	2100      	movs	r1, #0
 80099ee:	e7f4      	b.n	80099da <__ieee754_logf+0x12>
 80099f0:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80099f4:	db02      	blt.n	80099fc <__ieee754_logf+0x34>
 80099f6:	f7f7 f8bd 	bl	8000b74 <__addsf3>
 80099fa:	e7f0      	b.n	80099de <__ieee754_logf+0x16>
 80099fc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8009a00:	da35      	bge.n	8009a6e <__ieee754_logf+0xa6>
 8009a02:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8009a06:	f7f7 f9bd 	bl	8000d84 <__aeabi_fmul>
 8009a0a:	f06f 0318 	mvn.w	r3, #24
 8009a0e:	4604      	mov	r4, r0
 8009a10:	15e7      	asrs	r7, r4, #23
 8009a12:	3f7f      	subs	r7, #127	@ 0x7f
 8009a14:	441f      	add	r7, r3
 8009a16:	4b76      	ldr	r3, [pc, #472]	@ (8009bf0 <__ieee754_logf+0x228>)
 8009a18:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8009a1c:	4423      	add	r3, r4
 8009a1e:	f403 0000 	and.w	r0, r3, #8388608	@ 0x800000
 8009a22:	f080 507e 	eor.w	r0, r0, #1065353216	@ 0x3f800000
 8009a26:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8009a2a:	4320      	orrs	r0, r4
 8009a2c:	eb07 57d3 	add.w	r7, r7, r3, lsr #23
 8009a30:	f7f7 f89e 	bl	8000b70 <__aeabi_fsub>
 8009a34:	4b6f      	ldr	r3, [pc, #444]	@ (8009bf4 <__ieee754_logf+0x22c>)
 8009a36:	f104 020f 	add.w	r2, r4, #15
 8009a3a:	4013      	ands	r3, r2
 8009a3c:	4606      	mov	r6, r0
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d143      	bne.n	8009aca <__ieee754_logf+0x102>
 8009a42:	2100      	movs	r1, #0
 8009a44:	f7f7 fb32 	bl	80010ac <__aeabi_fcmpeq>
 8009a48:	b198      	cbz	r0, 8009a72 <__ieee754_logf+0xaa>
 8009a4a:	2f00      	cmp	r7, #0
 8009a4c:	f000 80cd 	beq.w	8009bea <__ieee754_logf+0x222>
 8009a50:	4638      	mov	r0, r7
 8009a52:	f7f7 f943 	bl	8000cdc <__aeabi_i2f>
 8009a56:	4968      	ldr	r1, [pc, #416]	@ (8009bf8 <__ieee754_logf+0x230>)
 8009a58:	4605      	mov	r5, r0
 8009a5a:	f7f7 f993 	bl	8000d84 <__aeabi_fmul>
 8009a5e:	4967      	ldr	r1, [pc, #412]	@ (8009bfc <__ieee754_logf+0x234>)
 8009a60:	4604      	mov	r4, r0
 8009a62:	4628      	mov	r0, r5
 8009a64:	f7f7 f98e 	bl	8000d84 <__aeabi_fmul>
 8009a68:	4601      	mov	r1, r0
 8009a6a:	4620      	mov	r0, r4
 8009a6c:	e7c3      	b.n	80099f6 <__ieee754_logf+0x2e>
 8009a6e:	2300      	movs	r3, #0
 8009a70:	e7ce      	b.n	8009a10 <__ieee754_logf+0x48>
 8009a72:	4963      	ldr	r1, [pc, #396]	@ (8009c00 <__ieee754_logf+0x238>)
 8009a74:	4630      	mov	r0, r6
 8009a76:	f7f7 f985 	bl	8000d84 <__aeabi_fmul>
 8009a7a:	4601      	mov	r1, r0
 8009a7c:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8009a80:	f7f7 f876 	bl	8000b70 <__aeabi_fsub>
 8009a84:	4631      	mov	r1, r6
 8009a86:	4604      	mov	r4, r0
 8009a88:	4630      	mov	r0, r6
 8009a8a:	f7f7 f97b 	bl	8000d84 <__aeabi_fmul>
 8009a8e:	4601      	mov	r1, r0
 8009a90:	4620      	mov	r0, r4
 8009a92:	f7f7 f977 	bl	8000d84 <__aeabi_fmul>
 8009a96:	4604      	mov	r4, r0
 8009a98:	b90f      	cbnz	r7, 8009a9e <__ieee754_logf+0xd6>
 8009a9a:	4621      	mov	r1, r4
 8009a9c:	e078      	b.n	8009b90 <__ieee754_logf+0x1c8>
 8009a9e:	4638      	mov	r0, r7
 8009aa0:	f7f7 f91c 	bl	8000cdc <__aeabi_i2f>
 8009aa4:	4954      	ldr	r1, [pc, #336]	@ (8009bf8 <__ieee754_logf+0x230>)
 8009aa6:	4607      	mov	r7, r0
 8009aa8:	f7f7 f96c 	bl	8000d84 <__aeabi_fmul>
 8009aac:	4605      	mov	r5, r0
 8009aae:	4638      	mov	r0, r7
 8009ab0:	4952      	ldr	r1, [pc, #328]	@ (8009bfc <__ieee754_logf+0x234>)
 8009ab2:	f7f7 f967 	bl	8000d84 <__aeabi_fmul>
 8009ab6:	4601      	mov	r1, r0
 8009ab8:	4620      	mov	r0, r4
 8009aba:	f7f7 f859 	bl	8000b70 <__aeabi_fsub>
 8009abe:	4631      	mov	r1, r6
 8009ac0:	f7f7 f856 	bl	8000b70 <__aeabi_fsub>
 8009ac4:	4601      	mov	r1, r0
 8009ac6:	4628      	mov	r0, r5
 8009ac8:	e079      	b.n	8009bbe <__ieee754_logf+0x1f6>
 8009aca:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8009ace:	f7f7 f851 	bl	8000b74 <__addsf3>
 8009ad2:	4601      	mov	r1, r0
 8009ad4:	4630      	mov	r0, r6
 8009ad6:	f7f7 fa09 	bl	8000eec <__aeabi_fdiv>
 8009ada:	4681      	mov	r9, r0
 8009adc:	4638      	mov	r0, r7
 8009ade:	f7f7 f8fd 	bl	8000cdc <__aeabi_i2f>
 8009ae2:	4649      	mov	r1, r9
 8009ae4:	4680      	mov	r8, r0
 8009ae6:	4648      	mov	r0, r9
 8009ae8:	f7f7 f94c 	bl	8000d84 <__aeabi_fmul>
 8009aec:	4601      	mov	r1, r0
 8009aee:	4682      	mov	sl, r0
 8009af0:	f7f7 f948 	bl	8000d84 <__aeabi_fmul>
 8009af4:	4605      	mov	r5, r0
 8009af6:	4943      	ldr	r1, [pc, #268]	@ (8009c04 <__ieee754_logf+0x23c>)
 8009af8:	f7f7 f944 	bl	8000d84 <__aeabi_fmul>
 8009afc:	4942      	ldr	r1, [pc, #264]	@ (8009c08 <__ieee754_logf+0x240>)
 8009afe:	f7f7 f839 	bl	8000b74 <__addsf3>
 8009b02:	4629      	mov	r1, r5
 8009b04:	f7f7 f93e 	bl	8000d84 <__aeabi_fmul>
 8009b08:	4940      	ldr	r1, [pc, #256]	@ (8009c0c <__ieee754_logf+0x244>)
 8009b0a:	f7f7 f833 	bl	8000b74 <__addsf3>
 8009b0e:	4629      	mov	r1, r5
 8009b10:	f7f7 f938 	bl	8000d84 <__aeabi_fmul>
 8009b14:	493e      	ldr	r1, [pc, #248]	@ (8009c10 <__ieee754_logf+0x248>)
 8009b16:	f7f7 f82d 	bl	8000b74 <__addsf3>
 8009b1a:	4651      	mov	r1, sl
 8009b1c:	f7f7 f932 	bl	8000d84 <__aeabi_fmul>
 8009b20:	493c      	ldr	r1, [pc, #240]	@ (8009c14 <__ieee754_logf+0x24c>)
 8009b22:	4682      	mov	sl, r0
 8009b24:	4628      	mov	r0, r5
 8009b26:	f7f7 f92d 	bl	8000d84 <__aeabi_fmul>
 8009b2a:	493b      	ldr	r1, [pc, #236]	@ (8009c18 <__ieee754_logf+0x250>)
 8009b2c:	f7f7 f822 	bl	8000b74 <__addsf3>
 8009b30:	4629      	mov	r1, r5
 8009b32:	f7f7 f927 	bl	8000d84 <__aeabi_fmul>
 8009b36:	4939      	ldr	r1, [pc, #228]	@ (8009c1c <__ieee754_logf+0x254>)
 8009b38:	f7f7 f81c 	bl	8000b74 <__addsf3>
 8009b3c:	4629      	mov	r1, r5
 8009b3e:	f7f7 f921 	bl	8000d84 <__aeabi_fmul>
 8009b42:	4601      	mov	r1, r0
 8009b44:	4650      	mov	r0, sl
 8009b46:	f7f7 f815 	bl	8000b74 <__addsf3>
 8009b4a:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 8009c20 <__ieee754_logf+0x258>
 8009b4e:	4605      	mov	r5, r0
 8009b50:	44a3      	add	fp, r4
 8009b52:	f5c4 1457 	rsb	r4, r4, #3522560	@ 0x35c000
 8009b56:	f504 7422 	add.w	r4, r4, #648	@ 0x288
 8009b5a:	ea44 040b 	orr.w	r4, r4, fp
 8009b5e:	2c00      	cmp	r4, #0
 8009b60:	dd30      	ble.n	8009bc4 <__ieee754_logf+0x1fc>
 8009b62:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009b66:	4630      	mov	r0, r6
 8009b68:	f7f7 f90c 	bl	8000d84 <__aeabi_fmul>
 8009b6c:	4631      	mov	r1, r6
 8009b6e:	f7f7 f909 	bl	8000d84 <__aeabi_fmul>
 8009b72:	4601      	mov	r1, r0
 8009b74:	4604      	mov	r4, r0
 8009b76:	4628      	mov	r0, r5
 8009b78:	f7f6 fffc 	bl	8000b74 <__addsf3>
 8009b7c:	4649      	mov	r1, r9
 8009b7e:	f7f7 f901 	bl	8000d84 <__aeabi_fmul>
 8009b82:	4605      	mov	r5, r0
 8009b84:	b937      	cbnz	r7, 8009b94 <__ieee754_logf+0x1cc>
 8009b86:	4601      	mov	r1, r0
 8009b88:	4620      	mov	r0, r4
 8009b8a:	f7f6 fff1 	bl	8000b70 <__aeabi_fsub>
 8009b8e:	4601      	mov	r1, r0
 8009b90:	4630      	mov	r0, r6
 8009b92:	e014      	b.n	8009bbe <__ieee754_logf+0x1f6>
 8009b94:	4918      	ldr	r1, [pc, #96]	@ (8009bf8 <__ieee754_logf+0x230>)
 8009b96:	4640      	mov	r0, r8
 8009b98:	f7f7 f8f4 	bl	8000d84 <__aeabi_fmul>
 8009b9c:	4917      	ldr	r1, [pc, #92]	@ (8009bfc <__ieee754_logf+0x234>)
 8009b9e:	4607      	mov	r7, r0
 8009ba0:	4640      	mov	r0, r8
 8009ba2:	f7f7 f8ef 	bl	8000d84 <__aeabi_fmul>
 8009ba6:	4629      	mov	r1, r5
 8009ba8:	f7f6 ffe4 	bl	8000b74 <__addsf3>
 8009bac:	4601      	mov	r1, r0
 8009bae:	4620      	mov	r0, r4
 8009bb0:	f7f6 ffde 	bl	8000b70 <__aeabi_fsub>
 8009bb4:	4631      	mov	r1, r6
 8009bb6:	f7f6 ffdb 	bl	8000b70 <__aeabi_fsub>
 8009bba:	4601      	mov	r1, r0
 8009bbc:	4638      	mov	r0, r7
 8009bbe:	f7f6 ffd7 	bl	8000b70 <__aeabi_fsub>
 8009bc2:	e70c      	b.n	80099de <__ieee754_logf+0x16>
 8009bc4:	4601      	mov	r1, r0
 8009bc6:	4630      	mov	r0, r6
 8009bc8:	f7f6 ffd2 	bl	8000b70 <__aeabi_fsub>
 8009bcc:	4649      	mov	r1, r9
 8009bce:	f7f7 f8d9 	bl	8000d84 <__aeabi_fmul>
 8009bd2:	4604      	mov	r4, r0
 8009bd4:	2f00      	cmp	r7, #0
 8009bd6:	f43f af60 	beq.w	8009a9a <__ieee754_logf+0xd2>
 8009bda:	4907      	ldr	r1, [pc, #28]	@ (8009bf8 <__ieee754_logf+0x230>)
 8009bdc:	4640      	mov	r0, r8
 8009bde:	f7f7 f8d1 	bl	8000d84 <__aeabi_fmul>
 8009be2:	4906      	ldr	r1, [pc, #24]	@ (8009bfc <__ieee754_logf+0x234>)
 8009be4:	4605      	mov	r5, r0
 8009be6:	4640      	mov	r0, r8
 8009be8:	e763      	b.n	8009ab2 <__ieee754_logf+0xea>
 8009bea:	2000      	movs	r0, #0
 8009bec:	e6f7      	b.n	80099de <__ieee754_logf+0x16>
 8009bee:	bf00      	nop
 8009bf0:	004afb20 	.word	0x004afb20
 8009bf4:	007ffff0 	.word	0x007ffff0
 8009bf8:	3f317180 	.word	0x3f317180
 8009bfc:	3717f7d1 	.word	0x3717f7d1
 8009c00:	3eaaaaab 	.word	0x3eaaaaab
 8009c04:	3e178897 	.word	0x3e178897
 8009c08:	3e3a3325 	.word	0x3e3a3325
 8009c0c:	3e924925 	.word	0x3e924925
 8009c10:	3f2aaaab 	.word	0x3f2aaaab
 8009c14:	3e1cd04f 	.word	0x3e1cd04f
 8009c18:	3e638e29 	.word	0x3e638e29
 8009c1c:	3ecccccd 	.word	0x3ecccccd
 8009c20:	ffcf5c30 	.word	0xffcf5c30

08009c24 <_init>:
 8009c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c26:	bf00      	nop
 8009c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c2a:	bc08      	pop	{r3}
 8009c2c:	469e      	mov	lr, r3
 8009c2e:	4770      	bx	lr

08009c30 <_fini>:
 8009c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c32:	bf00      	nop
 8009c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c36:	bc08      	pop	{r3}
 8009c38:	469e      	mov	lr, r3
 8009c3a:	4770      	bx	lr
