VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN user_project_wrapper ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 2000000 2000000 ) ;
ROW ROW_0 CoreSite 358080 359100 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_1 CoreSite 358080 362880 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_2 CoreSite 358080 366660 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_3 CoreSite 358080 370440 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_4 CoreSite 358080 374220 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_5 CoreSite 358080 378000 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_6 CoreSite 358080 381780 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_7 CoreSite 358080 385560 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_8 CoreSite 358080 389340 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_9 CoreSite 358080 393120 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_10 CoreSite 358080 396900 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_11 CoreSite 358080 400680 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_12 CoreSite 358080 404460 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_13 CoreSite 358080 408240 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_14 CoreSite 358080 412020 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_15 CoreSite 358080 415800 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_16 CoreSite 358080 419580 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_17 CoreSite 358080 423360 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_18 CoreSite 358080 427140 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_19 CoreSite 358080 430920 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_20 CoreSite 358080 434700 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_21 CoreSite 358080 438480 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_22 CoreSite 358080 442260 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_23 CoreSite 358080 446040 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_24 CoreSite 358080 449820 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_25 CoreSite 358080 453600 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_26 CoreSite 358080 457380 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_27 CoreSite 358080 461160 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_28 CoreSite 358080 464940 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_29 CoreSite 358080 468720 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_30 CoreSite 358080 472500 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_31 CoreSite 358080 476280 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_32 CoreSite 358080 480060 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_33 CoreSite 358080 483840 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_34 CoreSite 358080 487620 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_35 CoreSite 358080 491400 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_36 CoreSite 358080 495180 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_37 CoreSite 358080 498960 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_38 CoreSite 358080 502740 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_39 CoreSite 358080 506520 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_40 CoreSite 358080 510300 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_41 CoreSite 358080 514080 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_42 CoreSite 358080 517860 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_43 CoreSite 358080 521640 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_44 CoreSite 358080 525420 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_45 CoreSite 358080 529200 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_46 CoreSite 358080 532980 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_47 CoreSite 358080 536760 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_48 CoreSite 358080 540540 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_49 CoreSite 358080 544320 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_50 CoreSite 358080 548100 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_51 CoreSite 358080 551880 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_52 CoreSite 358080 555660 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_53 CoreSite 358080 559440 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_54 CoreSite 358080 563220 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_55 CoreSite 358080 567000 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_56 CoreSite 358080 570780 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_57 CoreSite 358080 574560 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_58 CoreSite 358080 578340 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_59 CoreSite 358080 582120 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_60 CoreSite 358080 585900 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_61 CoreSite 358080 589680 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_62 CoreSite 358080 593460 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_63 CoreSite 358080 597240 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_64 CoreSite 358080 601020 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_65 CoreSite 358080 604800 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_66 CoreSite 358080 608580 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_67 CoreSite 358080 612360 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_68 CoreSite 358080 616140 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_69 CoreSite 358080 619920 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_70 CoreSite 358080 623700 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_71 CoreSite 358080 627480 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_72 CoreSite 358080 631260 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_73 CoreSite 358080 635040 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_74 CoreSite 358080 638820 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_75 CoreSite 358080 642600 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_76 CoreSite 358080 646380 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_77 CoreSite 358080 650160 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_78 CoreSite 358080 653940 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_79 CoreSite 358080 657720 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_80 CoreSite 358080 661500 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_81 CoreSite 358080 665280 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_82 CoreSite 358080 669060 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_83 CoreSite 358080 672840 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_84 CoreSite 358080 676620 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_85 CoreSite 358080 680400 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_86 CoreSite 358080 684180 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_87 CoreSite 358080 687960 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_88 CoreSite 358080 691740 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_89 CoreSite 358080 695520 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_90 CoreSite 358080 699300 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_91 CoreSite 358080 703080 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_92 CoreSite 358080 706860 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_93 CoreSite 358080 710640 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_94 CoreSite 358080 714420 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_95 CoreSite 358080 718200 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_96 CoreSite 358080 721980 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_97 CoreSite 358080 725760 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_98 CoreSite 358080 729540 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_99 CoreSite 358080 733320 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_100 CoreSite 358080 737100 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_101 CoreSite 358080 740880 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_102 CoreSite 358080 744660 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_103 CoreSite 358080 748440 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_104 CoreSite 358080 752220 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_105 CoreSite 358080 756000 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_106 CoreSite 358080 759780 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_107 CoreSite 358080 763560 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_108 CoreSite 358080 767340 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_109 CoreSite 358080 771120 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_110 CoreSite 358080 774900 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_111 CoreSite 358080 778680 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_112 CoreSite 358080 782460 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_113 CoreSite 358080 786240 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_114 CoreSite 358080 790020 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_115 CoreSite 358080 793800 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_116 CoreSite 358080 797580 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_117 CoreSite 358080 801360 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_118 CoreSite 358080 805140 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_119 CoreSite 358080 808920 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_120 CoreSite 358080 812700 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_121 CoreSite 358080 816480 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_122 CoreSite 358080 820260 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_123 CoreSite 358080 824040 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_124 CoreSite 358080 827820 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_125 CoreSite 358080 831600 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_126 CoreSite 358080 835380 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_127 CoreSite 358080 839160 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_128 CoreSite 358080 842940 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_129 CoreSite 358080 846720 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_130 CoreSite 358080 850500 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_131 CoreSite 358080 854280 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_132 CoreSite 358080 858060 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_133 CoreSite 358080 861840 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_134 CoreSite 358080 865620 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_135 CoreSite 358080 869400 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_136 CoreSite 358080 873180 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_137 CoreSite 358080 876960 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_138 CoreSite 358080 880740 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_139 CoreSite 358080 884520 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_140 CoreSite 358080 888300 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_141 CoreSite 358080 892080 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_142 CoreSite 358080 895860 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_143 CoreSite 358080 899640 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_144 CoreSite 358080 903420 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_145 CoreSite 358080 907200 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_146 CoreSite 358080 910980 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_147 CoreSite 358080 914760 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_148 CoreSite 358080 918540 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_149 CoreSite 358080 922320 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_150 CoreSite 358080 926100 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_151 CoreSite 358080 929880 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_152 CoreSite 358080 933660 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_153 CoreSite 358080 937440 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_154 CoreSite 358080 941220 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_155 CoreSite 358080 945000 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_156 CoreSite 358080 948780 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_157 CoreSite 358080 952560 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_158 CoreSite 358080 956340 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_159 CoreSite 358080 960120 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_160 CoreSite 358080 963900 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_161 CoreSite 358080 967680 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_162 CoreSite 358080 971460 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_163 CoreSite 358080 975240 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_164 CoreSite 358080 979020 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_165 CoreSite 358080 982800 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_166 CoreSite 358080 986580 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_167 CoreSite 358080 990360 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_168 CoreSite 358080 994140 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_169 CoreSite 358080 997920 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_170 CoreSite 358080 1001700 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_171 CoreSite 358080 1005480 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_172 CoreSite 358080 1009260 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_173 CoreSite 358080 1013040 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_174 CoreSite 358080 1016820 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_175 CoreSite 358080 1020600 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_176 CoreSite 358080 1024380 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_177 CoreSite 358080 1028160 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_178 CoreSite 358080 1031940 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_179 CoreSite 358080 1035720 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_180 CoreSite 358080 1039500 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_181 CoreSite 358080 1043280 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_182 CoreSite 358080 1047060 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_183 CoreSite 358080 1050840 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_184 CoreSite 358080 1054620 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_185 CoreSite 358080 1058400 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_186 CoreSite 358080 1062180 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_187 CoreSite 358080 1065960 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_188 CoreSite 358080 1069740 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_189 CoreSite 358080 1073520 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_190 CoreSite 358080 1077300 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_191 CoreSite 358080 1081080 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_192 CoreSite 358080 1084860 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_193 CoreSite 358080 1088640 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_194 CoreSite 358080 1092420 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_195 CoreSite 358080 1096200 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_196 CoreSite 358080 1099980 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_197 CoreSite 358080 1103760 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_198 CoreSite 358080 1107540 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_199 CoreSite 358080 1111320 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_200 CoreSite 358080 1115100 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_201 CoreSite 358080 1118880 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_202 CoreSite 358080 1122660 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_203 CoreSite 358080 1126440 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_204 CoreSite 358080 1130220 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_205 CoreSite 358080 1134000 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_206 CoreSite 358080 1137780 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_207 CoreSite 358080 1141560 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_208 CoreSite 358080 1145340 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_209 CoreSite 358080 1149120 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_210 CoreSite 358080 1152900 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_211 CoreSite 358080 1156680 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_212 CoreSite 358080 1160460 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_213 CoreSite 358080 1164240 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_214 CoreSite 358080 1168020 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_215 CoreSite 358080 1171800 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_216 CoreSite 358080 1175580 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_217 CoreSite 358080 1179360 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_218 CoreSite 358080 1183140 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_219 CoreSite 358080 1186920 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_220 CoreSite 358080 1190700 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_221 CoreSite 358080 1194480 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_222 CoreSite 358080 1198260 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_223 CoreSite 358080 1202040 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_224 CoreSite 358080 1205820 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_225 CoreSite 358080 1209600 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_226 CoreSite 358080 1213380 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_227 CoreSite 358080 1217160 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_228 CoreSite 358080 1220940 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_229 CoreSite 358080 1224720 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_230 CoreSite 358080 1228500 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_231 CoreSite 358080 1232280 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_232 CoreSite 358080 1236060 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_233 CoreSite 358080 1239840 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_234 CoreSite 358080 1243620 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_235 CoreSite 358080 1247400 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_236 CoreSite 358080 1251180 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_237 CoreSite 358080 1254960 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_238 CoreSite 358080 1258740 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_239 CoreSite 358080 1262520 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_240 CoreSite 358080 1266300 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_241 CoreSite 358080 1270080 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_242 CoreSite 358080 1273860 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_243 CoreSite 358080 1277640 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_244 CoreSite 358080 1281420 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_245 CoreSite 358080 1285200 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_246 CoreSite 358080 1288980 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_247 CoreSite 358080 1292760 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_248 CoreSite 358080 1296540 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_249 CoreSite 358080 1300320 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_250 CoreSite 358080 1304100 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_251 CoreSite 358080 1307880 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_252 CoreSite 358080 1311660 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_253 CoreSite 358080 1315440 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_254 CoreSite 358080 1319220 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_255 CoreSite 358080 1323000 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_256 CoreSite 358080 1326780 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_257 CoreSite 358080 1330560 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_258 CoreSite 358080 1334340 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_259 CoreSite 358080 1338120 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_260 CoreSite 358080 1341900 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_261 CoreSite 358080 1345680 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_262 CoreSite 358080 1349460 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_263 CoreSite 358080 1353240 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_264 CoreSite 358080 1357020 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_265 CoreSite 358080 1360800 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_266 CoreSite 358080 1364580 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_267 CoreSite 358080 1368360 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_268 CoreSite 358080 1372140 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_269 CoreSite 358080 1375920 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_270 CoreSite 358080 1379700 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_271 CoreSite 358080 1383480 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_272 CoreSite 358080 1387260 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_273 CoreSite 358080 1391040 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_274 CoreSite 358080 1394820 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_275 CoreSite 358080 1398600 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_276 CoreSite 358080 1402380 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_277 CoreSite 358080 1406160 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_278 CoreSite 358080 1409940 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_279 CoreSite 358080 1413720 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_280 CoreSite 358080 1417500 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_281 CoreSite 358080 1421280 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_282 CoreSite 358080 1425060 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_283 CoreSite 358080 1428840 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_284 CoreSite 358080 1432620 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_285 CoreSite 358080 1436400 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_286 CoreSite 358080 1440180 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_287 CoreSite 358080 1443960 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_288 CoreSite 358080 1447740 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_289 CoreSite 358080 1451520 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_290 CoreSite 358080 1455300 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_291 CoreSite 358080 1459080 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_292 CoreSite 358080 1462860 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_293 CoreSite 358080 1466640 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_294 CoreSite 358080 1470420 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_295 CoreSite 358080 1474200 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_296 CoreSite 358080 1477980 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_297 CoreSite 358080 1481760 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_298 CoreSite 358080 1485540 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_299 CoreSite 358080 1489320 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_300 CoreSite 358080 1493100 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_301 CoreSite 358080 1496880 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_302 CoreSite 358080 1500660 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_303 CoreSite 358080 1504440 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_304 CoreSite 358080 1508220 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_305 CoreSite 358080 1512000 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_306 CoreSite 358080 1515780 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_307 CoreSite 358080 1519560 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_308 CoreSite 358080 1523340 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_309 CoreSite 358080 1527120 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_310 CoreSite 358080 1530900 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_311 CoreSite 358080 1534680 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_312 CoreSite 358080 1538460 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_313 CoreSite 358080 1542240 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_314 CoreSite 358080 1546020 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_315 CoreSite 358080 1549800 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_316 CoreSite 358080 1553580 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_317 CoreSite 358080 1557360 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_318 CoreSite 358080 1561140 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_319 CoreSite 358080 1564920 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_320 CoreSite 358080 1568700 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_321 CoreSite 358080 1572480 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_322 CoreSite 358080 1576260 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_323 CoreSite 358080 1580040 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_324 CoreSite 358080 1583820 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_325 CoreSite 358080 1587600 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_326 CoreSite 358080 1591380 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_327 CoreSite 358080 1595160 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_328 CoreSite 358080 1598940 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_329 CoreSite 358080 1602720 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_330 CoreSite 358080 1606500 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_331 CoreSite 358080 1610280 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_332 CoreSite 358080 1614060 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_333 CoreSite 358080 1617840 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_334 CoreSite 358080 1621620 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_335 CoreSite 358080 1625400 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_336 CoreSite 358080 1629180 N DO 2674 BY 1 STEP 480 0 ;
ROW ROW_337 CoreSite 358080 1632960 FS DO 2674 BY 1 STEP 480 0 ;
ROW ROW_338 CoreSite 358080 1636740 N DO 2674 BY 1 STEP 480 0 ;
TRACKS X 480 DO 4166 STEP 480 LAYER Metal1 ;
TRACKS Y 420 DO 4761 STEP 420 LAYER Metal1 ;
TRACKS X 480 DO 4166 STEP 480 LAYER Metal2 ;
TRACKS Y 420 DO 4761 STEP 420 LAYER Metal2 ;
TRACKS X 480 DO 4166 STEP 480 LAYER Metal3 ;
TRACKS Y 420 DO 4761 STEP 420 LAYER Metal3 ;
TRACKS X 480 DO 4166 STEP 480 LAYER Metal4 ;
TRACKS Y 420 DO 4761 STEP 420 LAYER Metal4 ;
TRACKS X 480 DO 4166 STEP 480 LAYER Metal5 ;
TRACKS Y 420 DO 4761 STEP 420 LAYER Metal5 ;
TRACKS X 1640 DO 877 STEP 2280 LAYER TopMetal1 ;
TRACKS Y 1640 DO 877 STEP 2280 LAYER TopMetal1 ;
TRACKS X 2000 DO 500 STEP 4000 LAYER TopMetal2 ;
TRACKS Y 2000 DO 500 STEP 4000 LAYER TopMetal2 ;
COMPONENTS 236 ;
    - IO_BOND_sg13g2_IOPadIOVdd_east bondpad_70x70 + FIXED ( 1860000 1475000 ) W ;
    - IO_BOND_sg13g2_IOPadIOVdd_north bondpad_70x70 + FIXED ( 1475000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadIOVdd_south bondpad_70x70 + FIXED ( 1475000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadIOVdd_west bondpad_70x70 + FIXED ( 70000 1475000 ) FW ;
    - IO_BOND_sg13g2_IOPadIOVss_east bondpad_70x70 + FIXED ( 1860000 1577000 ) W ;
    - IO_BOND_sg13g2_IOPadIOVss_north bondpad_70x70 + FIXED ( 1577000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadIOVss_south bondpad_70x70 + FIXED ( 1577000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadIOVss_west bondpad_70x70 + FIXED ( 70000 1577000 ) FW ;
    - IO_BOND_sg13g2_IOPadIn_ui\[0\].ui bondpad_70x70 + FIXED ( 70000 557000 ) FW ;
    - IO_BOND_sg13g2_IOPadIn_ui\[10\].ui bondpad_70x70 + FIXED ( 659000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadIn_ui\[11\].ui bondpad_70x70 + FIXED ( 761000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadIn_ui\[12\].ui bondpad_70x70 + FIXED ( 863000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadIn_ui\[13\].ui bondpad_70x70 + FIXED ( 965000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadIn_ui\[14\].ui bondpad_70x70 + FIXED ( 1067000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadIn_ui\[15\].ui bondpad_70x70 + FIXED ( 1169000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadIn_ui\[1\].ui bondpad_70x70 + FIXED ( 70000 659000 ) FW ;
    - IO_BOND_sg13g2_IOPadIn_ui\[2\].ui bondpad_70x70 + FIXED ( 70000 761000 ) FW ;
    - IO_BOND_sg13g2_IOPadIn_ui\[3\].ui bondpad_70x70 + FIXED ( 70000 863000 ) FW ;
    - IO_BOND_sg13g2_IOPadIn_ui\[4\].ui bondpad_70x70 + FIXED ( 70000 965000 ) FW ;
    - IO_BOND_sg13g2_IOPadIn_ui\[5\].ui bondpad_70x70 + FIXED ( 70000 1067000 ) FW ;
    - IO_BOND_sg13g2_IOPadIn_ui\[6\].ui bondpad_70x70 + FIXED ( 70000 1169000 ) FW ;
    - IO_BOND_sg13g2_IOPadIn_ui\[7\].ui bondpad_70x70 + FIXED ( 70000 1271000 ) FW ;
    - IO_BOND_sg13g2_IOPadIn_ui\[8\].ui bondpad_70x70 + FIXED ( 70000 1373000 ) FW ;
    - IO_BOND_sg13g2_IOPadIn_ui\[9\].ui bondpad_70x70 + FIXED ( 557000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[0\].uo bondpad_70x70 + FIXED ( 1860000 557000 ) W ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[10\].uo bondpad_70x70 + FIXED ( 659000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[11\].uo bondpad_70x70 + FIXED ( 761000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[12\].uo bondpad_70x70 + FIXED ( 863000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[13\].uo bondpad_70x70 + FIXED ( 965000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[14\].uo bondpad_70x70 + FIXED ( 1067000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[15\].uo bondpad_70x70 + FIXED ( 1169000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[1\].uo bondpad_70x70 + FIXED ( 1860000 659000 ) W ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[2\].uo bondpad_70x70 + FIXED ( 1860000 761000 ) W ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[3\].uo bondpad_70x70 + FIXED ( 1860000 863000 ) W ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[4\].uo bondpad_70x70 + FIXED ( 1860000 965000 ) W ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[5\].uo bondpad_70x70 + FIXED ( 1860000 1067000 ) W ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[6\].uo bondpad_70x70 + FIXED ( 1860000 1169000 ) W ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[7\].uo bondpad_70x70 + FIXED ( 1860000 1271000 ) W ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[8\].uo bondpad_70x70 + FIXED ( 1860000 1373000 ) W ;
    - IO_BOND_sg13g2_IOPadOut30mA_uo\[9\].uo bondpad_70x70 + FIXED ( 557000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadVdd_east bondpad_70x70 + FIXED ( 1860000 353000 ) W ;
    - IO_BOND_sg13g2_IOPadVdd_north bondpad_70x70 + FIXED ( 353000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadVdd_south bondpad_70x70 + FIXED ( 353000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadVdd_west bondpad_70x70 + FIXED ( 70000 353000 ) FW ;
    - IO_BOND_sg13g2_IOPadVss_east bondpad_70x70 + FIXED ( 1860000 455000 ) W ;
    - IO_BOND_sg13g2_IOPadVss_north bondpad_70x70 + FIXED ( 455000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPadVss_south bondpad_70x70 + FIXED ( 455000 70000 ) N ;
    - IO_BOND_sg13g2_IOPadVss_west bondpad_70x70 + FIXED ( 70000 455000 ) FW ;
    - IO_BOND_sg13g2_IOPad_analog_io_0 bondpad_70x70 + FIXED ( 1271000 70000 ) N ;
    - IO_BOND_sg13g2_IOPad_analog_io_1 bondpad_70x70 + FIXED ( 1271000 1860000 ) FS ;
    - IO_BOND_sg13g2_IOPad_io_clock bondpad_70x70 + FIXED ( 1373000 70000 ) N ;
    - IO_BOND_sg13g2_IOPad_io_reset bondpad_70x70 + FIXED ( 1373000 1860000 ) FS ;
    - IO_CORNER_NORTH_EAST_INST sg13g2_Corner + FIXED ( 1680000 1680000 ) S ;
    - IO_CORNER_NORTH_WEST_INST sg13g2_Corner + FIXED ( 140000 1680000 ) FS ;
    - IO_CORNER_SOUTH_EAST_INST sg13g2_Corner + FIXED ( 1680000 140000 ) FN ;
    - IO_CORNER_SOUTH_WEST_INST sg13g2_Corner + FIXED ( 140000 140000 ) N ;
    - IO_FILL_IO_EAST_0_0 sg13g2_Filler4000 + FIXED ( 1680000 320000 ) W ;
    - IO_FILL_IO_EAST_0_20 sg13g2_Filler1000 + FIXED ( 1680000 340000 ) W ;
    - IO_FILL_IO_EAST_0_25 sg13g2_Filler400 + FIXED ( 1680000 345000 ) W ;
    - IO_FILL_IO_EAST_0_27 sg13g2_Filler200 + FIXED ( 1680000 347000 ) W ;
    - IO_FILL_IO_EAST_10_0 sg13g2_Filler4000 + FIXED ( 1680000 1346000 ) W ;
    - IO_FILL_IO_EAST_10_20 sg13g2_Filler400 + FIXED ( 1680000 1366000 ) W ;
    - IO_FILL_IO_EAST_11_0 sg13g2_Filler4000 + FIXED ( 1680000 1448000 ) W ;
    - IO_FILL_IO_EAST_11_20 sg13g2_Filler400 + FIXED ( 1680000 1468000 ) W ;
    - IO_FILL_IO_EAST_12_0 sg13g2_Filler4000 + FIXED ( 1680000 1550000 ) W ;
    - IO_FILL_IO_EAST_12_20 sg13g2_Filler400 + FIXED ( 1680000 1570000 ) W ;
    - IO_FILL_IO_EAST_13_0 sg13g2_Filler4000 + FIXED ( 1680000 1652000 ) W ;
    - IO_FILL_IO_EAST_13_20 sg13g2_Filler1000 + FIXED ( 1680000 1672000 ) W ;
    - IO_FILL_IO_EAST_13_25 sg13g2_Filler400 + FIXED ( 1680000 1677000 ) W ;
    - IO_FILL_IO_EAST_13_27 sg13g2_Filler200 + FIXED ( 1680000 1679000 ) W ;
    - IO_FILL_IO_EAST_1_0 sg13g2_Filler4000 + FIXED ( 1680000 428000 ) W ;
    - IO_FILL_IO_EAST_1_20 sg13g2_Filler400 + FIXED ( 1680000 448000 ) W ;
    - IO_FILL_IO_EAST_2_0 sg13g2_Filler4000 + FIXED ( 1680000 530000 ) W ;
    - IO_FILL_IO_EAST_2_20 sg13g2_Filler400 + FIXED ( 1680000 550000 ) W ;
    - IO_FILL_IO_EAST_3_0 sg13g2_Filler4000 + FIXED ( 1680000 632000 ) W ;
    - IO_FILL_IO_EAST_3_20 sg13g2_Filler400 + FIXED ( 1680000 652000 ) W ;
    - IO_FILL_IO_EAST_4_0 sg13g2_Filler4000 + FIXED ( 1680000 734000 ) W ;
    - IO_FILL_IO_EAST_4_20 sg13g2_Filler400 + FIXED ( 1680000 754000 ) W ;
    - IO_FILL_IO_EAST_5_0 sg13g2_Filler4000 + FIXED ( 1680000 836000 ) W ;
    - IO_FILL_IO_EAST_5_20 sg13g2_Filler400 + FIXED ( 1680000 856000 ) W ;
    - IO_FILL_IO_EAST_6_0 sg13g2_Filler4000 + FIXED ( 1680000 938000 ) W ;
    - IO_FILL_IO_EAST_6_20 sg13g2_Filler400 + FIXED ( 1680000 958000 ) W ;
    - IO_FILL_IO_EAST_7_0 sg13g2_Filler4000 + FIXED ( 1680000 1040000 ) W ;
    - IO_FILL_IO_EAST_7_20 sg13g2_Filler400 + FIXED ( 1680000 1060000 ) W ;
    - IO_FILL_IO_EAST_8_0 sg13g2_Filler4000 + FIXED ( 1680000 1142000 ) W ;
    - IO_FILL_IO_EAST_8_20 sg13g2_Filler400 + FIXED ( 1680000 1162000 ) W ;
    - IO_FILL_IO_EAST_9_0 sg13g2_Filler4000 + FIXED ( 1680000 1244000 ) W ;
    - IO_FILL_IO_EAST_9_20 sg13g2_Filler400 + FIXED ( 1680000 1264000 ) W ;
    - IO_FILL_IO_NORTH_0_0 sg13g2_Filler4000 + FIXED ( 320000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_0_20 sg13g2_Filler1000 + FIXED ( 340000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_0_25 sg13g2_Filler400 + FIXED ( 345000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_0_27 sg13g2_Filler200 + FIXED ( 347000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_10_0 sg13g2_Filler4000 + FIXED ( 1346000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_10_20 sg13g2_Filler400 + FIXED ( 1366000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_11_0 sg13g2_Filler4000 + FIXED ( 1448000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_11_20 sg13g2_Filler400 + FIXED ( 1468000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_12_0 sg13g2_Filler4000 + FIXED ( 1550000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_12_20 sg13g2_Filler400 + FIXED ( 1570000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_13_0 sg13g2_Filler4000 + FIXED ( 1652000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_13_20 sg13g2_Filler1000 + FIXED ( 1672000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_13_25 sg13g2_Filler400 + FIXED ( 1677000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_13_27 sg13g2_Filler200 + FIXED ( 1679000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_1_0 sg13g2_Filler4000 + FIXED ( 428000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_1_20 sg13g2_Filler400 + FIXED ( 448000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_2_0 sg13g2_Filler4000 + FIXED ( 530000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_2_20 sg13g2_Filler400 + FIXED ( 550000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_3_0 sg13g2_Filler4000 + FIXED ( 632000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_3_20 sg13g2_Filler400 + FIXED ( 652000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_4_0 sg13g2_Filler4000 + FIXED ( 734000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_4_20 sg13g2_Filler400 + FIXED ( 754000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_5_0 sg13g2_Filler4000 + FIXED ( 836000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_5_20 sg13g2_Filler400 + FIXED ( 856000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_6_0 sg13g2_Filler4000 + FIXED ( 938000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_6_20 sg13g2_Filler400 + FIXED ( 958000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_7_0 sg13g2_Filler4000 + FIXED ( 1040000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_7_20 sg13g2_Filler400 + FIXED ( 1060000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_8_0 sg13g2_Filler4000 + FIXED ( 1142000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_8_20 sg13g2_Filler400 + FIXED ( 1162000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_9_0 sg13g2_Filler4000 + FIXED ( 1244000 1680000 ) FS ;
    - IO_FILL_IO_NORTH_9_20 sg13g2_Filler400 + FIXED ( 1264000 1680000 ) FS ;
    - IO_FILL_IO_SOUTH_0_0 sg13g2_Filler4000 + FIXED ( 320000 140000 ) N ;
    - IO_FILL_IO_SOUTH_0_20 sg13g2_Filler1000 + FIXED ( 340000 140000 ) N ;
    - IO_FILL_IO_SOUTH_0_25 sg13g2_Filler400 + FIXED ( 345000 140000 ) N ;
    - IO_FILL_IO_SOUTH_0_27 sg13g2_Filler200 + FIXED ( 347000 140000 ) N ;
    - IO_FILL_IO_SOUTH_10_0 sg13g2_Filler4000 + FIXED ( 1346000 140000 ) N ;
    - IO_FILL_IO_SOUTH_10_20 sg13g2_Filler400 + FIXED ( 1366000 140000 ) N ;
    - IO_FILL_IO_SOUTH_11_0 sg13g2_Filler4000 + FIXED ( 1448000 140000 ) N ;
    - IO_FILL_IO_SOUTH_11_20 sg13g2_Filler400 + FIXED ( 1468000 140000 ) N ;
    - IO_FILL_IO_SOUTH_12_0 sg13g2_Filler4000 + FIXED ( 1550000 140000 ) N ;
    - IO_FILL_IO_SOUTH_12_20 sg13g2_Filler400 + FIXED ( 1570000 140000 ) N ;
    - IO_FILL_IO_SOUTH_13_0 sg13g2_Filler4000 + FIXED ( 1652000 140000 ) N ;
    - IO_FILL_IO_SOUTH_13_20 sg13g2_Filler1000 + FIXED ( 1672000 140000 ) N ;
    - IO_FILL_IO_SOUTH_13_25 sg13g2_Filler400 + FIXED ( 1677000 140000 ) N ;
    - IO_FILL_IO_SOUTH_13_27 sg13g2_Filler200 + FIXED ( 1679000 140000 ) N ;
    - IO_FILL_IO_SOUTH_1_0 sg13g2_Filler4000 + FIXED ( 428000 140000 ) N ;
    - IO_FILL_IO_SOUTH_1_20 sg13g2_Filler400 + FIXED ( 448000 140000 ) N ;
    - IO_FILL_IO_SOUTH_2_0 sg13g2_Filler4000 + FIXED ( 530000 140000 ) N ;
    - IO_FILL_IO_SOUTH_2_20 sg13g2_Filler400 + FIXED ( 550000 140000 ) N ;
    - IO_FILL_IO_SOUTH_3_0 sg13g2_Filler4000 + FIXED ( 632000 140000 ) N ;
    - IO_FILL_IO_SOUTH_3_20 sg13g2_Filler400 + FIXED ( 652000 140000 ) N ;
    - IO_FILL_IO_SOUTH_4_0 sg13g2_Filler4000 + FIXED ( 734000 140000 ) N ;
    - IO_FILL_IO_SOUTH_4_20 sg13g2_Filler400 + FIXED ( 754000 140000 ) N ;
    - IO_FILL_IO_SOUTH_5_0 sg13g2_Filler4000 + FIXED ( 836000 140000 ) N ;
    - IO_FILL_IO_SOUTH_5_20 sg13g2_Filler400 + FIXED ( 856000 140000 ) N ;
    - IO_FILL_IO_SOUTH_6_0 sg13g2_Filler4000 + FIXED ( 938000 140000 ) N ;
    - IO_FILL_IO_SOUTH_6_20 sg13g2_Filler400 + FIXED ( 958000 140000 ) N ;
    - IO_FILL_IO_SOUTH_7_0 sg13g2_Filler4000 + FIXED ( 1040000 140000 ) N ;
    - IO_FILL_IO_SOUTH_7_20 sg13g2_Filler400 + FIXED ( 1060000 140000 ) N ;
    - IO_FILL_IO_SOUTH_8_0 sg13g2_Filler4000 + FIXED ( 1142000 140000 ) N ;
    - IO_FILL_IO_SOUTH_8_20 sg13g2_Filler400 + FIXED ( 1162000 140000 ) N ;
    - IO_FILL_IO_SOUTH_9_0 sg13g2_Filler4000 + FIXED ( 1244000 140000 ) N ;
    - IO_FILL_IO_SOUTH_9_20 sg13g2_Filler400 + FIXED ( 1264000 140000 ) N ;
    - IO_FILL_IO_WEST_0_0 sg13g2_Filler4000 + FIXED ( 140000 320000 ) FW ;
    - IO_FILL_IO_WEST_0_20 sg13g2_Filler1000 + FIXED ( 140000 340000 ) FW ;
    - IO_FILL_IO_WEST_0_25 sg13g2_Filler400 + FIXED ( 140000 345000 ) FW ;
    - IO_FILL_IO_WEST_0_27 sg13g2_Filler200 + FIXED ( 140000 347000 ) FW ;
    - IO_FILL_IO_WEST_10_0 sg13g2_Filler4000 + FIXED ( 140000 1346000 ) FW ;
    - IO_FILL_IO_WEST_10_20 sg13g2_Filler400 + FIXED ( 140000 1366000 ) FW ;
    - IO_FILL_IO_WEST_11_0 sg13g2_Filler4000 + FIXED ( 140000 1448000 ) FW ;
    - IO_FILL_IO_WEST_11_20 sg13g2_Filler400 + FIXED ( 140000 1468000 ) FW ;
    - IO_FILL_IO_WEST_12_0 sg13g2_Filler4000 + FIXED ( 140000 1550000 ) FW ;
    - IO_FILL_IO_WEST_12_20 sg13g2_Filler400 + FIXED ( 140000 1570000 ) FW ;
    - IO_FILL_IO_WEST_13_0 sg13g2_Filler4000 + FIXED ( 140000 1652000 ) FW ;
    - IO_FILL_IO_WEST_13_20 sg13g2_Filler1000 + FIXED ( 140000 1672000 ) FW ;
    - IO_FILL_IO_WEST_13_25 sg13g2_Filler400 + FIXED ( 140000 1677000 ) FW ;
    - IO_FILL_IO_WEST_13_27 sg13g2_Filler200 + FIXED ( 140000 1679000 ) FW ;
    - IO_FILL_IO_WEST_1_0 sg13g2_Filler4000 + FIXED ( 140000 428000 ) FW ;
    - IO_FILL_IO_WEST_1_20 sg13g2_Filler400 + FIXED ( 140000 448000 ) FW ;
    - IO_FILL_IO_WEST_2_0 sg13g2_Filler4000 + FIXED ( 140000 530000 ) FW ;
    - IO_FILL_IO_WEST_2_20 sg13g2_Filler400 + FIXED ( 140000 550000 ) FW ;
    - IO_FILL_IO_WEST_3_0 sg13g2_Filler4000 + FIXED ( 140000 632000 ) FW ;
    - IO_FILL_IO_WEST_3_20 sg13g2_Filler400 + FIXED ( 140000 652000 ) FW ;
    - IO_FILL_IO_WEST_4_0 sg13g2_Filler4000 + FIXED ( 140000 734000 ) FW ;
    - IO_FILL_IO_WEST_4_20 sg13g2_Filler400 + FIXED ( 140000 754000 ) FW ;
    - IO_FILL_IO_WEST_5_0 sg13g2_Filler4000 + FIXED ( 140000 836000 ) FW ;
    - IO_FILL_IO_WEST_5_20 sg13g2_Filler400 + FIXED ( 140000 856000 ) FW ;
    - IO_FILL_IO_WEST_6_0 sg13g2_Filler4000 + FIXED ( 140000 938000 ) FW ;
    - IO_FILL_IO_WEST_6_20 sg13g2_Filler400 + FIXED ( 140000 958000 ) FW ;
    - IO_FILL_IO_WEST_7_0 sg13g2_Filler4000 + FIXED ( 140000 1040000 ) FW ;
    - IO_FILL_IO_WEST_7_20 sg13g2_Filler400 + FIXED ( 140000 1060000 ) FW ;
    - IO_FILL_IO_WEST_8_0 sg13g2_Filler4000 + FIXED ( 140000 1142000 ) FW ;
    - IO_FILL_IO_WEST_8_20 sg13g2_Filler400 + FIXED ( 140000 1162000 ) FW ;
    - IO_FILL_IO_WEST_9_0 sg13g2_Filler4000 + FIXED ( 140000 1244000 ) FW ;
    - IO_FILL_IO_WEST_9_20 sg13g2_Filler400 + FIXED ( 140000 1264000 ) FW ;
    - sg13g2_IOPadIOVdd_east sg13g2_IOPadIOVdd + FIXED ( 1680000 1470000 ) W ;
    - sg13g2_IOPadIOVdd_north sg13g2_IOPadIOVdd + FIXED ( 1470000 1680000 ) FS ;
    - sg13g2_IOPadIOVdd_south sg13g2_IOPadIOVdd + FIXED ( 1470000 140000 ) N ;
    - sg13g2_IOPadIOVdd_west sg13g2_IOPadIOVdd + FIXED ( 140000 1470000 ) FW ;
    - sg13g2_IOPadIOVss_east sg13g2_IOPadIOVss + FIXED ( 1680000 1572000 ) W ;
    - sg13g2_IOPadIOVss_north sg13g2_IOPadIOVss + FIXED ( 1572000 1680000 ) FS ;
    - sg13g2_IOPadIOVss_south sg13g2_IOPadIOVss + FIXED ( 1572000 140000 ) N ;
    - sg13g2_IOPadIOVss_west sg13g2_IOPadIOVss + FIXED ( 140000 1572000 ) FW ;
    - sg13g2_IOPadIn_ui\[0\].ui sg13g2_IOPadIn + FIXED ( 140000 552000 ) FW ;
    - sg13g2_IOPadIn_ui\[10\].ui sg13g2_IOPadIn + FIXED ( 654000 140000 ) N ;
    - sg13g2_IOPadIn_ui\[11\].ui sg13g2_IOPadIn + FIXED ( 756000 140000 ) N ;
    - sg13g2_IOPadIn_ui\[12\].ui sg13g2_IOPadIn + FIXED ( 858000 140000 ) N ;
    - sg13g2_IOPadIn_ui\[13\].ui sg13g2_IOPadIn + FIXED ( 960000 140000 ) N ;
    - sg13g2_IOPadIn_ui\[14\].ui sg13g2_IOPadIn + FIXED ( 1062000 140000 ) N ;
    - sg13g2_IOPadIn_ui\[15\].ui sg13g2_IOPadIn + FIXED ( 1164000 140000 ) N ;
    - sg13g2_IOPadIn_ui\[1\].ui sg13g2_IOPadIn + FIXED ( 140000 654000 ) FW ;
    - sg13g2_IOPadIn_ui\[2\].ui sg13g2_IOPadIn + FIXED ( 140000 756000 ) FW ;
    - sg13g2_IOPadIn_ui\[3\].ui sg13g2_IOPadIn + FIXED ( 140000 858000 ) FW ;
    - sg13g2_IOPadIn_ui\[4\].ui sg13g2_IOPadIn + FIXED ( 140000 960000 ) FW ;
    - sg13g2_IOPadIn_ui\[5\].ui sg13g2_IOPadIn + FIXED ( 140000 1062000 ) FW ;
    - sg13g2_IOPadIn_ui\[6\].ui sg13g2_IOPadIn + FIXED ( 140000 1164000 ) FW ;
    - sg13g2_IOPadIn_ui\[7\].ui sg13g2_IOPadIn + FIXED ( 140000 1266000 ) FW ;
    - sg13g2_IOPadIn_ui\[8\].ui sg13g2_IOPadIn + FIXED ( 140000 1368000 ) FW ;
    - sg13g2_IOPadIn_ui\[9\].ui sg13g2_IOPadIn + FIXED ( 552000 140000 ) N ;
    - sg13g2_IOPadOut30mA_uo\[0\].uo sg13g2_IOPadOut30mA + FIXED ( 1680000 552000 ) W ;
    - sg13g2_IOPadOut30mA_uo\[10\].uo sg13g2_IOPadOut30mA + FIXED ( 654000 1680000 ) FS ;
    - sg13g2_IOPadOut30mA_uo\[11\].uo sg13g2_IOPadOut30mA + FIXED ( 756000 1680000 ) FS ;
    - sg13g2_IOPadOut30mA_uo\[12\].uo sg13g2_IOPadOut30mA + FIXED ( 858000 1680000 ) FS ;
    - sg13g2_IOPadOut30mA_uo\[13\].uo sg13g2_IOPadOut30mA + FIXED ( 960000 1680000 ) FS ;
    - sg13g2_IOPadOut30mA_uo\[14\].uo sg13g2_IOPadOut30mA + FIXED ( 1062000 1680000 ) FS ;
    - sg13g2_IOPadOut30mA_uo\[15\].uo sg13g2_IOPadOut30mA + FIXED ( 1164000 1680000 ) FS ;
    - sg13g2_IOPadOut30mA_uo\[1\].uo sg13g2_IOPadOut30mA + FIXED ( 1680000 654000 ) W ;
    - sg13g2_IOPadOut30mA_uo\[2\].uo sg13g2_IOPadOut30mA + FIXED ( 1680000 756000 ) W ;
    - sg13g2_IOPadOut30mA_uo\[3\].uo sg13g2_IOPadOut30mA + FIXED ( 1680000 858000 ) W ;
    - sg13g2_IOPadOut30mA_uo\[4\].uo sg13g2_IOPadOut30mA + FIXED ( 1680000 960000 ) W ;
    - sg13g2_IOPadOut30mA_uo\[5\].uo sg13g2_IOPadOut30mA + FIXED ( 1680000 1062000 ) W ;
    - sg13g2_IOPadOut30mA_uo\[6\].uo sg13g2_IOPadOut30mA + FIXED ( 1680000 1164000 ) W ;
    - sg13g2_IOPadOut30mA_uo\[7\].uo sg13g2_IOPadOut30mA + FIXED ( 1680000 1266000 ) W ;
    - sg13g2_IOPadOut30mA_uo\[8\].uo sg13g2_IOPadOut30mA + FIXED ( 1680000 1368000 ) W ;
    - sg13g2_IOPadOut30mA_uo\[9\].uo sg13g2_IOPadOut30mA + FIXED ( 552000 1680000 ) FS ;
    - sg13g2_IOPadVdd_east sg13g2_IOPadVdd + FIXED ( 1680000 348000 ) W ;
    - sg13g2_IOPadVdd_north sg13g2_IOPadIOVdd + FIXED ( 348000 1680000 ) FS ;
    - sg13g2_IOPadVdd_south sg13g2_IOPadVdd + FIXED ( 348000 140000 ) N ;
    - sg13g2_IOPadVdd_west sg13g2_IOPadVdd + FIXED ( 140000 348000 ) FW ;
    - sg13g2_IOPadVss_east sg13g2_IOPadVss + FIXED ( 1680000 450000 ) W ;
    - sg13g2_IOPadVss_north sg13g2_IOPadIOVss + FIXED ( 450000 1680000 ) FS ;
    - sg13g2_IOPadVss_south sg13g2_IOPadVss + FIXED ( 450000 140000 ) N ;
    - sg13g2_IOPadVss_west sg13g2_IOPadVss + FIXED ( 140000 450000 ) FW ;
    - sg13g2_IOPad_analog_io_0 sg13g2_IOPadAnalog + FIXED ( 1266000 140000 ) N ;
    - sg13g2_IOPad_analog_io_1 sg13g2_IOPadAnalog + FIXED ( 1266000 1680000 ) FS ;
    - sg13g2_IOPad_io_clock sg13g2_IOPadIn + FIXED ( 1368000 140000 ) N ;
    - sg13g2_IOPad_io_reset sg13g2_IOPadIn + FIXED ( 1368000 1680000 ) FS ;
END COMPONENTS
PINS 40 ;
    - IOVDD + NET IOVDD + SPECIAL + DIRECTION INPUT + USE POWER
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 1510000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1510000 1895000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 388000 1895000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 1510000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1510000 105000 ) N ;
    - IOVSS + NET IOVSS + SPECIAL + DIRECTION INPUT + USE GROUND
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 1612000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1612000 1895000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 490000 1895000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 1612000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1612000 105000 ) N ;
    - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 388000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 388000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 388000 105000 ) N ;
    - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 490000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 490000 ) N
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 490000 105000 ) N ;
    - analog_io_0 + NET analog_io_0 + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1306000 105000 ) N ;
    - analog_io_1 + NET analog_io_1 + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1306000 1895000 ) N ;
    - io_clock_PAD + NET io_clock_PAD + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1408000 105000 ) N ;
    - io_reset_PAD + NET io_reset_PAD + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1408000 1895000 ) N ;
    - ui_PAD[0] + NET ui_PAD[0] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 592000 ) N ;
    - ui_PAD[10] + NET ui_PAD[10] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 694000 105000 ) N ;
    - ui_PAD[11] + NET ui_PAD[11] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 796000 105000 ) N ;
    - ui_PAD[12] + NET ui_PAD[12] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 898000 105000 ) N ;
    - ui_PAD[13] + NET ui_PAD[13] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1000000 105000 ) N ;
    - ui_PAD[14] + NET ui_PAD[14] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1102000 105000 ) N ;
    - ui_PAD[15] + NET ui_PAD[15] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1204000 105000 ) N ;
    - ui_PAD[1] + NET ui_PAD[1] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 694000 ) N ;
    - ui_PAD[2] + NET ui_PAD[2] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 796000 ) N ;
    - ui_PAD[3] + NET ui_PAD[3] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 898000 ) N ;
    - ui_PAD[4] + NET ui_PAD[4] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 1000000 ) N ;
    - ui_PAD[5] + NET ui_PAD[5] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 1102000 ) N ;
    - ui_PAD[6] + NET ui_PAD[6] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 1204000 ) N ;
    - ui_PAD[7] + NET ui_PAD[7] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 1306000 ) N ;
    - ui_PAD[8] + NET ui_PAD[8] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 105000 1408000 ) N ;
    - ui_PAD[9] + NET ui_PAD[9] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 592000 105000 ) N ;
    - uo_PAD[0] + NET uo_PAD[0] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 592000 ) N ;
    - uo_PAD[10] + NET uo_PAD[10] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 694000 1895000 ) N ;
    - uo_PAD[11] + NET uo_PAD[11] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 796000 1895000 ) N ;
    - uo_PAD[12] + NET uo_PAD[12] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 898000 1895000 ) N ;
    - uo_PAD[13] + NET uo_PAD[13] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1000000 1895000 ) N ;
    - uo_PAD[14] + NET uo_PAD[14] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1102000 1895000 ) N ;
    - uo_PAD[15] + NET uo_PAD[15] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1204000 1895000 ) N ;
    - uo_PAD[1] + NET uo_PAD[1] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 694000 ) N ;
    - uo_PAD[2] + NET uo_PAD[2] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 796000 ) N ;
    - uo_PAD[3] + NET uo_PAD[3] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 898000 ) N ;
    - uo_PAD[4] + NET uo_PAD[4] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 1000000 ) N ;
    - uo_PAD[5] + NET uo_PAD[5] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 1102000 ) N ;
    - uo_PAD[6] + NET uo_PAD[6] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 1204000 ) N ;
    - uo_PAD[7] + NET uo_PAD[7] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 1306000 ) N ;
    - uo_PAD[8] + NET uo_PAD[8] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 1895000 1408000 ) N ;
    - uo_PAD[9] + NET uo_PAD[9] + SPECIAL + DIRECTION INOUT + USE SIGNAL
      + PORT
        + LAYER TopMetal2 ( -35000 -35000 ) ( 35000 35000 )
        + FIXED ( 592000 1895000 ) N ;
END PINS
SPECIALNETS 40 ;
    - IOVDD ( PIN IOVDD ) ( IO_BOND_sg13g2_IOPadIOVdd_west pad ) ( IO_BOND_sg13g2_IOPadIOVdd_north pad ) ( IO_BOND_sg13g2_IOPadVdd_north pad ) ( IO_BOND_sg13g2_IOPadIOVdd_east pad ) ( IO_BOND_sg13g2_IOPadIOVdd_south pad ) ( IO_CORNER_SOUTH_WEST_INST iovdd )
      ( IO_FILL_IO_WEST_0_0 iovdd ) ( IO_FILL_IO_SOUTH_0_0 iovdd ) ( IO_FILL_IO_EAST_0_0 iovdd ) ( IO_FILL_IO_NORTH_0_0 iovdd ) ( IO_FILL_IO_WEST_0_20 iovdd ) ( IO_FILL_IO_SOUTH_0_20 iovdd ) ( IO_FILL_IO_EAST_0_20 iovdd ) ( IO_FILL_IO_NORTH_0_20 iovdd )
      ( IO_CORNER_SOUTH_EAST_INST iovdd ) ( IO_CORNER_NORTH_EAST_INST iovdd ) ( IO_CORNER_NORTH_WEST_INST iovdd ) ( IO_FILL_IO_WEST_13_27 iovdd ) ( IO_FILL_IO_WEST_13_25 iovdd ) ( IO_FILL_IO_WEST_13_20 iovdd ) ( IO_FILL_IO_WEST_0_25 iovdd ) ( IO_FILL_IO_WEST_2_0 iovdd )
      ( IO_FILL_IO_WEST_1_20 iovdd ) ( IO_FILL_IO_WEST_1_0 iovdd ) ( IO_FILL_IO_WEST_0_27 iovdd ) ( IO_FILL_IO_WEST_11_0 iovdd ) ( IO_FILL_IO_WEST_10_20 iovdd ) ( IO_FILL_IO_WEST_10_0 iovdd ) ( IO_FILL_IO_WEST_9_20 iovdd ) ( IO_FILL_IO_WEST_9_0 iovdd )
      ( IO_FILL_IO_WEST_8_20 iovdd ) ( IO_FILL_IO_WEST_8_0 iovdd ) ( IO_FILL_IO_WEST_7_20 iovdd ) ( IO_FILL_IO_WEST_7_0 iovdd ) ( IO_FILL_IO_WEST_6_20 iovdd ) ( IO_FILL_IO_WEST_6_0 iovdd ) ( IO_FILL_IO_WEST_5_20 iovdd ) ( IO_FILL_IO_WEST_5_0 iovdd )
      ( IO_FILL_IO_WEST_4_20 iovdd ) ( IO_FILL_IO_WEST_4_0 iovdd ) ( IO_FILL_IO_WEST_3_20 iovdd ) ( IO_FILL_IO_WEST_3_0 iovdd ) ( IO_FILL_IO_WEST_2_20 iovdd ) ( IO_FILL_IO_WEST_13_0 iovdd ) ( IO_FILL_IO_WEST_12_20 iovdd ) ( IO_FILL_IO_WEST_12_0 iovdd )
      ( IO_FILL_IO_WEST_11_20 iovdd ) ( IO_FILL_IO_SOUTH_13_27 iovdd ) ( IO_FILL_IO_SOUTH_13_25 iovdd ) ( IO_FILL_IO_SOUTH_13_20 iovdd ) ( IO_FILL_IO_SOUTH_0_25 iovdd ) ( IO_FILL_IO_SOUTH_11_0 iovdd ) ( IO_FILL_IO_SOUTH_10_20 iovdd ) ( IO_FILL_IO_SOUTH_10_0 iovdd )
      ( IO_FILL_IO_SOUTH_9_20 iovdd ) ( IO_FILL_IO_SOUTH_2_0 iovdd ) ( IO_FILL_IO_SOUTH_1_20 iovdd ) ( IO_FILL_IO_SOUTH_1_0 iovdd ) ( IO_FILL_IO_SOUTH_0_27 iovdd ) ( IO_FILL_IO_SOUTH_3_0 iovdd ) ( IO_FILL_IO_SOUTH_2_20 iovdd ) ( IO_FILL_IO_SOUTH_9_0 iovdd )
      ( IO_FILL_IO_SOUTH_8_20 iovdd ) ( IO_FILL_IO_SOUTH_8_0 iovdd ) ( IO_FILL_IO_SOUTH_7_20 iovdd ) ( IO_FILL_IO_SOUTH_7_0 iovdd ) ( IO_FILL_IO_SOUTH_6_20 iovdd ) ( IO_FILL_IO_SOUTH_6_0 iovdd ) ( IO_FILL_IO_SOUTH_5_20 iovdd ) ( IO_FILL_IO_SOUTH_5_0 iovdd )
      ( IO_FILL_IO_SOUTH_4_20 iovdd ) ( IO_FILL_IO_SOUTH_4_0 iovdd ) ( IO_FILL_IO_SOUTH_3_20 iovdd ) ( IO_FILL_IO_SOUTH_13_0 iovdd ) ( IO_FILL_IO_SOUTH_12_20 iovdd ) ( IO_FILL_IO_SOUTH_12_0 iovdd ) ( IO_FILL_IO_SOUTH_11_20 iovdd ) ( IO_FILL_IO_EAST_13_27 iovdd )
      ( IO_FILL_IO_EAST_13_25 iovdd ) ( IO_FILL_IO_EAST_13_20 iovdd ) ( IO_FILL_IO_EAST_0_25 iovdd ) ( IO_FILL_IO_EAST_2_0 iovdd ) ( IO_FILL_IO_EAST_1_20 iovdd ) ( IO_FILL_IO_EAST_1_0 iovdd ) ( IO_FILL_IO_EAST_0_27 iovdd ) ( IO_FILL_IO_EAST_11_0 iovdd )
      ( IO_FILL_IO_EAST_10_20 iovdd ) ( IO_FILL_IO_EAST_10_0 iovdd ) ( IO_FILL_IO_EAST_9_20 iovdd ) ( IO_FILL_IO_EAST_9_0 iovdd ) ( IO_FILL_IO_EAST_8_20 iovdd ) ( IO_FILL_IO_EAST_8_0 iovdd ) ( IO_FILL_IO_EAST_7_20 iovdd ) ( IO_FILL_IO_EAST_7_0 iovdd )
      ( IO_FILL_IO_EAST_6_20 iovdd ) ( IO_FILL_IO_EAST_6_0 iovdd ) ( IO_FILL_IO_EAST_5_20 iovdd ) ( IO_FILL_IO_EAST_5_0 iovdd ) ( IO_FILL_IO_EAST_4_20 iovdd ) ( IO_FILL_IO_EAST_4_0 iovdd ) ( IO_FILL_IO_EAST_3_20 iovdd ) ( IO_FILL_IO_EAST_3_0 iovdd )
      ( IO_FILL_IO_EAST_2_20 iovdd ) ( IO_FILL_IO_EAST_13_0 iovdd ) ( IO_FILL_IO_EAST_12_20 iovdd ) ( IO_FILL_IO_EAST_12_0 iovdd ) ( IO_FILL_IO_EAST_11_20 iovdd ) ( IO_FILL_IO_NORTH_13_27 iovdd ) ( IO_FILL_IO_NORTH_13_25 iovdd ) ( IO_FILL_IO_NORTH_13_20 iovdd )
      ( IO_FILL_IO_NORTH_0_25 iovdd ) ( IO_FILL_IO_NORTH_11_0 iovdd ) ( IO_FILL_IO_NORTH_10_20 iovdd ) ( IO_FILL_IO_NORTH_10_0 iovdd ) ( IO_FILL_IO_NORTH_9_20 iovdd ) ( IO_FILL_IO_NORTH_2_0 iovdd ) ( IO_FILL_IO_NORTH_1_20 iovdd ) ( IO_FILL_IO_NORTH_1_0 iovdd )
      ( IO_FILL_IO_NORTH_0_27 iovdd ) ( IO_FILL_IO_NORTH_3_0 iovdd ) ( IO_FILL_IO_NORTH_2_20 iovdd ) ( IO_FILL_IO_NORTH_9_0 iovdd ) ( IO_FILL_IO_NORTH_8_20 iovdd ) ( IO_FILL_IO_NORTH_8_0 iovdd ) ( IO_FILL_IO_NORTH_7_20 iovdd ) ( IO_FILL_IO_NORTH_7_0 iovdd )
      ( IO_FILL_IO_NORTH_6_20 iovdd ) ( IO_FILL_IO_NORTH_6_0 iovdd ) ( IO_FILL_IO_NORTH_5_20 iovdd ) ( IO_FILL_IO_NORTH_5_0 iovdd ) ( IO_FILL_IO_NORTH_4_20 iovdd ) ( IO_FILL_IO_NORTH_4_0 iovdd ) ( IO_FILL_IO_NORTH_3_20 iovdd ) ( IO_FILL_IO_NORTH_13_0 iovdd )
      ( IO_FILL_IO_NORTH_12_20 iovdd ) ( IO_FILL_IO_NORTH_12_0 iovdd ) ( IO_FILL_IO_NORTH_11_20 iovdd ) ( sg13g2_IOPad_io_reset iovdd ) ( sg13g2_IOPad_io_clock iovdd ) ( sg13g2_IOPad_analog_io_1 iovdd ) ( sg13g2_IOPad_analog_io_0 iovdd ) ( sg13g2_IOPadVss_west iovdd )
      ( sg13g2_IOPadVss_south iovdd ) ( sg13g2_IOPadVss_north iovdd ) ( sg13g2_IOPadVss_east iovdd ) ( sg13g2_IOPadVdd_west iovdd ) ( sg13g2_IOPadVdd_south iovdd ) ( sg13g2_IOPadVdd_north iovdd ) ( sg13g2_IOPadVdd_east iovdd ) ( sg13g2_IOPadOut30mA_uo\[9\].uo iovdd )
      ( sg13g2_IOPadOut30mA_uo\[8\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[7\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[6\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[5\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[4\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[3\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[2\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[1\].uo iovdd )
      ( sg13g2_IOPadOut30mA_uo\[15\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[14\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[13\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[12\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[11\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[10\].uo iovdd ) ( sg13g2_IOPadOut30mA_uo\[0\].uo iovdd ) ( sg13g2_IOPadIn_ui\[9\].ui iovdd )
      ( sg13g2_IOPadIn_ui\[8\].ui iovdd ) ( sg13g2_IOPadIn_ui\[7\].ui iovdd ) ( sg13g2_IOPadIn_ui\[6\].ui iovdd ) ( sg13g2_IOPadIn_ui\[5\].ui iovdd ) ( sg13g2_IOPadIn_ui\[4\].ui iovdd ) ( sg13g2_IOPadIn_ui\[3\].ui iovdd ) ( sg13g2_IOPadIn_ui\[2\].ui iovdd ) ( sg13g2_IOPadIn_ui\[1\].ui iovdd )
      ( sg13g2_IOPadIn_ui\[15\].ui iovdd ) ( sg13g2_IOPadIn_ui\[14\].ui iovdd ) ( sg13g2_IOPadIn_ui\[13\].ui iovdd ) ( sg13g2_IOPadIn_ui\[12\].ui iovdd ) ( sg13g2_IOPadIn_ui\[11\].ui iovdd ) ( sg13g2_IOPadIn_ui\[10\].ui iovdd ) ( sg13g2_IOPadIn_ui\[0\].ui iovdd ) ( sg13g2_IOPadIOVss_west iovdd )
      ( sg13g2_IOPadIOVss_south iovdd ) ( sg13g2_IOPadIOVss_north iovdd ) ( sg13g2_IOPadIOVss_east iovdd ) ( sg13g2_IOPadIOVdd_west iovdd ) ( sg13g2_IOPadIOVdd_south iovdd ) ( sg13g2_IOPadIOVdd_north iovdd ) ( sg13g2_IOPadIOVdd_east iovdd ) + USE POWER ;
    - IOVSS ( PIN IOVSS ) ( IO_BOND_sg13g2_IOPadIOVss_west pad ) ( IO_BOND_sg13g2_IOPadIOVss_north pad ) ( IO_BOND_sg13g2_IOPadVss_north pad ) ( IO_BOND_sg13g2_IOPadIOVss_east pad ) ( IO_BOND_sg13g2_IOPadIOVss_south pad ) ( IO_CORNER_SOUTH_WEST_INST iovss )
      ( IO_FILL_IO_WEST_0_0 iovss ) ( IO_FILL_IO_SOUTH_0_0 iovss ) ( IO_FILL_IO_EAST_0_0 iovss ) ( IO_FILL_IO_NORTH_0_0 iovss ) ( IO_FILL_IO_WEST_0_20 iovss ) ( IO_FILL_IO_SOUTH_0_20 iovss ) ( IO_FILL_IO_EAST_0_20 iovss ) ( IO_FILL_IO_NORTH_0_20 iovss )
      ( IO_CORNER_SOUTH_EAST_INST iovss ) ( IO_CORNER_NORTH_EAST_INST iovss ) ( IO_CORNER_NORTH_WEST_INST iovss ) ( IO_FILL_IO_WEST_13_27 iovss ) ( IO_FILL_IO_WEST_13_25 iovss ) ( IO_FILL_IO_WEST_13_20 iovss ) ( IO_FILL_IO_WEST_0_25 iovss ) ( IO_FILL_IO_WEST_2_0 iovss )
      ( IO_FILL_IO_WEST_1_20 iovss ) ( IO_FILL_IO_WEST_1_0 iovss ) ( IO_FILL_IO_WEST_0_27 iovss ) ( IO_FILL_IO_WEST_11_0 iovss ) ( IO_FILL_IO_WEST_10_20 iovss ) ( IO_FILL_IO_WEST_10_0 iovss ) ( IO_FILL_IO_WEST_9_20 iovss ) ( IO_FILL_IO_WEST_9_0 iovss )
      ( IO_FILL_IO_WEST_8_20 iovss ) ( IO_FILL_IO_WEST_8_0 iovss ) ( IO_FILL_IO_WEST_7_20 iovss ) ( IO_FILL_IO_WEST_7_0 iovss ) ( IO_FILL_IO_WEST_6_20 iovss ) ( IO_FILL_IO_WEST_6_0 iovss ) ( IO_FILL_IO_WEST_5_20 iovss ) ( IO_FILL_IO_WEST_5_0 iovss )
      ( IO_FILL_IO_WEST_4_20 iovss ) ( IO_FILL_IO_WEST_4_0 iovss ) ( IO_FILL_IO_WEST_3_20 iovss ) ( IO_FILL_IO_WEST_3_0 iovss ) ( IO_FILL_IO_WEST_2_20 iovss ) ( IO_FILL_IO_WEST_13_0 iovss ) ( IO_FILL_IO_WEST_12_20 iovss ) ( IO_FILL_IO_WEST_12_0 iovss )
      ( IO_FILL_IO_WEST_11_20 iovss ) ( IO_FILL_IO_SOUTH_13_27 iovss ) ( IO_FILL_IO_SOUTH_13_25 iovss ) ( IO_FILL_IO_SOUTH_13_20 iovss ) ( IO_FILL_IO_SOUTH_0_25 iovss ) ( IO_FILL_IO_SOUTH_11_0 iovss ) ( IO_FILL_IO_SOUTH_10_20 iovss ) ( IO_FILL_IO_SOUTH_10_0 iovss )
      ( IO_FILL_IO_SOUTH_9_20 iovss ) ( IO_FILL_IO_SOUTH_2_0 iovss ) ( IO_FILL_IO_SOUTH_1_20 iovss ) ( IO_FILL_IO_SOUTH_1_0 iovss ) ( IO_FILL_IO_SOUTH_0_27 iovss ) ( IO_FILL_IO_SOUTH_3_0 iovss ) ( IO_FILL_IO_SOUTH_2_20 iovss ) ( IO_FILL_IO_SOUTH_9_0 iovss )
      ( IO_FILL_IO_SOUTH_8_20 iovss ) ( IO_FILL_IO_SOUTH_8_0 iovss ) ( IO_FILL_IO_SOUTH_7_20 iovss ) ( IO_FILL_IO_SOUTH_7_0 iovss ) ( IO_FILL_IO_SOUTH_6_20 iovss ) ( IO_FILL_IO_SOUTH_6_0 iovss ) ( IO_FILL_IO_SOUTH_5_20 iovss ) ( IO_FILL_IO_SOUTH_5_0 iovss )
      ( IO_FILL_IO_SOUTH_4_20 iovss ) ( IO_FILL_IO_SOUTH_4_0 iovss ) ( IO_FILL_IO_SOUTH_3_20 iovss ) ( IO_FILL_IO_SOUTH_13_0 iovss ) ( IO_FILL_IO_SOUTH_12_20 iovss ) ( IO_FILL_IO_SOUTH_12_0 iovss ) ( IO_FILL_IO_SOUTH_11_20 iovss ) ( IO_FILL_IO_EAST_13_27 iovss )
      ( IO_FILL_IO_EAST_13_25 iovss ) ( IO_FILL_IO_EAST_13_20 iovss ) ( IO_FILL_IO_EAST_0_25 iovss ) ( IO_FILL_IO_EAST_2_0 iovss ) ( IO_FILL_IO_EAST_1_20 iovss ) ( IO_FILL_IO_EAST_1_0 iovss ) ( IO_FILL_IO_EAST_0_27 iovss ) ( IO_FILL_IO_EAST_11_0 iovss )
      ( IO_FILL_IO_EAST_10_20 iovss ) ( IO_FILL_IO_EAST_10_0 iovss ) ( IO_FILL_IO_EAST_9_20 iovss ) ( IO_FILL_IO_EAST_9_0 iovss ) ( IO_FILL_IO_EAST_8_20 iovss ) ( IO_FILL_IO_EAST_8_0 iovss ) ( IO_FILL_IO_EAST_7_20 iovss ) ( IO_FILL_IO_EAST_7_0 iovss )
      ( IO_FILL_IO_EAST_6_20 iovss ) ( IO_FILL_IO_EAST_6_0 iovss ) ( IO_FILL_IO_EAST_5_20 iovss ) ( IO_FILL_IO_EAST_5_0 iovss ) ( IO_FILL_IO_EAST_4_20 iovss ) ( IO_FILL_IO_EAST_4_0 iovss ) ( IO_FILL_IO_EAST_3_20 iovss ) ( IO_FILL_IO_EAST_3_0 iovss )
      ( IO_FILL_IO_EAST_2_20 iovss ) ( IO_FILL_IO_EAST_13_0 iovss ) ( IO_FILL_IO_EAST_12_20 iovss ) ( IO_FILL_IO_EAST_12_0 iovss ) ( IO_FILL_IO_EAST_11_20 iovss ) ( IO_FILL_IO_NORTH_13_27 iovss ) ( IO_FILL_IO_NORTH_13_25 iovss ) ( IO_FILL_IO_NORTH_13_20 iovss )
      ( IO_FILL_IO_NORTH_0_25 iovss ) ( IO_FILL_IO_NORTH_11_0 iovss ) ( IO_FILL_IO_NORTH_10_20 iovss ) ( IO_FILL_IO_NORTH_10_0 iovss ) ( IO_FILL_IO_NORTH_9_20 iovss ) ( IO_FILL_IO_NORTH_2_0 iovss ) ( IO_FILL_IO_NORTH_1_20 iovss ) ( IO_FILL_IO_NORTH_1_0 iovss )
      ( IO_FILL_IO_NORTH_0_27 iovss ) ( IO_FILL_IO_NORTH_3_0 iovss ) ( IO_FILL_IO_NORTH_2_20 iovss ) ( IO_FILL_IO_NORTH_9_0 iovss ) ( IO_FILL_IO_NORTH_8_20 iovss ) ( IO_FILL_IO_NORTH_8_0 iovss ) ( IO_FILL_IO_NORTH_7_20 iovss ) ( IO_FILL_IO_NORTH_7_0 iovss )
      ( IO_FILL_IO_NORTH_6_20 iovss ) ( IO_FILL_IO_NORTH_6_0 iovss ) ( IO_FILL_IO_NORTH_5_20 iovss ) ( IO_FILL_IO_NORTH_5_0 iovss ) ( IO_FILL_IO_NORTH_4_20 iovss ) ( IO_FILL_IO_NORTH_4_0 iovss ) ( IO_FILL_IO_NORTH_3_20 iovss ) ( IO_FILL_IO_NORTH_13_0 iovss )
      ( IO_FILL_IO_NORTH_12_20 iovss ) ( IO_FILL_IO_NORTH_12_0 iovss ) ( IO_FILL_IO_NORTH_11_20 iovss ) ( sg13g2_IOPad_io_reset iovss ) ( sg13g2_IOPad_io_clock iovss ) ( sg13g2_IOPad_analog_io_1 iovss ) ( sg13g2_IOPad_analog_io_0 iovss ) ( sg13g2_IOPadVss_west iovss )
      ( sg13g2_IOPadVss_south iovss ) ( sg13g2_IOPadVss_north iovss ) ( sg13g2_IOPadVss_east iovss ) ( sg13g2_IOPadVdd_west iovss ) ( sg13g2_IOPadVdd_south iovss ) ( sg13g2_IOPadVdd_north iovss ) ( sg13g2_IOPadVdd_east iovss ) ( sg13g2_IOPadOut30mA_uo\[9\].uo iovss )
      ( sg13g2_IOPadOut30mA_uo\[8\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[7\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[6\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[5\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[4\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[3\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[2\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[1\].uo iovss )
      ( sg13g2_IOPadOut30mA_uo\[15\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[14\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[13\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[12\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[11\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[10\].uo iovss ) ( sg13g2_IOPadOut30mA_uo\[0\].uo iovss ) ( sg13g2_IOPadIn_ui\[9\].ui iovss )
      ( sg13g2_IOPadIn_ui\[8\].ui iovss ) ( sg13g2_IOPadIn_ui\[7\].ui iovss ) ( sg13g2_IOPadIn_ui\[6\].ui iovss ) ( sg13g2_IOPadIn_ui\[5\].ui iovss ) ( sg13g2_IOPadIn_ui\[4\].ui iovss ) ( sg13g2_IOPadIn_ui\[3\].ui iovss ) ( sg13g2_IOPadIn_ui\[2\].ui iovss ) ( sg13g2_IOPadIn_ui\[1\].ui iovss )
      ( sg13g2_IOPadIn_ui\[15\].ui iovss ) ( sg13g2_IOPadIn_ui\[14\].ui iovss ) ( sg13g2_IOPadIn_ui\[13\].ui iovss ) ( sg13g2_IOPadIn_ui\[12\].ui iovss ) ( sg13g2_IOPadIn_ui\[11\].ui iovss ) ( sg13g2_IOPadIn_ui\[10\].ui iovss ) ( sg13g2_IOPadIn_ui\[0\].ui iovss ) ( sg13g2_IOPadIOVss_west iovss )
      ( sg13g2_IOPadIOVss_south iovss ) ( sg13g2_IOPadIOVss_north iovss ) ( sg13g2_IOPadIOVss_east iovss ) ( sg13g2_IOPadIOVdd_west iovss ) ( sg13g2_IOPadIOVdd_south iovss ) ( sg13g2_IOPadIOVdd_north iovss ) ( sg13g2_IOPadIOVdd_east iovss ) + USE GROUND ;
    - VDD ( PIN VDD ) ( IO_BOND_sg13g2_IOPadVdd_west pad ) ( IO_BOND_sg13g2_IOPadVdd_east pad ) ( IO_BOND_sg13g2_IOPadVdd_south pad ) ( IO_CORNER_SOUTH_WEST_INST vdd ) ( IO_FILL_IO_WEST_0_0 vdd ) ( IO_FILL_IO_SOUTH_0_0 vdd )
      ( IO_FILL_IO_EAST_0_0 vdd ) ( IO_FILL_IO_NORTH_0_0 vdd ) ( IO_FILL_IO_WEST_0_20 vdd ) ( IO_FILL_IO_SOUTH_0_20 vdd ) ( IO_FILL_IO_EAST_0_20 vdd ) ( IO_FILL_IO_NORTH_0_20 vdd ) ( IO_CORNER_SOUTH_EAST_INST vdd ) ( IO_CORNER_NORTH_EAST_INST vdd )
      ( IO_CORNER_NORTH_WEST_INST vdd ) ( IO_FILL_IO_WEST_13_27 vdd ) ( IO_FILL_IO_WEST_13_25 vdd ) ( IO_FILL_IO_WEST_13_20 vdd ) ( IO_FILL_IO_WEST_0_25 vdd ) ( IO_FILL_IO_WEST_2_0 vdd ) ( IO_FILL_IO_WEST_1_20 vdd ) ( IO_FILL_IO_WEST_1_0 vdd )
      ( IO_FILL_IO_WEST_0_27 vdd ) ( IO_FILL_IO_WEST_11_0 vdd ) ( IO_FILL_IO_WEST_10_20 vdd ) ( IO_FILL_IO_WEST_10_0 vdd ) ( IO_FILL_IO_WEST_9_20 vdd ) ( IO_FILL_IO_WEST_9_0 vdd ) ( IO_FILL_IO_WEST_8_20 vdd ) ( IO_FILL_IO_WEST_8_0 vdd )
      ( IO_FILL_IO_WEST_7_20 vdd ) ( IO_FILL_IO_WEST_7_0 vdd ) ( IO_FILL_IO_WEST_6_20 vdd ) ( IO_FILL_IO_WEST_6_0 vdd ) ( IO_FILL_IO_WEST_5_20 vdd ) ( IO_FILL_IO_WEST_5_0 vdd ) ( IO_FILL_IO_WEST_4_20 vdd ) ( IO_FILL_IO_WEST_4_0 vdd )
      ( IO_FILL_IO_WEST_3_20 vdd ) ( IO_FILL_IO_WEST_3_0 vdd ) ( IO_FILL_IO_WEST_2_20 vdd ) ( IO_FILL_IO_WEST_13_0 vdd ) ( IO_FILL_IO_WEST_12_20 vdd ) ( IO_FILL_IO_WEST_12_0 vdd ) ( IO_FILL_IO_WEST_11_20 vdd ) ( IO_FILL_IO_SOUTH_13_27 vdd )
      ( IO_FILL_IO_SOUTH_13_25 vdd ) ( IO_FILL_IO_SOUTH_13_20 vdd ) ( IO_FILL_IO_SOUTH_0_25 vdd ) ( IO_FILL_IO_SOUTH_11_0 vdd ) ( IO_FILL_IO_SOUTH_10_20 vdd ) ( IO_FILL_IO_SOUTH_10_0 vdd ) ( IO_FILL_IO_SOUTH_9_20 vdd ) ( IO_FILL_IO_SOUTH_2_0 vdd )
      ( IO_FILL_IO_SOUTH_1_20 vdd ) ( IO_FILL_IO_SOUTH_1_0 vdd ) ( IO_FILL_IO_SOUTH_0_27 vdd ) ( IO_FILL_IO_SOUTH_3_0 vdd ) ( IO_FILL_IO_SOUTH_2_20 vdd ) ( IO_FILL_IO_SOUTH_9_0 vdd ) ( IO_FILL_IO_SOUTH_8_20 vdd ) ( IO_FILL_IO_SOUTH_8_0 vdd )
      ( IO_FILL_IO_SOUTH_7_20 vdd ) ( IO_FILL_IO_SOUTH_7_0 vdd ) ( IO_FILL_IO_SOUTH_6_20 vdd ) ( IO_FILL_IO_SOUTH_6_0 vdd ) ( IO_FILL_IO_SOUTH_5_20 vdd ) ( IO_FILL_IO_SOUTH_5_0 vdd ) ( IO_FILL_IO_SOUTH_4_20 vdd ) ( IO_FILL_IO_SOUTH_4_0 vdd )
      ( IO_FILL_IO_SOUTH_3_20 vdd ) ( IO_FILL_IO_SOUTH_13_0 vdd ) ( IO_FILL_IO_SOUTH_12_20 vdd ) ( IO_FILL_IO_SOUTH_12_0 vdd ) ( IO_FILL_IO_SOUTH_11_20 vdd ) ( IO_FILL_IO_EAST_13_27 vdd ) ( IO_FILL_IO_EAST_13_25 vdd ) ( IO_FILL_IO_EAST_13_20 vdd )
      ( IO_FILL_IO_EAST_0_25 vdd ) ( IO_FILL_IO_EAST_2_0 vdd ) ( IO_FILL_IO_EAST_1_20 vdd ) ( IO_FILL_IO_EAST_1_0 vdd ) ( IO_FILL_IO_EAST_0_27 vdd ) ( IO_FILL_IO_EAST_11_0 vdd ) ( IO_FILL_IO_EAST_10_20 vdd ) ( IO_FILL_IO_EAST_10_0 vdd )
      ( IO_FILL_IO_EAST_9_20 vdd ) ( IO_FILL_IO_EAST_9_0 vdd ) ( IO_FILL_IO_EAST_8_20 vdd ) ( IO_FILL_IO_EAST_8_0 vdd ) ( IO_FILL_IO_EAST_7_20 vdd ) ( IO_FILL_IO_EAST_7_0 vdd ) ( IO_FILL_IO_EAST_6_20 vdd ) ( IO_FILL_IO_EAST_6_0 vdd )
      ( IO_FILL_IO_EAST_5_20 vdd ) ( IO_FILL_IO_EAST_5_0 vdd ) ( IO_FILL_IO_EAST_4_20 vdd ) ( IO_FILL_IO_EAST_4_0 vdd ) ( IO_FILL_IO_EAST_3_20 vdd ) ( IO_FILL_IO_EAST_3_0 vdd ) ( IO_FILL_IO_EAST_2_20 vdd ) ( IO_FILL_IO_EAST_13_0 vdd )
      ( IO_FILL_IO_EAST_12_20 vdd ) ( IO_FILL_IO_EAST_12_0 vdd ) ( IO_FILL_IO_EAST_11_20 vdd ) ( IO_FILL_IO_NORTH_13_27 vdd ) ( IO_FILL_IO_NORTH_13_25 vdd ) ( IO_FILL_IO_NORTH_13_20 vdd ) ( IO_FILL_IO_NORTH_0_25 vdd ) ( IO_FILL_IO_NORTH_11_0 vdd )
      ( IO_FILL_IO_NORTH_10_20 vdd ) ( IO_FILL_IO_NORTH_10_0 vdd ) ( IO_FILL_IO_NORTH_9_20 vdd ) ( IO_FILL_IO_NORTH_2_0 vdd ) ( IO_FILL_IO_NORTH_1_20 vdd ) ( IO_FILL_IO_NORTH_1_0 vdd ) ( IO_FILL_IO_NORTH_0_27 vdd ) ( IO_FILL_IO_NORTH_3_0 vdd )
      ( IO_FILL_IO_NORTH_2_20 vdd ) ( IO_FILL_IO_NORTH_9_0 vdd ) ( IO_FILL_IO_NORTH_8_20 vdd ) ( IO_FILL_IO_NORTH_8_0 vdd ) ( IO_FILL_IO_NORTH_7_20 vdd ) ( IO_FILL_IO_NORTH_7_0 vdd ) ( IO_FILL_IO_NORTH_6_20 vdd ) ( IO_FILL_IO_NORTH_6_0 vdd )
      ( IO_FILL_IO_NORTH_5_20 vdd ) ( IO_FILL_IO_NORTH_5_0 vdd ) ( IO_FILL_IO_NORTH_4_20 vdd ) ( IO_FILL_IO_NORTH_4_0 vdd ) ( IO_FILL_IO_NORTH_3_20 vdd ) ( IO_FILL_IO_NORTH_13_0 vdd ) ( IO_FILL_IO_NORTH_12_20 vdd ) ( IO_FILL_IO_NORTH_12_0 vdd )
      ( IO_FILL_IO_NORTH_11_20 vdd ) ( sg13g2_IOPad_io_reset vdd ) ( sg13g2_IOPad_io_clock vdd ) ( sg13g2_IOPad_analog_io_1 vdd ) ( sg13g2_IOPad_analog_io_0 vdd ) ( sg13g2_IOPadVss_west vdd ) ( sg13g2_IOPadVss_south vdd ) ( sg13g2_IOPadVss_north vdd )
      ( sg13g2_IOPadVss_east vdd ) ( sg13g2_IOPadVdd_west vdd ) ( sg13g2_IOPadVdd_south vdd ) ( sg13g2_IOPadVdd_north vdd ) ( sg13g2_IOPadVdd_east vdd ) ( sg13g2_IOPadOut30mA_uo\[9\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[8\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[7\].uo vdd )
      ( sg13g2_IOPadOut30mA_uo\[6\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[5\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[4\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[3\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[2\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[1\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[15\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[14\].uo vdd )
      ( sg13g2_IOPadOut30mA_uo\[13\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[12\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[11\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[10\].uo vdd ) ( sg13g2_IOPadOut30mA_uo\[0\].uo vdd ) ( sg13g2_IOPadIn_ui\[9\].ui vdd ) ( sg13g2_IOPadIn_ui\[8\].ui vdd ) ( sg13g2_IOPadIn_ui\[7\].ui vdd )
      ( sg13g2_IOPadIn_ui\[6\].ui vdd ) ( sg13g2_IOPadIn_ui\[5\].ui vdd ) ( sg13g2_IOPadIn_ui\[4\].ui vdd ) ( sg13g2_IOPadIn_ui\[3\].ui vdd ) ( sg13g2_IOPadIn_ui\[2\].ui vdd ) ( sg13g2_IOPadIn_ui\[1\].ui vdd ) ( sg13g2_IOPadIn_ui\[15\].ui vdd ) ( sg13g2_IOPadIn_ui\[14\].ui vdd )
      ( sg13g2_IOPadIn_ui\[13\].ui vdd ) ( sg13g2_IOPadIn_ui\[12\].ui vdd ) ( sg13g2_IOPadIn_ui\[11\].ui vdd ) ( sg13g2_IOPadIn_ui\[10\].ui vdd ) ( sg13g2_IOPadIn_ui\[0\].ui vdd ) ( sg13g2_IOPadIOVss_west vdd ) ( sg13g2_IOPadIOVss_south vdd ) ( sg13g2_IOPadIOVss_north vdd )
      ( sg13g2_IOPadIOVss_east vdd ) ( sg13g2_IOPadIOVdd_west vdd ) ( sg13g2_IOPadIOVdd_south vdd ) ( sg13g2_IOPadIOVdd_north vdd ) ( sg13g2_IOPadIOVdd_east vdd ) + USE POWER ;
    - VSS ( PIN VSS ) ( IO_BOND_sg13g2_IOPadVss_west pad ) ( IO_BOND_sg13g2_IOPadVss_east pad ) ( IO_BOND_sg13g2_IOPadVss_south pad ) ( IO_CORNER_SOUTH_WEST_INST vss ) ( IO_FILL_IO_WEST_0_0 vss ) ( IO_FILL_IO_SOUTH_0_0 vss )
      ( IO_FILL_IO_EAST_0_0 vss ) ( IO_FILL_IO_NORTH_0_0 vss ) ( IO_FILL_IO_WEST_0_20 vss ) ( IO_FILL_IO_SOUTH_0_20 vss ) ( IO_FILL_IO_EAST_0_20 vss ) ( IO_FILL_IO_NORTH_0_20 vss ) ( IO_CORNER_SOUTH_EAST_INST vss ) ( IO_CORNER_NORTH_EAST_INST vss )
      ( IO_CORNER_NORTH_WEST_INST vss ) ( IO_FILL_IO_WEST_13_27 vss ) ( IO_FILL_IO_WEST_13_25 vss ) ( IO_FILL_IO_WEST_13_20 vss ) ( IO_FILL_IO_WEST_0_25 vss ) ( IO_FILL_IO_WEST_2_0 vss ) ( IO_FILL_IO_WEST_1_20 vss ) ( IO_FILL_IO_WEST_1_0 vss )
      ( IO_FILL_IO_WEST_0_27 vss ) ( IO_FILL_IO_WEST_11_0 vss ) ( IO_FILL_IO_WEST_10_20 vss ) ( IO_FILL_IO_WEST_10_0 vss ) ( IO_FILL_IO_WEST_9_20 vss ) ( IO_FILL_IO_WEST_9_0 vss ) ( IO_FILL_IO_WEST_8_20 vss ) ( IO_FILL_IO_WEST_8_0 vss )
      ( IO_FILL_IO_WEST_7_20 vss ) ( IO_FILL_IO_WEST_7_0 vss ) ( IO_FILL_IO_WEST_6_20 vss ) ( IO_FILL_IO_WEST_6_0 vss ) ( IO_FILL_IO_WEST_5_20 vss ) ( IO_FILL_IO_WEST_5_0 vss ) ( IO_FILL_IO_WEST_4_20 vss ) ( IO_FILL_IO_WEST_4_0 vss )
      ( IO_FILL_IO_WEST_3_20 vss ) ( IO_FILL_IO_WEST_3_0 vss ) ( IO_FILL_IO_WEST_2_20 vss ) ( IO_FILL_IO_WEST_13_0 vss ) ( IO_FILL_IO_WEST_12_20 vss ) ( IO_FILL_IO_WEST_12_0 vss ) ( IO_FILL_IO_WEST_11_20 vss ) ( IO_FILL_IO_SOUTH_13_27 vss )
      ( IO_FILL_IO_SOUTH_13_25 vss ) ( IO_FILL_IO_SOUTH_13_20 vss ) ( IO_FILL_IO_SOUTH_0_25 vss ) ( IO_FILL_IO_SOUTH_11_0 vss ) ( IO_FILL_IO_SOUTH_10_20 vss ) ( IO_FILL_IO_SOUTH_10_0 vss ) ( IO_FILL_IO_SOUTH_9_20 vss ) ( IO_FILL_IO_SOUTH_2_0 vss )
      ( IO_FILL_IO_SOUTH_1_20 vss ) ( IO_FILL_IO_SOUTH_1_0 vss ) ( IO_FILL_IO_SOUTH_0_27 vss ) ( IO_FILL_IO_SOUTH_3_0 vss ) ( IO_FILL_IO_SOUTH_2_20 vss ) ( IO_FILL_IO_SOUTH_9_0 vss ) ( IO_FILL_IO_SOUTH_8_20 vss ) ( IO_FILL_IO_SOUTH_8_0 vss )
      ( IO_FILL_IO_SOUTH_7_20 vss ) ( IO_FILL_IO_SOUTH_7_0 vss ) ( IO_FILL_IO_SOUTH_6_20 vss ) ( IO_FILL_IO_SOUTH_6_0 vss ) ( IO_FILL_IO_SOUTH_5_20 vss ) ( IO_FILL_IO_SOUTH_5_0 vss ) ( IO_FILL_IO_SOUTH_4_20 vss ) ( IO_FILL_IO_SOUTH_4_0 vss )
      ( IO_FILL_IO_SOUTH_3_20 vss ) ( IO_FILL_IO_SOUTH_13_0 vss ) ( IO_FILL_IO_SOUTH_12_20 vss ) ( IO_FILL_IO_SOUTH_12_0 vss ) ( IO_FILL_IO_SOUTH_11_20 vss ) ( IO_FILL_IO_EAST_13_27 vss ) ( IO_FILL_IO_EAST_13_25 vss ) ( IO_FILL_IO_EAST_13_20 vss )
      ( IO_FILL_IO_EAST_0_25 vss ) ( IO_FILL_IO_EAST_2_0 vss ) ( IO_FILL_IO_EAST_1_20 vss ) ( IO_FILL_IO_EAST_1_0 vss ) ( IO_FILL_IO_EAST_0_27 vss ) ( IO_FILL_IO_EAST_11_0 vss ) ( IO_FILL_IO_EAST_10_20 vss ) ( IO_FILL_IO_EAST_10_0 vss )
      ( IO_FILL_IO_EAST_9_20 vss ) ( IO_FILL_IO_EAST_9_0 vss ) ( IO_FILL_IO_EAST_8_20 vss ) ( IO_FILL_IO_EAST_8_0 vss ) ( IO_FILL_IO_EAST_7_20 vss ) ( IO_FILL_IO_EAST_7_0 vss ) ( IO_FILL_IO_EAST_6_20 vss ) ( IO_FILL_IO_EAST_6_0 vss )
      ( IO_FILL_IO_EAST_5_20 vss ) ( IO_FILL_IO_EAST_5_0 vss ) ( IO_FILL_IO_EAST_4_20 vss ) ( IO_FILL_IO_EAST_4_0 vss ) ( IO_FILL_IO_EAST_3_20 vss ) ( IO_FILL_IO_EAST_3_0 vss ) ( IO_FILL_IO_EAST_2_20 vss ) ( IO_FILL_IO_EAST_13_0 vss )
      ( IO_FILL_IO_EAST_12_20 vss ) ( IO_FILL_IO_EAST_12_0 vss ) ( IO_FILL_IO_EAST_11_20 vss ) ( IO_FILL_IO_NORTH_13_27 vss ) ( IO_FILL_IO_NORTH_13_25 vss ) ( IO_FILL_IO_NORTH_13_20 vss ) ( IO_FILL_IO_NORTH_0_25 vss ) ( IO_FILL_IO_NORTH_11_0 vss )
      ( IO_FILL_IO_NORTH_10_20 vss ) ( IO_FILL_IO_NORTH_10_0 vss ) ( IO_FILL_IO_NORTH_9_20 vss ) ( IO_FILL_IO_NORTH_2_0 vss ) ( IO_FILL_IO_NORTH_1_20 vss ) ( IO_FILL_IO_NORTH_1_0 vss ) ( IO_FILL_IO_NORTH_0_27 vss ) ( IO_FILL_IO_NORTH_3_0 vss )
      ( IO_FILL_IO_NORTH_2_20 vss ) ( IO_FILL_IO_NORTH_9_0 vss ) ( IO_FILL_IO_NORTH_8_20 vss ) ( IO_FILL_IO_NORTH_8_0 vss ) ( IO_FILL_IO_NORTH_7_20 vss ) ( IO_FILL_IO_NORTH_7_0 vss ) ( IO_FILL_IO_NORTH_6_20 vss ) ( IO_FILL_IO_NORTH_6_0 vss )
      ( IO_FILL_IO_NORTH_5_20 vss ) ( IO_FILL_IO_NORTH_5_0 vss ) ( IO_FILL_IO_NORTH_4_20 vss ) ( IO_FILL_IO_NORTH_4_0 vss ) ( IO_FILL_IO_NORTH_3_20 vss ) ( IO_FILL_IO_NORTH_13_0 vss ) ( IO_FILL_IO_NORTH_12_20 vss ) ( IO_FILL_IO_NORTH_12_0 vss )
      ( IO_FILL_IO_NORTH_11_20 vss ) ( sg13g2_IOPad_io_reset vss ) ( sg13g2_IOPad_io_clock vss ) ( sg13g2_IOPad_analog_io_1 vss ) ( sg13g2_IOPad_analog_io_0 vss ) ( sg13g2_IOPadVss_west vss ) ( sg13g2_IOPadVss_south vss ) ( sg13g2_IOPadVss_north vss )
      ( sg13g2_IOPadVss_east vss ) ( sg13g2_IOPadVdd_west vss ) ( sg13g2_IOPadVdd_south vss ) ( sg13g2_IOPadVdd_north vss ) ( sg13g2_IOPadVdd_east vss ) ( sg13g2_IOPadOut30mA_uo\[9\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[8\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[7\].uo vss )
      ( sg13g2_IOPadOut30mA_uo\[6\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[5\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[4\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[3\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[2\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[1\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[15\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[14\].uo vss )
      ( sg13g2_IOPadOut30mA_uo\[13\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[12\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[11\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[10\].uo vss ) ( sg13g2_IOPadOut30mA_uo\[0\].uo vss ) ( sg13g2_IOPadIn_ui\[9\].ui vss ) ( sg13g2_IOPadIn_ui\[8\].ui vss ) ( sg13g2_IOPadIn_ui\[7\].ui vss )
      ( sg13g2_IOPadIn_ui\[6\].ui vss ) ( sg13g2_IOPadIn_ui\[5\].ui vss ) ( sg13g2_IOPadIn_ui\[4\].ui vss ) ( sg13g2_IOPadIn_ui\[3\].ui vss ) ( sg13g2_IOPadIn_ui\[2\].ui vss ) ( sg13g2_IOPadIn_ui\[1\].ui vss ) ( sg13g2_IOPadIn_ui\[15\].ui vss ) ( sg13g2_IOPadIn_ui\[14\].ui vss )
      ( sg13g2_IOPadIn_ui\[13\].ui vss ) ( sg13g2_IOPadIn_ui\[12\].ui vss ) ( sg13g2_IOPadIn_ui\[11\].ui vss ) ( sg13g2_IOPadIn_ui\[10\].ui vss ) ( sg13g2_IOPadIn_ui\[0\].ui vss ) ( sg13g2_IOPadIOVss_west vss ) ( sg13g2_IOPadIOVss_south vss ) ( sg13g2_IOPadIOVss_north vss )
      ( sg13g2_IOPadIOVss_east vss ) ( sg13g2_IOPadIOVdd_west vss ) ( sg13g2_IOPadIOVdd_south vss ) ( sg13g2_IOPadIOVdd_north vss ) ( sg13g2_IOPadIOVdd_east vss ) + USE GROUND ;
    - analog_io_0 ( PIN analog_io_0 ) ( IO_BOND_sg13g2_IOPad_analog_io_0 pad ) ( sg13g2_IOPad_analog_io_0 pad ) + USE SIGNAL ;
    - analog_io_1 ( PIN analog_io_1 ) ( IO_BOND_sg13g2_IOPad_analog_io_1 pad ) ( sg13g2_IOPad_analog_io_1 pad ) + USE SIGNAL ;
    - io_clock_PAD ( PIN io_clock_PAD ) ( IO_BOND_sg13g2_IOPad_io_clock pad ) ( sg13g2_IOPad_io_clock pad ) + USE SIGNAL ;
    - io_reset_PAD ( PIN io_reset_PAD ) ( IO_BOND_sg13g2_IOPad_io_reset pad ) ( sg13g2_IOPad_io_reset pad ) + USE SIGNAL ;
    - ui_PAD[0] ( PIN ui_PAD[0] ) ( IO_BOND_sg13g2_IOPadIn_ui\[0\].ui pad ) ( sg13g2_IOPadIn_ui\[0\].ui pad ) + USE SIGNAL ;
    - ui_PAD[10] ( PIN ui_PAD[10] ) ( IO_BOND_sg13g2_IOPadIn_ui\[10\].ui pad ) ( sg13g2_IOPadIn_ui\[10\].ui pad ) + USE SIGNAL ;
    - ui_PAD[11] ( PIN ui_PAD[11] ) ( IO_BOND_sg13g2_IOPadIn_ui\[11\].ui pad ) ( sg13g2_IOPadIn_ui\[11\].ui pad ) + USE SIGNAL ;
    - ui_PAD[12] ( PIN ui_PAD[12] ) ( IO_BOND_sg13g2_IOPadIn_ui\[12\].ui pad ) ( sg13g2_IOPadIn_ui\[12\].ui pad ) + USE SIGNAL ;
    - ui_PAD[13] ( PIN ui_PAD[13] ) ( IO_BOND_sg13g2_IOPadIn_ui\[13\].ui pad ) ( sg13g2_IOPadIn_ui\[13\].ui pad ) + USE SIGNAL ;
    - ui_PAD[14] ( PIN ui_PAD[14] ) ( IO_BOND_sg13g2_IOPadIn_ui\[14\].ui pad ) ( sg13g2_IOPadIn_ui\[14\].ui pad ) + USE SIGNAL ;
    - ui_PAD[15] ( PIN ui_PAD[15] ) ( IO_BOND_sg13g2_IOPadIn_ui\[15\].ui pad ) ( sg13g2_IOPadIn_ui\[15\].ui pad ) + USE SIGNAL ;
    - ui_PAD[1] ( PIN ui_PAD[1] ) ( IO_BOND_sg13g2_IOPadIn_ui\[1\].ui pad ) ( sg13g2_IOPadIn_ui\[1\].ui pad ) + USE SIGNAL ;
    - ui_PAD[2] ( PIN ui_PAD[2] ) ( IO_BOND_sg13g2_IOPadIn_ui\[2\].ui pad ) ( sg13g2_IOPadIn_ui\[2\].ui pad ) + USE SIGNAL ;
    - ui_PAD[3] ( PIN ui_PAD[3] ) ( IO_BOND_sg13g2_IOPadIn_ui\[3\].ui pad ) ( sg13g2_IOPadIn_ui\[3\].ui pad ) + USE SIGNAL ;
    - ui_PAD[4] ( PIN ui_PAD[4] ) ( IO_BOND_sg13g2_IOPadIn_ui\[4\].ui pad ) ( sg13g2_IOPadIn_ui\[4\].ui pad ) + USE SIGNAL ;
    - ui_PAD[5] ( PIN ui_PAD[5] ) ( IO_BOND_sg13g2_IOPadIn_ui\[5\].ui pad ) ( sg13g2_IOPadIn_ui\[5\].ui pad ) + USE SIGNAL ;
    - ui_PAD[6] ( PIN ui_PAD[6] ) ( IO_BOND_sg13g2_IOPadIn_ui\[6\].ui pad ) ( sg13g2_IOPadIn_ui\[6\].ui pad ) + USE SIGNAL ;
    - ui_PAD[7] ( PIN ui_PAD[7] ) ( IO_BOND_sg13g2_IOPadIn_ui\[7\].ui pad ) ( sg13g2_IOPadIn_ui\[7\].ui pad ) + USE SIGNAL ;
    - ui_PAD[8] ( PIN ui_PAD[8] ) ( IO_BOND_sg13g2_IOPadIn_ui\[8\].ui pad ) ( sg13g2_IOPadIn_ui\[8\].ui pad ) + USE SIGNAL ;
    - ui_PAD[9] ( PIN ui_PAD[9] ) ( IO_BOND_sg13g2_IOPadIn_ui\[9\].ui pad ) ( sg13g2_IOPadIn_ui\[9\].ui pad ) + USE SIGNAL ;
    - uo_PAD[0] ( PIN uo_PAD[0] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[0\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[0\].uo pad ) + USE SIGNAL ;
    - uo_PAD[10] ( PIN uo_PAD[10] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[10\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[10\].uo pad ) + USE SIGNAL ;
    - uo_PAD[11] ( PIN uo_PAD[11] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[11\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[11\].uo pad ) + USE SIGNAL ;
    - uo_PAD[12] ( PIN uo_PAD[12] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[12\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[12\].uo pad ) + USE SIGNAL ;
    - uo_PAD[13] ( PIN uo_PAD[13] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[13\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[13\].uo pad ) + USE SIGNAL ;
    - uo_PAD[14] ( PIN uo_PAD[14] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[14\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[14\].uo pad ) + USE SIGNAL ;
    - uo_PAD[15] ( PIN uo_PAD[15] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[15\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[15\].uo pad ) + USE SIGNAL ;
    - uo_PAD[1] ( PIN uo_PAD[1] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[1\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[1\].uo pad ) + USE SIGNAL ;
    - uo_PAD[2] ( PIN uo_PAD[2] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[2\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[2\].uo pad ) + USE SIGNAL ;
    - uo_PAD[3] ( PIN uo_PAD[3] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[3\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[3\].uo pad ) + USE SIGNAL ;
    - uo_PAD[4] ( PIN uo_PAD[4] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[4\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[4\].uo pad ) + USE SIGNAL ;
    - uo_PAD[5] ( PIN uo_PAD[5] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[5\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[5\].uo pad ) + USE SIGNAL ;
    - uo_PAD[6] ( PIN uo_PAD[6] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[6\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[6\].uo pad ) + USE SIGNAL ;
    - uo_PAD[7] ( PIN uo_PAD[7] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[7\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[7\].uo pad ) + USE SIGNAL ;
    - uo_PAD[8] ( PIN uo_PAD[8] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[8\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[8\].uo pad ) + USE SIGNAL ;
    - uo_PAD[9] ( PIN uo_PAD[9] ) ( IO_BOND_sg13g2_IOPadOut30mA_uo\[9\].uo pad ) ( sg13g2_IOPadOut30mA_uo\[9\].uo pad ) + USE SIGNAL ;
END SPECIALNETS
NETS 20 ;
    - analog_io_0_padres ( sg13g2_IOPad_analog_io_0 padres ) + USE SIGNAL ;
    - analog_io_1_padres ( sg13g2_IOPad_analog_io_1 padres ) + USE SIGNAL ;
    - io_clock_p2c ( sg13g2_IOPad_io_clock p2c ) + USE SIGNAL ;
    - io_reset_p2c ( sg13g2_IOPad_io_reset p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[0\] ( sg13g2_IOPadOut30mA_uo\[0\].uo c2p ) ( sg13g2_IOPadIn_ui\[0\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[10\] ( sg13g2_IOPadOut30mA_uo\[10\].uo c2p ) ( sg13g2_IOPadIn_ui\[10\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[11\] ( sg13g2_IOPadOut30mA_uo\[11\].uo c2p ) ( sg13g2_IOPadIn_ui\[11\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[12\] ( sg13g2_IOPadOut30mA_uo\[12\].uo c2p ) ( sg13g2_IOPadIn_ui\[12\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[13\] ( sg13g2_IOPadOut30mA_uo\[13\].uo c2p ) ( sg13g2_IOPadIn_ui\[13\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[14\] ( sg13g2_IOPadOut30mA_uo\[14\].uo c2p ) ( sg13g2_IOPadIn_ui\[14\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[15\] ( sg13g2_IOPadOut30mA_uo\[15\].uo c2p ) ( sg13g2_IOPadIn_ui\[15\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[1\] ( sg13g2_IOPadOut30mA_uo\[1\].uo c2p ) ( sg13g2_IOPadIn_ui\[1\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[2\] ( sg13g2_IOPadOut30mA_uo\[2\].uo c2p ) ( sg13g2_IOPadIn_ui\[2\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[3\] ( sg13g2_IOPadOut30mA_uo\[3\].uo c2p ) ( sg13g2_IOPadIn_ui\[3\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[4\] ( sg13g2_IOPadOut30mA_uo\[4\].uo c2p ) ( sg13g2_IOPadIn_ui\[4\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[5\] ( sg13g2_IOPadOut30mA_uo\[5\].uo c2p ) ( sg13g2_IOPadIn_ui\[5\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[6\] ( sg13g2_IOPadOut30mA_uo\[6\].uo c2p ) ( sg13g2_IOPadIn_ui\[6\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[7\] ( sg13g2_IOPadOut30mA_uo\[7\].uo c2p ) ( sg13g2_IOPadIn_ui\[7\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[8\] ( sg13g2_IOPadOut30mA_uo\[8\].uo c2p ) ( sg13g2_IOPadIn_ui\[8\].ui p2c ) + USE SIGNAL ;
    - ui_PAD2CORE\[9\] ( sg13g2_IOPadOut30mA_uo\[9\].uo c2p ) ( sg13g2_IOPadIn_ui\[9\].ui p2c ) + USE SIGNAL ;
END NETS
END DESIGN
