Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Mar 11 21:09:01 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
TIMING-16  Warning           Large setup violation          47          
TIMING-18  Warning           Missing input or output delay  178         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (1)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.973    -1314.569                     48                 1547        0.071        0.000                      0                 1547        2.100        0.000                       0                   547  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
SYSCLK_P  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P          -29.973    -1314.569                     48                 1532        0.071        0.000                      0                 1532        2.100        0.000                       0                   547  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_P           SYSCLK_P                 3.851        0.000                      0                   15        0.318        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        SYSCLK_P                    
(none)                      SYSCLK_P      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           48  Failing Endpoints,  Worst Slack      -29.973ns,  Total Violation    -1314.569ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.973ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.682ns  (logic 22.918ns (66.080%)  route 11.764ns (33.920%))
  Logic Levels:           194  (CARRY4=172 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.310     4.223    clk_BUFG
    SLICE_X162Y155       FDRE                                         r  r_dacWRTConfig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y155       FDRE (Prop_fdre_C_Q)         0.259     4.482 r  r_dacWRTConfig_reg[0]/Q
                         net (fo=1, routed)           0.242     4.724    adjustable_clock/divisor[0]
    DSP48_X15Y62         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     7.461 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.586     8.047    adjustable_clock/counter3_n_104
    SLICE_X160Y161       LUT1 (Prop_lut1_I0_O)        0.043     8.090 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.090    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.346 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.346    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.400 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.400    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.454 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.454    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.508 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.508    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.562    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.616 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.616     9.232    adjustable_clock/counter2[24]
    SLICE_X161Y162       LUT2 (Prop_lut2_I1_O)        0.043     9.275 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.542 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.542    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.595    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.648 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.648    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.701 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.701    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.754 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.754    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.807 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.807    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.946 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.567    10.513    adjustable_clock/counter2[23]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.131    10.644 r  adjustable_clock/clk_out_i_116/O
                         net (fo=1, routed)           0.000    10.644    adjustable_clock/clk_out_i_116_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.911 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007    10.918    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.057 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.507    adjustable_clock/counter2[22]
    SLICE_X160Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.892 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.892    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.946 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.946    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.000 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.007    12.008    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.116 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.116    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.170 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.170    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.303 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.339    12.642    adjustable_clock/counter2[21]
    SLICE_X161Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    13.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.067 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.067    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.120 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.120    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.173 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.173    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.226 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.226    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.279 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.279    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.418 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.359    13.777    adjustable_clock/counter2[20]
    SLICE_X159Y182       LUT2 (Prop_lut2_I1_O)        0.131    13.908 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.908    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.175 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.334 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.334    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.387 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.387    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.440 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.579 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373    14.951    adjustable_clock/counter2[19]
    SLICE_X160Y188       LUT2 (Prop_lut2_I1_O)        0.131    15.082 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.082    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.338 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.338    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.392 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.392    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.446 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.446    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.500 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.500    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.554 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.554    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.608 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.608    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.741 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.126    adjustable_clock/counter2[18]
    SLICE_X161Y194       LUT2 (Prop_lut2_I1_O)        0.128    16.254 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.254    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.521 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.521    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.574 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.574    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.627 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.627    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.680 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.680    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.733 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.733    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.786 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.001    16.787    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.926 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.418    17.344    adjustable_clock/counter2[17]
    SLICE_X162Y199       LUT2 (Prop_lut2_I1_O)        0.131    17.475 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.475    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.731 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.001    17.732    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.786 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.786    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.840 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.840    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.894 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.894    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.948 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.948    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.002 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.002    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.135 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.391    18.526    adjustable_clock/counter2[16]
    SLICE_X163Y205       LUT2 (Prop_lut2_I1_O)        0.128    18.654 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.654    adjustable_clock/clk_out_i_757_n_0
    SLICE_X163Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.921 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.921    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X163Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.974 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.974    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X163Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.027 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.027    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X163Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.080 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.080    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X163Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.133 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.133    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X163Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.186 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.186    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X163Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.325 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.273    19.598    adjustable_clock/counter2[15]
    SLICE_X162Y211       LUT2 (Prop_lut2_I1_O)        0.131    19.729 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.729    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.985 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.985    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.039 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.039    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.093 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.093    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.147 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.147    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.201 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.201    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.255 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.255    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.388 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.412    20.800    adjustable_clock/counter2[14]
    SLICE_X161Y215       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.172 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.172    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.225 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.225    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.278 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.278    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.331 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.331    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.384 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.384    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.437 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.437    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.576 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.282    21.858    adjustable_clock/counter2[13]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    21.989 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.989    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.245 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.245    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.299 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.299    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.353 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.353    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.407 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.007    22.415    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.469 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.469    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.523 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.523    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.656 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.359    23.014    adjustable_clock/counter2[12]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.386 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.386    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.439 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.439    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.492 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.492    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.545 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.545    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.598 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.598    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.651 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.651    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.790 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.331    24.122    adjustable_clock/counter2[11]
    SLICE_X161Y234       LUT3 (Prop_lut3_I0_O)        0.131    24.253 r  adjustable_clock/clk_out_i_564/O
                         net (fo=1, routed)           0.000    24.253    adjustable_clock/clk_out_i_564_n_0
    SLICE_X161Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.520 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.573 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.573    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.626 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.626    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.679 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.679    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.818 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.379    25.197    adjustable_clock/counter2[10]
    SLICE_X160Y236       LUT2 (Prop_lut2_I1_O)        0.131    25.328 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.328    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.584 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.584    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.638 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.638    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.692 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.692    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.746 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.746    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.800 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.800    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.854 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.854    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.987 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.326    adjustable_clock/counter2[9]
    SLICE_X161Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.698 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.698    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.751 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.751    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.804 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.804    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.857 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.857    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.910 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.910    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.102 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.440    27.542    adjustable_clock/counter2[8]
    SLICE_X162Y245       LUT2 (Prop_lut2_I1_O)        0.131    27.673 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y245       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.929 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.929    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.983    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.037    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.091    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.001    28.145    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.199    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.332 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.385    28.717    adjustable_clock/counter2[7]
    SLICE_X163Y251       LUT2 (Prop_lut2_I1_O)        0.128    28.845 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.845    adjustable_clock/clk_out_i_796_n_0
    SLICE_X163Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.112 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.112    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X163Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.165 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.165    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X163Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.218 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.218    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X163Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.271 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.271    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.324 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.324    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.377 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.377    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.516 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.411    29.927    adjustable_clock/counter2[6]
    SLICE_X162Y259       LUT3 (Prop_lut3_I0_O)        0.131    30.058 r  adjustable_clock/clk_out_i_623/O
                         net (fo=1, routed)           0.000    30.058    adjustable_clock/clk_out_i_623_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.304 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.304    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.358    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.412    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.466 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.466    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.599 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    30.978    adjustable_clock/counter2[5]
    SLICE_X163Y263       LUT2 (Prop_lut2_I1_O)        0.128    31.106 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.106    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.426 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.426    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.479 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.479    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.532 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.532    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.585 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.585    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.638 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.638    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.274    32.051    adjustable_clock/counter2[4]
    SLICE_X162Y269       LUT2 (Prop_lut2_I1_O)        0.131    32.182 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.182    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.438 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.438    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.492 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.492    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.546 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.546    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.600 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.600    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.654 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.654    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.708 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.007    32.716    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.849 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.425    33.273    adjustable_clock/counter2[3]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    33.401 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.401    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.668 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.668    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.721 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.007    33.728    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.781 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.781    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.834 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.834    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.887 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.887    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.940 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.940    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.079 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.385    34.465    adjustable_clock/counter2[2]
    SLICE_X164Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.596 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.596    adjustable_clock/clk_out_i_808_n_0
    SLICE_X164Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.852 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.852    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X164Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.906 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.906    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X164Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.960 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.960    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X164Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.014 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.014    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X164Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.068 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.068    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X164Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.122 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.122    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X164Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.255 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.512    35.767    adjustable_clock/counter2[1]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.128    35.895 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.895    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.141 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.141    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.195 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.195    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.249 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.249    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.303 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.303    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.357 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.357    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.411 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.471    36.882    adjustable_clock/counter2[0]
    SLICE_X163Y284       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.169 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.169    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.222 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.222    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.275 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.275    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.328 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.328    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.381 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.381    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.434 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.573 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.413    37.986    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X161Y290       LUT4 (Prop_lut4_I3_O)        0.131    38.117 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    38.117    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.376 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.529    38.905    adjustable_clock/clear
    SLICE_X160Y290       FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.283     8.951    adjustable_clock/clk_BUFG
    SLICE_X160Y290       FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism              0.245     9.196    
                         clock uncertainty           -0.035     9.160    
    SLICE_X160Y290       FDRE (Setup_fdre_C_R)       -0.228     8.932    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -38.905    
  -------------------------------------------------------------------
                         slack                                -29.973    

Slack (VIOLATED) :        -29.973ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.682ns  (logic 22.918ns (66.080%)  route 11.764ns (33.920%))
  Logic Levels:           194  (CARRY4=172 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.310     4.223    clk_BUFG
    SLICE_X162Y155       FDRE                                         r  r_dacWRTConfig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y155       FDRE (Prop_fdre_C_Q)         0.259     4.482 r  r_dacWRTConfig_reg[0]/Q
                         net (fo=1, routed)           0.242     4.724    adjustable_clock/divisor[0]
    DSP48_X15Y62         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     7.461 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.586     8.047    adjustable_clock/counter3_n_104
    SLICE_X160Y161       LUT1 (Prop_lut1_I0_O)        0.043     8.090 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.090    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.346 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.346    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.400 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.400    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.454 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.454    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.508 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.508    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.562    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.616 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.616     9.232    adjustable_clock/counter2[24]
    SLICE_X161Y162       LUT2 (Prop_lut2_I1_O)        0.043     9.275 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.542 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.542    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.595    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.648 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.648    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.701 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.701    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.754 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.754    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.807 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.807    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.946 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.567    10.513    adjustable_clock/counter2[23]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.131    10.644 r  adjustable_clock/clk_out_i_116/O
                         net (fo=1, routed)           0.000    10.644    adjustable_clock/clk_out_i_116_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.911 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007    10.918    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.057 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.507    adjustable_clock/counter2[22]
    SLICE_X160Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.892 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.892    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.946 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.946    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.000 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.007    12.008    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.116 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.116    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.170 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.170    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.303 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.339    12.642    adjustable_clock/counter2[21]
    SLICE_X161Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    13.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.067 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.067    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.120 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.120    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.173 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.173    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.226 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.226    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.279 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.279    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.418 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.359    13.777    adjustable_clock/counter2[20]
    SLICE_X159Y182       LUT2 (Prop_lut2_I1_O)        0.131    13.908 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.908    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.175 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.334 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.334    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.387 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.387    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.440 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.579 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373    14.951    adjustable_clock/counter2[19]
    SLICE_X160Y188       LUT2 (Prop_lut2_I1_O)        0.131    15.082 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.082    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.338 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.338    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.392 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.392    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.446 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.446    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.500 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.500    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.554 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.554    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.608 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.608    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.741 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.126    adjustable_clock/counter2[18]
    SLICE_X161Y194       LUT2 (Prop_lut2_I1_O)        0.128    16.254 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.254    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.521 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.521    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.574 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.574    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.627 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.627    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.680 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.680    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.733 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.733    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.786 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.001    16.787    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.926 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.418    17.344    adjustable_clock/counter2[17]
    SLICE_X162Y199       LUT2 (Prop_lut2_I1_O)        0.131    17.475 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.475    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.731 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.001    17.732    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.786 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.786    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.840 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.840    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.894 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.894    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.948 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.948    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.002 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.002    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.135 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.391    18.526    adjustable_clock/counter2[16]
    SLICE_X163Y205       LUT2 (Prop_lut2_I1_O)        0.128    18.654 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.654    adjustable_clock/clk_out_i_757_n_0
    SLICE_X163Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.921 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.921    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X163Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.974 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.974    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X163Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.027 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.027    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X163Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.080 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.080    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X163Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.133 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.133    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X163Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.186 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.186    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X163Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.325 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.273    19.598    adjustable_clock/counter2[15]
    SLICE_X162Y211       LUT2 (Prop_lut2_I1_O)        0.131    19.729 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.729    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.985 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.985    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.039 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.039    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.093 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.093    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.147 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.147    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.201 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.201    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.255 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.255    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.388 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.412    20.800    adjustable_clock/counter2[14]
    SLICE_X161Y215       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.172 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.172    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.225 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.225    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.278 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.278    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.331 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.331    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.384 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.384    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.437 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.437    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.576 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.282    21.858    adjustable_clock/counter2[13]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    21.989 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.989    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.245 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.245    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.299 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.299    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.353 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.353    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.407 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.007    22.415    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.469 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.469    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.523 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.523    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.656 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.359    23.014    adjustable_clock/counter2[12]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.386 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.386    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.439 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.439    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.492 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.492    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.545 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.545    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.598 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.598    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.651 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.651    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.790 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.331    24.122    adjustable_clock/counter2[11]
    SLICE_X161Y234       LUT3 (Prop_lut3_I0_O)        0.131    24.253 r  adjustable_clock/clk_out_i_564/O
                         net (fo=1, routed)           0.000    24.253    adjustable_clock/clk_out_i_564_n_0
    SLICE_X161Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.520 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.573 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.573    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.626 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.626    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.679 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.679    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.818 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.379    25.197    adjustable_clock/counter2[10]
    SLICE_X160Y236       LUT2 (Prop_lut2_I1_O)        0.131    25.328 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.328    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.584 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.584    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.638 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.638    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.692 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.692    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.746 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.746    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.800 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.800    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.854 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.854    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.987 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.326    adjustable_clock/counter2[9]
    SLICE_X161Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.698 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.698    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.751 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.751    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.804 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.804    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.857 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.857    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.910 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.910    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.102 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.440    27.542    adjustable_clock/counter2[8]
    SLICE_X162Y245       LUT2 (Prop_lut2_I1_O)        0.131    27.673 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y245       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.929 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.929    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.983    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.037    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.091    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.001    28.145    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.199    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.332 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.385    28.717    adjustable_clock/counter2[7]
    SLICE_X163Y251       LUT2 (Prop_lut2_I1_O)        0.128    28.845 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.845    adjustable_clock/clk_out_i_796_n_0
    SLICE_X163Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.112 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.112    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X163Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.165 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.165    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X163Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.218 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.218    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X163Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.271 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.271    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.324 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.324    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.377 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.377    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.516 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.411    29.927    adjustable_clock/counter2[6]
    SLICE_X162Y259       LUT3 (Prop_lut3_I0_O)        0.131    30.058 r  adjustable_clock/clk_out_i_623/O
                         net (fo=1, routed)           0.000    30.058    adjustable_clock/clk_out_i_623_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.304 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.304    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.358    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.412    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.466 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.466    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.599 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    30.978    adjustable_clock/counter2[5]
    SLICE_X163Y263       LUT2 (Prop_lut2_I1_O)        0.128    31.106 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.106    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.426 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.426    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.479 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.479    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.532 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.532    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.585 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.585    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.638 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.638    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.274    32.051    adjustable_clock/counter2[4]
    SLICE_X162Y269       LUT2 (Prop_lut2_I1_O)        0.131    32.182 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.182    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.438 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.438    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.492 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.492    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.546 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.546    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.600 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.600    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.654 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.654    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.708 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.007    32.716    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.849 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.425    33.273    adjustable_clock/counter2[3]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    33.401 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.401    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.668 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.668    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.721 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.007    33.728    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.781 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.781    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.834 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.834    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.887 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.887    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.940 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.940    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.079 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.385    34.465    adjustable_clock/counter2[2]
    SLICE_X164Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.596 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.596    adjustable_clock/clk_out_i_808_n_0
    SLICE_X164Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.852 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.852    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X164Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.906 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.906    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X164Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.960 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.960    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X164Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.014 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.014    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X164Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.068 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.068    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X164Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.122 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.122    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X164Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.255 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.512    35.767    adjustable_clock/counter2[1]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.128    35.895 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.895    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.141 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.141    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.195 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.195    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.249 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.249    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.303 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.303    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.357 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.357    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.411 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.471    36.882    adjustable_clock/counter2[0]
    SLICE_X163Y284       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.169 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.169    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.222 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.222    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.275 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.275    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.328 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.328    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.381 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.381    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.434 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.573 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.413    37.986    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X161Y290       LUT4 (Prop_lut4_I3_O)        0.131    38.117 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    38.117    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.376 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.529    38.905    adjustable_clock/clear
    SLICE_X160Y290       FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.283     8.951    adjustable_clock/clk_BUFG
    SLICE_X160Y290       FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism              0.245     9.196    
                         clock uncertainty           -0.035     9.160    
    SLICE_X160Y290       FDRE (Setup_fdre_C_R)       -0.228     8.932    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -38.905    
  -------------------------------------------------------------------
                         slack                                -29.973    

Slack (VIOLATED) :        -29.973ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.682ns  (logic 22.918ns (66.080%)  route 11.764ns (33.920%))
  Logic Levels:           194  (CARRY4=172 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.310     4.223    clk_BUFG
    SLICE_X162Y155       FDRE                                         r  r_dacWRTConfig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y155       FDRE (Prop_fdre_C_Q)         0.259     4.482 r  r_dacWRTConfig_reg[0]/Q
                         net (fo=1, routed)           0.242     4.724    adjustable_clock/divisor[0]
    DSP48_X15Y62         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     7.461 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.586     8.047    adjustable_clock/counter3_n_104
    SLICE_X160Y161       LUT1 (Prop_lut1_I0_O)        0.043     8.090 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.090    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.346 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.346    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.400 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.400    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.454 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.454    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.508 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.508    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.562    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.616 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.616     9.232    adjustable_clock/counter2[24]
    SLICE_X161Y162       LUT2 (Prop_lut2_I1_O)        0.043     9.275 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.542 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.542    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.595    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.648 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.648    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.701 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.701    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.754 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.754    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.807 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.807    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.946 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.567    10.513    adjustable_clock/counter2[23]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.131    10.644 r  adjustable_clock/clk_out_i_116/O
                         net (fo=1, routed)           0.000    10.644    adjustable_clock/clk_out_i_116_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.911 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007    10.918    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.057 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.507    adjustable_clock/counter2[22]
    SLICE_X160Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.892 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.892    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.946 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.946    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.000 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.007    12.008    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.116 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.116    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.170 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.170    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.303 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.339    12.642    adjustable_clock/counter2[21]
    SLICE_X161Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    13.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.067 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.067    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.120 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.120    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.173 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.173    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.226 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.226    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.279 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.279    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.418 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.359    13.777    adjustable_clock/counter2[20]
    SLICE_X159Y182       LUT2 (Prop_lut2_I1_O)        0.131    13.908 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.908    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.175 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.334 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.334    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.387 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.387    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.440 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.579 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373    14.951    adjustable_clock/counter2[19]
    SLICE_X160Y188       LUT2 (Prop_lut2_I1_O)        0.131    15.082 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.082    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.338 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.338    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.392 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.392    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.446 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.446    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.500 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.500    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.554 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.554    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.608 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.608    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.741 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.126    adjustable_clock/counter2[18]
    SLICE_X161Y194       LUT2 (Prop_lut2_I1_O)        0.128    16.254 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.254    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.521 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.521    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.574 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.574    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.627 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.627    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.680 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.680    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.733 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.733    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.786 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.001    16.787    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.926 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.418    17.344    adjustable_clock/counter2[17]
    SLICE_X162Y199       LUT2 (Prop_lut2_I1_O)        0.131    17.475 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.475    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.731 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.001    17.732    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.786 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.786    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.840 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.840    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.894 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.894    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.948 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.948    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.002 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.002    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.135 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.391    18.526    adjustable_clock/counter2[16]
    SLICE_X163Y205       LUT2 (Prop_lut2_I1_O)        0.128    18.654 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.654    adjustable_clock/clk_out_i_757_n_0
    SLICE_X163Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.921 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.921    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X163Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.974 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.974    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X163Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.027 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.027    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X163Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.080 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.080    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X163Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.133 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.133    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X163Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.186 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.186    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X163Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.325 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.273    19.598    adjustable_clock/counter2[15]
    SLICE_X162Y211       LUT2 (Prop_lut2_I1_O)        0.131    19.729 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.729    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.985 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.985    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.039 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.039    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.093 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.093    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.147 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.147    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.201 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.201    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.255 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.255    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.388 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.412    20.800    adjustable_clock/counter2[14]
    SLICE_X161Y215       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.172 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.172    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.225 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.225    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.278 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.278    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.331 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.331    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.384 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.384    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.437 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.437    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.576 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.282    21.858    adjustable_clock/counter2[13]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    21.989 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.989    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.245 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.245    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.299 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.299    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.353 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.353    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.407 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.007    22.415    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.469 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.469    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.523 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.523    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.656 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.359    23.014    adjustable_clock/counter2[12]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.386 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.386    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.439 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.439    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.492 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.492    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.545 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.545    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.598 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.598    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.651 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.651    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.790 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.331    24.122    adjustable_clock/counter2[11]
    SLICE_X161Y234       LUT3 (Prop_lut3_I0_O)        0.131    24.253 r  adjustable_clock/clk_out_i_564/O
                         net (fo=1, routed)           0.000    24.253    adjustable_clock/clk_out_i_564_n_0
    SLICE_X161Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.520 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.573 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.573    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.626 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.626    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.679 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.679    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.818 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.379    25.197    adjustable_clock/counter2[10]
    SLICE_X160Y236       LUT2 (Prop_lut2_I1_O)        0.131    25.328 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.328    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.584 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.584    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.638 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.638    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.692 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.692    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.746 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.746    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.800 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.800    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.854 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.854    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.987 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.326    adjustable_clock/counter2[9]
    SLICE_X161Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.698 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.698    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.751 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.751    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.804 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.804    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.857 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.857    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.910 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.910    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.102 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.440    27.542    adjustable_clock/counter2[8]
    SLICE_X162Y245       LUT2 (Prop_lut2_I1_O)        0.131    27.673 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y245       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.929 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.929    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.983    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.037    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.091    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.001    28.145    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.199    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.332 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.385    28.717    adjustable_clock/counter2[7]
    SLICE_X163Y251       LUT2 (Prop_lut2_I1_O)        0.128    28.845 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.845    adjustable_clock/clk_out_i_796_n_0
    SLICE_X163Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.112 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.112    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X163Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.165 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.165    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X163Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.218 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.218    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X163Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.271 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.271    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.324 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.324    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.377 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.377    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.516 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.411    29.927    adjustable_clock/counter2[6]
    SLICE_X162Y259       LUT3 (Prop_lut3_I0_O)        0.131    30.058 r  adjustable_clock/clk_out_i_623/O
                         net (fo=1, routed)           0.000    30.058    adjustable_clock/clk_out_i_623_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.304 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.304    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.358    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.412    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.466 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.466    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.599 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    30.978    adjustable_clock/counter2[5]
    SLICE_X163Y263       LUT2 (Prop_lut2_I1_O)        0.128    31.106 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.106    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.426 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.426    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.479 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.479    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.532 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.532    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.585 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.585    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.638 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.638    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.274    32.051    adjustable_clock/counter2[4]
    SLICE_X162Y269       LUT2 (Prop_lut2_I1_O)        0.131    32.182 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.182    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.438 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.438    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.492 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.492    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.546 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.546    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.600 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.600    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.654 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.654    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.708 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.007    32.716    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.849 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.425    33.273    adjustable_clock/counter2[3]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    33.401 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.401    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.668 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.668    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.721 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.007    33.728    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.781 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.781    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.834 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.834    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.887 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.887    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.940 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.940    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.079 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.385    34.465    adjustable_clock/counter2[2]
    SLICE_X164Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.596 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.596    adjustable_clock/clk_out_i_808_n_0
    SLICE_X164Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.852 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.852    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X164Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.906 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.906    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X164Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.960 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.960    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X164Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.014 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.014    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X164Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.068 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.068    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X164Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.122 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.122    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X164Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.255 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.512    35.767    adjustable_clock/counter2[1]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.128    35.895 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.895    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.141 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.141    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.195 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.195    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.249 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.249    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.303 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.303    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.357 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.357    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.411 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.471    36.882    adjustable_clock/counter2[0]
    SLICE_X163Y284       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.169 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.169    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.222 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.222    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.275 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.275    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.328 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.328    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.381 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.381    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.434 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.573 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.413    37.986    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X161Y290       LUT4 (Prop_lut4_I3_O)        0.131    38.117 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    38.117    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.376 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.529    38.905    adjustable_clock/clear
    SLICE_X160Y290       FDRE                                         r  adjustable_clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.283     8.951    adjustable_clock/clk_BUFG
    SLICE_X160Y290       FDRE                                         r  adjustable_clock/counter_reg[18]/C
                         clock pessimism              0.245     9.196    
                         clock uncertainty           -0.035     9.160    
    SLICE_X160Y290       FDRE (Setup_fdre_C_R)       -0.228     8.932    adjustable_clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -38.905    
  -------------------------------------------------------------------
                         slack                                -29.973    

Slack (VIOLATED) :        -29.973ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.682ns  (logic 22.918ns (66.080%)  route 11.764ns (33.920%))
  Logic Levels:           194  (CARRY4=172 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.310     4.223    clk_BUFG
    SLICE_X162Y155       FDRE                                         r  r_dacWRTConfig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y155       FDRE (Prop_fdre_C_Q)         0.259     4.482 r  r_dacWRTConfig_reg[0]/Q
                         net (fo=1, routed)           0.242     4.724    adjustable_clock/divisor[0]
    DSP48_X15Y62         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     7.461 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.586     8.047    adjustable_clock/counter3_n_104
    SLICE_X160Y161       LUT1 (Prop_lut1_I0_O)        0.043     8.090 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.090    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.346 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.346    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.400 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.400    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.454 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.454    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.508 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.508    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.562    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.616 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.616     9.232    adjustable_clock/counter2[24]
    SLICE_X161Y162       LUT2 (Prop_lut2_I1_O)        0.043     9.275 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.542 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.542    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.595    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.648 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.648    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.701 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.701    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.754 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.754    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.807 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.807    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.946 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.567    10.513    adjustable_clock/counter2[23]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.131    10.644 r  adjustable_clock/clk_out_i_116/O
                         net (fo=1, routed)           0.000    10.644    adjustable_clock/clk_out_i_116_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.911 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007    10.918    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.057 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.507    adjustable_clock/counter2[22]
    SLICE_X160Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.892 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.892    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.946 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.946    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.000 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.007    12.008    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.116 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.116    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.170 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.170    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.303 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.339    12.642    adjustable_clock/counter2[21]
    SLICE_X161Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    13.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.067 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.067    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.120 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.120    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.173 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.173    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.226 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.226    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.279 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.279    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.418 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.359    13.777    adjustable_clock/counter2[20]
    SLICE_X159Y182       LUT2 (Prop_lut2_I1_O)        0.131    13.908 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.908    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.175 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.334 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.334    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.387 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.387    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.440 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.579 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373    14.951    adjustable_clock/counter2[19]
    SLICE_X160Y188       LUT2 (Prop_lut2_I1_O)        0.131    15.082 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.082    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.338 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.338    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.392 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.392    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.446 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.446    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.500 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.500    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.554 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.554    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.608 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.608    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.741 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.126    adjustable_clock/counter2[18]
    SLICE_X161Y194       LUT2 (Prop_lut2_I1_O)        0.128    16.254 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.254    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.521 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.521    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.574 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.574    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.627 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.627    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.680 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.680    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.733 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.733    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.786 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.001    16.787    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.926 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.418    17.344    adjustable_clock/counter2[17]
    SLICE_X162Y199       LUT2 (Prop_lut2_I1_O)        0.131    17.475 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.475    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.731 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.001    17.732    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.786 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.786    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.840 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.840    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.894 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.894    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.948 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.948    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.002 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.002    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.135 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.391    18.526    adjustable_clock/counter2[16]
    SLICE_X163Y205       LUT2 (Prop_lut2_I1_O)        0.128    18.654 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.654    adjustable_clock/clk_out_i_757_n_0
    SLICE_X163Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.921 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.921    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X163Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.974 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.974    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X163Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.027 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.027    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X163Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.080 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.080    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X163Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.133 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.133    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X163Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.186 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.186    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X163Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.325 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.273    19.598    adjustable_clock/counter2[15]
    SLICE_X162Y211       LUT2 (Prop_lut2_I1_O)        0.131    19.729 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.729    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.985 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.985    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.039 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.039    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.093 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.093    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.147 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.147    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.201 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.201    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.255 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.255    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.388 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.412    20.800    adjustable_clock/counter2[14]
    SLICE_X161Y215       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.172 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.172    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.225 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.225    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.278 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.278    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.331 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.331    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.384 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.384    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.437 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.437    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.576 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.282    21.858    adjustable_clock/counter2[13]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    21.989 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.989    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.245 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.245    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.299 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.299    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.353 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.353    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.407 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.007    22.415    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.469 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.469    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.523 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.523    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.656 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.359    23.014    adjustable_clock/counter2[12]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.386 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.386    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.439 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.439    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.492 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.492    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.545 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.545    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.598 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.598    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.651 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.651    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.790 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.331    24.122    adjustable_clock/counter2[11]
    SLICE_X161Y234       LUT3 (Prop_lut3_I0_O)        0.131    24.253 r  adjustable_clock/clk_out_i_564/O
                         net (fo=1, routed)           0.000    24.253    adjustable_clock/clk_out_i_564_n_0
    SLICE_X161Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.520 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.573 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.573    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.626 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.626    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.679 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.679    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.818 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.379    25.197    adjustable_clock/counter2[10]
    SLICE_X160Y236       LUT2 (Prop_lut2_I1_O)        0.131    25.328 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.328    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.584 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.584    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.638 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.638    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.692 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.692    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.746 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.746    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.800 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.800    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.854 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.854    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.987 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.326    adjustable_clock/counter2[9]
    SLICE_X161Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.698 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.698    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.751 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.751    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.804 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.804    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.857 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.857    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.910 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.910    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.102 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.440    27.542    adjustable_clock/counter2[8]
    SLICE_X162Y245       LUT2 (Prop_lut2_I1_O)        0.131    27.673 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y245       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.929 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.929    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.983    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.037    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.091    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.001    28.145    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.199    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.332 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.385    28.717    adjustable_clock/counter2[7]
    SLICE_X163Y251       LUT2 (Prop_lut2_I1_O)        0.128    28.845 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.845    adjustable_clock/clk_out_i_796_n_0
    SLICE_X163Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.112 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.112    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X163Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.165 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.165    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X163Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.218 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.218    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X163Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.271 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.271    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.324 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.324    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.377 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.377    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.516 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.411    29.927    adjustable_clock/counter2[6]
    SLICE_X162Y259       LUT3 (Prop_lut3_I0_O)        0.131    30.058 r  adjustable_clock/clk_out_i_623/O
                         net (fo=1, routed)           0.000    30.058    adjustable_clock/clk_out_i_623_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.304 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.304    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.358    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.412    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.466 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.466    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.599 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    30.978    adjustable_clock/counter2[5]
    SLICE_X163Y263       LUT2 (Prop_lut2_I1_O)        0.128    31.106 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.106    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.426 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.426    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.479 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.479    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.532 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.532    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.585 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.585    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.638 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.638    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.274    32.051    adjustable_clock/counter2[4]
    SLICE_X162Y269       LUT2 (Prop_lut2_I1_O)        0.131    32.182 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.182    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.438 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.438    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.492 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.492    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.546 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.546    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.600 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.600    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.654 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.654    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.708 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.007    32.716    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.849 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.425    33.273    adjustable_clock/counter2[3]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    33.401 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.401    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.668 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.668    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.721 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.007    33.728    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.781 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.781    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.834 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.834    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.887 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.887    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.940 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.940    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.079 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.385    34.465    adjustable_clock/counter2[2]
    SLICE_X164Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.596 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.596    adjustable_clock/clk_out_i_808_n_0
    SLICE_X164Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.852 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.852    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X164Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.906 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.906    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X164Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.960 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.960    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X164Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.014 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.014    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X164Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.068 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.068    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X164Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.122 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.122    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X164Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.255 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.512    35.767    adjustable_clock/counter2[1]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.128    35.895 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.895    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.141 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.141    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.195 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.195    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.249 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.249    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.303 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.303    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.357 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.357    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.411 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.471    36.882    adjustable_clock/counter2[0]
    SLICE_X163Y284       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.169 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.169    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.222 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.222    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.275 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.275    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.328 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.328    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.381 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.381    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.434 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.573 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.413    37.986    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X161Y290       LUT4 (Prop_lut4_I3_O)        0.131    38.117 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    38.117    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.376 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.529    38.905    adjustable_clock/clear
    SLICE_X160Y290       FDRE                                         r  adjustable_clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.283     8.951    adjustable_clock/clk_BUFG
    SLICE_X160Y290       FDRE                                         r  adjustable_clock/counter_reg[19]/C
                         clock pessimism              0.245     9.196    
                         clock uncertainty           -0.035     9.160    
    SLICE_X160Y290       FDRE (Setup_fdre_C_R)       -0.228     8.932    adjustable_clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -38.905    
  -------------------------------------------------------------------
                         slack                                -29.973    

Slack (VIOLATED) :        -29.973ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.682ns  (logic 22.918ns (66.080%)  route 11.764ns (33.920%))
  Logic Levels:           194  (CARRY4=172 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.310     4.223    clk_BUFG
    SLICE_X162Y155       FDRE                                         r  r_dacWRTConfig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y155       FDRE (Prop_fdre_C_Q)         0.259     4.482 r  r_dacWRTConfig_reg[0]/Q
                         net (fo=1, routed)           0.242     4.724    adjustable_clock/divisor[0]
    DSP48_X15Y62         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     7.461 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.586     8.047    adjustable_clock/counter3_n_104
    SLICE_X160Y161       LUT1 (Prop_lut1_I0_O)        0.043     8.090 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.090    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.346 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.346    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.400 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.400    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.454 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.454    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.508 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.508    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.562    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.616 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.616     9.232    adjustable_clock/counter2[24]
    SLICE_X161Y162       LUT2 (Prop_lut2_I1_O)        0.043     9.275 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.542 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.542    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.595    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.648 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.648    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.701 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.701    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.754 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.754    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.807 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.807    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.946 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.567    10.513    adjustable_clock/counter2[23]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.131    10.644 r  adjustable_clock/clk_out_i_116/O
                         net (fo=1, routed)           0.000    10.644    adjustable_clock/clk_out_i_116_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.911 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007    10.918    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.057 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.507    adjustable_clock/counter2[22]
    SLICE_X160Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.892 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.892    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.946 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.946    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.000 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.007    12.008    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.116 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.116    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.170 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.170    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.303 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.339    12.642    adjustable_clock/counter2[21]
    SLICE_X161Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    13.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.067 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.067    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.120 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.120    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.173 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.173    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.226 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.226    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.279 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.279    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.418 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.359    13.777    adjustable_clock/counter2[20]
    SLICE_X159Y182       LUT2 (Prop_lut2_I1_O)        0.131    13.908 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.908    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.175 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.334 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.334    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.387 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.387    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.440 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.579 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373    14.951    adjustable_clock/counter2[19]
    SLICE_X160Y188       LUT2 (Prop_lut2_I1_O)        0.131    15.082 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.082    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.338 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.338    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.392 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.392    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.446 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.446    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.500 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.500    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.554 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.554    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.608 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.608    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.741 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.126    adjustable_clock/counter2[18]
    SLICE_X161Y194       LUT2 (Prop_lut2_I1_O)        0.128    16.254 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.254    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.521 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.521    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.574 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.574    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.627 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.627    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.680 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.680    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.733 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.733    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.786 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.001    16.787    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.926 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.418    17.344    adjustable_clock/counter2[17]
    SLICE_X162Y199       LUT2 (Prop_lut2_I1_O)        0.131    17.475 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.475    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.731 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.001    17.732    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.786 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.786    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.840 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.840    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.894 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.894    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.948 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.948    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.002 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.002    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.135 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.391    18.526    adjustable_clock/counter2[16]
    SLICE_X163Y205       LUT2 (Prop_lut2_I1_O)        0.128    18.654 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.654    adjustable_clock/clk_out_i_757_n_0
    SLICE_X163Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.921 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.921    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X163Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.974 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.974    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X163Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.027 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.027    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X163Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.080 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.080    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X163Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.133 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.133    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X163Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.186 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.186    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X163Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.325 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.273    19.598    adjustable_clock/counter2[15]
    SLICE_X162Y211       LUT2 (Prop_lut2_I1_O)        0.131    19.729 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.729    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.985 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.985    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.039 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.039    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.093 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.093    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.147 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.147    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.201 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.201    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.255 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.255    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.388 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.412    20.800    adjustable_clock/counter2[14]
    SLICE_X161Y215       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.172 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.172    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.225 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.225    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.278 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.278    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.331 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.331    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.384 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.384    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.437 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.437    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.576 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.282    21.858    adjustable_clock/counter2[13]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    21.989 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.989    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.245 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.245    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.299 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.299    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.353 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.353    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.407 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.007    22.415    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.469 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.469    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.523 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.523    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.656 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.359    23.014    adjustable_clock/counter2[12]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.386 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.386    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.439 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.439    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.492 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.492    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.545 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.545    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.598 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.598    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.651 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.651    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.790 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.331    24.122    adjustable_clock/counter2[11]
    SLICE_X161Y234       LUT3 (Prop_lut3_I0_O)        0.131    24.253 r  adjustable_clock/clk_out_i_564/O
                         net (fo=1, routed)           0.000    24.253    adjustable_clock/clk_out_i_564_n_0
    SLICE_X161Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.520 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.573 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.573    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.626 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.626    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.679 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.679    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.818 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.379    25.197    adjustable_clock/counter2[10]
    SLICE_X160Y236       LUT2 (Prop_lut2_I1_O)        0.131    25.328 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.328    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.584 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.584    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.638 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.638    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.692 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.692    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.746 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.746    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.800 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.800    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.854 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.854    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.987 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.326    adjustable_clock/counter2[9]
    SLICE_X161Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.698 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.698    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.751 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.751    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.804 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.804    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.857 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.857    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.910 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.910    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.102 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.440    27.542    adjustable_clock/counter2[8]
    SLICE_X162Y245       LUT2 (Prop_lut2_I1_O)        0.131    27.673 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y245       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.929 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.929    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.983    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.037    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.091    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.001    28.145    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.199    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.332 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.385    28.717    adjustable_clock/counter2[7]
    SLICE_X163Y251       LUT2 (Prop_lut2_I1_O)        0.128    28.845 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.845    adjustable_clock/clk_out_i_796_n_0
    SLICE_X163Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.112 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.112    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X163Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.165 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.165    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X163Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.218 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.218    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X163Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.271 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.271    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.324 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.324    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.377 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.377    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.516 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.411    29.927    adjustable_clock/counter2[6]
    SLICE_X162Y259       LUT3 (Prop_lut3_I0_O)        0.131    30.058 r  adjustable_clock/clk_out_i_623/O
                         net (fo=1, routed)           0.000    30.058    adjustable_clock/clk_out_i_623_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.304 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.304    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.358    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.412    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.466 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.466    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.599 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    30.978    adjustable_clock/counter2[5]
    SLICE_X163Y263       LUT2 (Prop_lut2_I1_O)        0.128    31.106 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.106    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.426 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.426    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.479 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.479    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.532 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.532    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.585 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.585    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.638 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.638    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.274    32.051    adjustable_clock/counter2[4]
    SLICE_X162Y269       LUT2 (Prop_lut2_I1_O)        0.131    32.182 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.182    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.438 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.438    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.492 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.492    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.546 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.546    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.600 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.600    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.654 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.654    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.708 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.007    32.716    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.849 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.425    33.273    adjustable_clock/counter2[3]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    33.401 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.401    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.668 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.668    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.721 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.007    33.728    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.781 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.781    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.834 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.834    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.887 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.887    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.940 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.940    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.079 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.385    34.465    adjustable_clock/counter2[2]
    SLICE_X164Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.596 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.596    adjustable_clock/clk_out_i_808_n_0
    SLICE_X164Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.852 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.852    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X164Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.906 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.906    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X164Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.960 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.960    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X164Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.014 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.014    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X164Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.068 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.068    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X164Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.122 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.122    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X164Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.255 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.512    35.767    adjustable_clock/counter2[1]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.128    35.895 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.895    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.141 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.141    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.195 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.195    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.249 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.249    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.303 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.303    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.357 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.357    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.411 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.471    36.882    adjustable_clock/counter2[0]
    SLICE_X163Y284       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.169 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.169    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.222 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.222    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.275 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.275    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.328 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.328    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.381 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.381    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.434 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.573 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.413    37.986    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X161Y290       LUT4 (Prop_lut4_I3_O)        0.131    38.117 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    38.117    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.376 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.529    38.905    adjustable_clock/clear
    SLICE_X160Y290       FDRE                                         r  adjustable_clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.283     8.951    adjustable_clock/clk_BUFG
    SLICE_X160Y290       FDRE                                         r  adjustable_clock/counter_reg[8]/C
                         clock pessimism              0.245     9.196    
                         clock uncertainty           -0.035     9.160    
    SLICE_X160Y290       FDRE (Setup_fdre_C_R)       -0.228     8.932    adjustable_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -38.905    
  -------------------------------------------------------------------
                         slack                                -29.973    

Slack (VIOLATED) :        -29.839ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.524ns  (logic 22.918ns (66.383%)  route 11.606ns (33.617%))
  Logic Levels:           194  (CARRY4=172 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.310     4.223    clk_BUFG
    SLICE_X162Y155       FDRE                                         r  r_dacWRTConfig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y155       FDRE (Prop_fdre_C_Q)         0.259     4.482 r  r_dacWRTConfig_reg[0]/Q
                         net (fo=1, routed)           0.242     4.724    adjustable_clock/divisor[0]
    DSP48_X15Y62         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     7.461 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.586     8.047    adjustable_clock/counter3_n_104
    SLICE_X160Y161       LUT1 (Prop_lut1_I0_O)        0.043     8.090 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.090    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.346 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.346    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.400 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.400    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.454 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.454    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.508 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.508    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.562    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.616 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.616     9.232    adjustable_clock/counter2[24]
    SLICE_X161Y162       LUT2 (Prop_lut2_I1_O)        0.043     9.275 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.542 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.542    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.595    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.648 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.648    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.701 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.701    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.754 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.754    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.807 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.807    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.946 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.567    10.513    adjustable_clock/counter2[23]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.131    10.644 r  adjustable_clock/clk_out_i_116/O
                         net (fo=1, routed)           0.000    10.644    adjustable_clock/clk_out_i_116_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.911 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007    10.918    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.057 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.507    adjustable_clock/counter2[22]
    SLICE_X160Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.892 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.892    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.946 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.946    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.000 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.007    12.008    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.116 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.116    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.170 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.170    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.303 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.339    12.642    adjustable_clock/counter2[21]
    SLICE_X161Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    13.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.067 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.067    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.120 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.120    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.173 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.173    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.226 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.226    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.279 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.279    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.418 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.359    13.777    adjustable_clock/counter2[20]
    SLICE_X159Y182       LUT2 (Prop_lut2_I1_O)        0.131    13.908 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.908    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.175 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.334 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.334    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.387 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.387    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.440 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.579 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373    14.951    adjustable_clock/counter2[19]
    SLICE_X160Y188       LUT2 (Prop_lut2_I1_O)        0.131    15.082 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.082    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.338 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.338    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.392 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.392    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.446 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.446    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.500 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.500    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.554 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.554    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.608 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.608    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.741 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.126    adjustable_clock/counter2[18]
    SLICE_X161Y194       LUT2 (Prop_lut2_I1_O)        0.128    16.254 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.254    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.521 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.521    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.574 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.574    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.627 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.627    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.680 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.680    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.733 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.733    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.786 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.001    16.787    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.926 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.418    17.344    adjustable_clock/counter2[17]
    SLICE_X162Y199       LUT2 (Prop_lut2_I1_O)        0.131    17.475 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.475    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.731 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.001    17.732    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.786 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.786    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.840 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.840    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.894 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.894    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.948 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.948    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.002 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.002    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.135 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.391    18.526    adjustable_clock/counter2[16]
    SLICE_X163Y205       LUT2 (Prop_lut2_I1_O)        0.128    18.654 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.654    adjustable_clock/clk_out_i_757_n_0
    SLICE_X163Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.921 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.921    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X163Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.974 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.974    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X163Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.027 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.027    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X163Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.080 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.080    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X163Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.133 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.133    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X163Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.186 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.186    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X163Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.325 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.273    19.598    adjustable_clock/counter2[15]
    SLICE_X162Y211       LUT2 (Prop_lut2_I1_O)        0.131    19.729 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.729    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.985 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.985    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.039 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.039    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.093 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.093    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.147 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.147    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.201 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.201    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.255 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.255    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.388 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.412    20.800    adjustable_clock/counter2[14]
    SLICE_X161Y215       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.172 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.172    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.225 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.225    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.278 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.278    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.331 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.331    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.384 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.384    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.437 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.437    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.576 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.282    21.858    adjustable_clock/counter2[13]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    21.989 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.989    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.245 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.245    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.299 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.299    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.353 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.353    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.407 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.007    22.415    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.469 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.469    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.523 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.523    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.656 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.359    23.014    adjustable_clock/counter2[12]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.386 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.386    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.439 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.439    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.492 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.492    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.545 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.545    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.598 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.598    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.651 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.651    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.790 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.331    24.122    adjustable_clock/counter2[11]
    SLICE_X161Y234       LUT3 (Prop_lut3_I0_O)        0.131    24.253 r  adjustable_clock/clk_out_i_564/O
                         net (fo=1, routed)           0.000    24.253    adjustable_clock/clk_out_i_564_n_0
    SLICE_X161Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.520 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.573 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.573    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.626 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.626    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.679 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.679    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.818 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.379    25.197    adjustable_clock/counter2[10]
    SLICE_X160Y236       LUT2 (Prop_lut2_I1_O)        0.131    25.328 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.328    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.584 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.584    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.638 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.638    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.692 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.692    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.746 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.746    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.800 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.800    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.854 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.854    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.987 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.326    adjustable_clock/counter2[9]
    SLICE_X161Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.698 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.698    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.751 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.751    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.804 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.804    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.857 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.857    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.910 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.910    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.102 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.440    27.542    adjustable_clock/counter2[8]
    SLICE_X162Y245       LUT2 (Prop_lut2_I1_O)        0.131    27.673 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y245       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.929 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.929    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.983    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.037    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.091    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.001    28.145    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.199    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.332 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.385    28.717    adjustable_clock/counter2[7]
    SLICE_X163Y251       LUT2 (Prop_lut2_I1_O)        0.128    28.845 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.845    adjustable_clock/clk_out_i_796_n_0
    SLICE_X163Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.112 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.112    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X163Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.165 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.165    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X163Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.218 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.218    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X163Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.271 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.271    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.324 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.324    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.377 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.377    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.516 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.411    29.927    adjustable_clock/counter2[6]
    SLICE_X162Y259       LUT3 (Prop_lut3_I0_O)        0.131    30.058 r  adjustable_clock/clk_out_i_623/O
                         net (fo=1, routed)           0.000    30.058    adjustable_clock/clk_out_i_623_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.304 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.304    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.358    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.412    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.466 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.466    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.599 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    30.978    adjustable_clock/counter2[5]
    SLICE_X163Y263       LUT2 (Prop_lut2_I1_O)        0.128    31.106 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.106    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.426 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.426    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.479 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.479    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.532 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.532    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.585 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.585    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.638 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.638    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.274    32.051    adjustable_clock/counter2[4]
    SLICE_X162Y269       LUT2 (Prop_lut2_I1_O)        0.131    32.182 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.182    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.438 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.438    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.492 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.492    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.546 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.546    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.600 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.600    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.654 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.654    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.708 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.007    32.716    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.849 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.425    33.273    adjustable_clock/counter2[3]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    33.401 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.401    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.668 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.668    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.721 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.007    33.728    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.781 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.781    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.834 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.834    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.887 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.887    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.940 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.940    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.079 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.385    34.465    adjustable_clock/counter2[2]
    SLICE_X164Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.596 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.596    adjustable_clock/clk_out_i_808_n_0
    SLICE_X164Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.852 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.852    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X164Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.906 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.906    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X164Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.960 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.960    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X164Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.014 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.014    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X164Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.068 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.068    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X164Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.122 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.122    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X164Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.255 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.512    35.767    adjustable_clock/counter2[1]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.128    35.895 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.895    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.141 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.141    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.195 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.195    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.249 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.249    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.303 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.303    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.357 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.357    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.411 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.471    36.882    adjustable_clock/counter2[0]
    SLICE_X163Y284       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.169 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.169    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.222 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.222    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.275 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.275    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.328 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.328    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.381 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.381    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.434 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.573 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.413    37.986    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X161Y290       LUT4 (Prop_lut4_I3_O)        0.131    38.117 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    38.117    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.376 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.371    38.747    adjustable_clock/clear
    SLICE_X159Y290       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.283     8.951    adjustable_clock/clk_BUFG
    SLICE_X159Y290       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism              0.245     9.196    
                         clock uncertainty           -0.035     9.160    
    SLICE_X159Y290       FDRE (Setup_fdre_C_R)       -0.253     8.907    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                         -38.747    
  -------------------------------------------------------------------
                         slack                                -29.839    

Slack (VIOLATED) :        -29.839ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.524ns  (logic 22.918ns (66.383%)  route 11.606ns (33.617%))
  Logic Levels:           194  (CARRY4=172 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.310     4.223    clk_BUFG
    SLICE_X162Y155       FDRE                                         r  r_dacWRTConfig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y155       FDRE (Prop_fdre_C_Q)         0.259     4.482 r  r_dacWRTConfig_reg[0]/Q
                         net (fo=1, routed)           0.242     4.724    adjustable_clock/divisor[0]
    DSP48_X15Y62         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     7.461 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.586     8.047    adjustable_clock/counter3_n_104
    SLICE_X160Y161       LUT1 (Prop_lut1_I0_O)        0.043     8.090 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.090    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.346 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.346    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.400 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.400    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.454 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.454    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.508 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.508    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.562    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.616 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.616     9.232    adjustable_clock/counter2[24]
    SLICE_X161Y162       LUT2 (Prop_lut2_I1_O)        0.043     9.275 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.542 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.542    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.595    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.648 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.648    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.701 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.701    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.754 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.754    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.807 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.807    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.946 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.567    10.513    adjustable_clock/counter2[23]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.131    10.644 r  adjustable_clock/clk_out_i_116/O
                         net (fo=1, routed)           0.000    10.644    adjustable_clock/clk_out_i_116_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.911 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007    10.918    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.057 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.507    adjustable_clock/counter2[22]
    SLICE_X160Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.892 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.892    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.946 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.946    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.000 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.007    12.008    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.116 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.116    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.170 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.170    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.303 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.339    12.642    adjustable_clock/counter2[21]
    SLICE_X161Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    13.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.067 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.067    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.120 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.120    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.173 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.173    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.226 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.226    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.279 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.279    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.418 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.359    13.777    adjustable_clock/counter2[20]
    SLICE_X159Y182       LUT2 (Prop_lut2_I1_O)        0.131    13.908 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.908    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.175 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.334 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.334    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.387 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.387    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.440 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.579 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373    14.951    adjustable_clock/counter2[19]
    SLICE_X160Y188       LUT2 (Prop_lut2_I1_O)        0.131    15.082 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.082    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.338 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.338    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.392 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.392    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.446 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.446    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.500 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.500    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.554 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.554    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.608 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.608    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.741 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.126    adjustable_clock/counter2[18]
    SLICE_X161Y194       LUT2 (Prop_lut2_I1_O)        0.128    16.254 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.254    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.521 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.521    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.574 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.574    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.627 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.627    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.680 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.680    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.733 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.733    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.786 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.001    16.787    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.926 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.418    17.344    adjustable_clock/counter2[17]
    SLICE_X162Y199       LUT2 (Prop_lut2_I1_O)        0.131    17.475 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.475    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.731 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.001    17.732    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.786 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.786    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.840 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.840    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.894 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.894    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.948 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.948    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.002 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.002    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.135 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.391    18.526    adjustable_clock/counter2[16]
    SLICE_X163Y205       LUT2 (Prop_lut2_I1_O)        0.128    18.654 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.654    adjustable_clock/clk_out_i_757_n_0
    SLICE_X163Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.921 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.921    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X163Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.974 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.974    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X163Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.027 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.027    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X163Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.080 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.080    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X163Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.133 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.133    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X163Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.186 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.186    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X163Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.325 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.273    19.598    adjustable_clock/counter2[15]
    SLICE_X162Y211       LUT2 (Prop_lut2_I1_O)        0.131    19.729 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.729    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.985 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.985    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.039 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.039    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.093 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.093    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.147 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.147    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.201 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.201    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.255 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.255    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.388 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.412    20.800    adjustable_clock/counter2[14]
    SLICE_X161Y215       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.172 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.172    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.225 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.225    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.278 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.278    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.331 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.331    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.384 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.384    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.437 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.437    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.576 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.282    21.858    adjustable_clock/counter2[13]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    21.989 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.989    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.245 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.245    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.299 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.299    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.353 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.353    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.407 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.007    22.415    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.469 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.469    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.523 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.523    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.656 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.359    23.014    adjustable_clock/counter2[12]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.386 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.386    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.439 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.439    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.492 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.492    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.545 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.545    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.598 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.598    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.651 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.651    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.790 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.331    24.122    adjustable_clock/counter2[11]
    SLICE_X161Y234       LUT3 (Prop_lut3_I0_O)        0.131    24.253 r  adjustable_clock/clk_out_i_564/O
                         net (fo=1, routed)           0.000    24.253    adjustable_clock/clk_out_i_564_n_0
    SLICE_X161Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.520 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.573 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.573    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.626 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.626    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.679 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.679    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.818 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.379    25.197    adjustable_clock/counter2[10]
    SLICE_X160Y236       LUT2 (Prop_lut2_I1_O)        0.131    25.328 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.328    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.584 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.584    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.638 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.638    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.692 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.692    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.746 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.746    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.800 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.800    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.854 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.854    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.987 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.326    adjustable_clock/counter2[9]
    SLICE_X161Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.698 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.698    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.751 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.751    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.804 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.804    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.857 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.857    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.910 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.910    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.102 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.440    27.542    adjustable_clock/counter2[8]
    SLICE_X162Y245       LUT2 (Prop_lut2_I1_O)        0.131    27.673 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y245       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.929 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.929    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.983    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.037    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.091    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.001    28.145    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.199    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.332 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.385    28.717    adjustable_clock/counter2[7]
    SLICE_X163Y251       LUT2 (Prop_lut2_I1_O)        0.128    28.845 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.845    adjustable_clock/clk_out_i_796_n_0
    SLICE_X163Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.112 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.112    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X163Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.165 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.165    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X163Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.218 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.218    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X163Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.271 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.271    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.324 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.324    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.377 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.377    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.516 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.411    29.927    adjustable_clock/counter2[6]
    SLICE_X162Y259       LUT3 (Prop_lut3_I0_O)        0.131    30.058 r  adjustable_clock/clk_out_i_623/O
                         net (fo=1, routed)           0.000    30.058    adjustable_clock/clk_out_i_623_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.304 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.304    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.358    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.412    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.466 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.466    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.599 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    30.978    adjustable_clock/counter2[5]
    SLICE_X163Y263       LUT2 (Prop_lut2_I1_O)        0.128    31.106 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.106    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.426 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.426    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.479 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.479    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.532 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.532    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.585 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.585    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.638 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.638    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.274    32.051    adjustable_clock/counter2[4]
    SLICE_X162Y269       LUT2 (Prop_lut2_I1_O)        0.131    32.182 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.182    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.438 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.438    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.492 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.492    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.546 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.546    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.600 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.600    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.654 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.654    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.708 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.007    32.716    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.849 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.425    33.273    adjustable_clock/counter2[3]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    33.401 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.401    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.668 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.668    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.721 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.007    33.728    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.781 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.781    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.834 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.834    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.887 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.887    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.940 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.940    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.079 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.385    34.465    adjustable_clock/counter2[2]
    SLICE_X164Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.596 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.596    adjustable_clock/clk_out_i_808_n_0
    SLICE_X164Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.852 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.852    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X164Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.906 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.906    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X164Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.960 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.960    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X164Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.014 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.014    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X164Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.068 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.068    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X164Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.122 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.122    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X164Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.255 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.512    35.767    adjustable_clock/counter2[1]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.128    35.895 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.895    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.141 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.141    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.195 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.195    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.249 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.249    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.303 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.303    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.357 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.357    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.411 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.471    36.882    adjustable_clock/counter2[0]
    SLICE_X163Y284       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.169 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.169    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.222 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.222    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.275 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.275    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.328 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.328    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.381 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.381    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.434 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.573 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.413    37.986    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X161Y290       LUT4 (Prop_lut4_I3_O)        0.131    38.117 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    38.117    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.376 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.371    38.747    adjustable_clock/clear
    SLICE_X159Y290       FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.283     8.951    adjustable_clock/clk_BUFG
    SLICE_X159Y290       FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism              0.245     9.196    
                         clock uncertainty           -0.035     9.160    
    SLICE_X159Y290       FDRE (Setup_fdre_C_R)       -0.253     8.907    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                         -38.747    
  -------------------------------------------------------------------
                         slack                                -29.839    

Slack (VIOLATED) :        -29.839ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.524ns  (logic 22.918ns (66.383%)  route 11.606ns (33.617%))
  Logic Levels:           194  (CARRY4=172 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.310     4.223    clk_BUFG
    SLICE_X162Y155       FDRE                                         r  r_dacWRTConfig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y155       FDRE (Prop_fdre_C_Q)         0.259     4.482 r  r_dacWRTConfig_reg[0]/Q
                         net (fo=1, routed)           0.242     4.724    adjustable_clock/divisor[0]
    DSP48_X15Y62         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     7.461 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.586     8.047    adjustable_clock/counter3_n_104
    SLICE_X160Y161       LUT1 (Prop_lut1_I0_O)        0.043     8.090 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.090    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.346 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.346    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.400 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.400    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.454 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.454    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.508 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.508    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.562    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.616 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.616     9.232    adjustable_clock/counter2[24]
    SLICE_X161Y162       LUT2 (Prop_lut2_I1_O)        0.043     9.275 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.542 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.542    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.595    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.648 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.648    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.701 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.701    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.754 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.754    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.807 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.807    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.946 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.567    10.513    adjustable_clock/counter2[23]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.131    10.644 r  adjustable_clock/clk_out_i_116/O
                         net (fo=1, routed)           0.000    10.644    adjustable_clock/clk_out_i_116_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.911 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007    10.918    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.057 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.507    adjustable_clock/counter2[22]
    SLICE_X160Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.892 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.892    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.946 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.946    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.000 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.007    12.008    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.116 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.116    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.170 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.170    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.303 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.339    12.642    adjustable_clock/counter2[21]
    SLICE_X161Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    13.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.067 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.067    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.120 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.120    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.173 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.173    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.226 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.226    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.279 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.279    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.418 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.359    13.777    adjustable_clock/counter2[20]
    SLICE_X159Y182       LUT2 (Prop_lut2_I1_O)        0.131    13.908 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.908    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.175 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.334 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.334    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.387 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.387    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.440 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.579 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373    14.951    adjustable_clock/counter2[19]
    SLICE_X160Y188       LUT2 (Prop_lut2_I1_O)        0.131    15.082 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.082    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.338 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.338    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.392 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.392    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.446 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.446    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.500 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.500    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.554 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.554    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.608 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.608    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.741 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.126    adjustable_clock/counter2[18]
    SLICE_X161Y194       LUT2 (Prop_lut2_I1_O)        0.128    16.254 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.254    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.521 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.521    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.574 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.574    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.627 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.627    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.680 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.680    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.733 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.733    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.786 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.001    16.787    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.926 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.418    17.344    adjustable_clock/counter2[17]
    SLICE_X162Y199       LUT2 (Prop_lut2_I1_O)        0.131    17.475 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.475    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.731 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.001    17.732    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.786 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.786    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.840 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.840    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.894 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.894    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.948 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.948    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.002 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.002    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.135 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.391    18.526    adjustable_clock/counter2[16]
    SLICE_X163Y205       LUT2 (Prop_lut2_I1_O)        0.128    18.654 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.654    adjustable_clock/clk_out_i_757_n_0
    SLICE_X163Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.921 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.921    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X163Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.974 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.974    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X163Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.027 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.027    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X163Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.080 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.080    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X163Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.133 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.133    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X163Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.186 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.186    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X163Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.325 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.273    19.598    adjustable_clock/counter2[15]
    SLICE_X162Y211       LUT2 (Prop_lut2_I1_O)        0.131    19.729 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.729    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.985 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.985    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.039 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.039    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.093 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.093    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.147 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.147    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.201 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.201    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.255 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.255    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.388 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.412    20.800    adjustable_clock/counter2[14]
    SLICE_X161Y215       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.172 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.172    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.225 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.225    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.278 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.278    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.331 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.331    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.384 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.384    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.437 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.437    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.576 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.282    21.858    adjustable_clock/counter2[13]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    21.989 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.989    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.245 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.245    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.299 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.299    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.353 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.353    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.407 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.007    22.415    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.469 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.469    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.523 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.523    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.656 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.359    23.014    adjustable_clock/counter2[12]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.386 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.386    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.439 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.439    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.492 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.492    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.545 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.545    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.598 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.598    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.651 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.651    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.790 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.331    24.122    adjustable_clock/counter2[11]
    SLICE_X161Y234       LUT3 (Prop_lut3_I0_O)        0.131    24.253 r  adjustable_clock/clk_out_i_564/O
                         net (fo=1, routed)           0.000    24.253    adjustable_clock/clk_out_i_564_n_0
    SLICE_X161Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.520 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.573 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.573    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.626 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.626    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.679 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.679    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.818 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.379    25.197    adjustable_clock/counter2[10]
    SLICE_X160Y236       LUT2 (Prop_lut2_I1_O)        0.131    25.328 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.328    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.584 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.584    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.638 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.638    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.692 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.692    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.746 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.746    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.800 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.800    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.854 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.854    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.987 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.326    adjustable_clock/counter2[9]
    SLICE_X161Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.698 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.698    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.751 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.751    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.804 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.804    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.857 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.857    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.910 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.910    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.102 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.440    27.542    adjustable_clock/counter2[8]
    SLICE_X162Y245       LUT2 (Prop_lut2_I1_O)        0.131    27.673 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y245       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.929 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.929    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.983    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.037    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.091    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.001    28.145    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.199    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.332 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.385    28.717    adjustable_clock/counter2[7]
    SLICE_X163Y251       LUT2 (Prop_lut2_I1_O)        0.128    28.845 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.845    adjustable_clock/clk_out_i_796_n_0
    SLICE_X163Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.112 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.112    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X163Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.165 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.165    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X163Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.218 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.218    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X163Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.271 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.271    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.324 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.324    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.377 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.377    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.516 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.411    29.927    adjustable_clock/counter2[6]
    SLICE_X162Y259       LUT3 (Prop_lut3_I0_O)        0.131    30.058 r  adjustable_clock/clk_out_i_623/O
                         net (fo=1, routed)           0.000    30.058    adjustable_clock/clk_out_i_623_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.304 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.304    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.358    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.412    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.466 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.466    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.599 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    30.978    adjustable_clock/counter2[5]
    SLICE_X163Y263       LUT2 (Prop_lut2_I1_O)        0.128    31.106 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.106    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.426 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.426    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.479 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.479    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.532 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.532    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.585 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.585    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.638 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.638    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.274    32.051    adjustable_clock/counter2[4]
    SLICE_X162Y269       LUT2 (Prop_lut2_I1_O)        0.131    32.182 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.182    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.438 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.438    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.492 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.492    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.546 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.546    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.600 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.600    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.654 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.654    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.708 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.007    32.716    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.849 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.425    33.273    adjustable_clock/counter2[3]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    33.401 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.401    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.668 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.668    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.721 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.007    33.728    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.781 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.781    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.834 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.834    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.887 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.887    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.940 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.940    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.079 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.385    34.465    adjustable_clock/counter2[2]
    SLICE_X164Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.596 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.596    adjustable_clock/clk_out_i_808_n_0
    SLICE_X164Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.852 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.852    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X164Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.906 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.906    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X164Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.960 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.960    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X164Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.014 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.014    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X164Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.068 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.068    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X164Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.122 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.122    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X164Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.255 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.512    35.767    adjustable_clock/counter2[1]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.128    35.895 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.895    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.141 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.141    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.195 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.195    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.249 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.249    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.303 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.303    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.357 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.357    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.411 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.471    36.882    adjustable_clock/counter2[0]
    SLICE_X163Y284       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.169 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.169    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.222 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.222    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.275 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.275    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.328 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.328    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.381 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.381    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.434 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.573 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.413    37.986    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X161Y290       LUT4 (Prop_lut4_I3_O)        0.131    38.117 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    38.117    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.376 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.371    38.747    adjustable_clock/clear
    SLICE_X159Y290       FDRE                                         r  adjustable_clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.283     8.951    adjustable_clock/clk_BUFG
    SLICE_X159Y290       FDRE                                         r  adjustable_clock/counter_reg[20]/C
                         clock pessimism              0.245     9.196    
                         clock uncertainty           -0.035     9.160    
    SLICE_X159Y290       FDRE (Setup_fdre_C_R)       -0.253     8.907    adjustable_clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                         -38.747    
  -------------------------------------------------------------------
                         slack                                -29.839    

Slack (VIOLATED) :        -29.839ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.524ns  (logic 22.918ns (66.383%)  route 11.606ns (33.617%))
  Logic Levels:           194  (CARRY4=172 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.310     4.223    clk_BUFG
    SLICE_X162Y155       FDRE                                         r  r_dacWRTConfig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y155       FDRE (Prop_fdre_C_Q)         0.259     4.482 r  r_dacWRTConfig_reg[0]/Q
                         net (fo=1, routed)           0.242     4.724    adjustable_clock/divisor[0]
    DSP48_X15Y62         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     7.461 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.586     8.047    adjustable_clock/counter3_n_104
    SLICE_X160Y161       LUT1 (Prop_lut1_I0_O)        0.043     8.090 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.090    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.346 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.346    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.400 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.400    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.454 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.454    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.508 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.508    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.562    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.616 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.616     9.232    adjustable_clock/counter2[24]
    SLICE_X161Y162       LUT2 (Prop_lut2_I1_O)        0.043     9.275 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.542 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.542    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.595    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.648 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.648    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.701 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.701    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.754 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.754    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.807 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.807    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.946 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.567    10.513    adjustable_clock/counter2[23]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.131    10.644 r  adjustable_clock/clk_out_i_116/O
                         net (fo=1, routed)           0.000    10.644    adjustable_clock/clk_out_i_116_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.911 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007    10.918    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.057 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.507    adjustable_clock/counter2[22]
    SLICE_X160Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.892 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.892    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.946 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.946    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.000 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.007    12.008    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.116 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.116    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.170 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.170    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.303 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.339    12.642    adjustable_clock/counter2[21]
    SLICE_X161Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    13.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.067 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.067    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.120 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.120    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.173 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.173    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.226 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.226    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.279 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.279    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.418 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.359    13.777    adjustable_clock/counter2[20]
    SLICE_X159Y182       LUT2 (Prop_lut2_I1_O)        0.131    13.908 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.908    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.175 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.334 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.334    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.387 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.387    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.440 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.579 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373    14.951    adjustable_clock/counter2[19]
    SLICE_X160Y188       LUT2 (Prop_lut2_I1_O)        0.131    15.082 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.082    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.338 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.338    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.392 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.392    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.446 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.446    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.500 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.500    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.554 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.554    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.608 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.608    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.741 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.126    adjustable_clock/counter2[18]
    SLICE_X161Y194       LUT2 (Prop_lut2_I1_O)        0.128    16.254 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.254    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.521 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.521    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.574 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.574    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.627 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.627    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.680 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.680    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.733 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.733    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.786 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.001    16.787    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.926 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.418    17.344    adjustable_clock/counter2[17]
    SLICE_X162Y199       LUT2 (Prop_lut2_I1_O)        0.131    17.475 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.475    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.731 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.001    17.732    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.786 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.786    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.840 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.840    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.894 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.894    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.948 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.948    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.002 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.002    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.135 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.391    18.526    adjustable_clock/counter2[16]
    SLICE_X163Y205       LUT2 (Prop_lut2_I1_O)        0.128    18.654 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.654    adjustable_clock/clk_out_i_757_n_0
    SLICE_X163Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.921 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.921    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X163Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.974 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.974    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X163Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.027 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.027    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X163Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.080 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.080    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X163Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.133 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.133    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X163Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.186 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.186    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X163Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.325 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.273    19.598    adjustable_clock/counter2[15]
    SLICE_X162Y211       LUT2 (Prop_lut2_I1_O)        0.131    19.729 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.729    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.985 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.985    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.039 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.039    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.093 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.093    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.147 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.147    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.201 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.201    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.255 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.255    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.388 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.412    20.800    adjustable_clock/counter2[14]
    SLICE_X161Y215       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.172 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.172    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.225 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.225    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.278 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.278    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.331 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.331    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.384 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.384    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.437 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.437    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.576 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.282    21.858    adjustable_clock/counter2[13]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    21.989 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.989    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.245 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.245    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.299 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.299    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.353 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.353    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.407 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.007    22.415    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.469 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.469    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.523 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.523    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.656 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.359    23.014    adjustable_clock/counter2[12]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.386 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.386    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.439 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.439    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.492 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.492    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.545 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.545    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.598 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.598    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.651 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.651    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.790 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.331    24.122    adjustable_clock/counter2[11]
    SLICE_X161Y234       LUT3 (Prop_lut3_I0_O)        0.131    24.253 r  adjustable_clock/clk_out_i_564/O
                         net (fo=1, routed)           0.000    24.253    adjustable_clock/clk_out_i_564_n_0
    SLICE_X161Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.520 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.573 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.573    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.626 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.626    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.679 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.679    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.818 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.379    25.197    adjustable_clock/counter2[10]
    SLICE_X160Y236       LUT2 (Prop_lut2_I1_O)        0.131    25.328 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.328    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.584 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.584    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.638 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.638    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.692 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.692    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.746 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.746    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.800 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.800    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.854 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.854    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.987 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.326    adjustable_clock/counter2[9]
    SLICE_X161Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.698 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.698    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.751 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.751    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.804 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.804    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.857 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.857    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.910 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.910    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.102 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.440    27.542    adjustable_clock/counter2[8]
    SLICE_X162Y245       LUT2 (Prop_lut2_I1_O)        0.131    27.673 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y245       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.929 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.929    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.983    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.037    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.091    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.001    28.145    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.199    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.332 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.385    28.717    adjustable_clock/counter2[7]
    SLICE_X163Y251       LUT2 (Prop_lut2_I1_O)        0.128    28.845 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.845    adjustable_clock/clk_out_i_796_n_0
    SLICE_X163Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.112 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.112    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X163Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.165 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.165    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X163Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.218 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.218    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X163Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.271 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.271    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.324 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.324    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.377 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.377    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.516 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.411    29.927    adjustable_clock/counter2[6]
    SLICE_X162Y259       LUT3 (Prop_lut3_I0_O)        0.131    30.058 r  adjustable_clock/clk_out_i_623/O
                         net (fo=1, routed)           0.000    30.058    adjustable_clock/clk_out_i_623_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.304 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.304    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.358    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.412    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.466 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.466    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.599 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    30.978    adjustable_clock/counter2[5]
    SLICE_X163Y263       LUT2 (Prop_lut2_I1_O)        0.128    31.106 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.106    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.426 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.426    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.479 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.479    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.532 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.532    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.585 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.585    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.638 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.638    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.274    32.051    adjustable_clock/counter2[4]
    SLICE_X162Y269       LUT2 (Prop_lut2_I1_O)        0.131    32.182 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.182    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.438 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.438    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.492 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.492    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.546 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.546    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.600 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.600    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.654 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.654    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.708 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.007    32.716    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.849 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.425    33.273    adjustable_clock/counter2[3]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    33.401 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.401    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.668 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.668    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.721 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.007    33.728    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.781 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.781    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.834 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.834    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.887 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.887    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.940 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.940    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.079 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.385    34.465    adjustable_clock/counter2[2]
    SLICE_X164Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.596 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.596    adjustable_clock/clk_out_i_808_n_0
    SLICE_X164Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.852 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.852    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X164Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.906 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.906    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X164Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.960 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.960    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X164Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.014 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.014    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X164Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.068 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.068    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X164Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.122 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.122    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X164Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.255 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.512    35.767    adjustable_clock/counter2[1]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.128    35.895 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.895    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.141 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.141    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.195 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.195    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.249 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.249    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.303 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.303    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.357 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.357    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.411 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.471    36.882    adjustable_clock/counter2[0]
    SLICE_X163Y284       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.169 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.169    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.222 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.222    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.275 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.275    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.328 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.328    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.381 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.381    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.434 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.573 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.413    37.986    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X161Y290       LUT4 (Prop_lut4_I3_O)        0.131    38.117 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    38.117    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.376 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.371    38.747    adjustable_clock/clear
    SLICE_X159Y290       FDRE                                         r  adjustable_clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.283     8.951    adjustable_clock/clk_BUFG
    SLICE_X159Y290       FDRE                                         r  adjustable_clock/counter_reg[21]/C
                         clock pessimism              0.245     9.196    
                         clock uncertainty           -0.035     9.160    
    SLICE_X159Y290       FDRE (Setup_fdre_C_R)       -0.253     8.907    adjustable_clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                         -38.747    
  -------------------------------------------------------------------
                         slack                                -29.839    

Slack (VIOLATED) :        -29.839ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        34.524ns  (logic 22.918ns (66.383%)  route 11.606ns (33.617%))
  Logic Levels:           194  (CARRY4=172 DSP48E1=1 LUT1=1 LUT2=16 LUT3=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 8.951 - 5.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.310     4.223    clk_BUFG
    SLICE_X162Y155       FDRE                                         r  r_dacWRTConfig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y155       FDRE (Prop_fdre_C_Q)         0.259     4.482 r  r_dacWRTConfig_reg[0]/Q
                         net (fo=1, routed)           0.242     4.724    adjustable_clock/divisor[0]
    DSP48_X15Y62         DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      2.737     7.461 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.586     8.047    adjustable_clock/counter3_n_104
    SLICE_X160Y161       LUT1 (Prop_lut1_I0_O)        0.043     8.090 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     8.090    adjustable_clock/clk_out_i_577_n_0
    SLICE_X160Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.346 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     8.346    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X160Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.400 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     8.400    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X160Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.454 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     8.454    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X160Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.508 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     8.508    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X160Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.562 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.562    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X160Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.616 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.616     9.232    adjustable_clock/counter2[24]
    SLICE_X161Y162       LUT2 (Prop_lut2_I1_O)        0.043     9.275 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     9.275    adjustable_clock/clk_out_i_691_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.542 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     9.542    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.595 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     9.595    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.648 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.648    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X161Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.701 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     9.701    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X161Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.754 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     9.754    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X161Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.807 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.807    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X161Y168       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     9.946 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.567    10.513    adjustable_clock/counter2[23]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.131    10.644 r  adjustable_clock/clk_out_i_116/O
                         net (fo=1, routed)           0.000    10.644    adjustable_clock/clk_out_i_116_n_0
    SLICE_X161Y174       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.911 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007    10.918    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X161Y175       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.057 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.450    11.507    adjustable_clock/counter2[22]
    SLICE_X160Y172       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.892 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.892    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X160Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.946 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.946    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X160Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.000 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.007    12.008    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X160Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.062 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    12.062    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X160Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.116 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.116    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X160Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.170 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.170    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X160Y178       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.303 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.339    12.642    adjustable_clock/counter2[21]
    SLICE_X161Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    13.014 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    13.014    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X161Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.067 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    13.067    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X161Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.120 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    13.120    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X161Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.173 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    13.173    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X161Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.226 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000    13.226    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.279 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.279    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.418 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.359    13.777    adjustable_clock/counter2[20]
    SLICE_X159Y182       LUT2 (Prop_lut2_I1_O)        0.131    13.908 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000    13.908    adjustable_clock/clk_out_i_702_n_0
    SLICE_X159Y182       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.175 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000    14.175    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X159Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.228 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    14.228    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X159Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.281 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    14.281    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X159Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.334 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    14.334    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X159Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.387 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.387    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X159Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.440 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X159Y188       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.579 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.373    14.951    adjustable_clock/counter2[19]
    SLICE_X160Y188       LUT2 (Prop_lut2_I1_O)        0.131    15.082 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    15.082    adjustable_clock/clk_out_i_713_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.338 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    15.338    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.392 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    15.392    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.446 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    15.446    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X160Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.500 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    15.500    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X160Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.554 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.554    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X160Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.608 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.608    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X160Y194       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    15.741 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.385    16.126    adjustable_clock/counter2[18]
    SLICE_X161Y194       LUT2 (Prop_lut2_I1_O)        0.128    16.254 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000    16.254    adjustable_clock/clk_out_i_709_n_0
    SLICE_X161Y194       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.521 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    16.521    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X161Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.574 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    16.574    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X161Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.627 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    16.627    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X161Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.680 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    16.680    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X161Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.733 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.733    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X161Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.786 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.001    16.787    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X161Y200       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.926 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.418    17.344    adjustable_clock/counter2[17]
    SLICE_X162Y199       LUT2 (Prop_lut2_I1_O)        0.131    17.475 r  adjustable_clock/clk_out_i_760/O
                         net (fo=1, routed)           0.000    17.475    adjustable_clock/clk_out_i_760_n_0
    SLICE_X162Y199       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.731 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.001    17.732    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X162Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.786 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.786    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X162Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.840 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.840    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X162Y202       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.894 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.894    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X162Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.948 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.948    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X162Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.002 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.002    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X162Y205       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    18.135 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.391    18.526    adjustable_clock/counter2[16]
    SLICE_X163Y205       LUT2 (Prop_lut2_I1_O)        0.128    18.654 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.654    adjustable_clock/clk_out_i_757_n_0
    SLICE_X163Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.921 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.921    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X163Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.974 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.974    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X163Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.027 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    19.027    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X163Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.080 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    19.080    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X163Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.133 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.133    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X163Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    19.186 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.186    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X163Y211       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    19.325 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.273    19.598    adjustable_clock/counter2[15]
    SLICE_X162Y211       LUT2 (Prop_lut2_I1_O)        0.131    19.729 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.729    adjustable_clock/clk_out_i_767_n_0
    SLICE_X162Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.985 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.985    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X162Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.039 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    20.039    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X162Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.093 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    20.093    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X162Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.147 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    20.147    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X162Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.201 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    20.201    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X162Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.255 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.255    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X162Y217       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    20.388 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.412    20.800    adjustable_clock/counter2[14]
    SLICE_X161Y215       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    21.172 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    21.172    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X161Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.225 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    21.225    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X161Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.278 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    21.278    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X161Y218       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.331 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    21.331    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X161Y219       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.384 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    21.384    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X161Y220       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    21.437 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.437    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X161Y221       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    21.576 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.282    21.858    adjustable_clock/counter2[13]
    SLICE_X160Y221       LUT2 (Prop_lut2_I1_O)        0.131    21.989 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.989    adjustable_clock/clk_out_i_774_n_0
    SLICE_X160Y221       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.245 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.245    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X160Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.299 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.299    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X160Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.353 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.353    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X160Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.407 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.007    22.415    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X160Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.469 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.469    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X160Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.523 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.523    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X160Y227       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.656 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.359    23.014    adjustable_clock/counter2[12]
    SLICE_X161Y225       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    23.386 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    23.386    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X161Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.439 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    23.439    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X161Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.492 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    23.492    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X161Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.545 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    23.545    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X161Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.598 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.598    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X161Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.651 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    23.651    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X161Y231       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.790 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.331    24.122    adjustable_clock/counter2[11]
    SLICE_X161Y234       LUT3 (Prop_lut3_I0_O)        0.131    24.253 r  adjustable_clock/clk_out_i_564/O
                         net (fo=1, routed)           0.000    24.253    adjustable_clock/clk_out_i_564_n_0
    SLICE_X161Y234       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.520 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.520    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X161Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.573 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.573    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X161Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.626 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    24.626    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X161Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.679 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.679    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X161Y238       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.818 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.379    25.197    adjustable_clock/counter2[10]
    SLICE_X160Y236       LUT2 (Prop_lut2_I1_O)        0.131    25.328 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.328    adjustable_clock/clk_out_i_778_n_0
    SLICE_X160Y236       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.584 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.584    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X160Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.638 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.638    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X160Y238       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.692 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.692    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X160Y239       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.746 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.746    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X160Y240       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.800 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    25.800    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X160Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.854 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    25.854    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X160Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    25.987 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.339    26.326    adjustable_clock/counter2[9]
    SLICE_X161Y240       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    26.698 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    26.698    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X161Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.751 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    26.751    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X161Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.804 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    26.804    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X161Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.857 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.857    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X161Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.910 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    26.910    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X161Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.963 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.963    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X161Y246       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.102 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.440    27.542    adjustable_clock/counter2[8]
    SLICE_X162Y245       LUT2 (Prop_lut2_I1_O)        0.131    27.673 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    27.673    adjustable_clock/clk_out_i_785_n_0
    SLICE_X162Y245       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.929 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    27.929    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X162Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.983 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    27.983    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X162Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.037 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.037    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X162Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.091 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.091    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X162Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.145 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.001    28.145    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X162Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.199 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    28.199    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X162Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    28.332 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.385    28.717    adjustable_clock/counter2[7]
    SLICE_X163Y251       LUT2 (Prop_lut2_I1_O)        0.128    28.845 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    28.845    adjustable_clock/clk_out_i_796_n_0
    SLICE_X163Y251       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    29.112 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    29.112    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X163Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.165 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    29.165    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X163Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.218 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    29.218    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X163Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.271 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    29.271    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X163Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.324 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    29.324    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X163Y256       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    29.377 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.377    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X163Y257       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.516 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.411    29.927    adjustable_clock/counter2[6]
    SLICE_X162Y259       LUT3 (Prop_lut3_I0_O)        0.131    30.058 r  adjustable_clock/clk_out_i_623/O
                         net (fo=1, routed)           0.000    30.058    adjustable_clock/clk_out_i_623_n_0
    SLICE_X162Y259       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    30.304 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.304    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X162Y260       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.358    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X162Y261       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.412    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X162Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.466 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    30.466    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X162Y263       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.599 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.379    30.978    adjustable_clock/counter2[5]
    SLICE_X163Y263       LUT2 (Prop_lut2_I1_O)        0.128    31.106 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    31.106    adjustable_clock/clk_out_i_804_n_0
    SLICE_X163Y263       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.373 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    31.373    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X163Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.426 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    31.426    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X163Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.479 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    31.479    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X163Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.532 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    31.532    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X163Y267       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.585 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    31.585    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X163Y268       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.638 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    31.638    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X163Y269       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.777 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.274    32.051    adjustable_clock/counter2[4]
    SLICE_X162Y269       LUT2 (Prop_lut2_I1_O)        0.131    32.182 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    32.182    adjustable_clock/clk_out_i_800_n_0
    SLICE_X162Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.438 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    32.438    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X162Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.492 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    32.492    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X162Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.546 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    32.546    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X162Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.600 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    32.600    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X162Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.654 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    32.654    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X162Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.708 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.007    32.716    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X162Y275       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.849 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.425    33.273    adjustable_clock/counter2[3]
    SLICE_X163Y273       LUT2 (Prop_lut2_I1_O)        0.128    33.401 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    33.401    adjustable_clock/clk_out_i_812_n_0
    SLICE_X163Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.668 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    33.668    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X163Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.721 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.007    33.728    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X163Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.781 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    33.781    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X163Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.834 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    33.834    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X163Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.887 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    33.887    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X163Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.940 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    33.940    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X163Y279       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    34.079 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.385    34.465    adjustable_clock/counter2[2]
    SLICE_X164Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.596 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    34.596    adjustable_clock/clk_out_i_808_n_0
    SLICE_X164Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.852 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    34.852    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X164Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.906 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    34.906    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X164Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.960 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    34.960    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X164Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.014 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.014    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X164Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.068 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    35.068    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X164Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.122 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    35.122    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X164Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    35.255 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.512    35.767    adjustable_clock/counter2[1]
    SLICE_X162Y279       LUT2 (Prop_lut2_I1_O)        0.128    35.895 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    35.895    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X162Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    36.141 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    36.141    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X162Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.195 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.195    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.249 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    36.249    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.303 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    36.303    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.357 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    36.357    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.411 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.471    36.882    adjustable_clock/counter2[0]
    SLICE_X163Y284       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    37.169 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    37.169    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X163Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.222 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.222    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X163Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.275 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.275    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X163Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.328 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.328    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X163Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.381 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.381    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X163Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.434 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.434    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X163Y290       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    37.573 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.413    37.986    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X161Y290       LUT4 (Prop_lut4_I3_O)        0.131    38.117 r  adjustable_clock/counter[0]_i_11__0/O
                         net (fo=1, routed)           0.000    38.117    adjustable_clock/counter[0]_i_11__0_n_0
    SLICE_X161Y290       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.376 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.371    38.747    adjustable_clock/clear
    SLICE_X159Y290       FDRE                                         r  adjustable_clock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.283     8.951    adjustable_clock/clk_BUFG
    SLICE_X159Y290       FDRE                                         r  adjustable_clock/counter_reg[22]/C
                         clock pessimism              0.245     9.196    
                         clock uncertainty           -0.035     9.160    
    SLICE_X159Y290       FDRE (Setup_fdre_C_R)       -0.253     8.907    adjustable_clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                         -38.747    
  -------------------------------------------------------------------
                         slack                                -29.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.091ns (17.659%)  route 0.424ns (82.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.589     1.963    signalgen/clk_BUFG
    SLICE_X147Y154       FDRE                                         r  signalgen/uart_data_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y154       FDRE (Prop_fdre_C_Q)         0.091     2.054 r  signalgen/uart_data_count_reg[5]/Q
                         net (fo=13, routed)          0.424     2.478    signalgen/uart_data_count_reg_n_0_[5]
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.895     2.423    signalgen/clk_BUFG
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/CLKARDCLK
                         clock pessimism             -0.163     2.261    
    RAMB36_X9Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147     2.408    signalgen/r_memory_Q_reg_2
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.100ns (17.802%)  route 0.462ns (82.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.589     1.963    signalgen/clk_BUFG
    SLICE_X147Y154       FDRE                                         r  signalgen/uart_data_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y154       FDRE (Prop_fdre_C_Q)         0.100     2.063 r  signalgen/uart_data_count_reg[4]/Q
                         net (fo=13, routed)          0.462     2.525    signalgen/uart_data_count_reg_n_0_[4]
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.895     2.423    signalgen/clk_BUFG
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/CLKARDCLK
                         clock pessimism             -0.163     2.261    
    RAMB36_X9Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.444    signalgen/r_memory_Q_reg_2
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.091ns (30.214%)  route 0.210ns (69.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.591     1.965    signalgen/clk_BUFG
    SLICE_X149Y156       FDRE                                         r  signalgen/memory_idx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDRE (Prop_fdre_C_Q)         0.091     2.056 r  signalgen/memory_idx_reg[13]/Q
                         net (fo=15, routed)          0.210     2.266    signalgen/memory_idx_reg_rep[13]
    RAMB36_X9Y31         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.822     2.350    signalgen/clk_BUFG
    RAMB36_X9Y31         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/CLKBWRCLK
                         clock pessimism             -0.342     2.009    
    RAMB36_X9Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.147     2.156    signalgen/r_memory_I_reg_2
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.100ns (16.769%)  route 0.496ns (83.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.589     1.963    signalgen/clk_BUFG
    SLICE_X147Y154       FDRE                                         r  signalgen/uart_data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y154       FDRE (Prop_fdre_C_Q)         0.100     2.063 r  signalgen/uart_data_count_reg[0]/Q
                         net (fo=14, routed)          0.496     2.559    signalgen/uart_data_count_reg_n_0_[0]
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.895     2.423    signalgen/clk_BUFG
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/CLKARDCLK
                         clock pessimism             -0.163     2.261    
    RAMB36_X9Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.444    signalgen/r_memory_Q_reg_2
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.966%)  route 0.219ns (65.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    clk_BUFG
    SLICE_X150Y156       FDRE                                         r  r_dac_I_lsb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y156       FDRE (Prop_fdre_C_Q)         0.118     2.086 r  r_dac_I_lsb_reg[4]/Q
                         net (fo=1, routed)           0.219     2.306    signalgen/I_Idata[4]
    RAMB36_X9Y31         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.821     2.349    signalgen/clk_BUFG
    RAMB36_X9Y31         RAMB36E1                                     r  signalgen/r_memory_I_reg_2/CLKARDCLK
                         clock pessimism             -0.323     2.027    
    RAMB36_X9Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.182    signalgen/r_memory_I_reg_2
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/r_dataToSend_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.969    clk_BUFG
    SLICE_X155Y156       FDRE                                         r  r_spiTXMSB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y156       FDRE (Prop_fdre_C_Q)         0.100     2.069 r  r_spiTXMSB_reg[2]/Q
                         net (fo=2, routed)           0.103     2.172    DAC_SPI/r_dataToSend_reg[15]_0[10]
    SLICE_X154Y157       FDRE                                         r  DAC_SPI/r_dataToSend_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.795     2.324    DAC_SPI/clk_BUFG
    SLICE_X154Y157       FDRE                                         r  DAC_SPI/r_dataToSend_reg[10]/C
                         clock pessimism             -0.342     1.982    
    SLICE_X154Y157       FDRE (Hold_fdre_C_D)         0.059     2.041    DAC_SPI/r_dataToSend_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_SPI/r_dataToSend_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.192%)  route 0.103ns (50.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.969    clk_BUFG
    SLICE_X155Y156       FDRE                                         r  r_spiTXMSB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y156       FDRE (Prop_fdre_C_Q)         0.100     2.069 r  r_spiTXMSB_reg[3]/Q
                         net (fo=2, routed)           0.103     2.172    DAC_SPI/r_dataToSend_reg[15]_0[11]
    SLICE_X154Y157       FDRE                                         r  DAC_SPI/r_dataToSend_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.795     2.324    DAC_SPI/clk_BUFG
    SLICE_X154Y157       FDRE                                         r  DAC_SPI/r_dataToSend_reg[11]/C
                         clock pessimism             -0.342     1.982    
    SLICE_X154Y157       FDRE (Hold_fdre_C_D)         0.059     2.041    DAC_SPI/r_dataToSend_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 signalgen/memory_idx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_reg_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.091ns (15.894%)  route 0.482ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.591     1.965    signalgen/clk_BUFG
    SLICE_X149Y156       FDRE                                         r  signalgen/memory_idx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y156       FDRE (Prop_fdre_C_Q)         0.091     2.056 r  signalgen/memory_idx_reg[11]/Q
                         net (fo=15, routed)          0.482     2.538    signalgen/memory_idx_reg_rep[11]
    RAMB36_X9Y28         RAMB36E1                                     r  signalgen/r_memory_Q_reg_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.893     2.421    signalgen/clk_BUFG
    RAMB36_X9Y28         RAMB36E1                                     r  signalgen/r_memory_Q_reg_3/CLKBWRCLK
                         clock pessimism             -0.163     2.259    
    RAMB36_X9Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.145     2.404    signalgen/r_memory_Q_reg_3
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 r_spiTXLSB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_dataToSend_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.118ns (66.243%)  route 0.060ns (33.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.596     1.970    clk_BUFG
    SLICE_X156Y155       FDRE                                         r  r_spiTXLSB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y155       FDRE (Prop_fdre_C_Q)         0.118     2.088 r  r_spiTXLSB_reg[3]/Q
                         net (fo=2, routed)           0.060     2.148    PLL_SPI/I_data[3]
    SLICE_X157Y155       FDRE                                         r  PLL_SPI/r_dataToSend_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.797     2.326    PLL_SPI/clk_BUFG
    SLICE_X157Y155       FDRE                                         r  PLL_SPI/r_dataToSend_reg[3]/C
                         clock pessimism             -0.345     1.981    
    SLICE_X157Y155       FDRE (Hold_fdre_C_D)         0.033     2.014    PLL_SPI/r_dataToSend_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 r_spiREGADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/r_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.966%)  route 0.108ns (52.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.596     1.970    clk_BUFG
    SLICE_X159Y154       FDRE                                         r  r_spiREGADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y154       FDRE (Prop_fdre_C_Q)         0.100     2.070 r  r_spiREGADDR_reg[3]/Q
                         net (fo=2, routed)           0.108     2.179    PLL_SPI/I_regAdress[3]
    SLICE_X160Y154       FDRE                                         r  PLL_SPI/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.798     2.327    PLL_SPI/clk_BUFG
    SLICE_X160Y154       FDRE                                         r  PLL_SPI/r_address_reg[3]/C
                         clock pessimism             -0.323     2.004    
    SLICE_X160Y154       FDRE (Hold_fdre_C_D)         0.040     2.044    PLL_SPI/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y32    signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y31    signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y31    signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y30    signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y27    signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y29    signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y32    signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X8Y30    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y29    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y28    signalgen/r_memory_Q_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X151Y153  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X151Y153  FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y156  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y156  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y156  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y156  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y156  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y156  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y156  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y156  r_dacDataLength_lsb_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y153  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y153  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y153  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y153  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y153  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X151Y153  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X162Y157  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X162Y157  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X163Y158  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X163Y158  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :            0  Failing Endpoints,  Worst Slack        3.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.204ns (26.412%)  route 0.568ns (73.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.568     4.991    trx/div/AR[0]
    SLICE_X165Y162       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.172     8.840    trx/div/clk_BUFG
    SLICE_X165Y162       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism              0.331     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X165Y162       FDCE (Recov_fdce_C_CLR)     -0.293     8.842    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.204ns (26.412%)  route 0.568ns (73.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.568     4.991    trx/div/AR[0]
    SLICE_X165Y162       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.172     8.840    trx/div/clk_BUFG
    SLICE_X165Y162       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism              0.331     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X165Y162       FDCE (Recov_fdce_C_CLR)     -0.293     8.842    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.204ns (26.412%)  route 0.568ns (73.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.568     4.991    trx/div/AR[0]
    SLICE_X165Y162       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.172     8.840    trx/div/clk_BUFG
    SLICE_X165Y162       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism              0.331     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X165Y162       FDCE (Recov_fdce_C_CLR)     -0.293     8.842    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.204ns (26.412%)  route 0.568ns (73.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.568     4.991    trx/div/AR[0]
    SLICE_X165Y162       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.172     8.840    trx/div/clk_BUFG
    SLICE_X165Y162       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism              0.331     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X165Y162       FDCE (Recov_fdce_C_CLR)     -0.293     8.842    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.204ns (26.703%)  route 0.560ns (73.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.560     4.983    trx/div/AR[0]
    SLICE_X165Y160       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X165Y160       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X165Y160       FDCE (Recov_fdce_C_CLR)     -0.293     8.843    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.204ns (26.703%)  route 0.560ns (73.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.560     4.983    trx/div/AR[0]
    SLICE_X165Y160       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X165Y160       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X165Y160       FDCE (Recov_fdce_C_CLR)     -0.293     8.843    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.204ns (26.703%)  route 0.560ns (73.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.560     4.983    trx/div/AR[0]
    SLICE_X165Y160       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X165Y160       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X165Y160       FDCE (Recov_fdce_C_CLR)     -0.293     8.843    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.204ns (26.703%)  route 0.560ns (73.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 8.841 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.560     4.983    trx/div/AR[0]
    SLICE_X165Y160       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.173     8.841    trx/div/clk_BUFG
    SLICE_X165Y160       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.331     9.172    
                         clock uncertainty           -0.035     9.136    
    SLICE_X165Y160       FDCE (Recov_fdce_C_CLR)     -0.293     8.843    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.204ns (29.696%)  route 0.483ns (70.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.483     4.906    trx/div/AR[0]
    SLICE_X165Y161       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.172     8.840    trx/div/clk_BUFG
    SLICE_X165Y161       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.331     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X165Y161       FDCE (Recov_fdce_C_CLR)     -0.293     8.842    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.204ns (29.696%)  route 0.483ns (70.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.306     4.219    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.204     4.423 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.483     4.906    trx/div/AR[0]
    SLICE_X165Y161       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     7.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.172     8.840    trx/div/clk_BUFG
    SLICE_X165Y161       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.331     9.171    
                         clock uncertainty           -0.035     9.135    
    SLICE_X165Y161       FDCE (Recov_fdce_C_CLR)     -0.293     8.842    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.444%)  route 0.152ns (62.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.152     2.211    trx/div/AR[0]
    SLICE_X160Y161       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X160Y161       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.346     1.979    
    SLICE_X160Y161       FDCE (Remov_fdce_C_CLR)     -0.086     1.893    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.331%)  route 0.242ns (72.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.242     2.301    trx/div/AR[0]
    SLICE_X165Y161       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X165Y161       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X165Y161       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.331%)  route 0.242ns (72.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.242     2.301    trx/div/AR[0]
    SLICE_X165Y161       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X165Y161       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X165Y161       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.331%)  route 0.242ns (72.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.242     2.301    trx/div/AR[0]
    SLICE_X165Y161       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X165Y161       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X165Y161       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.331%)  route 0.242ns (72.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.242     2.301    trx/div/AR[0]
    SLICE_X165Y161       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X165Y161       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X165Y161       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.331%)  route 0.242ns (72.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.242     2.301    trx/div/AR[0]
    SLICE_X165Y161       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X165Y161       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X165Y161       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.331%)  route 0.242ns (72.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.242     2.301    trx/div/AR[0]
    SLICE_X165Y161       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X165Y161       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X165Y161       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.091ns (24.597%)  route 0.279ns (75.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.279     2.338    trx/div/AR[0]
    SLICE_X165Y160       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X165Y160       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X165Y160       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.091ns (24.597%)  route 0.279ns (75.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.279     2.338    trx/div/AR[0]
    SLICE_X165Y160       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X165Y160       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X165Y160       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.091ns (24.597%)  route 0.279ns (75.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.968    trx/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y161       FDRE (Prop_fdre_C_Q)         0.091     2.059 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.279     2.338    trx/div/AR[0]
    SLICE_X165Y160       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.796     2.325    trx/div/clk_BUFG
    SLICE_X165Y160       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.323     2.002    
    SLICE_X165Y160       FDCE (Remov_fdce_C_CLR)     -0.105     1.897    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.441    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_OB)    1.429     6.940 r  OBUFDS_DACCLK[7]/OB
                         net (fo=0)                   0.000     6.940    DACCLK_N[7]
    K32                                                               r  DACCLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 2.476ns (35.674%)  route 4.465ns (64.326%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.599     5.511    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_O)     1.429     6.940 r  OBUFDS_DACCLK[7]/O
                         net (fo=0)                   0.000     6.940    DACCLK_P[7]
    L31                                                               r  DACCLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_OB)    1.395     6.911 r  OBUFDS_DATACLK[7]/OB
                         net (fo=0)                   0.000     6.911    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 2.441ns (35.326%)  route 4.470ns (64.674%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.604     5.516    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_O)     1.395     6.911 r  OBUFDS_DATACLK[7]/O
                         net (fo=0)                   0.000     6.911    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_OB)    1.342     6.825 r  OBUFDS_DATACLK[4]/OB
                         net (fo=0)                   0.000     6.825    DATACLK_N[4]
    M39                                                               r  DATACLK_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 2.388ns (34.996%)  route 4.437ns (65.004%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.571     5.483    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_O)     1.342     6.825 r  OBUFDS_DATACLK[4]/O
                         net (fo=0)                   0.000     6.825    DATACLK_P[4]
    N38                                                               r  DATACLK_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_OB)    1.449     6.806 r  OBUFDS_DACCLK[5]/OB
                         net (fo=0)                   0.000     6.806    DACCLK_N[5]
    J38                                                               r  DACCLK_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DACCLK_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.806ns  (logic 2.496ns (36.677%)  route 4.310ns (63.323%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.444     5.356    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_O)     1.449     6.806 r  OBUFDS_DACCLK[5]/O
                         net (fo=0)                   0.000     6.806    DACCLK_P[5]
    J37                                                               r  DACCLK_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_OB)    1.457     6.803 r  OBUFDS_DATACLK[6]/OB
                         net (fo=0)                   0.000     6.803    DATACLK_N[6]
    F37                                                               r  DATACLK_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_N
                            (input port)
  Destination:            DATACLK_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 2.504ns (36.800%)  route 4.300ns (63.200%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         2.434     5.346    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_O)     1.457     6.803 r  OBUFDS_DATACLK[6]/O
                         net (fo=0)                   0.000     6.803    DATACLK_P[6]
    F36                                                               r  DATACLK_P[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.822 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.822    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.822 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.822    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.849 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.849    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.849 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.849    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.855 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.855    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.855 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.855    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.862 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.862    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.862ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.862 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.862    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData8_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.864ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y164        ODDR                         0.000     0.000 f  ODDR_DACData8[0]/C
    OLOGIC_X1Y164        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData8[0]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData8_toDIFF[0]
    M21                  OBUFDS (Prop_obufds_I_OB)    0.636     0.864 r  OBUFDS_DACData8[0]/OB
                         net (fo=0)                   0.000     0.864    DACData8_N[0]
    L21                                                               r  DACData8_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData8_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.864ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y164        ODDR                         0.000     0.000 f  ODDR_DACData8[0]/C
    OLOGIC_X1Y164        ODDR (Prop_oddr_C_Q)         0.228     0.228 r  ODDR_DACData8[0]/Q
                         net (fo=1, routed)           0.000     0.228    w_DACData8_toDIFF[0]
    M21                  OBUFDS (Prop_obufds_I_O)     0.636     0.864 r  OBUFDS_DACData8[0]/O
                         net (fo=0)                   0.000     0.864    DACData8_P[0]
    M21                                                               r  DACData8_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SYSCLK_P
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[2]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.972ns  (logic 1.800ns (22.580%)  route 6.172ns (77.420%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.323     4.235    signalgen/clk_BUFG
    RAMB36_X8Y30         RAMB36E1                                     r  signalgen/r_memory_Q_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     6.035 r  signalgen/r_memory_Q_reg_1/DOBDO[0]
                         net (fo=2, routed)           6.172    12.207    w_DACData_Q[2]
    OLOGIC_X0Y240        ODDR                                         r  ODDR_DACData1[2]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.332     5.786    adjustable_clock/clk
    SLICE_X155Y163       LUT3 (Prop_lut3_I0_O)        0.043     5.829 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=12, routed)          4.426    10.255    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366    10.621 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000    10.621    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_OB)    1.340    11.961 r  OBUFDS_DACData7[2]/OB
                         net (fo=0)                   0.000    11.961    DACData7_N[2]
    L37                                                               r  DACData7_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[2]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.332     5.786    adjustable_clock/clk
    SLICE_X155Y163       LUT3 (Prop_lut3_I0_O)        0.043     5.829 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=12, routed)          4.426    10.255    adjustable_clock_n_0
    OLOGIC_X0Y314        ODDR                                         f  ODDR_DACData7[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y314        ODDR (Prop_oddr_C_Q)         0.366    10.621 r  ODDR_DACData7[2]/Q
                         net (fo=1, routed)           0.000    10.621    w_DACData7_toDIFF[2]
    M36                  OBUFDS (Prop_obufds_I_O)     1.340    11.961 r  OBUFDS_DACData7[2]/O
                         net (fo=0)                   0.000    11.961    DACData7_P[2]
    M36                                                               r  DACData7_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.332     5.786    adjustable_clock/clk
    SLICE_X155Y163       LUT3 (Prop_lut3_I0_O)        0.043     5.829 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=12, routed)          4.337    10.166    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366    10.532 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000    10.532    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_OB)    1.316    11.849 r  OBUFDS_DACData7[3]/OB
                         net (fo=0)                   0.000    11.849    DACData7_N[3]
    K38                                                               r  DACData7_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[3]/C
                            (falling edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 1.682ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P fall edge)
                                                      2.500     2.500 f  
    E19                                               0.000     2.500 f  SYSCLK_P (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     3.454 f  IBUFGDS_inst/O
                         net (fo=2, routed)           2.332     5.786    adjustable_clock/clk
    SLICE_X155Y163       LUT3 (Prop_lut3_I0_O)        0.043     5.829 f  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=12, routed)          4.337    10.166    adjustable_clock_n_0
    OLOGIC_X0Y316        ODDR                                         f  ODDR_DACData7[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y316        ODDR (Prop_oddr_C_Q)         0.366    10.532 r  ODDR_DACData7[3]/Q
                         net (fo=1, routed)           0.000    10.532    w_DACData7_toDIFF[3]
    K37                  OBUFDS (Prop_obufds_I_O)     1.316    11.849 r  OBUFDS_DACData7[3]/O
                         net (fo=0)                   0.000    11.849    DACData7_P[3]
    K37                                                               r  DACData7_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[8]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 1.800ns (25.143%)  route 5.359ns (74.857%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.501     4.413    signalgen/clk_BUFG
    RAMB36_X9Y27         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     6.213 r  signalgen/r_memory_Q_reg_4/DOBDO[0]
                         net (fo=2, routed)           5.359    11.572    w_DACData_Q[8]
    OLOGIC_X0Y280        ODDR                                         r  ODDR_DACData1[8]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trx/dataSend_reg/C
                            (rising edge-triggered cell FDSE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            USB_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.347ns  (logic 2.334ns (31.771%)  route 5.013ns (68.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.307     4.220    trx/clk_BUFG
    SLICE_X160Y160       FDSE                                         r  trx/dataSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y160       FDSE (Prop_fdse_C_Q)         0.259     4.479 r  trx/dataSend_reg/Q
                         net (fo=1, routed)           5.013     9.492    w_datasend_rx
    AU36                 OBUF (Prop_obuf_I_O)         2.075    11.567 r  UART_Buffer/O
                         net (fo=0)                   0.000    11.567    USB_UART_RX
    AU36                                                              r  USB_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[5]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 1.800ns (25.738%)  route 5.193ns (74.262%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.506     4.418    signalgen/clk_BUFG
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.218 r  signalgen/r_memory_Q_reg_2/DOBDO[1]
                         net (fo=2, routed)           5.193    11.412    w_DACData_Q[5]
    OLOGIC_X0Y278        ODDR                                         r  ODDR_DACData1[5]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[8]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 1.800ns (26.000%)  route 5.123ns (74.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.490     4.402    signalgen/clk_BUFG
    RAMB36_X8Y27         RAMB36E1                                     r  signalgen/r_memory_I_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     6.202 r  signalgen/r_memory_I_reg_4/DOBDO[0]
                         net (fo=2, routed)           5.123    11.325    w_DACData_I[8]
    OLOGIC_X0Y280        ODDR                                         r  ODDR_DACData1[8]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[9]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 1.800ns (26.331%)  route 5.036ns (73.669%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.866     2.820    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.913 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.490     4.402    signalgen/clk_BUFG
    RAMB36_X8Y27         RAMB36E1                                     r  signalgen/r_memory_I_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     6.202 r  signalgen/r_memory_I_reg_4/DOBDO[1]
                         net (fo=2, routed)           5.036    11.238    w_DACData_I[9]
    OLOGIC_X0Y270        ODDR                                         r  ODDR_DACData1[9]/D1
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_OB)    0.586     2.765 r  OBUFDS_DACCLK[1]/OB
                         net (fo=0)                   0.000     2.765    DACCLK_N[1]
    AA30                                                              r  DACCLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.048ns (37.891%)  route 1.718ns (62.109%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.806     2.180    clk_BUFG
    AA29                 OBUFDS (Prop_obufds_I_O)     0.586     2.765 r  OBUFDS_DACCLK[1]/O
                         net (fo=0)                   0.000     2.765    DACCLK_P[1]
    AA29                                                              r  DACCLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_OB)    0.597     2.769 r  OBUFDS_DACCLK[2]/OB
                         net (fo=0)                   0.000     2.769    DACCLK_N[2]
    AA35                                                              r  DACCLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.059ns (38.258%)  route 1.710ns (61.742%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.798     2.172    clk_BUFG
    AA34                 OBUFDS (Prop_obufds_I_O)     0.597     2.769 r  OBUFDS_DACCLK[2]/O
                         net (fo=0)                   0.000     2.769    DACCLK_P[2]
    AA34                                                              r  DACCLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_OB)    0.619     2.790 r  OBUFDS_DACCLK[0]/OB
                         net (fo=0)                   0.000     2.790    DACCLK_N[0]
    AE33                                                              r  DACCLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.081ns (38.755%)  route 1.709ns (61.245%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.797     2.171    clk_BUFG
    AE32                 OBUFDS (Prop_obufds_I_O)     0.619     2.790 r  OBUFDS_DACCLK[0]/O
                         net (fo=0)                   0.000     2.790    DACCLK_P[0]
    AE32                                                              r  DACCLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_OB)    0.669     2.823 r  OBUFDS_DATACLK[2]/OB
                         net (fo=0)                   0.000     2.823    DATACLK_N[2]
    AC41                                                              r  DATACLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.131ns (40.075%)  route 1.692ns (59.925%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.780     2.154    clk_BUFG
    AC40                 OBUFDS (Prop_obufds_I_O)     0.669     2.823 r  OBUFDS_DATACLK[2]/O
                         net (fo=0)                   0.000     2.823    DATACLK_P[2]
    AC40                                                              r  DATACLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_OB)    0.600     2.842 r  OBUFDS_DATACLK[0]/OB
                         net (fo=0)                   0.000     2.842    DATACLK_N[0]
    N34                                                               r  DATACLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYSCLK_P
                            (clock source 'SYSCLK_P'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DATACLK_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.062ns (37.383%)  route 1.780ns (62.617%))
  Logic Levels:           3  (BUFG=1 IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.912     1.348    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.374 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.868     2.242    clk_BUFG
    N33                  OBUFDS (Prop_obufds_I_O)     0.600     2.842 r  OBUFDS_DATACLK[0]/O
                         net (fo=0)                   0.000     2.842    DATACLK_P[0]
    N33                                                               r  DATACLK_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SYSCLK_P

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 0.636ns (11.317%)  route 4.984ns (88.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           4.984     5.620    rcv/dataRcv
    SLICE_X150Y147       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.734     2.585    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.668 r  clk_BUFG_inst/O
                         net (fo=550, routed)         1.343     4.011    rcv/clk_BUFG
    SLICE_X150Y147       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.089ns  (logic 0.143ns (4.615%)  route 2.947ns (95.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.947     3.089    rcv/dataRcv
    SLICE_X150Y147       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           0.981     1.499    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.529 r  clk_BUFG_inst/O
                         net (fo=550, routed)         0.868     2.397    rcv/clk_BUFG
    SLICE_X150Y147       FDRE                                         r  rcv/r_DataR_reg/C





