---
layout: default
title: ğŸ”— ScAlN Array Ã— 65 nm SiGe for SiP Integration
---

---

# ğŸ”— ScAlN Array Ã— 65 nm SiGe for SiP Integration  
*ScAlN Ultrasonic MEMS Array Ã— 65 nm SiGe CMOS Ã— Systemâ€‘inâ€‘Package*

---

## ğŸ“– æ¦‚è¦ / Overview  
**Pbãƒ•ãƒªãƒ¼ ScAlN MEMS ã‚¢ãƒ¬ã‚¤**ã¨ã€**65 nm SiGe CMOS** ã‚’ **SiP** ã§çµ±åˆã™ã‚‹ãŸã‚ã®è¨­è¨ˆãƒ»å®Ÿè£…ã‚¬ã‚¤ãƒ‰ã€‚  
*Design and implementation guide for integrating a Pbâ€‘free ScAlN MEMS array with 65 nm SiGe CMOS via SiP.*

- **åŒ»ç™‚ãƒ»ç”£æ¥­å‘ã‘ã®è¶…éŸ³æ³¢ã‚»ãƒ³ã‚µ**ã‚’æƒ³å®šï¼ˆ10â€“50 MHzï¼‰ã€‚  
  *Targeting medical and industrial ultrasonic sensing (10â€“50 MHz).*  
- **CMOSæ··è¼‰å¿…é ˆ**ï¼šã‚¢ãƒ¬ã‚¤åŒ–ã«ä¼´ã†å¾®å°ä¿¡å·ã‚’ **SiGe LNA** ã§ç›´è¿‘å¢—å¹…ã€‚  
  *CMOS coâ€‘integration is essential: microâ€‘signals from array cells require nearby SiGe LNA.*  
- **SiP**ã§æ­©ç•™ã¾ã‚Šåˆ†é›¢ãƒ»çŸ­é…ç·šãƒ»å°å‹åŒ–ã‚’ä¸¡ç«‹ã€‚  
  *SiP delivers yield separation, short interconnects, and compact form factor.*  

---

## ğŸ¯ ç›®æ¨™ä»•æ§˜ / Target Specs  

| é …ç›® / Item | ä»•æ§˜ï¼ˆä¾‹ï¼‰ / Example Spec |
|---|---|
| **å‘¨æ³¢æ•°å¸¯ / Band** <br> *Frequency band* | **10â€“50 MHz**ï¼ˆåŒ»ç™‚ãƒ»NDTæƒ³å®šï¼‰ <br> *10â€“50 MHz (medical / NDT)* |
| **ã‚¢ãƒ¬ã‚¤è¦æ¨¡ / Array size** <br> *Array size* | **64â€“256 ch**ï¼ˆ1D/2Dï¼‰ <br> *64â€“256 channels (1D/2D)* |
| **ãƒ”ãƒƒãƒæ¡ä»¶ / Pitch rule** <br> *Pitch rule* | **ãƒ”ãƒƒãƒ â‰¤ Î»/2**ï¼ˆåª’ä½“éŸ³é€Ÿ *c*ã€å‘¨æ³¢æ•° *f*ï¼‰ <br> *Pitch â‰¤ Î»/2 with Î» = c/f* |
| **å—ä¿¡æ„Ÿåº¦ / Rx sensitivity** <br> *Rx sensitivity* | **ÂµVã€œmV ãƒ¬ãƒ™ãƒ« â†’ LNAå¿…é ˆ** <br> *ÂµVâ€“mV level â†’ LNA required* |
| **å°æ­¢ / Hermeticity** <br> *Hermeticity* | **è–„è†œã‚­ãƒ£ãƒƒãƒ— or WLP**ï¼ˆåŒ»ç™‚ã¯æ°—å¯†æ¨å¥¨ï¼‰ <br> *Thinâ€‘film cap or WLP (hermetic for medical)* |
| **ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ / Package** <br> *Package* | **SiP**ï¼ˆMEMSãƒ€ã‚¤ï¼‹SiGeãƒ€ã‚¤ã®ãƒ•ãƒªãƒƒãƒ—ãƒãƒƒãƒ—ï¼‰ <br> *SiP with flipâ€‘chip MEMS + SiGe dies* |

---

## ğŸ“ ã‚¢ãƒ¬ã‚¤è¨­è¨ˆã®è¦ç‚¹ / Array Design Essentials  

**ãƒ”ãƒƒãƒã¨æ³¢é•· / Pitch vs Wavelength**  
*For tissue c â‰ˆ 1540 m/s:*  
- **10 MHz** â†’ Î» â‰ˆ 154 Âµm â†’ **ãƒ”ãƒƒãƒ â‰¤ 77 Âµm**  
*10 MHz â†’ Î» â‰ˆ 154 Âµm â†’ pitch â‰¤ 77 Âµm*  
- **20 MHz** â†’ Î» â‰ˆ 77 Âµm â†’ **ãƒ”ãƒƒãƒ â‰¤ 38.5 Âµm**  
*20 MHz â†’ Î» â‰ˆ 77 Âµm â†’ pitch â‰¤ 38.5 Âµm*  
- **40 MHz** â†’ Î» â‰ˆ 38.5 Âµm â†’ **ãƒ”ãƒƒãƒ â‰¤ 19.25 Âµm**  
*40 MHz â†’ Î» â‰ˆ 38.5 Âµm â†’ pitch â‰¤ 19.25 Âµm*  

**ã‚»ãƒ«æ§‹é€  / Cell structure**  
- **PMUTç³»ï¼ˆè†œå…±æŒ¯ï¼‰**ï¼šè–„è†œå¤šå±¤ï¼ˆé›»æ¥µ/ScAlN/é›»æ¥µï¼‰ï¼‹ã‚­ãƒ£ãƒ“ãƒ†ã‚£ã€‚  
  *PMUTâ€‘like (plate resonance): thinâ€‘film stack with cavity.*  
- **BAW/XBARç³»ï¼ˆé«˜å‘¨æ³¢å‘ã‘ï¼‰**ï¼šéŸ³éŸ¿ãƒŸãƒ©ãƒ¼ or ç©ºæ´ã§é«˜QåŒ–ã€‚  
  *BAW/XBARâ€‘like: acoustic mirror or cavity for high Q.*  

---

## ğŸ— ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ / System Architecture  

```mermaid
flowchart LR
  subgraph MEMS[ScAlN MEMS Array]
    C1((Cell1)):::el --> C2((Cell2)):::el --> C3((Cell3)):::el
  end
  MEMS --> LNA[LNA and VGA : 65nm SiGe]
  LNA --> TSW[Tx Rx Switch and Protection]
  TSW --> ADC[ADC : 12-14 bit 50-100 MSs]
  ADC --> BF[Beamformer and Digital Core]
  BF --> SYS[System and Host]
  classDef el fill:#fff,stroke:#333,stroke-width:1px;
```

**ãƒã‚¤ãƒ³ãƒˆ / Notes**  
- **å·®å‹•é…ç·š / Differential routing** ã¨ **ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚° / Guard rings**ã€‚  
  *Differential routing and guard rings.*  
- **æœ€çŸ­é…ç·š / Minimum interconnect length**ï¼šMEMSâ†’LNAã€‚  
  *Minimize MEMSâ€‘toâ€‘LNA interconnect.*  
- **PGSä»˜ãã‚¹ãƒ‘ã‚¤ãƒ©ãƒ« / Spiral with PGS**ï¼ˆå¿…è¦æ™‚ï¼‰ã€‚  
  *Spiral inductors with patterned ground shield (if needed).*  

---

## ğŸ§© SiP çµ±åˆãƒ•ãƒ­ãƒ¼ / SiP Integration Flow  

1. **MEMSãƒ€ã‚¤è£½é€  / Fabricate MEMS die**ï¼ˆScAlNæˆè†œ â†’ é›»æ¥µ â†’ ã‚¨ãƒƒãƒ â†’ ã‚­ãƒ£ãƒ“ãƒ†ã‚£/ãƒŸãƒ©ãƒ¼ â†’ ã‚­ãƒ£ãƒƒãƒ—/WLPï¼‰ã€‚  
   *ScAlN deposition â†’ electrodes â†’ etch â†’ cavity/mirror â†’ cap/WLP.*  
2. **SiGeãƒ€ã‚¤èª¿é” / Source SiGe die**ï¼ˆ65 nmã€LNA/VGA/ã‚¹ã‚¤ãƒƒãƒ/ADCå†…è”µ or è¿‘å‚ï¼‰ã€‚  
   *Procure 65 nm SiGe die (LNA/VGA/switch/ADC onâ€‘die or nearby).*  
3. **ãƒ•ãƒªãƒƒãƒ—ãƒãƒƒãƒ—å®Ÿè£… / Flipâ€‘chip assembly**ï¼ˆãƒãƒ³ãƒ—ã€ã‚¢ãƒ³ãƒ€ãƒ¼ãƒ•ã‚£ãƒ«ã€å†é…ç·šï¼‰ã€‚  
   *Flipâ€‘chip bumps, underfill, redistribution if needed.*  
4. **å°æ­¢ / Sealing**ï¼ˆè–„è†œã‚­ãƒ£ãƒƒãƒ—ï¼‹å¤–å‘¨æ¨¹è„‚ã€åŒ»ç™‚ã¯**æ°—å¯†**æ¨å¥¨ï¼‰ã€‚  
   *Thinâ€‘film cap plus perimeter polymer; hermetic for medical.*  
5. **é›»æ°—ãƒ»éŸ³éŸ¿ãƒ†ã‚¹ãƒˆ / Eâ€‘A test**ï¼ˆESDã€Sãƒ‘ãƒ©ã€BVDã€ãƒ‘ãƒ«ã‚¹å¿œç­”ã€ãƒã‚¤ã‚ºï¼‰ã€‚  
   *ESD, Sâ€‘params, BVD fit, pulse response, noise.*  

---

## âš™ï¸ ã‚¢ãƒŠãƒ­ã‚°å‰æ®µ / Analog Frontâ€‘end  

| ãƒ–ãƒ­ãƒƒã‚¯ / Block | å½¹å‰² / Role | è¨­è¨ˆè¦ç‚¹ / Design Notes |
|---|---|---|
| **LNA/ãƒãƒ£ãƒ¼ã‚¸ã‚¢ãƒ³ãƒ—** <br> *LNA / charge amp* | å¾®å°é›»è·â†’é›»åœ§å¤‰æ›ã€SNRå‘ä¸Š | **é«˜ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹å…¥åŠ›**, **ä½ãƒã‚¤ã‚º**, **å·®å‹•** |
| **T/Rã‚¹ã‚¤ãƒƒãƒ & ä¿è­·** <br> *T/R switch & protection* | é€å—åˆ‡æ›¿ã€éå¤§åœ§ä¿è­· | **ä½ã‚ªãƒ³æŠµæŠ—**, **ESDå¯¾ç­–**, **ã‚¯ãƒ©ãƒ³ãƒ—** |
| **VGA/AGC** <br> *VGA / AGC* | ãƒ€ã‚¤ãƒŠãƒŸãƒƒã‚¯ãƒ¬ãƒ³ã‚¸æ‹¡å¤§ | **å¯å¤‰ã‚²ã‚¤ãƒ³**, **å¸¯åŸŸç¢ºä¿** |
| **ADC** | ãƒ“ãƒ¼ãƒ ãƒ•ã‚©ãƒ¼ãƒŸãƒ³ã‚°ç”¨ãƒ‡ã‚¸ã‚¿ãƒ«åŒ– | **12â€“14bit**, **50â€“100 MS/s** ç›®å®‰ |

---

## ğŸ§ª ä¿¡é ¼æ€§ãƒ»è©¦é¨“ / Reliability & Test  

- **é›»æ°—**ï¼šHBM/MM/CDMã€Sãƒ‘ãƒ©ã€IL/Qã€BVDãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã€‚  
  *Electrical: ESD models, Sâ€‘params, IL/Q, BVD fitting.*  
- **éŸ³éŸ¿**ï¼šå ´æŒ‡å‘æ€§ã€é€å—æ„Ÿåº¦ã€å¸¯åŸŸã€ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ã€‚  
  *Acoustic: beam pattern, Tx/Rx sensitivity, bandwidth, crosstalk.*  
- **ç’°å¢ƒ**ï¼š85/85ã€æ¸©åº¦ã‚µã‚¤ã‚¯ãƒ«ã€æ»…èŒãƒ—ãƒ­ã‚»ã‚¹äº’æ›ã€‚  
  *Environmental: 85/85, temp cycling, sterilization compatibility.*  

---

## âš ï¸ ãƒªã‚¹ã‚¯ã¨å¯¾ç­– / Risks & Mitigations  

- **Scæ¿ƒåº¦ã¨å¿œåŠ›**ï¼šé«˜Scã§ã‚¯ãƒ©ãƒƒã‚¯ â†’ **å¯¾ç§°ã‚¹ã‚¿ãƒƒã‚¯**ãƒ»å¿œåŠ›èª¿æ•´ã€‚  
  *High Sc may crack â†’ symmetric stack and stress tuning.*  
- **ç²—ã•/æ®µå·®ã«ã‚ˆã‚‹Qä½ä¸‹**ï¼š**å¹³å¦åŒ–**ãƒ»é›»æ¥µRaç®¡ç†ã€‚  
  *Q loss from roughness/steps â†’ planarity and electrode Ra control.*  
- **æ¹¿æ°—åŠ£åŒ–**ï¼š**è–„è†œã‚­ãƒ£ãƒƒãƒ—ï¼‹å‘¨è¾ºå°æ­¢**ã®äºŒé‡åŒ–ã€‚  
  *Moisture degradation â†’ dual sealing (thinâ€‘film + perimeter).*  
- **é…ç·šãƒã‚¤ã‚º**ï¼š**æœ€çŸ­é…ç·šãƒ»å·®å‹•**ãƒ»GNDåˆ†å‰²ã€‚  
  *Interconnect noise â†’ shortest routing, differential, ground partition.*  

---

## ğŸŒ Pbãƒ•ãƒªãƒ¼å…¨é¢ã‚¢ãƒ”ãƒ¼ãƒ« / Leadâ€‘free Advantage  

- **äººä½“ã«é‰›ã‚’å…¥ã‚Œãªã„** â†’ åŒ»ç™‚ã§ã®å®‰å¿ƒãƒ»è¦åˆ¶é©åˆã€‚  
  *No lead inside the human body â†’ safety and regulatory fit.*  
- **ã‚°ãƒªãƒ¼ãƒ³è¨­è¨ˆ** â†’ ESG/ã‚µã‚¹ãƒ†ãƒŠãƒ–ãƒ«ã«ç›´çµã€‚  
  *Green design â†’ aligned with ESG/sustainability.*  

---

## ğŸ”— é–¢é€£ / Links  

- [scaln-on-cmos.md](./scaln-on-cmos.md)  
- [scaln-sige-sip.md](./scaln-sige-sip.md)  
- [scaln-ultrasonic-array.md](./scaln-ultrasonic-array.md)  
- [pbfree-strategy.md](./pbfree-strategy.md)  
- [market-strategy.md](./market-strategy.md)  

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / Author & License  

| é …ç›® / Item | å†…å®¹ / Details |
|---|---|
| è‘—è€… / Author | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ <br> *Shinichi Samizo* |
| GitHub | [Samizo-AITL](https://github.com/Samizo-AITL) |
| ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License | æ•™è‚²ç›®çš„ã§ã®å†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”± / å•†ç”¨åˆ©ç”¨ã¯è¦è¨±å¯ <br> *Free for educational use, redistribution, and modification / Commercial use requires permission* |
