$date
	Fri Dec  3 15:53:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module highest_set_tb $end
$var wire 3 ! index [2:0] $end
$var reg 8 " posit8 [7:0] $end
$scope module highest_set_inst $end
$var wire 8 # bits [7:0] $end
$var wire 3 $ index [2:0] $end
$scope begin _gen[0] $end
$upscope $end
$scope begin _gen[1] $end
$upscope $end
$scope begin _gen[2] $end
$upscope $end
$scope begin _gen[3] $end
$upscope $end
$scope begin _gen[4] $end
$upscope $end
$scope begin _gen[5] $end
$upscope $end
$scope begin _gen[6] $end
$upscope $end
$scope begin _gen[7] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b1 #
b1 "
b0 !
$end
#10
b1 !
b1 $
b11 "
b11 #
#20
b11 !
b11 $
b1000 "
b1000 #
#30
b101 !
b101 $
b110000 "
b110000 #
#40
b110 !
b110 $
b1010101 "
b1010101 #
#50
b111 !
b111 $
b11000000 "
b11000000 #
#60
b11111111 "
b11111111 #
#70
