$date
	Thu Sep 25 01:19:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Dmux_tb $end
$var wire 1 ! b $end
$var wire 1 " a $end
$var reg 1 # in $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 ! b $end
$var wire 1 # in $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1$
#40
1"
1#
0$
#60
0"
1!
1$
#80
