<% use security; %>
<% my %Security_Props = security::GetSecurityInfo(); %>

reg cfg_control_general_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name = "Cfg Control General";
      desc = "Non-default settings may cause UNDEFINED behavior.general control register";
      regwidth = 32;
      HandCoded=true;
      field { name = "Rsvz2";    desc = "rsvz2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[31:15]";} RSVZ2[31:15] = 17'h0;
      field { name = "Maximum enqueue stall"; desc = "max cycles to stall enqueue"; fieldwidth = 3;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[14:12]";} CHICKEN_MAX_ENQSTALL [14:12] = 3'h2;
      field { name = "Rsvz1";    desc = "rsvz1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[11:11]";} RSVZ1[11:11] = 1'h0;
      field { name = "Enable block Enqueue with schedule to ready list collision"; desc = "enable blocking a Enqueue request that has a schedule to the same qid active in the pipe. This prevents the cq,qidix bypass when the schedule moves fid from Ready to SCheduled/Empty and Enqueue wold move fid from Empty to Scheduled "; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[10:10]";} CHICKEN_EN_ENQBLOCKRLST [10:10] = 1'b0;
      field { name = "Enable always blast"; desc = "enable completion blasting (when flid is moved from scheduled to ready list on a completion) regardless of ready list size "; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[9:9]";} CHICKEN_EN_ALWAYSBLAST [9:9] = 1'b0;
      field { name = "Disable enqueue afull high priority"; desc = "disable making enqueue high priority over schedule & completion when FIFO is almost full"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[8:8]";} CHICKEN_DIS_ENQ_AFULL_HP_MODE [8:8] = 1'b0;
      field { name = "Disable enqueue stall"; desc = "disable stalling enqueue when there is a qid pipline collision in p0 or p1 stages."; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[7:7]";} CHICKEN_DIS_ENQSTALL [7:7] = 1'b0;
      field { name = "Rsvz0";    desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[6:4]";} RSVZ0[6:4] = 3'h0;
      field { name = "25 percent mode"; desc = "restict arbitration to wait for p0 & p1 & p2 stage to be idle. maximum rate reduced to 25 percent"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[3:3]";} CHICKEN_25 [3:3] = 1'b0;
      field { name = "33 percent mode"; desc = "restict arbitration to wait for p0 & p1 stage to be idle. maximum rate reduced to 33 percent"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[2:2]";} CHICKEN_33 [2:2] = 1'b0;
      field { name = "50 percent mode"; desc = "restict arbitration to wait for p0 stage to be idle. maximum rate reduced to 50 percent"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[1:1]";} CHICKEN_50 [1:1] = 1'b0;
      field { name = "Single Issue Mode "; desc = "restict arbitration to wait for pipeline to be idle"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[0:0]";} CHICKEN_SIM [0:0] = 1'b0;
  };
reg cfg_control_arb_weights_ready_bin_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name = "Cfg Control Arb Weights Ready Dir";
      desc = "random arbiter weights for selecting stomic bin priority when scheduling from the ready list.  A bin is a collection of 2 HCW priorities: ex.) bin=0 contains HCW with pri=0 or pri=1, and bin=3 contains HCW with priority 6 or 7.  Each priority class is assigned an 8 bit weight; each succeeding lower priority class is assigned a weight greater than or equal to the preceding higher class.  The difference between adjacent priority class weights (with weight [-1] assigned 0), corresponds to the fraction of 256 that a lower priority class will beat a contending higher priority class.  To configure as strict priority where the highest priority always wins then set all PRIx to 0x0.  To configure as starvation avoidence (default) where the highest priority wins almost all of the time but the lower prioirties wins a minimum number times then set PRI0 to 0xfc to win 252/256 times, PRI1 to 0xfd to win 1/256 times, PRI2 to 0xfe to win 1/256 times, PRI3 to 0xff to win 1/256 times.  "; 
      regwidth = 32;
      HandCoded=true;
      field { name = "BIN3"; desc = "ready weight for each bin"; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[31:24]";} BIN3[31:24] = 8'hff;
      field { name = "BIN2"; desc = "ready weight for each bin"; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[23:16]";} BIN2[23:16] = 8'hfe;
      field { name = "BIN1"; desc = "ready weight for each bin"; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[15:8]";} BIN1[15:8] = 8'hfd;
      field { name = "BIN0"; desc = "ready weight for each bin"; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[7:0]";} BIN0[7:0] = 8'hfc;
  };
reg cfg_control_arb_weights_sched_bin_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name = "Cfg Control Arb Weights Sched Dir";
      desc = "random arbiter weights for selecting stomic bin priority when scheduling from the scheduled list.  A bin is a collection of 2 HCW priorities: ex.) bin=0 contains HCW with pri=0 or pri=1, and bin=3 contains HCW with priority 6 or 7.  Each priority class is assigned an 8 bit weight; each succeeding lower priority class is assigned a weight greater than or equal to the preceding higher class.  The difference between adjacent priority class weights (with weight [-1] assigned 0), corresponds to the fraction of 256 that a lower priority class will beat a contending higher priority class.  To configure as strict priority where the highest priority always wins then set all PRIx to 0x0.  To configure as starvation avoidence (default) where the highest priority wins almost all of the time but the lower prioirties wins a minimum number times, set PRI0 to 0xfc to win 252/256 times, PRI1 to 0xfd to win 1/256 times, PRI2 to 0xfe to win 1/256 times, PRI3 to 0xff to win 1/256 times.  ";
      regwidth = 32;
      HandCoded=true;
      field { name = "BIN3"; desc = "schedule weight for each bin"; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[31:24]";} BIN3[31:24] = 8'hff;
      field { name = "BIN2"; desc = "schedule weight for each bin"; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[23:16]";} BIN2[23:16] = 8'hfe;
      field { name = "BIN1"; desc = "schedule weight for each bin"; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[15:8]";} BIN1[15:8] = 8'hfd;
      field { name = "BIN0"; desc = "schedule weight for each bin"; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[7:0]";} BIN0[7:0] = 8'hfc;
  };
reg cfg_control_pipeline_credits_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name = "Cfg Control Pipeline Credits";
      desc = "Non-default settings may cause UNDEFINED behavior.pipeline credit configuration";
      regwidth = 32;
      HandCoded=true;
      field { name = "Rsvz0";    desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_pipeline_credits.internal_f[31:5]";} RSVZ0[31:5] = 27'h0;
      field { name = "Ap Lsp Enq"; desc = "pipeline credits for atomic HCW enqueue"; fieldwidth = 5;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_pipeline_credits.internal_f[4:0]";} AP_LSP_ENQ[4:0] = 5'h08 ;
  };
reg cfg_error_inject_r {
      donttest = true ;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_ONLY_REG_NA_1";
      name = "Cfg Error Inject";
      desc = "Non-default settings may cause UNDEFINED behavior.inject errors into interface or RAM checking";
      regwidth = 32;
      HandCoded=true;
      field { name = "Rsvz0";    desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_error_inject.internal_f[31:2]";} RSVZ0[31:2] = 30'h0;
      field { name = "Fid2qidix"; desc = "This PARITY error injection does not propagate and hence no detection. treat this as NOOP"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_error_inject.internal_f[1:1]";} FID2QIDI[1:1] = 1'h0;
      field { name = "Aqed Ap"; desc = "inject PARITY error into aqed to ap interface check and propagate to ap to lsp interface"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_error_inject.internal_f[0:0]";} AQED_AP[0:0] = 1'h0;
  };
reg cfg_pipe_health_hold_00_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Pipe Health Hold_00";
      desc = "pipeline health hold status";
      regwidth = 32;
      HandCoded=true;
      field { name = "P6 Ll Hold"; desc = "p6 pipeline hold for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[6:6]";} P6_LL_HOLD[6:6] = 1'b0 ;
      field { name = "P5 Ll Hold"; desc = "p5 pipeline hold for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[5:5]";} P5_LL_HOLD[5:5] = 1'b0 ;
      field { name = "P4 Ll Hold"; desc = "p4 pipeline hold for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[4:4]";} P4_LL_HOLD[4:4] = 1'b0 ;
      field { name = "P3 Ll Hold"; desc = "p3 pipeline hold for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[3:3]";} P3_LL_HOLD[3:3] = 1'b0 ;
      field { name = "P2 Ll Hold"; desc = "p2 pipeline hold for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[2:2]";} P2_LL_HOLD[2:2] = 1'b0 ;
      field { name = "P1 Ll Hold"; desc = "p1 pipeline hold for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[1:1]";} P1_LL_HOLD[1:1] = 1'b0 ;
      field { name = "P0 Ll Hold"; desc = "p0 pipeline hold for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[0:0]";} P0_LL_HOLD[0:0] = 1'b0 ;
  };
reg cfg_pipe_health_valid_00_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Pipe Health Valid_00";
      desc = "pipeline health valid status";
      regwidth = 32;
      HandCoded=true;
      field { name = "P6 Ll Valid"; desc = "p6 pipeline valid for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[6:6]";} P6_LL_VALID[6:6] = 1'b0 ;
      field { name = "P5 Ll Valid"; desc = "p5 pipeline valid for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[5:5]";} P5_LL_VALID[5:5] = 1'b0 ;
      field { name = "P4 Ll Valid"; desc = "p4 pipeline valid for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[4:4]";} P4_LL_VALID[4:4] = 1'b0 ;
      field { name = "P3 Ll Valid"; desc = "p3 pipeline valid for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[3:3]";} P3_LL_VALID[3:3] = 1'b0 ;
      field { name = "P2 Ll Valid"; desc = "p2 pipeline valid for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[2:2]";} P2_LL_VALID[2:2] = 1'b0 ;
      field { name = "P1 Ll Valid"; desc = "p1 pipeline valid for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[1:1]";} P1_LL_VALID[1:1] = 1'b0 ;
      field { name = "P0 Ll Valid"; desc = "p0 pipeline valid for ll pipline"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[0:0]";} P0_LL_VALID[0:0] = 1'b0 ;
  };
reg cfg_syndrome_00_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_ONLY_REG_NA_1";
      name = "Cfg Syndrome Eccerror_00";
      desc = "Non-default settings may cause UNDEFINED behavior.capture syndrome associated with interrupt ISR
[br](type=1  data[0]): HW error [IntelRsvd]: error_nopri[/IntelRsvd]
[br](type=1  data[1]): HW error [IntelRsvd]: report_error_enq_cnt_r_of[/IntelRsvd]
[br](type=1  data[2]): HW error [IntelRsvd]: report_error_enq_cnt_r_uf[/IntelRsvd]
[br](type=1  data[3]): HW error [IntelRsvd]: report_error_enq_cnt_s_of[/IntelRsvd]
[br](type=1  data[4]): HW error [IntelRsvd]: report_error_enq_cnt_s_uf[/IntelRsvd]
[br](type=1  data[5]): HW error [IntelRsvd]: report_error_rlst_cnt_of[/IntelRsvd]
[br](type=1  data[6]): HW error [IntelRsvd]: report_error_rlst_cnt_uf[/IntelRsvd]
[br](type=1  data[7]): HW error [IntelRsvd]: report_error_sch_cnt_of[/IntelRsvd]
[br](type=1  data[8]): HW error [IntelRsvd]: report_error_sch_cnt_uf[/IntelRsvd]
[br](type=1  data[9]): HW error [IntelRsvd]: report_error_slst_cnt_of [ 3 ][/IntelRsvd]
[br](type=1  data[10]): HW error [IntelRsvd]: report_error_slst_cnt_of [ 2 ][/IntelRsvd]
[br](type=1  data[11]): HW error [IntelRsvd]: report_error_slst_cnt_of [ 1 ][/IntelRsvd]
[br](type=1  data[12]): HW error [IntelRsvd]: report_error_slst_cnt_of [ 0 ][/IntelRsvd]
[br](type=1  data[13]): HW error [IntelRsvd]: report_error_slst_cnt_uf [ 3 ][/IntelRsvd]
[br](type=1  data[14]): HW error [IntelRsvd]: report_error_slst_cnt_uf [ 2 ][/IntelRsvd]
[br](type=1  data[15]): HW error [IntelRsvd]: report_error_slst_cnt_uf [ 1 ][/IntelRsvd]
[br](type=1  data[16]): HW error [IntelRsvd]: report_error_slst_cnt_uf [ 0 ][/IntelRsvd]
[br](type=1  data[17]): HW error [IntelRsvd]: error_headroom [ 1 ][/IntelRsvd]
[br](type=1  data[18]): HW error [IntelRsvd]: error_headroom [ 0 ][/IntelRsvd]
[br](type=1  data[19]): HW error [IntelRsvd]: error_ap_lsp[/IntelRsvd]
[br](type=1  data[20]): HW error [IntelRsvd]: rmw_fid2cqqidix_status[/IntelRsvd]
[br](type=1  data[21]): HW error [IntelRsvd]: rmw_qid_rdylst_clamp_status[/IntelRsvd]
[br](type=1  data[22]): HW error [IntelRsvd]: rmw_ll_rdylst_hp_status[/IntelRsvd]
[br](type=1  data[23]): HW error [IntelRsvd]: rmw_ll_rdylst_tp_status[/IntelRsvd]
[br](type=1  data[24]): HW error [IntelRsvd]: rmw_ll_rdylst_hpnxt_status[/IntelRsvd]
[br](type=1  data[25]): HW error [IntelRsvd]: rmw_ll_rlst_cnt_status[/IntelRsvd]
[br](type=1  data[26]): HW error [IntelRsvd]: rmw_ll_schlst_hp_status[/IntelRsvd]
[br](type=1  data[27]): HW error [IntelRsvd]: ram_access[/IntelRsvd]
[br](type=2  data[0]): HW error [IntelRsvd]: rmw_ll_schlst_tp_status [/IntelRsvd]
[br](type=2  data[1]): HW error [IntelRsvd]: rmw_ll_schlst_hpnxt_status[/IntelRsvd]
[br](type=2  data[2]): HW error [IntelRsvd]: rmw_ll_schlst_tpprv_status[/IntelRsvd]
[br](type=2  data[3]): HW error [IntelRsvd]: rmw_ll_slst_cnt_status[/IntelRsvd]
[br](type=2  data[4]): HW error [IntelRsvd]: rmw_ll_enq_cnt_r_dup0_status[/IntelRsvd]
[br](type=2  data[5]): HW error [IntelRsvd]: rmw_ll_enq_cnt_r_dup1_status[/IntelRsvd]
[br](type=2  data[6]): HW error [IntelRsvd]: rmw_ll_enq_cnt_r_dup2_status[/IntelRsvd]
[br](type=2  data[7]): HW error [IntelRsvd]: rmw_ll_enq_cnt_r_dup3_status[/IntelRsvd]
[br](type=2  data[8]): HW error [IntelRsvd]: rmw_ll_enq_cnt_s_status[/IntelRsvd]
[br](type=2  data[9]): HW error [IntelRsvd]: rmw_ll_sch_cnt_status[/IntelRsvd]
[br](type=2  data[10]): HW error [IntelRsvd]: rmw_ll_rdylst_hp_error[/IntelRsvd]
[br](type=2  data[11]): HW error [IntelRsvd]: rmw_ll_rdylst_tp_error[/IntelRsvd]
[br](type=2  data[12]): HW error [IntelRsvd]: rmw_ll_rdylst_hpnxt_error[/IntelRsvd]
[br](type=2  data[13]): HW error [IntelRsvd]: rmw_ll_schlst_hp_error[/IntelRsvd]
[br](type=2  data[14]): HW error [IntelRsvd]: rmw_ll_schlst_tp_error[/IntelRsvd]
[br](type=2  data[15]): HW error [IntelRsvd]: rmw_ll_schlst_hpnxt_error[/IntelRsvd]
[br](type=2  data[16]): HW error [IntelRsvd]: rmw_ll_schlst_tpprv_error[/IntelRsvd]
[br](type=2  data[17]): HW error [IntelRsvd]: parity_check_qid_rdylst_clamp_error[/IntelRsvd]
[br](type=2  data[18]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 0 ][/IntelRsvd]
[br](type=2  data[19]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 1 ][/IntelRsvd]
[br](type=2  data[20]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 2 ][/IntelRsvd]
[br](type=2  data[21]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 3 ][/IntelRsvd]
[br](type=2  data[22]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 4 ][/IntelRsvd]
[br](type=2  data[23]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 5 ][/IntelRsvd]
[br](type=2  data[24]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 6 ][/IntelRsvd]
[br](type=2  data[25]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 7 ][/IntelRsvd]
[br](type=2  data[26]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 8 ][/IntelRsvd]
[br](type=2  data[27]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 9 ][/IntelRsvd]
[br](type=3  data[0]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 10 ][/IntelRsvd]
[br](type=3  data[1]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 11 ][/IntelRsvd]
[br](type=3  data[2]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 12 ][/IntelRsvd]
[br](type=3  data[3]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 13 ][/IntelRsvd]
[br](type=3  data[4]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 14 ][/IntelRsvd]
[br](type=3  data[5]): HW error [IntelRsvd]: parity_check_qid2cqidix_err_f [ 15 ][/IntelRsvd]
[br](type=3  data[6]): HW error [IntelRsvd]: residue_check_ll_rlst_cnt_bin0_err[/IntelRsvd]
[br](type=3  data[7]): HW error [IntelRsvd]: residue_check_ll_rlst_cnt_bin1_err[/IntelRsvd]
[br](type=3  data[8]): HW error [IntelRsvd]: residue_check_ll_rlst_cnt_bin2_err[/IntelRsvd]
[br](type=3  data[9]): HW error [IntelRsvd]: residue_check_ll_rlst_cnt_bin3_err[/IntelRsvd]
[br](type=3  data[10]): HW error [IntelRsvd]: residue_check_ll_slst_cnt_bin0_err[/IntelRsvd]
[br](type=3  data[11]): HW error [IntelRsvd]: residue_check_enq_cnt_r_bin0_err[/IntelRsvd]
[br](type=3  data[12]): HW error [IntelRsvd]: residue_check_enq_cnt_s_bin0_err[/IntelRsvd]
[br](type=3  data[13]): HW error [IntelRsvd]: residue_check_sch_cnt_bin0_err[/IntelRsvd]
[br](type=3  data[14]): HW error [IntelRsvd]: residue_check_ll_slst_cnt_bin1_err[/IntelRsvd]
[br](type=3  data[15]): HW error [IntelRsvd]: residue_check_enq_cnt_r_bin1_err[/IntelRsvd]
[br](type=3  data[16]): HW error [IntelRsvd]: residue_check_enq_cnt_s_bin1_err[/IntelRsvd]
[br](type=3  data[17]): HW error [IntelRsvd]: residue_check_sch_cnt_bin1_err[/IntelRsvd]
[br](type=3  data[18]): HW error [IntelRsvd]: residue_check_ll_slst_cnt_bin2_err[/IntelRsvd]
[br](type=3  data[19]): HW error [IntelRsvd]: residue_check_enq_cnt_r_bin2_err[/IntelRsvd]
[br](type=3  data[20]): HW error [IntelRsvd]: residue_check_enq_cnt_s_bin2_err[/IntelRsvd]
[br](type=3  data[21]): HW error [IntelRsvd]: residue_check_sch_cnt_bin2_err[/IntelRsvd]
[br](type=3  data[22]): HW error [IntelRsvd]: residue_check_ll_slst_cnt_bin3_err[/IntelRsvd]
[br](type=3  data[23]): HW error [IntelRsvd]: residue_check_enq_cnt_r_bin3_err[/IntelRsvd]
[br](type=3  data[24]): HW error [IntelRsvd]: residue_check_enq_cnt_s_bin3_err[/IntelRsvd]
[br](type=3  data[25]): HW error [IntelRsvd]: residue_check_sch_cnt_bin3_err[/IntelRsvd]
[br](type=3  data[26]): HW error [IntelRsvd]: parity_check_aqed_ap_enq_error[/IntelRsvd]
[br](type=3  data[27]): HW error [IntelRsvd]: parity_check_aqed_ap_enq_flid_error[/IntelRsvd]
[br](type=4  data[0]): HW error [IntelRsvd]: parity_check_fid2cqqidix_error[/IntelRsvd]
[br](type=4  data[1]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin0_hp_error[/IntelRsvd]
[br](type=4  data[2]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin1_hp_error[/IntelRsvd]
[br](type=4  data[3]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin2_hp_error[/IntelRsvd]
[br](type=4  data[4]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin3_hp_error[/IntelRsvd]
[br](type=4  data[5]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin0_tp_error[/IntelRsvd]
[br](type=4  data[6]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin1_tp_error[/IntelRsvd]
[br](type=4  data[7]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin2_tp_error[/IntelRsvd]
[br](type=4  data[8]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin3_tp_error[/IntelRsvd]
[br](type=4  data[9]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin0_hpnxt_error[/IntelRsvd]
[br](type=4  data[10]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin1_hpnxt_error[/IntelRsvd]
[br](type=4  data[11]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin2_hpnxt_error[/IntelRsvd]
[br](type=4  data[12]): HW error [IntelRsvd]: parity_check_ll_rdylst_bin3_hpnxt_error[/IntelRsvd]
[br](type=4  data[13]): HW error [IntelRsvd]: parity_check_ll_schlst_bin0_hp_error[/IntelRsvd]
[br](type=4  data[14]): HW error [IntelRsvd]: parity_check_ll_schlst_bin0_tp_error[/IntelRsvd]
[br](type=4  data[15]): HW error [IntelRsvd]: parity_check_ll_schlst_bin0_hpnxt_error[/IntelRsvd]
[br](type=4  data[16]): HW error [IntelRsvd]: parity_check_ll_schlst_bin0_tpprv_error[/IntelRsvd]
[br](type=4  data[17]): HW error [IntelRsvd]: parity_check_ll_schlst_bin1_hp_error[/IntelRsvd]
[br](type=4  data[18]): HW error [IntelRsvd]: parity_check_ll_schlst_bin1_tp_error[/IntelRsvd]
[br](type=4  data[19]): HW error [IntelRsvd]: parity_check_ll_schlst_bin1_hpnxt_error[/IntelRsvd]
[br](type=4  data[20]): HW error [IntelRsvd]: parity_check_ll_schlst_bin1_tpprv_error[/IntelRsvd]
[br](type=4  data[21]): HW error [IntelRsvd]: parity_check_ll_schlst_bin2_hp_error[/IntelRsvd]
[br](type=4  data[22]): HW error [IntelRsvd]: parity_check_ll_schlst_bin2_tp_error[/IntelRsvd]
[br](type=4  data[23]): HW error [IntelRsvd]: parity_check_ll_schlst_bin2_hpnxt_error[/IntelRsvd]
[br](type=4  data[24]): HW error [IntelRsvd]: parity_check_ll_schlst_bin2_tpprv_error[/IntelRsvd]
[br](type=4  data[25]): HW error [IntelRsvd]: parity_check_ll_schlst_bin3_hp_error[/IntelRsvd]
[br](type=4  data[26]): HW error [IntelRsvd]: parity_check_ll_schlst_bin3_tp_error[/IntelRsvd]
[br](type=4  data[27]): HW error [IntelRsvd]: parity_check_ll_schlst_bin3_hpnxt_error[/IntelRsvd]
[br](type=5  data[0]): HW error [IntelRsvd]: parity_check_ll_schlst_bin3_tpprv_error[/IntelRsvd]
[br](type=5  data[1]): HW error [IntelRsvd]: cfg_rx_fifo_status.overflow[/IntelRsvd]
[br](type=5  data[2]): HW error [IntelRsvd]: cfg_rx_fifo_status.underflow[/IntelRsvd]
[br](type=5  data[3]): HW error [IntelRsvd]: fifo_ap_aqed_error_of[/IntelRsvd]
[br](type=5  data[4]): HW error [IntelRsvd]: fifo_ap_aqed_error_uf[/IntelRsvd]
[br](type=5  data[5]): HW error [IntelRsvd]: fifo_aqed_ap_enq_error_of[/IntelRsvd]
[br](type=5  data[6]): HW error [IntelRsvd]: fifo_aqed_ap_enq_error_uf[/IntelRsvd]
[br](type=5  data[7]): HW error [IntelRsvd]: fifo_ap_lsp_enq_error_of[/IntelRsvd]
[br](type=5  data[8]): HW error [IntelRsvd]: fifo_ap_lsp_enq_error_uf[/IntelRsvd]
[br](type=5  data[9]): HW error [IntelRsvd]: rf_ipar_error[/IntelRsvd]
[br](type=5  data[10]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[11]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[12]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[13]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[14]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[15]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[16]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[17]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[18]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[19]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[20]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[21]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[22]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[23]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[24]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[25]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[26]): HW error [IntelRsvd]: NA[/IntelRsvd]
[br](type=5  data[27]): HW error [IntelRsvd]: NA[/IntelRsvd]
";
      regwidth = 32;
      HandCoded=true;
      field { name = "Syndvalid"; desc = "contents are valid"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[31:31]";} SYNDVALID[31:31] = 1'b0;
      field { name = "Syndtype"; desc = "type of error captured. "; fieldwidth = 3;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[30:28]";} SYNDTYPE[30:28] = 3'h0;
      field { name = "Synddata"; desc = "Syndrom data. The data format correlates to the type."; fieldwidth = 28;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[27:0]";} SYNDDATA[27:0] = 28'h0;
  };
reg cfg_syndrome_01_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_ONLY_REG_NA_1";
      name = "Cfg Syndrome Eccerror_01";
      desc = "Non-default settings may cause UNDEFINED behavior.capture syndrome associated with interrupt ISR";
      regwidth = 32;
      HandCoded=true;
      field { name = "Syndvalid"; desc = "contents are valid"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_01.i_hqm_AW_register_wtcfg.internal_f[31:31]";} SYNDVALID[31:31] = 1'b0;
      field { name = "Syndtype"; desc = "type of error captured. "; fieldwidth = 3;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_01.i_hqm_AW_register_wtcfg.internal_f[30:28]";} SYNDTYPE[30:28] = 3'h0;
      field { name = "Synddata"; desc = "Syndrom data. The data format correlates to the type."; fieldwidth = 28;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_01.i_hqm_AW_register_wtcfg.internal_f[27:0]";} SYNDDATA[27:0] = 28'h0;
  };
reg cfg_interface_status_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Interface Status";
      desc = "current status of the double buffer (db) on each interface";
      regwidth = 32;
      HandCoded=true;
      field { name = "Atm clk idle"; desc = " signal sent to lsp to for clock idle ( impacted by CFG access) "; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[31:31]";} ATM_CLK_IDLE[31:31] = 1'b0 ;
      field { name = "Db Lsp Aqed Cmp Status Ready"; desc = "lsp_pipe to aqed_pipe completion interface. 2 Registered value of out_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[18:18]";} DB_LSP_AQED_CMP_STATUS_READY[18:18] = 1'b1; 
      field { name = "Db Lsp Aqed Cmp Status Depth"; desc = "lsp_pipe to aqed_pipe completion interface. 1:0 Current depth value"; fieldwidth = 2;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[17:16]";} DB_LSP_AQED_CMP_STATUS_DEPTH[17:16] = 2'h0;
      field { name = "Db Ap Aqed Status Ready"; desc = "atm_pipe to aqed_pipe schedule interface. 2 Registered value of out_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[14:14]";} DB_AP_AQED_STATUS_READY[14:14] = 1'b1; 
      field { name = "Db Ap Aqed Status Depth"; desc = "atm_pipe to aqed_pipe schedule interface. 1:0 Current depth value"; fieldwidth = 2;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[13:12]";} DB_AP_AQED_STATUS_DEPTH[13:12] = 2'h0;
      field { name = "Db Aqed Ap Enq Status Ready"; desc = "aqed_pipe to atm_pipt enqueue (trandfer ATQ to ATM) interface. 2 Registered value of out_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[10:10]";} DB_AQED_AP_ENQ_STATUS_READY[10:10] = 1'b1;
      field { name = "Db Aqed Ap Enq Status Depth"; desc = "aqed_pipe to atm_pipt enqueue (trandfer ATQ to ATM) interface. 1:0 Current depth value"; fieldwidth = 2;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[9:8]";} DB_AQED_AP_ENQ_STATUS_DEPTH[9:8] = 2'h0;
      field { name = "Db Ap Lsp Enq Status Ready"; desc = "atm_pipe to list_sel_pipe enqueue interface. 2 Registered value of out_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[6:6]";} DB_AP_LSP_ENQ_STATUS_READY[6:6] = 1'b1;
      field { name = "Db Ap Lsp Enq Status Depth"; desc = "atm_pipe to list_sel_pipe enqueue interface. 1:0 Current depth value"; fieldwidth = 2;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[5:4]";} DB_AP_LSP_ENQ_STATUS_DEPTH[5:4] = 2'h0;
      field { name = "Db Lsp Ap Sch Atm Status Ready"; desc = "list_sel_pipe to atm_pipe schedule atm interface. 2 Registered value of out_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[2:2]";} DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH[2:2] = 1'b1;
      field { name = "Db Lsp Ap Sch Atm Status Depth"; desc = "list_sel_pipe to atm_pipe schedule atm interface. 1:0 Current depth value"; fieldwidth = 2;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[1:0]";} DB_LSP_AP_SCH_ATM_STATUS_DEPTH[1:0] = 2'h0;
  };
reg cfg_diagnostic_aw_status_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Diagnostic Aw Status_00";
      desc = "Internal AW modules pipline status";
      regwidth = 32;
      HandCoded=true;
      field { name = "Cfg Pipe Health Valid_00 F"; desc = "AW sub module status. any bit of pipe_health valid set"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[28:28]";} CFG_PIPE_HEALTH_VALID_00_F[28:28] = 1'b0;
      field { name = "Cfg Pipe Health Valid_01 F"; desc = "AW sub module status. any bit of pipe_health valid set"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[27:27]";} CFG_PIPE_HEALTH_VALID_01_F[27:27] = 1'b0;
      field { name = "Cfg Pipe Health Hold_00 F"; desc = "AW sub module status. any bit of pipe health hold set"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[26:26]";} CFG_PIPE_HEALTH_HOLD_00_F[26:26] = 1'b0;
      field { name = "Cfg Pipe Health Hold_01 F"; desc = "AW sub module status. any bit of pipe health hold set"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[25:25]";} CFG_PIPE_HEALTH_HOLD_01_F[25:25] = 1'b0;
      field { name = "Cfg Interface F"; desc = "AW sub module status. any bit of cfg_interface is set"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[24:24]";} CFG_INTERFACE_F[24:24] = 1'b1;
      field { name = "Smon Enabled"; desc = "AW sub module status. "; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[23:23]";} SMON_ENABLED[23:23] = 1'b0;
      field { name = "Fifo Ap Aqed Full"; desc = "AW sub module status. FIFO full"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[22:22]";} FIFO_AP_AQED_FULL[22:22] = 1'b0;
      field { name = "Fifo Aqed Ap Enq Full"; desc = "AW sub module status. FIFO full"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[21:21]";} FIFO_AQED_AP_ENQ_FULL[21:21] = 1'b0;
      field { name = "Fifo Ap Lsp Enq Full"; desc = "AW sub module status. FIFO full"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[20:20]";} FIFO_AP_LSP_ENQ_FULL[20:20] = 1'b0;
      field { name = "Rmw Fid2cqqidix P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[19:19]";} RMW_FID2CQQIDIX_P0_HOLD[19:19] = 1'b0;
      field { name = "Rmw Fid2cqqidix P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[18:18]";} RMW_FID2CQQIDIX_P1_HOLD[18:18] = 1'b0;
      field { name = "Rmw Fid2cqqidix P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[17:17]";} RMW_FID2CQQIDIX_P2_HOLD[17:17] = 1'b0;
      field { name = "Rmw Fid2cqqidix P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[16:16]";} RMW_FID2CQQIDIX_P3_HOLD[16:16] = 1'b0;
      field { name = "Rmw Ll Rdylst Hp P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[15:15]";} RMW_LL_RDYLST_HP_P0_HOLD[15:15] = 1'b0;
      field { name = "Rmw Ll Rdylst Hp P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[14:14]";} RMW_LL_RDYLST_HP_P1_HOLD[14:14] = 1'b0;
      field { name = "Rmw Ll Rdylst Hp P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[13:13]";} RMW_LL_RDYLST_HP_P2_HOLD[13:13] = 1'b0;
      field { name = "Rmw Ll Rdylst Hp P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[12:12]";} RMW_LL_RDYLST_HP_P3_HOLD[12:12] = 1'b0;
      field { name = "Rmw Ll Rdylst Tp P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[11:11]";} RMW_LL_RDYLST_TP_P0_HOLD[11:11] = 1'b0;
      field { name = "Rmw Ll Rdylst Tp P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[10:10]";} RMW_LL_RDYLST_TP_P1_HOLD[10:10] = 1'b0;
      field { name = "Rmw Ll Rdylst Tp P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[9:9]";} RMW_LL_RDYLST_TP_P2_HOLD[9:9] = 1'b0;
      field { name = "Rmw Ll Rdylst Tp P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[8:8]";} RMW_LL_RDYLST_TP_P3_HOLD[8:8] = 1'b0;
      field { name = "Rmw Ll Rdylst Hpnxt P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[7:7]";} RMW_LL_RDYLST_HPNXT_P0_HOLD[7:7] = 1'b0;
      field { name = "Rmw Ll Rdylst Hpnxt P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[6:6]";} RMW_LL_RDYLST_HPNXT_P1_HOLD[6:6] = 1'b0;
      field { name = "Rmw Ll Rdylst Hpnxt P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[5:5]";} RMW_LL_RDYLST_HPNXT_P2_HOLD[5:5] = 1'b0;
      field { name = "Rmw Ll Rdylst Hpnxt P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[4:4]";} RMW_LL_RDYLST_HPNXT_P3_HOLD[4:4] = 1'b0;
      field { name = "Rmw Ll Rlst Cnt P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[3:3]";} RMW_LL_RLST_CNT_P0_HOLD[3:3] = 1'b0;
      field { name = "Rmw Ll Rlst Cnt P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[2:2]";} RMW_LL_RLST_CNT_P1_HOLD[2:2] = 1'b0;
      field { name = "Rmw Ll Rlst Cnt P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[1:1]";} RMW_LL_RLST_CNT_P2_HOLD[1:1] = 1'b0;
      field { name = "Rmw Ll Rlst Cnt P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[0:0]";} RMW_LL_RLST_CNT_P3_HOLD[0:0] = 1'b0;
  };
reg cfg_diagnostic_aw_status_01_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Diagnostic Aw Status_01";
      desc = "Internal AW modules pipline status";
      regwidth = 32;
      HandCoded=true;
      field { name = "Rmw Ll Schlst Hp P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[31:31]";} RMW_LL_SCHLST_HP_P0_HOLD[31:31] = 1'b0;
      field { name = "Rmw Ll Schlst Hp P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[30:30]";} RMW_LL_SCHLST_HP_P1_HOLD[30:30] = 1'b0;
      field { name = "Rmw Ll Schlst Hp P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[29:29]";} RMW_LL_SCHLST_HP_P2_HOLD[29:29] = 1'b0;
      field { name = "Rmw Ll Schlst Hp P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[28:28]";} RMW_LL_SCHLST_HP_P3_HOLD[28:28] = 1'b0;
      field { name = "Rmw Ll Schlst Tp P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[27:27]";} RMW_LL_SCHLST_TP_P0_HOLD[27:27] = 1'b0;
      field { name = "Rmw Ll Schlst Tp P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[26:26]";} RMW_LL_SCHLST_TP_P1_HOLD[26:26] = 1'b0;
      field { name = "Rmw Ll Schlst Tp P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[25:25]";} RMW_LL_SCHLST_TP_P2_HOLD[25:25] = 1'b0;
      field { name = "Rmw Ll Schlst Tp P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[24:24]";} RMW_LL_SCHLST_TP_P3_HOLD[24:24] = 1'b0;
      field { name = "Rmw Ll Schlst Hpnxt P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[23:23]";} RMW_LL_SCHLST_HPNXT_P0_HOLD[23:23] = 1'b0;
      field { name = "Rmw Ll Schlst Hpnxt P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[22:22]";} RMW_LL_SCHLST_HPNXT_P1_HOLD[22:22] = 1'b0;
      field { name = "Rmw Ll Schlst Hpnxt P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[21:21]";} RMW_LL_SCHLST_HPNXT_P2_HOLD[21:21] = 1'b0;
      field { name = "Rmw Ll Schlst Hpnxt P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[20:20]";} RMW_LL_SCHLST_HPNXT_P3_HOLD[20:20] = 1'b0;
      field { name = "Rmw Ll Schlst Tpprv P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[19:19]";} RMW_LL_SCHLST_TPPRV_P0_HOLD[19:19] = 1'b0;
      field { name = "Rmw Ll Schlst Tpprv P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[18:18]";} RMW_LL_SCHLST_TPPRV_P1_HOLD[18:18] = 1'b0;
      field { name = "Rmw Ll Schlst Tpprv P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[17:17]";} RMW_LL_SCHLST_TPPRV_P2_HOLD[17:17] = 1'b0;
      field { name = "Rmw Ll Schlst Tpprv P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[16:16]";} RMW_LL_SCHLST_TPPRV_P3_HOLD[16:16] = 1'b0;
      field { name = "Rmw Ll Slst Cnt P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[15:15]";} RMW_LL_SLST_CNT_P0_HOLD[15:15] = 1'b0;
      field { name = "Rmw Ll Slst Cnt P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[14:14]";} RMW_LL_SLST_CNT_P1_HOLD[14:14] = 1'b0;
      field { name = "Rmw Ll Slst Cnt P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[13:13]";} RMW_LL_SLST_CNT_P2_HOLD[13:13] = 1'b0;
      field { name = "Rmw Ll Slst Cnt P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[12:12]";} RMW_LL_SLST_CNT_P3_HOLD[12:12] = 1'b0;
      field { name = "Rmw Ll Enq Cnt R Dup0 P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[11:11]";} RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD[11:11] = 1'b0;
      field { name = "Rmw Ll Enq Cnt R Dup0 P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[10:10]";} RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD[10:10] = 1'b0;
      field { name = "Rmw Ll Enq Cnt R Dup0 P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[9:9]";} RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD[9:9] = 1'b0;
      field { name = "Rmw Ll Enq Cnt R Dup0 P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[8:8]";} RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD[8:8] = 1'b0;
      field { name = "Rmw Ll Enq Cnt S P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[7:7]";} RMW_LL_ENQ_CNT_S_P0_HOLD[7:7] = 1'b0;
      field { name = "Rmw Ll Enq Cnt S P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[6:6]";} RMW_LL_ENQ_CNT_S_P1_HOLD[6:6] = 1'b0;
      field { name = "Rmw Ll Enq Cnt S P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[5:5]";} RMW_LL_ENQ_CNT_S_P2_HOLD[5:5] = 1'b0;
      field { name = "Rmw Ll Enq Cnt S P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[4:4]";} RMW_LL_ENQ_CNT_S_P3_HOLD[4:4] = 1'b0;
      field { name = "Rmw Ll Sch Cnt P0 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[3:3]";} RMW_LL_SCH_CNT_P0_HOLD[3:3] = 1'b0;
      field { name = "Rmw Ll Sch Cnt P1 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[2:2]";} RMW_LL_SCH_CNT_P1_HOLD[2:2] = 1'b0;
      field { name = "Rmw Ll Sch Cnt P2 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[1:1]";} RMW_LL_SCH_CNT_P2_HOLD[1:1] = 1'b0;
      field { name = "Rmw Ll Sch Cnt P3 Hold"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[0:0]";} RMW_LL_SCH_CNT_P3_HOLD[0:0] = 1'b0;
  };
reg cfg_diagnostic_aw_status_02_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Diagnostic Aw Status_02";
      desc = "Internal AW modules pipline status";
      regwidth = 32;
      HandCoded=true;
      field { name = "Rmw Fid2cqqidix P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[19:19]";} RMW_FID2CQQIDIX_P0_V_F[19:19] = 1'b0;
      field { name = "Rmw Fid2cqqidix P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[18:18]";} RMW_FID2CQQIDIX_P1_V_F[18:18] = 1'b0;
      field { name = "Rmw Fid2cqqidix P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[17:17]";} RMW_FID2CQQIDIX_P2_V_F[17:17] = 1'b0;
      field { name = "Rmw Fid2cqqidix P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[16:16]";} RMW_FID2CQQIDIX_P3_V_F[16:16] = 1'b0;
      field { name = "Rmw Ll Rdylst Hp P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[15:15]";} RMW_LL_RDYLST_HP_P0_V_F[15:15] = 1'b0;
      field { name = "Rmw Ll Rdylst Hp P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[14:14]";} RMW_LL_RDYLST_HP_P1_V_F[14:14] = 1'b0;
      field { name = "Rmw Ll Rdylst Hp P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[13:13]";} RMW_LL_RDYLST_HP_P2_V_F[13:13] = 1'b0;
      field { name = "Rmw Ll Rdylst Hp P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[12:12]";} RMW_LL_RDYLST_HP_P3_V_F[12:12] = 1'b0;
      field { name = "Rmw Ll Rdylst Tp P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[11:11]";} RMW_LL_RDYLST_TP_P0_V_F[11:11] = 1'b0;
      field { name = "Rmw Ll Rdylst Tp P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[10:10]";} RMW_LL_RDYLST_TP_P1_V_F[10:10] = 1'b0;
      field { name = "Rmw Ll Rdylst Tp P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[9:9]";} RMW_LL_RDYLST_TP_P2_V_F[9:9] = 1'b0;
      field { name = "Rmw Ll Rdylst Tp P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[8:8]";} RMW_LL_RDYLST_TP_P3_V_F[8:8] = 1'b0;
      field { name = "Rmw Ll Rdylst Hpnxt P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[7:7]";} RMW_LL_RDYLST_HPNXT_P0_V_F[7:7] = 1'b0;
      field { name = "Rmw Ll Rdylst Hpnxt P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[6:6]";} RMW_LL_RDYLST_HPNXT_P1_V_F[6:6] = 1'b0;
      field { name = "Rmw Ll Rdylst Hpnxt P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[5:5]";} RMW_LL_RDYLST_HPNXT_P2_V_F[5:5] = 1'b0;
      field { name = "Rmw Ll Rdylst Hpnxt P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[4:4]";} RMW_LL_RDYLST_HPNXT_P3_V_F[4:4] = 1'b0;
      field { name = "Rmw Ll Rlst Cnt P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[3:3]";} RMW_LL_RLST_CNT_P0_V_F[3:3] = 1'b0;
      field { name = "Rmw Ll Rlst Cnt P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[2:2]";} RMW_LL_RLST_CNT_P1_V_F[2:2] = 1'b0;
      field { name = "Rmw Ll Rlst Cnt P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[1:1]";} RMW_LL_RLST_CNT_P2_V_F[1:1] = 1'b0;
      field { name = "Rmw Ll Rlst Cnt P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[0:0]";} RMW_LL_RLST_CNT_P3_V_F[0:0] = 1'b0;
  };  
reg cfg_diagnostic_aw_status_03_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Diagnostic Aw Status_03";
      desc = "Internal AW modules pipline status";
      regwidth = 32;
      HandCoded=true;
      field { name = "Rmw Ll Schlst Hp P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[31:31]";} RMW_LL_SCHLST_HP_P0_V_F[31:31] = 1'b0;
      field { name = "Rmw Ll Schlst Hp P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[30:30]";} RMW_LL_SCHLST_HP_P1_V_F[30:30] = 1'b0;
      field { name = "Rmw Ll Schlst Hp P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[29:29]";} RMW_LL_SCHLST_HP_P2_V_F[29:29] = 1'b0;
      field { name = "Rmw Ll Schlst Hp P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[28:28]";} RMW_LL_SCHLST_HP_P3_V_F[28:28] = 1'b0;
      field { name = "Rmw Ll Schlst Tp P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[27:27]";} RMW_LL_SCHLST_TP_P0_V_F[27:27] = 1'b0;
      field { name = "Rmw Ll Schlst Tp P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[26:26]";} RMW_LL_SCHLST_TP_P1_V_F[26:26] = 1'b0;
      field { name = "Rmw Ll Schlst Tp P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[25:25]";} RMW_LL_SCHLST_TP_P2_V_F[25:25] = 1'b0;
      field { name = "Rmw Ll Schlst Tp P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[24:24]";} RMW_LL_SCHLST_TP_P3_V_F[24:24] = 1'b0;
      field { name = "Rmw Ll Schlst Hpnxt P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[23:23]";} RMW_LL_SCHLST_HPNXT_P0_V_F[23:23] = 1'b0;
      field { name = "Rmw Ll Schlst Hpnxt P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[22:22]";} RMW_LL_SCHLST_HPNXT_P1_V_F[22:22] = 1'b0;
      field { name = "Rmw Ll Schlst Hpnxt P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[21:21]";} RMW_LL_SCHLST_HPNXT_P2_V_F[21:21] = 1'b0;
      field { name = "Rmw Ll Schlst Hpnxt P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[20:20]";} RMW_LL_SCHLST_HPNXT_P3_V_F[20:20] = 1'b0;
      field { name = "Rmw Ll Schlst Tpprv P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[19:19]";} RMW_LL_SCHLST_TPPRV_P0_V_F[19:19] = 1'b0;
      field { name = "Rmw Ll Schlst Tpprv P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[18:18]";} RMW_LL_SCHLST_TPPRV_P1_V_F[18:18] = 1'b0;
      field { name = "Rmw Ll Schlst Tpprv P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[17:17]";} RMW_LL_SCHLST_TPPRV_P2_V_F[17:17] = 1'b0;
      field { name = "Rmw Ll Schlst Tpprv P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[16:16]";} RMW_LL_SCHLST_TPPRV_P3_V_F[16:16] = 1'b0;
      field { name = "Rmw Ll Slst Cnt P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[15:15]";} RMW_LL_SLST_CNT_P0_V_F[15:15] = 1'b0;
      field { name = "Rmw Ll Slst Cnt P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[14:14]";} RMW_LL_SLST_CNT_P1_V_F[14:14] = 1'b0;
      field { name = "Rmw Ll Slst Cnt P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[13:13]";} RMW_LL_SLST_CNT_P2_V_F[13:13] = 1'b0;
      field { name = "Rmw Ll Slst Cnt P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[12:12]";} RMW_LL_SLST_CNT_P3_V_F[12:12] = 1'b0;
      field { name = "Rmw Ll Enq Cnt R Dup0 P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[11:11]";} RMW_LL_ENQ_CNT_R_DUP0_P0_V_F[11:11] = 1'b0;
      field { name = "Rmw Ll Enq Cnt R Dup0 P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[10:10]";} RMW_LL_ENQ_CNT_R_DUP0_P1_V_F[10:10] = 1'b0;
      field { name = "Rmw Ll Enq Cnt R Dup0 P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[9:9]";} RMW_LL_ENQ_CNT_R_DUP0_P2_V_F[9:9] = 1'b0;
      field { name = "Rmw Ll Enq Cnt R Dup0 P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[8:8]";} RMW_LL_ENQ_CNT_R_DUP0_P3_V_F[8:8] = 1'b0;
      field { name = "Rmw Ll Enq Cnt S P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[7:7]";} RMW_LL_ENQ_CNT_S_P0_V_F[7:7] = 1'b0;
      field { name = "Rmw Ll Enq Cnt S P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[6:6]";} RMW_LL_ENQ_CNT_S_P1_V_F[6:6] = 1'b0;
      field { name = "Rmw Ll Enq Cnt S P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[5:5]";} RMW_LL_ENQ_CNT_S_P2_V_F[5:5] = 1'b0;
      field { name = "Rmw Ll Enq Cnt S P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[4:4]";} RMW_LL_ENQ_CNT_S_P3_V_F[4:4] = 1'b0;
      field { name = "Rmw Ll Sch Cnt P0 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[3:3]";} RMW_LL_SCH_CNT_P0_V_F[3:3] = 1'b0;
      field { name = "Rmw Ll Sch Cnt P1 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[2:2]";} RMW_LL_SCH_CNT_P1_V_F[2:2] = 1'b0;
      field { name = "Rmw Ll Sch Cnt P2 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[1:1]";} RMW_LL_SCH_CNT_P2_V_F[1:1] = 1'b0;
      field { name = "Rmw Ll Sch Cnt P3 V F"; desc = "AW sub module status. AW RMW pipe status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[0:0]";} RMW_LL_SCH_CNT_P3_V_F[0:0] = 1'b0;
  };  
reg cfg_ldb_qid_rdylst_clamp_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="CONFIG_VIRT_MEM_QID_32";
      name = "Cfg Ldb Qid Rdylst Clamp";
      desc = "Per-LDB QID rlst bin clamping control for rlst loads due to (1) 1st FID enqueue or (2) cmp initiated sch2rdy.";
      regwidth = 32;
      HandCoded=true;
      field { name = "Rsvz0";    desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; } RSVZ0[4:4] = 1'h0;
      field { name = "Max Bin"; desc = "maximum permitted bin number";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; } MAX_BIN[3:2] = 2'h3;
      field { name = "Min Bin"; desc = "minimum permitted bin number";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; } MIN_BIN[1:0] = 2'h0;
  } ;
reg cfg_ap_qid_ldb_qid2cqidix_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="CONFIG_VIRT_MEM_QID_32";
      name = "Cfg Ap Qid Ldb Qid2cqidix";
        desc = "Map of Valid LDB CQ scheduling slots this QID supports: CQ[n][v[7:0]]. Each QID requires 512 mapping bits: 64 possible LDB CQ X 8 slots (16 consecutive 32b words Per-QID). This must be consistent with list_sel_pipe cfg_qid_ldb_qid2cqidix.";
        regwidth = 32;
        HandCoded=true;
        field { name = "Cq P0"; fieldwidth = 8; desc = "Bit Vector of valid CQ scheduling slots";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; } CQ_P0 [7:0]       = 8'h00;
        field { name = "Cq P1"; fieldwidth = 8; desc = "Bit Vector of valid CQ scheduling slots";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; } CQ_P1 [15:8]      = 8'h00;
        field { name = "Cq P2"; fieldwidth = 8; desc = "Bit Vector of valid CQ scheduling slots";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; } CQ_P2 [23:16]     = 8'h00;
        field { name = "Cq P3"; fieldwidth = 8; desc = "Bit Vector of valid CQ scheduling slots";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; } CQ_P3 [31:24]     = 8'h00;
  } ;
reg cfg_detect_feature_operation_00_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name="Detect Feature Operation_00";
      desc="Non-default settings may cause UNDEFINED behavior.Register will capture and log a bit when unit feature is activated.";
      field { name="stall"; fieldwidth = 1; desc = "Detect a pipeline contention stall";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[31:31]";} STALL[31:31] = 1'h0; 
      field { name="cmpblast"; fieldwidth = 1; desc = "Detect a lsp completion blast condition";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[30:30]";} CMPBLAST[30:30] = 1'h0; 
      field { name="byp_cqqidix_p4"; fieldwidth = 1; desc = "Detect cq,qidix bypass into p4";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[29:29]";} BYP_CQQIDIX_P4[29:29] = 1'h0; 
      field { name="byp_cqqidix_p3"; fieldwidth = 1; desc = "Detect cq,qidix bypass into p3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[28:28]";} BYP_CQQIDIX_P3[28:28] = 1'h0; 
      field { name="byp_cqqidix_p2"; fieldwidth = 1; desc = "Detect cq,qidix bypass into p2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[27:27]";} BYP_CQQIDIX_P2[27:27] = 1'h0; 
      field { name="byp_cqqidix_p1"; fieldwidth = 1; desc = "Detect cq,qidix bypass into p1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[26:26]";} BYP_CQQIDIX_P1[26:26] = 1'h0; 
      field { name="byp_cqqidix_p0"; fieldwidth = 1; desc = "Detect cq,qidix bypass into p0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[25:25]";} BYP_CQQIDIX_P0[25:25] = 1'h0; 
      field { name = "Rsvz0";    desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[24:14]";} RSVZ0[24:14] = 11'h0;
      field { name="enq_afull_priority"; fieldwidth = 1; desc = "Detect Enqueue selection prioritized over Complete/Schedule operation when elastic storage is almost full";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[13:13]";} ENQ_AFULL_PRIORITY[13:13] = 1'h0; 
      field { name="rdy_clamped_high"; fieldwidth = 1; desc = "Detect a push to the Ready List is clamped to a bin";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[12:12]";} RDY_CLAMPED_HIGH[12:12] = 1'h0; 
      field { name="rdy_clamped_low"; fieldwidth = 1; desc = "Detect a push to the Ready List is clamped to a bin";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[11:11]";} RDY_CLAMPED_LOW[11:11] = 1'h0; 
      field { name="sch_re"; fieldwidth = 1; desc = "Detect a flow transition from Ready to Empty state on Schedule operation";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[10:10]";} SCH_RE[10:10] = 1'h0;
      field { name="sch_rs"; fieldwidth = 1; desc = "Detect a flow transition from Ready to Scheduled state on Schedule operation";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[9:9]";} SCH_RS[9:9] = 1'h0;
      field { name="sch_ss"; fieldwidth = 1; desc = "Detect a flow transition from Scheduled to Scheudled state on Schedule operation";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[8:8]";} SCH_SS[8:8] = 1'h0;
      field { name="sch_se"; fieldwidth = 1; desc = "Detect a flow transition from Scheduled to Empty state on Schedule operation";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[7:7]";} SCH_SE[7:7] = 1'h0;
      field { name="cmp_sresre"; fieldwidth = 1; desc = "Detect a flow transition unchanged state on Completion operation ";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[6:6]";} CMP_SRESRE[6:6] = 1'h0;
      field { name="cmp_si"; fieldwidth = 1; desc = "Detect a flow transition from Scheduled to Idle state on Completion operation";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[5:5]";} CMP_SI[5:5] = 1'h0;
      field { name="cmp_sr"; fieldwidth = 1; desc = "Detect a flow transition from Scheduled to Ready state on Completion operation";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[4:4]";} CMP_SR[4:4] = 1'h0;
      field { name="enq_ir"; fieldwidth = 1; desc = "Detect a flow transition from Idle to Ready state on Enqueue operation";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[3:3]";} ENQ_IR[3:3] = 1'h0;
      field { name="enq_rr"; fieldwidth = 1; desc = "Detect a flow transition from Ready to Ready state on Enqueue operation";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[2:2]";} ENQ_RR[2:2] = 1'h0;
      field { name="enq_ss"; fieldwidth = 1; desc = "Detect a flow transition from Scheduled to Scheduled state on Enqueue operation";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[1:1]";} ENQ_SS[1:1] = 1'h0;
      field { name="enq_es"; fieldwidth = 1; desc = "Detect a flow transition from Empty to Scheduled state on Enqueue operation";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[0:0]";} ENQ_ES[0:0] = 1'h0;
};
reg cfg_detect_feature_operation_01_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name="Detect Feature Operation_01";
      desc="Non-default settings may cause UNDEFINED behavior.Register will capture and log a bit when unit feature is activated.";
      field { name="interrupt"; fieldwidth = 1; desc = "Detect Interrupt";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[31:31]";} INTERRUPT[31:31] = 1'h0;
      field { name = "Rsvz1";    desc = "rsvz1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[30:29]";} RSVZ1[30:29] = 2'h0;
      field { name="f_sch_cnt"; fieldwidth = 1; desc = "Detect full (4k) on inflight scheduled counter";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[28:28]";} F_SCH_CNT[28:28] = 1'h0;
      field { name="f_slst_cnt_pri3"; fieldwidth = 1; desc = "Detect full (2k) on scheduled list for priority bin 3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[27:27]";} F_SLST_CNT_PRI3[27:27] = 1'h0;
      field { name="f_slst_cnt_pri2"; fieldwidth = 1; desc = "Detect full (2k) on scheduled list for priority bin 2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[26:26]";} F_SLST_CNT_PRI2[26:26] = 1'h0;
      field { name="f_slst_cnt_pri1"; fieldwidth = 1; desc = "Detect full (2k) on scheduled list for priority bin 1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[25:25]";} F_SLST_CNT_PRI1[25:25] = 1'h0;
      field { name="f_slst_cnt_pri0"; fieldwidth = 1; desc = "Detect full (2k) on scheduled list for priority bin 0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[24:24]";} F_SLST_CNT_PRI0[24:24] = 1'h0;
      field { name="f_rlst_cnt_pri3"; fieldwidth = 1; desc = "Detect full (2k) on ready list for priority bin 3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[23:23]";} F_RLST_CNT_PRI3[23:23] = 1'h0;
      field { name="f_rlst_cnt_pri2"; fieldwidth = 1; desc = "Detect full (2k) on ready list for priority bin 2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[22:22]";} F_RLST_CNT_PRI2[22:22] = 1'h0;
      field { name="f_rlst_cnt_pri1"; fieldwidth = 1; desc = "Detect full (2k) on ready list for priority bin 1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[21:21]";} F_RLST_CNT_PRI1[21:21] = 1'h0;
      field { name="f_rlst_cnt_pri0"; fieldwidth = 1; desc = "Detect full (2k) on ready list for priority bin 0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[20:20]";} F_RLST_CNT_PRI0[20:20] = 1'h0;
      field { name="f_enq_cnt_pri3"; fieldwidth = 1; desc = "Detect full (2k) on enqueue counter for priority bin 3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[19:19]";} F_ENQ_CNT_PRI3[19:19] = 1'h0;
      field { name="f_enq_cnt_pri2"; fieldwidth = 1; desc = "Detect full (2k) on enqueue counter for priority bin 2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[18:18]";} F_ENQ_CNT_PRI2[18:18] = 1'h0;
      field { name="f_enq_cnt_pri1"; fieldwidth = 1; desc = "Detect full (2k) on enqueue counter for priority bin 1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[17:17]";} F_ENQ_CNT_PRI1[17:17] = 1'h0;
      field { name="f_enq_cnt_pri0"; fieldwidth = 1; desc = "Detect full (2k) on enqueue counter for priority bin 0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[16:16]";} F_ENQ_CNT_PRI0[16:16] = 1'h0;
      field { name = "Rsvz0";    desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[15:13]";} RSVZ0[15:13] = 3'h0;
      field { name="a_sch_cnt"; fieldwidth = 1; desc = "Detect activity on inflight scheduled counter";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[12:12]";} A_SCH_CNT[12:12] = 1'h0;
      field { name="a_slst_cnt_pri3"; fieldwidth = 1; desc = "Detect activity on scheduled list for priority bin 3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[11:11]";} A_SLST_CNT_PRI3[11:11] = 1'h0;
      field { name="a_slst_cnt_pri2"; fieldwidth = 1; desc = "Detect activity on scheduled list for priority bin 2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[10:10]";} A_SLST_CNT_PRI2[10:10] = 1'h0;
      field { name="a_slst_cnt_pri1"; fieldwidth = 1; desc = "Detect activity on scheduled list for priority bin 1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[9:9]";} A_SLST_CNT_PRI1[9:9] = 1'h0;
      field { name="a_slst_cnt_pri0"; fieldwidth = 1; desc = "Detect activity on scheduled list for priority bin 0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[8:8]";} A_SLST_CNT_PRI0[8:8] = 1'h0;
      field { name="a_rlst_cnt_pri3"; fieldwidth = 1; desc = "Detect activity on ready list for priority bin 3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[7:7]";} A_RLST_CNT_PRI3[7:7] = 1'h0;
      field { name="a_rlst_cnt_pri2"; fieldwidth = 1; desc = "Detect activity on ready list for priority bin 2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[6:6]";} A_RLST_CNT_PRI2[6:6] = 1'h0;
      field { name="a_rlst_cnt_pri1"; fieldwidth = 1; desc = "Detect activity on ready list for priority bin 1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[5:5]";} A_RLST_CNT_PRI1[5:5] = 1'h0;
      field { name="a_rlst_cnt_pri0"; fieldwidth = 1; desc = "Detect activity on ready list for priority bin 0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[4:4]";} A_RLST_CNT_PRI0[4:4] = 1'h0;
      field { name="a_enq_cnt_pri3"; fieldwidth = 1; desc = "Detect activity on enqueue counter for priority bin 3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[3:3]";} A_ENQ_CNT_PRI3[3:3] = 1'h0;
      field { name="a_enq_cnt_pri2"; fieldwidth = 1; desc = "Detect activity on enqueue counter for priority bin 2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[2:2]";} A_ENQ_CNT_PRI2[2:2] = 1'h0;
      field { name="a_enq_cnt_pri1"; fieldwidth = 1; desc = "Detect activity on enqueue counter for priority bin 1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[1:1]";} A_ENQ_CNT_PRI1[1:1] = 1'h0;
      field { name="a_enq_cnt_pri0"; fieldwidth = 1; desc = "Detect activity on enqueue counter for priority bin 0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW/V"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[0:0]";} A_ENQ_CNT_PRI0[0:0] = 1'h0;
};
reg cfg_ap_csr_control_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="SURVIVE_REG_NA_1";
      name = "Cfg atm csr Control General";
      desc = "general control register";
      field { name= "Rsvz0"; fieldwidth = 16; desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[31:16]";} RSVZ0[31:16] = 16'h0;
      field { name= "int_inf5_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=5";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[15:15]";} INT_INF5_SYND_DIS[15:15] = 1'h0;
      field { name= "int_inf5_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable. INF AID=5";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[14:14]";} INT_INF5_ALARM_DIS[14:14] = 1'h0 ;
      field { name= "int_inf4_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=4";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[13:13]";} INT_INF4_SYND_DIS[13:13] = 1'h0;
      field { name= "int_inf4_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable. INF AID=4";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[12:12]";} INT_INF4_ALARM_DIS[12:12] = 1'h0 ;
      field { name= "int_inf3_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[11:11]";} INT_INF3_SYND_DIS[11:11] = 1'h0;
      field { name= "int_inf3_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable. INF AID=3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[10:10]";} INT_INF3_ALARM_DIS[10:10] = 1'h0 ;
      field { name= "int_inf2_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[9:9]";} INT_INF2_SYND_DIS[9:9] = 1'h0;
      field { name= "int_inf2_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable. INF AID=2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[8:8]";} INT_INF2_ALARM_DIS[8:8] = 1'h0 ;
      field { name= "int_inf1_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[7:7]";} INT_INF1_SYND_DIS[7:7] = 1'h0;
      field { name= "int_inf1_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable INF AID=1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[6:6]";} INT_INF1_ALARM_DIS[6:6] = 1'h0 ;
      field { name= "int_inf0_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[5:5]";} INT_INF0_SYND_DIS[5:5] = 1'h0;
      field { name= "int_inf0_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable. INF AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[4:4]";} INT_INF0_ALARM_DIS[4:4] = 1'h0 ;
      field { name= "int_unc0_synd_dis"; fieldwidth = 1; desc = "int unc syndrome disable. UNC MBE AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[3:3]";} INT_UNC_SYND_DIS[3:3] = 1'h0;
      field { name= "int_unc0_alarm_dis"; fieldwidth = 1; desc = "int unc alarm disable UNC MBE AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[2:2]";} INT_UNCR_ALARM_DIS[2:2] = 1'h0;
      field { name= "int_cor0_synd_dis"; fieldwidth = 1; desc = "int cor syndrome disable. COR SBE AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[1:1]";} INT_COR_SYND_DIS[1:1] = 1'h0;
      field { name= "int_cor0_alarm_dis"; fieldwidth = 1; desc = "int cor alarm disable. COR SBE AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[0:0]";} INT_COR_ALARM_DIS[0:0] = 1'h0;
};
reg cfg_patch_control_r {
      donttest = true ;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="SURVIVE_REG_NA_1";
      name="Cfg Patch Control";
      desc="Non-default settings may cause UNDEFINED behavior.Common Control register with Patch config access";
      HandCoded=true;
      regwidth=32;
      field { name = "delay_clockoff"; desc = "specify the number of idle clocks required to turn off clocks"; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[7:0]";} DELAY_CLOCKOFF[7:0] = 8'h40;
      field { name = "delay_clkoff_bypass"; desc = "specify the number of clocks required to stay in clk_off bypass state, max supported value is 63 clocks"; fieldwidth = 6;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[13:8]";} DELAY_CLKOFF_BYPASS[13:8] = 6'h7;
      field { name = "Rsvz1";    desc = "rsvz1"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[15:14]";} RSVZ1[15:14] = 2'h0;
      field { name = "Rsvz0";    desc = "rsvz0"; fieldwidth = 15;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[30:16]";} RSVZ0[30:16] = 15'h0;
      field { name = "disable_clockoff"; desc = "set this bit to disable turning off the clock for the partitiion"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[31:31]";} DISABLE_CLOCKOFF[31:31] = 1'h0;
};
