\relax 
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Implementation and Results}{10}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Development and evaluation eastbound interface}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.1}Open serial driver design}{11}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.1}{\ignorespaces Serial frame processing}}{12}}
\newlabel{fig:Openserial_startOutput}{{3.1}{12}}
\newlabel{meas:set dag root command}{{3.1.1}{13}}
\@writefile{lot}{\contentsline {table}{\numberline {3.1}{\ignorespaces Serial frame set DAG root}}{13}}
\newlabel{meas:UDP_inject}{{3.1.1}{14}}
\@writefile{lot}{\contentsline {table}{\numberline {3.2}{\ignorespaces Serial frame, Inject UDP packet}}{14}}
\newlabel{meas:Explanation}{{3.1.1}{14}}
\@writefile{lot}{\contentsline {table}{\numberline {3.3}{\ignorespaces Different fields in a packet}}{14}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.2}Network management module}{14}}
\citation{GADDOUR20123163}
\citation{Yagiz}
\@writefile{lof}{\contentsline {figure}{\numberline {3.2}{\ignorespaces Experimental setup}}{16}}
\newlabel{fig:experimental_setup_loop1}{{3.2}{16}}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}LLDN schedule construction}{16}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.3}{\ignorespaces schedule}}{16}}
\newlabel{fig:schedule}{{3.3}{16}}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}Modified OpenWSN External MAC}{16}}
\@writefile{toc}{\contentsline {section}{\numberline {3.4}Eastbound delay characterization}{17}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.1}Setup}{17}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.4}{\ignorespaces experimental setup.}}{17}}
\newlabel{fig:setup}{{3.4}{17}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.2}Evaluation}{18}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.5}{\ignorespaces Total serial latency}}{18}}
\newlabel{fig:Total_serial_latency}{{3.5}{18}}
\citation{Craig.Peacock@beyondlogic.org}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.4.2.1}Chip ack processing delay}{19}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.6}{\ignorespaces Chip ack delay}}{19}}
\newlabel{fig:Chip_ack_delay}{{3.6}{19}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.4.2.2}USB transmission and protocol overhead delay($T_{usb}$)}{19}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.7}{\ignorespaces read transaction from USB slave device.}}{20}}
\newlabel{fig:read_trans}{{3.7}{20}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.8}{\ignorespaces write transaction to USB slave device.}}{20}}
\newlabel{fig:write_trans}{{3.8}{20}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.9}{\ignorespaces Host polling and stack delay}}{21}}
\newlabel{fig:Host_polling_and_stack_delay}{{3.9}{21}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {3.4.2.3}UART transmission delay($T_{serial}$)}{21}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.10}{\ignorespaces UART TX/RX delay}}{21}}
\newlabel{fig:UART transmission delay}{{3.10}{21}}
\@writefile{toc}{\contentsline {section}{\numberline {3.5}Communication stack processing delay}{22}}
\@writefile{lof}{\contentsline {figure}{\numberline {3.11}{\ignorespaces UDP packet processing delay.}}{23}}
\newlabel{fig:write_trans}{{3.11}{23}}
\@setckpt{Evaluation}{
\setcounter{page}{24}
\setcounter{equation}{2}
\setcounter{enumi}{7}
\setcounter{enumii}{0}
\setcounter{enumiii}{0}
\setcounter{enumiv}{0}
\setcounter{footnote}{0}
\setcounter{mpfootnote}{0}
\setcounter{part}{0}
\setcounter{chapter}{3}
\setcounter{section}{5}
\setcounter{subsection}{0}
\setcounter{subsubsection}{0}
\setcounter{paragraph}{0}
\setcounter{subparagraph}{0}
\setcounter{figure}{11}
\setcounter{table}{3}
\setcounter{StandardModuleDepth}{0}
\setcounter{float@type}{4}
}
