// Seed: 661985523
module module_0 #(
    parameter id_3 = 32'd83
) (
    output supply0 id_0,
    output tri0 id_1
);
  wire _id_3;
  assign module_1.id_3 = 0;
  wire [id_3 : 1] id_4, id_5, id_6, id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd85
) (
    output wor id_0,
    input tri0 id_1
    , id_13,
    output wand id_2,
    input wire _id_3[-1 : 1],
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output uwire id_7,
    input tri id_8,
    input wand id_9,
    output wire id_10[-1 : id_3],
    input uwire id_11
);
  wire [-1 : ""] id_14 = id_3;
  wire id_15;
  logic id_16 = -1;
  logic id_17 = 1 && 1'b0;
  module_0 modCall_1 (
      id_0,
      id_10
  );
endmodule
