--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2915 paths analyzed, 176 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.023ns.
--------------------------------------------------------------------------------

Paths for end point u2/led_3 (SLICE_X54Y63.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_3 (FF)
  Destination:          u2/led_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.997ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.089 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_3 to u2/led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y70.YQ      Tcko                  0.652   u2/cnt<2>
                                                       u2/cnt_3
    SLICE_X25Y77.F4      net (fanout=2)        1.229   u2/cnt<3>
    SLICE_X25Y77.COUT    Topcyf                1.162   u2/Mcompar_cnt_or0000_cy<1>
                                                       u2/Mcompar_cnt_or0000_lut<0>
                                                       u2/Mcompar_cnt_or0000_cy<0>
                                                       u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<3>
                                                       u2/Mcompar_cnt_or0000_cy<2>
                                                       u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<5>
                                                       u2/Mcompar_cnt_or0000_cy<4>
                                                       u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<7>
                                                       u2/Mcompar_cnt_or0000_cy<6>
                                                       u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<9>
                                                       u2/Mcompar_cnt_or0000_cy<8>
                                                       u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.XB      Tcinxb                0.404   u2/Mcompar_cnt_or0000_cy<10>
                                                       u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.G3      net (fanout=22)       2.094   u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.Y       Tilo                  0.759   u2/led_not0001
                                                       u2/led_not00011
    SLICE_X54Y63.CE      net (fanout=6)        1.670   u2/led_not0001
    SLICE_X54Y63.CLK     Tceck                 0.555   u2/led<3>
                                                       u2/led_3
    -------------------------------------------------  ---------------------------
    Total                                      8.997ns (4.004ns logic, 4.993ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_36 (FF)
  Destination:          u2/led_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.089 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_36 to u2/led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y87.XQ      Tcko                  0.592   u2/cnt<36>
                                                       u2/cnt_36
    SLICE_X25Y80.F1      net (fanout=2)        1.597   u2/cnt<36>
    SLICE_X25Y80.COUT    Topcyf                1.162   u2/Mcompar_cnt_or0000_cy<7>
                                                       u2/Mcompar_cnt_or0000_lut<6>
                                                       u2/Mcompar_cnt_or0000_cy<6>
                                                       u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<9>
                                                       u2/Mcompar_cnt_or0000_cy<8>
                                                       u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.XB      Tcinxb                0.404   u2/Mcompar_cnt_or0000_cy<10>
                                                       u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.G3      net (fanout=22)       2.094   u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.Y       Tilo                  0.759   u2/led_not0001
                                                       u2/led_not00011
    SLICE_X54Y63.CE      net (fanout=6)        1.670   u2/led_not0001
    SLICE_X54Y63.CLK     Tceck                 0.555   u2/led<3>
                                                       u2/led_3
    -------------------------------------------------  ---------------------------
    Total                                      8.951ns (3.590ns logic, 5.361ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_0 (FF)
  Destination:          u2/led_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.766ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.089 - 0.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_0 to u2/led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.XQ      Tcko                  0.592   u2/cnt<0>
                                                       u2/cnt_0
    SLICE_X25Y77.F1      net (fanout=2)        1.058   u2/cnt<0>
    SLICE_X25Y77.COUT    Topcyf                1.162   u2/Mcompar_cnt_or0000_cy<1>
                                                       u2/Mcompar_cnt_or0000_lut<0>
                                                       u2/Mcompar_cnt_or0000_cy<0>
                                                       u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<3>
                                                       u2/Mcompar_cnt_or0000_cy<2>
                                                       u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<5>
                                                       u2/Mcompar_cnt_or0000_cy<4>
                                                       u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<7>
                                                       u2/Mcompar_cnt_or0000_cy<6>
                                                       u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<9>
                                                       u2/Mcompar_cnt_or0000_cy<8>
                                                       u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.XB      Tcinxb                0.404   u2/Mcompar_cnt_or0000_cy<10>
                                                       u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.G3      net (fanout=22)       2.094   u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.Y       Tilo                  0.759   u2/led_not0001
                                                       u2/led_not00011
    SLICE_X54Y63.CE      net (fanout=6)        1.670   u2/led_not0001
    SLICE_X54Y63.CLK     Tceck                 0.555   u2/led<3>
                                                       u2/led_3
    -------------------------------------------------  ---------------------------
    Total                                      8.766ns (3.944ns logic, 4.822ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point u2/prevs_1 (SLICE_X54Y62.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_3 (FF)
  Destination:          u2/prevs_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.997ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.089 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_3 to u2/prevs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y70.YQ      Tcko                  0.652   u2/cnt<2>
                                                       u2/cnt_3
    SLICE_X25Y77.F4      net (fanout=2)        1.229   u2/cnt<3>
    SLICE_X25Y77.COUT    Topcyf                1.162   u2/Mcompar_cnt_or0000_cy<1>
                                                       u2/Mcompar_cnt_or0000_lut<0>
                                                       u2/Mcompar_cnt_or0000_cy<0>
                                                       u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<3>
                                                       u2/Mcompar_cnt_or0000_cy<2>
                                                       u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<5>
                                                       u2/Mcompar_cnt_or0000_cy<4>
                                                       u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<7>
                                                       u2/Mcompar_cnt_or0000_cy<6>
                                                       u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<9>
                                                       u2/Mcompar_cnt_or0000_cy<8>
                                                       u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.XB      Tcinxb                0.404   u2/Mcompar_cnt_or0000_cy<10>
                                                       u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.G3      net (fanout=22)       2.094   u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.Y       Tilo                  0.759   u2/led_not0001
                                                       u2/led_not00011
    SLICE_X54Y62.CE      net (fanout=6)        1.670   u2/led_not0001
    SLICE_X54Y62.CLK     Tceck                 0.555   u2/prevs<1>
                                                       u2/prevs_1
    -------------------------------------------------  ---------------------------
    Total                                      8.997ns (4.004ns logic, 4.993ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_36 (FF)
  Destination:          u2/prevs_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.089 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_36 to u2/prevs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y87.XQ      Tcko                  0.592   u2/cnt<36>
                                                       u2/cnt_36
    SLICE_X25Y80.F1      net (fanout=2)        1.597   u2/cnt<36>
    SLICE_X25Y80.COUT    Topcyf                1.162   u2/Mcompar_cnt_or0000_cy<7>
                                                       u2/Mcompar_cnt_or0000_lut<6>
                                                       u2/Mcompar_cnt_or0000_cy<6>
                                                       u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<9>
                                                       u2/Mcompar_cnt_or0000_cy<8>
                                                       u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.XB      Tcinxb                0.404   u2/Mcompar_cnt_or0000_cy<10>
                                                       u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.G3      net (fanout=22)       2.094   u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.Y       Tilo                  0.759   u2/led_not0001
                                                       u2/led_not00011
    SLICE_X54Y62.CE      net (fanout=6)        1.670   u2/led_not0001
    SLICE_X54Y62.CLK     Tceck                 0.555   u2/prevs<1>
                                                       u2/prevs_1
    -------------------------------------------------  ---------------------------
    Total                                      8.951ns (3.590ns logic, 5.361ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_0 (FF)
  Destination:          u2/prevs_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.766ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.089 - 0.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_0 to u2/prevs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.XQ      Tcko                  0.592   u2/cnt<0>
                                                       u2/cnt_0
    SLICE_X25Y77.F1      net (fanout=2)        1.058   u2/cnt<0>
    SLICE_X25Y77.COUT    Topcyf                1.162   u2/Mcompar_cnt_or0000_cy<1>
                                                       u2/Mcompar_cnt_or0000_lut<0>
                                                       u2/Mcompar_cnt_or0000_cy<0>
                                                       u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<3>
                                                       u2/Mcompar_cnt_or0000_cy<2>
                                                       u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<5>
                                                       u2/Mcompar_cnt_or0000_cy<4>
                                                       u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<7>
                                                       u2/Mcompar_cnt_or0000_cy<6>
                                                       u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<9>
                                                       u2/Mcompar_cnt_or0000_cy<8>
                                                       u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.XB      Tcinxb                0.404   u2/Mcompar_cnt_or0000_cy<10>
                                                       u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.G3      net (fanout=22)       2.094   u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.Y       Tilo                  0.759   u2/led_not0001
                                                       u2/led_not00011
    SLICE_X54Y62.CE      net (fanout=6)        1.670   u2/led_not0001
    SLICE_X54Y62.CLK     Tceck                 0.555   u2/prevs<1>
                                                       u2/prevs_1
    -------------------------------------------------  ---------------------------
    Total                                      8.766ns (3.944ns logic, 4.822ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point u2/prevs_0 (SLICE_X54Y62.CE), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_3 (FF)
  Destination:          u2/prevs_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.997ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.089 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_3 to u2/prevs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y70.YQ      Tcko                  0.652   u2/cnt<2>
                                                       u2/cnt_3
    SLICE_X25Y77.F4      net (fanout=2)        1.229   u2/cnt<3>
    SLICE_X25Y77.COUT    Topcyf                1.162   u2/Mcompar_cnt_or0000_cy<1>
                                                       u2/Mcompar_cnt_or0000_lut<0>
                                                       u2/Mcompar_cnt_or0000_cy<0>
                                                       u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<3>
                                                       u2/Mcompar_cnt_or0000_cy<2>
                                                       u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<5>
                                                       u2/Mcompar_cnt_or0000_cy<4>
                                                       u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<7>
                                                       u2/Mcompar_cnt_or0000_cy<6>
                                                       u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<9>
                                                       u2/Mcompar_cnt_or0000_cy<8>
                                                       u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.XB      Tcinxb                0.404   u2/Mcompar_cnt_or0000_cy<10>
                                                       u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.G3      net (fanout=22)       2.094   u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.Y       Tilo                  0.759   u2/led_not0001
                                                       u2/led_not00011
    SLICE_X54Y62.CE      net (fanout=6)        1.670   u2/led_not0001
    SLICE_X54Y62.CLK     Tceck                 0.555   u2/prevs<1>
                                                       u2/prevs_0
    -------------------------------------------------  ---------------------------
    Total                                      8.997ns (4.004ns logic, 4.993ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_36 (FF)
  Destination:          u2/prevs_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.089 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_36 to u2/prevs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y87.XQ      Tcko                  0.592   u2/cnt<36>
                                                       u2/cnt_36
    SLICE_X25Y80.F1      net (fanout=2)        1.597   u2/cnt<36>
    SLICE_X25Y80.COUT    Topcyf                1.162   u2/Mcompar_cnt_or0000_cy<7>
                                                       u2/Mcompar_cnt_or0000_lut<6>
                                                       u2/Mcompar_cnt_or0000_cy<6>
                                                       u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<9>
                                                       u2/Mcompar_cnt_or0000_cy<8>
                                                       u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.XB      Tcinxb                0.404   u2/Mcompar_cnt_or0000_cy<10>
                                                       u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.G3      net (fanout=22)       2.094   u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.Y       Tilo                  0.759   u2/led_not0001
                                                       u2/led_not00011
    SLICE_X54Y62.CE      net (fanout=6)        1.670   u2/led_not0001
    SLICE_X54Y62.CLK     Tceck                 0.555   u2/prevs<1>
                                                       u2/prevs_0
    -------------------------------------------------  ---------------------------
    Total                                      8.951ns (3.590ns logic, 5.361ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/cnt_0 (FF)
  Destination:          u2/prevs_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.766ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.089 - 0.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/cnt_0 to u2/prevs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.XQ      Tcko                  0.592   u2/cnt<0>
                                                       u2/cnt_0
    SLICE_X25Y77.F1      net (fanout=2)        1.058   u2/cnt<0>
    SLICE_X25Y77.COUT    Topcyf                1.162   u2/Mcompar_cnt_or0000_cy<1>
                                                       u2/Mcompar_cnt_or0000_lut<0>
                                                       u2/Mcompar_cnt_or0000_cy<0>
                                                       u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<1>
    SLICE_X25Y78.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<3>
                                                       u2/Mcompar_cnt_or0000_cy<2>
                                                       u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<3>
    SLICE_X25Y79.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<5>
                                                       u2/Mcompar_cnt_or0000_cy<4>
                                                       u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<5>
    SLICE_X25Y80.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<7>
                                                       u2/Mcompar_cnt_or0000_cy<6>
                                                       u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<7>
    SLICE_X25Y81.COUT    Tbyp                  0.118   u2/Mcompar_cnt_or0000_cy<9>
                                                       u2/Mcompar_cnt_or0000_cy<8>
                                                       u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   u2/Mcompar_cnt_or0000_cy<9>
    SLICE_X25Y82.XB      Tcinxb                0.404   u2/Mcompar_cnt_or0000_cy<10>
                                                       u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.G3      net (fanout=22)       2.094   u2/Mcompar_cnt_or0000_cy<10>
    SLICE_X54Y64.Y       Tilo                  0.759   u2/led_not0001
                                                       u2/led_not00011
    SLICE_X54Y62.CE      net (fanout=6)        1.670   u2/led_not0001
    SLICE_X54Y62.CLK     Tceck                 0.555   u2/prevs<1>
                                                       u2/prevs_0
    -------------------------------------------------  ---------------------------
    Total                                      8.766ns (3.944ns logic, 4.822ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u2/prevs_2 (SLICE_X55Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/led_2 (FF)
  Destination:          u2/prevs_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/led_2 to u2/prevs_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y65.XQ      Tcko                  0.473   u2/led<2>
                                                       u2/led_2
    SLICE_X55Y64.BY      net (fanout=2)        0.420   u2/led<2>
    SLICE_X55Y64.CLK     Tckdi       (-Th)    -0.135   u2/prevs<3>
                                                       u2/prevs_2
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.608ns logic, 0.420ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point u2/prevs_0 (SLICE_X54Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/led_0 (FF)
  Destination:          u2/prevs_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.045ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/led_0 to u2/prevs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y63.XQ      Tcko                  0.473   u2/led<0>
                                                       u2/led_0
    SLICE_X54Y62.BY      net (fanout=2)        0.420   u2/led<0>
    SLICE_X54Y62.CLK     Tckdi       (-Th)    -0.152   u2/prevs<1>
                                                       u2/prevs_0
    -------------------------------------------------  ---------------------------
    Total                                      1.045ns (0.625ns logic, 0.420ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point u2/prevs_1 (SLICE_X54Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/led_1 (FF)
  Destination:          u2/prevs_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.197ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/led_1 to u2/prevs_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.XQ      Tcko                  0.473   u2/led<1>
                                                       u2/led_1
    SLICE_X54Y62.BX      net (fanout=2)        0.590   u2/led<1>
    SLICE_X54Y62.CLK     Tckdi       (-Th)    -0.134   u2/prevs<1>
                                                       u2/prevs_1
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.607ns logic, 0.590ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u2/cnt<14>/CLK
  Logical resource: u2/cnt_14/CK
  Location pin: SLICE_X24Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: u2/cnt<14>/CLK
  Logical resource: u2/cnt_14/CK
  Location pin: SLICE_X24Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: u2/cnt<14>/CLK
  Logical resource: u2/cnt_14/CK
  Location pin: SLICE_X24Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.023|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2915 paths, 0 nets, and 198 connections

Design statistics:
   Minimum period:   9.023ns{1}   (Maximum frequency: 110.828MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar  4 15:22:05 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



