#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000219707abd50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000219707ae090 .scope module, "img_resize_tb" "img_resize_tb" 3 4;
 .timescale -9 -12;
v0000021970812350_0 .net "addr_out", 9 0, v00000219707b4a90_0;  1 drivers
v00000219708123f0_0 .var "center_addr_x", 5 0;
v0000021970812490_0 .var "center_addr_y", 5 0;
v0000021970812800_0 .var "clk_in", 0 0;
v0000021970812760_0 .net "data_out", 7 0, v00000219707b4bd0_0;  1 drivers
v00000219708128a0_0 .var "pixel_in", 7 0;
v0000021970813340_0 .var "rst_in", 0 0;
v0000021970812a80_0 .var "valid_in", 0 0;
v0000021970812f80_0 .net "valid_out", 0 0, v0000021970812030_0;  1 drivers
S_00000219707bbf30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 51, 3 51 0, S_00000219707ae090;
 .timescale -9 -12;
v00000219707bc2f0_0 .var/2s "i", 31 0;
S_00000219707bc0c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 52, 3 52 0, S_00000219707bbf30;
 .timescale -9 -12;
v00000219707bc250_0 .var/2s "j", 31 0;
S_00000219707b4860 .scope module, "downsizer" "image_half" 3 19, 4 4 0, S_00000219707ae090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 6 "data_x_in";
    .port_info 4 /INPUT 6 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 10 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_0000021970766720 .param/l "BIT_DEPTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_0000021970766758 .param/l "NEW_WIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
v00000219707b49f0_0 .net "clk_in", 0 0, v0000021970812800_0;  1 drivers
v00000219707b4a90_0 .var "data_addr_out", 9 0;
v00000219707b4b30_0 .net "data_in", 7 0, v00000219708128a0_0;  1 drivers
v00000219707b4bd0_0 .var "data_out", 7 0;
v00000219707b4c70_0 .net "data_valid_in", 0 0, v0000021970812a80_0;  1 drivers
v0000021970812030_0 .var "data_valid_out", 0 0;
v00000219708120d0_0 .net "data_x_in", 5 0, v00000219708123f0_0;  1 drivers
v0000021970812170_0 .net "data_y_in", 5 0, v0000021970812490_0;  1 drivers
v0000021970812210_0 .var "done_out", 0 0;
v00000219708122b0_0 .net "rst_in", 0 0, v0000021970813340_0;  1 drivers
E_00000219707aca80 .event posedge, v00000219707b49f0_0;
    .scope S_00000219707b4860;
T_0 ;
    %wait E_00000219707aca80;
    %load/vec4 v00000219708122b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000219707b4bd0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000219707b4a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021970812030_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000219707b4c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000219708120d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000021970812170_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000219707b4b30_0;
    %assign/vec4 v00000219707b4bd0_0, 0;
    %load/vec4 v0000021970812170_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %load/vec4 v00000219708120d0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 10;
    %assign/vec4 v00000219707b4a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021970812030_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021970812030_0, 0;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021970812210_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021970812030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021970812210_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000219707ae090;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000021970812800_0;
    %nor/r;
    %store/vec4 v0000021970812800_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000219707ae090;
T_2 ;
    %vpi_call/w 3 37 "$dumpfile", "resize.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000219707ae090 {0 0 0};
    %vpi_call/w 3 39 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021970812800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021970813340_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000219708123f0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021970812490_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021970812a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021970813340_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021970813340_0, 0, 1;
    %delay 10000, 0;
    %fork t_1, S_00000219707bbf30;
    %jmp t_0;
    .scope S_00000219707bbf30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000219707bc2f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000219707bc2f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.1, 5;
    %fork t_3, S_00000219707bc0c0;
    %jmp t_2;
    .scope S_00000219707bc0c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000219707bc250_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000219707bc250_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v00000219707bc2f0_0;
    %load/vec4 v00000219707bc250_0;
    %add;
    %pad/s 8;
    %store/vec4 v00000219708128a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021970812a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021970812a80_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000219708123f0_0;
    %addi 1, 0, 6;
    %store/vec4 v00000219708123f0_0, 0, 6;
    %load/vec4 v00000219707bc250_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000219707bc250_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_00000219707bbf30;
t_2 %join;
    %load/vec4 v0000021970812490_0;
    %addi 1, 0, 6;
    %store/vec4 v0000021970812490_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000219708123f0_0, 0, 6;
    %load/vec4 v00000219707bc2f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000219707bc2f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_00000219707ae090;
t_0 %join;
    %vpi_call/w 3 65 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/image_resize_tb.sv";
    "hdl/image_resize.sv";
