<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>LGPT0</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">LGPT0</a>
</h2>
<P>Instance: LGPT0<BR>
Component: LGPT0<BR>
Base address: 0x40060000</P>
<BR>
<P>This component is a general purpose timer. <BR>
The timer offers<BR>
- generation of waveforms and events.<BR>
- capture of signal period and duty cycle. <BR>
- generation of <A class="mmap_legend_link" href="../legend.html#IR">IR</A> signals.<BR>
- decoding of quadrature encoded signals.<BR>
- motor control features.<BR>
<BR>
It consists of a<BR>
- 16-bit counter.<BR>
- 8-bit prescaler<BR>
- 3 capture compare channels.<BR>
- 3 event outputs.<BR>
- 3 capture inputs.<BR>
<BR>
Each channel subscribes to the synchronous event bus. They can control one or more event outputs in both capture and compare modes. <A class="xref" href="#PRECFG_TICKSRC">PRECFG.TICKSRC</A> selects tick source for the timer.</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="LGPT0"></A><A href="CPU_MMAP.html"> TOP</A>:<B>LGPT0</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DESC" title="Description Register.">DESC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xDE49 1010</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0000</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DESCEX" title="Description Extended">DESCEX</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x000A 38C3</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0004</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0004</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STARTCFG" title="Start Configuration">STARTCFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0008</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0008</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CTL" title="Timer Control">CTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 000C</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 000C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#OUTCTL" title="Output Control">OUTCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0010</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0010</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CNTR" title="Counter">CNTR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0014</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0014</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PRECFG" title="Clock Prescaler Configuration">PRECFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0018</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0018</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PREEVENT" title="Prescaler Event">PREEVENT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 001C</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 001C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CHFILT" title="Channel Input Filter">CHFILT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0020</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0020</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#QDECSTAT" title="Quadrature Decoder Status">QDECSTAT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0034</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0034</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IRGEN" title="IR Generation">IRGEN</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0038</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0038</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DMA" title="Direct Memory Accsess">DMA</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 003C</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 003C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DMARW" title="Direct Memory Access">DMARW</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0040</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0040</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ADCTRG" title="ADC Trigger">ADCTRG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0044</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0044</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IOCTL" title="IO Controller">IOCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0048</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0048</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMASK" title="Interrupt mask. ">IMASK</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0068</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0068</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RIS" title="Raw interrupt status. ">RIS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 006C</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 006C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MIS" title="Masked interrupt status. ">MIS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0070</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0070</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ISET" title="Interrupt set register. ">ISET</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0074</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0074</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ICLR" title="Interrupt clear register. ">ICLR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0078</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0078</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMSET" title="Interrupt mask set register. ">IMSET</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 007C</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 007C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMCLR" title="Interrupt mask clear register. ">IMCLR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0080</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0080</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#EMU" title="Debug control">EMU</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0084</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0084</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#C0CFG" title="Channel 0 Configuration">C0CFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00C0</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 00C0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#C1CFG" title="Channel 1 Configuration">C1CFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00C4</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 00C4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#C2CFG" title="Channel 2 Configuration">C2CFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00C8</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 00C8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PTGT" title="Pipeline Target">PTGT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00FC</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 00FC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PC0CC" title="Pipeline Channel 0 Capture Compare ">PC0CC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0100</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0100</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PC1CC" title="Pipeline Channel 1 Capture Compare ">PC1CC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0104</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0104</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PC2CC" title="Pipeline Channel 2 Capture Compare ">PC2CC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0108</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0108</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TGT" title="Target">TGT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 013C</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 013C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#C0CC" title="Channel 0 Capture Compare">C0CC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0140</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0140</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#C1CC" title="Channel 1 Capture Compare">C1CC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0144</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0144</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#C2CC" title="Channel 2 Capture Compare">C2CC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0148</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0148</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PTGTNC" title="Pipeline Target No Clear">PTGTNC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 017C</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 017C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PC0CCNC" title="Pipeline Channel 0 Capture Compare No Clear">PC0CCNC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0180</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0180</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PC1CCNC" title="Pipeline Channel 1 Capture Compare No Clear">PC1CCNC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0184</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0184</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PC2CCNC" title="Pipeline Channel 2 Capture Compare No Clear">PC2CCNC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0188</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 0188</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#TGTNC" title="Target No Clear">TGTNC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01BC</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 01BC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#C0CCNC" title="Channel 0 Capture Compare No Clear">C0CCNC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01C0</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 01C0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#C1CCNC" title="Channel 1 Capture Compare No Clear">C1CCNC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01C4</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 01C4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#C2CCNC" title="Channel 2 Capture Compare No Clear">C2CCNC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01C8</P>
</TD>
<TD class="cellCol5">
  <P>0x4006 01C8</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:LGPT0 Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="DESC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:DESC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0000</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0000</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Description Register.<BR>
<BR>
This register provides IP module ID, revision information, instance index and standard MMR registers offset.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MODID">31:16</a>
</TD>
<TD class="cellBitfieldCol2">MODID</TD>
<TD class="cellBitfieldCol3" colspan="3">Module identifier used to uniquely identify this IP.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0xDE49</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_STDIPOFF">15:12</a>
</TD>
<TD class="cellBitfieldCol2">STDIPOFF</TD>
<TD class="cellBitfieldCol3" colspan="3">Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.<BR>
<BR>
0: Standard IP MMRs do not exist<BR>
<BR>
0x1-0xF: Standard IP MMRs begin at offset of (64*<A class="xref" href="#DESC_STDIPOFF">STDIPOFF</A> from the base IP address)</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_INSTIDX">11:8</a>
</TD>
<TD class="cellBitfieldCol2">INSTIDX</TD>
<TD class="cellBitfieldCol3" colspan="3">IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MAJREV">7:4</a>
</TD>
<TD class="cellBitfieldCol2">MAJREV</TD>
<TD class="cellBitfieldCol3" colspan="3">Major revision of IP.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MINREV">3:0</a>
</TD>
<TD class="cellBitfieldCol2">MINREV</TD>
<TD class="cellBitfieldCol3" colspan="3">Minor revision of IP.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DESCEX"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:DESCEX</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0004</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Description Extended<BR>
<BR>
This register describes the parameters of the LGPT.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_RESERVED20">31:20</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED20</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_HIR">19</a>
</TD>
<TD class="cellBitfieldCol2">HIR</TD>
<TD class="cellBitfieldCol3" colspan="3">Has IR logic.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_HDBF">18</a>
</TD>
<TD class="cellBitfieldCol2">HDBF</TD>
<TD class="cellBitfieldCol3" colspan="3">Has Dead-Band, Fault, and Park logic.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_PREW">17:14</a>
</TD>
<TD class="cellBitfieldCol2">PREW</TD>
<TD class="cellBitfieldCol3" colspan="3">Prescale width. The prescaler can maximum be configured to 2^<A class="xref" href="#DESCEX_PREW">PREW</A>-1.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x8</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_HQDEC">13</a>
</TD>
<TD class="cellBitfieldCol2">HQDEC</TD>
<TD class="cellBitfieldCol3" colspan="3">Has Quadrature Decoder.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_HCIF">12</a>
</TD>
<TD class="cellBitfieldCol2">HCIF</TD>
<TD class="cellBitfieldCol3" colspan="3">Has channel input filter.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_CIFS">11:8</a>
</TD>
<TD class="cellBitfieldCol2">CIFS</TD>
<TD class="cellBitfieldCol3" colspan="3">Channel input filter size. The prevailing state filter can maximum be configured to 2^<A class="xref" href="#DESCEX_CIFS">CIFS</A>-1.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x8</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_HDMA">7</a>
</TD>
<TD class="cellBitfieldCol2">HDMA</TD>
<TD class="cellBitfieldCol3" colspan="3">Has uDMA output and logic.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_HINT">6</a>
</TD>
<TD class="cellBitfieldCol2">HINT</TD>
<TD class="cellBitfieldCol3" colspan="3">Has interrupt output and logic.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_CNTRW">5:4</a>
</TD>
<TD class="cellBitfieldCol2">CNTRW</TD>
<TD class="cellBitfieldCol3" colspan="3">Counter bit-width.<BR>
The maximum counter value is equal to 2^<A class="xref" href="#DESCEX_CNTRW">CNTRW</A>-1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CNTR16</TD>
<TD class="cellEnumTableCol3">16-bit counter.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CNTR24</TD>
<TD class="cellEnumTableCol3">24-bit counter.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">CNTR32</TD>
<TD class="cellEnumTableCol3">32-bit counter.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">RESERVED</TD>
<TD class="cellEnumTableCol3">RESERVED</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESCEX_NCH">3:0</a>
</TD>
<TD class="cellBitfieldCol2">NCH</TD>
<TD class="cellBitfieldCol3" colspan="3">Number of channels.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x3</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STARTCFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:STARTCFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0008</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Start Configuration<BR>
<BR>
This register is only for when <A class="xref" href="#CTL_MODE">CTL.MODE</A> is configured to one of the SYNC modes.<BR>
This register defines when this LGPT starts.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STARTCFG_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STARTCFG_LGPT0">1:0</a>
</TD>
<TD class="cellBitfieldCol2">LGPT0</TD>
<TD class="cellBitfieldCol3" colspan="3">LGPT start<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">EV_SYNC</TD>
<TD class="cellEnumTableCol3">LGPT starts when synchronized event input is high. Configured here [EVTSVT:LGPTSYNCSEL].</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:CTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 000C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 000C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 000C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Timer Control</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_C2RST">10</a>
</TD>
<TD class="cellBitfieldCol2">C2RST</TD>
<TD class="cellBitfieldCol3" colspan="3">Channel 2 reset.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">No effect.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">RST</TD>
<TD class="cellEnumTableCol3">Reset <A class="xref" href="#C2CC">C2CC</A>, <A class="xref" href="#PC2CC">PC2CC</A>, and <A class="xref" href="#C2CFG">C2CFG</A>.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_C1RST">9</a>
</TD>
<TD class="cellBitfieldCol2">C1RST</TD>
<TD class="cellBitfieldCol3" colspan="3">Channel 1 reset.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">No effect.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">RST</TD>
<TD class="cellEnumTableCol3">Reset <A class="xref" href="#C1CC">C1CC</A>, <A class="xref" href="#PC1CC">PC1CC</A>, and <A class="xref" href="#C1CFG">C1CFG</A>.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_C0RST">8</a>
</TD>
<TD class="cellBitfieldCol2">C0RST</TD>
<TD class="cellBitfieldCol3" colspan="3">Channel 0 reset.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEFF</TD>
<TD class="cellEnumTableCol3">No effect.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">RST</TD>
<TD class="cellEnumTableCol3">Reset <A class="xref" href="#CTL_C0CC">C0CC</A>, <A class="xref" href="#CTL_PC0CC">PC0CC</A>, and <A class="xref" href="#CTL_C0CFG">C0CFG</A>.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_RESERVED6">7:6</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED6</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_INTP">5</a>
</TD>
<TD class="cellBitfieldCol2">INTP</TD>
<TD class="cellBitfieldCol3" colspan="3">Interrupt Phase.<BR>
This bit field controls when the <A class="xref" href="#RIS_TGT">RIS.TGT</A> and <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> interrupts are set.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">EARLY</TD>
<TD class="cellEnumTableCol3"><A class="xref" href="#RIS_TGT">RIS.TGT</A> and <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> are set one system clock cycle after <A class="xref" href="#CNTR">CNTR</A> = TARGET/ZERO.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LATE</TD>
<TD class="cellEnumTableCol3"><A class="xref" href="#RIS_TGT">RIS.TGT</A> and <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> are set one timer clock cycle after <A class="xref" href="#CNTR">CNTR</A> = TARGET/ZERO.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_CMPDIR">4:3</a>
</TD>
<TD class="cellBitfieldCol2">CMPDIR</TD>
<TD class="cellBitfieldCol3" colspan="3">Compare direction.<BR>
<BR>
This bit field controls the direction the counter must have in order to set the [RIS.CnCC] channel interrupts. This bitfield is only relevant if [CnCFG.CCACT] is configured to a compare action.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">BOTH</TD>
<TD class="cellEnumTableCol3">Compare <A class="xref" href="#RIS">RIS</A> fields are set on up count and down count.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">UP</TD>
<TD class="cellEnumTableCol3">Compare <A class="xref" href="#RIS">RIS</A> fields are only set on up count.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">DOWN</TD>
<TD class="cellEnumTableCol3">Compare <A class="xref" href="#RIS">RIS</A> fields are only set on down count.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">RESERVED</TD>
<TD class="cellEnumTableCol3">RESERVED</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CTL_MODE">2:0</a>
</TD>
<TD class="cellBitfieldCol2">MODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Timer mode control<BR>
<BR>
The <A class="xref" href="#CNTR">CNTR</A> restarts from 0 when MODE is written to UP_ONCE, UP_PER, UPDWN_PER, QDEC, SYNC_UP_ONCE, SYNC_UP_PER or SYNC_UPDWN_PER.<BR>
<BR>
When writing MODE all internally queued updates to the channels and <A class="xref" href="#TGT">TGT</A> is cleared.<BR>
<BR>
When configuring the timer, MODE should be the last thing to configure. If changing timer configuration after MODE has been set is necessary, instructions, if any, given in the configuration registers should be followed. See for example <A class="xref" href="#C0CFG">C0CFG</A>.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable timer. Updates to counter, channels, and events stop.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">UP_ONCE</TD>
<TD class="cellEnumTableCol3">Count up once. The timer increments from 0 to target value,  then stops and sets MODE to DIS.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">UP_PER</TD>
<TD class="cellEnumTableCol3">Count up periodically. The timer increments from 0 to target value, repeatedly.<BR>
<BR>
Period = (target value + 1) * timer clock period</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">UPDWN_PER</TD>
<TD class="cellEnumTableCol3">Count up and down periodically. The timer counts from 0 to target value and back to 0, repeatedly.<BR>
<BR>
Period =  (target value * 2) * timer clock period</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">QDEC</TD>
<TD class="cellEnumTableCol3">The timer functions as a quadrature decoder. IOC input 0, IOC input 1 and IOC input 2 are used respectivly as PHA, PHB and IDX inputs. IDX can be turned off by setting <A class="xref" href="#C2CFG_EDGE">C2CFG.EDGE</A> = NONE.<BR>
The timer clock frequency sets the sample rate of the QDEC logic. This frequency can be configured in <A class="xref" href="#PRECFG">PRECFG</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">SYNC_UP_ONCE</TD>
<TD class="cellEnumTableCol3">Start counting up once synchronous to another LGPT, selected within <A class="xref" href="#STARTCFG">STARTCFG</A>. The timer is started by setting <A class="xref" href="#CTL_MODE">CTL.MODE</A> = UP_ONCE automatically. <BR>
It then functions as a normal timer in <A class="xref" href="#CTL_MODE">CTL.MODE</A> = UP_ONCE, incrementing from 0 to target value,  then stops and sets MODE to DIS.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">SYNC_UP_PER</TD>
<TD class="cellEnumTableCol3">Start counting up periodically synchronous to another LGPT,  selected within <A class="xref" href="#STARTCFG">STARTCFG</A>. The timer is started by setting <A class="xref" href="#CTL_MODE">CTL.MODE</A> = UP_PER automatically. <BR>
It then operates as a normal timer in <A class="xref" href="#CTL_MODE">CTL.MODE</A> = UP_PER, incrementing from 0 to target value, repeatedly.<BR>
<BR>
Period =  (target value * 2) * timer clock period</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">SYNC_UPDWN_PER</TD>
<TD class="cellEnumTableCol3">Start counting up and down periodically synchronous to another LGPT,  selected within <A class="xref" href="#STARTCFG">STARTCFG</A>. The timer is started by setting <A class="xref" href="#CTL_MODE">CTL.MODE</A> = UPDWN_PER automatically. <BR>
It then operates as a normal timer in <A class="xref" href="#CTL_MODE">CTL.MODE</A> = UPDWN_PER, counting from 0 to target value and back to 0, repeatedly.<BR>
<BR>
Period =  (target value * 2) * timer clock period</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="OUTCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:OUTCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0010</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0010</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0010</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Output Control<BR>
<BR>
Set and clear individual outputs manually. Manual update of an output takes priority over automatic channel updates to the same output. It is not possible to set and clear an output at the same time, such requests will be neglected.<BR>
<BR>
An output can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an output at the same time.<BR>
<BR>
All outputs are connected to the event fabric and the IO controller. The outputs going to the IO controller have an aditional complementary output, this output is the inverted IO output. Both the IO and the IO complementary outputs are passed through an IO Controller, see <A class="xref" href="#IOCTL">IOCTL</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OUTCTL_RESERVED6">31:6</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED6</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OUTCTL_SETOUT2">5</a>
</TD>
<TD class="cellBitfieldCol2">SETOUT2</TD>
<TD class="cellBitfieldCol3" colspan="3">Set output 2.<BR>
<BR>
Write 1 to set output 2.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OUTCTL_CLROUT2">4</a>
</TD>
<TD class="cellBitfieldCol2">CLROUT2</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear output 2.<BR>
<BR>
Write 1 to clear output 2.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OUTCTL_SETOUT1">3</a>
</TD>
<TD class="cellBitfieldCol2">SETOUT1</TD>
<TD class="cellBitfieldCol3" colspan="3">Set output 1.<BR>
<BR>
Write 1 to set output 1.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OUTCTL_CLROUT1">2</a>
</TD>
<TD class="cellBitfieldCol2">CLROUT1</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear output 1.<BR>
<BR>
Write 1 to clear output 1.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OUTCTL_SETOUT0">1</a>
</TD>
<TD class="cellBitfieldCol2">SETOUT0</TD>
<TD class="cellBitfieldCol3" colspan="3">Set output 0.<BR>
<BR>
Write 1 to set output 0.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OUTCTL_CLROUT0">0</a>
</TD>
<TD class="cellBitfieldCol2">CLROUT0</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear output 0.<BR>
<BR>
Write 1 to clear output 0.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CNTR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:CNTR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0014</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0014</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0014</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Counter<BR>
The counter of this timer. After <A class="xref" href="#CTL_MODE">CTL.MODE</A> is set the counter updates at the rate specified in <A class="xref" href="#PRECFG">PRECFG</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CNTR_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CNTR_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Current counter value.<BR>
If <A class="xref" href="#CTL_MODE">CTL.MODE</A> = QDEC this can be used to set the initial counter value during QDEC.  Writing to <A class="xref" href="#CNTR_CNTR">CNTR</A> in other modes than QDEC is possible, but may result in unpredictable behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PRECFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:PRECFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0018</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0018</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0018</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Clock Prescaler Configuration<BR>
<BR>
This register is used to set the timer clock period. The prescaler is a counter which counts down from the value <A class="xref" href="#PRECFG_TICKDIV">TICKDIV</A>. When the prescaler counter reaches zero, <A class="xref" href="#CNTR">CNTR</A> is updated. The field <A class="xref" href="#PRECFG_TICKDIV">TICKDIV</A> effectively divides the prescaler tick source. The timer clock frequency can be calculated as <A class="xref" href="#PRECFG_TICKSRC">TICKSRC</A>/(<A class="xref" href="#PRECFG_TICKDIV">TICKDIV</A>+1).</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PRECFG_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PRECFG_TICKDIV">15:8</a>
</TD>
<TD class="cellBitfieldCol2">TICKDIV</TD>
<TD class="cellBitfieldCol3" colspan="3">Tick division.<BR>
<BR>
<A class="xref" href="#PRECFG_TICKDIV">TICKDIV</A> determines the timer clock frequency for the counter, and timer output updates. The timer clock frequency is the clock selected by <A class="xref" href="#PRECFG_TICKSRC">TICKSRC</A> divided by (<A class="xref" href="#PRECFG_TICKDIV">TICKDIV</A> + 1). This inverse is the timer clock period.<BR>
<BR>
0x00: Divide by 1.<BR>
0x01: Divide by 2.<BR>
... <BR>
0xFF: Divide by 256.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PRECFG_RESERVED2">7:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PRECFG_TICKSRC">1:0</a>
</TD>
<TD class="cellBitfieldCol2">TICKSRC</TD>
<TD class="cellBitfieldCol3" colspan="3">Prescaler tick source.<BR>
<BR>
<A class="xref" href="#PRECFG_TICKSRC">TICKSRC</A> determines the source which decrements the prescaler.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLK</TD>
<TD class="cellEnumTableCol3">Prescaler is updated at the system clock.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">RISE_TICK</TD>
<TD class="cellEnumTableCol3">Prescaler is updated at the rising edge of TICKEN.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">FALL_TICK</TD>
<TD class="cellEnumTableCol3">Prescaler is updated at the falling edge of TICKEN.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">BOTH_TICK</TD>
<TD class="cellEnumTableCol3">Prescaler is updated at both edges of TICKEN.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PREEVENT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:PREEVENT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 001C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 001C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 001C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Prescaler Event<BR>
<BR>
This register is used to output a logic high signal before the zero crossing of the prescaler counter. The output is routed to the IOC.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PREEVENT_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PREEVENT_VAL">7:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Sets the HIGH time of the prescaler event output. <BR>
<BR>
Event goes high when the prescaler counter equals <A class="xref" href="#PREEVENT_VAL">VAL</A>. Event goes low when prescaler counter is 0.<BR>
<BR>
Note:<BR>
- Can be used to precharge or turn an external component on for a short time before sampling, like in QDEC.<BR>
- If there is a requirement to create such events that have very short periods compared to timer clock period, use two timers. One timer acts as prescaler and event generator for another timer.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CHFILT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:CHFILT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0020</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0020</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0020</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Channel Input Filter<BR>
<BR>
This register is used to configure the filter on the channel inputs. The configuration is for all inputs.<BR>
The filter is enabled when a channel is in capture mode.<BR>
<BR>
The input to the filter is passed to the edge detection logic if <A class="xref" href="#CHFILT_LOAD">LOAD</A> + 1 consecutive input samples are equal. The filter functions as a down counter, counting down every input sample.<BR>
If two consecutive samples are unequal, the filter counter restarts from <A class="xref" href="#CHFILT_LOAD">LOAD</A>.<BR>
If the filter counter reaches zero, the input signal is valid and passed to the edge detection logic.<BR>
<BR>
The channel filter should only be configured while the <A class="xref" href="#CTL_MODE">CTL.MODE</A> = DIS. Configuring the filter while the timer is running can result in unexpected behavior.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CHFILT_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CHFILT_LOAD">15:8</a>
</TD>
<TD class="cellBitfieldCol2">LOAD</TD>
<TD class="cellBitfieldCol3" colspan="3">The input of the channel filter is passed to the edge detection logic after <A class="xref" href="#CHFILT_LOAD">LOAD</A> + 1 consecutive equal samples.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CHFILT_RESERVED2">7:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CHFILT_MODE">1:0</a>
</TD>
<TD class="cellBitfieldCol2">MODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Channel filter mode<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">BYPASS</TD>
<TD class="cellEnumTableCol3">Filter is bypassed. No Filter is used.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLK</TD>
<TD class="cellEnumTableCol3">Filter is clocked by system clock.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">TICKSRC</TD>
<TD class="cellEnumTableCol3">Filter is clocked by <A class="xref" href="#PRECFG_TICKSRC">PRECFG.TICKSRC</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">TIMERCLK</TD>
<TD class="cellEnumTableCol3">Filter is clocked by timer clock.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="QDECSTAT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:QDECSTAT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0034</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0034</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0034</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Quadrature Decoder Status<BR>
<BR>
This register can be used during QDEC mode to check the status of the quadrature decoder.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="QDECSTAT_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="QDECSTAT_DBLTRANS">1</a>
</TD>
<TD class="cellBitfieldCol2">DBLTRANS</TD>
<TD class="cellBitfieldCol3" colspan="3">Double transition<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NONE</TD>
<TD class="cellEnumTableCol3">Single or no transition on phase inputs.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DBL</TD>
<TD class="cellEnumTableCol3">Double transition on phase inputs.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="QDECSTAT_QDIR">0</a>
</TD>
<TD class="cellBitfieldCol2">QDIR</TD>
<TD class="cellBitfieldCol3" colspan="3">Direction of count during QDEC mode.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">UP</TD>
<TD class="cellEnumTableCol3">Up (PHA leads PHB)</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DOWN</TD>
<TD class="cellEnumTableCol3">Down (PHB leads PHA)</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IRGEN"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:IRGEN</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0038</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0038</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0038</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">IR Generation<BR>
<BR>
Use this register to generate IR codes. When <A class="xref" href="#IRGEN_CTL">CTL</A> = 1, an AND gate is enabled between IO output 0 in LGPT0 and IC output 0 in LGPT1. The output of the gate overrides IO output 0 in LGPT0. See <A class="xref" href="#OUTCTL">OUTCTL</A> for explanation of outputs. <BR>
<BR>
To generate IR codes let LGPT0 generate the carrier wave on output 0. Set this output as tick input of LGPT1, with <A class="xref" href="#PRECFG_TICKSRC">PRECFG.TICKSRC</A> = FALL_TICK. <BR>
Generate wanted IR codes by adjusting LGPT1 <A class="xref" href="#PTGT">PTGT</A> and <A class="xref" href="#PC0CC">PC0CC</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IRGEN_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IRGEN_CTL">0</a>
</TD>
<TD class="cellBitfieldCol2">CTL</TD>
<TD class="cellBitfieldCol3" colspan="3">Control<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DMA"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:DMA</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 003C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 003C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 003C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Direct Memory Accsess<BR>
<BR>
This register is used to enable DMA requests from the timer and set the register addresses which the DMA will access (read/write).<BR>
Choose DMA request source by setting the <A class="xref" href="#DMA_REQ">REQ</A> field. The setting of the corresponding interrupt in the <A class="xref" href="#RIS">RIS</A> registers also sets the DMA request. <BR>
Upon a DMA request defined by <A class="xref" href="#DMA_REQ">REQ</A> an internal address pointer is set to <A class="xref" href="#DMA_RWADDR">RWADDR</A>*4. Every access to <A class="xref" href="#DMARW">DMARW</A> will increment the internal pointer by 4 such that the next DMA access will be to the next register.<BR>
The internal pointer will stop after <A class="xref" href="#DMA_RWCNTR">RWCNTR</A> increments. Further access will be ignored.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMA_RESERVED20">31:20</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED20</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMA_RWCNTR">19:16</a>
</TD>
<TD class="cellBitfieldCol2">RWCNTR</TD>
<TD class="cellBitfieldCol3" colspan="3">The read/write counter. RWCNTR+1 is the number of times the DMA can access (read/write) the <A class="xref" href="#DMA_DMARW">DMARW</A> register. For each DMA access to <A class="xref" href="#DMA_DMARW">DMARW</A> an internal counter is incremented, writing to the next address field. <A class="xref" href="#DMA_RWADDR">RWADDR</A> + 4*<A class="xref" href="#DMA_RWCNTR">RWCNTR</A> is the final register address which can be accessed by the DMA.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMA_RESERVED15">15</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED15</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMA_RWADDR">14:8</a>
</TD>
<TD class="cellBitfieldCol2">RWADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">The base address which the DMA access when reading/writing <A class="xref" href="#DMA_DMARW">DMARW</A>.  The base address is set by taking the 9 LSB of the physical address and divide by 4.<BR>
For example, if you wanted the <A class="xref" href="#DMA_RWADDR">RWADDR</A> to point to the <A class="xref" href="#DMA_PTGT">PTGT</A> register you should set <A class="xref" href="#DMA_RWADDR">RWADDR</A> = 0x0FC/4.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMA_RESERVED4">7:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMA_REQ">3:0</a>
</TD>
<TD class="cellBitfieldCol2">REQ</TD>
<TD class="cellBitfieldCol3" colspan="3"><TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">TGT</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_TGT">RIS.TGT</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">ZERO</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">FAULT</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_FAULT">RIS.FAULT</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">C0CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">C1CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">C2CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">C3CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C3CC">RIS.C3CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">C4CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C4CC">RIS.C4CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">C5CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C5CC">RIS.C5CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">C6CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C6CC">RIS.C6CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">C7CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C7CC">RIS.C7CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">C8CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C8CC">RIS.C8CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">C9CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C9CC">RIS.C9CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">C10CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C10CC">RIS.C10CC</A> generates a DMA request.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">C11CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C11CC">RIS.C11CC</A> generates a DMA request.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DMARW"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:DMARW</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0040</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Direct Memory Access<BR>
<BR>
This register is used by the DMA to access (read/write) register inside this LGPT module.<BR>
Each access to this register will increment the internal DMA address counter. See <A class="xref" href="#DMA">DMA</A> for description.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMARW_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DMARW_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">DMA read write value.<BR>
<BR>
The value that is read/written from/to the registers.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ADCTRG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:ADCTRG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0044</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0044</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0044</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">ADC Trigger<BR>
<BR>
This register is used to enable ADC trigger from the timer. <BR>
Choose ADC trigger source by setting the <A class="xref" href="#ADCTRG_SRC">SRC</A> field. The setting of the corresponding interrupt in the <A class="xref" href="#RIS">RIS</A> registers also sets the ADC trigger.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ADCTRG_RESERVED4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ADCTRG_SRC">3:0</a>
</TD>
<TD class="cellBitfieldCol2">SRC</TD>
<TD class="cellBitfieldCol3" colspan="3"><TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">TGT</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_TGT">RIS.TGT</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">ZERO</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">FAULT</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_FAULT">RIS.FAULT</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">C0CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">C1CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">C2CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">C3CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C3CC">RIS.C3CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">C4CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C4CC">RIS.C4CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">C5CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C5CC">RIS.C5CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">C6CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C6CC">RIS.C6CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">C7CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C7CC">RIS.C7CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">C8CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C8CC">RIS.C8CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">C9CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C9CC">RIS.C9CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">C10CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C10CC">RIS.C10CC</A> generates an ADC trigger.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">C11CC</TD>
<TD class="cellEnumTableCol3">Setting of <A class="xref" href="#RIS_C11CC">RIS.C11CC</A> generates an ADC trigger.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IOCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:IOCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0048</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">IO Controller<BR>
<BR>
This register overrides the IO outputs.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IOCTL_RESERVED12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED12</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IOCTL_COUT2">11:10</a>
</TD>
<TD class="cellBitfieldCol2">COUT2</TD>
<TD class="cellBitfieldCol3" colspan="3">IO complementary output 2 control<BR>
<BR>
This bit field controls IO complementary output 2.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NRM</TD>
<TD class="cellEnumTableCol3">Normal output. The IO complementary output is not changed.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LOW</TD>
<TD class="cellEnumTableCol3">Driven low. The IO complementary output is driven low.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">HIGH</TD>
<TD class="cellEnumTableCol3">Driven high. The IO complementary output is driven high.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">INV</TD>
<TD class="cellEnumTableCol3">Inverted value. The IO complementary output is inverted.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IOCTL_OUT2">9:8</a>
</TD>
<TD class="cellBitfieldCol2">OUT2</TD>
<TD class="cellBitfieldCol3" colspan="3">IO output 2 control<BR>
<BR>
This bit field controls IO output 2.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NRM</TD>
<TD class="cellEnumTableCol3">Normal output. The IO output is not changed.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LOW</TD>
<TD class="cellEnumTableCol3">Driven low. The IO output is driven low.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">HIGH</TD>
<TD class="cellEnumTableCol3">Driven high. The IO output is driven high.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">INV</TD>
<TD class="cellEnumTableCol3">Inverted value. The IO output is inverted.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IOCTL_COUT1">7:6</a>
</TD>
<TD class="cellBitfieldCol2">COUT1</TD>
<TD class="cellBitfieldCol3" colspan="3">IO complementary output 1 control<BR>
<BR>
This bit field controls IO complementary output 1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NRM</TD>
<TD class="cellEnumTableCol3">Normal output. The IO complementary output is not changed.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LOW</TD>
<TD class="cellEnumTableCol3">Driven low. The IO complementary output is driven low.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">HIGH</TD>
<TD class="cellEnumTableCol3">Driven high. The IO complementary output is driven high.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">INV</TD>
<TD class="cellEnumTableCol3">Inverted value. The IO complementary output is inverted.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IOCTL_OUT1">5:4</a>
</TD>
<TD class="cellBitfieldCol2">OUT1</TD>
<TD class="cellBitfieldCol3" colspan="3">IO output 1 control<BR>
<BR>
This bit field controls IO output 1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NRM</TD>
<TD class="cellEnumTableCol3">Normal output. The IO output is not changed.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LOW</TD>
<TD class="cellEnumTableCol3">Driven low. The IO output is driven low.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">HIGH</TD>
<TD class="cellEnumTableCol3">Driven high. The IO output is driven high.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">INV</TD>
<TD class="cellEnumTableCol3">Inverted value. The IO output is inverted.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IOCTL_COUT0">3:2</a>
</TD>
<TD class="cellBitfieldCol2">COUT0</TD>
<TD class="cellBitfieldCol3" colspan="3">IO complementary output 0 control<BR>
<BR>
This bit field controls IO complementary output 0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NRM</TD>
<TD class="cellEnumTableCol3">Normal output. The IO complementary output is not changed.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LOW</TD>
<TD class="cellEnumTableCol3">Driven low. The IO complementary output is driven low.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">HIGH</TD>
<TD class="cellEnumTableCol3">Driven high. The IO complementary output is driven high.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">INV</TD>
<TD class="cellEnumTableCol3">Inverted value. The IO complementary output is inverted.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IOCTL_OUT0">1:0</a>
</TD>
<TD class="cellBitfieldCol2">OUT0</TD>
<TD class="cellBitfieldCol3" colspan="3">IO output 0 control<BR>
<BR>
This bit field controls IO output 0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NRM</TD>
<TD class="cellEnumTableCol3">Normal output. The IO output is not changed.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">LOW</TD>
<TD class="cellEnumTableCol3">Driven low. The IO output is driven low.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">HIGH</TD>
<TD class="cellEnumTableCol3">Driven high. The IO output is driven high.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">INV</TD>
<TD class="cellEnumTableCol3">Inverted value. The IO output is inverted.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IMASK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:IMASK</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0068</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0068</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0068</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt mask. <BR>
<BR>
This register selects interrupt sources which are allowed to pass from <A class="xref" href="#RIS">RIS</A> to <A class="xref" href="#MIS">MIS</A> when the corresponding bit-fields are set to 1.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_C2CC">10</a>
</TD>
<TD class="cellBitfieldCol2">C2CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_C1CC">9</a>
</TD>
<TD class="cellBitfieldCol2">C1CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_C0CC">8</a>
</TD>
<TD class="cellBitfieldCol2">C0CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_FAULT">6</a>
</TD>
<TD class="cellBitfieldCol2">FAULT</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="xref" href="#RIS_FAULT">RIS.FAULT</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_IDX">5</a>
</TD>
<TD class="cellBitfieldCol2">IDX</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="xref" href="#RIS_IDX">RIS.IDX</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_DIRCHNG">4</a>
</TD>
<TD class="cellBitfieldCol2">DIRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="xref" href="#RIS_DIRCHNG">RIS.DIRCHNG</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_CNTRCHNG">3</a>
</TD>
<TD class="cellBitfieldCol2">CNTRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="xref" href="#RIS_CNTRCHNG">RIS.CNTRCHNG</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_DBLTRANS">2</a>
</TD>
<TD class="cellBitfieldCol2">DBLTRANS</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="xref" href="#RIS_DBLTRANS">RIS.DBLTRANS</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_ZERO">1</a>
</TD>
<TD class="cellBitfieldCol2">ZERO</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_TGT">0</a>
</TD>
<TD class="cellBitfieldCol2">TGT</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RIS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:RIS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 006C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 006C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 006C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Raw interrupt status. <BR>
<BR>
This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding <A class="xref" href="#ICLR">ICLR</A> register bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_C2CC">10</a>
</TD>
<TD class="cellBitfieldCol2">C2CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of the <A class="xref" href="#RIS_C2CC">C2CC</A> interrupt. The interrupt is set when <A class="xref" href="#RIS_C2CC">C2CC</A> has capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_C1CC">9</a>
</TD>
<TD class="cellBitfieldCol2">C1CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of the <A class="xref" href="#RIS_C1CC">C1CC</A> interrupt. The interrupt is set when <A class="xref" href="#RIS_C1CC">C1CC</A> has capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_C0CC">8</a>
</TD>
<TD class="cellBitfieldCol2">C0CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of the <A class="xref" href="#RIS_C0CC">C0CC</A> interrupt. The interrupt is set when <A class="xref" href="#RIS_C0CC">C0CC</A> has capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_FAULT">6</a>
</TD>
<TD class="cellBitfieldCol2">FAULT</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of the <A class="xref" href="#RIS_FAULT">FAULT</A> interrupt. The interrupt is set immediately on active fault input.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_IDX">5</a>
</TD>
<TD class="cellBitfieldCol2">IDX</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of the <A class="xref" href="#RIS_IDX">IDX</A> interrupt. The interrupt is set when <A class="xref" href="#RIS_IDX">IDX</A> is active.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_DIRCHNG">4</a>
</TD>
<TD class="cellBitfieldCol2">DIRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of the <A class="xref" href="#RIS_DIRCHNG">DIRCHNG</A> interrupt. The interrupt is set when the direction of the counter changes.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_CNTRCHNG">3</a>
</TD>
<TD class="cellBitfieldCol2">CNTRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of the <A class="xref" href="#RIS_CNTRCHNG">CNTRCHNG</A> interrupt. The interrupt is set when the counter increments or decrements.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_DBLTRANS">2</a>
</TD>
<TD class="cellBitfieldCol2">DBLTRANS</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of the <A class="xref" href="#RIS_DBLTRANS">DBLTRANS</A> interrupt. The interrupt is set when a double transition has happened during QDEC mode.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_ZERO">1</a>
</TD>
<TD class="cellBitfieldCol2">ZERO</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of the <A class="xref" href="#RIS_ZERO">ZERO</A> interrupt. The interrupt is set when <A class="xref" href="#CNTR">CNTR</A> = 0.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_TGT">0</a>
</TD>
<TD class="cellBitfieldCol2">TGT</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of the <A class="xref" href="#RIS_TGT">TGT</A> interrupt. The interrupt is set when <A class="xref" href="#CNTR">CNTR</A> = <A class="xref" href="#TGT">TGT</A>.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MIS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:MIS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0070</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0070</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0070</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Masked interrupt status. <BR>
<BR>
This register is simply a bitwise AND of the contents of <A class="xref" href="#IMASK">IMASK</A> and RIS.*] registers. A flag set in this register can be cleared by writing 1 to the corresponding <A class="xref" href="#ICLR">ICLR</A> register bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_C2CC">10</a>
</TD>
<TD class="cellBitfieldCol2">C2CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked status of the <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_C1CC">9</a>
</TD>
<TD class="cellBitfieldCol2">C1CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked status of the <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_C0CC">8</a>
</TD>
<TD class="cellBitfieldCol2">C0CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked status of the <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_FAULT">6</a>
</TD>
<TD class="cellBitfieldCol2">FAULT</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked status of the <A class="xref" href="#RIS_FAULT">RIS.FAULT</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_IDX">5</a>
</TD>
<TD class="cellBitfieldCol2">IDX</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked status of the <A class="xref" href="#RIS_IDX">RIS.IDX</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_DIRCHNG">4</a>
</TD>
<TD class="cellBitfieldCol2">DIRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked status of the <A class="xref" href="#RIS_DIRCHNG">RIS.DIRCHNG</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_CNTRCHNG">3</a>
</TD>
<TD class="cellBitfieldCol2">CNTRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked status of the <A class="xref" href="#RIS_CNTRCHNG">RIS.CNTRCHNG</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_DBLTRANS">2</a>
</TD>
<TD class="cellBitfieldCol2">DBLTRANS</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked status of the <A class="xref" href="#RIS_DBLTRANS">RIS.DBLTRANS</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_ZERO">1</a>
</TD>
<TD class="cellBitfieldCol2">ZERO</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked status of the <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_TGT">0</a>
</TD>
<TD class="cellBitfieldCol2">TGT</TD>
<TD class="cellBitfieldCol3" colspan="3">Masked status of the <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Cleared</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ISET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:ISET</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0074</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0074</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0074</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt set register. <BR>
<BR>
This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding <A class="xref" href="#RIS">RIS</A> bit also gets set. If the corresponding <A class="xref" href="#IMASK">IMASK</A> bit is set, then the corresponding <A class="xref" href="#MIS">MIS</A> register bit also gets set.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_C2CC">10</a>
</TD>
<TD class="cellBitfieldCol2">C2CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_C1CC">9</a>
</TD>
<TD class="cellBitfieldCol2">C1CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_C0CC">8</a>
</TD>
<TD class="cellBitfieldCol2">C0CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_FAULT">6</a>
</TD>
<TD class="cellBitfieldCol2">FAULT</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#RIS_FAULT">RIS.FAULT</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_IDX">5</a>
</TD>
<TD class="cellBitfieldCol2">IDX</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#RIS_IDX">RIS.IDX</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_DIRCHNG">4</a>
</TD>
<TD class="cellBitfieldCol2">DIRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#RIS_DIRCHNG">RIS.DIRCHNG</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_CNTRCHNG">3</a>
</TD>
<TD class="cellBitfieldCol2">CNTRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#RIS_CNTRCHNG">RIS.CNTRCHNG</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_DBLTRANS">2</a>
</TD>
<TD class="cellBitfieldCol2">DBLTRANS</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#RIS_DBLTRANS">RIS.DBLTRANS</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_ZERO">1</a>
</TD>
<TD class="cellBitfieldCol2">ZERO</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_TGT">0</a>
</TD>
<TD class="cellBitfieldCol2">TGT</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ICLR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:ICLR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0078</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0078</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0078</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt clear register. <BR>
<BR>
This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding <A class="xref" href="#RIS">RIS</A> bit also gets cleared. If the corresponding <A class="xref" href="#IMASK">IMASK</A> bit is set, then the corresponding <A class="xref" href="#MIS">MIS</A> register bit also gets cleared.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_C2CC">10</a>
</TD>
<TD class="cellBitfieldCol2">C2CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_C1CC">9</a>
</TD>
<TD class="cellBitfieldCol2">C1CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_C0CC">8</a>
</TD>
<TD class="cellBitfieldCol2">C0CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_FAULT">6</a>
</TD>
<TD class="cellBitfieldCol2">FAULT</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#RIS_FAULT">RIS.FAULT</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_IDX">5</a>
</TD>
<TD class="cellBitfieldCol2">IDX</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#RIS_IDX">RIS.IDX</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_DIRCHNG">4</a>
</TD>
<TD class="cellBitfieldCol2">DIRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#RIS_DIRCHNG">RIS.DIRCHNG</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_CNTRCHNG">3</a>
</TD>
<TD class="cellBitfieldCol2">CNTRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#RIS_CNTRCHNG">RIS.CNTRCHNG</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_DBLTRANS">2</a>
</TD>
<TD class="cellBitfieldCol2">DBLTRANS</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#RIS_DBLTRANS">RIS.DBLTRANS</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_ZERO">1</a>
</TD>
<TD class="cellBitfieldCol2">ZERO</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_TGT">0</a>
</TD>
<TD class="cellBitfieldCol2">TGT</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IMSET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:IMSET</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 007C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 007C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 007C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt mask set register. <BR>
<BR>
Writing a 1 to a bit in this register will set the corresponding <A class="xref" href="#IMASK">IMASK</A> bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_C2CC">10</a>
</TD>
<TD class="cellBitfieldCol2">C2CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#MIS_C2CC">MIS.C2CC</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_C1CC">9</a>
</TD>
<TD class="cellBitfieldCol2">C1CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#MIS_C1CC">MIS.C1CC</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_C0CC">8</a>
</TD>
<TD class="cellBitfieldCol2">C0CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#MIS_C0CC">MIS.C0CC</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_FAULT">6</a>
</TD>
<TD class="cellBitfieldCol2">FAULT</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#MIS_FAULT">MIS.FAULT</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_IDX">5</a>
</TD>
<TD class="cellBitfieldCol2">IDX</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#MIS_IDX">MIS.IDX</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_DIRCHNG">4</a>
</TD>
<TD class="cellBitfieldCol2">DIRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#MIS_DIRCHNG">MIS.DIRCHNG</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_CNTRCHNG">3</a>
</TD>
<TD class="cellBitfieldCol2">CNTRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#MIS_CNTRCHNG">MIS.CNTRCHNG</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_DBLTRANS">2</a>
</TD>
<TD class="cellBitfieldCol2">DBLTRANS</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#MIS_DBLTRANS">MIS.DBLTRANS</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_ZERO">1</a>
</TD>
<TD class="cellBitfieldCol2">ZERO</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#MIS_ZERO">MIS.ZERO</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMSET_TGT">0</a>
</TD>
<TD class="cellBitfieldCol2">TGT</TD>
<TD class="cellBitfieldCol3" colspan="3">Set the <A class="xref" href="#MIS_TGT">MIS.TGT</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="IMCLR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:IMCLR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0080</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0080</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0080</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt mask clear register. <BR>
<BR>
Writing a 1 to a bit in this register will clear the corresponding <A class="xref" href="#IMASK">IMASK</A> bit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_C2CC">10</a>
</TD>
<TD class="cellBitfieldCol2">C2CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#MIS_C2CC">MIS.C2CC</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_C1CC">9</a>
</TD>
<TD class="cellBitfieldCol2">C1CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#MIS_C1CC">MIS.C1CC</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_C0CC">8</a>
</TD>
<TD class="cellBitfieldCol2">C0CC</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#MIS_C0CC">MIS.C0CC</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_FAULT">6</a>
</TD>
<TD class="cellBitfieldCol2">FAULT</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#MIS_FAULT">MIS.FAULT</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_IDX">5</a>
</TD>
<TD class="cellBitfieldCol2">IDX</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#MIS_IDX">MIS.IDX</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_DIRCHNG">4</a>
</TD>
<TD class="cellBitfieldCol2">DIRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#MIS_DIRCHNG">MIS.DIRCHNG</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_CNTRCHNG">3</a>
</TD>
<TD class="cellBitfieldCol2">CNTRCHNG</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#MIS_CNTRCHNG">MIS.CNTRCHNG</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_DBLTRANS">2</a>
</TD>
<TD class="cellBitfieldCol2">DBLTRANS</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#MIS_DBLTRANS">MIS.DBLTRANS</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_ZERO">1</a>
</TD>
<TD class="cellBitfieldCol2">ZERO</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#MIS_ZERO">MIS.ZERO</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMCLR_TGT">0</a>
</TD>
<TD class="cellBitfieldCol2">TGT</TD>
<TD class="cellBitfieldCol3" colspan="3">Clear the <A class="xref" href="#MIS_TGT">MIS.TGT</A> mask.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">No effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="EMU"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:EMU</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0084</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0084</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0084</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Debug control<BR>
<BR>
This register can be used to freeze the timer when CPU halts when <A class="xref" href="#EMU_HALT">HALT</A> is set to 1. When <A class="xref" href="#EMU_HALT">HALT</A> is set to 0, or when the CPU releases debug halt, the filters and edge detection logic is flushed and the timer starts. For setting a predefined output value during a CPU debug halt, <A class="xref" href="#PARK">PARK</A>, if the timer has this register, should be configured additionally. If this timer does not have the <A class="xref" href="#PARK">PARK</A> register a predefined output value during CPU halt is not possible.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EMU_RESERVED2">31:2</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED2</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EMU_CTL">1</a>
</TD>
<TD class="cellBitfieldCol2">CTL</TD>
<TD class="cellBitfieldCol3" colspan="3">Halt control.<BR>
<BR>
Configure when the counter shall stop upon CPU halt. This bitfield only applies if <A class="xref" href="#EMU_HALT">HALT</A> = 1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">IMMEDIATE</TD>
<TD class="cellEnumTableCol3">Immediate reaction. The counter stops immediately on debug halt.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ZERCOND</TD>
<TD class="cellEnumTableCol3">Zero condition. The counter stops when <A class="xref" href="#CNTR">CNTR</A> = 0.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="EMU_HALT">0</a>
</TD>
<TD class="cellBitfieldCol2">HALT</TD>
<TD class="cellBitfieldCol3" colspan="3">Halt LGPT when CPU is halted in debug.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Enable.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="C0CFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:C0CFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00C0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 00C0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 00C0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Channel 0 Configuration<BR>
<BR>
This register configures channel function and enables outputs.<BR>
<BR>
Each channel has an edge-detection circuit. The the edge-detection circuit is: <BR>
 - enabled while <A class="xref" href="#C0CFG_CCACT">CCACT</A> selects a capture function and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS.<BR>
 - flushed while <A class="xref" href="#C0CFG_CCACT">CCACT</A> selects a capture function and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is changed from DIS to another mode.<BR>
<BR>
The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.<BR>
<BR>
The channel input signal enters the edge-detection circuit. False capture events can occur when:<BR>
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.<BR>
- the <A class="xref" href="#C0CFG_CCACT">CCACT</A> field is reconfigured while CTL.MODE is different from DIS.<BR>
<BR>
Primary use scenario is to select <A class="xref" href="#C0CFG_CCACT">CCACT</A> before starting the timer. Follow these steps to configure <A class="xref" href="#C0CFG_CCACT">CCACT</A> to a capture action while <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS:<BR>
- Set <A class="xref" href="#C0CFG_EDGE">EDGE</A> to NONE.<BR>
- Configure <A class="xref" href="#C0CFG_CCACT">CCACT</A>.<BR>
- Wait for three system clock periods before setting <A class="xref" href="#C0CFG_EDGE">EDGE</A> different from NONE.<BR>
These steps prevent capture events caused by expired signal values in edge-detection circuit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CFG_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CFG_OUT2">10</a>
</TD>
<TD class="cellBitfieldCol2">OUT2</TD>
<TD class="cellBitfieldCol3" colspan="3">Output 2 enable.<BR>
<BR>
When 0 < <A class="xref" href="#C0CFG_CCACT">CCACT</A> < 8, OUT2 becomes zero after a capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Channel 0 does not control output 2.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Channel 0 controls output 2.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CFG_OUT1">9</a>
</TD>
<TD class="cellBitfieldCol2">OUT1</TD>
<TD class="cellBitfieldCol3" colspan="3">Output 1 enable.<BR>
<BR>
When 0 < <A class="xref" href="#C0CFG_CCACT">CCACT</A> < 8, OUT1 becomes zero after a capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Channel 0 does not control output 1.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Channel 0 controls output 1.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CFG_OUT0">8</a>
</TD>
<TD class="cellBitfieldCol2">OUT0</TD>
<TD class="cellBitfieldCol3" colspan="3">Output 0 enable.<BR>
<BR>
When 0 < <A class="xref" href="#C0CFG_CCACT">CCACT</A> < 8, OUT0 becomes zero after a capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Channel 0 does not control output 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Channel 0 controls output 0.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CFG_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CFG_INPUT">6</a>
</TD>
<TD class="cellBitfieldCol2">INPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Select channel input.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">EV</TD>
<TD class="cellEnumTableCol3">Event fabric</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">IO</TD>
<TD class="cellEnumTableCol3">IO controller</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CFG_EDGE">5:4</a>
</TD>
<TD class="cellBitfieldCol2">EDGE</TD>
<TD class="cellBitfieldCol3" colspan="3">Determines the edge that triggers the channel input event. This happens post filter.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NONE</TD>
<TD class="cellEnumTableCol3">Input is turned off.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">RISE</TD>
<TD class="cellEnumTableCol3">Input event is triggered at rising edge.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">FALL</TD>
<TD class="cellEnumTableCol3">Input event is triggered at falling edge.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">BOTH</TD>
<TD class="cellEnumTableCol3">Input event is triggered at both edges.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CFG_CCACT">3:0</a>
</TD>
<TD class="cellBitfieldCol2">CCACT</TD>
<TD class="cellBitfieldCol3" colspan="3">Capture-Compare action.<BR>
<BR>
Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of <A class="xref" href="#CNTR">CNTR</A>. The corresponding output event will be set 1 timer period after <A class="xref" href="#CNTR">CNTR</A> = <A class="xref" href="#C0CC">C0CC</A>.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET_ON_CAPT_DIS</TD>
<TD class="cellEnumTableCol3">Set on capture, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs on capture event and copy <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> to <A class="xref" href="#C0CC_VAL">C0CC.VAL</A>.<BR>
- Disable channel. <BR>
<BR>
Primary use scenario is to select this function before starting the timer.<BR>
Follow these steps to select this function while <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS:  <BR>
 - Set CCACT to SET_ON_CAPT with no output enable.<BR>
 - Configure <A class="xref" href="#C0CFG_INPUT">INPUT</A> (optional).<BR>
 - Wait for three timer clock periods as defined in <A class="xref" href="#PRECFG">PRECFG</A> before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.<BR>
<BR>
These steps prevent capture events caused by expired signal values in edge-detection circuit.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">CLR_ON_0_TGL_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Clear on zero, toggle on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Clear enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.<BR>
<BR>
Enabled outputs are set when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">SET_ON_0_TGL_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Set on zero, toggle on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.<BR>
<BR>
Enabled outputs are cleared when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">CLR_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Clear on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Clear enabled outputs when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">SET_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Set on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">TGL_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Toggle on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Toggle enabled outputs when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">PULSE_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Pulse on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Pulse enabled outputs when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.<BR>
<BR>
 The output is high for two timer clock periods.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">PER_PULSE_WIDTH_MEAS</TD>
<TD class="cellEnumTableCol3">Period and pulse width measurement.<BR>
<BR>
Continuously capture period and pulse width of the signal selected by <A class="xref" href="#C0CFG_INPUT">INPUT</A> relative to the signal edge given by <A class="xref" href="#C0CFG_EDGE">EDGE</A>. <BR>
<BR>
Set enabled outputs and <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> contains signal period and <A class="xref" href="#PC0CC_VAL">PC0CC.VAL</A> contains signal pulse width.<BR>
<BR>
Notes: <BR>
- Make sure to configure <A class="xref" href="#C0CFG_INPUT">INPUT</A> and CCACT when <A class="xref" href="#CTL_MODE">CTL.MODE</A> equals DIS, then set <A class="xref" href="#CTL_MODE">CTL.MODE</A> to UP_ONCE or UP_PER. <BR>
- The counter restarts in the selected timer mode when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> contains the signal period.<BR>
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. <BR>
- To observe a timeout event the <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal <A class="xref" href="#C0CFG_TGT">TGT</A>.<BR>
<BR>
Signal property requirements:<BR>
- Signal Period >= 2 * ( 1 + <A class="xref" href="#PRECFG_TICKDIV">PRECFG.TICKDIV</A> ) * timer clock period.<BR>
- Signal Period <= MAX(<A class="xref" href="#CNTR">CNTR</A>) * (1 + <A class="xref" href="#PRECFG_TICKDIV">PRECFG.TICKDIV</A> ) * timer clock period.<BR>
- Signal low and high phase >= (1 + <A class="xref" href="#PRECFG_TICKDIV">PRECFG.TICKDIV</A> ) * timer clock period.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">SET_ON_CAPT</TD>
<TD class="cellEnumTableCol3">Set on capture repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs on capture event and copy <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> to <A class="xref" href="#C0CC_VAL">C0CC.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">CLR_ON_0_TGL_ON_CMP</TD>
<TD class="cellEnumTableCol3">Clear on zero, toggle on compare repeatedly.<BR>
 <BR>
Channel function sequence: <BR>
- Clear enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
<BR>
Set <A class="xref" href="#CTL_MODE">CTL.MODE</A> to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: <BR>
<BR>
When <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> <= <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = 1 - ( <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> / <A class="xref" href="#TGT_VAL">TGT.VAL</A> ).<BR>
<BR>
When <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> > <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = 0.<BR>
<BR>
Enabled outputs are set when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">SET_ON_0_TGL_ON_CMP</TD>
<TD class="cellEnumTableCol3">Set on zero, toggle on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
<BR>
Set <A class="xref" href="#CTL_MODE">CTL.MODE</A> to UP_PER for edge-aligned PWM generation. Duty cycle is given by: <BR>
<BR>
When <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> <= <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> / ( <A class="xref" href="#TGT_VAL">TGT.VAL</A> + 1 ).<BR>
<BR>
When <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> > <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = 1.<BR>
<BR>
Enabled outputs are cleared when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">CLR_ON_CMP</TD>
<TD class="cellEnumTableCol3">Clear on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Clear enabled outputs  when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">SET_ON_CMP</TD>
<TD class="cellEnumTableCol3">Set on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs  when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">TGL_ON_CMP</TD>
<TD class="cellEnumTableCol3">Toggle on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Toggle enabled outputs  when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">PULSE_ON_CMP</TD>
<TD class="cellEnumTableCol3">Pulse on compare repeatedly. <BR>
<BR>
Channel function sequence: <BR>
- Pulse enabled outputs when <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
<BR>
 The output is high for two timer clock periods.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="C1CFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:C1CFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00C4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 00C4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 00C4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Channel 1 Configuration<BR>
<BR>
This register configures channel function and enables outputs.<BR>
<BR>
Each channel has an edge-detection circuit. The the edge-detection circuit is: <BR>
 - enabled while <A class="xref" href="#C1CFG_CCACT">CCACT</A> selects a capture function and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS.<BR>
 - flushed while <A class="xref" href="#C1CFG_CCACT">CCACT</A> selects a capture function and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is changed from DIS to another mode.<BR>
<BR>
The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.<BR>
<BR>
The channel input signal enters the edge-detection circuit. False capture events can occur when:<BR>
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.<BR>
- the <A class="xref" href="#C1CFG_CCACT">CCACT</A> field is reconfigured while CTL.MODE is different from DIS.<BR>
<BR>
Primary use scenario is to select <A class="xref" href="#C1CFG_CCACT">CCACT</A> before starting the timer. Follow these steps to configure <A class="xref" href="#C1CFG_CCACT">CCACT</A> to a capture action while <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS:<BR>
- Set <A class="xref" href="#C1CFG_EDGE">EDGE</A> to NONE.<BR>
- Configure <A class="xref" href="#C1CFG_CCACT">CCACT</A>.<BR>
- Wait for three system clock periods before setting <A class="xref" href="#C1CFG_EDGE">EDGE</A> different from NONE.<BR>
These steps prevent capture events caused by expired signal values in edge-detection circuit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CFG_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CFG_OUT2">10</a>
</TD>
<TD class="cellBitfieldCol2">OUT2</TD>
<TD class="cellBitfieldCol3" colspan="3">Output 2 enable.<BR>
<BR>
When 0 < <A class="xref" href="#C1CFG_CCACT">CCACT</A> < 8, OUT2 becomes zero after a capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Channel 1 does not control output 2.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Channel 1 controls output 2.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CFG_OUT1">9</a>
</TD>
<TD class="cellBitfieldCol2">OUT1</TD>
<TD class="cellBitfieldCol3" colspan="3">Output 1 enable.<BR>
<BR>
When 0 < <A class="xref" href="#C1CFG_CCACT">CCACT</A> < 8, OUT1 becomes zero after a capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Channel 1 does not control output 1.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Channel 1 controls output 1.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CFG_OUT0">8</a>
</TD>
<TD class="cellBitfieldCol2">OUT0</TD>
<TD class="cellBitfieldCol3" colspan="3">Output 0 enable.<BR>
When 0 < <A class="xref" href="#C1CFG_CCACT">CCACT</A> < 8, OUT0 becomes zero after a capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Channel 1 does not control output 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Channel 1 controls output 0.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CFG_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CFG_INPUT">6</a>
</TD>
<TD class="cellBitfieldCol2">INPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Select channel input.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">EV</TD>
<TD class="cellEnumTableCol3">Event fabric</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">IO</TD>
<TD class="cellEnumTableCol3">IO controller</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CFG_EDGE">5:4</a>
</TD>
<TD class="cellBitfieldCol2">EDGE</TD>
<TD class="cellBitfieldCol3" colspan="3">Determines the edge that triggers the channel input event. This happens post filter.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NONE</TD>
<TD class="cellEnumTableCol3">Input is turned off.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">RISE</TD>
<TD class="cellEnumTableCol3">Input event is triggered at rising edge.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">FALL</TD>
<TD class="cellEnumTableCol3">Input event is triggered at falling edge.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">BOTH</TD>
<TD class="cellEnumTableCol3">Input event is triggered at both edges.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CFG_CCACT">3:0</a>
</TD>
<TD class="cellBitfieldCol2">CCACT</TD>
<TD class="cellBitfieldCol3" colspan="3">Capture-Compare action.<BR>
<BR>
Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of <A class="xref" href="#CNTR">CNTR</A>. The corresponding output event will be set 1 timer period after <A class="xref" href="#CNTR">CNTR</A> = <A class="xref" href="#C1CC">C1CC</A>.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET_ON_CAPT_DIS</TD>
<TD class="cellEnumTableCol3">Set on capture, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs on capture event and copy <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> to <A class="xref" href="#C1CC_VAL">C1CC.VAL</A>.<BR>
- Disable channel. <BR>
<BR>
Primary use scenario is to select this function before starting the timer.<BR>
Follow these steps to select this function while <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS:  <BR>
 - Set CCACT to SET_ON_CAPT with no output enable.<BR>
 - Configure <A class="xref" href="#C1CFG_INPUT">INPUT</A> (optional).<BR>
 - Wait for three timer clock periods as defined in <A class="xref" href="#PRECFG">PRECFG</A> before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.<BR>
<BR>
These steps prevent capture events caused by expired signal values in edge-detection circuit.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">CLR_ON_0_TGL_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Clear on zero, toggle on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Clear enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.<BR>
<BR>
Enabled outputs are set when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">SET_ON_0_TGL_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Set on zero, toggle on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.<BR>
<BR>
Enabled outputs are cleared when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">CLR_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Clear on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Clear enabled outputs when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">SET_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Set on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">TGL_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Toggle on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Toggle enabled outputs when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">PULSE_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Pulse on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Pulse enabled outputs when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.<BR>
<BR>
 The output is high for two timer clock periods.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">PER_PULSE_WIDTH_MEAS</TD>
<TD class="cellEnumTableCol3">Period and pulse width measurement.<BR>
<BR>
Continuously capture period and pulse width of the signal selected by <A class="xref" href="#C1CFG_INPUT">INPUT</A> relative to the signal edge given by <A class="xref" href="#C1CFG_EDGE">EDGE</A>. <BR>
<BR>
Set enabled outputs and <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> contains signal period and <A class="xref" href="#PC1CC_VAL">PC1CC.VAL</A> contains signal pulse width. <BR>
<BR>
Notes: <BR>
- Make sure to configure <A class="xref" href="#C1CFG_INPUT">INPUT</A> and CCACT when <A class="xref" href="#CTL_MODE">CTL.MODE</A> equals DIS, then set <A class="xref" href="#CTL_MODE">CTL.MODE</A> to UP_ONCE or UP_PER. <BR>
- The counter restarts in the selected timer mode when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> contains the signal period.<BR>
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. <BR>
- To observe a timeout event the <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal <A class="xref" href="#C1CFG_TGT">TGT</A>.<BR>
<BR>
Signal property requirements:<BR>
- Signal Period >= 2 * ( 1 + <A class="xref" href="#PRECFG_TICKDIV">PRECFG.TICKDIV</A> ) * timer clock period.<BR>
- Signal Period <= MAX(<A class="xref" href="#CNTR">CNTR</A>) * (1 + <A class="xref" href="#PRECFG_TICKDIV">PRECFG.TICKDIV</A> ) * timer clock period.<BR>
- Signal low and high phase >= (1 + <A class="xref" href="#PRECFG_TICKDIV">PRECFG.TICKDIV</A> ) * timer clock period.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">SET_ON_CAPT</TD>
<TD class="cellEnumTableCol3">Set on capture repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs on capture event and copy <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> to <A class="xref" href="#C1CC_VAL">C1CC.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">CLR_ON_0_TGL_ON_CMP</TD>
<TD class="cellEnumTableCol3">Clear on zero, toggle on compare repeatedly.<BR>
 <BR>
Channel function sequence: <BR>
- Clear enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
<BR>
Set <A class="xref" href="#CTL_MODE">CTL.MODE</A> to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: <BR>
<BR>
When <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> <= <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = 1 - ( <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> / <A class="xref" href="#TGT_VAL">TGT.VAL</A> ).<BR>
<BR>
When <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> > <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = 0.<BR>
<BR>
Enabled outputs are set when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">SET_ON_0_TGL_ON_CMP</TD>
<TD class="cellEnumTableCol3">Set on zero, toggle on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
<BR>
Set <A class="xref" href="#CTL_MODE">CTL.MODE</A> to UP_PER for edge-aligned PWM generation. Duty cycle is given by: <BR>
<BR>
When <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> <= <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> / ( <A class="xref" href="#TGT_VAL">TGT.VAL</A> + 1 ).<BR>
<BR>
When <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> > <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = 1.<BR>
<BR>
Enabled outputs are cleared when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">CLR_ON_CMP</TD>
<TD class="cellEnumTableCol3">Clear on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Clear enabled outputs  when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">SET_ON_CMP</TD>
<TD class="cellEnumTableCol3">Set on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs  when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">TGL_ON_CMP</TD>
<TD class="cellEnumTableCol3">Toggle on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Toggle enabled outputs  when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">PULSE_ON_CMP</TD>
<TD class="cellEnumTableCol3">Pulse on compare repeatedly. <BR>
<BR>
Channel function sequence: <BR>
- Pulse enabled outputs when <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
<BR>
 The output is high for two timer clock periods.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="C2CFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:C2CFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00C8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 00C8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 00C8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Channel 2 Configuration<BR>
<BR>
This register configures channel function and enables outputs.<BR>
<BR>
Each channel has an edge-detection circuit. The the edge-detection circuit is: <BR>
 - enabled while <A class="xref" href="#C2CFG_CCACT">CCACT</A> selects a capture function and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS.<BR>
 - flushed while <A class="xref" href="#C2CFG_CCACT">CCACT</A> selects a capture function and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is changed from DIS to another mode.<BR>
<BR>
The flush action uses two system clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.<BR>
<BR>
The channel input signal enters the edge-detection circuit. False capture events can occur when:<BR>
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described above.<BR>
- the <A class="xref" href="#C2CFG_CCACT">CCACT</A> field is reconfigured while CTL.MODE is different from DIS.<BR>
<BR>
Primary use scenario is to select <A class="xref" href="#C2CFG_CCACT">CCACT</A> before starting the timer. Follow these steps to configure <A class="xref" href="#C2CFG_CCACT">CCACT</A> to a capture action while <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS:<BR>
- Set <A class="xref" href="#C2CFG_EDGE">EDGE</A> to NONE.<BR>
- Configure <A class="xref" href="#C2CFG_CCACT">CCACT</A>.<BR>
- Wait for three system clock periods before setting <A class="xref" href="#C2CFG_EDGE">EDGE</A> different from NONE.<BR>
These steps prevent capture events caused by expired signal values in edge-detection circuit.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CFG_RESERVED11">31:11</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED11</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CFG_OUT2">10</a>
</TD>
<TD class="cellBitfieldCol2">OUT2</TD>
<TD class="cellBitfieldCol3" colspan="3">Output 2 enable.<BR>
<BR>
When 0 < <A class="xref" href="#C2CFG_CCACT">CCACT</A> < 8, OUT2 becomes zero after a capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Channel 2 does not control output 2.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Channel 2 controls output 2.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CFG_OUT1">9</a>
</TD>
<TD class="cellBitfieldCol2">OUT1</TD>
<TD class="cellBitfieldCol3" colspan="3">Output 1 enable.<BR>
<BR>
When 0 < <A class="xref" href="#C2CFG_CCACT">CCACT</A> < 8, OUT1 becomes zero after a capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Channel 2 does not control output 1.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Channel 2 controls output 1.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CFG_OUT0">8</a>
</TD>
<TD class="cellBitfieldCol2">OUT0</TD>
<TD class="cellBitfieldCol3" colspan="3">Output 0 enable.<BR>
<BR>
When 0 < <A class="xref" href="#C2CFG_CCACT">CCACT</A> < 8, OUT0 becomes zero after a capture or compare event.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Channel 2 does not control output 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EN</TD>
<TD class="cellEnumTableCol3">Channel 2 controls output 0.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CFG_RESERVED7">7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED7</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CFG_INPUT">6</a>
</TD>
<TD class="cellBitfieldCol2">INPUT</TD>
<TD class="cellBitfieldCol3" colspan="3">Select channel input.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">EV</TD>
<TD class="cellEnumTableCol3">Event fabric</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">IO</TD>
<TD class="cellEnumTableCol3">IO controller</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CFG_EDGE">5:4</a>
</TD>
<TD class="cellBitfieldCol2">EDGE</TD>
<TD class="cellBitfieldCol3" colspan="3">Determines the edge that triggers the channel input event. This happens post filter.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NONE</TD>
<TD class="cellEnumTableCol3">Input is turned off.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">RISE</TD>
<TD class="cellEnumTableCol3">Input event is triggered at rising edge.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">FALL</TD>
<TD class="cellEnumTableCol3">Input event is triggered at falling edge.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">BOTH</TD>
<TD class="cellEnumTableCol3">Input event is triggered at both edges.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CFG_CCACT">3:0</a>
</TD>
<TD class="cellBitfieldCol2">CCACT</TD>
<TD class="cellBitfieldCol3" colspan="3">Capture-Compare action.<BR>
<BR>
Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. In every compare event the timer looks at the current value of <A class="xref" href="#CNTR">CNTR</A>. The corresponding output event will be set 1 timer period after <A class="xref" href="#CNTR">CNTR</A> = <A class="xref" href="#C2CC">C2CC</A>.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DIS</TD>
<TD class="cellEnumTableCol3">Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET_ON_CAPT_DIS</TD>
<TD class="cellEnumTableCol3">Set on capture, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs on capture event and copy <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> to <A class="xref" href="#C2CC_VAL">C2CC.VAL</A>.<BR>
- Disable channel. <BR>
<BR>
Primary use scenario is to select this function before starting the timer.<BR>
Follow these steps to select this function while <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS:  <BR>
 - Set CCACT to SET_ON_CAPT with no output enable.<BR>
 - Configure <A class="xref" href="#C2CFG_INPUT">INPUT</A> (optional).<BR>
 - Wait for three timer clock periods as defined in <A class="xref" href="#PRECFG">PRECFG</A> before setting CCACT to SET_ON_CAPT_DIS. Output enable is optional.<BR>
<BR>
These steps prevent capture events caused by expired signal values in edge-detection circuit.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">CLR_ON_0_TGL_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Clear on zero, toggle on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Clear enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.<BR>
<BR>
Enabled outputs are set when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">SET_ON_0_TGL_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Set on zero, toggle on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.<BR>
<BR>
Enabled outputs are cleared when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">CLR_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Clear on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Clear enabled outputs when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">SET_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Set on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">TGL_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Toggle on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Toggle enabled outputs when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">PULSE_ON_CMP_DIS</TD>
<TD class="cellEnumTableCol3">Pulse on compare, and then disable channel.<BR>
<BR>
Channel function sequence: <BR>
- Pulse enabled outputs when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
- Disable channel.<BR>
<BR>
 The output is high for two timer clock periods.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">PER_PULSE_WIDTH_MEAS</TD>
<TD class="cellEnumTableCol3">Period and pulse width measurement.<BR>
<BR>
Continuously capture period and pulse width of the signal selected by <A class="xref" href="#C2CFG_INPUT">INPUT</A> relative to the signal edge given by <A class="xref" href="#C2CFG_EDGE">EDGE</A>. <BR>
<BR>
Set enabled outputs and <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> contains signal period and <A class="xref" href="#PC2CC_VAL">PC2CC.VAL</A> contains signal pulse width. <BR>
<BR>
Notes: <BR>
- Make sure to configure <A class="xref" href="#C2CFG_INPUT">INPUT</A> and CCACT when <A class="xref" href="#CTL_MODE">CTL.MODE</A> equals DIS, then set <A class="xref" href="#CTL_MODE">CTL.MODE</A> to UP_ONCE or UP_PER. <BR>
- The counter restarts in the selected timer mode when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> contains the signal period.<BR>
- If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. <BR>
- To observe a timeout event the <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt can be used, or another channel can be configured to SET_ON_CMP with compare value equal <A class="xref" href="#C2CFG_TGT">TGT</A>.<BR>
<BR>
Signal property requirements:<BR>
- Signal Period >= 2 * ( 1 + <A class="xref" href="#PRECFG_TICKDIV">PRECFG.TICKDIV</A> ) * timer clock period.<BR>
- Signal Period <= MAX(<A class="xref" href="#CNTR">CNTR</A>) * (1 + <A class="xref" href="#PRECFG_TICKDIV">PRECFG.TICKDIV</A> ) * timer clock period.<BR>
- Signal low and high phase >= (1 + <A class="xref" href="#PRECFG_TICKDIV">PRECFG.TICKDIV</A> ) * timer clock period.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">SET_ON_CAPT</TD>
<TD class="cellEnumTableCol3">Set on capture repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs on capture event and copy <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> to <A class="xref" href="#C2CC_VAL">C2CC.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">CLR_ON_0_TGL_ON_CMP</TD>
<TD class="cellEnumTableCol3">Clear on zero, toggle on compare repeatedly.<BR>
 <BR>
Channel function sequence: <BR>
- Clear enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
<BR>
Set <A class="xref" href="#CTL_MODE">CTL.MODE</A> to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: <BR>
<BR>
When <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> <= <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = 1 - ( <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> / <A class="xref" href="#TGT_VAL">TGT.VAL</A> ).<BR>
<BR>
When <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> > <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = 0.<BR>
<BR>
Enabled outputs are set when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">SET_ON_0_TGL_ON_CMP</TD>
<TD class="cellEnumTableCol3">Set on zero, toggle on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.<BR>
- Toggle enabled outputs when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
<BR>
Set <A class="xref" href="#CTL_MODE">CTL.MODE</A> to UP_PER for edge-aligned PWM generation. Duty cycle is given by: <BR>
<BR>
When <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> <= <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> / ( <A class="xref" href="#TGT_VAL">TGT.VAL</A> + 1 ).<BR>
<BR>
When <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> > <A class="xref" href="#TGT_VAL">TGT.VAL</A>: <BR>
   Duty cycle = 1.<BR>
<BR>
Enabled outputs are cleared when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = 0 and <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> = 0.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">CLR_ON_CMP</TD>
<TD class="cellEnumTableCol3">Clear on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Clear enabled outputs  when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xD</TD>
<TD class="cellEnumTableCol2">SET_ON_CMP</TD>
<TD class="cellEnumTableCol3">Set on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Set enabled outputs  when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">TGL_ON_CMP</TD>
<TD class="cellEnumTableCol3">Toggle on compare repeatedly.<BR>
<BR>
Channel function sequence: <BR>
- Toggle enabled outputs  when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">PULSE_ON_CMP</TD>
<TD class="cellEnumTableCol3">Pulse on compare repeatedly. <BR>
<BR>
Channel function sequence: <BR>
- Pulse enabled outputs when <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> = <A class="xref" href="#CNTR_VAL">CNTR.VAL</A>.<BR>
<BR>
 The output is high for two timer clock periods.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PTGT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:PTGT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00FC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 00FC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 00FC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Pipeline Target<BR>
A read or write to this register will clear the <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> and <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt.<BR>
<BR>
<BR>
If <A class="xref" href="#CTL_MODE">CTL.MODE</A> != QDEC.<BR>
Target value for next counter period.<BR>
The timer will copy <A class="xref" href="#PTGT_VAL">PTGT.VAL</A> to <A class="xref" href="#TGT_VAL">TGT.VAL</A> on the upcoming <A class="xref" href="#CNTR">CNTR</A> zero crossing only if <A class="xref" href="#PTGT_VAL">PTGT.VAL</A> has been written. The copy does not happen when restarting the timer.<BR>
This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.<BR>
<BR>
If <A class="xref" href="#CTL_MODE">CTL.MODE</A> = QDEC<BR>
The <A class="xref" href="#CNTR">CNTR</A> value is updated with VALUE on IDX if the counter is counting down. If the counter is counting up, <A class="xref" href="#CNTR">CNTR</A> is loaded with zero on IDX.<BR>
In this mode the VALUE is not loaded into <A class="xref" href="#PTGT_TGT">TGT</A> on zero crossing.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PTGT_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PTGT_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">The pipleline target value.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PC0CC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:PC0CC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0100</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Pipeline Channel 0 Capture Compare</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC0CC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC0CC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Pipeline Capture Compare value.<BR>
<BR>
User defined pipeline compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will clear the <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
An update of VAL will be transferred to <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> when the next <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> is zero and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.<BR>
<BR>
Capture mode: <BR>
When <A class="xref" href="#C0CFG_CCACT">C0CFG.CCACT</A> equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by <A class="xref" href="#C0CFG_EDGE">C0CFG.EDGE</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PC1CC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:PC1CC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0104</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Pipeline Channel 1 Capture Compare</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC1CC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC1CC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Pipeline Capture Compare value.<BR>
<BR>
User defined pipeline compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will clear the <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
An update of VAL will be transferred to <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> when the next <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> is zero and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.<BR>
<BR>
Capture mode: <BR>
When <A class="xref" href="#C1CFG_CCACT">C1CFG.CCACT</A> equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by <A class="xref" href="#C1CFG_EDGE">C1CFG.EDGE</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PC2CC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:PC2CC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0108</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Pipeline Channel 2 Capture Compare</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC2CC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC2CC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Pipeline Capture Compare value.<BR>
<BR>
User defined pipeline compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will clear the <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
An update of VAL will be transferred to <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> when the next <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> is zero and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal.<BR>
<BR>
Capture mode: <BR>
When <A class="xref" href="#C2CFG_CCACT">C2CFG.CCACT</A> equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by <A class="xref" href="#C2CFG_EDGE">C2CFG.EDGE</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TGT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:TGT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 013C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 013C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 013C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Target<BR>
<BR>
User defined counter target. <BR>
A read or write to this register will clear the <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> and <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TGT_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TGT_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">User defined counter target value.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="C0CC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:C0CC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0140</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0140</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0140</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Channel 0 Capture Compare</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Capture Compare value.<BR>
<BR>
User defined compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will clear the <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
VAL is compared against <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> and an event is generated as specified by <A class="xref" href="#C0CFG_CCACT">C0CFG.CCACT</A> when these are equal. <BR>
<BR>
Capture mode: <BR>
The current counter value is stored in VAL when a capture event occurs. <A class="xref" href="#C0CFG_CCACT">C0CFG.CCACT</A> determines if VAL is a signal period or a regular capture value.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="C1CC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:C1CC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0144</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0144</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0144</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Channel 1 Capture Compare</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Capture Compare value.<BR>
<BR>
User defined compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will clear the <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
VAL is compared against <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> and an event is generated as specified by <A class="xref" href="#C1CFG_CCACT">C1CFG.CCACT</A> when these are equal. <BR>
<BR>
Capture mode: <BR>
The current counter value is stored in VAL when a capture event occurs. <A class="xref" href="#C1CFG_CCACT">C1CFG.CCACT</A> determines if VAL is a signal period or a regular capture value.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="C2CC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:C2CC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0148</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0148</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0148</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Channel 2 Capture Compare</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Capture Compare value.<BR>
<BR>
User defined compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will clear the <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
VAL is compared against <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> and an event is generated as specified by <A class="xref" href="#C2CFG_CCACT">C2CFG.CCACT</A> when these are equal. <BR>
<BR>
Capture mode: <BR>
The current counter value is stored in VAL when a capture event occurs. <A class="xref" href="#C2CFG_CCACT">C2CFG.CCACT</A> determines if VAL is a signal period or a regular capture value.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PTGTNC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:PTGTNC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 017C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 017C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 017C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Pipeline Target No Clear<BR>
<BR>
Use this register to read or write to <A class="xref" href="#PTGT">PTGT</A> without clearing the <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> and <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PTGTNC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PTGTNC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">A read or write to this register will not clear the <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt.<BR>
<BR>
If <A class="xref" href="#CTL_MODE">CTL.MODE</A> != QDEC.<BR>
Target value for next counter period.<BR>
The timer copies VAL to <A class="xref" href="#TGT_VAL">TGT.VAL</A> when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> becomes 0. The copy does not happen when restarting the timer.<BR>
This is useful to avoid period jitter in <A class="mmap_legend_link" href="../legend.html#PWM">PWM</A> applications with time-varying period, sometimes referenced as phase corrected PWM.<BR>
<BR>
If <A class="xref" href="#CTL_MODE">CTL.MODE</A> = QDEC.<BR>
The <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> is updated with VAL on IDX. VAL is not loaded into <A class="xref" href="#TGT_VAL">TGT.VAL</A> when <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> becomes 0.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PC0CCNC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:PC0CCNC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0180</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0180</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0180</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Pipeline Channel 0 Capture Compare No Clear</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC0CCNC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC0CCNC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Pipeline Capture Compare value.<BR>
<BR>
User defined pipeline compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will not clear the <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
An update of VAL will be transferred to <A class="xref" href="#C0CC_VAL">C0CC.VAL</A> when the next <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> is zero and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS. This is useful for <A class="mmap_legend_link" href="../legend.html#PWM">PWM</A> generation and prevents jitter on the edges of the generated signal.<BR>
<BR>
Capture mode: <BR>
When <A class="xref" href="#C0CFG_CCACT">C0CFG.CCACT</A> equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by <A class="xref" href="#C0CFG_EDGE">C0CFG.EDGE</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PC1CCNC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:PC1CCNC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0184</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0184</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0184</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Pipeline Channel 1 Capture Compare No Clear</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC1CCNC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC1CCNC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Pipeline Capture Compare value.<BR>
<BR>
User defined pipeline compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will not clear the <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
An update of VAL will be transferred to <A class="xref" href="#C1CC_VAL">C1CC.VAL</A> when the next <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> is zero and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS. This is useful for <A class="mmap_legend_link" href="../legend.html#PWM">PWM</A> generation and prevents jitter on the edges of the generated signal.<BR>
<BR>
Capture mode: <BR>
When <A class="xref" href="#C1CFG_CCACT">C1CFG.CCACT</A> equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by <A class="xref" href="#C1CFG_EDGE">C1CFG.EDGE</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PC2CCNC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:PC2CCNC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0188</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 0188</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 0188</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Pipeline Channel 2 Capture Compare No Clear</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC2CCNC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PC2CCNC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Pipeline Capture Compare value.<BR>
<BR>
User defined pipeline compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will not clear the <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
An update of VAL will be transferred to <A class="xref" href="#C2CC_VAL">C2CC.VAL</A> when the next <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> is zero and <A class="xref" href="#CTL_MODE">CTL.MODE</A> is different from DIS. This is useful for <A class="mmap_legend_link" href="../legend.html#PWM">PWM</A> generation and prevents jitter on the edges of the generated signal.<BR>
<BR>
Capture mode: <BR>
When <A class="xref" href="#C2CFG_CCACT">C2CFG.CCACT</A> equals PER_PULSE_WIDTH_MEAS then VAL contains the width of the low or high phase of the selected signal. This is specified by <A class="xref" href="#C2CFG_EDGE">C2CFG.EDGE</A>.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="TGTNC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:TGTNC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01BC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 01BC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 01BC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Target No Clear<BR>
<BR>
Use this register to read or write to <A class="xref" href="#TGT">TGT</A> without clearing the <A class="xref" href="#RIS_ZERO">RIS.ZERO</A> and <A class="xref" href="#RIS_TGT">RIS.TGT</A> interrupt.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TGTNC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="TGTNC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">User defined counter target value.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xFFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="C0CCNC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:C0CCNC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01C0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 01C0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 01C0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Channel 0 Capture Compare No Clear</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CCNC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C0CCNC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Capture Compare value.<BR>
<BR>
User defined compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will not clear the <A class="xref" href="#RIS_C0CC">RIS.C0CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
VAL is compared against <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> and an event is generated as specified by <A class="xref" href="#C0CFG_CCACT">C0CFG.CCACT</A> when these are equal. <BR>
<BR>
Capture mode: <BR>
The current counter value is stored in VAL when a capture event occurs. <A class="xref" href="#C0CFG_CCACT">C0CFG.CCACT</A> determines if VAL is a signal period or a regular capture value.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="C1CCNC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:C1CCNC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01C4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 01C4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 01C4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Channel 1 Capture Compare No Clear</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CCNC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C1CCNC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Capture Compare value.<BR>
<BR>
User defined compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will not clear the <A class="xref" href="#RIS_C1CC">RIS.C1CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
VAL is compared against <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> and an event is generated as specified by <A class="xref" href="#C1CFG_CCACT">C1CFG.CCACT</A> when these are equal. <BR>
<BR>
Capture mode: <BR>
The current counter value is stored in VAL when a capture event occurs. <A class="xref" href="#C1CFG_CCACT">C1CFG.CCACT</A> determines if VAL is a signal period or a regular capture value.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="C2CCNC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">LGPT0</A>:C2CCNC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01C8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4006 01C8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4006 01C8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Channel 2 Capture Compare No Clear</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CCNC_RESERVED16">31:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="C2CCNC_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Capture Compare value.<BR>
<BR>
User defined compare value or channel-updated capture value.<BR>
<BR>
A read or write to this register will not clear the <A class="xref" href="#RIS_C2CC">RIS.C2CC</A> interrupt.<BR>
<BR>
Compare mode: <BR>
VAL is compared against <A class="xref" href="#CNTR_VAL">CNTR.VAL</A> and an event is generated as specified by <A class="xref" href="#C2CFG_CCACT">C2CFG.CCACT</A> when these are equal. <BR>
<BR>
Capture mode: <BR>
The current counter value is stored in VAL when a capture event occurs. <A class="xref" href="#C2CFG_CCACT">C2CFG.CCACT</A> determines if VAL is a signal period or a regular capture value.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
