{"vcs1":{"timestamp_begin":1698963186.683067805, "rt":0.41, "ut":0.16, "st":0.13}}
{"vcselab":{"timestamp_begin":1698963187.148875785, "rt":0.41, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1698963187.595930983, "rt":0.26, "ut":0.07, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698963186.332598622}
{"VCS_COMP_START_TIME": 1698963186.332598622}
{"VCS_COMP_END_TIME": 1698963187.911277355}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222600}}
