
PlayMusic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074ac  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08007634  08007634  00017634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007748  08007748  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007748  08007748  00017748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007750  08007750  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007750  08007750  00017750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007754  08007754  00017754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08007758  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00001064  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001070  20001070  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013002  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002be6  00000000  00000000  0003303e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001228  00000000  00000000  00035c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010d0  00000000  00000000  00036e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021797  00000000  00000000  00037f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015acd  00000000  00000000  000596b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c58ca  00000000  00000000  0006f184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00134a4e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c9c  00000000  00000000  00134aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800761c 	.word	0x0800761c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800761c 	.word	0x0800761c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <setSampleRate>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void
setSampleRate(uint16_t freq)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	4603      	mov	r3, r0
 80004d4:	80fb      	strh	r3, [r7, #6]
  uint16_t period = (168000000 / (freq * (99 + 1))) - 1;
 80004d6:	88fb      	ldrh	r3, [r7, #6]
 80004d8:	2264      	movs	r2, #100	; 0x64
 80004da:	fb02 f303 	mul.w	r3, r2, r3
 80004de:	4a0f      	ldr	r2, [pc, #60]	; (800051c <setSampleRate+0x50>)
 80004e0:	fb92 f3f3 	sdiv	r3, r2, r3
 80004e4:	b29b      	uxth	r3, r3
 80004e6:	3b01      	subs	r3, #1
 80004e8:	81fb      	strh	r3, [r7, #14]
  htim7.Instance = TIM7;
 80004ea:	4b0d      	ldr	r3, [pc, #52]	; (8000520 <setSampleRate+0x54>)
 80004ec:	4a0d      	ldr	r2, [pc, #52]	; (8000524 <setSampleRate+0x58>)
 80004ee:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 49;
 80004f0:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <setSampleRate+0x54>)
 80004f2:	2231      	movs	r2, #49	; 0x31
 80004f4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004f6:	4b0a      	ldr	r3, [pc, #40]	; (8000520 <setSampleRate+0x54>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = period;
 80004fc:	89fb      	ldrh	r3, [r7, #14]
 80004fe:	4a08      	ldr	r2, [pc, #32]	; (8000520 <setSampleRate+0x54>)
 8000500:	60d3      	str	r3, [r2, #12]
  htim7.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000502:	4b07      	ldr	r3, [pc, #28]	; (8000520 <setSampleRate+0x54>)
 8000504:	2200      	movs	r2, #0
 8000506:	611a      	str	r2, [r3, #16]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000508:	4b05      	ldr	r3, [pc, #20]	; (8000520 <setSampleRate+0x54>)
 800050a:	2280      	movs	r2, #128	; 0x80
 800050c:	619a      	str	r2, [r3, #24]
  HAL_TIM_Base_Init(&htim7);
 800050e:	4804      	ldr	r0, [pc, #16]	; (8000520 <setSampleRate+0x54>)
 8000510:	f003 fb30 	bl	8003b74 <HAL_TIM_Base_Init>
}
 8000514:	bf00      	nop
 8000516:	3710      	adds	r7, #16
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	0a037a00 	.word	0x0a037a00
 8000520:	20000168 	.word	0x20000168
 8000524:	40001400 	.word	0x40001400

08000528 <val2Dac8>:

static inline uint16_t
val2Dac8(int32_t v)
{
 8000528:	b480      	push	{r7}
 800052a:	b085      	sub	sp, #20
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  uint16_t out = v << 3;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	b29b      	uxth	r3, r3
 8000534:	00db      	lsls	r3, r3, #3
 8000536:	81fb      	strh	r3, [r7, #14]
  return out;
 8000538:	89fb      	ldrh	r3, [r7, #14]
}
 800053a:	4618      	mov	r0, r3
 800053c:	3714      	adds	r7, #20
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr

08000546 <val2Dac16>:

static inline uint16_t
val2Dac16(int32_t v)
{
 8000546:	b480      	push	{r7}
 8000548:	b083      	sub	sp, #12
 800054a:	af00      	add	r7, sp, #0
 800054c:	6078      	str	r0, [r7, #4]
  v >>= 4;
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	111b      	asrs	r3, r3, #4
 8000552:	607b      	str	r3, [r7, #4]
  v += 2047;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800055a:	607b      	str	r3, [r7, #4]
  return v & 0xfff;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	b29b      	uxth	r3, r3
 8000560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000564:	b29b      	uxth	r3, r3
}
 8000566:	4618      	mov	r0, r3
 8000568:	370c      	adds	r7, #12
 800056a:	46bd      	mov	sp, r7
 800056c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000570:	4770      	bx	lr

08000572 <prepareDACBuffer_8Bit>:

static void
prepareDACBuffer_8Bit(uint8_t channels, uint16_t numSamples, void *pIn, uint16_t *pOutput)
{
 8000572:	b590      	push	{r4, r7, lr}
 8000574:	b089      	sub	sp, #36	; 0x24
 8000576:	af00      	add	r7, sp, #0
 8000578:	60ba      	str	r2, [r7, #8]
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	4603      	mov	r3, r0
 800057e:	73fb      	strb	r3, [r7, #15]
 8000580:	460b      	mov	r3, r1
 8000582:	81bb      	strh	r3, [r7, #12]
  uint8_t *pInput = (uint8_t *)pIn;
 8000584:	68bb      	ldr	r3, [r7, #8]
 8000586:	61fb      	str	r3, [r7, #28]

  for (int i=0; i<numSamples; i++) {
 8000588:	2300      	movs	r3, #0
 800058a:	61bb      	str	r3, [r7, #24]
 800058c:	e023      	b.n	80005d6 <prepareDACBuffer_8Bit+0x64>
    int32_t val = 0;
 800058e:	2300      	movs	r3, #0
 8000590:	617b      	str	r3, [r7, #20]

    for(int j=0; j<channels; j++) {
 8000592:	2300      	movs	r3, #0
 8000594:	613b      	str	r3, [r7, #16]
 8000596:	e00a      	b.n	80005ae <prepareDACBuffer_8Bit+0x3c>
      val += *pInput++;
 8000598:	69fb      	ldr	r3, [r7, #28]
 800059a:	1c5a      	adds	r2, r3, #1
 800059c:	61fa      	str	r2, [r7, #28]
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	461a      	mov	r2, r3
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	4413      	add	r3, r2
 80005a6:	617b      	str	r3, [r7, #20]
    for(int j=0; j<channels; j++) {
 80005a8:	693b      	ldr	r3, [r7, #16]
 80005aa:	3301      	adds	r3, #1
 80005ac:	613b      	str	r3, [r7, #16]
 80005ae:	7bfb      	ldrb	r3, [r7, #15]
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	429a      	cmp	r2, r3
 80005b4:	dbf0      	blt.n	8000598 <prepareDACBuffer_8Bit+0x26>
    }
    val /= channels;
 80005b6:	7bfb      	ldrb	r3, [r7, #15]
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	fb92 f3f3 	sdiv	r3, r2, r3
 80005be:	617b      	str	r3, [r7, #20]
    *pOutput++ = val2Dac8(val);
 80005c0:	687c      	ldr	r4, [r7, #4]
 80005c2:	1ca3      	adds	r3, r4, #2
 80005c4:	607b      	str	r3, [r7, #4]
 80005c6:	6978      	ldr	r0, [r7, #20]
 80005c8:	f7ff ffae 	bl	8000528 <val2Dac8>
 80005cc:	4603      	mov	r3, r0
 80005ce:	8023      	strh	r3, [r4, #0]
  for (int i=0; i<numSamples; i++) {
 80005d0:	69bb      	ldr	r3, [r7, #24]
 80005d2:	3301      	adds	r3, #1
 80005d4:	61bb      	str	r3, [r7, #24]
 80005d6:	89bb      	ldrh	r3, [r7, #12]
 80005d8:	69ba      	ldr	r2, [r7, #24]
 80005da:	429a      	cmp	r2, r3
 80005dc:	dbd7      	blt.n	800058e <prepareDACBuffer_8Bit+0x1c>
  }
}
 80005de:	bf00      	nop
 80005e0:	bf00      	nop
 80005e2:	3724      	adds	r7, #36	; 0x24
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd90      	pop	{r4, r7, pc}

080005e8 <prepareDACBuffer_16Bit>:

static void
prepareDACBuffer_16Bit(uint8_t channels, uint16_t numSamples, void *pIn, uint16_t *pOutput)
{
 80005e8:	b590      	push	{r4, r7, lr}
 80005ea:	b089      	sub	sp, #36	; 0x24
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	60ba      	str	r2, [r7, #8]
 80005f0:	607b      	str	r3, [r7, #4]
 80005f2:	4603      	mov	r3, r0
 80005f4:	73fb      	strb	r3, [r7, #15]
 80005f6:	460b      	mov	r3, r1
 80005f8:	81bb      	strh	r3, [r7, #12]
  int16_t *pInput = (int16_t *)pIn;
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	61fb      	str	r3, [r7, #28]

  for (int i=0; i<numSamples; i++) {
 80005fe:	2300      	movs	r3, #0
 8000600:	61bb      	str	r3, [r7, #24]
 8000602:	e024      	b.n	800064e <prepareDACBuffer_16Bit+0x66>
    int32_t val = 0;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]

    for(int j=0; j<channels; j++) {
 8000608:	2300      	movs	r3, #0
 800060a:	613b      	str	r3, [r7, #16]
 800060c:	e00b      	b.n	8000626 <prepareDACBuffer_16Bit+0x3e>
      val += *pInput++;
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	1c9a      	adds	r2, r3, #2
 8000612:	61fa      	str	r2, [r7, #28]
 8000614:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000618:	461a      	mov	r2, r3
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	4413      	add	r3, r2
 800061e:	617b      	str	r3, [r7, #20]
    for(int j=0; j<channels; j++) {
 8000620:	693b      	ldr	r3, [r7, #16]
 8000622:	3301      	adds	r3, #1
 8000624:	613b      	str	r3, [r7, #16]
 8000626:	7bfb      	ldrb	r3, [r7, #15]
 8000628:	693a      	ldr	r2, [r7, #16]
 800062a:	429a      	cmp	r2, r3
 800062c:	dbef      	blt.n	800060e <prepareDACBuffer_16Bit+0x26>
    }
    val /= channels;
 800062e:	7bfb      	ldrb	r3, [r7, #15]
 8000630:	697a      	ldr	r2, [r7, #20]
 8000632:	fb92 f3f3 	sdiv	r3, r2, r3
 8000636:	617b      	str	r3, [r7, #20]
    *pOutput++ = val2Dac16(val);
 8000638:	687c      	ldr	r4, [r7, #4]
 800063a:	1ca3      	adds	r3, r4, #2
 800063c:	607b      	str	r3, [r7, #4]
 800063e:	6978      	ldr	r0, [r7, #20]
 8000640:	f7ff ff81 	bl	8000546 <val2Dac16>
 8000644:	4603      	mov	r3, r0
 8000646:	8023      	strh	r3, [r4, #0]
  for (int i=0; i<numSamples; i++) {
 8000648:	69bb      	ldr	r3, [r7, #24]
 800064a:	3301      	adds	r3, #1
 800064c:	61bb      	str	r3, [r7, #24]
 800064e:	89bb      	ldrh	r3, [r7, #12]
 8000650:	69ba      	ldr	r2, [r7, #24]
 8000652:	429a      	cmp	r2, r3
 8000654:	dbd6      	blt.n	8000604 <prepareDACBuffer_16Bit+0x1c>
  }
}
 8000656:	bf00      	nop
 8000658:	bf00      	nop
 800065a:	3724      	adds	r7, #36	; 0x24
 800065c:	46bd      	mov	sp, r7
 800065e:	bd90      	pop	{r4, r7, pc}

08000660 <outputSamples>:

static void
outputSamples(FIL *fil, struct Wav_Header *header)
{
 8000660:	b590      	push	{r4, r7, lr}
 8000662:	b08d      	sub	sp, #52	; 0x34
 8000664:	af02      	add	r7, sp, #8
 8000666:	6078      	str	r0, [r7, #4]
 8000668:	6039      	str	r1, [r7, #0]
  const uint16_t channels = header->channels; // channel = 1
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	7d9a      	ldrb	r2, [r3, #22]
 800066e:	7ddb      	ldrb	r3, [r3, #23]
 8000670:	021b      	lsls	r3, r3, #8
 8000672:	4313      	orrs	r3, r2
 8000674:	847b      	strh	r3, [r7, #34]	; 0x22
  const uint16_t bytesPerSample = header->bitsPerSample / 8; // = 1
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800067a:	b29b      	uxth	r3, r3
 800067c:	08db      	lsrs	r3, r3, #3
 800067e:	843b      	strh	r3, [r7, #32]

  funcP prepareData = (header->bitsPerSample == 8)? prepareDACBuffer_8Bit : prepareDACBuffer_16Bit;
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8000684:	b29b      	uxth	r3, r3
 8000686:	2b08      	cmp	r3, #8
 8000688:	d101      	bne.n	800068e <outputSamples+0x2e>
 800068a:	4b3d      	ldr	r3, [pc, #244]	; (8000780 <outputSamples+0x120>)
 800068c:	e000      	b.n	8000690 <outputSamples+0x30>
 800068e:	4b3d      	ldr	r3, [pc, #244]	; (8000784 <outputSamples+0x124>)
 8000690:	61fb      	str	r3, [r7, #28]

  //flg_dma_done = 1;
  dmaBank = 0;
 8000692:	4b3d      	ldr	r3, [pc, #244]	; (8000788 <outputSamples+0x128>)
 8000694:	2200      	movs	r2, #0
 8000696:	801a      	strh	r2, [r3, #0]

  uint32_t bytes_last = header->dataChunkLength; // BUF_LEN
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800069c:	627b      	str	r3, [r7, #36]	; 0x24
  do
  {
	  int blksize = (header->bitsPerSample == 8)? MIN(bytes_last, BUFSIZE / 2) : MIN(bytes_last, BUFSIZE);
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	2b08      	cmp	r3, #8
 80006a6:	d106      	bne.n	80006b6 <outputSamples+0x56>
 80006a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80006ae:	bf28      	it	cs
 80006b0:	f44f 7380 	movcs.w	r3, #256	; 0x100
 80006b4:	e005      	b.n	80006c2 <outputSamples+0x62>
 80006b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80006bc:	bf28      	it	cs
 80006be:	f44f 7300 	movcs.w	r3, #512	; 0x200
 80006c2:	61bb      	str	r3, [r7, #24]
	    UINT bytes_read;
	    FRESULT res;

	    res = f_read(fil, fileBuffer, blksize, &bytes_read);
 80006c4:	69ba      	ldr	r2, [r7, #24]
 80006c6:	f107 0308 	add.w	r3, r7, #8
 80006ca:	4930      	ldr	r1, [pc, #192]	; (800078c <outputSamples+0x12c>)
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	f006 fc35 	bl	8006f3c <f_read>
 80006d2:	4603      	mov	r3, r0
 80006d4:	75fb      	strb	r3, [r7, #23]
	    if (res != FR_OK || bytes_read == 0)
 80006d6:	7dfb      	ldrb	r3, [r7, #23]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d141      	bne.n	8000760 <outputSamples+0x100>
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d03e      	beq.n	8000760 <outputSamples+0x100>
	      break;

	    uint16_t numSamples = bytes_read / bytesPerSample / channels; // 8 bit = 256
 80006e2:	68ba      	ldr	r2, [r7, #8]
 80006e4:	8c3b      	ldrh	r3, [r7, #32]
 80006e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80006ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80006ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80006f0:	82bb      	strh	r3, [r7, #20]
	    int16_t     *pInput = (int16_t *)fileBuffer;
 80006f2:	4b26      	ldr	r3, [pc, #152]	; (800078c <outputSamples+0x12c>)
 80006f4:	613b      	str	r3, [r7, #16]
	    uint16_t   *pOutput = (uint16_t *)dmaBuffer[dmaBank];
 80006f6:	4b24      	ldr	r3, [pc, #144]	; (8000788 <outputSamples+0x128>)
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	029b      	lsls	r3, r3, #10
 80006fc:	4a24      	ldr	r2, [pc, #144]	; (8000790 <outputSamples+0x130>)
 80006fe:	4413      	add	r3, r2
 8000700:	60fb      	str	r3, [r7, #12]

	    prepareData(channels, numSamples, pInput, pOutput);
 8000702:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000704:	b2d8      	uxtb	r0, r3
 8000706:	8ab9      	ldrh	r1, [r7, #20]
 8000708:	69fc      	ldr	r4, [r7, #28]
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	693a      	ldr	r2, [r7, #16]
 800070e:	47a0      	blx	r4
	    while(HAL_DAC_GetState(&hdac) != HAL_DAC_STATE_READY);
 8000710:	bf00      	nop
 8000712:	4820      	ldr	r0, [pc, #128]	; (8000794 <outputSamples+0x134>)
 8000714:	f001 f82f 	bl	8001776 <HAL_DAC_GetState>
 8000718:	4603      	mov	r3, r0
 800071a:	2b01      	cmp	r3, #1
 800071c:	d1f9      	bne.n	8000712 <outputSamples+0xb2>
	    HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 800071e:	2110      	movs	r1, #16
 8000720:	481c      	ldr	r0, [pc, #112]	; (8000794 <outputSamples+0x134>)
 8000722:	f000 fe52 	bl	80013ca <HAL_DAC_Start>
	    HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*)dmaBuffer[dmaBank], numSamples, DAC_ALIGN_12B_R);
 8000726:	4b18      	ldr	r3, [pc, #96]	; (8000788 <outputSamples+0x128>)
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	029b      	lsls	r3, r3, #10
 800072c:	4a18      	ldr	r2, [pc, #96]	; (8000790 <outputSamples+0x130>)
 800072e:	441a      	add	r2, r3
 8000730:	8abb      	ldrh	r3, [r7, #20]
 8000732:	2100      	movs	r1, #0
 8000734:	9100      	str	r1, [sp, #0]
 8000736:	2110      	movs	r1, #16
 8000738:	4816      	ldr	r0, [pc, #88]	; (8000794 <outputSamples+0x134>)
 800073a:	f000 fe99 	bl	8001470 <HAL_DAC_Start_DMA>
	    dmaBank = !dmaBank;
 800073e:	4b12      	ldr	r3, [pc, #72]	; (8000788 <outputSamples+0x128>)
 8000740:	881b      	ldrh	r3, [r3, #0]
 8000742:	2b00      	cmp	r3, #0
 8000744:	bf0c      	ite	eq
 8000746:	2301      	moveq	r3, #1
 8000748:	2300      	movne	r3, #0
 800074a:	b2db      	uxtb	r3, r3
 800074c:	b29a      	uxth	r2, r3
 800074e:	4b0e      	ldr	r3, [pc, #56]	; (8000788 <outputSamples+0x128>)
 8000750:	801a      	strh	r2, [r3, #0]
	    bytes_last -= blksize;
 8000752:	69bb      	ldr	r3, [r7, #24]
 8000754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000756:	1ad3      	subs	r3, r2, r3
 8000758:	627b      	str	r3, [r7, #36]	; 0x24
  }while(0 < bytes_last);
 800075a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800075c:	2b00      	cmp	r3, #0
 800075e:	d19e      	bne.n	800069e <outputSamples+0x3e>
  while(HAL_DAC_GetState(&hdac) != HAL_DAC_STATE_READY);
 8000760:	bf00      	nop
 8000762:	480c      	ldr	r0, [pc, #48]	; (8000794 <outputSamples+0x134>)
 8000764:	f001 f807 	bl	8001776 <HAL_DAC_GetState>
 8000768:	4603      	mov	r3, r0
 800076a:	2b01      	cmp	r3, #1
 800076c:	d1f9      	bne.n	8000762 <outputSamples+0x102>
  HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_2);
 800076e:	2110      	movs	r1, #16
 8000770:	4808      	ldr	r0, [pc, #32]	; (8000794 <outputSamples+0x134>)
 8000772:	f000 ff4b 	bl	800160c <HAL_DAC_Stop_DMA>
}
 8000776:	bf00      	nop
 8000778:	372c      	adds	r7, #44	; 0x2c
 800077a:	46bd      	mov	sp, r7
 800077c:	bd90      	pop	{r4, r7, pc}
 800077e:	bf00      	nop
 8000780:	08000573 	.word	0x08000573
 8000784:	080005e9 	.word	0x080005e9
 8000788:	2000102c 	.word	0x2000102c
 800078c:	2000042c 	.word	0x2000042c
 8000790:	2000082c 	.word	0x2000082c
 8000794:	20000028 	.word	0x20000028

08000798 <isSupprtedWavFile>:

static uint8_t
isSupprtedWavFile(const struct Wav_Header *header)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  if (strncmp(header->riff, "RIFF", 4 ) != 0)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2204      	movs	r2, #4
 80007a4:	4910      	ldr	r1, [pc, #64]	; (80007e8 <isSupprtedWavFile+0x50>)
 80007a6:	4618      	mov	r0, r3
 80007a8:	f006 ff0e 	bl	80075c8 <strncmp>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <isSupprtedWavFile+0x1e>
    return 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	e013      	b.n	80007de <isSupprtedWavFile+0x46>

  if (header->vfmt != 1)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	8a9b      	ldrh	r3, [r3, #20]
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d001      	beq.n	80007c4 <isSupprtedWavFile+0x2c>
    return 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	e00c      	b.n	80007de <isSupprtedWavFile+0x46>

  if (strncmp(header->dataChunkHeader, "data", 4 ) != 0)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	3324      	adds	r3, #36	; 0x24
 80007c8:	2204      	movs	r2, #4
 80007ca:	4908      	ldr	r1, [pc, #32]	; (80007ec <isSupprtedWavFile+0x54>)
 80007cc:	4618      	mov	r0, r3
 80007ce:	f006 fefb 	bl	80075c8 <strncmp>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <isSupprtedWavFile+0x44>
    return 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	e000      	b.n	80007de <isSupprtedWavFile+0x46>

  return 1;
 80007dc:	2301      	movs	r3, #1
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	08007634 	.word	0x08007634
 80007ec:	0800763c 	.word	0x0800763c

080007f0 <playWavFile>:

static void
playWavFile(char *filename)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	f5ad 7d1c 	sub.w	sp, sp, #624	; 0x270
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	f507 731c 	add.w	r3, r7, #624	; 0x270
 80007fc:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 8000800:	6018      	str	r0, [r3, #0]
  FIL fil;
  FRESULT res;
  UINT count = 0;
 8000802:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8000806:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]

  struct Wav_Header header;

  res = f_open(&fil, filename, FA_READ);
 800080e:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8000812:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 8000816:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800081a:	2201      	movs	r2, #1
 800081c:	6819      	ldr	r1, [r3, #0]
 800081e:	f006 f9cf 	bl	8006bc0 <f_open>
 8000822:	4603      	mov	r3, r0
 8000824:	f887 326f 	strb.w	r3, [r7, #623]	; 0x26f
  if (res != FR_OK)
 8000828:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 800082c:	2b00      	cmp	r3, #0
 800082e:	d138      	bne.n	80008a2 <playWavFile+0xb2>
    return;

  res = f_read(&fil, &header, sizeof(struct Wav_Header), &count);
 8000830:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000834:	f107 010c 	add.w	r1, r7, #12
 8000838:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800083c:	222c      	movs	r2, #44	; 0x2c
 800083e:	f006 fb7d 	bl	8006f3c <f_read>
 8000842:	4603      	mov	r3, r0
 8000844:	f887 326f 	strb.w	r3, [r7, #623]	; 0x26f
  if (res != FR_OK)
 8000848:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 800084c:	2b00      	cmp	r3, #0
 800084e:	d119      	bne.n	8000884 <playWavFile+0x94>
    goto done;

  if (!isSupprtedWavFile(&header))
 8000850:	f107 030c 	add.w	r3, r7, #12
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff ff9f 	bl	8000798 <isSupprtedWavFile>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d013      	beq.n	8000888 <playWavFile+0x98>
    goto done;

  setSampleRate(header.sampleFreq);
 8000860:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8000864:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8000868:	699b      	ldr	r3, [r3, #24]
 800086a:	b29b      	uxth	r3, r3
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff fe2d 	bl	80004cc <setSampleRate>
  outputSamples(&fil, &header);
 8000872:	f107 020c 	add.w	r2, r7, #12
 8000876:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800087a:	4611      	mov	r1, r2
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff feef 	bl	8000660 <outputSamples>
 8000882:	e002      	b.n	800088a <playWavFile+0x9a>
    goto done;
 8000884:	bf00      	nop
 8000886:	e000      	b.n	800088a <playWavFile+0x9a>
    goto done;
 8000888:	bf00      	nop

done :
  res = f_close(&fil);
 800088a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800088e:	4618      	mov	r0, r3
 8000890:	f006 fd11 	bl	80072b6 <f_close>
 8000894:	4603      	mov	r3, r0
 8000896:	f887 326f 	strb.w	r3, [r7, #623]	; 0x26f
  if (res != FR_OK)
 800089a:	f897 326f 	ldrb.w	r3, [r7, #623]	; 0x26f
 800089e:	2b00      	cmp	r3, #0
 80008a0:	e000      	b.n	80008a4 <playWavFile+0xb4>
    return;
 80008a2:	bf00      	nop
    return;
}
 80008a4:	f507 771c 	add.w	r7, r7, #624	; 0x270
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b2:	f000 fbc1 	bl	8001038 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b6:	f000 f86d 	bl	8000994 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008ba:	f000 f9c3 	bl	8000c44 <MX_GPIO_Init>
  MX_DMA_Init();
 80008be:	f000 f9a1 	bl	8000c04 <MX_DMA_Init>
  MX_DAC_Init();
 80008c2:	f000 f8d1 	bl	8000a68 <MX_DAC_Init>
  MX_TIM7_Init();
 80008c6:	f000 f967 	bl	8000b98 <MX_TIM7_Init>
  MX_SDIO_SD_Init();
 80008ca:	f000 f8f7 	bl	8000abc <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80008ce:	f004 f9b9 	bl	8004c44 <MX_FATFS_Init>
  MX_TIM4_Init();
 80008d2:	f000 f913 	bl	8000afc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim7);
 80008d6:	4826      	ldr	r0, [pc, #152]	; (8000970 <main+0xc4>)
 80008d8:	f003 f99c 	bl	8003c14 <HAL_TIM_Base_Start>
  //HAL_TIM_Base_Start(&htim4);
  //HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*)&soundValues, AudioDataEndAddr, DAC_ALIGN_8B_R);

  res = f_mount(&FatFs, "", 0);
 80008dc:	2200      	movs	r2, #0
 80008de:	4925      	ldr	r1, [pc, #148]	; (8000974 <main+0xc8>)
 80008e0:	4825      	ldr	r0, [pc, #148]	; (8000978 <main+0xcc>)
 80008e2:	f006 f927 	bl	8006b34 <f_mount>
 80008e6:	4603      	mov	r3, r0
 80008e8:	461a      	mov	r2, r3
 80008ea:	4b24      	ldr	r3, [pc, #144]	; (800097c <main+0xd0>)
 80008ec:	701a      	strb	r2, [r3, #0]
  if (res != FR_OK)
 80008ee:	4b23      	ldr	r3, [pc, #140]	; (800097c <main+0xd0>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <main+0x4e>
    return EXIT_FAILURE;
 80008f6:	2301      	movs	r3, #1
 80008f8:	e036      	b.n	8000968 <main+0xbc>
  res = f_opendir(&dir, "/emb");
 80008fa:	4921      	ldr	r1, [pc, #132]	; (8000980 <main+0xd4>)
 80008fc:	4821      	ldr	r0, [pc, #132]	; (8000984 <main+0xd8>)
 80008fe:	f006 fd04 	bl	800730a <f_opendir>
 8000902:	4603      	mov	r3, r0
 8000904:	461a      	mov	r2, r3
 8000906:	4b1d      	ldr	r3, [pc, #116]	; (800097c <main+0xd0>)
 8000908:	701a      	strb	r2, [r3, #0]
  if (res != FR_OK)
 800090a:	4b1c      	ldr	r3, [pc, #112]	; (800097c <main+0xd0>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <main+0x6a>
    return EXIT_FAILURE;
 8000912:	2301      	movs	r3, #1
 8000914:	e028      	b.n	8000968 <main+0xbc>
  while(1) {
    res = f_readdir(&dir, &fno);
 8000916:	491c      	ldr	r1, [pc, #112]	; (8000988 <main+0xdc>)
 8000918:	481a      	ldr	r0, [pc, #104]	; (8000984 <main+0xd8>)
 800091a:	f006 fd8f 	bl	800743c <f_readdir>
 800091e:	4603      	mov	r3, r0
 8000920:	461a      	mov	r2, r3
 8000922:	4b16      	ldr	r3, [pc, #88]	; (800097c <main+0xd0>)
 8000924:	701a      	strb	r2, [r3, #0]
    if (res != FR_OK || fno.fname[0] == 0)
 8000926:	4b15      	ldr	r3, [pc, #84]	; (800097c <main+0xd0>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d114      	bne.n	8000958 <main+0xac>
 800092e:	4b16      	ldr	r3, [pc, #88]	; (8000988 <main+0xdc>)
 8000930:	7a5b      	ldrb	r3, [r3, #9]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d010      	beq.n	8000958 <main+0xac>
      break;

    char *filename = fno.fname;
 8000936:	4b15      	ldr	r3, [pc, #84]	; (800098c <main+0xe0>)
 8000938:	607b      	str	r3, [r7, #4]

    if (strstr(filename, ".WAV") != 0) {
 800093a:	4915      	ldr	r1, [pc, #84]	; (8000990 <main+0xe4>)
 800093c:	6878      	ldr	r0, [r7, #4]
 800093e:	f006 fe57 	bl	80075f0 <strstr>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d002      	beq.n	800094e <main+0xa2>
      playWavFile(filename);
 8000948:	6878      	ldr	r0, [r7, #4]
 800094a:	f7ff ff51 	bl	80007f0 <playWavFile>
    }

    HAL_Delay(1000);
 800094e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000952:	f000 fbe3 	bl	800111c <HAL_Delay>
  while(1) {
 8000956:	e7de      	b.n	8000916 <main+0x6a>
  }

  res = f_closedir(&dir);
 8000958:	480a      	ldr	r0, [pc, #40]	; (8000984 <main+0xd8>)
 800095a:	f006 fd49 	bl	80073f0 <f_closedir>
 800095e:	4603      	mov	r3, r0
 8000960:	461a      	mov	r2, r3
 8000962:	4b06      	ldr	r3, [pc, #24]	; (800097c <main+0xd0>)
 8000964:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000966:	e7fe      	b.n	8000966 <main+0xba>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000968:	4618      	mov	r0, r3
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000168 	.word	0x20000168
 8000974:	08007644 	.word	0x08007644
 8000978:	200001b0 	.word	0x200001b0
 800097c:	200003e0 	.word	0x200003e0
 8000980:	08007648 	.word	0x08007648
 8000984:	200003e4 	.word	0x200003e4
 8000988:	20000414 	.word	0x20000414
 800098c:	2000041d 	.word	0x2000041d
 8000990:	08007650 	.word	0x08007650

08000994 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b094      	sub	sp, #80	; 0x50
 8000998:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800099a:	f107 0320 	add.w	r3, r7, #32
 800099e:	2230      	movs	r2, #48	; 0x30
 80009a0:	2100      	movs	r1, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f006 fe08 	bl	80075b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a8:	f107 030c 	add.w	r3, r7, #12
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b8:	2300      	movs	r3, #0
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	4b28      	ldr	r3, [pc, #160]	; (8000a60 <SystemClock_Config+0xcc>)
 80009be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c0:	4a27      	ldr	r2, [pc, #156]	; (8000a60 <SystemClock_Config+0xcc>)
 80009c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009c6:	6413      	str	r3, [r2, #64]	; 0x40
 80009c8:	4b25      	ldr	r3, [pc, #148]	; (8000a60 <SystemClock_Config+0xcc>)
 80009ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009d4:	2300      	movs	r3, #0
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	4b22      	ldr	r3, [pc, #136]	; (8000a64 <SystemClock_Config+0xd0>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a21      	ldr	r2, [pc, #132]	; (8000a64 <SystemClock_Config+0xd0>)
 80009de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009e2:	6013      	str	r3, [r2, #0]
 80009e4:	4b1f      	ldr	r3, [pc, #124]	; (8000a64 <SystemClock_Config+0xd0>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009f0:	2302      	movs	r3, #2
 80009f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009f4:	2301      	movs	r3, #1
 80009f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009f8:	2310      	movs	r3, #16
 80009fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009fc:	2302      	movs	r3, #2
 80009fe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a00:	2300      	movs	r3, #0
 8000a02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a04:	2308      	movs	r3, #8
 8000a06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a08:	23a8      	movs	r3, #168	; 0xa8
 8000a0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000a10:	2307      	movs	r3, #7
 8000a12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a14:	f107 0320 	add.w	r3, r7, #32
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f001 fcbf 	bl	800239c <HAL_RCC_OscConfig>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a24:	f000 f952 	bl	8000ccc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a28:	230f      	movs	r3, #15
 8000a2a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a30:	2300      	movs	r3, #0
 8000a32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a34:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a3e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	2105      	movs	r1, #5
 8000a46:	4618      	mov	r0, r3
 8000a48:	f001 ff20 	bl	800288c <HAL_RCC_ClockConfig>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000a52:	f000 f93b 	bl	8000ccc <Error_Handler>
  }
}
 8000a56:	bf00      	nop
 8000a58:	3750      	adds	r7, #80	; 0x50
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40023800 	.word	0x40023800
 8000a64:	40007000 	.word	0x40007000

08000a68 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a6e:	463b      	mov	r3, r7
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000a76:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <MX_DAC_Init+0x4c>)
 8000a78:	4a0f      	ldr	r2, [pc, #60]	; (8000ab8 <MX_DAC_Init+0x50>)
 8000a7a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000a7c:	480d      	ldr	r0, [pc, #52]	; (8000ab4 <MX_DAC_Init+0x4c>)
 8000a7e:	f000 fc82 	bl	8001386 <HAL_DAC_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000a88:	f000 f920 	bl	8000ccc <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8000a8c:	2314      	movs	r3, #20
 8000a8e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000a90:	2300      	movs	r3, #0
 8000a92:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000a94:	463b      	mov	r3, r7
 8000a96:	2210      	movs	r2, #16
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4806      	ldr	r0, [pc, #24]	; (8000ab4 <MX_DAC_Init+0x4c>)
 8000a9c:	f000 fe1c 	bl	80016d8 <HAL_DAC_ConfigChannel>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000aa6:	f000 f911 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000028 	.word	0x20000028
 8000ab8:	40007400 	.word	0x40007400

08000abc <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <MX_SDIO_SD_Init+0x38>)
 8000ac2:	4a0d      	ldr	r2, [pc, #52]	; (8000af8 <MX_SDIO_SD_Init+0x3c>)
 8000ac4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <MX_SDIO_SD_Init+0x38>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000acc:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <MX_SDIO_SD_Init+0x38>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000ad2:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <MX_SDIO_SD_Init+0x38>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000ad8:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <MX_SDIO_SD_Init+0x38>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000ade:	4b05      	ldr	r3, [pc, #20]	; (8000af4 <MX_SDIO_SD_Init+0x38>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000ae4:	4b03      	ldr	r3, [pc, #12]	; (8000af4 <MX_SDIO_SD_Init+0x38>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000aea:	bf00      	nop
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	2000009c 	.word	0x2000009c
 8000af8:	40012c00 	.word	0x40012c00

08000afc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b02:	f107 0308 	add.w	r3, r7, #8
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b10:	463b      	mov	r3, r7
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000b18:	4b1d      	ldr	r3, [pc, #116]	; (8000b90 <MX_TIM4_Init+0x94>)
 8000b1a:	4a1e      	ldr	r2, [pc, #120]	; (8000b94 <MX_TIM4_Init+0x98>)
 8000b1c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000b1e:	4b1c      	ldr	r3, [pc, #112]	; (8000b90 <MX_TIM4_Init+0x94>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b24:	4b1a      	ldr	r3, [pc, #104]	; (8000b90 <MX_TIM4_Init+0x94>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000b2a:	4b19      	ldr	r3, [pc, #100]	; (8000b90 <MX_TIM4_Init+0x94>)
 8000b2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b30:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b32:	4b17      	ldr	r3, [pc, #92]	; (8000b90 <MX_TIM4_Init+0x94>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b38:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <MX_TIM4_Init+0x94>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000b3e:	4814      	ldr	r0, [pc, #80]	; (8000b90 <MX_TIM4_Init+0x94>)
 8000b40:	f003 f818 	bl	8003b74 <HAL_TIM_Base_Init>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000b4a:	f000 f8bf 	bl	8000ccc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000b54:	f107 0308 	add.w	r3, r7, #8
 8000b58:	4619      	mov	r1, r3
 8000b5a:	480d      	ldr	r0, [pc, #52]	; (8000b90 <MX_TIM4_Init+0x94>)
 8000b5c:	f003 f8c2 	bl	8003ce4 <HAL_TIM_ConfigClockSource>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000b66:	f000 f8b1 	bl	8000ccc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b6a:	2320      	movs	r3, #32
 8000b6c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b72:	463b      	mov	r3, r7
 8000b74:	4619      	mov	r1, r3
 8000b76:	4806      	ldr	r0, [pc, #24]	; (8000b90 <MX_TIM4_Init+0x94>)
 8000b78:	f003 fab6 	bl	80040e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000b82:	f000 f8a3 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000b86:	bf00      	nop
 8000b88:	3718      	adds	r7, #24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000120 	.word	0x20000120
 8000b94:	40000800 	.word	0x40000800

08000b98 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b9e:	463b      	mov	r3, r7
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000ba6:	4b15      	ldr	r3, [pc, #84]	; (8000bfc <MX_TIM7_Init+0x64>)
 8000ba8:	4a15      	ldr	r2, [pc, #84]	; (8000c00 <MX_TIM7_Init+0x68>)
 8000baa:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 99;
 8000bac:	4b13      	ldr	r3, [pc, #76]	; (8000bfc <MX_TIM7_Init+0x64>)
 8000bae:	2263      	movs	r2, #99	; 0x63
 8000bb0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb2:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <MX_TIM7_Init+0x64>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000bb8:	4b10      	ldr	r3, [pc, #64]	; (8000bfc <MX_TIM7_Init+0x64>)
 8000bba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bbe:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bc0:	4b0e      	ldr	r3, [pc, #56]	; (8000bfc <MX_TIM7_Init+0x64>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000bc6:	480d      	ldr	r0, [pc, #52]	; (8000bfc <MX_TIM7_Init+0x64>)
 8000bc8:	f002 ffd4 	bl	8003b74 <HAL_TIM_Base_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000bd2:	f000 f87b 	bl	8000ccc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000bd6:	2320      	movs	r3, #32
 8000bd8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000bde:	463b      	mov	r3, r7
 8000be0:	4619      	mov	r1, r3
 8000be2:	4806      	ldr	r0, [pc, #24]	; (8000bfc <MX_TIM7_Init+0x64>)
 8000be4:	f003 fa80 	bl	80040e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000bee:	f000 f86d 	bl	8000ccc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20000168 	.word	0x20000168
 8000c00:	40001400 	.word	0x40001400

08000c04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	607b      	str	r3, [r7, #4]
 8000c0e:	4b0c      	ldr	r3, [pc, #48]	; (8000c40 <MX_DMA_Init+0x3c>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	4a0b      	ldr	r2, [pc, #44]	; (8000c40 <MX_DMA_Init+0x3c>)
 8000c14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c18:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1a:	4b09      	ldr	r3, [pc, #36]	; (8000c40 <MX_DMA_Init+0x3c>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000c26:	2200      	movs	r2, #0
 8000c28:	2100      	movs	r1, #0
 8000c2a:	2011      	movs	r0, #17
 8000c2c:	f000 fb75 	bl	800131a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000c30:	2011      	movs	r0, #17
 8000c32:	f000 fb8e 	bl	8001352 <HAL_NVIC_EnableIRQ>

}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40023800 	.word	0x40023800

08000c44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60fb      	str	r3, [r7, #12]
 8000c4e:	4b1e      	ldr	r3, [pc, #120]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	4a1d      	ldr	r2, [pc, #116]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000c54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c58:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	60bb      	str	r3, [r7, #8]
 8000c6a:	4b17      	ldr	r3, [pc, #92]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a16      	ldr	r2, [pc, #88]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b14      	ldr	r3, [pc, #80]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	4b10      	ldr	r3, [pc, #64]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a0f      	ldr	r2, [pc, #60]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000c8c:	f043 0304 	orr.w	r3, r3, #4
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b0d      	ldr	r3, [pc, #52]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f003 0304 	and.w	r3, r3, #4
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	603b      	str	r3, [r7, #0]
 8000ca2:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a08      	ldr	r2, [pc, #32]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000ca8:	f043 0308 	orr.w	r3, r3, #8
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <MX_GPIO_Init+0x84>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f003 0308 	and.w	r3, r3, #8
 8000cb6:	603b      	str	r3, [r7, #0]
 8000cb8:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cba:	bf00      	nop
 8000cbc:	3714      	adds	r7, #20
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	40023800 	.word	0x40023800

08000ccc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd0:	b672      	cpsid	i
}
 8000cd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <Error_Handler+0x8>
	...

08000cd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	607b      	str	r3, [r7, #4]
 8000ce2:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <HAL_MspInit+0x4c>)
 8000ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ce6:	4a0f      	ldr	r2, [pc, #60]	; (8000d24 <HAL_MspInit+0x4c>)
 8000ce8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cec:	6453      	str	r3, [r2, #68]	; 0x44
 8000cee:	4b0d      	ldr	r3, [pc, #52]	; (8000d24 <HAL_MspInit+0x4c>)
 8000cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	603b      	str	r3, [r7, #0]
 8000cfe:	4b09      	ldr	r3, [pc, #36]	; (8000d24 <HAL_MspInit+0x4c>)
 8000d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d02:	4a08      	ldr	r2, [pc, #32]	; (8000d24 <HAL_MspInit+0x4c>)
 8000d04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d08:	6413      	str	r3, [r2, #64]	; 0x40
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <HAL_MspInit+0x4c>)
 8000d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d12:	603b      	str	r3, [r7, #0]
 8000d14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	40023800 	.word	0x40023800

08000d28 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08a      	sub	sp, #40	; 0x28
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
 8000d3e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a2f      	ldr	r2, [pc, #188]	; (8000e04 <HAL_DAC_MspInit+0xdc>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d158      	bne.n	8000dfc <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	613b      	str	r3, [r7, #16]
 8000d4e:	4b2e      	ldr	r3, [pc, #184]	; (8000e08 <HAL_DAC_MspInit+0xe0>)
 8000d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d52:	4a2d      	ldr	r2, [pc, #180]	; (8000e08 <HAL_DAC_MspInit+0xe0>)
 8000d54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000d58:	6413      	str	r3, [r2, #64]	; 0x40
 8000d5a:	4b2b      	ldr	r3, [pc, #172]	; (8000e08 <HAL_DAC_MspInit+0xe0>)
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000d62:	613b      	str	r3, [r7, #16]
 8000d64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	60fb      	str	r3, [r7, #12]
 8000d6a:	4b27      	ldr	r3, [pc, #156]	; (8000e08 <HAL_DAC_MspInit+0xe0>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	4a26      	ldr	r2, [pc, #152]	; (8000e08 <HAL_DAC_MspInit+0xe0>)
 8000d70:	f043 0301 	orr.w	r3, r3, #1
 8000d74:	6313      	str	r3, [r2, #48]	; 0x30
 8000d76:	4b24      	ldr	r3, [pc, #144]	; (8000e08 <HAL_DAC_MspInit+0xe0>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d82:	2320      	movs	r3, #32
 8000d84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d86:	2303      	movs	r3, #3
 8000d88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	481d      	ldr	r0, [pc, #116]	; (8000e0c <HAL_DAC_MspInit+0xe4>)
 8000d96:	f001 f965 	bl	8002064 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 8000d9a:	4b1d      	ldr	r3, [pc, #116]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000d9c:	4a1d      	ldr	r2, [pc, #116]	; (8000e14 <HAL_DAC_MspInit+0xec>)
 8000d9e:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8000da0:	4b1b      	ldr	r3, [pc, #108]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000da2:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8000da6:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000da8:	4b19      	ldr	r3, [pc, #100]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000daa:	2240      	movs	r2, #64	; 0x40
 8000dac:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dae:	4b18      	ldr	r3, [pc, #96]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8000db4:	4b16      	ldr	r3, [pc, #88]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000db6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dba:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dbc:	4b14      	ldr	r3, [pc, #80]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000dbe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000dc2:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000dc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dca:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_NORMAL;
 8000dcc:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000dd4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000dd8:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dda:	4b0d      	ldr	r3, [pc, #52]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8000de0:	480b      	ldr	r0, [pc, #44]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000de2:	f000 fd5f 	bl	80018a4 <HAL_DMA_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8000dec:	f7ff ff6e 	bl	8000ccc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4a07      	ldr	r2, [pc, #28]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000df4:	60da      	str	r2, [r3, #12]
 8000df6:	4a06      	ldr	r2, [pc, #24]	; (8000e10 <HAL_DAC_MspInit+0xe8>)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8000dfc:	bf00      	nop
 8000dfe:	3728      	adds	r7, #40	; 0x28
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40007400 	.word	0x40007400
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	40020000 	.word	0x40020000
 8000e10:	2000003c 	.word	0x2000003c
 8000e14:	400260a0 	.word	0x400260a0

08000e18 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b08a      	sub	sp, #40	; 0x28
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e20:	f107 0314 	add.w	r3, r7, #20
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a28      	ldr	r2, [pc, #160]	; (8000ed8 <HAL_SD_MspInit+0xc0>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d14a      	bne.n	8000ed0 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	613b      	str	r3, [r7, #16]
 8000e3e:	4b27      	ldr	r3, [pc, #156]	; (8000edc <HAL_SD_MspInit+0xc4>)
 8000e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e42:	4a26      	ldr	r2, [pc, #152]	; (8000edc <HAL_SD_MspInit+0xc4>)
 8000e44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e48:	6453      	str	r3, [r2, #68]	; 0x44
 8000e4a:	4b24      	ldr	r3, [pc, #144]	; (8000edc <HAL_SD_MspInit+0xc4>)
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e52:	613b      	str	r3, [r7, #16]
 8000e54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	60fb      	str	r3, [r7, #12]
 8000e5a:	4b20      	ldr	r3, [pc, #128]	; (8000edc <HAL_SD_MspInit+0xc4>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5e:	4a1f      	ldr	r2, [pc, #124]	; (8000edc <HAL_SD_MspInit+0xc4>)
 8000e60:	f043 0304 	orr.w	r3, r3, #4
 8000e64:	6313      	str	r3, [r2, #48]	; 0x30
 8000e66:	4b1d      	ldr	r3, [pc, #116]	; (8000edc <HAL_SD_MspInit+0xc4>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6a:	f003 0304 	and.w	r3, r3, #4
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	60bb      	str	r3, [r7, #8]
 8000e76:	4b19      	ldr	r3, [pc, #100]	; (8000edc <HAL_SD_MspInit+0xc4>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7a:	4a18      	ldr	r2, [pc, #96]	; (8000edc <HAL_SD_MspInit+0xc4>)
 8000e7c:	f043 0308 	orr.w	r3, r3, #8
 8000e80:	6313      	str	r3, [r2, #48]	; 0x30
 8000e82:	4b16      	ldr	r3, [pc, #88]	; (8000edc <HAL_SD_MspInit+0xc4>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e86:	f003 0308 	and.w	r3, r3, #8
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8000e8e:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8000e92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e94:	2302      	movs	r3, #2
 8000e96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000ea0:	230c      	movs	r3, #12
 8000ea2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	480d      	ldr	r0, [pc, #52]	; (8000ee0 <HAL_SD_MspInit+0xc8>)
 8000eac:	f001 f8da 	bl	8002064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000eb0:	2304      	movs	r3, #4
 8000eb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000ec0:	230c      	movs	r3, #12
 8000ec2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4806      	ldr	r0, [pc, #24]	; (8000ee4 <HAL_SD_MspInit+0xcc>)
 8000ecc:	f001 f8ca 	bl	8002064 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8000ed0:	bf00      	nop
 8000ed2:	3728      	adds	r7, #40	; 0x28
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40012c00 	.word	0x40012c00
 8000edc:	40023800 	.word	0x40023800
 8000ee0:	40020800 	.word	0x40020800
 8000ee4:	40020c00 	.word	0x40020c00

08000ee8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a15      	ldr	r2, [pc, #84]	; (8000f4c <HAL_TIM_Base_MspInit+0x64>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d10e      	bne.n	8000f18 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	4b14      	ldr	r3, [pc, #80]	; (8000f50 <HAL_TIM_Base_MspInit+0x68>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f02:	4a13      	ldr	r2, [pc, #76]	; (8000f50 <HAL_TIM_Base_MspInit+0x68>)
 8000f04:	f043 0304 	orr.w	r3, r3, #4
 8000f08:	6413      	str	r3, [r2, #64]	; 0x40
 8000f0a:	4b11      	ldr	r3, [pc, #68]	; (8000f50 <HAL_TIM_Base_MspInit+0x68>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0e:	f003 0304 	and.w	r3, r3, #4
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8000f16:	e012      	b.n	8000f3e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM7)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a0d      	ldr	r2, [pc, #52]	; (8000f54 <HAL_TIM_Base_MspInit+0x6c>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d10d      	bne.n	8000f3e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	60bb      	str	r3, [r7, #8]
 8000f26:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <HAL_TIM_Base_MspInit+0x68>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2a:	4a09      	ldr	r2, [pc, #36]	; (8000f50 <HAL_TIM_Base_MspInit+0x68>)
 8000f2c:	f043 0320 	orr.w	r3, r3, #32
 8000f30:	6413      	str	r3, [r2, #64]	; 0x40
 8000f32:	4b07      	ldr	r3, [pc, #28]	; (8000f50 <HAL_TIM_Base_MspInit+0x68>)
 8000f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f36:	f003 0320 	and.w	r3, r3, #32
 8000f3a:	60bb      	str	r3, [r7, #8]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
}
 8000f3e:	bf00      	nop
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	40000800 	.word	0x40000800
 8000f50:	40023800 	.word	0x40023800
 8000f54:	40001400 	.word	0x40001400

08000f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f5c:	e7fe      	b.n	8000f5c <NMI_Handler+0x4>

08000f5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f62:	e7fe      	b.n	8000f62 <HardFault_Handler+0x4>

08000f64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f68:	e7fe      	b.n	8000f68 <MemManage_Handler+0x4>

08000f6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f6e:	e7fe      	b.n	8000f6e <BusFault_Handler+0x4>

08000f70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <UsageFault_Handler+0x4>

08000f76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f92:	b480      	push	{r7}
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa4:	f000 f89a 	bl	80010dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}

08000fac <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8000fb0:	4802      	ldr	r0, [pc, #8]	; (8000fbc <DMA1_Stream6_IRQHandler+0x10>)
 8000fb2:	f000 fded 	bl	8001b90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	2000003c 	.word	0x2000003c

08000fc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fc4:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <SystemInit+0x20>)
 8000fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fca:	4a05      	ldr	r2, [pc, #20]	; (8000fe0 <SystemInit+0x20>)
 8000fcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000fe4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800101c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fe8:	480d      	ldr	r0, [pc, #52]	; (8001020 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000fea:	490e      	ldr	r1, [pc, #56]	; (8001024 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000fec:	4a0e      	ldr	r2, [pc, #56]	; (8001028 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ff0:	e002      	b.n	8000ff8 <LoopCopyDataInit>

08000ff2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ff2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ff6:	3304      	adds	r3, #4

08000ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ff8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ffa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ffc:	d3f9      	bcc.n	8000ff2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ffe:	4a0b      	ldr	r2, [pc, #44]	; (800102c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001000:	4c0b      	ldr	r4, [pc, #44]	; (8001030 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001002:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001004:	e001      	b.n	800100a <LoopFillZerobss>

08001006 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001006:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001008:	3204      	adds	r2, #4

0800100a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800100a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800100c:	d3fb      	bcc.n	8001006 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800100e:	f7ff ffd7 	bl	8000fc0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001012:	f006 faad 	bl	8007570 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001016:	f7ff fc49 	bl	80008ac <main>
  bx  lr    
 800101a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800101c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001020:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001024:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001028:	08007758 	.word	0x08007758
  ldr r2, =_sbss
 800102c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001030:	20001070 	.word	0x20001070

08001034 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001034:	e7fe      	b.n	8001034 <ADC_IRQHandler>
	...

08001038 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800103c:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <HAL_Init+0x40>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a0d      	ldr	r2, [pc, #52]	; (8001078 <HAL_Init+0x40>)
 8001042:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001046:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001048:	4b0b      	ldr	r3, [pc, #44]	; (8001078 <HAL_Init+0x40>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a0a      	ldr	r2, [pc, #40]	; (8001078 <HAL_Init+0x40>)
 800104e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001052:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <HAL_Init+0x40>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a07      	ldr	r2, [pc, #28]	; (8001078 <HAL_Init+0x40>)
 800105a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800105e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001060:	2003      	movs	r0, #3
 8001062:	f000 f94f 	bl	8001304 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001066:	200f      	movs	r0, #15
 8001068:	f000 f808 	bl	800107c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800106c:	f7ff fe34 	bl	8000cd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001070:	2300      	movs	r3, #0
}
 8001072:	4618      	mov	r0, r3
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40023c00 	.word	0x40023c00

0800107c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001084:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <HAL_InitTick+0x54>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <HAL_InitTick+0x58>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	4619      	mov	r1, r3
 800108e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001092:	fbb3 f3f1 	udiv	r3, r3, r1
 8001096:	fbb2 f3f3 	udiv	r3, r2, r3
 800109a:	4618      	mov	r0, r3
 800109c:	f000 f967 	bl	800136e <HAL_SYSTICK_Config>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e00e      	b.n	80010c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2b0f      	cmp	r3, #15
 80010ae:	d80a      	bhi.n	80010c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010b0:	2200      	movs	r2, #0
 80010b2:	6879      	ldr	r1, [r7, #4]
 80010b4:	f04f 30ff 	mov.w	r0, #4294967295
 80010b8:	f000 f92f 	bl	800131a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010bc:	4a06      	ldr	r2, [pc, #24]	; (80010d8 <HAL_InitTick+0x5c>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010c2:	2300      	movs	r3, #0
 80010c4:	e000      	b.n	80010c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000000 	.word	0x20000000
 80010d4:	20000008 	.word	0x20000008
 80010d8:	20000004 	.word	0x20000004

080010dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010e0:	4b06      	ldr	r3, [pc, #24]	; (80010fc <HAL_IncTick+0x20>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	461a      	mov	r2, r3
 80010e6:	4b06      	ldr	r3, [pc, #24]	; (8001100 <HAL_IncTick+0x24>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4413      	add	r3, r2
 80010ec:	4a04      	ldr	r2, [pc, #16]	; (8001100 <HAL_IncTick+0x24>)
 80010ee:	6013      	str	r3, [r2, #0]
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	20000008 	.word	0x20000008
 8001100:	20001030 	.word	0x20001030

08001104 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  return uwTick;
 8001108:	4b03      	ldr	r3, [pc, #12]	; (8001118 <HAL_GetTick+0x14>)
 800110a:	681b      	ldr	r3, [r3, #0]
}
 800110c:	4618      	mov	r0, r3
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	20001030 	.word	0x20001030

0800111c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001124:	f7ff ffee 	bl	8001104 <HAL_GetTick>
 8001128:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001134:	d005      	beq.n	8001142 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001136:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <HAL_Delay+0x44>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	461a      	mov	r2, r3
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	4413      	add	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001142:	bf00      	nop
 8001144:	f7ff ffde 	bl	8001104 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	429a      	cmp	r2, r3
 8001152:	d8f7      	bhi.n	8001144 <HAL_Delay+0x28>
  {
  }
}
 8001154:	bf00      	nop
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000008 	.word	0x20000008

08001164 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001174:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001180:	4013      	ands	r3, r2
 8001182:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800118c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001190:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001194:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001196:	4a04      	ldr	r2, [pc, #16]	; (80011a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	60d3      	str	r3, [r2, #12]
}
 800119c:	bf00      	nop
 800119e:	3714      	adds	r7, #20
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b0:	4b04      	ldr	r3, [pc, #16]	; (80011c4 <__NVIC_GetPriorityGrouping+0x18>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	0a1b      	lsrs	r3, r3, #8
 80011b6:	f003 0307 	and.w	r3, r3, #7
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	db0b      	blt.n	80011f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	f003 021f 	and.w	r2, r3, #31
 80011e0:	4907      	ldr	r1, [pc, #28]	; (8001200 <__NVIC_EnableIRQ+0x38>)
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	095b      	lsrs	r3, r3, #5
 80011e8:	2001      	movs	r0, #1
 80011ea:	fa00 f202 	lsl.w	r2, r0, r2
 80011ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	e000e100 	.word	0xe000e100

08001204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	6039      	str	r1, [r7, #0]
 800120e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001214:	2b00      	cmp	r3, #0
 8001216:	db0a      	blt.n	800122e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	b2da      	uxtb	r2, r3
 800121c:	490c      	ldr	r1, [pc, #48]	; (8001250 <__NVIC_SetPriority+0x4c>)
 800121e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001222:	0112      	lsls	r2, r2, #4
 8001224:	b2d2      	uxtb	r2, r2
 8001226:	440b      	add	r3, r1
 8001228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800122c:	e00a      	b.n	8001244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	b2da      	uxtb	r2, r3
 8001232:	4908      	ldr	r1, [pc, #32]	; (8001254 <__NVIC_SetPriority+0x50>)
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	f003 030f 	and.w	r3, r3, #15
 800123a:	3b04      	subs	r3, #4
 800123c:	0112      	lsls	r2, r2, #4
 800123e:	b2d2      	uxtb	r2, r2
 8001240:	440b      	add	r3, r1
 8001242:	761a      	strb	r2, [r3, #24]
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	e000e100 	.word	0xe000e100
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001258:	b480      	push	{r7}
 800125a:	b089      	sub	sp, #36	; 0x24
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	f1c3 0307 	rsb	r3, r3, #7
 8001272:	2b04      	cmp	r3, #4
 8001274:	bf28      	it	cs
 8001276:	2304      	movcs	r3, #4
 8001278:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	3304      	adds	r3, #4
 800127e:	2b06      	cmp	r3, #6
 8001280:	d902      	bls.n	8001288 <NVIC_EncodePriority+0x30>
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	3b03      	subs	r3, #3
 8001286:	e000      	b.n	800128a <NVIC_EncodePriority+0x32>
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800128c:	f04f 32ff 	mov.w	r2, #4294967295
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	fa02 f303 	lsl.w	r3, r2, r3
 8001296:	43da      	mvns	r2, r3
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	401a      	ands	r2, r3
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a0:	f04f 31ff 	mov.w	r1, #4294967295
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	fa01 f303 	lsl.w	r3, r1, r3
 80012aa:	43d9      	mvns	r1, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b0:	4313      	orrs	r3, r2
         );
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3724      	adds	r7, #36	; 0x24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
	...

080012c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3b01      	subs	r3, #1
 80012cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012d0:	d301      	bcc.n	80012d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012d2:	2301      	movs	r3, #1
 80012d4:	e00f      	b.n	80012f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012d6:	4a0a      	ldr	r2, [pc, #40]	; (8001300 <SysTick_Config+0x40>)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	3b01      	subs	r3, #1
 80012dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012de:	210f      	movs	r1, #15
 80012e0:	f04f 30ff 	mov.w	r0, #4294967295
 80012e4:	f7ff ff8e 	bl	8001204 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012e8:	4b05      	ldr	r3, [pc, #20]	; (8001300 <SysTick_Config+0x40>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ee:	4b04      	ldr	r3, [pc, #16]	; (8001300 <SysTick_Config+0x40>)
 80012f0:	2207      	movs	r2, #7
 80012f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	e000e010 	.word	0xe000e010

08001304 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ff29 	bl	8001164 <__NVIC_SetPriorityGrouping>
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800131a:	b580      	push	{r7, lr}
 800131c:	b086      	sub	sp, #24
 800131e:	af00      	add	r7, sp, #0
 8001320:	4603      	mov	r3, r0
 8001322:	60b9      	str	r1, [r7, #8]
 8001324:	607a      	str	r2, [r7, #4]
 8001326:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800132c:	f7ff ff3e 	bl	80011ac <__NVIC_GetPriorityGrouping>
 8001330:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	68b9      	ldr	r1, [r7, #8]
 8001336:	6978      	ldr	r0, [r7, #20]
 8001338:	f7ff ff8e 	bl	8001258 <NVIC_EncodePriority>
 800133c:	4602      	mov	r2, r0
 800133e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001342:	4611      	mov	r1, r2
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff ff5d 	bl	8001204 <__NVIC_SetPriority>
}
 800134a:	bf00      	nop
 800134c:	3718      	adds	r7, #24
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b082      	sub	sp, #8
 8001356:	af00      	add	r7, sp, #0
 8001358:	4603      	mov	r3, r0
 800135a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800135c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ff31 	bl	80011c8 <__NVIC_EnableIRQ>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff ffa2 	bl	80012c0 <SysTick_Config>
 800137c:	4603      	mov	r3, r0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	b082      	sub	sp, #8
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d101      	bne.n	8001398 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e014      	b.n	80013c2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	791b      	ldrb	r3, [r3, #4]
 800139c:	b2db      	uxtb	r3, r3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d105      	bne.n	80013ae <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff fcbd 	bl	8000d28 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2202      	movs	r2, #2
 80013b2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2201      	movs	r2, #1
 80013be:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80013ca:	b480      	push	{r7}
 80013cc:	b083      	sub	sp, #12
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
 80013d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	795b      	ldrb	r3, [r3, #5]
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d101      	bne.n	80013e0 <HAL_DAC_Start+0x16>
 80013dc:	2302      	movs	r3, #2
 80013de:	e040      	b.n	8001462 <HAL_DAC_Start+0x98>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2201      	movs	r2, #1
 80013e4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2202      	movs	r2, #2
 80013ea:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6819      	ldr	r1, [r3, #0]
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	f003 0310 	and.w	r3, r3, #16
 80013f8:	2201      	movs	r2, #1
 80013fa:	409a      	lsls	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	430a      	orrs	r2, r1
 8001402:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d10f      	bne.n	800142a <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001414:	2b3c      	cmp	r3, #60	; 0x3c
 8001416:	d11d      	bne.n	8001454 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	685a      	ldr	r2, [r3, #4]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f042 0201 	orr.w	r2, r2, #1
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	e014      	b.n	8001454 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	f003 0310 	and.w	r3, r3, #16
 800143a:	213c      	movs	r1, #60	; 0x3c
 800143c:	fa01 f303 	lsl.w	r3, r1, r3
 8001440:	429a      	cmp	r2, r3
 8001442:	d107      	bne.n	8001454 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	685a      	ldr	r2, [r3, #4]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f042 0202 	orr.w	r2, r2, #2
 8001452:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2201      	movs	r2, #1
 8001458:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
	...

08001470 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
 800147c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800147e:	2300      	movs	r3, #0
 8001480:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	795b      	ldrb	r3, [r3, #5]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d101      	bne.n	8001492 <HAL_DAC_Start_DMA+0x22>
 800148e:	2302      	movs	r3, #2
 8001490:	e0ab      	b.n	80015ea <HAL_DAC_Start_DMA+0x17a>
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	2201      	movs	r2, #1
 8001496:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2202      	movs	r2, #2
 800149c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d12f      	bne.n	8001504 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	4a52      	ldr	r2, [pc, #328]	; (80015f4 <HAL_DAC_Start_DMA+0x184>)
 80014aa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	4a51      	ldr	r2, [pc, #324]	; (80015f8 <HAL_DAC_Start_DMA+0x188>)
 80014b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	4a50      	ldr	r2, [pc, #320]	; (80015fc <HAL_DAC_Start_DMA+0x18c>)
 80014ba:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80014ca:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80014cc:	6a3b      	ldr	r3, [r7, #32]
 80014ce:	2b08      	cmp	r3, #8
 80014d0:	d013      	beq.n	80014fa <HAL_DAC_Start_DMA+0x8a>
 80014d2:	6a3b      	ldr	r3, [r7, #32]
 80014d4:	2b08      	cmp	r3, #8
 80014d6:	d845      	bhi.n	8001564 <HAL_DAC_Start_DMA+0xf4>
 80014d8:	6a3b      	ldr	r3, [r7, #32]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <HAL_DAC_Start_DMA+0x76>
 80014de:	6a3b      	ldr	r3, [r7, #32]
 80014e0:	2b04      	cmp	r3, #4
 80014e2:	d005      	beq.n	80014f0 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80014e4:	e03e      	b.n	8001564 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	3308      	adds	r3, #8
 80014ec:	613b      	str	r3, [r7, #16]
        break;
 80014ee:	e03c      	b.n	800156a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	330c      	adds	r3, #12
 80014f6:	613b      	str	r3, [r7, #16]
        break;
 80014f8:	e037      	b.n	800156a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	3310      	adds	r3, #16
 8001500:	613b      	str	r3, [r7, #16]
        break;
 8001502:	e032      	b.n	800156a <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	4a3d      	ldr	r2, [pc, #244]	; (8001600 <HAL_DAC_Start_DMA+0x190>)
 800150a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	4a3c      	ldr	r2, [pc, #240]	; (8001604 <HAL_DAC_Start_DMA+0x194>)
 8001512:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	4a3b      	ldr	r2, [pc, #236]	; (8001608 <HAL_DAC_Start_DMA+0x198>)
 800151a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800152a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800152c:	6a3b      	ldr	r3, [r7, #32]
 800152e:	2b08      	cmp	r3, #8
 8001530:	d013      	beq.n	800155a <HAL_DAC_Start_DMA+0xea>
 8001532:	6a3b      	ldr	r3, [r7, #32]
 8001534:	2b08      	cmp	r3, #8
 8001536:	d817      	bhi.n	8001568 <HAL_DAC_Start_DMA+0xf8>
 8001538:	6a3b      	ldr	r3, [r7, #32]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d003      	beq.n	8001546 <HAL_DAC_Start_DMA+0xd6>
 800153e:	6a3b      	ldr	r3, [r7, #32]
 8001540:	2b04      	cmp	r3, #4
 8001542:	d005      	beq.n	8001550 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8001544:	e010      	b.n	8001568 <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	3314      	adds	r3, #20
 800154c:	613b      	str	r3, [r7, #16]
        break;
 800154e:	e00c      	b.n	800156a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	3318      	adds	r3, #24
 8001556:	613b      	str	r3, [r7, #16]
        break;
 8001558:	e007      	b.n	800156a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	331c      	adds	r3, #28
 8001560:	613b      	str	r3, [r7, #16]
        break;
 8001562:	e002      	b.n	800156a <HAL_DAC_Start_DMA+0xfa>
        break;
 8001564:	bf00      	nop
 8001566:	e000      	b.n	800156a <HAL_DAC_Start_DMA+0xfa>
        break;
 8001568:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d111      	bne.n	8001594 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800157e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6898      	ldr	r0, [r3, #8]
 8001584:	6879      	ldr	r1, [r7, #4]
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	693a      	ldr	r2, [r7, #16]
 800158a:	f000 fa39 	bl	8001a00 <HAL_DMA_Start_IT>
 800158e:	4603      	mov	r3, r0
 8001590:	75fb      	strb	r3, [r7, #23]
 8001592:	e010      	b.n	80015b6 <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80015a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	68d8      	ldr	r0, [r3, #12]
 80015a8:	6879      	ldr	r1, [r7, #4]
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	f000 fa27 	bl	8001a00 <HAL_DMA_Start_IT>
 80015b2:	4603      	mov	r3, r0
 80015b4:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2200      	movs	r2, #0
 80015ba:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80015bc:	7dfb      	ldrb	r3, [r7, #23]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d10c      	bne.n	80015dc <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	6819      	ldr	r1, [r3, #0]
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	f003 0310 	and.w	r3, r3, #16
 80015ce:	2201      	movs	r2, #1
 80015d0:	409a      	lsls	r2, r3
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	430a      	orrs	r2, r1
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	e005      	b.n	80015e8 <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	691b      	ldr	r3, [r3, #16]
 80015e0:	f043 0204 	orr.w	r2, r3, #4
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80015e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3718      	adds	r7, #24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	08001791 	.word	0x08001791
 80015f8:	080017b3 	.word	0x080017b3
 80015fc:	080017cf 	.word	0x080017cf
 8001600:	08001839 	.word	0x08001839
 8001604:	0800185b 	.word	0x0800185b
 8001608:	08001877 	.word	0x08001877

0800160c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	6819      	ldr	r1, [r3, #0]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	f003 0310 	and.w	r3, r3, #16
 8001622:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	43da      	mvns	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	400a      	ands	r2, r1
 8001632:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6819      	ldr	r1, [r3, #0]
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	f003 0310 	and.w	r3, r3, #16
 8001640:	2201      	movs	r2, #1
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43da      	mvns	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	400a      	ands	r2, r1
 800164e:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d10d      	bne.n	8001672 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	4618      	mov	r0, r3
 800165c:	f000 fa28 	bl	8001ab0 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	e00c      	b.n	800168c <HAL_DAC_Stop_DMA+0x80>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	68db      	ldr	r3, [r3, #12]
 8001676:	4618      	mov	r0, r3
 8001678:	f000 fa1a 	bl	8001ab0 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800168a:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2201      	movs	r2, #1
 8001690:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001692:	2300      	movs	r3, #0
}
 8001694:	4618      	mov	r0, r3
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80016d8:	b480      	push	{r7}
 80016da:	b087      	sub	sp, #28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	795b      	ldrb	r3, [r3, #5]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d101      	bne.n	80016f0 <HAL_DAC_ConfigChannel+0x18>
 80016ec:	2302      	movs	r3, #2
 80016ee:	e03c      	b.n	800176a <HAL_DAC_ConfigChannel+0x92>
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2201      	movs	r2, #1
 80016f4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2202      	movs	r2, #2
 80016fa:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f003 0310 	and.w	r3, r3, #16
 800170a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800170e:	fa02 f303 	lsl.w	r3, r2, r3
 8001712:	43db      	mvns	r3, r3
 8001714:	697a      	ldr	r2, [r7, #20]
 8001716:	4013      	ands	r3, r2
 8001718:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	4313      	orrs	r3, r2
 8001724:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f003 0310 	and.w	r3, r3, #16
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	4313      	orrs	r3, r2
 8001736:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	697a      	ldr	r2, [r7, #20]
 800173e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6819      	ldr	r1, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f003 0310 	and.w	r3, r3, #16
 800174c:	22c0      	movs	r2, #192	; 0xc0
 800174e:	fa02 f303 	lsl.w	r3, r2, r3
 8001752:	43da      	mvns	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	400a      	ands	r2, r1
 800175a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2201      	movs	r2, #1
 8001760:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2200      	movs	r2, #0
 8001766:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001768:	2300      	movs	r3, #0
}
 800176a:	4618      	mov	r0, r3
 800176c:	371c      	adds	r7, #28
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <HAL_DAC_GetState>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL state
  */
HAL_DAC_StateTypeDef HAL_DAC_GetState(DAC_HandleTypeDef *hdac)
{
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
  /* Return DAC handle state */
  return hdac->State;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	791b      	ldrb	r3, [r3, #4]
 8001782:	b2db      	uxtb	r3, r3
}
 8001784:	4618      	mov	r0, r3
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800179c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800179e:	68f8      	ldr	r0, [r7, #12]
 80017a0:	f7ff ff7c 	bl	800169c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2201      	movs	r2, #1
 80017a8:	711a      	strb	r2, [r3, #4]
}
 80017aa:	bf00      	nop
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b084      	sub	sp, #16
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017be:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80017c0:	68f8      	ldr	r0, [r7, #12]
 80017c2:	f7ff ff75 	bl	80016b0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b084      	sub	sp, #16
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017da:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	f043 0204 	orr.w	r2, r3, #4
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f7ff ff6b 	bl	80016c4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2201      	movs	r2, #1
 80017f2:	711a      	strb	r2, [r3, #4]
}
 80017f4:	bf00      	nop
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001804:	bf00      	nop
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001844:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001846:	68f8      	ldr	r0, [r7, #12]
 8001848:	f7ff ffd8 	bl	80017fc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2201      	movs	r2, #1
 8001850:	711a      	strb	r2, [r3, #4]
}
 8001852:	bf00      	nop
 8001854:	3710      	adds	r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	b084      	sub	sp, #16
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001866:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001868:	68f8      	ldr	r0, [r7, #12]
 800186a:	f7ff ffd1 	bl	8001810 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800186e:	bf00      	nop
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b084      	sub	sp, #16
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001882:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	691b      	ldr	r3, [r3, #16]
 8001888:	f043 0204 	orr.w	r2, r3, #4
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001890:	68f8      	ldr	r0, [r7, #12]
 8001892:	f7ff ffc7 	bl	8001824 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2201      	movs	r2, #1
 800189a:	711a      	strb	r2, [r3, #4]
}
 800189c:	bf00      	nop
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80018b0:	f7ff fc28 	bl	8001104 <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d101      	bne.n	80018c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e099      	b.n	80019f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2202      	movs	r2, #2
 80018c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f022 0201 	bic.w	r2, r2, #1
 80018de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018e0:	e00f      	b.n	8001902 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018e2:	f7ff fc0f 	bl	8001104 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b05      	cmp	r3, #5
 80018ee:	d908      	bls.n	8001902 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2220      	movs	r2, #32
 80018f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2203      	movs	r2, #3
 80018fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e078      	b.n	80019f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 0301 	and.w	r3, r3, #1
 800190c:	2b00      	cmp	r3, #0
 800190e:	d1e8      	bne.n	80018e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	4b38      	ldr	r3, [pc, #224]	; (80019fc <HAL_DMA_Init+0x158>)
 800191c:	4013      	ands	r3, r2
 800191e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800192e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	691b      	ldr	r3, [r3, #16]
 8001934:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800193a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001946:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6a1b      	ldr	r3, [r3, #32]
 800194c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	4313      	orrs	r3, r2
 8001952:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001958:	2b04      	cmp	r3, #4
 800195a:	d107      	bne.n	800196c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001964:	4313      	orrs	r3, r2
 8001966:	697a      	ldr	r2, [r7, #20]
 8001968:	4313      	orrs	r3, r2
 800196a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	697a      	ldr	r2, [r7, #20]
 8001972:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	f023 0307 	bic.w	r3, r3, #7
 8001982:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	4313      	orrs	r3, r2
 800198c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001992:	2b04      	cmp	r3, #4
 8001994:	d117      	bne.n	80019c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	4313      	orrs	r3, r2
 800199e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00e      	beq.n	80019c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 fadf 	bl	8001f6c <DMA_CheckFifoParam>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d008      	beq.n	80019c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2240      	movs	r2, #64	; 0x40
 80019b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2201      	movs	r2, #1
 80019be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80019c2:	2301      	movs	r3, #1
 80019c4:	e016      	b.n	80019f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f000 fa96 	bl	8001f00 <DMA_CalcBaseAndBitshift>
 80019d4:	4603      	mov	r3, r0
 80019d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019dc:	223f      	movs	r2, #63	; 0x3f
 80019de:	409a      	lsls	r2, r3
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2201      	movs	r2, #1
 80019ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3718      	adds	r7, #24
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	f010803f 	.word	0xf010803f

08001a00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	60b9      	str	r1, [r7, #8]
 8001a0a:	607a      	str	r2, [r7, #4]
 8001a0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d101      	bne.n	8001a26 <HAL_DMA_Start_IT+0x26>
 8001a22:	2302      	movs	r3, #2
 8001a24:	e040      	b.n	8001aa8 <HAL_DMA_Start_IT+0xa8>
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d12f      	bne.n	8001a9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2202      	movs	r2, #2
 8001a3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2200      	movs	r2, #0
 8001a46:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	f000 fa28 	bl	8001ea4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a58:	223f      	movs	r2, #63	; 0x3f
 8001a5a:	409a      	lsls	r2, r3
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f042 0216 	orr.w	r2, r2, #22
 8001a6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d007      	beq.n	8001a88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f042 0208 	orr.w	r2, r2, #8
 8001a86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f042 0201 	orr.w	r2, r2, #1
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	e005      	b.n	8001aa6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001aa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001abc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001abe:	f7ff fb21 	bl	8001104 <HAL_GetTick>
 8001ac2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	d008      	beq.n	8001ae2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2280      	movs	r2, #128	; 0x80
 8001ad4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e052      	b.n	8001b88 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f022 0216 	bic.w	r2, r2, #22
 8001af0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	695a      	ldr	r2, [r3, #20]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b00:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d103      	bne.n	8001b12 <HAL_DMA_Abort+0x62>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d007      	beq.n	8001b22 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f022 0208 	bic.w	r2, r2, #8
 8001b20:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f022 0201 	bic.w	r2, r2, #1
 8001b30:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b32:	e013      	b.n	8001b5c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b34:	f7ff fae6 	bl	8001104 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b05      	cmp	r3, #5
 8001b40:	d90c      	bls.n	8001b5c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2220      	movs	r2, #32
 8001b46:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2203      	movs	r2, #3
 8001b4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e015      	b.n	8001b88 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1e4      	bne.n	8001b34 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b6e:	223f      	movs	r2, #63	; 0x3f
 8001b70:	409a      	lsls	r2, r3
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3710      	adds	r7, #16
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b9c:	4b8e      	ldr	r3, [pc, #568]	; (8001dd8 <HAL_DMA_IRQHandler+0x248>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a8e      	ldr	r2, [pc, #568]	; (8001ddc <HAL_DMA_IRQHandler+0x24c>)
 8001ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba6:	0a9b      	lsrs	r3, r3, #10
 8001ba8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bba:	2208      	movs	r2, #8
 8001bbc:	409a      	lsls	r2, r3
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d01a      	beq.n	8001bfc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d013      	beq.n	8001bfc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f022 0204 	bic.w	r2, r2, #4
 8001be2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001be8:	2208      	movs	r2, #8
 8001bea:	409a      	lsls	r2, r3
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bf4:	f043 0201 	orr.w	r2, r3, #1
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c00:	2201      	movs	r2, #1
 8001c02:	409a      	lsls	r2, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	4013      	ands	r3, r2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d012      	beq.n	8001c32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	695b      	ldr	r3, [r3, #20]
 8001c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d00b      	beq.n	8001c32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c1e:	2201      	movs	r2, #1
 8001c20:	409a      	lsls	r2, r3
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c2a:	f043 0202 	orr.w	r2, r3, #2
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c36:	2204      	movs	r2, #4
 8001c38:	409a      	lsls	r2, r3
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d012      	beq.n	8001c68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d00b      	beq.n	8001c68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c54:	2204      	movs	r2, #4
 8001c56:	409a      	lsls	r2, r3
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c60:	f043 0204 	orr.w	r2, r3, #4
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c6c:	2210      	movs	r2, #16
 8001c6e:	409a      	lsls	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	4013      	ands	r3, r2
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d043      	beq.n	8001d00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0308 	and.w	r3, r3, #8
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d03c      	beq.n	8001d00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c8a:	2210      	movs	r2, #16
 8001c8c:	409a      	lsls	r2, r3
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d018      	beq.n	8001cd2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d108      	bne.n	8001cc0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d024      	beq.n	8001d00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	4798      	blx	r3
 8001cbe:	e01f      	b.n	8001d00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d01b      	beq.n	8001d00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	4798      	blx	r3
 8001cd0:	e016      	b.n	8001d00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d107      	bne.n	8001cf0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f022 0208 	bic.w	r2, r2, #8
 8001cee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d003      	beq.n	8001d00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d04:	2220      	movs	r2, #32
 8001d06:	409a      	lsls	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	f000 808f 	beq.w	8001e30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0310 	and.w	r3, r3, #16
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f000 8087 	beq.w	8001e30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d26:	2220      	movs	r2, #32
 8001d28:	409a      	lsls	r2, r3
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b05      	cmp	r3, #5
 8001d38:	d136      	bne.n	8001da8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f022 0216 	bic.w	r2, r2, #22
 8001d48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	695a      	ldr	r2, [r3, #20]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d103      	bne.n	8001d6a <HAL_DMA_IRQHandler+0x1da>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d007      	beq.n	8001d7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 0208 	bic.w	r2, r2, #8
 8001d78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d7e:	223f      	movs	r2, #63	; 0x3f
 8001d80:	409a      	lsls	r2, r3
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d07e      	beq.n	8001e9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	4798      	blx	r3
        }
        return;
 8001da6:	e079      	b.n	8001e9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d01d      	beq.n	8001df2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d10d      	bne.n	8001de0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d031      	beq.n	8001e30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	4798      	blx	r3
 8001dd4:	e02c      	b.n	8001e30 <HAL_DMA_IRQHandler+0x2a0>
 8001dd6:	bf00      	nop
 8001dd8:	20000000 	.word	0x20000000
 8001ddc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d023      	beq.n	8001e30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	4798      	blx	r3
 8001df0:	e01e      	b.n	8001e30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d10f      	bne.n	8001e20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f022 0210 	bic.w	r2, r2, #16
 8001e0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d003      	beq.n	8001e30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d032      	beq.n	8001e9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e3c:	f003 0301 	and.w	r3, r3, #1
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d022      	beq.n	8001e8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2205      	movs	r2, #5
 8001e48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f022 0201 	bic.w	r2, r2, #1
 8001e5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	697a      	ldr	r2, [r7, #20]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d307      	bcc.n	8001e78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f2      	bne.n	8001e5c <HAL_DMA_IRQHandler+0x2cc>
 8001e76:	e000      	b.n	8001e7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001e78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d005      	beq.n	8001e9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	4798      	blx	r3
 8001e9a:	e000      	b.n	8001e9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8001e9c:	bf00      	nop
    }
  }
}
 8001e9e:	3718      	adds	r7, #24
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
 8001eb0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ec0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	2b40      	cmp	r3, #64	; 0x40
 8001ed0:	d108      	bne.n	8001ee4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	68ba      	ldr	r2, [r7, #8]
 8001ee0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001ee2:	e007      	b.n	8001ef4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68ba      	ldr	r2, [r7, #8]
 8001eea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	60da      	str	r2, [r3, #12]
}
 8001ef4:	bf00      	nop
 8001ef6:	3714      	adds	r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	3b10      	subs	r3, #16
 8001f10:	4a14      	ldr	r2, [pc, #80]	; (8001f64 <DMA_CalcBaseAndBitshift+0x64>)
 8001f12:	fba2 2303 	umull	r2, r3, r2, r3
 8001f16:	091b      	lsrs	r3, r3, #4
 8001f18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f1a:	4a13      	ldr	r2, [pc, #76]	; (8001f68 <DMA_CalcBaseAndBitshift+0x68>)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4413      	add	r3, r2
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	461a      	mov	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2b03      	cmp	r3, #3
 8001f2c:	d909      	bls.n	8001f42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001f36:	f023 0303 	bic.w	r3, r3, #3
 8001f3a:	1d1a      	adds	r2, r3, #4
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	659a      	str	r2, [r3, #88]	; 0x58
 8001f40:	e007      	b.n	8001f52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001f4a:	f023 0303 	bic.w	r3, r3, #3
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	aaaaaaab 	.word	0xaaaaaaab
 8001f68:	080076ac 	.word	0x080076ac

08001f6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f74:	2300      	movs	r3, #0
 8001f76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d11f      	bne.n	8001fc6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	2b03      	cmp	r3, #3
 8001f8a:	d856      	bhi.n	800203a <DMA_CheckFifoParam+0xce>
 8001f8c:	a201      	add	r2, pc, #4	; (adr r2, 8001f94 <DMA_CheckFifoParam+0x28>)
 8001f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f92:	bf00      	nop
 8001f94:	08001fa5 	.word	0x08001fa5
 8001f98:	08001fb7 	.word	0x08001fb7
 8001f9c:	08001fa5 	.word	0x08001fa5
 8001fa0:	0800203b 	.word	0x0800203b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d046      	beq.n	800203e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fb4:	e043      	b.n	800203e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001fbe:	d140      	bne.n	8002042 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fc4:	e03d      	b.n	8002042 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fce:	d121      	bne.n	8002014 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2b03      	cmp	r3, #3
 8001fd4:	d837      	bhi.n	8002046 <DMA_CheckFifoParam+0xda>
 8001fd6:	a201      	add	r2, pc, #4	; (adr r2, 8001fdc <DMA_CheckFifoParam+0x70>)
 8001fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fdc:	08001fed 	.word	0x08001fed
 8001fe0:	08001ff3 	.word	0x08001ff3
 8001fe4:	08001fed 	.word	0x08001fed
 8001fe8:	08002005 	.word	0x08002005
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	73fb      	strb	r3, [r7, #15]
      break;
 8001ff0:	e030      	b.n	8002054 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ff6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d025      	beq.n	800204a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002002:	e022      	b.n	800204a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002008:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800200c:	d11f      	bne.n	800204e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002012:	e01c      	b.n	800204e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	2b02      	cmp	r3, #2
 8002018:	d903      	bls.n	8002022 <DMA_CheckFifoParam+0xb6>
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	2b03      	cmp	r3, #3
 800201e:	d003      	beq.n	8002028 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002020:	e018      	b.n	8002054 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	73fb      	strb	r3, [r7, #15]
      break;
 8002026:	e015      	b.n	8002054 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800202c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00e      	beq.n	8002052 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	73fb      	strb	r3, [r7, #15]
      break;
 8002038:	e00b      	b.n	8002052 <DMA_CheckFifoParam+0xe6>
      break;
 800203a:	bf00      	nop
 800203c:	e00a      	b.n	8002054 <DMA_CheckFifoParam+0xe8>
      break;
 800203e:	bf00      	nop
 8002040:	e008      	b.n	8002054 <DMA_CheckFifoParam+0xe8>
      break;
 8002042:	bf00      	nop
 8002044:	e006      	b.n	8002054 <DMA_CheckFifoParam+0xe8>
      break;
 8002046:	bf00      	nop
 8002048:	e004      	b.n	8002054 <DMA_CheckFifoParam+0xe8>
      break;
 800204a:	bf00      	nop
 800204c:	e002      	b.n	8002054 <DMA_CheckFifoParam+0xe8>
      break;   
 800204e:	bf00      	nop
 8002050:	e000      	b.n	8002054 <DMA_CheckFifoParam+0xe8>
      break;
 8002052:	bf00      	nop
    }
  } 
  
  return status; 
 8002054:	7bfb      	ldrb	r3, [r7, #15]
}
 8002056:	4618      	mov	r0, r3
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop

08002064 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002064:	b480      	push	{r7}
 8002066:	b089      	sub	sp, #36	; 0x24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800206e:	2300      	movs	r3, #0
 8002070:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002076:	2300      	movs	r3, #0
 8002078:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800207a:	2300      	movs	r3, #0
 800207c:	61fb      	str	r3, [r7, #28]
 800207e:	e16b      	b.n	8002358 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002080:	2201      	movs	r2, #1
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	4013      	ands	r3, r2
 8002092:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	429a      	cmp	r2, r3
 800209a:	f040 815a 	bne.w	8002352 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f003 0303 	and.w	r3, r3, #3
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d005      	beq.n	80020b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d130      	bne.n	8002118 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	2203      	movs	r2, #3
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	43db      	mvns	r3, r3
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	4013      	ands	r3, r2
 80020cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4313      	orrs	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020ec:	2201      	movs	r2, #1
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	4013      	ands	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	091b      	lsrs	r3, r3, #4
 8002102:	f003 0201 	and.w	r2, r3, #1
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	4313      	orrs	r3, r2
 8002110:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f003 0303 	and.w	r3, r3, #3
 8002120:	2b03      	cmp	r3, #3
 8002122:	d017      	beq.n	8002154 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	2203      	movs	r2, #3
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	43db      	mvns	r3, r3
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	4013      	ands	r3, r2
 800213a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	689a      	ldr	r2, [r3, #8]
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4313      	orrs	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f003 0303 	and.w	r3, r3, #3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d123      	bne.n	80021a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	08da      	lsrs	r2, r3, #3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	3208      	adds	r2, #8
 8002168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800216c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	f003 0307 	and.w	r3, r3, #7
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	220f      	movs	r2, #15
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43db      	mvns	r3, r3
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	4013      	ands	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	691a      	ldr	r2, [r3, #16]
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4313      	orrs	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	08da      	lsrs	r2, r3, #3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3208      	adds	r2, #8
 80021a2:	69b9      	ldr	r1, [r7, #24]
 80021a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 0203 	and.w	r2, r3, #3
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 80b4 	beq.w	8002352 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	4b60      	ldr	r3, [pc, #384]	; (8002370 <HAL_GPIO_Init+0x30c>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	4a5f      	ldr	r2, [pc, #380]	; (8002370 <HAL_GPIO_Init+0x30c>)
 80021f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021f8:	6453      	str	r3, [r2, #68]	; 0x44
 80021fa:	4b5d      	ldr	r3, [pc, #372]	; (8002370 <HAL_GPIO_Init+0x30c>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002206:	4a5b      	ldr	r2, [pc, #364]	; (8002374 <HAL_GPIO_Init+0x310>)
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	089b      	lsrs	r3, r3, #2
 800220c:	3302      	adds	r3, #2
 800220e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002212:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	220f      	movs	r2, #15
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43db      	mvns	r3, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4013      	ands	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a52      	ldr	r2, [pc, #328]	; (8002378 <HAL_GPIO_Init+0x314>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d02b      	beq.n	800228a <HAL_GPIO_Init+0x226>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a51      	ldr	r2, [pc, #324]	; (800237c <HAL_GPIO_Init+0x318>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d025      	beq.n	8002286 <HAL_GPIO_Init+0x222>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a50      	ldr	r2, [pc, #320]	; (8002380 <HAL_GPIO_Init+0x31c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d01f      	beq.n	8002282 <HAL_GPIO_Init+0x21e>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a4f      	ldr	r2, [pc, #316]	; (8002384 <HAL_GPIO_Init+0x320>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d019      	beq.n	800227e <HAL_GPIO_Init+0x21a>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a4e      	ldr	r2, [pc, #312]	; (8002388 <HAL_GPIO_Init+0x324>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d013      	beq.n	800227a <HAL_GPIO_Init+0x216>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4d      	ldr	r2, [pc, #308]	; (800238c <HAL_GPIO_Init+0x328>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d00d      	beq.n	8002276 <HAL_GPIO_Init+0x212>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4c      	ldr	r2, [pc, #304]	; (8002390 <HAL_GPIO_Init+0x32c>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d007      	beq.n	8002272 <HAL_GPIO_Init+0x20e>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a4b      	ldr	r2, [pc, #300]	; (8002394 <HAL_GPIO_Init+0x330>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d101      	bne.n	800226e <HAL_GPIO_Init+0x20a>
 800226a:	2307      	movs	r3, #7
 800226c:	e00e      	b.n	800228c <HAL_GPIO_Init+0x228>
 800226e:	2308      	movs	r3, #8
 8002270:	e00c      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002272:	2306      	movs	r3, #6
 8002274:	e00a      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002276:	2305      	movs	r3, #5
 8002278:	e008      	b.n	800228c <HAL_GPIO_Init+0x228>
 800227a:	2304      	movs	r3, #4
 800227c:	e006      	b.n	800228c <HAL_GPIO_Init+0x228>
 800227e:	2303      	movs	r3, #3
 8002280:	e004      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002282:	2302      	movs	r3, #2
 8002284:	e002      	b.n	800228c <HAL_GPIO_Init+0x228>
 8002286:	2301      	movs	r3, #1
 8002288:	e000      	b.n	800228c <HAL_GPIO_Init+0x228>
 800228a:	2300      	movs	r3, #0
 800228c:	69fa      	ldr	r2, [r7, #28]
 800228e:	f002 0203 	and.w	r2, r2, #3
 8002292:	0092      	lsls	r2, r2, #2
 8002294:	4093      	lsls	r3, r2
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800229c:	4935      	ldr	r1, [pc, #212]	; (8002374 <HAL_GPIO_Init+0x310>)
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	089b      	lsrs	r3, r3, #2
 80022a2:	3302      	adds	r3, #2
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022aa:	4b3b      	ldr	r3, [pc, #236]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	43db      	mvns	r3, r3
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4013      	ands	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ce:	4a32      	ldr	r2, [pc, #200]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022d4:	4b30      	ldr	r3, [pc, #192]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	43db      	mvns	r3, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4013      	ands	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022f8:	4a27      	ldr	r2, [pc, #156]	; (8002398 <HAL_GPIO_Init+0x334>)
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022fe:	4b26      	ldr	r3, [pc, #152]	; (8002398 <HAL_GPIO_Init+0x334>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002322:	4a1d      	ldr	r2, [pc, #116]	; (8002398 <HAL_GPIO_Init+0x334>)
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002328:	4b1b      	ldr	r3, [pc, #108]	; (8002398 <HAL_GPIO_Init+0x334>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4313      	orrs	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800234c:	4a12      	ldr	r2, [pc, #72]	; (8002398 <HAL_GPIO_Init+0x334>)
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3301      	adds	r3, #1
 8002356:	61fb      	str	r3, [r7, #28]
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	2b0f      	cmp	r3, #15
 800235c:	f67f ae90 	bls.w	8002080 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002360:	bf00      	nop
 8002362:	bf00      	nop
 8002364:	3724      	adds	r7, #36	; 0x24
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40023800 	.word	0x40023800
 8002374:	40013800 	.word	0x40013800
 8002378:	40020000 	.word	0x40020000
 800237c:	40020400 	.word	0x40020400
 8002380:	40020800 	.word	0x40020800
 8002384:	40020c00 	.word	0x40020c00
 8002388:	40021000 	.word	0x40021000
 800238c:	40021400 	.word	0x40021400
 8002390:	40021800 	.word	0x40021800
 8002394:	40021c00 	.word	0x40021c00
 8002398:	40013c00 	.word	0x40013c00

0800239c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d101      	bne.n	80023ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e267      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d075      	beq.n	80024a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023ba:	4b88      	ldr	r3, [pc, #544]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 030c 	and.w	r3, r3, #12
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d00c      	beq.n	80023e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023c6:	4b85      	ldr	r3, [pc, #532]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023ce:	2b08      	cmp	r3, #8
 80023d0:	d112      	bne.n	80023f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023d2:	4b82      	ldr	r3, [pc, #520]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023de:	d10b      	bne.n	80023f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023e0:	4b7e      	ldr	r3, [pc, #504]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d05b      	beq.n	80024a4 <HAL_RCC_OscConfig+0x108>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d157      	bne.n	80024a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e242      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002400:	d106      	bne.n	8002410 <HAL_RCC_OscConfig+0x74>
 8002402:	4b76      	ldr	r3, [pc, #472]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a75      	ldr	r2, [pc, #468]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002408:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	e01d      	b.n	800244c <HAL_RCC_OscConfig+0xb0>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002418:	d10c      	bne.n	8002434 <HAL_RCC_OscConfig+0x98>
 800241a:	4b70      	ldr	r3, [pc, #448]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a6f      	ldr	r2, [pc, #444]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002420:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002424:	6013      	str	r3, [r2, #0]
 8002426:	4b6d      	ldr	r3, [pc, #436]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a6c      	ldr	r2, [pc, #432]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 800242c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002430:	6013      	str	r3, [r2, #0]
 8002432:	e00b      	b.n	800244c <HAL_RCC_OscConfig+0xb0>
 8002434:	4b69      	ldr	r3, [pc, #420]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a68      	ldr	r2, [pc, #416]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 800243a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800243e:	6013      	str	r3, [r2, #0]
 8002440:	4b66      	ldr	r3, [pc, #408]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a65      	ldr	r2, [pc, #404]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002446:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800244a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d013      	beq.n	800247c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002454:	f7fe fe56 	bl	8001104 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800245c:	f7fe fe52 	bl	8001104 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b64      	cmp	r3, #100	; 0x64
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e207      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246e:	4b5b      	ldr	r3, [pc, #364]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f0      	beq.n	800245c <HAL_RCC_OscConfig+0xc0>
 800247a:	e014      	b.n	80024a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800247c:	f7fe fe42 	bl	8001104 <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002484:	f7fe fe3e 	bl	8001104 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b64      	cmp	r3, #100	; 0x64
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e1f3      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002496:	4b51      	ldr	r3, [pc, #324]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1f0      	bne.n	8002484 <HAL_RCC_OscConfig+0xe8>
 80024a2:	e000      	b.n	80024a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d063      	beq.n	800257a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024b2:	4b4a      	ldr	r3, [pc, #296]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	f003 030c 	and.w	r3, r3, #12
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d00b      	beq.n	80024d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024be:	4b47      	ldr	r3, [pc, #284]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d11c      	bne.n	8002504 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024ca:	4b44      	ldr	r3, [pc, #272]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d116      	bne.n	8002504 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024d6:	4b41      	ldr	r3, [pc, #260]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0302 	and.w	r3, r3, #2
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d005      	beq.n	80024ee <HAL_RCC_OscConfig+0x152>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d001      	beq.n	80024ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e1c7      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ee:	4b3b      	ldr	r3, [pc, #236]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	00db      	lsls	r3, r3, #3
 80024fc:	4937      	ldr	r1, [pc, #220]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002502:	e03a      	b.n	800257a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d020      	beq.n	800254e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800250c:	4b34      	ldr	r3, [pc, #208]	; (80025e0 <HAL_RCC_OscConfig+0x244>)
 800250e:	2201      	movs	r2, #1
 8002510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002512:	f7fe fdf7 	bl	8001104 <HAL_GetTick>
 8002516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002518:	e008      	b.n	800252c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800251a:	f7fe fdf3 	bl	8001104 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e1a8      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800252c:	4b2b      	ldr	r3, [pc, #172]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d0f0      	beq.n	800251a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002538:	4b28      	ldr	r3, [pc, #160]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	00db      	lsls	r3, r3, #3
 8002546:	4925      	ldr	r1, [pc, #148]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002548:	4313      	orrs	r3, r2
 800254a:	600b      	str	r3, [r1, #0]
 800254c:	e015      	b.n	800257a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800254e:	4b24      	ldr	r3, [pc, #144]	; (80025e0 <HAL_RCC_OscConfig+0x244>)
 8002550:	2200      	movs	r2, #0
 8002552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002554:	f7fe fdd6 	bl	8001104 <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800255a:	e008      	b.n	800256e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800255c:	f7fe fdd2 	bl	8001104 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e187      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800256e:	4b1b      	ldr	r3, [pc, #108]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1f0      	bne.n	800255c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0308 	and.w	r3, r3, #8
 8002582:	2b00      	cmp	r3, #0
 8002584:	d036      	beq.n	80025f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d016      	beq.n	80025bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800258e:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <HAL_RCC_OscConfig+0x248>)
 8002590:	2201      	movs	r2, #1
 8002592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002594:	f7fe fdb6 	bl	8001104 <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800259c:	f7fe fdb2 	bl	8001104 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e167      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ae:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <HAL_RCC_OscConfig+0x240>)
 80025b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d0f0      	beq.n	800259c <HAL_RCC_OscConfig+0x200>
 80025ba:	e01b      	b.n	80025f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025bc:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <HAL_RCC_OscConfig+0x248>)
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c2:	f7fe fd9f 	bl	8001104 <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025c8:	e00e      	b.n	80025e8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025ca:	f7fe fd9b 	bl	8001104 <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d907      	bls.n	80025e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e150      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
 80025dc:	40023800 	.word	0x40023800
 80025e0:	42470000 	.word	0x42470000
 80025e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025e8:	4b88      	ldr	r3, [pc, #544]	; (800280c <HAL_RCC_OscConfig+0x470>)
 80025ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1ea      	bne.n	80025ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f000 8097 	beq.w	8002730 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002602:	2300      	movs	r3, #0
 8002604:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002606:	4b81      	ldr	r3, [pc, #516]	; (800280c <HAL_RCC_OscConfig+0x470>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10f      	bne.n	8002632 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	4b7d      	ldr	r3, [pc, #500]	; (800280c <HAL_RCC_OscConfig+0x470>)
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	4a7c      	ldr	r2, [pc, #496]	; (800280c <HAL_RCC_OscConfig+0x470>)
 800261c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002620:	6413      	str	r3, [r2, #64]	; 0x40
 8002622:	4b7a      	ldr	r3, [pc, #488]	; (800280c <HAL_RCC_OscConfig+0x470>)
 8002624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262a:	60bb      	str	r3, [r7, #8]
 800262c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800262e:	2301      	movs	r3, #1
 8002630:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002632:	4b77      	ldr	r3, [pc, #476]	; (8002810 <HAL_RCC_OscConfig+0x474>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800263a:	2b00      	cmp	r3, #0
 800263c:	d118      	bne.n	8002670 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800263e:	4b74      	ldr	r3, [pc, #464]	; (8002810 <HAL_RCC_OscConfig+0x474>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a73      	ldr	r2, [pc, #460]	; (8002810 <HAL_RCC_OscConfig+0x474>)
 8002644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002648:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800264a:	f7fe fd5b 	bl	8001104 <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002650:	e008      	b.n	8002664 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002652:	f7fe fd57 	bl	8001104 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e10c      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002664:	4b6a      	ldr	r3, [pc, #424]	; (8002810 <HAL_RCC_OscConfig+0x474>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800266c:	2b00      	cmp	r3, #0
 800266e:	d0f0      	beq.n	8002652 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d106      	bne.n	8002686 <HAL_RCC_OscConfig+0x2ea>
 8002678:	4b64      	ldr	r3, [pc, #400]	; (800280c <HAL_RCC_OscConfig+0x470>)
 800267a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800267c:	4a63      	ldr	r2, [pc, #396]	; (800280c <HAL_RCC_OscConfig+0x470>)
 800267e:	f043 0301 	orr.w	r3, r3, #1
 8002682:	6713      	str	r3, [r2, #112]	; 0x70
 8002684:	e01c      	b.n	80026c0 <HAL_RCC_OscConfig+0x324>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	2b05      	cmp	r3, #5
 800268c:	d10c      	bne.n	80026a8 <HAL_RCC_OscConfig+0x30c>
 800268e:	4b5f      	ldr	r3, [pc, #380]	; (800280c <HAL_RCC_OscConfig+0x470>)
 8002690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002692:	4a5e      	ldr	r2, [pc, #376]	; (800280c <HAL_RCC_OscConfig+0x470>)
 8002694:	f043 0304 	orr.w	r3, r3, #4
 8002698:	6713      	str	r3, [r2, #112]	; 0x70
 800269a:	4b5c      	ldr	r3, [pc, #368]	; (800280c <HAL_RCC_OscConfig+0x470>)
 800269c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800269e:	4a5b      	ldr	r2, [pc, #364]	; (800280c <HAL_RCC_OscConfig+0x470>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	6713      	str	r3, [r2, #112]	; 0x70
 80026a6:	e00b      	b.n	80026c0 <HAL_RCC_OscConfig+0x324>
 80026a8:	4b58      	ldr	r3, [pc, #352]	; (800280c <HAL_RCC_OscConfig+0x470>)
 80026aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ac:	4a57      	ldr	r2, [pc, #348]	; (800280c <HAL_RCC_OscConfig+0x470>)
 80026ae:	f023 0301 	bic.w	r3, r3, #1
 80026b2:	6713      	str	r3, [r2, #112]	; 0x70
 80026b4:	4b55      	ldr	r3, [pc, #340]	; (800280c <HAL_RCC_OscConfig+0x470>)
 80026b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026b8:	4a54      	ldr	r2, [pc, #336]	; (800280c <HAL_RCC_OscConfig+0x470>)
 80026ba:	f023 0304 	bic.w	r3, r3, #4
 80026be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d015      	beq.n	80026f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c8:	f7fe fd1c 	bl	8001104 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ce:	e00a      	b.n	80026e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026d0:	f7fe fd18 	bl	8001104 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f241 3288 	movw	r2, #5000	; 0x1388
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e0cb      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026e6:	4b49      	ldr	r3, [pc, #292]	; (800280c <HAL_RCC_OscConfig+0x470>)
 80026e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d0ee      	beq.n	80026d0 <HAL_RCC_OscConfig+0x334>
 80026f2:	e014      	b.n	800271e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026f4:	f7fe fd06 	bl	8001104 <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026fa:	e00a      	b.n	8002712 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026fc:	f7fe fd02 	bl	8001104 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	f241 3288 	movw	r2, #5000	; 0x1388
 800270a:	4293      	cmp	r3, r2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e0b5      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002712:	4b3e      	ldr	r3, [pc, #248]	; (800280c <HAL_RCC_OscConfig+0x470>)
 8002714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d1ee      	bne.n	80026fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800271e:	7dfb      	ldrb	r3, [r7, #23]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d105      	bne.n	8002730 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002724:	4b39      	ldr	r3, [pc, #228]	; (800280c <HAL_RCC_OscConfig+0x470>)
 8002726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002728:	4a38      	ldr	r2, [pc, #224]	; (800280c <HAL_RCC_OscConfig+0x470>)
 800272a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800272e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 80a1 	beq.w	800287c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800273a:	4b34      	ldr	r3, [pc, #208]	; (800280c <HAL_RCC_OscConfig+0x470>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 030c 	and.w	r3, r3, #12
 8002742:	2b08      	cmp	r3, #8
 8002744:	d05c      	beq.n	8002800 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d141      	bne.n	80027d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800274e:	4b31      	ldr	r3, [pc, #196]	; (8002814 <HAL_RCC_OscConfig+0x478>)
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002754:	f7fe fcd6 	bl	8001104 <HAL_GetTick>
 8002758:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800275c:	f7fe fcd2 	bl	8001104 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e087      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800276e:	4b27      	ldr	r3, [pc, #156]	; (800280c <HAL_RCC_OscConfig+0x470>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f0      	bne.n	800275c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69da      	ldr	r2, [r3, #28]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002788:	019b      	lsls	r3, r3, #6
 800278a:	431a      	orrs	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002790:	085b      	lsrs	r3, r3, #1
 8002792:	3b01      	subs	r3, #1
 8002794:	041b      	lsls	r3, r3, #16
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279c:	061b      	lsls	r3, r3, #24
 800279e:	491b      	ldr	r1, [pc, #108]	; (800280c <HAL_RCC_OscConfig+0x470>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027a4:	4b1b      	ldr	r3, [pc, #108]	; (8002814 <HAL_RCC_OscConfig+0x478>)
 80027a6:	2201      	movs	r2, #1
 80027a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027aa:	f7fe fcab 	bl	8001104 <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027b2:	f7fe fca7 	bl	8001104 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e05c      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027c4:	4b11      	ldr	r3, [pc, #68]	; (800280c <HAL_RCC_OscConfig+0x470>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d0f0      	beq.n	80027b2 <HAL_RCC_OscConfig+0x416>
 80027d0:	e054      	b.n	800287c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d2:	4b10      	ldr	r3, [pc, #64]	; (8002814 <HAL_RCC_OscConfig+0x478>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d8:	f7fe fc94 	bl	8001104 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027e0:	f7fe fc90 	bl	8001104 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e045      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027f2:	4b06      	ldr	r3, [pc, #24]	; (800280c <HAL_RCC_OscConfig+0x470>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0x444>
 80027fe:	e03d      	b.n	800287c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d107      	bne.n	8002818 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e038      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
 800280c:	40023800 	.word	0x40023800
 8002810:	40007000 	.word	0x40007000
 8002814:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002818:	4b1b      	ldr	r3, [pc, #108]	; (8002888 <HAL_RCC_OscConfig+0x4ec>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d028      	beq.n	8002878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002830:	429a      	cmp	r2, r3
 8002832:	d121      	bne.n	8002878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800283e:	429a      	cmp	r2, r3
 8002840:	d11a      	bne.n	8002878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002848:	4013      	ands	r3, r2
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800284e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002850:	4293      	cmp	r3, r2
 8002852:	d111      	bne.n	8002878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285e:	085b      	lsrs	r3, r3, #1
 8002860:	3b01      	subs	r3, #1
 8002862:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002864:	429a      	cmp	r2, r3
 8002866:	d107      	bne.n	8002878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002872:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002874:	429a      	cmp	r2, r3
 8002876:	d001      	beq.n	800287c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e000      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3718      	adds	r7, #24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	40023800 	.word	0x40023800

0800288c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e0cc      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028a0:	4b68      	ldr	r3, [pc, #416]	; (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0307 	and.w	r3, r3, #7
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d90c      	bls.n	80028c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ae:	4b65      	ldr	r3, [pc, #404]	; (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	b2d2      	uxtb	r2, r2
 80028b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b6:	4b63      	ldr	r3, [pc, #396]	; (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d001      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e0b8      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d020      	beq.n	8002916 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d005      	beq.n	80028ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028e0:	4b59      	ldr	r3, [pc, #356]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	4a58      	ldr	r2, [pc, #352]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80028e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80028ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0308 	and.w	r3, r3, #8
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028f8:	4b53      	ldr	r3, [pc, #332]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	4a52      	ldr	r2, [pc, #328]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80028fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002902:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002904:	4b50      	ldr	r3, [pc, #320]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	494d      	ldr	r1, [pc, #308]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002912:	4313      	orrs	r3, r2
 8002914:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	d044      	beq.n	80029ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d107      	bne.n	800293a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292a:	4b47      	ldr	r3, [pc, #284]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d119      	bne.n	800296a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e07f      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d003      	beq.n	800294a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002946:	2b03      	cmp	r3, #3
 8002948:	d107      	bne.n	800295a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800294a:	4b3f      	ldr	r3, [pc, #252]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d109      	bne.n	800296a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e06f      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800295a:	4b3b      	ldr	r3, [pc, #236]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e067      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800296a:	4b37      	ldr	r3, [pc, #220]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f023 0203 	bic.w	r2, r3, #3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	4934      	ldr	r1, [pc, #208]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002978:	4313      	orrs	r3, r2
 800297a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800297c:	f7fe fbc2 	bl	8001104 <HAL_GetTick>
 8002980:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002982:	e00a      	b.n	800299a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002984:	f7fe fbbe 	bl	8001104 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002992:	4293      	cmp	r3, r2
 8002994:	d901      	bls.n	800299a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e04f      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800299a:	4b2b      	ldr	r3, [pc, #172]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 020c 	and.w	r2, r3, #12
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d1eb      	bne.n	8002984 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029ac:	4b25      	ldr	r3, [pc, #148]	; (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d20c      	bcs.n	80029d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ba:	4b22      	ldr	r3, [pc, #136]	; (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c2:	4b20      	ldr	r3, [pc, #128]	; (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d001      	beq.n	80029d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e032      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d008      	beq.n	80029f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029e0:	4b19      	ldr	r3, [pc, #100]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	4916      	ldr	r1, [pc, #88]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d009      	beq.n	8002a12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029fe:	4b12      	ldr	r3, [pc, #72]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	490e      	ldr	r1, [pc, #56]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a12:	f000 f821 	bl	8002a58 <HAL_RCC_GetSysClockFreq>
 8002a16:	4602      	mov	r2, r0
 8002a18:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	091b      	lsrs	r3, r3, #4
 8002a1e:	f003 030f 	and.w	r3, r3, #15
 8002a22:	490a      	ldr	r1, [pc, #40]	; (8002a4c <HAL_RCC_ClockConfig+0x1c0>)
 8002a24:	5ccb      	ldrb	r3, [r1, r3]
 8002a26:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2a:	4a09      	ldr	r2, [pc, #36]	; (8002a50 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a2e:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe fb22 	bl	800107c <HAL_InitTick>

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40023c00 	.word	0x40023c00
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	0800769c 	.word	0x0800769c
 8002a50:	20000000 	.word	0x20000000
 8002a54:	20000004 	.word	0x20000004

08002a58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a5c:	b094      	sub	sp, #80	; 0x50
 8002a5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	647b      	str	r3, [r7, #68]	; 0x44
 8002a64:	2300      	movs	r3, #0
 8002a66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a68:	2300      	movs	r3, #0
 8002a6a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a70:	4b79      	ldr	r3, [pc, #484]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f003 030c 	and.w	r3, r3, #12
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d00d      	beq.n	8002a98 <HAL_RCC_GetSysClockFreq+0x40>
 8002a7c:	2b08      	cmp	r3, #8
 8002a7e:	f200 80e1 	bhi.w	8002c44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d002      	beq.n	8002a8c <HAL_RCC_GetSysClockFreq+0x34>
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	d003      	beq.n	8002a92 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a8a:	e0db      	b.n	8002c44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a8c:	4b73      	ldr	r3, [pc, #460]	; (8002c5c <HAL_RCC_GetSysClockFreq+0x204>)
 8002a8e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002a90:	e0db      	b.n	8002c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a92:	4b73      	ldr	r3, [pc, #460]	; (8002c60 <HAL_RCC_GetSysClockFreq+0x208>)
 8002a94:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a96:	e0d8      	b.n	8002c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a98:	4b6f      	ldr	r3, [pc, #444]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002aa0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002aa2:	4b6d      	ldr	r3, [pc, #436]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d063      	beq.n	8002b76 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aae:	4b6a      	ldr	r3, [pc, #424]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	099b      	lsrs	r3, r3, #6
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ab8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002abc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ac0:	633b      	str	r3, [r7, #48]	; 0x30
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	637b      	str	r3, [r7, #52]	; 0x34
 8002ac6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002aca:	4622      	mov	r2, r4
 8002acc:	462b      	mov	r3, r5
 8002ace:	f04f 0000 	mov.w	r0, #0
 8002ad2:	f04f 0100 	mov.w	r1, #0
 8002ad6:	0159      	lsls	r1, r3, #5
 8002ad8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002adc:	0150      	lsls	r0, r2, #5
 8002ade:	4602      	mov	r2, r0
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	4621      	mov	r1, r4
 8002ae4:	1a51      	subs	r1, r2, r1
 8002ae6:	6139      	str	r1, [r7, #16]
 8002ae8:	4629      	mov	r1, r5
 8002aea:	eb63 0301 	sbc.w	r3, r3, r1
 8002aee:	617b      	str	r3, [r7, #20]
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	f04f 0300 	mov.w	r3, #0
 8002af8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002afc:	4659      	mov	r1, fp
 8002afe:	018b      	lsls	r3, r1, #6
 8002b00:	4651      	mov	r1, sl
 8002b02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b06:	4651      	mov	r1, sl
 8002b08:	018a      	lsls	r2, r1, #6
 8002b0a:	4651      	mov	r1, sl
 8002b0c:	ebb2 0801 	subs.w	r8, r2, r1
 8002b10:	4659      	mov	r1, fp
 8002b12:	eb63 0901 	sbc.w	r9, r3, r1
 8002b16:	f04f 0200 	mov.w	r2, #0
 8002b1a:	f04f 0300 	mov.w	r3, #0
 8002b1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b2a:	4690      	mov	r8, r2
 8002b2c:	4699      	mov	r9, r3
 8002b2e:	4623      	mov	r3, r4
 8002b30:	eb18 0303 	adds.w	r3, r8, r3
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	462b      	mov	r3, r5
 8002b38:	eb49 0303 	adc.w	r3, r9, r3
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	f04f 0200 	mov.w	r2, #0
 8002b42:	f04f 0300 	mov.w	r3, #0
 8002b46:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b4a:	4629      	mov	r1, r5
 8002b4c:	024b      	lsls	r3, r1, #9
 8002b4e:	4621      	mov	r1, r4
 8002b50:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b54:	4621      	mov	r1, r4
 8002b56:	024a      	lsls	r2, r1, #9
 8002b58:	4610      	mov	r0, r2
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b5e:	2200      	movs	r2, #0
 8002b60:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002b64:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b68:	f7fd fb2e 	bl	80001c8 <__aeabi_uldivmod>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	460b      	mov	r3, r1
 8002b70:	4613      	mov	r3, r2
 8002b72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b74:	e058      	b.n	8002c28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b76:	4b38      	ldr	r3, [pc, #224]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	099b      	lsrs	r3, r3, #6
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	4618      	mov	r0, r3
 8002b80:	4611      	mov	r1, r2
 8002b82:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b86:	623b      	str	r3, [r7, #32]
 8002b88:	2300      	movs	r3, #0
 8002b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b8c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b90:	4642      	mov	r2, r8
 8002b92:	464b      	mov	r3, r9
 8002b94:	f04f 0000 	mov.w	r0, #0
 8002b98:	f04f 0100 	mov.w	r1, #0
 8002b9c:	0159      	lsls	r1, r3, #5
 8002b9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ba2:	0150      	lsls	r0, r2, #5
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	4641      	mov	r1, r8
 8002baa:	ebb2 0a01 	subs.w	sl, r2, r1
 8002bae:	4649      	mov	r1, r9
 8002bb0:	eb63 0b01 	sbc.w	fp, r3, r1
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	f04f 0300 	mov.w	r3, #0
 8002bbc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002bc0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002bc4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002bc8:	ebb2 040a 	subs.w	r4, r2, sl
 8002bcc:	eb63 050b 	sbc.w	r5, r3, fp
 8002bd0:	f04f 0200 	mov.w	r2, #0
 8002bd4:	f04f 0300 	mov.w	r3, #0
 8002bd8:	00eb      	lsls	r3, r5, #3
 8002bda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bde:	00e2      	lsls	r2, r4, #3
 8002be0:	4614      	mov	r4, r2
 8002be2:	461d      	mov	r5, r3
 8002be4:	4643      	mov	r3, r8
 8002be6:	18e3      	adds	r3, r4, r3
 8002be8:	603b      	str	r3, [r7, #0]
 8002bea:	464b      	mov	r3, r9
 8002bec:	eb45 0303 	adc.w	r3, r5, r3
 8002bf0:	607b      	str	r3, [r7, #4]
 8002bf2:	f04f 0200 	mov.w	r2, #0
 8002bf6:	f04f 0300 	mov.w	r3, #0
 8002bfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bfe:	4629      	mov	r1, r5
 8002c00:	028b      	lsls	r3, r1, #10
 8002c02:	4621      	mov	r1, r4
 8002c04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c08:	4621      	mov	r1, r4
 8002c0a:	028a      	lsls	r2, r1, #10
 8002c0c:	4610      	mov	r0, r2
 8002c0e:	4619      	mov	r1, r3
 8002c10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c12:	2200      	movs	r2, #0
 8002c14:	61bb      	str	r3, [r7, #24]
 8002c16:	61fa      	str	r2, [r7, #28]
 8002c18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c1c:	f7fd fad4 	bl	80001c8 <__aeabi_uldivmod>
 8002c20:	4602      	mov	r2, r0
 8002c22:	460b      	mov	r3, r1
 8002c24:	4613      	mov	r3, r2
 8002c26:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c28:	4b0b      	ldr	r3, [pc, #44]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	0c1b      	lsrs	r3, r3, #16
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	3301      	adds	r3, #1
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002c38:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c40:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c42:	e002      	b.n	8002c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c44:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <HAL_RCC_GetSysClockFreq+0x204>)
 8002c46:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3750      	adds	r7, #80	; 0x50
 8002c50:	46bd      	mov	sp, r7
 8002c52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c56:	bf00      	nop
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	00f42400 	.word	0x00f42400
 8002c60:	007a1200 	.word	0x007a1200

08002c64 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e022      	b.n	8002cbc <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d105      	bne.n	8002c8e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f7fe f8c5 	bl	8000e18 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2203      	movs	r2, #3
 8002c92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f000 f814 	bl	8002cc4 <HAL_SD_InitCard>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e00a      	b.n	8002cbc <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002cba:	2300      	movs	r3, #0
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002cc4:	b5b0      	push	{r4, r5, r7, lr}
 8002cc6:	b08e      	sub	sp, #56	; 0x38
 8002cc8:	af04      	add	r7, sp, #16
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8002ce0:	2376      	movs	r3, #118	; 0x76
 8002ce2:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681d      	ldr	r5, [r3, #0]
 8002ce8:	466c      	mov	r4, sp
 8002cea:	f107 0314 	add.w	r3, r7, #20
 8002cee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002cf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002cf6:	f107 0308 	add.w	r3, r7, #8
 8002cfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cfc:	4628      	mov	r0, r5
 8002cfe:	f001 fa6f 	bl	80041e0 <SDIO_Init>
 8002d02:	4603      	mov	r3, r0
 8002d04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8002d08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e04f      	b.n	8002db4 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8002d14:	4b29      	ldr	r3, [pc, #164]	; (8002dbc <HAL_SD_InitCard+0xf8>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f001 faa7 	bl	8004272 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8002d24:	4b25      	ldr	r3, [pc, #148]	; (8002dbc <HAL_SD_InitCard+0xf8>)
 8002d26:	2201      	movs	r2, #1
 8002d28:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8002d2a:	2002      	movs	r0, #2
 8002d2c:	f7fe f9f6 	bl	800111c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 fe69 	bl	8003a08 <SD_PowerON>
 8002d36:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002d38:	6a3b      	ldr	r3, [r7, #32]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00b      	beq.n	8002d56 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d4a:	6a3b      	ldr	r3, [r7, #32]
 8002d4c:	431a      	orrs	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e02e      	b.n	8002db4 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 fd88 	bl	800386c <SD_InitCard>
 8002d5c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002d5e:	6a3b      	ldr	r3, [r7, #32]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00b      	beq.n	8002d7c <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d70:	6a3b      	ldr	r3, [r7, #32]
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e01b      	b.n	8002db4 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d84:	4618      	mov	r0, r3
 8002d86:	f001 fb06 	bl	8004396 <SDMMC_CmdBlockLength>
 8002d8a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002d8c:	6a3b      	ldr	r3, [r7, #32]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d00f      	beq.n	8002db2 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a0a      	ldr	r2, [pc, #40]	; (8002dc0 <HAL_SD_InitCard+0xfc>)
 8002d98:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	431a      	orrs	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e000      	b.n	8002db4 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3728      	adds	r7, #40	; 0x28
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bdb0      	pop	{r4, r5, r7, pc}
 8002dbc:	422580a0 	.word	0x422580a0
 8002dc0:	004005ff 	.word	0x004005ff

08002dc4 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b092      	sub	sp, #72	; 0x48
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
 8002dd0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002dd2:	f7fe f997 	bl	8001104 <HAL_GetTick>
 8002dd6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d107      	bne.n	8002df6 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dea:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e1bd      	b.n	8003172 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	f040 81b0 	bne.w	8003164 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002e0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	441a      	add	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d907      	bls.n	8002e28 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e1c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e1a4      	b.n	8003172 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2203      	movs	r2, #3
 8002e2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2200      	movs	r2, #0
 8002e36:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d002      	beq.n	8002e46 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8002e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e42:	025b      	lsls	r3, r3, #9
 8002e44:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002e46:	f04f 33ff 	mov.w	r3, #4294967295
 8002e4a:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	025b      	lsls	r3, r3, #9
 8002e50:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002e52:	2390      	movs	r3, #144	; 0x90
 8002e54:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002e56:	2302      	movs	r3, #2
 8002e58:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f107 0214 	add.w	r2, r7, #20
 8002e6a:	4611      	mov	r1, r2
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f001 fa66 	bl	800433e <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d90a      	bls.n	8002e8e <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e84:	4618      	mov	r0, r3
 8002e86:	f001 faca 	bl	800441e <SDMMC_CmdReadMultiBlock>
 8002e8a:	6478      	str	r0, [r7, #68]	; 0x44
 8002e8c:	e009      	b.n	8002ea2 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2201      	movs	r2, #1
 8002e92:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f001 fa9d 	bl	80043da <SDMMC_CmdReadSingleBlock>
 8002ea0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8002ea2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d012      	beq.n	8002ece <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a7a      	ldr	r2, [pc, #488]	; (8003098 <HAL_SD_ReadBlocks+0x2d4>)
 8002eae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e151      	b.n	8003172 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8002ed2:	e061      	b.n	8002f98 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d03c      	beq.n	8002f5c <HAL_SD_ReadBlocks+0x198>
 8002ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d039      	beq.n	8002f5c <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8002ee8:	2300      	movs	r3, #0
 8002eea:	643b      	str	r3, [r7, #64]	; 0x40
 8002eec:	e033      	b.n	8002f56 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f001 f99f 	bl	8004236 <SDIO_ReadFIFO>
 8002ef8:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8002efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002efc:	b2da      	uxtb	r2, r3
 8002efe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f00:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8002f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f04:	3301      	adds	r3, #1
 8002f06:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002f08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f10:	0a1b      	lsrs	r3, r3, #8
 8002f12:	b2da      	uxtb	r2, r3
 8002f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f16:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8002f18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002f1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f20:	3b01      	subs	r3, #1
 8002f22:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f26:	0c1b      	lsrs	r3, r3, #16
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f2c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8002f2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f30:	3301      	adds	r3, #1
 8002f32:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002f34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f36:	3b01      	subs	r3, #1
 8002f38:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f3c:	0e1b      	lsrs	r3, r3, #24
 8002f3e:	b2da      	uxtb	r2, r3
 8002f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f42:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8002f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f46:	3301      	adds	r3, #1
 8002f48:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002f4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8002f50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f52:	3301      	adds	r3, #1
 8002f54:	643b      	str	r3, [r7, #64]	; 0x40
 8002f56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f58:	2b07      	cmp	r3, #7
 8002f5a:	d9c8      	bls.n	8002eee <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002f5c:	f7fe f8d2 	bl	8001104 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d902      	bls.n	8002f72 <HAL_SD_ReadBlocks+0x1ae>
 8002f6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d112      	bne.n	8002f98 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a48      	ldr	r2, [pc, #288]	; (8003098 <HAL_SD_ReadBlocks+0x2d4>)
 8002f78:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f7e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e0ec      	b.n	8003172 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f9e:	f240 332a 	movw	r3, #810	; 0x32a
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d095      	beq.n	8002ed4 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d022      	beq.n	8002ffc <HAL_SD_ReadBlocks+0x238>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d91f      	bls.n	8002ffc <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc0:	2b03      	cmp	r3, #3
 8002fc2:	d01b      	beq.n	8002ffc <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f001 fa8f 	bl	80044ec <SDMMC_CmdStopTransfer>
 8002fce:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8002fd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d012      	beq.n	8002ffc <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a2f      	ldr	r2, [pc, #188]	; (8003098 <HAL_SD_ReadBlocks+0x2d4>)
 8002fdc:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fe2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fe4:	431a      	orrs	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e0ba      	b.n	8003172 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003002:	f003 0308 	and.w	r3, r3, #8
 8003006:	2b00      	cmp	r3, #0
 8003008:	d012      	beq.n	8003030 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a22      	ldr	r2, [pc, #136]	; (8003098 <HAL_SD_ReadBlocks+0x2d4>)
 8003010:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003016:	f043 0208 	orr.w	r2, r3, #8
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2201      	movs	r2, #1
 8003022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e0a0      	b.n	8003172 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d012      	beq.n	8003064 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a15      	ldr	r2, [pc, #84]	; (8003098 <HAL_SD_ReadBlocks+0x2d4>)
 8003044:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800304a:	f043 0202 	orr.w	r2, r3, #2
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e086      	b.n	8003172 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800306a:	f003 0320 	and.w	r3, r3, #32
 800306e:	2b00      	cmp	r3, #0
 8003070:	d063      	beq.n	800313a <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a08      	ldr	r2, [pc, #32]	; (8003098 <HAL_SD_ReadBlocks+0x2d4>)
 8003078:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307e:	f043 0220 	orr.w	r2, r3, #32
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e06c      	b.n	8003172 <HAL_SD_ReadBlocks+0x3ae>
 8003098:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f001 f8c8 	bl	8004236 <SDIO_ReadFIFO>
 80030a6:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80030a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030aa:	b2da      	uxtb	r2, r3
 80030ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ae:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80030b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030b2:	3301      	adds	r3, #1
 80030b4:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80030b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030b8:	3b01      	subs	r3, #1
 80030ba:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80030bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030be:	0a1b      	lsrs	r3, r3, #8
 80030c0:	b2da      	uxtb	r2, r3
 80030c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030c4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80030c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030c8:	3301      	adds	r3, #1
 80030ca:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80030cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030ce:	3b01      	subs	r3, #1
 80030d0:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80030d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030d4:	0c1b      	lsrs	r3, r3, #16
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030da:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80030dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030de:	3301      	adds	r3, #1
 80030e0:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80030e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030e4:	3b01      	subs	r3, #1
 80030e6:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80030e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ea:	0e1b      	lsrs	r3, r3, #24
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030f0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80030f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030f4:	3301      	adds	r3, #1
 80030f6:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80030f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030fa:	3b01      	subs	r3, #1
 80030fc:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80030fe:	f7fe f801 	bl	8001104 <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800310a:	429a      	cmp	r2, r3
 800310c:	d902      	bls.n	8003114 <HAL_SD_ReadBlocks+0x350>
 800310e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003110:	2b00      	cmp	r3, #0
 8003112:	d112      	bne.n	800313a <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a18      	ldr	r2, [pc, #96]	; (800317c <HAL_SD_ReadBlocks+0x3b8>)
 800311a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003120:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e01b      	b.n	8003172 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003140:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <HAL_SD_ReadBlocks+0x38a>
 8003148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1a6      	bne.n	800309c <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f240 523a 	movw	r2, #1338	; 0x53a
 8003156:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8003160:	2300      	movs	r3, #0
 8003162:	e006      	b.n	8003172 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003168:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
  }
}
 8003172:	4618      	mov	r0, r3
 8003174:	3748      	adds	r7, #72	; 0x48
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	004005ff 	.word	0x004005ff

08003180 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b092      	sub	sp, #72	; 0x48
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
 800318c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800318e:	f7fd ffb9 	bl	8001104 <HAL_GetTick>
 8003192:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d107      	bne.n	80031b2 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e166      	b.n	8003480 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	f040 8159 	bne.w	8003472 <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80031c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	441a      	add	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d907      	bls.n	80031e4 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e14d      	b.n	8003480 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2203      	movs	r2, #3
 80031e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2200      	movs	r2, #0
 80031f2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d002      	beq.n	8003202 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80031fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031fe:	025b      	lsls	r3, r3, #9
 8003200:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003202:	f04f 33ff 	mov.w	r3, #4294967295
 8003206:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	025b      	lsls	r3, r3, #9
 800320c:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800320e:	2390      	movs	r3, #144	; 0x90
 8003210:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003212:	2300      	movs	r3, #0
 8003214:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003216:	2300      	movs	r3, #0
 8003218:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800321a:	2301      	movs	r3, #1
 800321c:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f107 0218 	add.w	r2, r7, #24
 8003226:	4611      	mov	r1, r2
 8003228:	4618      	mov	r0, r3
 800322a:	f001 f888 	bl	800433e <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d90a      	bls.n	800324a <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2220      	movs	r2, #32
 8003238:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003240:	4618      	mov	r0, r3
 8003242:	f001 f930 	bl	80044a6 <SDMMC_CmdWriteMultiBlock>
 8003246:	6478      	str	r0, [r7, #68]	; 0x44
 8003248:	e009      	b.n	800325e <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2210      	movs	r2, #16
 800324e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003256:	4618      	mov	r0, r3
 8003258:	f001 f903 	bl	8004462 <SDMMC_CmdWriteSingleBlock>
 800325c:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800325e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003260:	2b00      	cmp	r3, #0
 8003262:	d012      	beq.n	800328a <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a87      	ldr	r2, [pc, #540]	; (8003488 <HAL_SD_WriteBlocks+0x308>)
 800326a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003270:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003272:	431a      	orrs	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e0fa      	b.n	8003480 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800328e:	e065      	b.n	800335c <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003296:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d040      	beq.n	8003320 <HAL_SD_WriteBlocks+0x1a0>
 800329e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d03d      	beq.n	8003320 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80032a4:	2300      	movs	r3, #0
 80032a6:	643b      	str	r3, [r7, #64]	; 0x40
 80032a8:	e037      	b.n	800331a <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 80032aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80032b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032b2:	3301      	adds	r3, #1
 80032b4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80032b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032b8:	3b01      	subs	r3, #1
 80032ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80032bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	021a      	lsls	r2, r3, #8
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80032c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032ca:	3301      	adds	r3, #1
 80032cc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80032ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032d0:	3b01      	subs	r3, #1
 80032d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80032d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	041a      	lsls	r2, r3, #16
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	4313      	orrs	r3, r2
 80032de:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80032e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032e2:	3301      	adds	r3, #1
 80032e4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80032e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032e8:	3b01      	subs	r3, #1
 80032ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80032ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	061a      	lsls	r2, r3, #24
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80032f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032fa:	3301      	adds	r3, #1
 80032fc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80032fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003300:	3b01      	subs	r3, #1
 8003302:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f107 0214 	add.w	r2, r7, #20
 800330c:	4611      	mov	r1, r2
 800330e:	4618      	mov	r0, r3
 8003310:	f000 ff9e 	bl	8004250 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8003314:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003316:	3301      	adds	r3, #1
 8003318:	643b      	str	r3, [r7, #64]	; 0x40
 800331a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800331c:	2b07      	cmp	r3, #7
 800331e:	d9c4      	bls.n	80032aa <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003320:	f7fd fef0 	bl	8001104 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800332c:	429a      	cmp	r2, r3
 800332e:	d902      	bls.n	8003336 <HAL_SD_WriteBlocks+0x1b6>
 8003330:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003332:	2b00      	cmp	r3, #0
 8003334:	d112      	bne.n	800335c <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a53      	ldr	r2, [pc, #332]	; (8003488 <HAL_SD_WriteBlocks+0x308>)
 800333c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003342:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003344:	431a      	orrs	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2201      	movs	r2, #1
 800334e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e091      	b.n	8003480 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003362:	f240 331a 	movw	r3, #794	; 0x31a
 8003366:	4013      	ands	r3, r2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d091      	beq.n	8003290 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003376:	2b00      	cmp	r3, #0
 8003378:	d022      	beq.n	80033c0 <HAL_SD_WriteBlocks+0x240>
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d91f      	bls.n	80033c0 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003384:	2b03      	cmp	r3, #3
 8003386:	d01b      	beq.n	80033c0 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4618      	mov	r0, r3
 800338e:	f001 f8ad 	bl	80044ec <SDMMC_CmdStopTransfer>
 8003392:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003394:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003396:	2b00      	cmp	r3, #0
 8003398:	d012      	beq.n	80033c0 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a3a      	ldr	r2, [pc, #232]	; (8003488 <HAL_SD_WriteBlocks+0x308>)
 80033a0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033a8:	431a      	orrs	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e05f      	b.n	8003480 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033c6:	f003 0308 	and.w	r3, r3, #8
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d012      	beq.n	80033f4 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a2d      	ldr	r2, [pc, #180]	; (8003488 <HAL_SD_WriteBlocks+0x308>)
 80033d4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033da:	f043 0208 	orr.w	r2, r3, #8
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e045      	b.n	8003480 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d012      	beq.n	8003428 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a20      	ldr	r2, [pc, #128]	; (8003488 <HAL_SD_WriteBlocks+0x308>)
 8003408:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800340e:	f043 0202 	orr.w	r2, r3, #2
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2201      	movs	r2, #1
 800341a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e02b      	b.n	8003480 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800342e:	f003 0310 	and.w	r3, r3, #16
 8003432:	2b00      	cmp	r3, #0
 8003434:	d012      	beq.n	800345c <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a13      	ldr	r2, [pc, #76]	; (8003488 <HAL_SD_WriteBlocks+0x308>)
 800343c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003442:	f043 0210 	orr.w	r2, r3, #16
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2201      	movs	r2, #1
 800344e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e011      	b.n	8003480 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f240 523a 	movw	r2, #1338	; 0x53a
 8003464:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800346e:	2300      	movs	r3, #0
 8003470:	e006      	b.n	8003480 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003476:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
  }
}
 8003480:	4618      	mov	r0, r3
 8003482:	3748      	adds	r7, #72	; 0x48
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	004005ff 	.word	0x004005ff

0800348c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800349a:	0f9b      	lsrs	r3, r3, #30
 800349c:	b2da      	uxtb	r2, r3
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034a6:	0e9b      	lsrs	r3, r3, #26
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	f003 030f 	and.w	r3, r3, #15
 80034ae:	b2da      	uxtb	r2, r3
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034b8:	0e1b      	lsrs	r3, r3, #24
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	f003 0303 	and.w	r3, r3, #3
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034ca:	0c1b      	lsrs	r3, r3, #16
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034d6:	0a1b      	lsrs	r3, r3, #8
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034ec:	0d1b      	lsrs	r3, r3, #20
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034f8:	0c1b      	lsrs	r3, r3, #16
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	f003 030f 	and.w	r3, r3, #15
 8003500:	b2da      	uxtb	r2, r3
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800350a:	0bdb      	lsrs	r3, r3, #15
 800350c:	b2db      	uxtb	r3, r3
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	b2da      	uxtb	r2, r3
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800351c:	0b9b      	lsrs	r3, r3, #14
 800351e:	b2db      	uxtb	r3, r3
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	b2da      	uxtb	r2, r3
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800352e:	0b5b      	lsrs	r3, r3, #13
 8003530:	b2db      	uxtb	r3, r3
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	b2da      	uxtb	r2, r3
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003540:	0b1b      	lsrs	r3, r3, #12
 8003542:	b2db      	uxtb	r3, r3
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	b2da      	uxtb	r2, r3
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	2200      	movs	r2, #0
 8003552:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003558:	2b00      	cmp	r3, #0
 800355a:	d163      	bne.n	8003624 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003560:	009a      	lsls	r2, r3, #2
 8003562:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003566:	4013      	ands	r3, r2
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800356c:	0f92      	lsrs	r2, r2, #30
 800356e:	431a      	orrs	r2, r3
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003578:	0edb      	lsrs	r3, r3, #27
 800357a:	b2db      	uxtb	r3, r3
 800357c:	f003 0307 	and.w	r3, r3, #7
 8003580:	b2da      	uxtb	r2, r3
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800358a:	0e1b      	lsrs	r3, r3, #24
 800358c:	b2db      	uxtb	r3, r3
 800358e:	f003 0307 	and.w	r3, r3, #7
 8003592:	b2da      	uxtb	r2, r3
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800359c:	0d5b      	lsrs	r3, r3, #21
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	b2da      	uxtb	r2, r3
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035ae:	0c9b      	lsrs	r3, r3, #18
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	f003 0307 	and.w	r3, r3, #7
 80035b6:	b2da      	uxtb	r2, r3
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035c0:	0bdb      	lsrs	r3, r3, #15
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	f003 0307 	and.w	r3, r3, #7
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	7e1b      	ldrb	r3, [r3, #24]
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	3302      	adds	r3, #2
 80035e4:	2201      	movs	r2, #1
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80035ee:	fb03 f202 	mul.w	r2, r3, r2
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	7a1b      	ldrb	r3, [r3, #8]
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	f003 030f 	and.w	r3, r3, #15
 8003600:	2201      	movs	r2, #1
 8003602:	409a      	lsls	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003610:	0a52      	lsrs	r2, r2, #9
 8003612:	fb03 f202 	mul.w	r2, r3, r2
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003620:	661a      	str	r2, [r3, #96]	; 0x60
 8003622:	e031      	b.n	8003688 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003628:	2b01      	cmp	r3, #1
 800362a:	d11d      	bne.n	8003668 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003630:	041b      	lsls	r3, r3, #16
 8003632:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800363a:	0c1b      	lsrs	r3, r3, #16
 800363c:	431a      	orrs	r2, r3
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	691b      	ldr	r3, [r3, #16]
 8003646:	3301      	adds	r3, #1
 8003648:	029a      	lsls	r2, r3, #10
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f44f 7200 	mov.w	r2, #512	; 0x200
 800365c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	661a      	str	r2, [r3, #96]	; 0x60
 8003666:	e00f      	b.n	8003688 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a58      	ldr	r2, [pc, #352]	; (80037d0 <HAL_SD_GetCardCSD+0x344>)
 800366e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003674:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e09d      	b.n	80037c4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800368c:	0b9b      	lsrs	r3, r3, #14
 800368e:	b2db      	uxtb	r3, r3
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	b2da      	uxtb	r2, r3
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800369e:	09db      	lsrs	r3, r3, #7
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036a6:	b2da      	uxtb	r2, r3
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036b6:	b2da      	uxtb	r2, r3
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c0:	0fdb      	lsrs	r3, r3, #31
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036cc:	0f5b      	lsrs	r3, r3, #29
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	f003 0303 	and.w	r3, r3, #3
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036de:	0e9b      	lsrs	r3, r3, #26
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	b2da      	uxtb	r2, r3
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f0:	0d9b      	lsrs	r3, r3, #22
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	f003 030f 	and.w	r3, r3, #15
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003702:	0d5b      	lsrs	r3, r3, #21
 8003704:	b2db      	uxtb	r3, r3
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	b2da      	uxtb	r2, r3
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800371e:	0c1b      	lsrs	r3, r3, #16
 8003720:	b2db      	uxtb	r3, r3
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	b2da      	uxtb	r2, r3
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003732:	0bdb      	lsrs	r3, r3, #15
 8003734:	b2db      	uxtb	r3, r3
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	b2da      	uxtb	r2, r3
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003746:	0b9b      	lsrs	r3, r3, #14
 8003748:	b2db      	uxtb	r3, r3
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	b2da      	uxtb	r2, r3
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800375a:	0b5b      	lsrs	r3, r3, #13
 800375c:	b2db      	uxtb	r3, r3
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	b2da      	uxtb	r2, r3
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800376e:	0b1b      	lsrs	r3, r3, #12
 8003770:	b2db      	uxtb	r3, r3
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	b2da      	uxtb	r2, r3
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003782:	0a9b      	lsrs	r3, r3, #10
 8003784:	b2db      	uxtb	r3, r3
 8003786:	f003 0303 	and.w	r3, r3, #3
 800378a:	b2da      	uxtb	r2, r3
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003796:	0a1b      	lsrs	r3, r3, #8
 8003798:	b2db      	uxtb	r3, r3
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037aa:	085b      	lsrs	r3, r3, #1
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037b2:	b2da      	uxtb	r2, r3
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	004005ff 	.word	0x004005ff

080037d4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8003834:	2300      	movs	r3, #0
 8003836:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8003838:	f107 030c 	add.w	r3, r7, #12
 800383c:	4619      	mov	r1, r3
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f970 	bl	8003b24 <SD_SendStatus>
 8003844:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d005      	beq.n	8003858 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	431a      	orrs	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	0a5b      	lsrs	r3, r3, #9
 800385c:	f003 030f 	and.w	r3, r3, #15
 8003860:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8003862:	693b      	ldr	r3, [r7, #16]
}
 8003864:	4618      	mov	r0, r3
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800386c:	b5b0      	push	{r4, r5, r7, lr}
 800386e:	b094      	sub	sp, #80	; 0x50
 8003870:	af04      	add	r7, sp, #16
 8003872:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8003874:	2301      	movs	r3, #1
 8003876:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4618      	mov	r0, r3
 800387e:	f000 fd06 	bl	800428e <SDIO_GetPowerState>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d102      	bne.n	800388e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003888:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800388c:	e0b8      	b.n	8003a00 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003892:	2b03      	cmp	r3, #3
 8003894:	d02f      	beq.n	80038f6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4618      	mov	r0, r3
 800389c:	f000 feed 	bl	800467a <SDMMC_CmdSendCID>
 80038a0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80038a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <SD_InitCard+0x40>
    {
      return errorstate;
 80038a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038aa:	e0a9      	b.n	8003a00 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2100      	movs	r1, #0
 80038b2:	4618      	mov	r0, r3
 80038b4:	f000 fd30 	bl	8004318 <SDIO_GetResponse>
 80038b8:	4602      	mov	r2, r0
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2104      	movs	r1, #4
 80038c4:	4618      	mov	r0, r3
 80038c6:	f000 fd27 	bl	8004318 <SDIO_GetResponse>
 80038ca:	4602      	mov	r2, r0
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2108      	movs	r1, #8
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 fd1e 	bl	8004318 <SDIO_GetResponse>
 80038dc:	4602      	mov	r2, r0
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	210c      	movs	r1, #12
 80038e8:	4618      	mov	r0, r3
 80038ea:	f000 fd15 	bl	8004318 <SDIO_GetResponse>
 80038ee:	4602      	mov	r2, r0
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038fa:	2b03      	cmp	r3, #3
 80038fc:	d00d      	beq.n	800391a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f107 020e 	add.w	r2, r7, #14
 8003906:	4611      	mov	r1, r2
 8003908:	4618      	mov	r0, r3
 800390a:	f000 fef3 	bl	80046f4 <SDMMC_CmdSetRelAdd>
 800390e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <SD_InitCard+0xae>
    {
      return errorstate;
 8003916:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003918:	e072      	b.n	8003a00 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800391e:	2b03      	cmp	r3, #3
 8003920:	d036      	beq.n	8003990 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8003922:	89fb      	ldrh	r3, [r7, #14]
 8003924:	461a      	mov	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003932:	041b      	lsls	r3, r3, #16
 8003934:	4619      	mov	r1, r3
 8003936:	4610      	mov	r0, r2
 8003938:	f000 febd 	bl	80046b6 <SDMMC_CmdSendCSD>
 800393c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800393e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <SD_InitCard+0xdc>
    {
      return errorstate;
 8003944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003946:	e05b      	b.n	8003a00 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2100      	movs	r1, #0
 800394e:	4618      	mov	r0, r3
 8003950:	f000 fce2 	bl	8004318 <SDIO_GetResponse>
 8003954:	4602      	mov	r2, r0
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2104      	movs	r1, #4
 8003960:	4618      	mov	r0, r3
 8003962:	f000 fcd9 	bl	8004318 <SDIO_GetResponse>
 8003966:	4602      	mov	r2, r0
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2108      	movs	r1, #8
 8003972:	4618      	mov	r0, r3
 8003974:	f000 fcd0 	bl	8004318 <SDIO_GetResponse>
 8003978:	4602      	mov	r2, r0
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	210c      	movs	r1, #12
 8003984:	4618      	mov	r0, r3
 8003986:	f000 fcc7 	bl	8004318 <SDIO_GetResponse>
 800398a:	4602      	mov	r2, r0
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2104      	movs	r1, #4
 8003996:	4618      	mov	r0, r3
 8003998:	f000 fcbe 	bl	8004318 <SDIO_GetResponse>
 800399c:	4603      	mov	r3, r0
 800399e:	0d1a      	lsrs	r2, r3, #20
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80039a4:	f107 0310 	add.w	r3, r7, #16
 80039a8:	4619      	mov	r1, r3
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f7ff fd6e 	bl	800348c <HAL_SD_GetCardCSD>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d002      	beq.n	80039bc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80039b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80039ba:	e021      	b.n	8003a00 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6819      	ldr	r1, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039c4:	041b      	lsls	r3, r3, #16
 80039c6:	2200      	movs	r2, #0
 80039c8:	461c      	mov	r4, r3
 80039ca:	4615      	mov	r5, r2
 80039cc:	4622      	mov	r2, r4
 80039ce:	462b      	mov	r3, r5
 80039d0:	4608      	mov	r0, r1
 80039d2:	f000 fdad 	bl	8004530 <SDMMC_CmdSelDesel>
 80039d6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80039d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <SD_InitCard+0x176>
  {
    return errorstate;
 80039de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039e0:	e00e      	b.n	8003a00 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681d      	ldr	r5, [r3, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	466c      	mov	r4, sp
 80039ea:	f103 0210 	add.w	r2, r3, #16
 80039ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80039f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80039f4:	3304      	adds	r3, #4
 80039f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039f8:	4628      	mov	r0, r5
 80039fa:	f000 fbf1 	bl	80041e0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3740      	adds	r7, #64	; 0x40
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bdb0      	pop	{r4, r5, r7, pc}

08003a08 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003a10:	2300      	movs	r3, #0
 8003a12:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	617b      	str	r3, [r7, #20]
 8003a18:	2300      	movs	r3, #0
 8003a1a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4618      	mov	r0, r3
 8003a22:	f000 fda8 	bl	8004576 <SDMMC_CmdGoIdleState>
 8003a26:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <SD_PowerON+0x2a>
  {
    return errorstate;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	e072      	b.n	8003b18 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 fdbb 	bl	80045b2 <SDMMC_CmdOperCond>
 8003a3c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00d      	beq.n	8003a60 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f000 fd91 	bl	8004576 <SDMMC_CmdGoIdleState>
 8003a54:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d004      	beq.n	8003a66 <SD_PowerON+0x5e>
    {
      return errorstate;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	e05b      	b.n	8003b18 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d137      	bne.n	8003ade <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2100      	movs	r1, #0
 8003a74:	4618      	mov	r0, r3
 8003a76:	f000 fdbb 	bl	80045f0 <SDMMC_CmdAppCommand>
 8003a7a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d02d      	beq.n	8003ade <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003a82:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003a86:	e047      	b.n	8003b18 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 fdae 	bl	80045f0 <SDMMC_CmdAppCommand>
 8003a94:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <SD_PowerON+0x98>
    {
      return errorstate;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	e03b      	b.n	8003b18 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	491e      	ldr	r1, [pc, #120]	; (8003b20 <SD_PowerON+0x118>)
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 fdc4 	bl	8004634 <SDMMC_CmdAppOperCommand>
 8003aac:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d002      	beq.n	8003aba <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003ab4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003ab8:	e02e      	b.n	8003b18 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2100      	movs	r1, #0
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f000 fc29 	bl	8004318 <SDIO_GetResponse>
 8003ac6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	0fdb      	lsrs	r3, r3, #31
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d101      	bne.n	8003ad4 <SD_PowerON+0xcc>
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e000      	b.n	8003ad6 <SD_PowerON+0xce>
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	613b      	str	r3, [r7, #16]

    count++;
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	3301      	adds	r3, #1
 8003adc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d802      	bhi.n	8003aee <SD_PowerON+0xe6>
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d0cc      	beq.n	8003a88 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d902      	bls.n	8003afe <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003af8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003afc:	e00c      	b.n	8003b18 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d003      	beq.n	8003b10 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	645a      	str	r2, [r3, #68]	; 0x44
 8003b0e:	e002      	b.n	8003b16 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3718      	adds	r7, #24
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	c1100000 	.word	0xc1100000

08003b24 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d102      	bne.n	8003b3a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8003b34:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003b38:	e018      	b.n	8003b6c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b42:	041b      	lsls	r3, r3, #16
 8003b44:	4619      	mov	r1, r3
 8003b46:	4610      	mov	r0, r2
 8003b48:	f000 fdf5 	bl	8004736 <SDMMC_CmdSendStatus>
 8003b4c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d001      	beq.n	8003b58 <SD_SendStatus+0x34>
  {
    return errorstate;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	e009      	b.n	8003b6c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f000 fbda 	bl	8004318 <SDIO_GetResponse>
 8003b64:	4602      	mov	r2, r0
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e041      	b.n	8003c0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d106      	bne.n	8003ba0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7fd f9a4 	bl	8000ee8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	3304      	adds	r3, #4
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	4610      	mov	r0, r2
 8003bb4:	f000 f95e 	bl	8003e74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3708      	adds	r7, #8
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
	...

08003c14 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d001      	beq.n	8003c2c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e046      	b.n	8003cba <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2202      	movs	r2, #2
 8003c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a23      	ldr	r2, [pc, #140]	; (8003cc8 <HAL_TIM_Base_Start+0xb4>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d022      	beq.n	8003c84 <HAL_TIM_Base_Start+0x70>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c46:	d01d      	beq.n	8003c84 <HAL_TIM_Base_Start+0x70>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a1f      	ldr	r2, [pc, #124]	; (8003ccc <HAL_TIM_Base_Start+0xb8>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d018      	beq.n	8003c84 <HAL_TIM_Base_Start+0x70>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a1e      	ldr	r2, [pc, #120]	; (8003cd0 <HAL_TIM_Base_Start+0xbc>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d013      	beq.n	8003c84 <HAL_TIM_Base_Start+0x70>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a1c      	ldr	r2, [pc, #112]	; (8003cd4 <HAL_TIM_Base_Start+0xc0>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d00e      	beq.n	8003c84 <HAL_TIM_Base_Start+0x70>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a1b      	ldr	r2, [pc, #108]	; (8003cd8 <HAL_TIM_Base_Start+0xc4>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d009      	beq.n	8003c84 <HAL_TIM_Base_Start+0x70>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a19      	ldr	r2, [pc, #100]	; (8003cdc <HAL_TIM_Base_Start+0xc8>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d004      	beq.n	8003c84 <HAL_TIM_Base_Start+0x70>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a18      	ldr	r2, [pc, #96]	; (8003ce0 <HAL_TIM_Base_Start+0xcc>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d111      	bne.n	8003ca8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 0307 	and.w	r3, r3, #7
 8003c8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2b06      	cmp	r3, #6
 8003c94:	d010      	beq.n	8003cb8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f042 0201 	orr.w	r2, r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ca6:	e007      	b.n	8003cb8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0201 	orr.w	r2, r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3714      	adds	r7, #20
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	40010000 	.word	0x40010000
 8003ccc:	40000400 	.word	0x40000400
 8003cd0:	40000800 	.word	0x40000800
 8003cd4:	40000c00 	.word	0x40000c00
 8003cd8:	40010400 	.word	0x40010400
 8003cdc:	40014000 	.word	0x40014000
 8003ce0:	40001800 	.word	0x40001800

08003ce4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d101      	bne.n	8003d00 <HAL_TIM_ConfigClockSource+0x1c>
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	e0b4      	b.n	8003e6a <HAL_TIM_ConfigClockSource+0x186>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68ba      	ldr	r2, [r7, #8]
 8003d2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d38:	d03e      	beq.n	8003db8 <HAL_TIM_ConfigClockSource+0xd4>
 8003d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d3e:	f200 8087 	bhi.w	8003e50 <HAL_TIM_ConfigClockSource+0x16c>
 8003d42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d46:	f000 8086 	beq.w	8003e56 <HAL_TIM_ConfigClockSource+0x172>
 8003d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d4e:	d87f      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x16c>
 8003d50:	2b70      	cmp	r3, #112	; 0x70
 8003d52:	d01a      	beq.n	8003d8a <HAL_TIM_ConfigClockSource+0xa6>
 8003d54:	2b70      	cmp	r3, #112	; 0x70
 8003d56:	d87b      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x16c>
 8003d58:	2b60      	cmp	r3, #96	; 0x60
 8003d5a:	d050      	beq.n	8003dfe <HAL_TIM_ConfigClockSource+0x11a>
 8003d5c:	2b60      	cmp	r3, #96	; 0x60
 8003d5e:	d877      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x16c>
 8003d60:	2b50      	cmp	r3, #80	; 0x50
 8003d62:	d03c      	beq.n	8003dde <HAL_TIM_ConfigClockSource+0xfa>
 8003d64:	2b50      	cmp	r3, #80	; 0x50
 8003d66:	d873      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x16c>
 8003d68:	2b40      	cmp	r3, #64	; 0x40
 8003d6a:	d058      	beq.n	8003e1e <HAL_TIM_ConfigClockSource+0x13a>
 8003d6c:	2b40      	cmp	r3, #64	; 0x40
 8003d6e:	d86f      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x16c>
 8003d70:	2b30      	cmp	r3, #48	; 0x30
 8003d72:	d064      	beq.n	8003e3e <HAL_TIM_ConfigClockSource+0x15a>
 8003d74:	2b30      	cmp	r3, #48	; 0x30
 8003d76:	d86b      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x16c>
 8003d78:	2b20      	cmp	r3, #32
 8003d7a:	d060      	beq.n	8003e3e <HAL_TIM_ConfigClockSource+0x15a>
 8003d7c:	2b20      	cmp	r3, #32
 8003d7e:	d867      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x16c>
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d05c      	beq.n	8003e3e <HAL_TIM_ConfigClockSource+0x15a>
 8003d84:	2b10      	cmp	r3, #16
 8003d86:	d05a      	beq.n	8003e3e <HAL_TIM_ConfigClockSource+0x15a>
 8003d88:	e062      	b.n	8003e50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	6899      	ldr	r1, [r3, #8]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f000 f985 	bl	80040a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003dac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68ba      	ldr	r2, [r7, #8]
 8003db4:	609a      	str	r2, [r3, #8]
      break;
 8003db6:	e04f      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6818      	ldr	r0, [r3, #0]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	6899      	ldr	r1, [r3, #8]
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685a      	ldr	r2, [r3, #4]
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	f000 f96e 	bl	80040a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689a      	ldr	r2, [r3, #8]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003dda:	609a      	str	r2, [r3, #8]
      break;
 8003ddc:	e03c      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6818      	ldr	r0, [r3, #0]
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	6859      	ldr	r1, [r3, #4]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	461a      	mov	r2, r3
 8003dec:	f000 f8e2 	bl	8003fb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2150      	movs	r1, #80	; 0x50
 8003df6:	4618      	mov	r0, r3
 8003df8:	f000 f93b 	bl	8004072 <TIM_ITRx_SetConfig>
      break;
 8003dfc:	e02c      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6818      	ldr	r0, [r3, #0]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	6859      	ldr	r1, [r3, #4]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	f000 f901 	bl	8004012 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2160      	movs	r1, #96	; 0x60
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 f92b 	bl	8004072 <TIM_ITRx_SetConfig>
      break;
 8003e1c:	e01c      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	6859      	ldr	r1, [r3, #4]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	f000 f8c2 	bl	8003fb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2140      	movs	r1, #64	; 0x40
 8003e36:	4618      	mov	r0, r3
 8003e38:	f000 f91b 	bl	8004072 <TIM_ITRx_SetConfig>
      break;
 8003e3c:	e00c      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4619      	mov	r1, r3
 8003e48:	4610      	mov	r0, r2
 8003e4a:	f000 f912 	bl	8004072 <TIM_ITRx_SetConfig>
      break;
 8003e4e:	e003      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	73fb      	strb	r3, [r7, #15]
      break;
 8003e54:	e000      	b.n	8003e58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003e56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
	...

08003e74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b085      	sub	sp, #20
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4a40      	ldr	r2, [pc, #256]	; (8003f88 <TIM_Base_SetConfig+0x114>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d013      	beq.n	8003eb4 <TIM_Base_SetConfig+0x40>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e92:	d00f      	beq.n	8003eb4 <TIM_Base_SetConfig+0x40>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a3d      	ldr	r2, [pc, #244]	; (8003f8c <TIM_Base_SetConfig+0x118>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d00b      	beq.n	8003eb4 <TIM_Base_SetConfig+0x40>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a3c      	ldr	r2, [pc, #240]	; (8003f90 <TIM_Base_SetConfig+0x11c>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d007      	beq.n	8003eb4 <TIM_Base_SetConfig+0x40>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a3b      	ldr	r2, [pc, #236]	; (8003f94 <TIM_Base_SetConfig+0x120>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d003      	beq.n	8003eb4 <TIM_Base_SetConfig+0x40>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a3a      	ldr	r2, [pc, #232]	; (8003f98 <TIM_Base_SetConfig+0x124>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d108      	bne.n	8003ec6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a2f      	ldr	r2, [pc, #188]	; (8003f88 <TIM_Base_SetConfig+0x114>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d02b      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed4:	d027      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a2c      	ldr	r2, [pc, #176]	; (8003f8c <TIM_Base_SetConfig+0x118>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d023      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a2b      	ldr	r2, [pc, #172]	; (8003f90 <TIM_Base_SetConfig+0x11c>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d01f      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a2a      	ldr	r2, [pc, #168]	; (8003f94 <TIM_Base_SetConfig+0x120>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d01b      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a29      	ldr	r2, [pc, #164]	; (8003f98 <TIM_Base_SetConfig+0x124>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d017      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a28      	ldr	r2, [pc, #160]	; (8003f9c <TIM_Base_SetConfig+0x128>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d013      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a27      	ldr	r2, [pc, #156]	; (8003fa0 <TIM_Base_SetConfig+0x12c>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d00f      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a26      	ldr	r2, [pc, #152]	; (8003fa4 <TIM_Base_SetConfig+0x130>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d00b      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a25      	ldr	r2, [pc, #148]	; (8003fa8 <TIM_Base_SetConfig+0x134>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d007      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a24      	ldr	r2, [pc, #144]	; (8003fac <TIM_Base_SetConfig+0x138>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d003      	beq.n	8003f26 <TIM_Base_SetConfig+0xb2>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a23      	ldr	r2, [pc, #140]	; (8003fb0 <TIM_Base_SetConfig+0x13c>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d108      	bne.n	8003f38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a0a      	ldr	r2, [pc, #40]	; (8003f88 <TIM_Base_SetConfig+0x114>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d003      	beq.n	8003f6c <TIM_Base_SetConfig+0xf8>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a0c      	ldr	r2, [pc, #48]	; (8003f98 <TIM_Base_SetConfig+0x124>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d103      	bne.n	8003f74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	615a      	str	r2, [r3, #20]
}
 8003f7a:	bf00      	nop
 8003f7c:	3714      	adds	r7, #20
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	40010000 	.word	0x40010000
 8003f8c:	40000400 	.word	0x40000400
 8003f90:	40000800 	.word	0x40000800
 8003f94:	40000c00 	.word	0x40000c00
 8003f98:	40010400 	.word	0x40010400
 8003f9c:	40014000 	.word	0x40014000
 8003fa0:	40014400 	.word	0x40014400
 8003fa4:	40014800 	.word	0x40014800
 8003fa8:	40001800 	.word	0x40001800
 8003fac:	40001c00 	.word	0x40001c00
 8003fb0:	40002000 	.word	0x40002000

08003fb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b087      	sub	sp, #28
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	f023 0201 	bic.w	r2, r3, #1
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003fde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	011b      	lsls	r3, r3, #4
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f023 030a 	bic.w	r3, r3, #10
 8003ff0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	697a      	ldr	r2, [r7, #20]
 8004004:	621a      	str	r2, [r3, #32]
}
 8004006:	bf00      	nop
 8004008:	371c      	adds	r7, #28
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr

08004012 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004012:	b480      	push	{r7}
 8004014:	b087      	sub	sp, #28
 8004016:	af00      	add	r7, sp, #0
 8004018:	60f8      	str	r0, [r7, #12]
 800401a:	60b9      	str	r1, [r7, #8]
 800401c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6a1b      	ldr	r3, [r3, #32]
 8004022:	f023 0210 	bic.w	r2, r3, #16
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800403c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	031b      	lsls	r3, r3, #12
 8004042:	697a      	ldr	r2, [r7, #20]
 8004044:	4313      	orrs	r3, r2
 8004046:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800404e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4313      	orrs	r3, r2
 8004058:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	621a      	str	r2, [r3, #32]
}
 8004066:	bf00      	nop
 8004068:	371c      	adds	r7, #28
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004072:	b480      	push	{r7}
 8004074:	b085      	sub	sp, #20
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
 800407a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004088:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800408a:	683a      	ldr	r2, [r7, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4313      	orrs	r3, r2
 8004090:	f043 0307 	orr.w	r3, r3, #7
 8004094:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	609a      	str	r2, [r3, #8]
}
 800409c:	bf00      	nop
 800409e:	3714      	adds	r7, #20
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b087      	sub	sp, #28
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	607a      	str	r2, [r7, #4]
 80040b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80040c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	021a      	lsls	r2, r3, #8
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	431a      	orrs	r2, r3
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	697a      	ldr	r2, [r7, #20]
 80040da:	609a      	str	r2, [r3, #8]
}
 80040dc:	bf00      	nop
 80040de:	371c      	adds	r7, #28
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d101      	bne.n	8004100 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040fc:	2302      	movs	r3, #2
 80040fe:	e05a      	b.n	80041b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2202      	movs	r2, #2
 800410c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004126:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	4313      	orrs	r3, r2
 8004130:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a21      	ldr	r2, [pc, #132]	; (80041c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d022      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800414c:	d01d      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a1d      	ldr	r2, [pc, #116]	; (80041c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d018      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a1b      	ldr	r2, [pc, #108]	; (80041cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d013      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a1a      	ldr	r2, [pc, #104]	; (80041d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d00e      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a18      	ldr	r2, [pc, #96]	; (80041d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d009      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a17      	ldr	r2, [pc, #92]	; (80041d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d004      	beq.n	800418a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a15      	ldr	r2, [pc, #84]	; (80041dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d10c      	bne.n	80041a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004190:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	68ba      	ldr	r2, [r7, #8]
 8004198:	4313      	orrs	r3, r2
 800419a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68ba      	ldr	r2, [r7, #8]
 80041a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3714      	adds	r7, #20
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	40010000 	.word	0x40010000
 80041c8:	40000400 	.word	0x40000400
 80041cc:	40000800 	.word	0x40000800
 80041d0:	40000c00 	.word	0x40000c00
 80041d4:	40010400 	.word	0x40010400
 80041d8:	40014000 	.word	0x40014000
 80041dc:	40001800 	.word	0x40001800

080041e0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80041e0:	b084      	sub	sp, #16
 80041e2:	b480      	push	{r7}
 80041e4:	b085      	sub	sp, #20
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
 80041ea:	f107 001c 	add.w	r0, r7, #28
 80041ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80041f2:	2300      	movs	r3, #0
 80041f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80041f6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80041f8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80041fa:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80041fe:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8004200:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8004202:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8004204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8004206:	431a      	orrs	r2, r3
             Init.ClockDiv
 8004208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800420a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	4313      	orrs	r3, r2
 8004210:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800421a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	431a      	orrs	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004226:	2300      	movs	r3, #0
}
 8004228:	4618      	mov	r0, r3
 800422a:	3714      	adds	r7, #20
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	b004      	add	sp, #16
 8004234:	4770      	bx	lr

08004236 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8004236:	b480      	push	{r7}
 8004238:	b083      	sub	sp, #12
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8004244:	4618      	mov	r0, r3
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2203      	movs	r2, #3
 800427e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0303 	and.w	r3, r3, #3
}
 800429e:	4618      	mov	r0, r3
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b085      	sub	sp, #20
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
 80042b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80042b4:	2300      	movs	r3, #0
 80042b6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80042c8:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80042ce:	431a      	orrs	r2, r3
                       Command->CPSM);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80042d4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4313      	orrs	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80042e4:	f023 030f 	bic.w	r3, r3, #15
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80042fe:	b480      	push	{r7}
 8004300:	b083      	sub	sp, #12
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	b2db      	uxtb	r3, r3
}
 800430c:	4618      	mov	r0, r3
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	3314      	adds	r3, #20
 8004326:	461a      	mov	r2, r3
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	4413      	add	r3, r2
 800432c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
}  
 8004332:	4618      	mov	r0, r3
 8004334:	3714      	adds	r7, #20
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr

0800433e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800433e:	b480      	push	{r7}
 8004340:	b085      	sub	sp, #20
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]
 8004346:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004348:	2300      	movs	r3, #0
 800434a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004364:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800436a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8004370:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	4313      	orrs	r3, r2
 8004376:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8004388:	2300      	movs	r3, #0

}
 800438a:	4618      	mov	r0, r3
 800438c:	3714      	adds	r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr

08004396 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8004396:	b580      	push	{r7, lr}
 8004398:	b088      	sub	sp, #32
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
 800439e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80043a4:	2310      	movs	r3, #16
 80043a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80043a8:	2340      	movs	r3, #64	; 0x40
 80043aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80043ac:	2300      	movs	r3, #0
 80043ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80043b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043b4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80043b6:	f107 0308 	add.w	r3, r7, #8
 80043ba:	4619      	mov	r1, r3
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f7ff ff74 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80043c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043c6:	2110      	movs	r1, #16
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 f9d7 	bl	800477c <SDMMC_GetCmdResp1>
 80043ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80043d0:	69fb      	ldr	r3, [r7, #28]
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3720      	adds	r7, #32
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80043da:	b580      	push	{r7, lr}
 80043dc:	b088      	sub	sp, #32
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
 80043e2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80043e8:	2311      	movs	r3, #17
 80043ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80043ec:	2340      	movs	r3, #64	; 0x40
 80043ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80043f0:	2300      	movs	r3, #0
 80043f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80043f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80043fa:	f107 0308 	add.w	r3, r7, #8
 80043fe:	4619      	mov	r1, r3
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f7ff ff52 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8004406:	f241 3288 	movw	r2, #5000	; 0x1388
 800440a:	2111      	movs	r1, #17
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f000 f9b5 	bl	800477c <SDMMC_GetCmdResp1>
 8004412:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004414:	69fb      	ldr	r3, [r7, #28]
}
 8004416:	4618      	mov	r0, r3
 8004418:	3720      	adds	r7, #32
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}

0800441e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b088      	sub	sp, #32
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
 8004426:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800442c:	2312      	movs	r3, #18
 800442e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004430:	2340      	movs	r3, #64	; 0x40
 8004432:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004434:	2300      	movs	r3, #0
 8004436:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800443c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800443e:	f107 0308 	add.w	r3, r7, #8
 8004442:	4619      	mov	r1, r3
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7ff ff30 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800444a:	f241 3288 	movw	r2, #5000	; 0x1388
 800444e:	2112      	movs	r1, #18
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f993 	bl	800477c <SDMMC_GetCmdResp1>
 8004456:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004458:	69fb      	ldr	r3, [r7, #28]
}
 800445a:	4618      	mov	r0, r3
 800445c:	3720      	adds	r7, #32
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}

08004462 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	b088      	sub	sp, #32
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
 800446a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004470:	2318      	movs	r3, #24
 8004472:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004474:	2340      	movs	r3, #64	; 0x40
 8004476:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004478:	2300      	movs	r3, #0
 800447a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800447c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004480:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004482:	f107 0308 	add.w	r3, r7, #8
 8004486:	4619      	mov	r1, r3
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f7ff ff0e 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800448e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004492:	2118      	movs	r1, #24
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 f971 	bl	800477c <SDMMC_GetCmdResp1>
 800449a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800449c:	69fb      	ldr	r3, [r7, #28]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3720      	adds	r7, #32
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b088      	sub	sp, #32
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
 80044ae:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80044b4:	2319      	movs	r3, #25
 80044b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80044b8:	2340      	movs	r3, #64	; 0x40
 80044ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80044bc:	2300      	movs	r3, #0
 80044be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80044c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80044c4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80044c6:	f107 0308 	add.w	r3, r7, #8
 80044ca:	4619      	mov	r1, r3
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f7ff feec 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80044d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80044d6:	2119      	movs	r1, #25
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f000 f94f 	bl	800477c <SDMMC_GetCmdResp1>
 80044de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80044e0:	69fb      	ldr	r3, [r7, #28]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3720      	adds	r7, #32
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
	...

080044ec <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b088      	sub	sp, #32
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80044f8:	230c      	movs	r3, #12
 80044fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80044fc:	2340      	movs	r3, #64	; 0x40
 80044fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004500:	2300      	movs	r3, #0
 8004502:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004504:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004508:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800450a:	f107 0308 	add.w	r3, r7, #8
 800450e:	4619      	mov	r1, r3
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f7ff feca 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8004516:	4a05      	ldr	r2, [pc, #20]	; (800452c <SDMMC_CmdStopTransfer+0x40>)
 8004518:	210c      	movs	r1, #12
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f92e 	bl	800477c <SDMMC_GetCmdResp1>
 8004520:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004522:	69fb      	ldr	r3, [r7, #28]
}
 8004524:	4618      	mov	r0, r3
 8004526:	3720      	adds	r7, #32
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}
 800452c:	05f5e100 	.word	0x05f5e100

08004530 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b08a      	sub	sp, #40	; 0x28
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004540:	2307      	movs	r3, #7
 8004542:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004544:	2340      	movs	r3, #64	; 0x40
 8004546:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004548:	2300      	movs	r3, #0
 800454a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800454c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004550:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004552:	f107 0310 	add.w	r3, r7, #16
 8004556:	4619      	mov	r1, r3
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f7ff fea6 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800455e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004562:	2107      	movs	r1, #7
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f000 f909 	bl	800477c <SDMMC_GetCmdResp1>
 800456a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800456c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800456e:	4618      	mov	r0, r3
 8004570:	3728      	adds	r7, #40	; 0x28
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}

08004576 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b088      	sub	sp, #32
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800457e:	2300      	movs	r3, #0
 8004580:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8004582:	2300      	movs	r3, #0
 8004584:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8004586:	2300      	movs	r3, #0
 8004588:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800458a:	2300      	movs	r3, #0
 800458c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800458e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004592:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004594:	f107 0308 	add.w	r3, r7, #8
 8004598:	4619      	mov	r1, r3
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f7ff fe85 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 fb23 	bl	8004bec <SDMMC_GetCmdError>
 80045a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80045a8:	69fb      	ldr	r3, [r7, #28]
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3720      	adds	r7, #32
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b088      	sub	sp, #32
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80045ba:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80045be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80045c0:	2308      	movs	r3, #8
 80045c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80045c4:	2340      	movs	r3, #64	; 0x40
 80045c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80045c8:	2300      	movs	r3, #0
 80045ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80045cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045d0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80045d2:	f107 0308 	add.w	r3, r7, #8
 80045d6:	4619      	mov	r1, r3
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f7ff fe66 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fab6 	bl	8004b50 <SDMMC_GetCmdResp7>
 80045e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80045e6:	69fb      	ldr	r3, [r7, #28]
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3720      	adds	r7, #32
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b088      	sub	sp, #32
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80045fe:	2337      	movs	r3, #55	; 0x37
 8004600:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004602:	2340      	movs	r3, #64	; 0x40
 8004604:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004606:	2300      	movs	r3, #0
 8004608:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800460a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800460e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004610:	f107 0308 	add.w	r3, r7, #8
 8004614:	4619      	mov	r1, r3
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7ff fe47 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800461c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004620:	2137      	movs	r1, #55	; 0x37
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f8aa 	bl	800477c <SDMMC_GetCmdResp1>
 8004628:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800462a:	69fb      	ldr	r3, [r7, #28]
}
 800462c:	4618      	mov	r0, r3
 800462e:	3720      	adds	r7, #32
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b088      	sub	sp, #32
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004648:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800464a:	2329      	movs	r3, #41	; 0x29
 800464c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800464e:	2340      	movs	r3, #64	; 0x40
 8004650:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8004652:	2300      	movs	r3, #0
 8004654:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004656:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800465a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800465c:	f107 0308 	add.w	r3, r7, #8
 8004660:	4619      	mov	r1, r3
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f7ff fe21 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 f9bd 	bl	80049e8 <SDMMC_GetCmdResp3>
 800466e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004670:	69fb      	ldr	r3, [r7, #28]
}
 8004672:	4618      	mov	r0, r3
 8004674:	3720      	adds	r7, #32
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800467a:	b580      	push	{r7, lr}
 800467c:	b088      	sub	sp, #32
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8004682:	2300      	movs	r3, #0
 8004684:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8004686:	2302      	movs	r3, #2
 8004688:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800468a:	23c0      	movs	r3, #192	; 0xc0
 800468c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800468e:	2300      	movs	r3, #0
 8004690:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004696:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004698:	f107 0308 	add.w	r3, r7, #8
 800469c:	4619      	mov	r1, r3
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7ff fe03 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 f957 	bl	8004958 <SDMMC_GetCmdResp2>
 80046aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80046ac:	69fb      	ldr	r3, [r7, #28]
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3720      	adds	r7, #32
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}

080046b6 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80046b6:	b580      	push	{r7, lr}
 80046b8:	b088      	sub	sp, #32
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
 80046be:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80046c4:	2309      	movs	r3, #9
 80046c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80046c8:	23c0      	movs	r3, #192	; 0xc0
 80046ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80046cc:	2300      	movs	r3, #0
 80046ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80046d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80046d6:	f107 0308 	add.w	r3, r7, #8
 80046da:	4619      	mov	r1, r3
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f7ff fde4 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f938 	bl	8004958 <SDMMC_GetCmdResp2>
 80046e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80046ea:	69fb      	ldr	r3, [r7, #28]
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3720      	adds	r7, #32
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b088      	sub	sp, #32
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80046fe:	2300      	movs	r3, #0
 8004700:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8004702:	2303      	movs	r3, #3
 8004704:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004706:	2340      	movs	r3, #64	; 0x40
 8004708:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800470a:	2300      	movs	r3, #0
 800470c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800470e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004712:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004714:	f107 0308 	add.w	r3, r7, #8
 8004718:	4619      	mov	r1, r3
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f7ff fdc5 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8004720:	683a      	ldr	r2, [r7, #0]
 8004722:	2103      	movs	r1, #3
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 f99d 	bl	8004a64 <SDMMC_GetCmdResp6>
 800472a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800472c:	69fb      	ldr	r3, [r7, #28]
}
 800472e:	4618      	mov	r0, r3
 8004730:	3720      	adds	r7, #32
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}

08004736 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8004736:	b580      	push	{r7, lr}
 8004738:	b088      	sub	sp, #32
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
 800473e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8004744:	230d      	movs	r3, #13
 8004746:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8004748:	2340      	movs	r3, #64	; 0x40
 800474a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800474c:	2300      	movs	r3, #0
 800474e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8004750:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004754:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8004756:	f107 0308 	add.w	r3, r7, #8
 800475a:	4619      	mov	r1, r3
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f7ff fda4 	bl	80042aa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8004762:	f241 3288 	movw	r2, #5000	; 0x1388
 8004766:	210d      	movs	r1, #13
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f000 f807 	bl	800477c <SDMMC_GetCmdResp1>
 800476e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004770:	69fb      	ldr	r3, [r7, #28]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3720      	adds	r7, #32
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
	...

0800477c <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b088      	sub	sp, #32
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	460b      	mov	r3, r1
 8004786:	607a      	str	r2, [r7, #4]
 8004788:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800478a:	4b70      	ldr	r3, [pc, #448]	; (800494c <SDMMC_GetCmdResp1+0x1d0>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a70      	ldr	r2, [pc, #448]	; (8004950 <SDMMC_GetCmdResp1+0x1d4>)
 8004790:	fba2 2303 	umull	r2, r3, r2, r3
 8004794:	0a5a      	lsrs	r2, r3, #9
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	fb02 f303 	mul.w	r3, r2, r3
 800479c:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	1e5a      	subs	r2, r3, #1
 80047a2:	61fa      	str	r2, [r7, #28]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d102      	bne.n	80047ae <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80047a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80047ac:	e0c9      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d0ef      	beq.n	800479e <SDMMC_GetCmdResp1+0x22>
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1ea      	bne.n	800479e <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047cc:	f003 0304 	and.w	r3, r3, #4
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d004      	beq.n	80047de <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2204      	movs	r2, #4
 80047d8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80047da:	2304      	movs	r3, #4
 80047dc:	e0b1      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e2:	f003 0301 	and.w	r3, r3, #1
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d004      	beq.n	80047f4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2201      	movs	r2, #1
 80047ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e0a6      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	22c5      	movs	r2, #197	; 0xc5
 80047f8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80047fa:	68f8      	ldr	r0, [r7, #12]
 80047fc:	f7ff fd7f 	bl	80042fe <SDIO_GetCommandResponse>
 8004800:	4603      	mov	r3, r0
 8004802:	461a      	mov	r2, r3
 8004804:	7afb      	ldrb	r3, [r7, #11]
 8004806:	4293      	cmp	r3, r2
 8004808:	d001      	beq.n	800480e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800480a:	2301      	movs	r3, #1
 800480c:	e099      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800480e:	2100      	movs	r1, #0
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f7ff fd81 	bl	8004318 <SDIO_GetResponse>
 8004816:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	4b4e      	ldr	r3, [pc, #312]	; (8004954 <SDMMC_GetCmdResp1+0x1d8>)
 800481c:	4013      	ands	r3, r2
 800481e:	2b00      	cmp	r3, #0
 8004820:	d101      	bne.n	8004826 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8004822:	2300      	movs	r3, #0
 8004824:	e08d      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	2b00      	cmp	r3, #0
 800482a:	da02      	bge.n	8004832 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800482c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004830:	e087      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d001      	beq.n	8004840 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800483c:	2340      	movs	r3, #64	; 0x40
 800483e:	e080      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d001      	beq.n	800484e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800484a:	2380      	movs	r3, #128	; 0x80
 800484c:	e079      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d002      	beq.n	800485e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8004858:	f44f 7380 	mov.w	r3, #256	; 0x100
 800485c:	e071      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d002      	beq.n	800486e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8004868:	f44f 7300 	mov.w	r3, #512	; 0x200
 800486c:	e069      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d002      	beq.n	800487e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8004878:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800487c:	e061      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d002      	beq.n	800488e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8004888:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800488c:	e059      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004898:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800489c:	e051      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d002      	beq.n	80048ae <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80048a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048ac:	e049      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d002      	beq.n	80048be <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80048b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80048bc:	e041      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d002      	beq.n	80048ce <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80048c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048cc:	e039      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d002      	beq.n	80048de <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80048d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048dc:	e031      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d002      	beq.n	80048ee <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80048e8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80048ec:	e029      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d002      	beq.n	80048fe <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80048f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80048fc:	e021      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d002      	beq.n	800490e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8004908:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800490c:	e019      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d002      	beq.n	800491e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8004918:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800491c:	e011      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d002      	beq.n	800492e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8004928:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800492c:	e009      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f003 0308 	and.w	r3, r3, #8
 8004934:	2b00      	cmp	r3, #0
 8004936:	d002      	beq.n	800493e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8004938:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800493c:	e001      	b.n	8004942 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800493e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8004942:	4618      	mov	r0, r3
 8004944:	3720      	adds	r7, #32
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	20000000 	.word	0x20000000
 8004950:	10624dd3 	.word	0x10624dd3
 8004954:	fdffe008 	.word	0xfdffe008

08004958 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004960:	4b1f      	ldr	r3, [pc, #124]	; (80049e0 <SDMMC_GetCmdResp2+0x88>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a1f      	ldr	r2, [pc, #124]	; (80049e4 <SDMMC_GetCmdResp2+0x8c>)
 8004966:	fba2 2303 	umull	r2, r3, r2, r3
 800496a:	0a5b      	lsrs	r3, r3, #9
 800496c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004970:	fb02 f303 	mul.w	r3, r2, r3
 8004974:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	1e5a      	subs	r2, r3, #1
 800497a:	60fa      	str	r2, [r7, #12]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d102      	bne.n	8004986 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004980:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004984:	e026      	b.n	80049d4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800498a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004992:	2b00      	cmp	r3, #0
 8004994:	d0ef      	beq.n	8004976 <SDMMC_GetCmdResp2+0x1e>
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1ea      	bne.n	8004976 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d004      	beq.n	80049b6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2204      	movs	r2, #4
 80049b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80049b2:	2304      	movs	r3, #4
 80049b4:	e00e      	b.n	80049d4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d004      	beq.n	80049cc <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2201      	movs	r2, #1
 80049c6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e003      	b.n	80049d4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	22c5      	movs	r2, #197	; 0xc5
 80049d0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3714      	adds	r7, #20
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr
 80049e0:	20000000 	.word	0x20000000
 80049e4:	10624dd3 	.word	0x10624dd3

080049e8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80049f0:	4b1a      	ldr	r3, [pc, #104]	; (8004a5c <SDMMC_GetCmdResp3+0x74>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a1a      	ldr	r2, [pc, #104]	; (8004a60 <SDMMC_GetCmdResp3+0x78>)
 80049f6:	fba2 2303 	umull	r2, r3, r2, r3
 80049fa:	0a5b      	lsrs	r3, r3, #9
 80049fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a00:	fb02 f303 	mul.w	r3, r2, r3
 8004a04:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	1e5a      	subs	r2, r3, #1
 8004a0a:	60fa      	str	r2, [r7, #12]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d102      	bne.n	8004a16 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004a10:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004a14:	e01b      	b.n	8004a4e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a1a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0ef      	beq.n	8004a06 <SDMMC_GetCmdResp3+0x1e>
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d1ea      	bne.n	8004a06 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d004      	beq.n	8004a46 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2204      	movs	r2, #4
 8004a40:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004a42:	2304      	movs	r3, #4
 8004a44:	e003      	b.n	8004a4e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	22c5      	movs	r2, #197	; 0xc5
 8004a4a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	20000000 	.word	0x20000000
 8004a60:	10624dd3 	.word	0x10624dd3

08004a64 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b088      	sub	sp, #32
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	607a      	str	r2, [r7, #4]
 8004a70:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004a72:	4b35      	ldr	r3, [pc, #212]	; (8004b48 <SDMMC_GetCmdResp6+0xe4>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a35      	ldr	r2, [pc, #212]	; (8004b4c <SDMMC_GetCmdResp6+0xe8>)
 8004a78:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7c:	0a5b      	lsrs	r3, r3, #9
 8004a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a82:	fb02 f303 	mul.w	r3, r2, r3
 8004a86:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	1e5a      	subs	r2, r3, #1
 8004a8c:	61fa      	str	r2, [r7, #28]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d102      	bne.n	8004a98 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004a92:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004a96:	e052      	b.n	8004b3e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a9c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d0ef      	beq.n	8004a88 <SDMMC_GetCmdResp6+0x24>
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1ea      	bne.n	8004a88 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab6:	f003 0304 	and.w	r3, r3, #4
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d004      	beq.n	8004ac8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2204      	movs	r2, #4
 8004ac2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004ac4:	2304      	movs	r3, #4
 8004ac6:	e03a      	b.n	8004b3e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004acc:	f003 0301 	and.w	r3, r3, #1
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d004      	beq.n	8004ade <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e02f      	b.n	8004b3e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8004ade:	68f8      	ldr	r0, [r7, #12]
 8004ae0:	f7ff fc0d 	bl	80042fe <SDIO_GetCommandResponse>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	7afb      	ldrb	r3, [r7, #11]
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d001      	beq.n	8004af2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e025      	b.n	8004b3e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	22c5      	movs	r2, #197	; 0xc5
 8004af6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8004af8:	2100      	movs	r1, #0
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f7ff fc0c 	bl	8004318 <SDIO_GetResponse>
 8004b00:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d106      	bne.n	8004b1a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	0c1b      	lsrs	r3, r3, #16
 8004b10:	b29a      	uxth	r2, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8004b16:	2300      	movs	r3, #0
 8004b18:	e011      	b.n	8004b3e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d002      	beq.n	8004b2a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004b24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b28:	e009      	b.n	8004b3e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d002      	beq.n	8004b3a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004b34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b38:	e001      	b.n	8004b3e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004b3a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3720      	adds	r7, #32
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	20000000 	.word	0x20000000
 8004b4c:	10624dd3 	.word	0x10624dd3

08004b50 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004b58:	4b22      	ldr	r3, [pc, #136]	; (8004be4 <SDMMC_GetCmdResp7+0x94>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a22      	ldr	r2, [pc, #136]	; (8004be8 <SDMMC_GetCmdResp7+0x98>)
 8004b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b62:	0a5b      	lsrs	r3, r3, #9
 8004b64:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b68:	fb02 f303 	mul.w	r3, r2, r3
 8004b6c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	1e5a      	subs	r2, r3, #1
 8004b72:	60fa      	str	r2, [r7, #12]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d102      	bne.n	8004b7e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004b78:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004b7c:	e02c      	b.n	8004bd8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b82:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d0ef      	beq.n	8004b6e <SDMMC_GetCmdResp7+0x1e>
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d1ea      	bne.n	8004b6e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b9c:	f003 0304 	and.w	r3, r3, #4
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d004      	beq.n	8004bae <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2204      	movs	r2, #4
 8004ba8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004baa:	2304      	movs	r3, #4
 8004bac:	e014      	b.n	8004bd8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d004      	beq.n	8004bc4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e009      	b.n	8004bd8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d002      	beq.n	8004bd6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2240      	movs	r2, #64	; 0x40
 8004bd4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8004bd6:	2300      	movs	r3, #0
  
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3714      	adds	r7, #20
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr
 8004be4:	20000000 	.word	0x20000000
 8004be8:	10624dd3 	.word	0x10624dd3

08004bec <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004bf4:	4b11      	ldr	r3, [pc, #68]	; (8004c3c <SDMMC_GetCmdError+0x50>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a11      	ldr	r2, [pc, #68]	; (8004c40 <SDMMC_GetCmdError+0x54>)
 8004bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfe:	0a5b      	lsrs	r3, r3, #9
 8004c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c04:	fb02 f303 	mul.w	r3, r2, r3
 8004c08:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	1e5a      	subs	r2, r3, #1
 8004c0e:	60fa      	str	r2, [r7, #12]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004c14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004c18:	e009      	b.n	8004c2e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d0f1      	beq.n	8004c0a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	22c5      	movs	r2, #197	; 0xc5
 8004c2a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3714      	adds	r7, #20
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	20000000 	.word	0x20000000
 8004c40:	10624dd3 	.word	0x10624dd3

08004c44 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8004c48:	4904      	ldr	r1, [pc, #16]	; (8004c5c <MX_FATFS_Init+0x18>)
 8004c4a:	4805      	ldr	r0, [pc, #20]	; (8004c60 <MX_FATFS_Init+0x1c>)
 8004c4c:	f002 fc80 	bl	8007550 <FATFS_LinkDriver>
 8004c50:	4603      	mov	r3, r0
 8004c52:	461a      	mov	r2, r3
 8004c54:	4b03      	ldr	r3, [pc, #12]	; (8004c64 <MX_FATFS_Init+0x20>)
 8004c56:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004c58:	bf00      	nop
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	20001038 	.word	0x20001038
 8004c60:	080076b4 	.word	0x080076b4
 8004c64:	20001034 	.word	0x20001034

08004c68 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004c6c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8004c82:	f000 f86b 	bl	8004d5c <BSP_SD_IsDetected>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d001      	beq.n	8004c90 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e005      	b.n	8004c9c <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8004c90:	4804      	ldr	r0, [pc, #16]	; (8004ca4 <BSP_SD_Init+0x2c>)
 8004c92:	f7fd ffe7 	bl	8002c64 <HAL_SD_Init>
 8004c96:	4603      	mov	r3, r0
 8004c98:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8004c9a:	79fb      	ldrb	r3, [r7, #7]
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3708      	adds	r7, #8
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	2000009c 	.word	0x2000009c

08004ca8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b088      	sub	sp, #32
 8004cac:	af02      	add	r7, sp, #8
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
 8004cb4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	9300      	str	r3, [sp, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	68f9      	ldr	r1, [r7, #12]
 8004cc4:	4806      	ldr	r0, [pc, #24]	; (8004ce0 <BSP_SD_ReadBlocks+0x38>)
 8004cc6:	f7fe f87d 	bl	8002dc4 <HAL_SD_ReadBlocks>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8004cd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3718      	adds	r7, #24
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	2000009c 	.word	0x2000009c

08004ce4 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b088      	sub	sp, #32
 8004ce8:	af02      	add	r7, sp, #8
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
 8004cf0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	9300      	str	r3, [sp, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68ba      	ldr	r2, [r7, #8]
 8004cfe:	68f9      	ldr	r1, [r7, #12]
 8004d00:	4806      	ldr	r0, [pc, #24]	; (8004d1c <BSP_SD_WriteBlocks+0x38>)
 8004d02:	f7fe fa3d 	bl	8003180 <HAL_SD_WriteBlocks>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d001      	beq.n	8004d10 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8004d10:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3718      	adds	r7, #24
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	2000009c 	.word	0x2000009c

08004d20 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8004d24:	4805      	ldr	r0, [pc, #20]	; (8004d3c <BSP_SD_GetCardState+0x1c>)
 8004d26:	f7fe fd81 	bl	800382c <HAL_SD_GetCardState>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	bf14      	ite	ne
 8004d30:	2301      	movne	r3, #1
 8004d32:	2300      	moveq	r3, #0
 8004d34:	b2db      	uxtb	r3, r3
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	2000009c 	.word	0x2000009c

08004d40 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8004d48:	6879      	ldr	r1, [r7, #4]
 8004d4a:	4803      	ldr	r0, [pc, #12]	; (8004d58 <BSP_SD_GetCardInfo+0x18>)
 8004d4c:	f7fe fd42 	bl	80037d4 <HAL_SD_GetCardInfo>
}
 8004d50:	bf00      	nop
 8004d52:	3708      	adds	r7, #8
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	2000009c 	.word	0x2000009c

08004d5c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8004d62:	2301      	movs	r3, #1
 8004d64:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8004d66:	79fb      	ldrb	r3, [r7, #7]
 8004d68:	b2db      	uxtb	r3, r3
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	370c      	adds	r7, #12
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
	...

08004d78 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	4603      	mov	r3, r0
 8004d80:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8004d82:	4b0b      	ldr	r3, [pc, #44]	; (8004db0 <SD_CheckStatus+0x38>)
 8004d84:	2201      	movs	r2, #1
 8004d86:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8004d88:	f7ff ffca 	bl	8004d20 <BSP_SD_GetCardState>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d107      	bne.n	8004da2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8004d92:	4b07      	ldr	r3, [pc, #28]	; (8004db0 <SD_CheckStatus+0x38>)
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	f023 0301 	bic.w	r3, r3, #1
 8004d9c:	b2da      	uxtb	r2, r3
 8004d9e:	4b04      	ldr	r3, [pc, #16]	; (8004db0 <SD_CheckStatus+0x38>)
 8004da0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8004da2:	4b03      	ldr	r3, [pc, #12]	; (8004db0 <SD_CheckStatus+0x38>)
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	b2db      	uxtb	r3, r3
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3708      	adds	r7, #8
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	20000009 	.word	0x20000009

08004db4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	4603      	mov	r3, r0
 8004dbc:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8004dbe:	4b0b      	ldr	r3, [pc, #44]	; (8004dec <SD_initialize+0x38>)
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8004dc4:	f7ff ff58 	bl	8004c78 <BSP_SD_Init>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d107      	bne.n	8004dde <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8004dce:	79fb      	ldrb	r3, [r7, #7]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7ff ffd1 	bl	8004d78 <SD_CheckStatus>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	461a      	mov	r2, r3
 8004dda:	4b04      	ldr	r3, [pc, #16]	; (8004dec <SD_initialize+0x38>)
 8004ddc:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8004dde:	4b03      	ldr	r3, [pc, #12]	; (8004dec <SD_initialize+0x38>)
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	b2db      	uxtb	r3, r3
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3708      	adds	r7, #8
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	20000009 	.word	0x20000009

08004df0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	4603      	mov	r3, r0
 8004df8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8004dfa:	79fb      	ldrb	r3, [r7, #7]
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f7ff ffbb 	bl	8004d78 <SD_CheckStatus>
 8004e02:	4603      	mov	r3, r0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3708      	adds	r7, #8
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60b9      	str	r1, [r7, #8]
 8004e14:	607a      	str	r2, [r7, #4]
 8004e16:	603b      	str	r3, [r7, #0]
 8004e18:	4603      	mov	r3, r0
 8004e1a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8004e20:	f04f 33ff 	mov.w	r3, #4294967295
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	6879      	ldr	r1, [r7, #4]
 8004e28:	68b8      	ldr	r0, [r7, #8]
 8004e2a:	f7ff ff3d 	bl	8004ca8 <BSP_SD_ReadBlocks>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d107      	bne.n	8004e44 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8004e34:	bf00      	nop
 8004e36:	f7ff ff73 	bl	8004d20 <BSP_SD_GetCardState>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1fa      	bne.n	8004e36 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8004e40:	2300      	movs	r3, #0
 8004e42:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8004e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3718      	adds	r7, #24
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b086      	sub	sp, #24
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	607a      	str	r2, [r7, #4]
 8004e58:	603b      	str	r3, [r7, #0]
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8004e62:	f04f 33ff 	mov.w	r3, #4294967295
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	6879      	ldr	r1, [r7, #4]
 8004e6a:	68b8      	ldr	r0, [r7, #8]
 8004e6c:	f7ff ff3a 	bl	8004ce4 <BSP_SD_WriteBlocks>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d107      	bne.n	8004e86 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8004e76:	bf00      	nop
 8004e78:	f7ff ff52 	bl	8004d20 <BSP_SD_GetCardState>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1fa      	bne.n	8004e78 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8004e82:	2300      	movs	r3, #0
 8004e84:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8004e86:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3718      	adds	r7, #24
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b08c      	sub	sp, #48	; 0x30
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	4603      	mov	r3, r0
 8004e98:	603a      	str	r2, [r7, #0]
 8004e9a:	71fb      	strb	r3, [r7, #7]
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004ea6:	4b25      	ldr	r3, [pc, #148]	; (8004f3c <SD_ioctl+0xac>)
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	f003 0301 	and.w	r3, r3, #1
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <SD_ioctl+0x28>
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e03c      	b.n	8004f32 <SD_ioctl+0xa2>

  switch (cmd)
 8004eb8:	79bb      	ldrb	r3, [r7, #6]
 8004eba:	2b03      	cmp	r3, #3
 8004ebc:	d834      	bhi.n	8004f28 <SD_ioctl+0x98>
 8004ebe:	a201      	add	r2, pc, #4	; (adr r2, 8004ec4 <SD_ioctl+0x34>)
 8004ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec4:	08004ed5 	.word	0x08004ed5
 8004ec8:	08004edd 	.word	0x08004edd
 8004ecc:	08004ef5 	.word	0x08004ef5
 8004ed0:	08004f0f 	.word	0x08004f0f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8004eda:	e028      	b.n	8004f2e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8004edc:	f107 030c 	add.w	r3, r7, #12
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f7ff ff2d 	bl	8004d40 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8004ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8004eec:	2300      	movs	r3, #0
 8004eee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8004ef2:	e01c      	b.n	8004f2e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8004ef4:	f107 030c 	add.w	r3, r7, #12
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff ff21 	bl	8004d40 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8004efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8004f06:	2300      	movs	r3, #0
 8004f08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8004f0c:	e00f      	b.n	8004f2e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8004f0e:	f107 030c 	add.w	r3, r7, #12
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7ff ff14 	bl	8004d40 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8004f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f1a:	0a5a      	lsrs	r2, r3, #9
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8004f20:	2300      	movs	r3, #0
 8004f22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8004f26:	e002      	b.n	8004f2e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8004f28:	2304      	movs	r3, #4
 8004f2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8004f2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3730      	adds	r7, #48	; 0x30
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	20000009 	.word	0x20000009

08004f40 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	4603      	mov	r3, r0
 8004f48:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004f4a:	79fb      	ldrb	r3, [r7, #7]
 8004f4c:	4a08      	ldr	r2, [pc, #32]	; (8004f70 <disk_status+0x30>)
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	4413      	add	r3, r2
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	79fa      	ldrb	r2, [r7, #7]
 8004f58:	4905      	ldr	r1, [pc, #20]	; (8004f70 <disk_status+0x30>)
 8004f5a:	440a      	add	r2, r1
 8004f5c:	7a12      	ldrb	r2, [r2, #8]
 8004f5e:	4610      	mov	r0, r2
 8004f60:	4798      	blx	r3
 8004f62:	4603      	mov	r3, r0
 8004f64:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	20001064 	.word	0x20001064

08004f74 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	4a0d      	ldr	r2, [pc, #52]	; (8004fbc <disk_initialize+0x48>)
 8004f86:	5cd3      	ldrb	r3, [r2, r3]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d111      	bne.n	8004fb0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8004f8c:	79fb      	ldrb	r3, [r7, #7]
 8004f8e:	4a0b      	ldr	r2, [pc, #44]	; (8004fbc <disk_initialize+0x48>)
 8004f90:	2101      	movs	r1, #1
 8004f92:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004f94:	79fb      	ldrb	r3, [r7, #7]
 8004f96:	4a09      	ldr	r2, [pc, #36]	; (8004fbc <disk_initialize+0x48>)
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	4413      	add	r3, r2
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	79fa      	ldrb	r2, [r7, #7]
 8004fa2:	4906      	ldr	r1, [pc, #24]	; (8004fbc <disk_initialize+0x48>)
 8004fa4:	440a      	add	r2, r1
 8004fa6:	7a12      	ldrb	r2, [r2, #8]
 8004fa8:	4610      	mov	r0, r2
 8004faa:	4798      	blx	r3
 8004fac:	4603      	mov	r3, r0
 8004fae:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8004fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	20001064 	.word	0x20001064

08004fc0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8004fc0:	b590      	push	{r4, r7, lr}
 8004fc2:	b087      	sub	sp, #28
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60b9      	str	r1, [r7, #8]
 8004fc8:	607a      	str	r2, [r7, #4]
 8004fca:	603b      	str	r3, [r7, #0]
 8004fcc:	4603      	mov	r3, r0
 8004fce:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004fd0:	7bfb      	ldrb	r3, [r7, #15]
 8004fd2:	4a0a      	ldr	r2, [pc, #40]	; (8004ffc <disk_read+0x3c>)
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	4413      	add	r3, r2
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	689c      	ldr	r4, [r3, #8]
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
 8004fde:	4a07      	ldr	r2, [pc, #28]	; (8004ffc <disk_read+0x3c>)
 8004fe0:	4413      	add	r3, r2
 8004fe2:	7a18      	ldrb	r0, [r3, #8]
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	68b9      	ldr	r1, [r7, #8]
 8004fea:	47a0      	blx	r4
 8004fec:	4603      	mov	r3, r0
 8004fee:	75fb      	strb	r3, [r7, #23]
  return res;
 8004ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	371c      	adds	r7, #28
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd90      	pop	{r4, r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20001064 	.word	0x20001064

08005000 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005000:	b590      	push	{r4, r7, lr}
 8005002:	b087      	sub	sp, #28
 8005004:	af00      	add	r7, sp, #0
 8005006:	60b9      	str	r1, [r7, #8]
 8005008:	607a      	str	r2, [r7, #4]
 800500a:	603b      	str	r3, [r7, #0]
 800500c:	4603      	mov	r3, r0
 800500e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005010:	7bfb      	ldrb	r3, [r7, #15]
 8005012:	4a0a      	ldr	r2, [pc, #40]	; (800503c <disk_write+0x3c>)
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	4413      	add	r3, r2
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	68dc      	ldr	r4, [r3, #12]
 800501c:	7bfb      	ldrb	r3, [r7, #15]
 800501e:	4a07      	ldr	r2, [pc, #28]	; (800503c <disk_write+0x3c>)
 8005020:	4413      	add	r3, r2
 8005022:	7a18      	ldrb	r0, [r3, #8]
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	68b9      	ldr	r1, [r7, #8]
 800502a:	47a0      	blx	r4
 800502c:	4603      	mov	r3, r0
 800502e:	75fb      	strb	r3, [r7, #23]
  return res;
 8005030:	7dfb      	ldrb	r3, [r7, #23]
}
 8005032:	4618      	mov	r0, r3
 8005034:	371c      	adds	r7, #28
 8005036:	46bd      	mov	sp, r7
 8005038:	bd90      	pop	{r4, r7, pc}
 800503a:	bf00      	nop
 800503c:	20001064 	.word	0x20001064

08005040 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	4603      	mov	r3, r0
 8005048:	603a      	str	r2, [r7, #0]
 800504a:	71fb      	strb	r3, [r7, #7]
 800504c:	460b      	mov	r3, r1
 800504e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005050:	79fb      	ldrb	r3, [r7, #7]
 8005052:	4a09      	ldr	r2, [pc, #36]	; (8005078 <disk_ioctl+0x38>)
 8005054:	009b      	lsls	r3, r3, #2
 8005056:	4413      	add	r3, r2
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	79fa      	ldrb	r2, [r7, #7]
 800505e:	4906      	ldr	r1, [pc, #24]	; (8005078 <disk_ioctl+0x38>)
 8005060:	440a      	add	r2, r1
 8005062:	7a10      	ldrb	r0, [r2, #8]
 8005064:	79b9      	ldrb	r1, [r7, #6]
 8005066:	683a      	ldr	r2, [r7, #0]
 8005068:	4798      	blx	r3
 800506a:	4603      	mov	r3, r0
 800506c:	73fb      	strb	r3, [r7, #15]
  return res;
 800506e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005070:	4618      	mov	r0, r3
 8005072:	3710      	adds	r7, #16
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	20001064 	.word	0x20001064

0800507c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3301      	adds	r3, #1
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800508c:	89fb      	ldrh	r3, [r7, #14]
 800508e:	021b      	lsls	r3, r3, #8
 8005090:	b21a      	sxth	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	b21b      	sxth	r3, r3
 8005098:	4313      	orrs	r3, r2
 800509a:	b21b      	sxth	r3, r3
 800509c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800509e:	89fb      	ldrh	r3, [r7, #14]
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3714      	adds	r7, #20
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	3303      	adds	r3, #3
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	021b      	lsls	r3, r3, #8
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	3202      	adds	r2, #2
 80050c4:	7812      	ldrb	r2, [r2, #0]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	021b      	lsls	r3, r3, #8
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	3201      	adds	r2, #1
 80050d2:	7812      	ldrb	r2, [r2, #0]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	021b      	lsls	r3, r3, #8
 80050dc:	687a      	ldr	r2, [r7, #4]
 80050de:	7812      	ldrb	r2, [r2, #0]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	60fb      	str	r3, [r7, #12]
	return rv;
 80050e4:	68fb      	ldr	r3, [r7, #12]
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3714      	adds	r7, #20
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr

080050f2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
 80050fa:	460b      	mov	r3, r1
 80050fc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	1c5a      	adds	r2, r3, #1
 8005102:	607a      	str	r2, [r7, #4]
 8005104:	887a      	ldrh	r2, [r7, #2]
 8005106:	b2d2      	uxtb	r2, r2
 8005108:	701a      	strb	r2, [r3, #0]
 800510a:	887b      	ldrh	r3, [r7, #2]
 800510c:	0a1b      	lsrs	r3, r3, #8
 800510e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	1c5a      	adds	r2, r3, #1
 8005114:	607a      	str	r2, [r7, #4]
 8005116:	887a      	ldrh	r2, [r7, #2]
 8005118:	b2d2      	uxtb	r2, r2
 800511a:	701a      	strb	r2, [r3, #0]
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	1c5a      	adds	r2, r3, #1
 8005136:	607a      	str	r2, [r7, #4]
 8005138:	683a      	ldr	r2, [r7, #0]
 800513a:	b2d2      	uxtb	r2, r2
 800513c:	701a      	strb	r2, [r3, #0]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	0a1b      	lsrs	r3, r3, #8
 8005142:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	1c5a      	adds	r2, r3, #1
 8005148:	607a      	str	r2, [r7, #4]
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	b2d2      	uxtb	r2, r2
 800514e:	701a      	strb	r2, [r3, #0]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	0a1b      	lsrs	r3, r3, #8
 8005154:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	1c5a      	adds	r2, r3, #1
 800515a:	607a      	str	r2, [r7, #4]
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	b2d2      	uxtb	r2, r2
 8005160:	701a      	strb	r2, [r3, #0]
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	0a1b      	lsrs	r3, r3, #8
 8005166:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	1c5a      	adds	r2, r3, #1
 800516c:	607a      	str	r2, [r7, #4]
 800516e:	683a      	ldr	r2, [r7, #0]
 8005170:	b2d2      	uxtb	r2, r2
 8005172:	701a      	strb	r2, [r3, #0]
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00d      	beq.n	80051b6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	1c53      	adds	r3, r2, #1
 800519e:	613b      	str	r3, [r7, #16]
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	1c59      	adds	r1, r3, #1
 80051a4:	6179      	str	r1, [r7, #20]
 80051a6:	7812      	ldrb	r2, [r2, #0]
 80051a8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	3b01      	subs	r3, #1
 80051ae:	607b      	str	r3, [r7, #4]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d1f1      	bne.n	800519a <mem_cpy+0x1a>
	}
}
 80051b6:	bf00      	nop
 80051b8:	371c      	adds	r7, #28
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr

080051c2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80051c2:	b480      	push	{r7}
 80051c4:	b087      	sub	sp, #28
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	60f8      	str	r0, [r7, #12]
 80051ca:	60b9      	str	r1, [r7, #8]
 80051cc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	1c5a      	adds	r2, r3, #1
 80051d6:	617a      	str	r2, [r7, #20]
 80051d8:	68ba      	ldr	r2, [r7, #8]
 80051da:	b2d2      	uxtb	r2, r2
 80051dc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	3b01      	subs	r3, #1
 80051e2:	607b      	str	r3, [r7, #4]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f3      	bne.n	80051d2 <mem_set+0x10>
}
 80051ea:	bf00      	nop
 80051ec:	bf00      	nop
 80051ee:	371c      	adds	r7, #28
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80051f8:	b480      	push	{r7}
 80051fa:	b089      	sub	sp, #36	; 0x24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	61fb      	str	r3, [r7, #28]
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800520c:	2300      	movs	r3, #0
 800520e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	1c5a      	adds	r2, r3, #1
 8005214:	61fa      	str	r2, [r7, #28]
 8005216:	781b      	ldrb	r3, [r3, #0]
 8005218:	4619      	mov	r1, r3
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	1c5a      	adds	r2, r3, #1
 800521e:	61ba      	str	r2, [r7, #24]
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	1acb      	subs	r3, r1, r3
 8005224:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	3b01      	subs	r3, #1
 800522a:	607b      	str	r3, [r7, #4]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d002      	beq.n	8005238 <mem_cmp+0x40>
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d0eb      	beq.n	8005210 <mem_cmp+0x18>

	return r;
 8005238:	697b      	ldr	r3, [r7, #20]
}
 800523a:	4618      	mov	r0, r3
 800523c:	3724      	adds	r7, #36	; 0x24
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr

08005246 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005246:	b480      	push	{r7}
 8005248:	b083      	sub	sp, #12
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
 800524e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005250:	e002      	b.n	8005258 <chk_chr+0x12>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	3301      	adds	r3, #1
 8005256:	607b      	str	r3, [r7, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d005      	beq.n	800526c <chk_chr+0x26>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	461a      	mov	r2, r3
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	4293      	cmp	r3, r2
 800526a:	d1f2      	bne.n	8005252 <chk_chr+0xc>
	return *str;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	781b      	ldrb	r3, [r3, #0]
}
 8005270:	4618      	mov	r0, r3
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005286:	2300      	movs	r3, #0
 8005288:	60bb      	str	r3, [r7, #8]
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	60fb      	str	r3, [r7, #12]
 800528e:	e029      	b.n	80052e4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005290:	4a27      	ldr	r2, [pc, #156]	; (8005330 <chk_lock+0xb4>)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	011b      	lsls	r3, r3, #4
 8005296:	4413      	add	r3, r2
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d01d      	beq.n	80052da <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800529e:	4a24      	ldr	r2, [pc, #144]	; (8005330 <chk_lock+0xb4>)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	011b      	lsls	r3, r3, #4
 80052a4:	4413      	add	r3, r2
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d116      	bne.n	80052de <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80052b0:	4a1f      	ldr	r2, [pc, #124]	; (8005330 <chk_lock+0xb4>)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	011b      	lsls	r3, r3, #4
 80052b6:	4413      	add	r3, r2
 80052b8:	3304      	adds	r3, #4
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d10c      	bne.n	80052de <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80052c4:	4a1a      	ldr	r2, [pc, #104]	; (8005330 <chk_lock+0xb4>)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	011b      	lsls	r3, r3, #4
 80052ca:	4413      	add	r3, r2
 80052cc:	3308      	adds	r3, #8
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d102      	bne.n	80052de <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80052d8:	e007      	b.n	80052ea <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80052da:	2301      	movs	r3, #1
 80052dc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	3301      	adds	r3, #1
 80052e2:	60fb      	str	r3, [r7, #12]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d9d2      	bls.n	8005290 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d109      	bne.n	8005304 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d102      	bne.n	80052fc <chk_lock+0x80>
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d101      	bne.n	8005300 <chk_lock+0x84>
 80052fc:	2300      	movs	r3, #0
 80052fe:	e010      	b.n	8005322 <chk_lock+0xa6>
 8005300:	2312      	movs	r3, #18
 8005302:	e00e      	b.n	8005322 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d108      	bne.n	800531c <chk_lock+0xa0>
 800530a:	4a09      	ldr	r2, [pc, #36]	; (8005330 <chk_lock+0xb4>)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	011b      	lsls	r3, r3, #4
 8005310:	4413      	add	r3, r2
 8005312:	330c      	adds	r3, #12
 8005314:	881b      	ldrh	r3, [r3, #0]
 8005316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800531a:	d101      	bne.n	8005320 <chk_lock+0xa4>
 800531c:	2310      	movs	r3, #16
 800531e:	e000      	b.n	8005322 <chk_lock+0xa6>
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3714      	adds	r7, #20
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	20001044 	.word	0x20001044

08005334 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800533a:	2300      	movs	r3, #0
 800533c:	607b      	str	r3, [r7, #4]
 800533e:	e002      	b.n	8005346 <enq_lock+0x12>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	3301      	adds	r3, #1
 8005344:	607b      	str	r3, [r7, #4]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d806      	bhi.n	800535a <enq_lock+0x26>
 800534c:	4a09      	ldr	r2, [pc, #36]	; (8005374 <enq_lock+0x40>)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	011b      	lsls	r3, r3, #4
 8005352:	4413      	add	r3, r2
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d1f2      	bne.n	8005340 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2b02      	cmp	r3, #2
 800535e:	bf14      	ite	ne
 8005360:	2301      	movne	r3, #1
 8005362:	2300      	moveq	r3, #0
 8005364:	b2db      	uxtb	r3, r3
}
 8005366:	4618      	mov	r0, r3
 8005368:	370c      	adds	r7, #12
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr
 8005372:	bf00      	nop
 8005374:	20001044 	.word	0x20001044

08005378 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005382:	2300      	movs	r3, #0
 8005384:	60fb      	str	r3, [r7, #12]
 8005386:	e01f      	b.n	80053c8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005388:	4a41      	ldr	r2, [pc, #260]	; (8005490 <inc_lock+0x118>)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	011b      	lsls	r3, r3, #4
 800538e:	4413      	add	r3, r2
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	429a      	cmp	r2, r3
 8005398:	d113      	bne.n	80053c2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800539a:	4a3d      	ldr	r2, [pc, #244]	; (8005490 <inc_lock+0x118>)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	011b      	lsls	r3, r3, #4
 80053a0:	4413      	add	r3, r2
 80053a2:	3304      	adds	r3, #4
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d109      	bne.n	80053c2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80053ae:	4a38      	ldr	r2, [pc, #224]	; (8005490 <inc_lock+0x118>)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	4413      	add	r3, r2
 80053b6:	3308      	adds	r3, #8
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80053be:	429a      	cmp	r2, r3
 80053c0:	d006      	beq.n	80053d0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	3301      	adds	r3, #1
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d9dc      	bls.n	8005388 <inc_lock+0x10>
 80053ce:	e000      	b.n	80053d2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80053d0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d132      	bne.n	800543e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80053d8:	2300      	movs	r3, #0
 80053da:	60fb      	str	r3, [r7, #12]
 80053dc:	e002      	b.n	80053e4 <inc_lock+0x6c>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	3301      	adds	r3, #1
 80053e2:	60fb      	str	r3, [r7, #12]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d806      	bhi.n	80053f8 <inc_lock+0x80>
 80053ea:	4a29      	ldr	r2, [pc, #164]	; (8005490 <inc_lock+0x118>)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	011b      	lsls	r3, r3, #4
 80053f0:	4413      	add	r3, r2
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1f2      	bne.n	80053de <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d101      	bne.n	8005402 <inc_lock+0x8a>
 80053fe:	2300      	movs	r3, #0
 8005400:	e040      	b.n	8005484 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	4922      	ldr	r1, [pc, #136]	; (8005490 <inc_lock+0x118>)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	011b      	lsls	r3, r3, #4
 800540c:	440b      	add	r3, r1
 800540e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689a      	ldr	r2, [r3, #8]
 8005414:	491e      	ldr	r1, [pc, #120]	; (8005490 <inc_lock+0x118>)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	011b      	lsls	r3, r3, #4
 800541a:	440b      	add	r3, r1
 800541c:	3304      	adds	r3, #4
 800541e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	695a      	ldr	r2, [r3, #20]
 8005424:	491a      	ldr	r1, [pc, #104]	; (8005490 <inc_lock+0x118>)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	011b      	lsls	r3, r3, #4
 800542a:	440b      	add	r3, r1
 800542c:	3308      	adds	r3, #8
 800542e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005430:	4a17      	ldr	r2, [pc, #92]	; (8005490 <inc_lock+0x118>)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	011b      	lsls	r3, r3, #4
 8005436:	4413      	add	r3, r2
 8005438:	330c      	adds	r3, #12
 800543a:	2200      	movs	r2, #0
 800543c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d009      	beq.n	8005458 <inc_lock+0xe0>
 8005444:	4a12      	ldr	r2, [pc, #72]	; (8005490 <inc_lock+0x118>)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	4413      	add	r3, r2
 800544c:	330c      	adds	r3, #12
 800544e:	881b      	ldrh	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d001      	beq.n	8005458 <inc_lock+0xe0>
 8005454:	2300      	movs	r3, #0
 8005456:	e015      	b.n	8005484 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d108      	bne.n	8005470 <inc_lock+0xf8>
 800545e:	4a0c      	ldr	r2, [pc, #48]	; (8005490 <inc_lock+0x118>)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	011b      	lsls	r3, r3, #4
 8005464:	4413      	add	r3, r2
 8005466:	330c      	adds	r3, #12
 8005468:	881b      	ldrh	r3, [r3, #0]
 800546a:	3301      	adds	r3, #1
 800546c:	b29a      	uxth	r2, r3
 800546e:	e001      	b.n	8005474 <inc_lock+0xfc>
 8005470:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005474:	4906      	ldr	r1, [pc, #24]	; (8005490 <inc_lock+0x118>)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	011b      	lsls	r3, r3, #4
 800547a:	440b      	add	r3, r1
 800547c:	330c      	adds	r3, #12
 800547e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	3301      	adds	r3, #1
}
 8005484:	4618      	mov	r0, r3
 8005486:	3714      	adds	r7, #20
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr
 8005490:	20001044 	.word	0x20001044

08005494 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	3b01      	subs	r3, #1
 80054a0:	607b      	str	r3, [r7, #4]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d825      	bhi.n	80054f4 <dec_lock+0x60>
		n = Files[i].ctr;
 80054a8:	4a17      	ldr	r2, [pc, #92]	; (8005508 <dec_lock+0x74>)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	011b      	lsls	r3, r3, #4
 80054ae:	4413      	add	r3, r2
 80054b0:	330c      	adds	r3, #12
 80054b2:	881b      	ldrh	r3, [r3, #0]
 80054b4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80054b6:	89fb      	ldrh	r3, [r7, #14]
 80054b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054bc:	d101      	bne.n	80054c2 <dec_lock+0x2e>
 80054be:	2300      	movs	r3, #0
 80054c0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80054c2:	89fb      	ldrh	r3, [r7, #14]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d002      	beq.n	80054ce <dec_lock+0x3a>
 80054c8:	89fb      	ldrh	r3, [r7, #14]
 80054ca:	3b01      	subs	r3, #1
 80054cc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80054ce:	4a0e      	ldr	r2, [pc, #56]	; (8005508 <dec_lock+0x74>)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	011b      	lsls	r3, r3, #4
 80054d4:	4413      	add	r3, r2
 80054d6:	330c      	adds	r3, #12
 80054d8:	89fa      	ldrh	r2, [r7, #14]
 80054da:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80054dc:	89fb      	ldrh	r3, [r7, #14]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d105      	bne.n	80054ee <dec_lock+0x5a>
 80054e2:	4a09      	ldr	r2, [pc, #36]	; (8005508 <dec_lock+0x74>)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	011b      	lsls	r3, r3, #4
 80054e8:	4413      	add	r3, r2
 80054ea:	2200      	movs	r2, #0
 80054ec:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80054ee:	2300      	movs	r3, #0
 80054f0:	737b      	strb	r3, [r7, #13]
 80054f2:	e001      	b.n	80054f8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80054f4:	2302      	movs	r3, #2
 80054f6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80054f8:	7b7b      	ldrb	r3, [r7, #13]
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3714      	adds	r7, #20
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	20001044 	.word	0x20001044

0800550c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005514:	2300      	movs	r3, #0
 8005516:	60fb      	str	r3, [r7, #12]
 8005518:	e010      	b.n	800553c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800551a:	4a0d      	ldr	r2, [pc, #52]	; (8005550 <clear_lock+0x44>)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	011b      	lsls	r3, r3, #4
 8005520:	4413      	add	r3, r2
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	429a      	cmp	r2, r3
 8005528:	d105      	bne.n	8005536 <clear_lock+0x2a>
 800552a:	4a09      	ldr	r2, [pc, #36]	; (8005550 <clear_lock+0x44>)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	011b      	lsls	r3, r3, #4
 8005530:	4413      	add	r3, r2
 8005532:	2200      	movs	r2, #0
 8005534:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	3301      	adds	r3, #1
 800553a:	60fb      	str	r3, [r7, #12]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2b01      	cmp	r3, #1
 8005540:	d9eb      	bls.n	800551a <clear_lock+0xe>
	}
}
 8005542:	bf00      	nop
 8005544:	bf00      	nop
 8005546:	3714      	adds	r7, #20
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr
 8005550:	20001044 	.word	0x20001044

08005554 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b086      	sub	sp, #24
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800555c:	2300      	movs	r3, #0
 800555e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	78db      	ldrb	r3, [r3, #3]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d034      	beq.n	80055d2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	7858      	ldrb	r0, [r3, #1]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005578:	2301      	movs	r3, #1
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	f7ff fd40 	bl	8005000 <disk_write>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d002      	beq.n	800558c <sync_window+0x38>
			res = FR_DISK_ERR;
 8005586:	2301      	movs	r3, #1
 8005588:	73fb      	strb	r3, [r7, #15]
 800558a:	e022      	b.n	80055d2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	1ad2      	subs	r2, r2, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d217      	bcs.n	80055d2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	789b      	ldrb	r3, [r3, #2]
 80055a6:	613b      	str	r3, [r7, #16]
 80055a8:	e010      	b.n	80055cc <sync_window+0x78>
					wsect += fs->fsize;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	697a      	ldr	r2, [r7, #20]
 80055b0:	4413      	add	r3, r2
 80055b2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	7858      	ldrb	r0, [r3, #1]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80055be:	2301      	movs	r3, #1
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	f7ff fd1d 	bl	8005000 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	3b01      	subs	r3, #1
 80055ca:	613b      	str	r3, [r7, #16]
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d8eb      	bhi.n	80055aa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80055d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d01b      	beq.n	800562c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f7ff ffad 	bl	8005554 <sync_window>
 80055fa:	4603      	mov	r3, r0
 80055fc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80055fe:	7bfb      	ldrb	r3, [r7, #15]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d113      	bne.n	800562c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	7858      	ldrb	r0, [r3, #1]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800560e:	2301      	movs	r3, #1
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	f7ff fcd5 	bl	8004fc0 <disk_read>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d004      	beq.n	8005626 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800561c:	f04f 33ff 	mov.w	r3, #4294967295
 8005620:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005622:	2301      	movs	r3, #1
 8005624:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800562c:	7bfb      	ldrb	r3, [r7, #15]
}
 800562e:	4618      	mov	r0, r3
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
	...

08005638 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f7ff ff87 	bl	8005554 <sync_window>
 8005646:	4603      	mov	r3, r0
 8005648:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800564a:	7bfb      	ldrb	r3, [r7, #15]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d158      	bne.n	8005702 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	781b      	ldrb	r3, [r3, #0]
 8005654:	2b03      	cmp	r3, #3
 8005656:	d148      	bne.n	80056ea <sync_fs+0xb2>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	791b      	ldrb	r3, [r3, #4]
 800565c:	2b01      	cmp	r3, #1
 800565e:	d144      	bne.n	80056ea <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	3330      	adds	r3, #48	; 0x30
 8005664:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005668:	2100      	movs	r1, #0
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff fda9 	bl	80051c2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3330      	adds	r3, #48	; 0x30
 8005674:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005678:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800567c:	4618      	mov	r0, r3
 800567e:	f7ff fd38 	bl	80050f2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	3330      	adds	r3, #48	; 0x30
 8005686:	4921      	ldr	r1, [pc, #132]	; (800570c <sync_fs+0xd4>)
 8005688:	4618      	mov	r0, r3
 800568a:	f7ff fd4d 	bl	8005128 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	3330      	adds	r3, #48	; 0x30
 8005692:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8005696:	491e      	ldr	r1, [pc, #120]	; (8005710 <sync_fs+0xd8>)
 8005698:	4618      	mov	r0, r3
 800569a:	f7ff fd45 	bl	8005128 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	3330      	adds	r3, #48	; 0x30
 80056a2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	4619      	mov	r1, r3
 80056ac:	4610      	mov	r0, r2
 80056ae:	f7ff fd3b 	bl	8005128 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	3330      	adds	r3, #48	; 0x30
 80056b6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	4619      	mov	r1, r3
 80056c0:	4610      	mov	r0, r2
 80056c2:	f7ff fd31 	bl	8005128 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	69db      	ldr	r3, [r3, #28]
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	7858      	ldrb	r0, [r3, #1]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056de:	2301      	movs	r3, #1
 80056e0:	f7ff fc8e 	bl	8005000 <disk_write>
			fs->fsi_flag = 0;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	785b      	ldrb	r3, [r3, #1]
 80056ee:	2200      	movs	r2, #0
 80056f0:	2100      	movs	r1, #0
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7ff fca4 	bl	8005040 <disk_ioctl>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d001      	beq.n	8005702 <sync_fs+0xca>
 80056fe:	2301      	movs	r3, #1
 8005700:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005702:	7bfb      	ldrb	r3, [r7, #15]
}
 8005704:	4618      	mov	r0, r3
 8005706:	3710      	adds	r7, #16
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	41615252 	.word	0x41615252
 8005710:	61417272 	.word	0x61417272

08005714 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	3b02      	subs	r3, #2
 8005722:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	3b02      	subs	r3, #2
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	429a      	cmp	r2, r3
 800572e:	d301      	bcc.n	8005734 <clust2sect+0x20>
 8005730:	2300      	movs	r3, #0
 8005732:	e008      	b.n	8005746 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	895b      	ldrh	r3, [r3, #10]
 8005738:	461a      	mov	r2, r3
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	fb03 f202 	mul.w	r2, r3, r2
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005744:	4413      	add	r3, r2
}
 8005746:	4618      	mov	r0, r3
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005752:	b580      	push	{r7, lr}
 8005754:	b086      	sub	sp, #24
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
 800575a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d904      	bls.n	8005772 <get_fat+0x20>
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	695b      	ldr	r3, [r3, #20]
 800576c:	683a      	ldr	r2, [r7, #0]
 800576e:	429a      	cmp	r2, r3
 8005770:	d302      	bcc.n	8005778 <get_fat+0x26>
		val = 1;	/* Internal error */
 8005772:	2301      	movs	r3, #1
 8005774:	617b      	str	r3, [r7, #20]
 8005776:	e08f      	b.n	8005898 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005778:	f04f 33ff 	mov.w	r3, #4294967295
 800577c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	2b03      	cmp	r3, #3
 8005784:	d062      	beq.n	800584c <get_fat+0xfa>
 8005786:	2b03      	cmp	r3, #3
 8005788:	dc7c      	bgt.n	8005884 <get_fat+0x132>
 800578a:	2b01      	cmp	r3, #1
 800578c:	d002      	beq.n	8005794 <get_fat+0x42>
 800578e:	2b02      	cmp	r3, #2
 8005790:	d042      	beq.n	8005818 <get_fat+0xc6>
 8005792:	e077      	b.n	8005884 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	60fb      	str	r3, [r7, #12]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	085b      	lsrs	r3, r3, #1
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	4413      	add	r3, r2
 80057a0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	6a1a      	ldr	r2, [r3, #32]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	0a5b      	lsrs	r3, r3, #9
 80057aa:	4413      	add	r3, r2
 80057ac:	4619      	mov	r1, r3
 80057ae:	6938      	ldr	r0, [r7, #16]
 80057b0:	f7ff ff14 	bl	80055dc <move_window>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d167      	bne.n	800588a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	1c5a      	adds	r2, r3, #1
 80057be:	60fa      	str	r2, [r7, #12]
 80057c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057c4:	693a      	ldr	r2, [r7, #16]
 80057c6:	4413      	add	r3, r2
 80057c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80057cc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	6a1a      	ldr	r2, [r3, #32]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	0a5b      	lsrs	r3, r3, #9
 80057d6:	4413      	add	r3, r2
 80057d8:	4619      	mov	r1, r3
 80057da:	6938      	ldr	r0, [r7, #16]
 80057dc:	f7ff fefe 	bl	80055dc <move_window>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d153      	bne.n	800588e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	4413      	add	r3, r2
 80057f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80057f4:	021b      	lsls	r3, r3, #8
 80057f6:	461a      	mov	r2, r3
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	f003 0301 	and.w	r3, r3, #1
 8005804:	2b00      	cmp	r3, #0
 8005806:	d002      	beq.n	800580e <get_fat+0xbc>
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	091b      	lsrs	r3, r3, #4
 800580c:	e002      	b.n	8005814 <get_fat+0xc2>
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005814:	617b      	str	r3, [r7, #20]
			break;
 8005816:	e03f      	b.n	8005898 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	6a1a      	ldr	r2, [r3, #32]
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	0a1b      	lsrs	r3, r3, #8
 8005820:	4413      	add	r3, r2
 8005822:	4619      	mov	r1, r3
 8005824:	6938      	ldr	r0, [r7, #16]
 8005826:	f7ff fed9 	bl	80055dc <move_window>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d130      	bne.n	8005892 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	005b      	lsls	r3, r3, #1
 800583a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800583e:	4413      	add	r3, r2
 8005840:	4618      	mov	r0, r3
 8005842:	f7ff fc1b 	bl	800507c <ld_word>
 8005846:	4603      	mov	r3, r0
 8005848:	617b      	str	r3, [r7, #20]
			break;
 800584a:	e025      	b.n	8005898 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	6a1a      	ldr	r2, [r3, #32]
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	09db      	lsrs	r3, r3, #7
 8005854:	4413      	add	r3, r2
 8005856:	4619      	mov	r1, r3
 8005858:	6938      	ldr	r0, [r7, #16]
 800585a:	f7ff febf 	bl	80055dc <move_window>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d118      	bne.n	8005896 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005872:	4413      	add	r3, r2
 8005874:	4618      	mov	r0, r3
 8005876:	f7ff fc19 	bl	80050ac <ld_dword>
 800587a:	4603      	mov	r3, r0
 800587c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005880:	617b      	str	r3, [r7, #20]
			break;
 8005882:	e009      	b.n	8005898 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005884:	2301      	movs	r3, #1
 8005886:	617b      	str	r3, [r7, #20]
 8005888:	e006      	b.n	8005898 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800588a:	bf00      	nop
 800588c:	e004      	b.n	8005898 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800588e:	bf00      	nop
 8005890:	e002      	b.n	8005898 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005892:	bf00      	nop
 8005894:	e000      	b.n	8005898 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005896:	bf00      	nop
		}
	}

	return val;
 8005898:	697b      	ldr	r3, [r7, #20]
}
 800589a:	4618      	mov	r0, r3
 800589c:	3718      	adds	r7, #24
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80058a2:	b590      	push	{r4, r7, lr}
 80058a4:	b089      	sub	sp, #36	; 0x24
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	60f8      	str	r0, [r7, #12]
 80058aa:	60b9      	str	r1, [r7, #8]
 80058ac:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80058ae:	2302      	movs	r3, #2
 80058b0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	f240 80d2 	bls.w	8005a5e <put_fat+0x1bc>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	68ba      	ldr	r2, [r7, #8]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	f080 80cc 	bcs.w	8005a5e <put_fat+0x1bc>
		switch (fs->fs_type) {
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	2b03      	cmp	r3, #3
 80058cc:	f000 8096 	beq.w	80059fc <put_fat+0x15a>
 80058d0:	2b03      	cmp	r3, #3
 80058d2:	f300 80cd 	bgt.w	8005a70 <put_fat+0x1ce>
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d002      	beq.n	80058e0 <put_fat+0x3e>
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d06e      	beq.n	80059bc <put_fat+0x11a>
 80058de:	e0c7      	b.n	8005a70 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	61bb      	str	r3, [r7, #24]
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	085b      	lsrs	r3, r3, #1
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	4413      	add	r3, r2
 80058ec:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6a1a      	ldr	r2, [r3, #32]
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	0a5b      	lsrs	r3, r3, #9
 80058f6:	4413      	add	r3, r2
 80058f8:	4619      	mov	r1, r3
 80058fa:	68f8      	ldr	r0, [r7, #12]
 80058fc:	f7ff fe6e 	bl	80055dc <move_window>
 8005900:	4603      	mov	r3, r0
 8005902:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005904:	7ffb      	ldrb	r3, [r7, #31]
 8005906:	2b00      	cmp	r3, #0
 8005908:	f040 80ab 	bne.w	8005a62 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	1c59      	adds	r1, r3, #1
 8005916:	61b9      	str	r1, [r7, #24]
 8005918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800591c:	4413      	add	r3, r2
 800591e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	f003 0301 	and.w	r3, r3, #1
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00d      	beq.n	8005946 <put_fat+0xa4>
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	b25b      	sxtb	r3, r3
 8005930:	f003 030f 	and.w	r3, r3, #15
 8005934:	b25a      	sxtb	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	b2db      	uxtb	r3, r3
 800593a:	011b      	lsls	r3, r3, #4
 800593c:	b25b      	sxtb	r3, r3
 800593e:	4313      	orrs	r3, r2
 8005940:	b25b      	sxtb	r3, r3
 8005942:	b2db      	uxtb	r3, r3
 8005944:	e001      	b.n	800594a <put_fat+0xa8>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	b2db      	uxtb	r3, r3
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2201      	movs	r2, #1
 8005952:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6a1a      	ldr	r2, [r3, #32]
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	0a5b      	lsrs	r3, r3, #9
 800595c:	4413      	add	r3, r2
 800595e:	4619      	mov	r1, r3
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f7ff fe3b 	bl	80055dc <move_window>
 8005966:	4603      	mov	r3, r0
 8005968:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800596a:	7ffb      	ldrb	r3, [r7, #31]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d17a      	bne.n	8005a66 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800597c:	4413      	add	r3, r2
 800597e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b00      	cmp	r3, #0
 8005988:	d003      	beq.n	8005992 <put_fat+0xf0>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	091b      	lsrs	r3, r3, #4
 800598e:	b2db      	uxtb	r3, r3
 8005990:	e00e      	b.n	80059b0 <put_fat+0x10e>
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	b25b      	sxtb	r3, r3
 8005998:	f023 030f 	bic.w	r3, r3, #15
 800599c:	b25a      	sxtb	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	0a1b      	lsrs	r3, r3, #8
 80059a2:	b25b      	sxtb	r3, r3
 80059a4:	f003 030f 	and.w	r3, r3, #15
 80059a8:	b25b      	sxtb	r3, r3
 80059aa:	4313      	orrs	r3, r2
 80059ac:	b25b      	sxtb	r3, r3
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	697a      	ldr	r2, [r7, #20]
 80059b2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2201      	movs	r2, #1
 80059b8:	70da      	strb	r2, [r3, #3]
			break;
 80059ba:	e059      	b.n	8005a70 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6a1a      	ldr	r2, [r3, #32]
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	0a1b      	lsrs	r3, r3, #8
 80059c4:	4413      	add	r3, r2
 80059c6:	4619      	mov	r1, r3
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f7ff fe07 	bl	80055dc <move_window>
 80059ce:	4603      	mov	r3, r0
 80059d0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80059d2:	7ffb      	ldrb	r3, [r7, #31]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d148      	bne.n	8005a6a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80059e6:	4413      	add	r3, r2
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	b292      	uxth	r2, r2
 80059ec:	4611      	mov	r1, r2
 80059ee:	4618      	mov	r0, r3
 80059f0:	f7ff fb7f 	bl	80050f2 <st_word>
			fs->wflag = 1;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2201      	movs	r2, #1
 80059f8:	70da      	strb	r2, [r3, #3]
			break;
 80059fa:	e039      	b.n	8005a70 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6a1a      	ldr	r2, [r3, #32]
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	09db      	lsrs	r3, r3, #7
 8005a04:	4413      	add	r3, r2
 8005a06:	4619      	mov	r1, r3
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	f7ff fde7 	bl	80055dc <move_window>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a12:	7ffb      	ldrb	r3, [r7, #31]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d12a      	bne.n	8005a6e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005a2c:	4413      	add	r3, r2
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7ff fb3c 	bl	80050ac <ld_dword>
 8005a34:	4603      	mov	r3, r0
 8005a36:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005a3a:	4323      	orrs	r3, r4
 8005a3c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8005a4c:	4413      	add	r3, r2
 8005a4e:	6879      	ldr	r1, [r7, #4]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7ff fb69 	bl	8005128 <st_dword>
			fs->wflag = 1;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2201      	movs	r2, #1
 8005a5a:	70da      	strb	r2, [r3, #3]
			break;
 8005a5c:	e008      	b.n	8005a70 <put_fat+0x1ce>
		}
	}
 8005a5e:	bf00      	nop
 8005a60:	e006      	b.n	8005a70 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8005a62:	bf00      	nop
 8005a64:	e004      	b.n	8005a70 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8005a66:	bf00      	nop
 8005a68:	e002      	b.n	8005a70 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8005a6a:	bf00      	nop
 8005a6c:	e000      	b.n	8005a70 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8005a6e:	bf00      	nop
	return res;
 8005a70:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3724      	adds	r7, #36	; 0x24
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd90      	pop	{r4, r7, pc}

08005a7a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005a7a:	b580      	push	{r7, lr}
 8005a7c:	b088      	sub	sp, #32
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	60f8      	str	r0, [r7, #12]
 8005a82:	60b9      	str	r1, [r7, #8]
 8005a84:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005a86:	2300      	movs	r3, #0
 8005a88:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d904      	bls.n	8005aa0 <remove_chain+0x26>
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d301      	bcc.n	8005aa4 <remove_chain+0x2a>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e04b      	b.n	8005b3c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00c      	beq.n	8005ac4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8005aae:	6879      	ldr	r1, [r7, #4]
 8005ab0:	69b8      	ldr	r0, [r7, #24]
 8005ab2:	f7ff fef6 	bl	80058a2 <put_fat>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005aba:	7ffb      	ldrb	r3, [r7, #31]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d001      	beq.n	8005ac4 <remove_chain+0x4a>
 8005ac0:	7ffb      	ldrb	r3, [r7, #31]
 8005ac2:	e03b      	b.n	8005b3c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005ac4:	68b9      	ldr	r1, [r7, #8]
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f7ff fe43 	bl	8005752 <get_fat>
 8005acc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d031      	beq.n	8005b38 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d101      	bne.n	8005ade <remove_chain+0x64>
 8005ada:	2302      	movs	r3, #2
 8005adc:	e02e      	b.n	8005b3c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae4:	d101      	bne.n	8005aea <remove_chain+0x70>
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e028      	b.n	8005b3c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005aea:	2200      	movs	r2, #0
 8005aec:	68b9      	ldr	r1, [r7, #8]
 8005aee:	69b8      	ldr	r0, [r7, #24]
 8005af0:	f7ff fed7 	bl	80058a2 <put_fat>
 8005af4:	4603      	mov	r3, r0
 8005af6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005af8:	7ffb      	ldrb	r3, [r7, #31]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d001      	beq.n	8005b02 <remove_chain+0x88>
 8005afe:	7ffb      	ldrb	r3, [r7, #31]
 8005b00:	e01c      	b.n	8005b3c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	691a      	ldr	r2, [r3, #16]
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	695b      	ldr	r3, [r3, #20]
 8005b0a:	3b02      	subs	r3, #2
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d20b      	bcs.n	8005b28 <remove_chain+0xae>
			fs->free_clst++;
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	691b      	ldr	r3, [r3, #16]
 8005b14:	1c5a      	adds	r2, r3, #1
 8005b16:	69bb      	ldr	r3, [r7, #24]
 8005b18:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	791b      	ldrb	r3, [r3, #4]
 8005b1e:	f043 0301 	orr.w	r3, r3, #1
 8005b22:	b2da      	uxtb	r2, r3
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005b2c:	69bb      	ldr	r3, [r7, #24]
 8005b2e:	695b      	ldr	r3, [r3, #20]
 8005b30:	68ba      	ldr	r2, [r7, #8]
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d3c6      	bcc.n	8005ac4 <remove_chain+0x4a>
 8005b36:	e000      	b.n	8005b3a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005b38:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3720      	adds	r7, #32
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d10d      	bne.n	8005b76 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d004      	beq.n	8005b70 <create_chain+0x2c>
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	69ba      	ldr	r2, [r7, #24]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d31b      	bcc.n	8005ba8 <create_chain+0x64>
 8005b70:	2301      	movs	r3, #1
 8005b72:	61bb      	str	r3, [r7, #24]
 8005b74:	e018      	b.n	8005ba8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005b76:	6839      	ldr	r1, [r7, #0]
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f7ff fdea 	bl	8005752 <get_fat>
 8005b7e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d801      	bhi.n	8005b8a <create_chain+0x46>
 8005b86:	2301      	movs	r3, #1
 8005b88:	e070      	b.n	8005c6c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b90:	d101      	bne.n	8005b96 <create_chain+0x52>
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	e06a      	b.n	8005c6c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d201      	bcs.n	8005ba4 <create_chain+0x60>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	e063      	b.n	8005c6c <create_chain+0x128>
		scl = clst;
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	3301      	adds	r3, #1
 8005bb0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	695b      	ldr	r3, [r3, #20]
 8005bb6:	69fa      	ldr	r2, [r7, #28]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d307      	bcc.n	8005bcc <create_chain+0x88>
				ncl = 2;
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005bc0:	69fa      	ldr	r2, [r7, #28]
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d901      	bls.n	8005bcc <create_chain+0x88>
 8005bc8:	2300      	movs	r3, #0
 8005bca:	e04f      	b.n	8005c6c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005bcc:	69f9      	ldr	r1, [r7, #28]
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f7ff fdbf 	bl	8005752 <get_fat>
 8005bd4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00e      	beq.n	8005bfa <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d003      	beq.n	8005bea <create_chain+0xa6>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005be8:	d101      	bne.n	8005bee <create_chain+0xaa>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	e03e      	b.n	8005c6c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005bee:	69fa      	ldr	r2, [r7, #28]
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d1da      	bne.n	8005bac <create_chain+0x68>
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	e038      	b.n	8005c6c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005bfa:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8005c00:	69f9      	ldr	r1, [r7, #28]
 8005c02:	6938      	ldr	r0, [r7, #16]
 8005c04:	f7ff fe4d 	bl	80058a2 <put_fat>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005c0c:	7dfb      	ldrb	r3, [r7, #23]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d109      	bne.n	8005c26 <create_chain+0xe2>
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d006      	beq.n	8005c26 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005c18:	69fa      	ldr	r2, [r7, #28]
 8005c1a:	6839      	ldr	r1, [r7, #0]
 8005c1c:	6938      	ldr	r0, [r7, #16]
 8005c1e:	f7ff fe40 	bl	80058a2 <put_fat>
 8005c22:	4603      	mov	r3, r0
 8005c24:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005c26:	7dfb      	ldrb	r3, [r7, #23]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d116      	bne.n	8005c5a <create_chain+0x116>
		fs->last_clst = ncl;
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	69fa      	ldr	r2, [r7, #28]
 8005c30:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	691a      	ldr	r2, [r3, #16]
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	3b02      	subs	r3, #2
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d804      	bhi.n	8005c4a <create_chain+0x106>
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	1e5a      	subs	r2, r3, #1
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	791b      	ldrb	r3, [r3, #4]
 8005c4e:	f043 0301 	orr.w	r3, r3, #1
 8005c52:	b2da      	uxtb	r2, r3
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	711a      	strb	r2, [r3, #4]
 8005c58:	e007      	b.n	8005c6a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005c5a:	7dfb      	ldrb	r3, [r7, #23]
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d102      	bne.n	8005c66 <create_chain+0x122>
 8005c60:	f04f 33ff 	mov.w	r3, #4294967295
 8005c64:	e000      	b.n	8005c68 <create_chain+0x124>
 8005c66:	2301      	movs	r3, #1
 8005c68:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005c6a:	69fb      	ldr	r3, [r7, #28]
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3720      	adds	r7, #32
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b087      	sub	sp, #28
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c88:	3304      	adds	r3, #4
 8005c8a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	0a5b      	lsrs	r3, r3, #9
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	8952      	ldrh	r2, [r2, #10]
 8005c94:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c98:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	1d1a      	adds	r2, r3, #4
 8005c9e:	613a      	str	r2, [r7, #16]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d101      	bne.n	8005cae <clmt_clust+0x3a>
 8005caa:	2300      	movs	r3, #0
 8005cac:	e010      	b.n	8005cd0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8005cae:	697a      	ldr	r2, [r7, #20]
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d307      	bcc.n	8005cc6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	1ad3      	subs	r3, r2, r3
 8005cbc:	617b      	str	r3, [r7, #20]
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	3304      	adds	r3, #4
 8005cc2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005cc4:	e7e9      	b.n	8005c9a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8005cc6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	4413      	add	r3, r2
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	371c      	adds	r7, #28
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005cf2:	d204      	bcs.n	8005cfe <dir_sdi+0x22>
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	f003 031f 	and.w	r3, r3, #31
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d001      	beq.n	8005d02 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005cfe:	2302      	movs	r3, #2
 8005d00:	e063      	b.n	8005dca <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	683a      	ldr	r2, [r7, #0]
 8005d06:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d106      	bne.n	8005d22 <dir_sdi+0x46>
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d902      	bls.n	8005d22 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d20:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d10c      	bne.n	8005d42 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	095b      	lsrs	r3, r3, #5
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	8912      	ldrh	r2, [r2, #8]
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d301      	bcc.n	8005d38 <dir_sdi+0x5c>
 8005d34:	2302      	movs	r3, #2
 8005d36:	e048      	b.n	8005dca <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	61da      	str	r2, [r3, #28]
 8005d40:	e029      	b.n	8005d96 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	895b      	ldrh	r3, [r3, #10]
 8005d46:	025b      	lsls	r3, r3, #9
 8005d48:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005d4a:	e019      	b.n	8005d80 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6979      	ldr	r1, [r7, #20]
 8005d50:	4618      	mov	r0, r3
 8005d52:	f7ff fcfe 	bl	8005752 <get_fat>
 8005d56:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d5e:	d101      	bne.n	8005d64 <dir_sdi+0x88>
 8005d60:	2301      	movs	r3, #1
 8005d62:	e032      	b.n	8005dca <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d904      	bls.n	8005d74 <dir_sdi+0x98>
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d301      	bcc.n	8005d78 <dir_sdi+0x9c>
 8005d74:	2302      	movs	r3, #2
 8005d76:	e028      	b.n	8005dca <dir_sdi+0xee>
			ofs -= csz;
 8005d78:	683a      	ldr	r2, [r7, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	1ad3      	subs	r3, r2, r3
 8005d7e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d2e1      	bcs.n	8005d4c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8005d88:	6979      	ldr	r1, [r7, #20]
 8005d8a:	6938      	ldr	r0, [r7, #16]
 8005d8c:	f7ff fcc2 	bl	8005714 <clust2sect>
 8005d90:	4602      	mov	r2, r0
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	697a      	ldr	r2, [r7, #20]
 8005d9a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d101      	bne.n	8005da8 <dir_sdi+0xcc>
 8005da4:	2302      	movs	r3, #2
 8005da6:	e010      	b.n	8005dca <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	69da      	ldr	r2, [r3, #28]
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	0a5b      	lsrs	r3, r3, #9
 8005db0:	441a      	add	r2, r3
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dc2:	441a      	add	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3718      	adds	r7, #24
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b086      	sub	sp, #24
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
 8005dda:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	3320      	adds	r3, #32
 8005de8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d003      	beq.n	8005dfa <dir_next+0x28>
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005df8:	d301      	bcc.n	8005dfe <dir_next+0x2c>
 8005dfa:	2304      	movs	r3, #4
 8005dfc:	e0aa      	b.n	8005f54 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f040 8098 	bne.w	8005f3a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	69db      	ldr	r3, [r3, #28]
 8005e0e:	1c5a      	adds	r2, r3, #1
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	699b      	ldr	r3, [r3, #24]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d10b      	bne.n	8005e34 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	095b      	lsrs	r3, r3, #5
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	8912      	ldrh	r2, [r2, #8]
 8005e24:	4293      	cmp	r3, r2
 8005e26:	f0c0 8088 	bcc.w	8005f3a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	61da      	str	r2, [r3, #28]
 8005e30:	2304      	movs	r3, #4
 8005e32:	e08f      	b.n	8005f54 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	0a5b      	lsrs	r3, r3, #9
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	8952      	ldrh	r2, [r2, #10]
 8005e3c:	3a01      	subs	r2, #1
 8005e3e:	4013      	ands	r3, r2
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d17a      	bne.n	8005f3a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	4610      	mov	r0, r2
 8005e4e:	f7ff fc80 	bl	8005752 <get_fat>
 8005e52:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d801      	bhi.n	8005e5e <dir_next+0x8c>
 8005e5a:	2302      	movs	r3, #2
 8005e5c:	e07a      	b.n	8005f54 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e64:	d101      	bne.n	8005e6a <dir_next+0x98>
 8005e66:	2301      	movs	r3, #1
 8005e68:	e074      	b.n	8005f54 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	697a      	ldr	r2, [r7, #20]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d358      	bcc.n	8005f26 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d104      	bne.n	8005e84 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	61da      	str	r2, [r3, #28]
 8005e80:	2304      	movs	r3, #4
 8005e82:	e067      	b.n	8005f54 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	699b      	ldr	r3, [r3, #24]
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	4610      	mov	r0, r2
 8005e8e:	f7ff fe59 	bl	8005b44 <create_chain>
 8005e92:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d101      	bne.n	8005e9e <dir_next+0xcc>
 8005e9a:	2307      	movs	r3, #7
 8005e9c:	e05a      	b.n	8005f54 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d101      	bne.n	8005ea8 <dir_next+0xd6>
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	e055      	b.n	8005f54 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eae:	d101      	bne.n	8005eb4 <dir_next+0xe2>
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e04f      	b.n	8005f54 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005eb4:	68f8      	ldr	r0, [r7, #12]
 8005eb6:	f7ff fb4d 	bl	8005554 <sync_window>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d001      	beq.n	8005ec4 <dir_next+0xf2>
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e047      	b.n	8005f54 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	3330      	adds	r3, #48	; 0x30
 8005ec8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ecc:	2100      	movs	r1, #0
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f7ff f977 	bl	80051c2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	613b      	str	r3, [r7, #16]
 8005ed8:	6979      	ldr	r1, [r7, #20]
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f7ff fc1a 	bl	8005714 <clust2sect>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	62da      	str	r2, [r3, #44]	; 0x2c
 8005ee6:	e012      	b.n	8005f0e <dir_next+0x13c>
						fs->wflag = 1;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2201      	movs	r2, #1
 8005eec:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f7ff fb30 	bl	8005554 <sync_window>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d001      	beq.n	8005efe <dir_next+0x12c>
 8005efa:	2301      	movs	r3, #1
 8005efc:	e02a      	b.n	8005f54 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	3301      	adds	r3, #1
 8005f02:	613b      	str	r3, [r7, #16]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	895b      	ldrh	r3, [r3, #10]
 8005f12:	461a      	mov	r2, r3
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d3e6      	bcc.n	8005ee8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	1ad2      	subs	r2, r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	697a      	ldr	r2, [r7, #20]
 8005f2a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8005f2c:	6979      	ldr	r1, [r7, #20]
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f7ff fbf0 	bl	8005714 <clust2sect>
 8005f34:	4602      	mov	r2, r0
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	68ba      	ldr	r2, [r7, #8]
 8005f3e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f4c:	441a      	add	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005f52:	2300      	movs	r3, #0
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3718      	adds	r7, #24
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}

08005f5c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b086      	sub	sp, #24
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f7ff feb4 	bl	8005cdc <dir_sdi>
 8005f74:	4603      	mov	r3, r0
 8005f76:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8005f78:	7dfb      	ldrb	r3, [r7, #23]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d12b      	bne.n	8005fd6 <dir_alloc+0x7a>
		n = 0;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	69db      	ldr	r3, [r3, #28]
 8005f86:	4619      	mov	r1, r3
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f7ff fb27 	bl	80055dc <move_window>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005f92:	7dfb      	ldrb	r3, [r7, #23]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d11d      	bne.n	8005fd4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a1b      	ldr	r3, [r3, #32]
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	2be5      	cmp	r3, #229	; 0xe5
 8005fa0:	d004      	beq.n	8005fac <dir_alloc+0x50>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d107      	bne.n	8005fbc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	3301      	adds	r3, #1
 8005fb0:	613b      	str	r3, [r7, #16]
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d102      	bne.n	8005fc0 <dir_alloc+0x64>
 8005fba:	e00c      	b.n	8005fd6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8005fc0:	2101      	movs	r1, #1
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f7ff ff05 	bl	8005dd2 <dir_next>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8005fcc:	7dfb      	ldrb	r3, [r7, #23]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d0d7      	beq.n	8005f82 <dir_alloc+0x26>
 8005fd2:	e000      	b.n	8005fd6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8005fd4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005fd6:	7dfb      	ldrb	r3, [r7, #23]
 8005fd8:	2b04      	cmp	r3, #4
 8005fda:	d101      	bne.n	8005fe0 <dir_alloc+0x84>
 8005fdc:	2307      	movs	r3, #7
 8005fde:	75fb      	strb	r3, [r7, #23]
	return res;
 8005fe0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3718      	adds	r7, #24
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b084      	sub	sp, #16
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
 8005ff2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	331a      	adds	r3, #26
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f7ff f83f 	bl	800507c <ld_word>
 8005ffe:	4603      	mov	r3, r0
 8006000:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	781b      	ldrb	r3, [r3, #0]
 8006006:	2b03      	cmp	r3, #3
 8006008:	d109      	bne.n	800601e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	3314      	adds	r3, #20
 800600e:	4618      	mov	r0, r3
 8006010:	f7ff f834 	bl	800507c <ld_word>
 8006014:	4603      	mov	r3, r0
 8006016:	041b      	lsls	r3, r3, #16
 8006018:	68fa      	ldr	r2, [r7, #12]
 800601a:	4313      	orrs	r3, r2
 800601c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800601e:	68fb      	ldr	r3, [r7, #12]
}
 8006020:	4618      	mov	r0, r3
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	331a      	adds	r3, #26
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	b292      	uxth	r2, r2
 800603c:	4611      	mov	r1, r2
 800603e:	4618      	mov	r0, r3
 8006040:	f7ff f857 	bl	80050f2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	781b      	ldrb	r3, [r3, #0]
 8006048:	2b03      	cmp	r3, #3
 800604a:	d109      	bne.n	8006060 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f103 0214 	add.w	r2, r3, #20
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	0c1b      	lsrs	r3, r3, #16
 8006056:	b29b      	uxth	r3, r3
 8006058:	4619      	mov	r1, r3
 800605a:	4610      	mov	r0, r2
 800605c:	f7ff f849 	bl	80050f2 <st_word>
	}
}
 8006060:	bf00      	nop
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b086      	sub	sp, #24
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8006072:	2304      	movs	r3, #4
 8006074:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800607c:	e03c      	b.n	80060f8 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	69db      	ldr	r3, [r3, #28]
 8006082:	4619      	mov	r1, r3
 8006084:	6938      	ldr	r0, [r7, #16]
 8006086:	f7ff faa9 	bl	80055dc <move_window>
 800608a:	4603      	mov	r3, r0
 800608c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800608e:	7dfb      	ldrb	r3, [r7, #23]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d136      	bne.n	8006102 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800609c:	7bfb      	ldrb	r3, [r7, #15]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d102      	bne.n	80060a8 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80060a2:	2304      	movs	r3, #4
 80060a4:	75fb      	strb	r3, [r7, #23]
 80060a6:	e031      	b.n	800610c <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	330b      	adds	r3, #11
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060b4:	73bb      	strb	r3, [r7, #14]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	7bba      	ldrb	r2, [r7, #14]
 80060ba:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 80060bc:	7bfb      	ldrb	r3, [r7, #15]
 80060be:	2be5      	cmp	r3, #229	; 0xe5
 80060c0:	d011      	beq.n	80060e6 <dir_read+0x7e>
 80060c2:	7bfb      	ldrb	r3, [r7, #15]
 80060c4:	2b2e      	cmp	r3, #46	; 0x2e
 80060c6:	d00e      	beq.n	80060e6 <dir_read+0x7e>
 80060c8:	7bbb      	ldrb	r3, [r7, #14]
 80060ca:	2b0f      	cmp	r3, #15
 80060cc:	d00b      	beq.n	80060e6 <dir_read+0x7e>
 80060ce:	7bbb      	ldrb	r3, [r7, #14]
 80060d0:	f023 0320 	bic.w	r3, r3, #32
 80060d4:	2b08      	cmp	r3, #8
 80060d6:	bf0c      	ite	eq
 80060d8:	2301      	moveq	r3, #1
 80060da:	2300      	movne	r3, #0
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	461a      	mov	r2, r3
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d00f      	beq.n	8006106 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80060e6:	2100      	movs	r1, #0
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f7ff fe72 	bl	8005dd2 <dir_next>
 80060ee:	4603      	mov	r3, r0
 80060f0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80060f2:	7dfb      	ldrb	r3, [r7, #23]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d108      	bne.n	800610a <dir_read+0xa2>
	while (dp->sect) {
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	69db      	ldr	r3, [r3, #28]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d1be      	bne.n	800607e <dir_read+0x16>
 8006100:	e004      	b.n	800610c <dir_read+0xa4>
		if (res != FR_OK) break;
 8006102:	bf00      	nop
 8006104:	e002      	b.n	800610c <dir_read+0xa4>
				break;
 8006106:	bf00      	nop
 8006108:	e000      	b.n	800610c <dir_read+0xa4>
		if (res != FR_OK) break;
 800610a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800610c:	7dfb      	ldrb	r3, [r7, #23]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d002      	beq.n	8006118 <dir_read+0xb0>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	61da      	str	r2, [r3, #28]
	return res;
 8006118:	7dfb      	ldrb	r3, [r7, #23]
}
 800611a:	4618      	mov	r0, r3
 800611c:	3718      	adds	r7, #24
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006122:	b580      	push	{r7, lr}
 8006124:	b086      	sub	sp, #24
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006130:	2100      	movs	r1, #0
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f7ff fdd2 	bl	8005cdc <dir_sdi>
 8006138:	4603      	mov	r3, r0
 800613a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800613c:	7dfb      	ldrb	r3, [r7, #23]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d001      	beq.n	8006146 <dir_find+0x24>
 8006142:	7dfb      	ldrb	r3, [r7, #23]
 8006144:	e03e      	b.n	80061c4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	69db      	ldr	r3, [r3, #28]
 800614a:	4619      	mov	r1, r3
 800614c:	6938      	ldr	r0, [r7, #16]
 800614e:	f7ff fa45 	bl	80055dc <move_window>
 8006152:	4603      	mov	r3, r0
 8006154:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006156:	7dfb      	ldrb	r3, [r7, #23]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d12f      	bne.n	80061bc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6a1b      	ldr	r3, [r3, #32]
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006164:	7bfb      	ldrb	r3, [r7, #15]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d102      	bne.n	8006170 <dir_find+0x4e>
 800616a:	2304      	movs	r3, #4
 800616c:	75fb      	strb	r3, [r7, #23]
 800616e:	e028      	b.n	80061c2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a1b      	ldr	r3, [r3, #32]
 8006174:	330b      	adds	r3, #11
 8006176:	781b      	ldrb	r3, [r3, #0]
 8006178:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800617c:	b2da      	uxtb	r2, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a1b      	ldr	r3, [r3, #32]
 8006186:	330b      	adds	r3, #11
 8006188:	781b      	ldrb	r3, [r3, #0]
 800618a:	f003 0308 	and.w	r3, r3, #8
 800618e:	2b00      	cmp	r3, #0
 8006190:	d10a      	bne.n	80061a8 <dir_find+0x86>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a18      	ldr	r0, [r3, #32]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	3324      	adds	r3, #36	; 0x24
 800619a:	220b      	movs	r2, #11
 800619c:	4619      	mov	r1, r3
 800619e:	f7ff f82b 	bl	80051f8 <mem_cmp>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d00b      	beq.n	80061c0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80061a8:	2100      	movs	r1, #0
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f7ff fe11 	bl	8005dd2 <dir_next>
 80061b0:	4603      	mov	r3, r0
 80061b2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80061b4:	7dfb      	ldrb	r3, [r7, #23]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d0c5      	beq.n	8006146 <dir_find+0x24>
 80061ba:	e002      	b.n	80061c2 <dir_find+0xa0>
		if (res != FR_OK) break;
 80061bc:	bf00      	nop
 80061be:	e000      	b.n	80061c2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80061c0:	bf00      	nop

	return res;
 80061c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3718      	adds	r7, #24
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80061da:	2101      	movs	r1, #1
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f7ff febd 	bl	8005f5c <dir_alloc>
 80061e2:	4603      	mov	r3, r0
 80061e4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80061e6:	7bfb      	ldrb	r3, [r7, #15]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d11c      	bne.n	8006226 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	69db      	ldr	r3, [r3, #28]
 80061f0:	4619      	mov	r1, r3
 80061f2:	68b8      	ldr	r0, [r7, #8]
 80061f4:	f7ff f9f2 	bl	80055dc <move_window>
 80061f8:	4603      	mov	r3, r0
 80061fa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80061fc:	7bfb      	ldrb	r3, [r7, #15]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d111      	bne.n	8006226 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a1b      	ldr	r3, [r3, #32]
 8006206:	2220      	movs	r2, #32
 8006208:	2100      	movs	r1, #0
 800620a:	4618      	mov	r0, r3
 800620c:	f7fe ffd9 	bl	80051c2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6a18      	ldr	r0, [r3, #32]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	3324      	adds	r3, #36	; 0x24
 8006218:	220b      	movs	r2, #11
 800621a:	4619      	mov	r1, r3
 800621c:	f7fe ffb0 	bl	8005180 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	2201      	movs	r2, #1
 8006224:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006226:	7bfb      	ldrb	r3, [r7, #15]
}
 8006228:	4618      	mov	r0, r3
 800622a:	3710      	adds	r7, #16
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2200      	movs	r2, #0
 800623e:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	69db      	ldr	r3, [r3, #28]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d04e      	beq.n	80062e6 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8006248:	2300      	movs	r3, #0
 800624a:	613b      	str	r3, [r7, #16]
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8006250:	e021      	b.n	8006296 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a1a      	ldr	r2, [r3, #32]
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	1c59      	adds	r1, r3, #1
 800625a:	6179      	str	r1, [r7, #20]
 800625c:	4413      	add	r3, r2
 800625e:	781b      	ldrb	r3, [r3, #0]
 8006260:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8006262:	7bfb      	ldrb	r3, [r7, #15]
 8006264:	2b20      	cmp	r3, #32
 8006266:	d100      	bne.n	800626a <get_fileinfo+0x3a>
 8006268:	e015      	b.n	8006296 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800626a:	7bfb      	ldrb	r3, [r7, #15]
 800626c:	2b05      	cmp	r3, #5
 800626e:	d101      	bne.n	8006274 <get_fileinfo+0x44>
 8006270:	23e5      	movs	r3, #229	; 0xe5
 8006272:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	2b09      	cmp	r3, #9
 8006278:	d106      	bne.n	8006288 <get_fileinfo+0x58>
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	1c5a      	adds	r2, r3, #1
 800627e:	613a      	str	r2, [r7, #16]
 8006280:	683a      	ldr	r2, [r7, #0]
 8006282:	4413      	add	r3, r2
 8006284:	222e      	movs	r2, #46	; 0x2e
 8006286:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	1c5a      	adds	r2, r3, #1
 800628c:	613a      	str	r2, [r7, #16]
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	4413      	add	r3, r2
 8006292:	7bfa      	ldrb	r2, [r7, #15]
 8006294:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	2b0a      	cmp	r3, #10
 800629a:	d9da      	bls.n	8006252 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	4413      	add	r3, r2
 80062a2:	3309      	adds	r3, #9
 80062a4:	2200      	movs	r2, #0
 80062a6:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	7ada      	ldrb	r2, [r3, #11]
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6a1b      	ldr	r3, [r3, #32]
 80062b6:	331c      	adds	r3, #28
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7fe fef7 	bl	80050ac <ld_dword>
 80062be:	4602      	mov	r2, r0
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6a1b      	ldr	r3, [r3, #32]
 80062c8:	3316      	adds	r3, #22
 80062ca:	4618      	mov	r0, r3
 80062cc:	f7fe feee 	bl	80050ac <ld_dword>
 80062d0:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	80da      	strh	r2, [r3, #6]
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	0c1b      	lsrs	r3, r3, #16
 80062de:	b29a      	uxth	r2, r3
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	809a      	strh	r2, [r3, #4]
 80062e4:	e000      	b.n	80062e8 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80062e6:	bf00      	nop
}
 80062e8:	3718      	adds	r7, #24
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
	...

080062f0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b088      	sub	sp, #32
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	60fb      	str	r3, [r7, #12]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	3324      	adds	r3, #36	; 0x24
 8006304:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006306:	220b      	movs	r2, #11
 8006308:	2120      	movs	r1, #32
 800630a:	68b8      	ldr	r0, [r7, #8]
 800630c:	f7fe ff59 	bl	80051c2 <mem_set>
	si = i = 0; ni = 8;
 8006310:	2300      	movs	r3, #0
 8006312:	613b      	str	r3, [r7, #16]
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	61fb      	str	r3, [r7, #28]
 8006318:	2308      	movs	r3, #8
 800631a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	1c5a      	adds	r2, r3, #1
 8006320:	61fa      	str	r2, [r7, #28]
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	4413      	add	r3, r2
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800632a:	7efb      	ldrb	r3, [r7, #27]
 800632c:	2b20      	cmp	r3, #32
 800632e:	d94e      	bls.n	80063ce <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8006330:	7efb      	ldrb	r3, [r7, #27]
 8006332:	2b2f      	cmp	r3, #47	; 0x2f
 8006334:	d006      	beq.n	8006344 <create_name+0x54>
 8006336:	7efb      	ldrb	r3, [r7, #27]
 8006338:	2b5c      	cmp	r3, #92	; 0x5c
 800633a:	d110      	bne.n	800635e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800633c:	e002      	b.n	8006344 <create_name+0x54>
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	3301      	adds	r3, #1
 8006342:	61fb      	str	r3, [r7, #28]
 8006344:	68fa      	ldr	r2, [r7, #12]
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	4413      	add	r3, r2
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	2b2f      	cmp	r3, #47	; 0x2f
 800634e:	d0f6      	beq.n	800633e <create_name+0x4e>
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	4413      	add	r3, r2
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	2b5c      	cmp	r3, #92	; 0x5c
 800635a:	d0f0      	beq.n	800633e <create_name+0x4e>
			break;
 800635c:	e038      	b.n	80063d0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800635e:	7efb      	ldrb	r3, [r7, #27]
 8006360:	2b2e      	cmp	r3, #46	; 0x2e
 8006362:	d003      	beq.n	800636c <create_name+0x7c>
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	429a      	cmp	r2, r3
 800636a:	d30c      	bcc.n	8006386 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	2b0b      	cmp	r3, #11
 8006370:	d002      	beq.n	8006378 <create_name+0x88>
 8006372:	7efb      	ldrb	r3, [r7, #27]
 8006374:	2b2e      	cmp	r3, #46	; 0x2e
 8006376:	d001      	beq.n	800637c <create_name+0x8c>
 8006378:	2306      	movs	r3, #6
 800637a:	e044      	b.n	8006406 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800637c:	2308      	movs	r3, #8
 800637e:	613b      	str	r3, [r7, #16]
 8006380:	230b      	movs	r3, #11
 8006382:	617b      	str	r3, [r7, #20]
			continue;
 8006384:	e022      	b.n	80063cc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8006386:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800638a:	2b00      	cmp	r3, #0
 800638c:	da04      	bge.n	8006398 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800638e:	7efb      	ldrb	r3, [r7, #27]
 8006390:	3b80      	subs	r3, #128	; 0x80
 8006392:	4a1f      	ldr	r2, [pc, #124]	; (8006410 <create_name+0x120>)
 8006394:	5cd3      	ldrb	r3, [r2, r3]
 8006396:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8006398:	7efb      	ldrb	r3, [r7, #27]
 800639a:	4619      	mov	r1, r3
 800639c:	481d      	ldr	r0, [pc, #116]	; (8006414 <create_name+0x124>)
 800639e:	f7fe ff52 	bl	8005246 <chk_chr>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d001      	beq.n	80063ac <create_name+0xbc>
 80063a8:	2306      	movs	r3, #6
 80063aa:	e02c      	b.n	8006406 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80063ac:	7efb      	ldrb	r3, [r7, #27]
 80063ae:	2b60      	cmp	r3, #96	; 0x60
 80063b0:	d905      	bls.n	80063be <create_name+0xce>
 80063b2:	7efb      	ldrb	r3, [r7, #27]
 80063b4:	2b7a      	cmp	r3, #122	; 0x7a
 80063b6:	d802      	bhi.n	80063be <create_name+0xce>
 80063b8:	7efb      	ldrb	r3, [r7, #27]
 80063ba:	3b20      	subs	r3, #32
 80063bc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	1c5a      	adds	r2, r3, #1
 80063c2:	613a      	str	r2, [r7, #16]
 80063c4:	68ba      	ldr	r2, [r7, #8]
 80063c6:	4413      	add	r3, r2
 80063c8:	7efa      	ldrb	r2, [r7, #27]
 80063ca:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80063cc:	e7a6      	b.n	800631c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80063ce:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	441a      	add	r2, r3
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d101      	bne.n	80063e4 <create_name+0xf4>
 80063e0:	2306      	movs	r3, #6
 80063e2:	e010      	b.n	8006406 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	781b      	ldrb	r3, [r3, #0]
 80063e8:	2be5      	cmp	r3, #229	; 0xe5
 80063ea:	d102      	bne.n	80063f2 <create_name+0x102>
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	2205      	movs	r2, #5
 80063f0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80063f2:	7efb      	ldrb	r3, [r7, #27]
 80063f4:	2b20      	cmp	r3, #32
 80063f6:	d801      	bhi.n	80063fc <create_name+0x10c>
 80063f8:	2204      	movs	r2, #4
 80063fa:	e000      	b.n	80063fe <create_name+0x10e>
 80063fc:	2200      	movs	r2, #0
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	330b      	adds	r3, #11
 8006402:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006404:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8006406:	4618      	mov	r0, r3
 8006408:	3720      	adds	r7, #32
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	080076c8 	.word	0x080076c8
 8006414:	08007658 	.word	0x08007658

08006418 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b086      	sub	sp, #24
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800642c:	e002      	b.n	8006434 <follow_path+0x1c>
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	3301      	adds	r3, #1
 8006432:	603b      	str	r3, [r7, #0]
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	2b2f      	cmp	r3, #47	; 0x2f
 800643a:	d0f8      	beq.n	800642e <follow_path+0x16>
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	781b      	ldrb	r3, [r3, #0]
 8006440:	2b5c      	cmp	r3, #92	; 0x5c
 8006442:	d0f4      	beq.n	800642e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	2200      	movs	r2, #0
 8006448:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	2b1f      	cmp	r3, #31
 8006450:	d80a      	bhi.n	8006468 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2280      	movs	r2, #128	; 0x80
 8006456:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800645a:	2100      	movs	r1, #0
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f7ff fc3d 	bl	8005cdc <dir_sdi>
 8006462:	4603      	mov	r3, r0
 8006464:	75fb      	strb	r3, [r7, #23]
 8006466:	e043      	b.n	80064f0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006468:	463b      	mov	r3, r7
 800646a:	4619      	mov	r1, r3
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f7ff ff3f 	bl	80062f0 <create_name>
 8006472:	4603      	mov	r3, r0
 8006474:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006476:	7dfb      	ldrb	r3, [r7, #23]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d134      	bne.n	80064e6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f7ff fe50 	bl	8006122 <dir_find>
 8006482:	4603      	mov	r3, r0
 8006484:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800648c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800648e:	7dfb      	ldrb	r3, [r7, #23]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d00a      	beq.n	80064aa <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006494:	7dfb      	ldrb	r3, [r7, #23]
 8006496:	2b04      	cmp	r3, #4
 8006498:	d127      	bne.n	80064ea <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800649a:	7afb      	ldrb	r3, [r7, #11]
 800649c:	f003 0304 	and.w	r3, r3, #4
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d122      	bne.n	80064ea <follow_path+0xd2>
 80064a4:	2305      	movs	r3, #5
 80064a6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80064a8:	e01f      	b.n	80064ea <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80064aa:	7afb      	ldrb	r3, [r7, #11]
 80064ac:	f003 0304 	and.w	r3, r3, #4
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d11c      	bne.n	80064ee <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	799b      	ldrb	r3, [r3, #6]
 80064b8:	f003 0310 	and.w	r3, r3, #16
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d102      	bne.n	80064c6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80064c0:	2305      	movs	r3, #5
 80064c2:	75fb      	strb	r3, [r7, #23]
 80064c4:	e014      	b.n	80064f0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	695b      	ldr	r3, [r3, #20]
 80064d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064d4:	4413      	add	r3, r2
 80064d6:	4619      	mov	r1, r3
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	f7ff fd86 	bl	8005fea <ld_clust>
 80064de:	4602      	mov	r2, r0
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80064e4:	e7c0      	b.n	8006468 <follow_path+0x50>
			if (res != FR_OK) break;
 80064e6:	bf00      	nop
 80064e8:	e002      	b.n	80064f0 <follow_path+0xd8>
				break;
 80064ea:	bf00      	nop
 80064ec:	e000      	b.n	80064f0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80064ee:	bf00      	nop
			}
		}
	}

	return res;
 80064f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3718      	adds	r7, #24
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80064fa:	b480      	push	{r7}
 80064fc:	b087      	sub	sp, #28
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006502:	f04f 33ff 	mov.w	r3, #4294967295
 8006506:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d031      	beq.n	8006574 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	617b      	str	r3, [r7, #20]
 8006516:	e002      	b.n	800651e <get_ldnumber+0x24>
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	3301      	adds	r3, #1
 800651c:	617b      	str	r3, [r7, #20]
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	2b20      	cmp	r3, #32
 8006524:	d903      	bls.n	800652e <get_ldnumber+0x34>
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	2b3a      	cmp	r3, #58	; 0x3a
 800652c:	d1f4      	bne.n	8006518 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	781b      	ldrb	r3, [r3, #0]
 8006532:	2b3a      	cmp	r3, #58	; 0x3a
 8006534:	d11c      	bne.n	8006570 <get_ldnumber+0x76>
			tp = *path;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	1c5a      	adds	r2, r3, #1
 8006540:	60fa      	str	r2, [r7, #12]
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	3b30      	subs	r3, #48	; 0x30
 8006546:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	2b09      	cmp	r3, #9
 800654c:	d80e      	bhi.n	800656c <get_ldnumber+0x72>
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	429a      	cmp	r2, r3
 8006554:	d10a      	bne.n	800656c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d107      	bne.n	800656c <get_ldnumber+0x72>
					vol = (int)i;
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	3301      	adds	r3, #1
 8006564:	617b      	str	r3, [r7, #20]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	697a      	ldr	r2, [r7, #20]
 800656a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	e002      	b.n	8006576 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006570:	2300      	movs	r3, #0
 8006572:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006574:	693b      	ldr	r3, [r7, #16]
}
 8006576:	4618      	mov	r0, r3
 8006578:	371c      	adds	r7, #28
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
	...

08006584 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b082      	sub	sp, #8
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	70da      	strb	r2, [r3, #3]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f04f 32ff 	mov.w	r2, #4294967295
 800659a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800659c:	6839      	ldr	r1, [r7, #0]
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7ff f81c 	bl	80055dc <move_window>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d001      	beq.n	80065ae <check_fs+0x2a>
 80065aa:	2304      	movs	r3, #4
 80065ac:	e038      	b.n	8006620 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	3330      	adds	r3, #48	; 0x30
 80065b2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80065b6:	4618      	mov	r0, r3
 80065b8:	f7fe fd60 	bl	800507c <ld_word>
 80065bc:	4603      	mov	r3, r0
 80065be:	461a      	mov	r2, r3
 80065c0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d001      	beq.n	80065cc <check_fs+0x48>
 80065c8:	2303      	movs	r3, #3
 80065ca:	e029      	b.n	8006620 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80065d2:	2be9      	cmp	r3, #233	; 0xe9
 80065d4:	d009      	beq.n	80065ea <check_fs+0x66>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80065dc:	2beb      	cmp	r3, #235	; 0xeb
 80065de:	d11e      	bne.n	800661e <check_fs+0x9a>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80065e6:	2b90      	cmp	r3, #144	; 0x90
 80065e8:	d119      	bne.n	800661e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	3330      	adds	r3, #48	; 0x30
 80065ee:	3336      	adds	r3, #54	; 0x36
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7fe fd5b 	bl	80050ac <ld_dword>
 80065f6:	4603      	mov	r3, r0
 80065f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80065fc:	4a0a      	ldr	r2, [pc, #40]	; (8006628 <check_fs+0xa4>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d101      	bne.n	8006606 <check_fs+0x82>
 8006602:	2300      	movs	r3, #0
 8006604:	e00c      	b.n	8006620 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	3330      	adds	r3, #48	; 0x30
 800660a:	3352      	adds	r3, #82	; 0x52
 800660c:	4618      	mov	r0, r3
 800660e:	f7fe fd4d 	bl	80050ac <ld_dword>
 8006612:	4603      	mov	r3, r0
 8006614:	4a05      	ldr	r2, [pc, #20]	; (800662c <check_fs+0xa8>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d101      	bne.n	800661e <check_fs+0x9a>
 800661a:	2300      	movs	r3, #0
 800661c:	e000      	b.n	8006620 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800661e:	2302      	movs	r3, #2
}
 8006620:	4618      	mov	r0, r3
 8006622:	3708      	adds	r7, #8
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}
 8006628:	00544146 	.word	0x00544146
 800662c:	33544146 	.word	0x33544146

08006630 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b096      	sub	sp, #88	; 0x58
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	4613      	mov	r3, r2
 800663c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	2200      	movs	r2, #0
 8006642:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006644:	68f8      	ldr	r0, [r7, #12]
 8006646:	f7ff ff58 	bl	80064fa <get_ldnumber>
 800664a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800664c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800664e:	2b00      	cmp	r3, #0
 8006650:	da01      	bge.n	8006656 <find_volume+0x26>
 8006652:	230b      	movs	r3, #11
 8006654:	e22d      	b.n	8006ab2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006656:	4aa1      	ldr	r2, [pc, #644]	; (80068dc <find_volume+0x2ac>)
 8006658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800665a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800665e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <find_volume+0x3a>
 8006666:	230c      	movs	r3, #12
 8006668:	e223      	b.n	8006ab2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800666e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006670:	79fb      	ldrb	r3, [r7, #7]
 8006672:	f023 0301 	bic.w	r3, r3, #1
 8006676:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d01a      	beq.n	80066b6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006682:	785b      	ldrb	r3, [r3, #1]
 8006684:	4618      	mov	r0, r3
 8006686:	f7fe fc5b 	bl	8004f40 <disk_status>
 800668a:	4603      	mov	r3, r0
 800668c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006690:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006694:	f003 0301 	and.w	r3, r3, #1
 8006698:	2b00      	cmp	r3, #0
 800669a:	d10c      	bne.n	80066b6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800669c:	79fb      	ldrb	r3, [r7, #7]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d007      	beq.n	80066b2 <find_volume+0x82>
 80066a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d001      	beq.n	80066b2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80066ae:	230a      	movs	r3, #10
 80066b0:	e1ff      	b.n	8006ab2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 80066b2:	2300      	movs	r3, #0
 80066b4:	e1fd      	b.n	8006ab2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80066b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066b8:	2200      	movs	r2, #0
 80066ba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80066bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066be:	b2da      	uxtb	r2, r3
 80066c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066c2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80066c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066c6:	785b      	ldrb	r3, [r3, #1]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f7fe fc53 	bl	8004f74 <disk_initialize>
 80066ce:	4603      	mov	r3, r0
 80066d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80066d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80066d8:	f003 0301 	and.w	r3, r3, #1
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d001      	beq.n	80066e4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80066e0:	2303      	movs	r3, #3
 80066e2:	e1e6      	b.n	8006ab2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80066e4:	79fb      	ldrb	r3, [r7, #7]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d007      	beq.n	80066fa <find_volume+0xca>
 80066ea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80066ee:	f003 0304 	and.w	r3, r3, #4
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d001      	beq.n	80066fa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80066f6:	230a      	movs	r3, #10
 80066f8:	e1db      	b.n	8006ab2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80066fa:	2300      	movs	r3, #0
 80066fc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80066fe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006700:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006702:	f7ff ff3f 	bl	8006584 <check_fs>
 8006706:	4603      	mov	r3, r0
 8006708:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800670c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006710:	2b02      	cmp	r3, #2
 8006712:	d149      	bne.n	80067a8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006714:	2300      	movs	r3, #0
 8006716:	643b      	str	r3, [r7, #64]	; 0x40
 8006718:	e01e      	b.n	8006758 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800671a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800671c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006720:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006722:	011b      	lsls	r3, r3, #4
 8006724:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006728:	4413      	add	r3, r2
 800672a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800672c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800672e:	3304      	adds	r3, #4
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d006      	beq.n	8006744 <find_volume+0x114>
 8006736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006738:	3308      	adds	r3, #8
 800673a:	4618      	mov	r0, r3
 800673c:	f7fe fcb6 	bl	80050ac <ld_dword>
 8006740:	4602      	mov	r2, r0
 8006742:	e000      	b.n	8006746 <find_volume+0x116>
 8006744:	2200      	movs	r2, #0
 8006746:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	3358      	adds	r3, #88	; 0x58
 800674c:	443b      	add	r3, r7
 800674e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006752:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006754:	3301      	adds	r3, #1
 8006756:	643b      	str	r3, [r7, #64]	; 0x40
 8006758:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800675a:	2b03      	cmp	r3, #3
 800675c:	d9dd      	bls.n	800671a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800675e:	2300      	movs	r3, #0
 8006760:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8006762:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006764:	2b00      	cmp	r3, #0
 8006766:	d002      	beq.n	800676e <find_volume+0x13e>
 8006768:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800676a:	3b01      	subs	r3, #1
 800676c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800676e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	3358      	adds	r3, #88	; 0x58
 8006774:	443b      	add	r3, r7
 8006776:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800677a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800677c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800677e:	2b00      	cmp	r3, #0
 8006780:	d005      	beq.n	800678e <find_volume+0x15e>
 8006782:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006784:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006786:	f7ff fefd 	bl	8006584 <check_fs>
 800678a:	4603      	mov	r3, r0
 800678c:	e000      	b.n	8006790 <find_volume+0x160>
 800678e:	2303      	movs	r3, #3
 8006790:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006794:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006798:	2b01      	cmp	r3, #1
 800679a:	d905      	bls.n	80067a8 <find_volume+0x178>
 800679c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800679e:	3301      	adds	r3, #1
 80067a0:	643b      	str	r3, [r7, #64]	; 0x40
 80067a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067a4:	2b03      	cmp	r3, #3
 80067a6:	d9e2      	bls.n	800676e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80067a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067ac:	2b04      	cmp	r3, #4
 80067ae:	d101      	bne.n	80067b4 <find_volume+0x184>
 80067b0:	2301      	movs	r3, #1
 80067b2:	e17e      	b.n	8006ab2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80067b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d901      	bls.n	80067c0 <find_volume+0x190>
 80067bc:	230d      	movs	r3, #13
 80067be:	e178      	b.n	8006ab2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80067c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067c2:	3330      	adds	r3, #48	; 0x30
 80067c4:	330b      	adds	r3, #11
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7fe fc58 	bl	800507c <ld_word>
 80067cc:	4603      	mov	r3, r0
 80067ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067d2:	d001      	beq.n	80067d8 <find_volume+0x1a8>
 80067d4:	230d      	movs	r3, #13
 80067d6:	e16c      	b.n	8006ab2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80067d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067da:	3330      	adds	r3, #48	; 0x30
 80067dc:	3316      	adds	r3, #22
 80067de:	4618      	mov	r0, r3
 80067e0:	f7fe fc4c 	bl	800507c <ld_word>
 80067e4:	4603      	mov	r3, r0
 80067e6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80067e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d106      	bne.n	80067fc <find_volume+0x1cc>
 80067ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067f0:	3330      	adds	r3, #48	; 0x30
 80067f2:	3324      	adds	r3, #36	; 0x24
 80067f4:	4618      	mov	r0, r3
 80067f6:	f7fe fc59 	bl	80050ac <ld_dword>
 80067fa:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80067fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006800:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006804:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8006808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800680a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800680c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800680e:	789b      	ldrb	r3, [r3, #2]
 8006810:	2b01      	cmp	r3, #1
 8006812:	d005      	beq.n	8006820 <find_volume+0x1f0>
 8006814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006816:	789b      	ldrb	r3, [r3, #2]
 8006818:	2b02      	cmp	r3, #2
 800681a:	d001      	beq.n	8006820 <find_volume+0x1f0>
 800681c:	230d      	movs	r3, #13
 800681e:	e148      	b.n	8006ab2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006822:	789b      	ldrb	r3, [r3, #2]
 8006824:	461a      	mov	r2, r3
 8006826:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006828:	fb02 f303 	mul.w	r3, r2, r3
 800682c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800682e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006834:	b29a      	uxth	r2, r3
 8006836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006838:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800683a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800683c:	895b      	ldrh	r3, [r3, #10]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d008      	beq.n	8006854 <find_volume+0x224>
 8006842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006844:	895b      	ldrh	r3, [r3, #10]
 8006846:	461a      	mov	r2, r3
 8006848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800684a:	895b      	ldrh	r3, [r3, #10]
 800684c:	3b01      	subs	r3, #1
 800684e:	4013      	ands	r3, r2
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <find_volume+0x228>
 8006854:	230d      	movs	r3, #13
 8006856:	e12c      	b.n	8006ab2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800685a:	3330      	adds	r3, #48	; 0x30
 800685c:	3311      	adds	r3, #17
 800685e:	4618      	mov	r0, r3
 8006860:	f7fe fc0c 	bl	800507c <ld_word>
 8006864:	4603      	mov	r3, r0
 8006866:	461a      	mov	r2, r3
 8006868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800686a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800686c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800686e:	891b      	ldrh	r3, [r3, #8]
 8006870:	f003 030f 	and.w	r3, r3, #15
 8006874:	b29b      	uxth	r3, r3
 8006876:	2b00      	cmp	r3, #0
 8006878:	d001      	beq.n	800687e <find_volume+0x24e>
 800687a:	230d      	movs	r3, #13
 800687c:	e119      	b.n	8006ab2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800687e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006880:	3330      	adds	r3, #48	; 0x30
 8006882:	3313      	adds	r3, #19
 8006884:	4618      	mov	r0, r3
 8006886:	f7fe fbf9 	bl	800507c <ld_word>
 800688a:	4603      	mov	r3, r0
 800688c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800688e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006890:	2b00      	cmp	r3, #0
 8006892:	d106      	bne.n	80068a2 <find_volume+0x272>
 8006894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006896:	3330      	adds	r3, #48	; 0x30
 8006898:	3320      	adds	r3, #32
 800689a:	4618      	mov	r0, r3
 800689c:	f7fe fc06 	bl	80050ac <ld_dword>
 80068a0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80068a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a4:	3330      	adds	r3, #48	; 0x30
 80068a6:	330e      	adds	r3, #14
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7fe fbe7 	bl	800507c <ld_word>
 80068ae:	4603      	mov	r3, r0
 80068b0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80068b2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d101      	bne.n	80068bc <find_volume+0x28c>
 80068b8:	230d      	movs	r3, #13
 80068ba:	e0fa      	b.n	8006ab2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80068bc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80068be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068c0:	4413      	add	r3, r2
 80068c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068c4:	8912      	ldrh	r2, [r2, #8]
 80068c6:	0912      	lsrs	r2, r2, #4
 80068c8:	b292      	uxth	r2, r2
 80068ca:	4413      	add	r3, r2
 80068cc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80068ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d204      	bcs.n	80068e0 <find_volume+0x2b0>
 80068d6:	230d      	movs	r3, #13
 80068d8:	e0eb      	b.n	8006ab2 <find_volume+0x482>
 80068da:	bf00      	nop
 80068dc:	2000103c 	.word	0x2000103c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80068e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e4:	1ad3      	subs	r3, r2, r3
 80068e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068e8:	8952      	ldrh	r2, [r2, #10]
 80068ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80068ee:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80068f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d101      	bne.n	80068fa <find_volume+0x2ca>
 80068f6:	230d      	movs	r3, #13
 80068f8:	e0db      	b.n	8006ab2 <find_volume+0x482>
		fmt = FS_FAT32;
 80068fa:	2303      	movs	r3, #3
 80068fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006902:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8006906:	4293      	cmp	r3, r2
 8006908:	d802      	bhi.n	8006910 <find_volume+0x2e0>
 800690a:	2302      	movs	r3, #2
 800690c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006912:	f640 72f5 	movw	r2, #4085	; 0xff5
 8006916:	4293      	cmp	r3, r2
 8006918:	d802      	bhi.n	8006920 <find_volume+0x2f0>
 800691a:	2301      	movs	r3, #1
 800691c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006922:	1c9a      	adds	r2, r3, #2
 8006924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006926:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8006928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800692a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800692c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800692e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006930:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006932:	441a      	add	r2, r3
 8006934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006936:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8006938:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800693a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800693c:	441a      	add	r2, r3
 800693e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006940:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8006942:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006946:	2b03      	cmp	r3, #3
 8006948:	d11e      	bne.n	8006988 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800694a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800694c:	3330      	adds	r3, #48	; 0x30
 800694e:	332a      	adds	r3, #42	; 0x2a
 8006950:	4618      	mov	r0, r3
 8006952:	f7fe fb93 	bl	800507c <ld_word>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d001      	beq.n	8006960 <find_volume+0x330>
 800695c:	230d      	movs	r3, #13
 800695e:	e0a8      	b.n	8006ab2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006962:	891b      	ldrh	r3, [r3, #8]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <find_volume+0x33c>
 8006968:	230d      	movs	r3, #13
 800696a:	e0a2      	b.n	8006ab2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800696c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800696e:	3330      	adds	r3, #48	; 0x30
 8006970:	332c      	adds	r3, #44	; 0x2c
 8006972:	4618      	mov	r0, r3
 8006974:	f7fe fb9a 	bl	80050ac <ld_dword>
 8006978:	4602      	mov	r2, r0
 800697a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800697c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800697e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	009b      	lsls	r3, r3, #2
 8006984:	647b      	str	r3, [r7, #68]	; 0x44
 8006986:	e01f      	b.n	80069c8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006988:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800698a:	891b      	ldrh	r3, [r3, #8]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d101      	bne.n	8006994 <find_volume+0x364>
 8006990:	230d      	movs	r3, #13
 8006992:	e08e      	b.n	8006ab2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006996:	6a1a      	ldr	r2, [r3, #32]
 8006998:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800699a:	441a      	add	r2, r3
 800699c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800699e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80069a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	d103      	bne.n	80069b0 <find_volume+0x380>
 80069a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069aa:	695b      	ldr	r3, [r3, #20]
 80069ac:	005b      	lsls	r3, r3, #1
 80069ae:	e00a      	b.n	80069c6 <find_volume+0x396>
 80069b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b2:	695a      	ldr	r2, [r3, #20]
 80069b4:	4613      	mov	r3, r2
 80069b6:	005b      	lsls	r3, r3, #1
 80069b8:	4413      	add	r3, r2
 80069ba:	085a      	lsrs	r2, r3, #1
 80069bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069be:	695b      	ldr	r3, [r3, #20]
 80069c0:	f003 0301 	and.w	r3, r3, #1
 80069c4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80069c6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80069c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ca:	699a      	ldr	r2, [r3, #24]
 80069cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069ce:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80069d2:	0a5b      	lsrs	r3, r3, #9
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d201      	bcs.n	80069dc <find_volume+0x3ac>
 80069d8:	230d      	movs	r3, #13
 80069da:	e06a      	b.n	8006ab2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80069dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069de:	f04f 32ff 	mov.w	r2, #4294967295
 80069e2:	611a      	str	r2, [r3, #16]
 80069e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069e6:	691a      	ldr	r2, [r3, #16]
 80069e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ea:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80069ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ee:	2280      	movs	r2, #128	; 0x80
 80069f0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80069f2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80069f6:	2b03      	cmp	r3, #3
 80069f8:	d149      	bne.n	8006a8e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80069fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069fc:	3330      	adds	r3, #48	; 0x30
 80069fe:	3330      	adds	r3, #48	; 0x30
 8006a00:	4618      	mov	r0, r3
 8006a02:	f7fe fb3b 	bl	800507c <ld_word>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d140      	bne.n	8006a8e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006a0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a0e:	3301      	adds	r3, #1
 8006a10:	4619      	mov	r1, r3
 8006a12:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006a14:	f7fe fde2 	bl	80055dc <move_window>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d137      	bne.n	8006a8e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8006a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a20:	2200      	movs	r2, #0
 8006a22:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a26:	3330      	adds	r3, #48	; 0x30
 8006a28:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f7fe fb25 	bl	800507c <ld_word>
 8006a32:	4603      	mov	r3, r0
 8006a34:	461a      	mov	r2, r3
 8006a36:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d127      	bne.n	8006a8e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a40:	3330      	adds	r3, #48	; 0x30
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7fe fb32 	bl	80050ac <ld_dword>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	4a1c      	ldr	r2, [pc, #112]	; (8006abc <find_volume+0x48c>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d11e      	bne.n	8006a8e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a52:	3330      	adds	r3, #48	; 0x30
 8006a54:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f7fe fb27 	bl	80050ac <ld_dword>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	4a17      	ldr	r2, [pc, #92]	; (8006ac0 <find_volume+0x490>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d113      	bne.n	8006a8e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a68:	3330      	adds	r3, #48	; 0x30
 8006a6a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7fe fb1c 	bl	80050ac <ld_dword>
 8006a74:	4602      	mov	r2, r0
 8006a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a78:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a7c:	3330      	adds	r3, #48	; 0x30
 8006a7e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8006a82:	4618      	mov	r0, r3
 8006a84:	f7fe fb12 	bl	80050ac <ld_dword>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a8c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8006a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a90:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8006a94:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006a96:	4b0b      	ldr	r3, [pc, #44]	; (8006ac4 <find_volume+0x494>)
 8006a98:	881b      	ldrh	r3, [r3, #0]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	4b09      	ldr	r3, [pc, #36]	; (8006ac4 <find_volume+0x494>)
 8006aa0:	801a      	strh	r2, [r3, #0]
 8006aa2:	4b08      	ldr	r3, [pc, #32]	; (8006ac4 <find_volume+0x494>)
 8006aa4:	881a      	ldrh	r2, [r3, #0]
 8006aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8006aaa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006aac:	f7fe fd2e 	bl	800550c <clear_lock>
#endif
	return FR_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3758      	adds	r7, #88	; 0x58
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	41615252 	.word	0x41615252
 8006ac0:	61417272 	.word	0x61417272
 8006ac4:	20001040 	.word	0x20001040

08006ac8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8006ad2:	2309      	movs	r3, #9
 8006ad4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d01c      	beq.n	8006b16 <validate+0x4e>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d018      	beq.n	8006b16 <validate+0x4e>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d013      	beq.n	8006b16 <validate+0x4e>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	889a      	ldrh	r2, [r3, #4]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	88db      	ldrh	r3, [r3, #6]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d10c      	bne.n	8006b16 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	785b      	ldrb	r3, [r3, #1]
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7fe fa1c 	bl	8004f40 <disk_status>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	f003 0301 	and.w	r3, r3, #1
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d101      	bne.n	8006b16 <validate+0x4e>
			res = FR_OK;
 8006b12:	2300      	movs	r3, #0
 8006b14:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8006b16:	7bfb      	ldrb	r3, [r7, #15]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d102      	bne.n	8006b22 <validate+0x5a>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	e000      	b.n	8006b24 <validate+0x5c>
 8006b22:	2300      	movs	r3, #0
 8006b24:	683a      	ldr	r2, [r7, #0]
 8006b26:	6013      	str	r3, [r2, #0]
	return res;
 8006b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3710      	adds	r7, #16
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
	...

08006b34 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b088      	sub	sp, #32
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8006b46:	f107 0310 	add.w	r3, r7, #16
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f7ff fcd5 	bl	80064fa <get_ldnumber>
 8006b50:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	da01      	bge.n	8006b5c <f_mount+0x28>
 8006b58:	230b      	movs	r3, #11
 8006b5a:	e02b      	b.n	8006bb4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006b5c:	4a17      	ldr	r2, [pc, #92]	; (8006bbc <f_mount+0x88>)
 8006b5e:	69fb      	ldr	r3, [r7, #28]
 8006b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b64:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d005      	beq.n	8006b78 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006b6c:	69b8      	ldr	r0, [r7, #24]
 8006b6e:	f7fe fccd 	bl	800550c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006b72:	69bb      	ldr	r3, [r7, #24]
 8006b74:	2200      	movs	r2, #0
 8006b76:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d002      	beq.n	8006b84 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2200      	movs	r2, #0
 8006b82:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006b84:	68fa      	ldr	r2, [r7, #12]
 8006b86:	490d      	ldr	r1, [pc, #52]	; (8006bbc <f_mount+0x88>)
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d002      	beq.n	8006b9a <f_mount+0x66>
 8006b94:	79fb      	ldrb	r3, [r7, #7]
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d001      	beq.n	8006b9e <f_mount+0x6a>
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	e00a      	b.n	8006bb4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006b9e:	f107 010c 	add.w	r1, r7, #12
 8006ba2:	f107 0308 	add.w	r3, r7, #8
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f7ff fd41 	bl	8006630 <find_volume>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8006bb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3720      	adds	r7, #32
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	2000103c 	.word	0x2000103c

08006bc0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b098      	sub	sp, #96	; 0x60
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	4613      	mov	r3, r2
 8006bcc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d101      	bne.n	8006bd8 <f_open+0x18>
 8006bd4:	2309      	movs	r3, #9
 8006bd6:	e1ad      	b.n	8006f34 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8006bd8:	79fb      	ldrb	r3, [r7, #7]
 8006bda:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006bde:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8006be0:	79fa      	ldrb	r2, [r7, #7]
 8006be2:	f107 0110 	add.w	r1, r7, #16
 8006be6:	f107 0308 	add.w	r3, r7, #8
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7ff fd20 	bl	8006630 <find_volume>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8006bf6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	f040 8191 	bne.w	8006f22 <f_open+0x362>
		dj.obj.fs = fs;
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006c04:	68ba      	ldr	r2, [r7, #8]
 8006c06:	f107 0314 	add.w	r3, r7, #20
 8006c0a:	4611      	mov	r1, r2
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f7ff fc03 	bl	8006418 <follow_path>
 8006c12:	4603      	mov	r3, r0
 8006c14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8006c18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d11a      	bne.n	8006c56 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006c20:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006c24:	b25b      	sxtb	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	da03      	bge.n	8006c32 <f_open+0x72>
				res = FR_INVALID_NAME;
 8006c2a:	2306      	movs	r3, #6
 8006c2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8006c30:	e011      	b.n	8006c56 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006c32:	79fb      	ldrb	r3, [r7, #7]
 8006c34:	f023 0301 	bic.w	r3, r3, #1
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	bf14      	ite	ne
 8006c3c:	2301      	movne	r3, #1
 8006c3e:	2300      	moveq	r3, #0
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	461a      	mov	r2, r3
 8006c44:	f107 0314 	add.w	r3, r7, #20
 8006c48:	4611      	mov	r1, r2
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f7fe fb16 	bl	800527c <chk_lock>
 8006c50:	4603      	mov	r3, r0
 8006c52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006c56:	79fb      	ldrb	r3, [r7, #7]
 8006c58:	f003 031c 	and.w	r3, r3, #28
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d07f      	beq.n	8006d60 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8006c60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d017      	beq.n	8006c98 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006c68:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c6c:	2b04      	cmp	r3, #4
 8006c6e:	d10e      	bne.n	8006c8e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006c70:	f7fe fb60 	bl	8005334 <enq_lock>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d006      	beq.n	8006c88 <f_open+0xc8>
 8006c7a:	f107 0314 	add.w	r3, r7, #20
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7ff faa4 	bl	80061cc <dir_register>
 8006c84:	4603      	mov	r3, r0
 8006c86:	e000      	b.n	8006c8a <f_open+0xca>
 8006c88:	2312      	movs	r3, #18
 8006c8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006c8e:	79fb      	ldrb	r3, [r7, #7]
 8006c90:	f043 0308 	orr.w	r3, r3, #8
 8006c94:	71fb      	strb	r3, [r7, #7]
 8006c96:	e010      	b.n	8006cba <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006c98:	7ebb      	ldrb	r3, [r7, #26]
 8006c9a:	f003 0311 	and.w	r3, r3, #17
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <f_open+0xea>
					res = FR_DENIED;
 8006ca2:	2307      	movs	r3, #7
 8006ca4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8006ca8:	e007      	b.n	8006cba <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006caa:	79fb      	ldrb	r3, [r7, #7]
 8006cac:	f003 0304 	and.w	r3, r3, #4
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d002      	beq.n	8006cba <f_open+0xfa>
 8006cb4:	2308      	movs	r3, #8
 8006cb6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006cba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d168      	bne.n	8006d94 <f_open+0x1d4>
 8006cc2:	79fb      	ldrb	r3, [r7, #7]
 8006cc4:	f003 0308 	and.w	r3, r3, #8
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d063      	beq.n	8006d94 <f_open+0x1d4>
				dw = GET_FATTIME();
 8006ccc:	f7fd ffcc 	bl	8004c68 <get_fattime>
 8006cd0:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8006cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cd4:	330e      	adds	r3, #14
 8006cd6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7fe fa25 	bl	8005128 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8006cde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ce0:	3316      	adds	r3, #22
 8006ce2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f7fe fa1f 	bl	8005128 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8006cea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cec:	330b      	adds	r3, #11
 8006cee:	2220      	movs	r2, #32
 8006cf0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006cf6:	4611      	mov	r1, r2
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f7ff f976 	bl	8005fea <ld_clust>
 8006cfe:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006d04:	2200      	movs	r2, #0
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7ff f98e 	bl	8006028 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8006d0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d0e:	331c      	adds	r3, #28
 8006d10:	2100      	movs	r1, #0
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7fe fa08 	bl	8005128 <st_dword>
					fs->wflag = 1;
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8006d1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d037      	beq.n	8006d94 <f_open+0x1d4>
						dw = fs->winsect;
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d28:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8006d2a:	f107 0314 	add.w	r3, r7, #20
 8006d2e:	2200      	movs	r2, #0
 8006d30:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7fe fea1 	bl	8005a7a <remove_chain>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8006d3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d126      	bne.n	8006d94 <f_open+0x1d4>
							res = move_window(fs, dw);
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7fe fc46 	bl	80055dc <move_window>
 8006d50:	4603      	mov	r3, r0
 8006d52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d5a:	3a01      	subs	r2, #1
 8006d5c:	60da      	str	r2, [r3, #12]
 8006d5e:	e019      	b.n	8006d94 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8006d60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d115      	bne.n	8006d94 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006d68:	7ebb      	ldrb	r3, [r7, #26]
 8006d6a:	f003 0310 	and.w	r3, r3, #16
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d003      	beq.n	8006d7a <f_open+0x1ba>
					res = FR_NO_FILE;
 8006d72:	2304      	movs	r3, #4
 8006d74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8006d78:	e00c      	b.n	8006d94 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006d7a:	79fb      	ldrb	r3, [r7, #7]
 8006d7c:	f003 0302 	and.w	r3, r3, #2
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d007      	beq.n	8006d94 <f_open+0x1d4>
 8006d84:	7ebb      	ldrb	r3, [r7, #26]
 8006d86:	f003 0301 	and.w	r3, r3, #1
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d002      	beq.n	8006d94 <f_open+0x1d4>
						res = FR_DENIED;
 8006d8e:	2307      	movs	r3, #7
 8006d90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8006d94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d128      	bne.n	8006dee <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8006d9c:	79fb      	ldrb	r3, [r7, #7]
 8006d9e:	f003 0308 	and.w	r3, r3, #8
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d003      	beq.n	8006dae <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8006da6:	79fb      	ldrb	r3, [r7, #7]
 8006da8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dac:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8006db6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006dbc:	79fb      	ldrb	r3, [r7, #7]
 8006dbe:	f023 0301 	bic.w	r3, r3, #1
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	bf14      	ite	ne
 8006dc6:	2301      	movne	r3, #1
 8006dc8:	2300      	moveq	r3, #0
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	461a      	mov	r2, r3
 8006dce:	f107 0314 	add.w	r3, r7, #20
 8006dd2:	4611      	mov	r1, r2
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f7fe facf 	bl	8005378 <inc_lock>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d102      	bne.n	8006dee <f_open+0x22e>
 8006de8:	2302      	movs	r3, #2
 8006dea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8006dee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f040 8095 	bne.w	8006f22 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006dfc:	4611      	mov	r1, r2
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f7ff f8f3 	bl	8005fea <ld_clust>
 8006e04:	4602      	mov	r2, r0
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e0c:	331c      	adds	r3, #28
 8006e0e:	4618      	mov	r0, r3
 8006e10:	f7fe f94c 	bl	80050ac <ld_dword>
 8006e14:	4602      	mov	r2, r0
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8006e20:	693a      	ldr	r2, [r7, #16]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	88da      	ldrh	r2, [r3, #6]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	79fa      	ldrb	r2, [r7, #7]
 8006e32:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2200      	movs	r2, #0
 8006e38:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	3330      	adds	r3, #48	; 0x30
 8006e4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e4e:	2100      	movs	r1, #0
 8006e50:	4618      	mov	r0, r3
 8006e52:	f7fe f9b6 	bl	80051c2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006e56:	79fb      	ldrb	r3, [r7, #7]
 8006e58:	f003 0320 	and.w	r3, r3, #32
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d060      	beq.n	8006f22 <f_open+0x362>
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d05c      	beq.n	8006f22 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	68da      	ldr	r2, [r3, #12]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	895b      	ldrh	r3, [r3, #10]
 8006e74:	025b      	lsls	r3, r3, #9
 8006e76:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	657b      	str	r3, [r7, #84]	; 0x54
 8006e84:	e016      	b.n	8006eb4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f7fe fc61 	bl	8005752 <get_fat>
 8006e90:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8006e92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d802      	bhi.n	8006e9e <f_open+0x2de>
 8006e98:	2302      	movs	r3, #2
 8006e9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006e9e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea4:	d102      	bne.n	8006eac <f_open+0x2ec>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006eac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006eae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	657b      	str	r3, [r7, #84]	; 0x54
 8006eb4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d103      	bne.n	8006ec4 <f_open+0x304>
 8006ebc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006ebe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d8e0      	bhi.n	8006e86 <f_open+0x2c6>
				}
				fp->clust = clst;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006ec8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8006eca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d127      	bne.n	8006f22 <f_open+0x362>
 8006ed2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d022      	beq.n	8006f22 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f7fe fc17 	bl	8005714 <clust2sect>
 8006ee6:	6478      	str	r0, [r7, #68]	; 0x44
 8006ee8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d103      	bne.n	8006ef6 <f_open+0x336>
						res = FR_INT_ERR;
 8006eee:	2302      	movs	r3, #2
 8006ef0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8006ef4:	e015      	b.n	8006f22 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8006ef6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ef8:	0a5a      	lsrs	r2, r3, #9
 8006efa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006efc:	441a      	add	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	7858      	ldrb	r0, [r3, #1]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6a1a      	ldr	r2, [r3, #32]
 8006f10:	2301      	movs	r3, #1
 8006f12:	f7fe f855 	bl	8004fc0 <disk_read>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d002      	beq.n	8006f22 <f_open+0x362>
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8006f22:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d002      	beq.n	8006f30 <f_open+0x370>
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006f30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3760      	adds	r7, #96	; 0x60
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b08e      	sub	sp, #56	; 0x38
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	60b9      	str	r1, [r7, #8]
 8006f46:	607a      	str	r2, [r7, #4]
 8006f48:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2200      	movs	r2, #0
 8006f52:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f107 0214 	add.w	r2, r7, #20
 8006f5a:	4611      	mov	r1, r2
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7ff fdb3 	bl	8006ac8 <validate>
 8006f62:	4603      	mov	r3, r0
 8006f64:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006f68:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d107      	bne.n	8006f80 <f_read+0x44>
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	7d5b      	ldrb	r3, [r3, #21]
 8006f74:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8006f78:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d002      	beq.n	8006f86 <f_read+0x4a>
 8006f80:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f84:	e115      	b.n	80071b2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	7d1b      	ldrb	r3, [r3, #20]
 8006f8a:	f003 0301 	and.w	r3, r3, #1
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d101      	bne.n	8006f96 <f_read+0x5a>
 8006f92:	2307      	movs	r3, #7
 8006f94:	e10d      	b.n	80071b2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	68da      	ldr	r2, [r3, #12]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	1ad3      	subs	r3, r2, r3
 8006fa0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8006fa2:	687a      	ldr	r2, [r7, #4]
 8006fa4:	6a3b      	ldr	r3, [r7, #32]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	f240 80fe 	bls.w	80071a8 <f_read+0x26c>
 8006fac:	6a3b      	ldr	r3, [r7, #32]
 8006fae:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8006fb0:	e0fa      	b.n	80071a8 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	699b      	ldr	r3, [r3, #24]
 8006fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	f040 80c6 	bne.w	800714c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	699b      	ldr	r3, [r3, #24]
 8006fc4:	0a5b      	lsrs	r3, r3, #9
 8006fc6:	697a      	ldr	r2, [r7, #20]
 8006fc8:	8952      	ldrh	r2, [r2, #10]
 8006fca:	3a01      	subs	r2, #1
 8006fcc:	4013      	ands	r3, r2
 8006fce:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d12f      	bne.n	8007036 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	699b      	ldr	r3, [r3, #24]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d103      	bne.n	8006fe6 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	633b      	str	r3, [r7, #48]	; 0x30
 8006fe4:	e013      	b.n	800700e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d007      	beq.n	8006ffe <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	699b      	ldr	r3, [r3, #24]
 8006ff2:	4619      	mov	r1, r3
 8006ff4:	68f8      	ldr	r0, [r7, #12]
 8006ff6:	f7fe fe3d 	bl	8005c74 <clmt_clust>
 8006ffa:	6338      	str	r0, [r7, #48]	; 0x30
 8006ffc:	e007      	b.n	800700e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	69db      	ldr	r3, [r3, #28]
 8007004:	4619      	mov	r1, r3
 8007006:	4610      	mov	r0, r2
 8007008:	f7fe fba3 	bl	8005752 <get_fat>
 800700c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800700e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007010:	2b01      	cmp	r3, #1
 8007012:	d804      	bhi.n	800701e <f_read+0xe2>
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2202      	movs	r2, #2
 8007018:	755a      	strb	r2, [r3, #21]
 800701a:	2302      	movs	r3, #2
 800701c:	e0c9      	b.n	80071b2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800701e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007024:	d104      	bne.n	8007030 <f_read+0xf4>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2201      	movs	r2, #1
 800702a:	755a      	strb	r2, [r3, #21]
 800702c:	2301      	movs	r3, #1
 800702e:	e0c0      	b.n	80071b2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007034:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007036:	697a      	ldr	r2, [r7, #20]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	69db      	ldr	r3, [r3, #28]
 800703c:	4619      	mov	r1, r3
 800703e:	4610      	mov	r0, r2
 8007040:	f7fe fb68 	bl	8005714 <clust2sect>
 8007044:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d104      	bne.n	8007056 <f_read+0x11a>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2202      	movs	r2, #2
 8007050:	755a      	strb	r2, [r3, #21]
 8007052:	2302      	movs	r3, #2
 8007054:	e0ad      	b.n	80071b2 <f_read+0x276>
			sect += csect;
 8007056:	69ba      	ldr	r2, [r7, #24]
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	4413      	add	r3, r2
 800705c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	0a5b      	lsrs	r3, r3, #9
 8007062:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007066:	2b00      	cmp	r3, #0
 8007068:	d039      	beq.n	80070de <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800706a:	69fa      	ldr	r2, [r7, #28]
 800706c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800706e:	4413      	add	r3, r2
 8007070:	697a      	ldr	r2, [r7, #20]
 8007072:	8952      	ldrh	r2, [r2, #10]
 8007074:	4293      	cmp	r3, r2
 8007076:	d905      	bls.n	8007084 <f_read+0x148>
					cc = fs->csize - csect;
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	895b      	ldrh	r3, [r3, #10]
 800707c:	461a      	mov	r2, r3
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	7858      	ldrb	r0, [r3, #1]
 8007088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800708a:	69ba      	ldr	r2, [r7, #24]
 800708c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800708e:	f7fd ff97 	bl	8004fc0 <disk_read>
 8007092:	4603      	mov	r3, r0
 8007094:	2b00      	cmp	r3, #0
 8007096:	d004      	beq.n	80070a2 <f_read+0x166>
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2201      	movs	r2, #1
 800709c:	755a      	strb	r2, [r3, #21]
 800709e:	2301      	movs	r3, #1
 80070a0:	e087      	b.n	80071b2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	7d1b      	ldrb	r3, [r3, #20]
 80070a6:	b25b      	sxtb	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	da14      	bge.n	80070d6 <f_read+0x19a>
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6a1a      	ldr	r2, [r3, #32]
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	1ad3      	subs	r3, r2, r3
 80070b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d90d      	bls.n	80070d6 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6a1a      	ldr	r2, [r3, #32]
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	1ad3      	subs	r3, r2, r3
 80070c2:	025b      	lsls	r3, r3, #9
 80070c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070c6:	18d0      	adds	r0, r2, r3
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	3330      	adds	r3, #48	; 0x30
 80070cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070d0:	4619      	mov	r1, r3
 80070d2:	f7fe f855 	bl	8005180 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80070d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d8:	025b      	lsls	r3, r3, #9
 80070da:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80070dc:	e050      	b.n	8007180 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	69ba      	ldr	r2, [r7, #24]
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d02e      	beq.n	8007146 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	7d1b      	ldrb	r3, [r3, #20]
 80070ec:	b25b      	sxtb	r3, r3
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	da18      	bge.n	8007124 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	7858      	ldrb	r0, [r3, #1]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	6a1a      	ldr	r2, [r3, #32]
 8007100:	2301      	movs	r3, #1
 8007102:	f7fd ff7d 	bl	8005000 <disk_write>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d004      	beq.n	8007116 <f_read+0x1da>
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2201      	movs	r2, #1
 8007110:	755a      	strb	r2, [r3, #21]
 8007112:	2301      	movs	r3, #1
 8007114:	e04d      	b.n	80071b2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	7d1b      	ldrb	r3, [r3, #20]
 800711a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800711e:	b2da      	uxtb	r2, r3
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	7858      	ldrb	r0, [r3, #1]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800712e:	2301      	movs	r3, #1
 8007130:	69ba      	ldr	r2, [r7, #24]
 8007132:	f7fd ff45 	bl	8004fc0 <disk_read>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d004      	beq.n	8007146 <f_read+0x20a>
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2201      	movs	r2, #1
 8007140:	755a      	strb	r2, [r3, #21]
 8007142:	2301      	movs	r3, #1
 8007144:	e035      	b.n	80071b2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007154:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8007158:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800715a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	429a      	cmp	r2, r3
 8007160:	d901      	bls.n	8007166 <f_read+0x22a>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007174:	4413      	add	r3, r2
 8007176:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007178:	4619      	mov	r1, r3
 800717a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800717c:	f7fe f800 	bl	8005180 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007180:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007184:	4413      	add	r3, r2
 8007186:	627b      	str	r3, [r7, #36]	; 0x24
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	699a      	ldr	r2, [r3, #24]
 800718c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800718e:	441a      	add	r2, r3
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	619a      	str	r2, [r3, #24]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800719a:	441a      	add	r2, r3
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	601a      	str	r2, [r3, #0]
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f47f af01 	bne.w	8006fb2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80071b0:	2300      	movs	r3, #0
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3738      	adds	r7, #56	; 0x38
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}

080071ba <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80071ba:	b580      	push	{r7, lr}
 80071bc:	b086      	sub	sp, #24
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f107 0208 	add.w	r2, r7, #8
 80071c8:	4611      	mov	r1, r2
 80071ca:	4618      	mov	r0, r3
 80071cc:	f7ff fc7c 	bl	8006ac8 <validate>
 80071d0:	4603      	mov	r3, r0
 80071d2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80071d4:	7dfb      	ldrb	r3, [r7, #23]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d168      	bne.n	80072ac <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	7d1b      	ldrb	r3, [r3, #20]
 80071de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d062      	beq.n	80072ac <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	7d1b      	ldrb	r3, [r3, #20]
 80071ea:	b25b      	sxtb	r3, r3
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	da15      	bge.n	800721c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	7858      	ldrb	r0, [r3, #1]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a1a      	ldr	r2, [r3, #32]
 80071fe:	2301      	movs	r3, #1
 8007200:	f7fd fefe 	bl	8005000 <disk_write>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d001      	beq.n	800720e <f_sync+0x54>
 800720a:	2301      	movs	r3, #1
 800720c:	e04f      	b.n	80072ae <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	7d1b      	ldrb	r3, [r3, #20]
 8007212:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007216:	b2da      	uxtb	r2, r3
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800721c:	f7fd fd24 	bl	8004c68 <get_fattime>
 8007220:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007222:	68ba      	ldr	r2, [r7, #8]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007228:	4619      	mov	r1, r3
 800722a:	4610      	mov	r0, r2
 800722c:	f7fe f9d6 	bl	80055dc <move_window>
 8007230:	4603      	mov	r3, r0
 8007232:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007234:	7dfb      	ldrb	r3, [r7, #23]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d138      	bne.n	80072ac <f_sync+0xf2>
					dir = fp->dir_ptr;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800723e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	330b      	adds	r3, #11
 8007244:	781a      	ldrb	r2, [r3, #0]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	330b      	adds	r3, #11
 800724a:	f042 0220 	orr.w	r2, r2, #32
 800724e:	b2d2      	uxtb	r2, r2
 8007250:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6818      	ldr	r0, [r3, #0]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	461a      	mov	r2, r3
 800725c:	68f9      	ldr	r1, [r7, #12]
 800725e:	f7fe fee3 	bl	8006028 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f103 021c 	add.w	r2, r3, #28
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	4619      	mov	r1, r3
 800726e:	4610      	mov	r0, r2
 8007270:	f7fd ff5a 	bl	8005128 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	3316      	adds	r3, #22
 8007278:	6939      	ldr	r1, [r7, #16]
 800727a:	4618      	mov	r0, r3
 800727c:	f7fd ff54 	bl	8005128 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	3312      	adds	r3, #18
 8007284:	2100      	movs	r1, #0
 8007286:	4618      	mov	r0, r3
 8007288:	f7fd ff33 	bl	80050f2 <st_word>
					fs->wflag = 1;
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	2201      	movs	r2, #1
 8007290:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	4618      	mov	r0, r3
 8007296:	f7fe f9cf 	bl	8005638 <sync_fs>
 800729a:	4603      	mov	r3, r0
 800729c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	7d1b      	ldrb	r3, [r3, #20]
 80072a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072a6:	b2da      	uxtb	r2, r3
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80072ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3718      	adds	r7, #24
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}

080072b6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80072b6:	b580      	push	{r7, lr}
 80072b8:	b084      	sub	sp, #16
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f7ff ff7b 	bl	80071ba <f_sync>
 80072c4:	4603      	mov	r3, r0
 80072c6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80072c8:	7bfb      	ldrb	r3, [r7, #15]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d118      	bne.n	8007300 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f107 0208 	add.w	r2, r7, #8
 80072d4:	4611      	mov	r1, r2
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7ff fbf6 	bl	8006ac8 <validate>
 80072dc:	4603      	mov	r3, r0
 80072de:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80072e0:	7bfb      	ldrb	r3, [r7, #15]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10c      	bne.n	8007300 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7fe f8d2 	bl	8005494 <dec_lock>
 80072f0:	4603      	mov	r3, r0
 80072f2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80072f4:	7bfb      	ldrb	r3, [r7, #15]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d102      	bne.n	8007300 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007300:	7bfb      	ldrb	r3, [r7, #15]
}
 8007302:	4618      	mov	r0, r3
 8007304:	3710      	adds	r7, #16
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}

0800730a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800730a:	b580      	push	{r7, lr}
 800730c:	b086      	sub	sp, #24
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
 8007312:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d101      	bne.n	800731e <f_opendir+0x14>
 800731a:	2309      	movs	r3, #9
 800731c:	e064      	b.n	80073e8 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8007322:	f107 010c 	add.w	r1, r7, #12
 8007326:	463b      	mov	r3, r7
 8007328:	2200      	movs	r2, #0
 800732a:	4618      	mov	r0, r3
 800732c:	f7ff f980 	bl	8006630 <find_volume>
 8007330:	4603      	mov	r3, r0
 8007332:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007334:	7dfb      	ldrb	r3, [r7, #23]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d14f      	bne.n	80073da <f_opendir+0xd0>
		obj->fs = fs;
 800733a:	68fa      	ldr	r2, [r7, #12]
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	4619      	mov	r1, r3
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f7ff f867 	bl	8006418 <follow_path>
 800734a:	4603      	mov	r3, r0
 800734c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800734e:	7dfb      	ldrb	r3, [r7, #23]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d13d      	bne.n	80073d0 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800735a:	b25b      	sxtb	r3, r3
 800735c:	2b00      	cmp	r3, #0
 800735e:	db12      	blt.n	8007386 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	799b      	ldrb	r3, [r3, #6]
 8007364:	f003 0310 	and.w	r3, r3, #16
 8007368:	2b00      	cmp	r3, #0
 800736a:	d00a      	beq.n	8007382 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800736c:	68fa      	ldr	r2, [r7, #12]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a1b      	ldr	r3, [r3, #32]
 8007372:	4619      	mov	r1, r3
 8007374:	4610      	mov	r0, r2
 8007376:	f7fe fe38 	bl	8005fea <ld_clust>
 800737a:	4602      	mov	r2, r0
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	609a      	str	r2, [r3, #8]
 8007380:	e001      	b.n	8007386 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8007382:	2305      	movs	r3, #5
 8007384:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8007386:	7dfb      	ldrb	r3, [r7, #23]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d121      	bne.n	80073d0 <f_opendir+0xc6>
				obj->id = fs->id;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	88da      	ldrh	r2, [r3, #6]
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8007394:	2100      	movs	r1, #0
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f7fe fca0 	bl	8005cdc <dir_sdi>
 800739c:	4603      	mov	r3, r0
 800739e:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 80073a0:	7dfb      	ldrb	r3, [r7, #23]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d114      	bne.n	80073d0 <f_opendir+0xc6>
					if (obj->sclust) {
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00d      	beq.n	80073ca <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80073ae:	2100      	movs	r1, #0
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f7fd ffe1 	bl	8005378 <inc_lock>
 80073b6:	4602      	mov	r2, r0
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	691b      	ldr	r3, [r3, #16]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d105      	bne.n	80073d0 <f_opendir+0xc6>
 80073c4:	2312      	movs	r3, #18
 80073c6:	75fb      	strb	r3, [r7, #23]
 80073c8:	e002      	b.n	80073d0 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	2200      	movs	r2, #0
 80073ce:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80073d0:	7dfb      	ldrb	r3, [r7, #23]
 80073d2:	2b04      	cmp	r3, #4
 80073d4:	d101      	bne.n	80073da <f_opendir+0xd0>
 80073d6:	2305      	movs	r3, #5
 80073d8:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 80073da:	7dfb      	ldrb	r3, [r7, #23]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d002      	beq.n	80073e6 <f_opendir+0xdc>
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	2200      	movs	r2, #0
 80073e4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80073e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3718      	adds	r7, #24
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f107 0208 	add.w	r2, r7, #8
 80073fe:	4611      	mov	r1, r2
 8007400:	4618      	mov	r0, r3
 8007402:	f7ff fb61 	bl	8006ac8 <validate>
 8007406:	4603      	mov	r3, r0
 8007408:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800740a:	7bfb      	ldrb	r3, [r7, #15]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d110      	bne.n	8007432 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	691b      	ldr	r3, [r3, #16]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d006      	beq.n	8007426 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	691b      	ldr	r3, [r3, #16]
 800741c:	4618      	mov	r0, r3
 800741e:	f7fe f839 	bl	8005494 <dec_lock>
 8007422:	4603      	mov	r3, r0
 8007424:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8007426:	7bfb      	ldrb	r3, [r7, #15]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d102      	bne.n	8007432 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8007432:	7bfb      	ldrb	r3, [r7, #15]
}
 8007434:	4618      	mov	r0, r3
 8007436:	3710      	adds	r7, #16
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f107 0208 	add.w	r2, r7, #8
 800744c:	4611      	mov	r1, r2
 800744e:	4618      	mov	r0, r3
 8007450:	f7ff fb3a 	bl	8006ac8 <validate>
 8007454:	4603      	mov	r3, r0
 8007456:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007458:	7bfb      	ldrb	r3, [r7, #15]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d126      	bne.n	80074ac <f_readdir+0x70>
		if (!fno) {
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d106      	bne.n	8007472 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8007464:	2100      	movs	r1, #0
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f7fe fc38 	bl	8005cdc <dir_sdi>
 800746c:	4603      	mov	r3, r0
 800746e:	73fb      	strb	r3, [r7, #15]
 8007470:	e01c      	b.n	80074ac <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8007472:	2100      	movs	r1, #0
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f7fe fdf7 	bl	8006068 <dir_read>
 800747a:	4603      	mov	r3, r0
 800747c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800747e:	7bfb      	ldrb	r3, [r7, #15]
 8007480:	2b04      	cmp	r3, #4
 8007482:	d101      	bne.n	8007488 <f_readdir+0x4c>
 8007484:	2300      	movs	r3, #0
 8007486:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8007488:	7bfb      	ldrb	r3, [r7, #15]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10e      	bne.n	80074ac <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800748e:	6839      	ldr	r1, [r7, #0]
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f7fe fecd 	bl	8006230 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8007496:	2100      	movs	r1, #0
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f7fe fc9a 	bl	8005dd2 <dir_next>
 800749e:	4603      	mov	r3, r0
 80074a0:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80074a2:	7bfb      	ldrb	r3, [r7, #15]
 80074a4:	2b04      	cmp	r3, #4
 80074a6:	d101      	bne.n	80074ac <f_readdir+0x70>
 80074a8:	2300      	movs	r3, #0
 80074aa:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 80074ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3710      	adds	r7, #16
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
	...

080074b8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b087      	sub	sp, #28
 80074bc:	af00      	add	r7, sp, #0
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	60b9      	str	r1, [r7, #8]
 80074c2:	4613      	mov	r3, r2
 80074c4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80074c6:	2301      	movs	r3, #1
 80074c8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80074ca:	2300      	movs	r3, #0
 80074cc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80074ce:	4b1f      	ldr	r3, [pc, #124]	; (800754c <FATFS_LinkDriverEx+0x94>)
 80074d0:	7a5b      	ldrb	r3, [r3, #9]
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d131      	bne.n	800753c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80074d8:	4b1c      	ldr	r3, [pc, #112]	; (800754c <FATFS_LinkDriverEx+0x94>)
 80074da:	7a5b      	ldrb	r3, [r3, #9]
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	461a      	mov	r2, r3
 80074e0:	4b1a      	ldr	r3, [pc, #104]	; (800754c <FATFS_LinkDriverEx+0x94>)
 80074e2:	2100      	movs	r1, #0
 80074e4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80074e6:	4b19      	ldr	r3, [pc, #100]	; (800754c <FATFS_LinkDriverEx+0x94>)
 80074e8:	7a5b      	ldrb	r3, [r3, #9]
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	4a17      	ldr	r2, [pc, #92]	; (800754c <FATFS_LinkDriverEx+0x94>)
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	4413      	add	r3, r2
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80074f6:	4b15      	ldr	r3, [pc, #84]	; (800754c <FATFS_LinkDriverEx+0x94>)
 80074f8:	7a5b      	ldrb	r3, [r3, #9]
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	461a      	mov	r2, r3
 80074fe:	4b13      	ldr	r3, [pc, #76]	; (800754c <FATFS_LinkDriverEx+0x94>)
 8007500:	4413      	add	r3, r2
 8007502:	79fa      	ldrb	r2, [r7, #7]
 8007504:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007506:	4b11      	ldr	r3, [pc, #68]	; (800754c <FATFS_LinkDriverEx+0x94>)
 8007508:	7a5b      	ldrb	r3, [r3, #9]
 800750a:	b2db      	uxtb	r3, r3
 800750c:	1c5a      	adds	r2, r3, #1
 800750e:	b2d1      	uxtb	r1, r2
 8007510:	4a0e      	ldr	r2, [pc, #56]	; (800754c <FATFS_LinkDriverEx+0x94>)
 8007512:	7251      	strb	r1, [r2, #9]
 8007514:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007516:	7dbb      	ldrb	r3, [r7, #22]
 8007518:	3330      	adds	r3, #48	; 0x30
 800751a:	b2da      	uxtb	r2, r3
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	3301      	adds	r3, #1
 8007524:	223a      	movs	r2, #58	; 0x3a
 8007526:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	3302      	adds	r3, #2
 800752c:	222f      	movs	r2, #47	; 0x2f
 800752e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	3303      	adds	r3, #3
 8007534:	2200      	movs	r2, #0
 8007536:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007538:	2300      	movs	r3, #0
 800753a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800753c:	7dfb      	ldrb	r3, [r7, #23]
}
 800753e:	4618      	mov	r0, r3
 8007540:	371c      	adds	r7, #28
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	20001064 	.word	0x20001064

08007550 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b082      	sub	sp, #8
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800755a:	2200      	movs	r2, #0
 800755c:	6839      	ldr	r1, [r7, #0]
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f7ff ffaa 	bl	80074b8 <FATFS_LinkDriverEx>
 8007564:	4603      	mov	r3, r0
}
 8007566:	4618      	mov	r0, r3
 8007568:	3708      	adds	r7, #8
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
	...

08007570 <__libc_init_array>:
 8007570:	b570      	push	{r4, r5, r6, lr}
 8007572:	4d0d      	ldr	r5, [pc, #52]	; (80075a8 <__libc_init_array+0x38>)
 8007574:	4c0d      	ldr	r4, [pc, #52]	; (80075ac <__libc_init_array+0x3c>)
 8007576:	1b64      	subs	r4, r4, r5
 8007578:	10a4      	asrs	r4, r4, #2
 800757a:	2600      	movs	r6, #0
 800757c:	42a6      	cmp	r6, r4
 800757e:	d109      	bne.n	8007594 <__libc_init_array+0x24>
 8007580:	4d0b      	ldr	r5, [pc, #44]	; (80075b0 <__libc_init_array+0x40>)
 8007582:	4c0c      	ldr	r4, [pc, #48]	; (80075b4 <__libc_init_array+0x44>)
 8007584:	f000 f84a 	bl	800761c <_init>
 8007588:	1b64      	subs	r4, r4, r5
 800758a:	10a4      	asrs	r4, r4, #2
 800758c:	2600      	movs	r6, #0
 800758e:	42a6      	cmp	r6, r4
 8007590:	d105      	bne.n	800759e <__libc_init_array+0x2e>
 8007592:	bd70      	pop	{r4, r5, r6, pc}
 8007594:	f855 3b04 	ldr.w	r3, [r5], #4
 8007598:	4798      	blx	r3
 800759a:	3601      	adds	r6, #1
 800759c:	e7ee      	b.n	800757c <__libc_init_array+0xc>
 800759e:	f855 3b04 	ldr.w	r3, [r5], #4
 80075a2:	4798      	blx	r3
 80075a4:	3601      	adds	r6, #1
 80075a6:	e7f2      	b.n	800758e <__libc_init_array+0x1e>
 80075a8:	08007750 	.word	0x08007750
 80075ac:	08007750 	.word	0x08007750
 80075b0:	08007750 	.word	0x08007750
 80075b4:	08007754 	.word	0x08007754

080075b8 <memset>:
 80075b8:	4402      	add	r2, r0
 80075ba:	4603      	mov	r3, r0
 80075bc:	4293      	cmp	r3, r2
 80075be:	d100      	bne.n	80075c2 <memset+0xa>
 80075c0:	4770      	bx	lr
 80075c2:	f803 1b01 	strb.w	r1, [r3], #1
 80075c6:	e7f9      	b.n	80075bc <memset+0x4>

080075c8 <strncmp>:
 80075c8:	b510      	push	{r4, lr}
 80075ca:	b17a      	cbz	r2, 80075ec <strncmp+0x24>
 80075cc:	4603      	mov	r3, r0
 80075ce:	3901      	subs	r1, #1
 80075d0:	1884      	adds	r4, r0, r2
 80075d2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80075d6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80075da:	4290      	cmp	r0, r2
 80075dc:	d101      	bne.n	80075e2 <strncmp+0x1a>
 80075de:	42a3      	cmp	r3, r4
 80075e0:	d101      	bne.n	80075e6 <strncmp+0x1e>
 80075e2:	1a80      	subs	r0, r0, r2
 80075e4:	bd10      	pop	{r4, pc}
 80075e6:	2800      	cmp	r0, #0
 80075e8:	d1f3      	bne.n	80075d2 <strncmp+0xa>
 80075ea:	e7fa      	b.n	80075e2 <strncmp+0x1a>
 80075ec:	4610      	mov	r0, r2
 80075ee:	e7f9      	b.n	80075e4 <strncmp+0x1c>

080075f0 <strstr>:
 80075f0:	780a      	ldrb	r2, [r1, #0]
 80075f2:	b570      	push	{r4, r5, r6, lr}
 80075f4:	b96a      	cbnz	r2, 8007612 <strstr+0x22>
 80075f6:	bd70      	pop	{r4, r5, r6, pc}
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d109      	bne.n	8007610 <strstr+0x20>
 80075fc:	460c      	mov	r4, r1
 80075fe:	4605      	mov	r5, r0
 8007600:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007604:	2b00      	cmp	r3, #0
 8007606:	d0f6      	beq.n	80075f6 <strstr+0x6>
 8007608:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800760c:	429e      	cmp	r6, r3
 800760e:	d0f7      	beq.n	8007600 <strstr+0x10>
 8007610:	3001      	adds	r0, #1
 8007612:	7803      	ldrb	r3, [r0, #0]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d1ef      	bne.n	80075f8 <strstr+0x8>
 8007618:	4618      	mov	r0, r3
 800761a:	e7ec      	b.n	80075f6 <strstr+0x6>

0800761c <_init>:
 800761c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800761e:	bf00      	nop
 8007620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007622:	bc08      	pop	{r3}
 8007624:	469e      	mov	lr, r3
 8007626:	4770      	bx	lr

08007628 <_fini>:
 8007628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800762a:	bf00      	nop
 800762c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800762e:	bc08      	pop	{r3}
 8007630:	469e      	mov	lr, r3
 8007632:	4770      	bx	lr
