--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s700an,fgg484,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ps2_clk     |    0.557(R)|    0.526(R)|clk_BUFGP         |   0.000|
ps2_data    |    1.118(R)|    0.300(R)|clk_BUFGP         |   0.000|
reset       |    3.566(R)|    0.003(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
erro_div_zero   |    7.893(R)|clk_BUFGP         |   0.000|
lcd_data<0>     |    7.218(R)|clk_BUFGP         |   0.000|
lcd_data<1>     |    6.780(R)|clk_BUFGP         |   0.000|
lcd_data<2>     |    7.334(R)|clk_BUFGP         |   0.000|
lcd_data<3>     |    7.149(R)|clk_BUFGP         |   0.000|
lcd_data<4>     |    7.349(R)|clk_BUFGP         |   0.000|
lcd_data<5>     |    6.935(R)|clk_BUFGP         |   0.000|
lcd_data<6>     |    6.999(R)|clk_BUFGP         |   0.000|
lcd_data<7>     |    6.927(R)|clk_BUFGP         |   0.000|
lcd_enable      |    6.886(R)|clk_BUFGP         |   0.000|
lcd_rs          |    6.864(R)|clk_BUFGP         |   0.000|
resultado_pronto|    8.058(R)|clk_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.334|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jul  1 19:51:22 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



