// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "ximu_spi.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XImu_spi_CfgInitialize(XImu_spi *InstancePtr, XImu_spi_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XImu_spi_Start(XImu_spi *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImu_spi_ReadReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_AP_CTRL) & 0x80;
    XImu_spi_WriteReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XImu_spi_IsDone(XImu_spi *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImu_spi_ReadReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XImu_spi_IsIdle(XImu_spi *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImu_spi_ReadReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XImu_spi_IsReady(XImu_spi *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImu_spi_ReadReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XImu_spi_EnableAutoRestart(XImu_spi *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImu_spi_WriteReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XImu_spi_DisableAutoRestart(XImu_spi *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImu_spi_WriteReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_AP_CTRL, 0);
}

void XImu_spi_Set_TX_message(XImu_spi *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImu_spi_WriteReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_TX_MESSAGE_DATA, Data);
}

u32 XImu_spi_Get_TX_message(XImu_spi *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImu_spi_ReadReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_TX_MESSAGE_DATA);
    return Data;
}

void XImu_spi_Set_RX_message(XImu_spi *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImu_spi_WriteReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_RX_MESSAGE_DATA, Data);
}

u32 XImu_spi_Get_RX_message(XImu_spi *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XImu_spi_ReadReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_RX_MESSAGE_DATA);
    return Data;
}

void XImu_spi_InterruptGlobalEnable(XImu_spi *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImu_spi_WriteReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_GIE, 1);
}

void XImu_spi_InterruptGlobalDisable(XImu_spi *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImu_spi_WriteReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_GIE, 0);
}

void XImu_spi_InterruptEnable(XImu_spi *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XImu_spi_ReadReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_IER);
    XImu_spi_WriteReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_IER, Register | Mask);
}

void XImu_spi_InterruptDisable(XImu_spi *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XImu_spi_ReadReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_IER);
    XImu_spi_WriteReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_IER, Register & (~Mask));
}

void XImu_spi_InterruptClear(XImu_spi *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XImu_spi_WriteReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_ISR, Mask);
}

u32 XImu_spi_InterruptGetEnabled(XImu_spi *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XImu_spi_ReadReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_IER);
}

u32 XImu_spi_InterruptGetStatus(XImu_spi *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XImu_spi_ReadReg(InstancePtr->Axilites_BaseAddress, XIMU_SPI_AXILITES_ADDR_ISR);
}

