#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 17 17:49:52 2022
# Process ID: 16724
# Current directory: I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8316 I:\FPGA Sources\Karatsuba Project Source\kara_simpRAM_ver7.3\karatsuba_mult.xpr
# Log file: I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/vivado.log
# Journal file: I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.xpr}
INFO: [Project 1-313] Project file moved from 'C:/1desktop/kara_simpRAM_ver7.3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 734.734 ; gain = 150.824
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: master_clk
INFO: [Synth 8-2507] parameter declaration becomes local in kara_mult_34bit with formal parameter declaration list [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/kara_mult_34bit.v:39]
INFO: [Synth 8-2507] parameter declaration becomes local in kara_mult_34bit with formal parameter declaration list [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/kara_mult_34bit.v:41]
INFO: [Synth 8-2507] parameter declaration becomes local in kara_mult_66bit with formal parameter declaration list [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/kara_mult_66bit.v:38]
INFO: [Synth 8-2507] parameter declaration becomes local in kara_mult_66bit with formal parameter declaration list [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/kara_mult_66bit.v:40]
INFO: [Synth 8-2507] parameter declaration becomes local in karatsuba_top with formal parameter declaration list [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/all_parameters.vh:9]
INFO: [Synth 8-2507] parameter declaration becomes local in karatsuba_top with formal parameter declaration list [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/all_parameters.vh:17]
INFO: [Synth 8-2507] parameter declaration becomes local in karatsuba_top with formal parameter declaration list [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/karatsuba_top.v:53]
INFO: [Synth 8-2507] parameter declaration becomes local in karatsuba_top with formal parameter declaration list [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/karatsuba_top.v:55]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 835.855 ; gain = 74.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'master_clk' [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/master_clk.v:44]
	Parameter DLY_ADDRB_TRIGGER bound to: 37 - type: integer 
	Parameter KARA_TIME_COST bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'karatsuba_top' [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/karatsuba_top.v:30]
	Parameter BIT_WIDTH bound to: 128 - type: integer 
	Parameter DLY_ADDRB_TRIGGER bound to: 37 - type: integer 
	Parameter KARA_TIME_COST bound to: 24 - type: integer 
	Parameter PART_WIDTH bound to: 64 - type: integer 
	Parameter NEXT_MULT_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kara_mult_66bit' [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/kara_mult_66bit.v:23]
	Parameter BIT_WIDTH bound to: 66 - type: integer 
	Parameter PART_WIDTH bound to: 33 - type: integer 
	Parameter NEXT_MULT_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kara_mult_34bit' [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/kara_mult_34bit.v:24]
	Parameter BIT_WIDTH bound to: 34 - type: integer 
	Parameter PART_WIDTH bound to: 17 - type: integer 
	Parameter NEXT_MULT_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult_signed_18bit' [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/.Xil/Vivado-16724-MMK-PC-UX4000F/realtime/mult_signed_18bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_signed_18bit' (1#1) [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/.Xil/Vivado-16724-MMK-PC-UX4000F/realtime/mult_signed_18bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kara_mult_34bit' (2#1) [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/kara_mult_34bit.v:24]
WARNING: [Synth 8-6014] Unused sequential element sum_1_tmp_2r_reg was removed.  [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/kara_mult_66bit.v:250]
INFO: [Synth 8-6155] done synthesizing module 'kara_mult_66bit' (3#1) [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/kara_mult_66bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'karatsuba_top' (4#1) [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/karatsuba_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'simpRAM_256x64_control' [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/simpRAM_256x64_control.v:28]
	Parameter DLY_ADDRB_TRIGGER bound to: 37 - type: integer 
	Parameter KARA_TIME_COST bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dual' [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/.Xil/Vivado-16724-MMK-PC-UX4000F/realtime/ram_dual_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_dual' (5#1) [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/.Xil/Vivado-16724-MMK-PC-UX4000F/realtime/ram_dual_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'simpRAM_256x64_control' (6#1) [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/simpRAM_256x64_control.v:28]
INFO: [Synth 8-6155] done synthesizing module 'master_clk' (7#1) [I:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/new/master_clk.v:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 874.313 ; gain = 112.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 874.313 ; gain = 112.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 874.313 ; gain = 112.785
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'i:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/ip/mult_signed_18bit/mult_signed_18bit.dcp' for cell 'u_karatsuba_top/u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_ch'
INFO: [Project 1-454] Reading design checkpoint 'i:/FPGA Sources/Karatsuba Project Source/kara_simpRAM_ver7.3/karatsuba_mult.srcs/sources_1/ip/ram_dual/ram_dual.dcp' for cell 'u_simpRAM_256x64_control/ip_simp_dual'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1260.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1329.129 ; gain = 567.602
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1329.129 ; gain = 567.602
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 17 17:54:19 2022...
