Timing Analyzer report for tempeture_control
Sun Dec 11 00:45:29 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'set_value'
 14. Slow 1200mV 85C Model Setup: 'toggle_temp'
 15. Slow 1200mV 85C Model Setup: 'updown'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'toggle_temp'
 18. Slow 1200mV 85C Model Hold: 'updown'
 19. Slow 1200mV 85C Model Hold: 'set_value'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 28. Slow 1200mV 0C Model Setup: 'set_value'
 29. Slow 1200mV 0C Model Setup: 'toggle_temp'
 30. Slow 1200mV 0C Model Setup: 'updown'
 31. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 32. Slow 1200mV 0C Model Hold: 'toggle_temp'
 33. Slow 1200mV 0C Model Hold: 'updown'
 34. Slow 1200mV 0C Model Hold: 'set_value'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 42. Fast 1200mV 0C Model Setup: 'set_value'
 43. Fast 1200mV 0C Model Setup: 'toggle_temp'
 44. Fast 1200mV 0C Model Setup: 'updown'
 45. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 46. Fast 1200mV 0C Model Hold: 'set_value'
 47. Fast 1200mV 0C Model Hold: 'toggle_temp'
 48. Fast 1200mV 0C Model Hold: 'updown'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; tempeture_control                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processors 3-6         ;   1.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; Clock Name  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets         ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; CLOCK_50    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }    ;
; set_value   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { set_value }   ;
; toggle_temp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { toggle_temp } ;
; updown      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { updown }      ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+-------------+-----------------+-------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name  ; Note                                                          ;
+-------------+-----------------+-------------+---------------------------------------------------------------+
; 353.11 MHz  ; 250.0 MHz       ; CLOCK_50    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 501.5 MHz   ; 250.0 MHz       ; set_value   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 250.0 MHz       ; toggle_temp ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 250.0 MHz       ; updown      ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -1.832 ; -85.878       ;
; set_value   ; -0.995 ; -6.523        ;
; toggle_temp ; 0.318  ; 0.000         ;
; updown      ; 0.318  ; 0.000         ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 85C Model Hold Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50    ; 0.358 ; 0.000         ;
; toggle_temp ; 0.385 ; 0.000         ;
; updown      ; 0.385 ; 0.000         ;
; set_value   ; 0.390 ; 0.000         ;
+-------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------+--------+----------------------------+
; Clock       ; Slack  ; End Point TNS              ;
+-------------+--------+----------------------------+
; CLOCK_50    ; -3.000 ; -69.000                    ;
; set_value   ; -3.000 ; -11.000                    ;
; toggle_temp ; -3.000 ; -4.000                     ;
; updown      ; -3.000 ; -4.000                     ;
+-------------+--------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.832 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.765      ;
; -1.832 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.765      ;
; -1.832 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.765      ;
; -1.832 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.765      ;
; -1.832 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.765      ;
; -1.820 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.753      ;
; -1.820 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.753      ;
; -1.820 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.753      ;
; -1.820 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.753      ;
; -1.820 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.753      ;
; -1.724 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.657      ;
; -1.724 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.657      ;
; -1.724 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.657      ;
; -1.724 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.657      ;
; -1.724 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.657      ;
; -1.669 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.600      ;
; -1.669 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.600      ;
; -1.669 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.600      ;
; -1.669 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.600      ;
; -1.669 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.600      ;
; -1.666 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.600      ;
; -1.666 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.600      ;
; -1.666 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.600      ;
; -1.666 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.600      ;
; -1.666 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.600      ;
; -1.662 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.596      ;
; -1.662 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.596      ;
; -1.662 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.596      ;
; -1.662 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.596      ;
; -1.662 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 2.596      ;
; -1.626 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.561      ;
; -1.626 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.561      ;
; -1.626 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.561      ;
; -1.626 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.561      ;
; -1.626 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 2.561      ;
; -1.584 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.840      ;
; -1.584 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.840      ;
; -1.584 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.840      ;
; -1.584 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.840      ;
; -1.584 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.840      ;
; -1.584 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 2.840      ;
; -1.583 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.516      ;
; -1.583 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.516      ;
; -1.583 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.516      ;
; -1.583 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.516      ;
; -1.583 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.516      ;
; -1.581 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.840      ;
; -1.581 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.840      ;
; -1.581 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.840      ;
; -1.581 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.840      ;
; -1.581 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.840      ;
; -1.581 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.840      ;
; -1.579 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.509      ;
; -1.577 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.836      ;
; -1.577 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.836      ;
; -1.577 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.836      ;
; -1.577 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.836      ;
; -1.577 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.836      ;
; -1.577 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.264      ; 2.836      ;
; -1.576 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.509      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.509      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.509      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.509      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.509      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.506      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.506      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.506      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.506      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.506      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.506      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.506      ;
; -1.573 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.506      ;
; -1.572 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.505      ;
; -1.565 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.498      ;
; -1.565 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.498      ;
; -1.565 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.498      ;
; -1.565 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.498      ;
; -1.565 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.498      ;
; -1.565 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.498      ;
; -1.565 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.498      ;
; -1.565 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.498      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.497      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.497      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.497      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.497      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.494      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.494      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.494      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.494      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.494      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.494      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.494      ;
; -1.561 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.494      ;
; -1.554 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.485      ;
; -1.554 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.485      ;
; -1.554 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.485      ;
; -1.554 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.485      ;
; -1.554 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.485      ;
; -1.549 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.485      ;
; -1.549 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.482      ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'set_value'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.995 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; updown       ; set_value   ; 1.000        ; 0.166      ; 2.146      ;
; -0.994 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.927      ;
; -0.994 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; updown       ; set_value   ; 1.000        ; 0.166      ; 2.145      ;
; -0.988 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.921      ;
; -0.935 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.868      ;
; -0.879 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; updown       ; set_value   ; 1.000        ; 0.166      ; 2.030      ;
; -0.878 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.811      ;
; -0.878 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; updown       ; set_value   ; 1.000        ; 0.166      ; 2.029      ;
; -0.872 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.805      ;
; -0.820 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.753      ;
; -0.819 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.752      ;
; -0.813 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.746      ;
; -0.763 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; updown       ; set_value   ; 1.000        ; 0.166      ; 1.914      ;
; -0.762 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.695      ;
; -0.762 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; updown       ; set_value   ; 1.000        ; 0.166      ; 1.913      ;
; -0.756 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.689      ;
; -0.733 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.666      ;
; -0.725 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.658      ;
; -0.719 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.652      ;
; -0.704 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.637      ;
; -0.704 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.637      ;
; -0.703 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.636      ;
; -0.698 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.631      ;
; -0.697 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.630      ;
; -0.665 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.598      ;
; -0.609 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.542      ;
; -0.609 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.542      ;
; -0.603 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.536      ;
; -0.603 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.536      ;
; -0.589 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; updown       ; set_value   ; 1.000        ; 0.166      ; 1.740      ;
; -0.588 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.521      ;
; -0.588 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.521      ;
; -0.587 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.520      ;
; -0.582 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.515      ;
; -0.582 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.515      ;
; -0.581 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.514      ;
; -0.503 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; updown       ; set_value   ; 1.000        ; 0.166      ; 1.654      ;
; -0.226 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.159      ;
; -0.218 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.151      ;
; -0.073 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.006      ;
; -0.073 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.006      ;
; -0.073 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.006      ;
; -0.073 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 1.006      ;
; 0.224  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.062     ; 0.709      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'toggle_temp'                                                                                                            ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.318 ; contador_bidireccional:inst1|inst3 ; contador_bidireccional:inst1|inst3 ; toggle_temp  ; toggle_temp ; 1.000        ; -0.038     ; 0.659      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'updown'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.318 ; contador_bidireccional:inst1|inst ; contador_bidireccional:inst1|inst ; updown       ; updown      ; 1.000        ; -0.038     ; 0.659      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.366 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.599      ;
; 0.367 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.600      ;
; 0.367 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.600      ;
; 0.373 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.376 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.595      ;
; 0.380 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.613      ;
; 0.380 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.613      ;
; 0.400 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.618      ;
; 0.400 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.618      ;
; 0.408 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.626      ;
; 0.423 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.642      ;
; 0.424 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.643      ;
; 0.501 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.719      ;
; 0.505 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.723      ;
; 0.509 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.727      ;
; 0.510 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.728      ;
; 0.521 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.754      ;
; 0.521 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.754      ;
; 0.524 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.757      ;
; 0.562 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.780      ;
; 0.567 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.786      ;
; 0.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.577 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.795      ;
; 0.580 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.799      ;
; 0.584 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.803      ;
; 0.586 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.805      ;
; 0.596 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.814      ;
; 0.609 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.828      ;
; 0.609 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.828      ;
; 0.618 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.836      ;
; 0.626 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.844      ;
; 0.649 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.882      ;
; 0.658 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.877      ;
; 0.660 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.879      ;
; 0.664 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.897      ;
; 0.687 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.906      ;
; 0.690 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.909      ;
; 0.697 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.932      ;
; 0.703 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.600      ;
; 0.703 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.600      ;
; 0.704 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.923      ;
; 0.705 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.602      ;
; 0.709 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.944      ;
; 0.710 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.945      ;
; 0.713 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.948      ;
; 0.715 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.934      ;
; 0.715 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.934      ;
; 0.719 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.954      ;
; 0.723 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.942      ;
; 0.737 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.959      ;
; 0.737 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.959      ;
; 0.739 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.961      ;
; 0.747 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.965      ;
; 0.748 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.966      ;
; 0.750 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.968      ;
; 0.753 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.968      ;
; 0.776 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.995      ;
; 0.796 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.013      ;
; 0.796 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.013      ;
; 0.800 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[11]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.022      ;
; 0.807 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.265     ; 0.699      ;
; 0.808 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.265     ; 0.700      ;
; 0.808 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.265     ; 0.700      ;
; 0.808 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.265     ; 0.700      ;
; 0.831 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[10]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.053      ;
; 0.836 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.733      ;
; 0.842 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.063      ;
; 0.848 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.066      ;
; 0.849 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.067      ;
; 0.851 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.069      ;
; 0.855 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.073      ;
; 0.855 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.074      ;
; 0.857 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.076      ;
; 0.858 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.077      ;
; 0.869 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.088      ;
; 0.877 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.261     ; 0.773      ;
; 0.881 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.100      ;
; 0.917 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.265     ; 0.809      ;
; 0.919 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.265     ; 0.811      ;
; 0.927 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.146      ;
; 0.930 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.149      ;
; 0.932 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.151      ;
; 0.933 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.150      ;
; 0.935 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.154      ;
; 0.943 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.162      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'toggle_temp'                                                                                                             ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; contador_bidireccional:inst1|inst3 ; contador_bidireccional:inst1|inst3 ; toggle_temp  ; toggle_temp ; 0.000        ; 0.038      ; 0.580      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'updown'                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; contador_bidireccional:inst1|inst ; contador_bidireccional:inst1|inst ; updown       ; updown      ; 0.000        ; 0.038      ; 0.580      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'set_value'                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.390 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 0.609      ;
; 0.574 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 0.794      ;
; 0.587 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 0.806      ;
; 0.588 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 0.807      ;
; 0.684 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; updown       ; set_value   ; 0.000        ; 0.332      ; 1.203      ;
; 0.695 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; updown       ; set_value   ; 0.000        ; 0.332      ; 1.214      ;
; 0.697 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; updown       ; set_value   ; 0.000        ; 0.332      ; 1.216      ;
; 0.697 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; updown       ; set_value   ; 0.000        ; 0.332      ; 1.216      ;
; 0.699 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; updown       ; set_value   ; 0.000        ; 0.332      ; 1.218      ;
; 0.699 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; updown       ; set_value   ; 0.000        ; 0.332      ; 1.218      ;
; 0.718 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 0.937      ;
; 0.738 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 0.957      ;
; 0.846 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.066      ;
; 0.861 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.083      ;
; 0.878 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.097      ;
; 0.879 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.098      ;
; 0.923 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; updown       ; set_value   ; 0.000        ; 0.332      ; 1.442      ;
; 0.958 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.177      ;
; 0.959 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.178      ;
; 0.974 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.193      ;
; 0.975 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.194      ;
; 0.976 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.195      ;
; 0.990 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.209      ;
; 0.991 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.210      ;
; 1.012 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.231      ;
; 1.027 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; updown       ; set_value   ; 0.000        ; 0.332      ; 1.546      ;
; 1.029 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.248      ;
; 1.070 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.289      ;
; 1.071 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.290      ;
; 1.087 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.306      ;
; 1.124 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.343      ;
; 1.141 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.360      ;
; 1.182 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.401      ;
; 1.184 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.403      ;
; 1.236 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.455      ;
; 1.253 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.062      ; 1.472      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+-------------+-----------------+-------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name  ; Note                                                          ;
+-------------+-----------------+-------------+---------------------------------------------------------------+
; 389.41 MHz  ; 250.0 MHz       ; CLOCK_50    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 566.57 MHz  ; 250.0 MHz       ; set_value   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 250.0 MHz       ; toggle_temp ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 250.0 MHz       ; updown      ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -1.568 ; -71.044       ;
; set_value   ; -0.812 ; -5.162        ;
; toggle_temp ; 0.398  ; 0.000         ;
; updown      ; 0.398  ; 0.000         ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50    ; 0.312 ; 0.000         ;
; toggle_temp ; 0.341 ; 0.000         ;
; updown      ; 0.341 ; 0.000         ;
; set_value   ; 0.347 ; 0.000         ;
+-------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; CLOCK_50    ; -3.000 ; -69.000                   ;
; set_value   ; -3.000 ; -11.000                   ;
; toggle_temp ; -3.000 ; -4.000                    ;
; updown      ; -3.000 ; -4.000                    ;
+-------------+--------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.508      ;
; -1.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.508      ;
; -1.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.508      ;
; -1.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.508      ;
; -1.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.508      ;
; -1.560 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.500      ;
; -1.560 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.500      ;
; -1.560 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.500      ;
; -1.560 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.500      ;
; -1.560 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.500      ;
; -1.452 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.392      ;
; -1.452 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.392      ;
; -1.452 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.392      ;
; -1.452 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.392      ;
; -1.452 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.392      ;
; -1.397 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.335      ;
; -1.397 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.335      ;
; -1.397 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.335      ;
; -1.397 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.335      ;
; -1.397 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.335      ;
; -1.395 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.336      ;
; -1.395 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.336      ;
; -1.395 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.336      ;
; -1.395 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.336      ;
; -1.395 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.336      ;
; -1.393 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.334      ;
; -1.393 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.334      ;
; -1.393 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.334      ;
; -1.393 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.334      ;
; -1.393 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.334      ;
; -1.352 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.294      ;
; -1.352 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.294      ;
; -1.352 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.294      ;
; -1.352 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.294      ;
; -1.352 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.294      ;
; -1.351 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.291      ;
; -1.351 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.291      ;
; -1.351 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.291      ;
; -1.351 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.291      ;
; -1.351 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.291      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.273      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.273      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.273      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.273      ;
; -1.325 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.552      ;
; -1.325 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.552      ;
; -1.325 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.552      ;
; -1.325 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.552      ;
; -1.325 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.552      ;
; -1.325 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.552      ;
; -1.323 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.553      ;
; -1.323 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.553      ;
; -1.323 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.553      ;
; -1.323 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.553      ;
; -1.323 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.553      ;
; -1.323 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.553      ;
; -1.322 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.265      ;
; -1.322 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.265      ;
; -1.322 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.265      ;
; -1.322 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.265      ;
; -1.321 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.551      ;
; -1.321 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.551      ;
; -1.321 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.551      ;
; -1.321 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.551      ;
; -1.321 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.551      ;
; -1.321 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.235      ; 2.551      ;
; -1.319 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.259      ;
; -1.319 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.259      ;
; -1.319 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.259      ;
; -1.319 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.259      ;
; -1.319 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.259      ;
; -1.319 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.259      ;
; -1.319 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.259      ;
; -1.319 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.259      ;
; -1.317 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.254      ;
; -1.315 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.255      ;
; -1.314 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.254      ;
; -1.314 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.254      ;
; -1.314 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.254      ;
; -1.314 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.254      ;
; -1.314 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.254      ;
; -1.314 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.254      ;
; -1.314 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.254      ;
; -1.314 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.254      ;
; -1.313 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.253      ;
; -1.310 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.250      ;
; -1.310 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.250      ;
; -1.310 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.250      ;
; -1.310 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.250      ;
; -1.310 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.250      ;
; -1.310 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.250      ;
; -1.310 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.250      ;
; -1.310 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.250      ;
; -1.306 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.247      ;
; -1.306 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.247      ;
; -1.306 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.247      ;
; -1.306 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.247      ;
; -1.306 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.247      ;
; -1.301 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.239      ;
; -1.301 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.239      ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'set_value'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.812 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; updown       ; set_value   ; 1.000        ; 0.101      ; 1.898      ;
; -0.811 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; updown       ; set_value   ; 1.000        ; 0.101      ; 1.897      ;
; -0.765 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.705      ;
; -0.747 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.687      ;
; -0.712 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; updown       ; set_value   ; 1.000        ; 0.101      ; 1.798      ;
; -0.711 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; updown       ; set_value   ; 1.000        ; 0.101      ; 1.797      ;
; -0.709 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.649      ;
; -0.665 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.605      ;
; -0.647 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.587      ;
; -0.612 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; updown       ; set_value   ; 1.000        ; 0.101      ; 1.698      ;
; -0.611 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; updown       ; set_value   ; 1.000        ; 0.101      ; 1.697      ;
; -0.610 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.550      ;
; -0.609 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.549      ;
; -0.591 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.531      ;
; -0.565 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.505      ;
; -0.547 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.487      ;
; -0.536 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.476      ;
; -0.529 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.469      ;
; -0.511 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.451      ;
; -0.510 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.450      ;
; -0.510 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.450      ;
; -0.509 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.449      ;
; -0.492 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.432      ;
; -0.491 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.431      ;
; -0.484 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.424      ;
; -0.460 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; updown       ; set_value   ; 1.000        ; 0.101      ; 1.546      ;
; -0.429 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.369      ;
; -0.429 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.369      ;
; -0.411 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.351      ;
; -0.411 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.351      ;
; -0.410 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.350      ;
; -0.410 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.350      ;
; -0.409 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.349      ;
; -0.392 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.332      ;
; -0.392 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.332      ;
; -0.391 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.331      ;
; -0.377 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; updown       ; set_value   ; 1.000        ; 0.101      ; 1.463      ;
; -0.097 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.037      ;
; -0.078 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 1.018      ;
; 0.039  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 0.901      ;
; 0.039  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 0.901      ;
; 0.048  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 0.892      ;
; 0.048  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 0.892      ;
; 0.303  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.055     ; 0.637      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'toggle_temp'                                                                                                             ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; contador_bidireccional:inst1|inst3 ; contador_bidireccional:inst1|inst3 ; toggle_temp  ; toggle_temp ; 1.000        ; -0.034     ; 0.583      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'updown'                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; contador_bidireccional:inst1|inst ; contador_bidireccional:inst1|inst ; updown       ; updown      ; 1.000        ; -0.034     ; 0.583      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.333 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.544      ;
; 0.334 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.545      ;
; 0.334 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.545      ;
; 0.335 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.534      ;
; 0.339 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.345 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.556      ;
; 0.345 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.556      ;
; 0.356 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.555      ;
; 0.374 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.573      ;
; 0.374 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.573      ;
; 0.441 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.640      ;
; 0.447 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.646      ;
; 0.457 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.656      ;
; 0.458 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.657      ;
; 0.470 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.681      ;
; 0.470 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.681      ;
; 0.473 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.684      ;
; 0.504 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.509 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.518 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.717      ;
; 0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.722      ;
; 0.527 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.726      ;
; 0.529 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.728      ;
; 0.545 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.744      ;
; 0.545 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.744      ;
; 0.546 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.745      ;
; 0.552 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.751      ;
; 0.588 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.799      ;
; 0.590 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.789      ;
; 0.592 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.791      ;
; 0.608 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.819      ;
; 0.612 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.811      ;
; 0.633 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.232     ; 0.545      ;
; 0.633 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.232     ; 0.545      ;
; 0.633 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.832      ;
; 0.635 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.232     ; 0.547      ;
; 0.646 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.845      ;
; 0.646 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.845      ;
; 0.647 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.860      ;
; 0.652 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.851      ;
; 0.657 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.870      ;
; 0.657 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.870      ;
; 0.658 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.871      ;
; 0.661 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.860      ;
; 0.663 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.876      ;
; 0.668 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.867      ;
; 0.668 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.867      ;
; 0.670 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.869      ;
; 0.678 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 0.881      ;
; 0.679 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 0.882      ;
; 0.681 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 0.884      ;
; 0.696 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.891      ;
; 0.702 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.901      ;
; 0.725 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.633      ;
; 0.725 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.633      ;
; 0.725 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.633      ;
; 0.726 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.634      ;
; 0.739 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[11]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.941      ;
; 0.740 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.937      ;
; 0.741 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.938      ;
; 0.752 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.951      ;
; 0.754 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.759 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.232     ; 0.672      ;
; 0.762 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[10]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.964      ;
; 0.766 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.965      ;
; 0.771 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.970      ;
; 0.773 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.972      ;
; 0.779 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.979      ;
; 0.779 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.979      ;
; 0.793 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.991      ;
; 0.797 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.996      ;
; 0.799 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.233     ; 0.710      ;
; 0.819 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.727      ;
; 0.823 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.731      ;
; 0.826 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.025      ;
; 0.839 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.038      ;
; 0.842 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.041      ;
; 0.843 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.043      ;
; 0.846 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.043      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'toggle_temp'                                                                                                              ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; contador_bidireccional:inst1|inst3 ; contador_bidireccional:inst1|inst3 ; toggle_temp  ; toggle_temp ; 0.000        ; 0.034      ; 0.519      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'updown'                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; contador_bidireccional:inst1|inst ; contador_bidireccional:inst1|inst ; updown       ; updown      ; 0.000        ; 0.034      ; 0.519      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'set_value'                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.546      ;
; 0.517 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.716      ;
; 0.527 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.726      ;
; 0.529 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.728      ;
; 0.651 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.850      ;
; 0.664 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; updown       ; set_value   ; 0.000        ; 0.248      ; 1.086      ;
; 0.676 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.875      ;
; 0.677 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; updown       ; set_value   ; 0.000        ; 0.248      ; 1.099      ;
; 0.688 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; updown       ; set_value   ; 0.000        ; 0.248      ; 1.110      ;
; 0.688 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; updown       ; set_value   ; 0.000        ; 0.248      ; 1.110      ;
; 0.692 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; updown       ; set_value   ; 0.000        ; 0.248      ; 1.114      ;
; 0.693 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; updown       ; set_value   ; 0.000        ; 0.248      ; 1.115      ;
; 0.759 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.959      ;
; 0.772 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.972      ;
; 0.774 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.973      ;
; 0.785 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.984      ;
; 0.787 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 0.986      ;
; 0.855 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.055      ;
; 0.868 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.067      ;
; 0.869 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.068      ;
; 0.881 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.080      ;
; 0.889 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; updown       ; set_value   ; 0.000        ; 0.248      ; 1.311      ;
; 0.894 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.093      ;
; 0.921 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.120      ;
; 0.934 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.133      ;
; 0.951 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.150      ;
; 0.952 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.151      ;
; 0.964 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.163      ;
; 0.985 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; updown       ; set_value   ; 0.000        ; 0.248      ; 1.407      ;
; 1.017 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.216      ;
; 1.030 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.229      ;
; 1.047 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.246      ;
; 1.061 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.260      ;
; 1.113 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.312      ;
; 1.126 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.055      ; 1.325      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -0.556 ; -20.912       ;
; set_value   ; -0.135 ; -0.396        ;
; toggle_temp ; 0.626  ; 0.000         ;
; updown      ; 0.626  ; 0.000         ;
+-------------+--------+---------------+


+-------------------------------------+
; Fast 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50    ; 0.186 ; 0.000         ;
; set_value   ; 0.204 ; 0.000         ;
; toggle_temp ; 0.208 ; 0.000         ;
; updown      ; 0.208 ; 0.000         ;
+-------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; CLOCK_50    ; -3.000 ; -72.848                   ;
; set_value   ; -3.000 ; -11.432                   ;
; updown      ; -3.000 ; -4.112                    ;
; toggle_temp ; -3.000 ; -4.101                    ;
+-------------+--------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.556 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.507      ;
; -0.556 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.507      ;
; -0.556 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.507      ;
; -0.556 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.507      ;
; -0.556 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.507      ;
; -0.549 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.500      ;
; -0.549 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.500      ;
; -0.549 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.500      ;
; -0.549 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.500      ;
; -0.549 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.500      ;
; -0.535 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.511 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.460      ;
; -0.511 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.460      ;
; -0.511 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.460      ;
; -0.511 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.460      ;
; -0.511 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.460      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.612      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.612      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.612      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.612      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.612      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.612      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.441      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.441      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.441      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.441      ;
; -0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.441      ;
; -0.486 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.438      ;
; -0.486 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.438      ;
; -0.486 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.438      ;
; -0.486 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.438      ;
; -0.486 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.438      ;
; -0.482 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.434      ;
; -0.482 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.434      ;
; -0.482 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.434      ;
; -0.482 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.434      ;
; -0.482 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.434      ;
; -0.467 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.593      ;
; -0.467 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.593      ;
; -0.467 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.593      ;
; -0.467 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.593      ;
; -0.467 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.593      ;
; -0.467 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.593      ;
; -0.464 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.590      ;
; -0.464 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.590      ;
; -0.464 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.590      ;
; -0.464 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.590      ;
; -0.464 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.590      ;
; -0.464 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.590      ;
; -0.460 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.586      ;
; -0.460 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.586      ;
; -0.460 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.586      ;
; -0.460 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.586      ;
; -0.460 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.586      ;
; -0.460 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.586      ;
; -0.457 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.405      ;
; -0.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.389      ;
; -0.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.389      ;
; -0.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.389      ;
; -0.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.389      ;
; -0.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.389      ;
; -0.435 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.386      ;
; -0.432 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.383      ;
; -0.431 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.379      ;
; -0.431 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.379      ;
; -0.431 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.379      ;
; -0.431 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.379      ;
; -0.431 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.379      ;
; -0.430 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.381      ;
; -0.430 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.381      ;
; -0.430 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.381      ;
; -0.430 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.381      ;
; -0.430 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.381      ;
; -0.428 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.379      ;
; -0.422 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.376      ;
; -0.421 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.375      ;
; -0.421 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.375      ;
; -0.421 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.375      ;
; -0.421 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.375      ;
; -0.419 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.370      ;
; -0.419 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.370      ;
; -0.419 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.370      ;
; -0.419 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.370      ;
; -0.419 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.370      ;
; -0.419 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.373      ;
; -0.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.541      ;
; -0.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.541      ;
; -0.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.541      ;
; -0.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.541      ;
; -0.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.541      ;
; -0.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.541      ;
; -0.417 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.368      ;
; -0.417 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.368      ;
; -0.417 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.368      ;
; -0.417 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.368      ;
; -0.417 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.368      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'set_value'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.135 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 1.085      ;
; -0.131 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 1.081      ;
; -0.105 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; updown       ; set_value   ; 1.000        ; 0.129      ; 1.211      ;
; -0.101 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; updown       ; set_value   ; 1.000        ; 0.129      ; 1.207      ;
; -0.091 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 1.041      ;
; -0.067 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 1.017      ;
; -0.063 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 1.013      ;
; -0.037 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; updown       ; set_value   ; 1.000        ; 0.129      ; 1.143      ;
; -0.033 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; updown       ; set_value   ; 1.000        ; 0.129      ; 1.139      ;
; -0.027 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.977      ;
; -0.023 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.973      ;
; -0.022 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.972      ;
; 0.001  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.949      ;
; 0.005  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.945      ;
; 0.025  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.925      ;
; 0.029  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.921      ;
; 0.031  ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; updown       ; set_value   ; 1.000        ; 0.129      ; 1.075      ;
; 0.033  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.917      ;
; 0.035  ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; updown       ; set_value   ; 1.000        ; 0.129      ; 1.071      ;
; 0.041  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.909      ;
; 0.042  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.908      ;
; 0.045  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.905      ;
; 0.046  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.904      ;
; 0.046  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.904      ;
; 0.078  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.872      ;
; 0.097  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.853      ;
; 0.099  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.851      ;
; 0.101  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.849      ;
; 0.103  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.847      ;
; 0.109  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.841      ;
; 0.110  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.840      ;
; 0.110  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.840      ;
; 0.113  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.837      ;
; 0.114  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.836      ;
; 0.114  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.836      ;
; 0.153  ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; updown       ; set_value   ; 1.000        ; 0.129      ; 0.953      ;
; 0.192  ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; updown       ; set_value   ; 1.000        ; 0.129      ; 0.914      ;
; 0.298  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.652      ;
; 0.309  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.641      ;
; 0.394  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.556      ;
; 0.396  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.554      ;
; 0.398  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.552      ;
; 0.398  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.552      ;
; 0.566  ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 1.000        ; -0.037     ; 0.384      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'toggle_temp'                                                                                                             ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.626 ; contador_bidireccional:inst1|inst3 ; contador_bidireccional:inst1|inst3 ; toggle_temp  ; toggle_temp ; 1.000        ; -0.022     ; 0.359      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'updown'                                                                                                                ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.626 ; contador_bidireccional:inst1|inst ; contador_bidireccional:inst1|inst ; updown       ; updown      ; 1.000        ; -0.022     ; 0.359      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.318      ;
; 0.194 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.207 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.329      ;
; 0.218 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.339      ;
; 0.227 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.347      ;
; 0.230 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.350      ;
; 0.265 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.386      ;
; 0.269 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.398      ;
; 0.270 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.398      ;
; 0.271 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.401      ;
; 0.300 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.421      ;
; 0.305 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.439      ;
; 0.328 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.448      ;
; 0.329 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.450      ;
; 0.332 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.460      ;
; 0.339 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.460      ;
; 0.341 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.469      ;
; 0.358 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.478      ;
; 0.358 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.478      ;
; 0.362 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.490      ;
; 0.362 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.482      ;
; 0.367 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.495      ;
; 0.369 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.497      ;
; 0.369 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.489      ;
; 0.370 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.498      ;
; 0.372 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.138     ; 0.318      ;
; 0.372 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.500      ;
; 0.372 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.138     ; 0.318      ;
; 0.373 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.493      ;
; 0.374 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.138     ; 0.320      ;
; 0.378 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.499      ;
; 0.382 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.502      ;
; 0.390 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.514      ;
; 0.390 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.514      ;
; 0.392 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.516      ;
; 0.393 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.510      ;
; 0.406 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.527      ;
; 0.406 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.527      ;
; 0.407 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.528      ;
; 0.413 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.533      ;
; 0.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[11]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.541      ;
; 0.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.536      ;
; 0.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.536      ;
; 0.429 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.140     ; 0.373      ;
; 0.430 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.140     ; 0.374      ;
; 0.430 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.140     ; 0.374      ;
; 0.430 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.140     ; 0.374      ;
; 0.433 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[10]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.556      ;
; 0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.138     ; 0.382      ;
; 0.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.560      ;
; 0.448 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.567      ;
; 0.451 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.459 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.139     ; 0.404      ;
; 0.459 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.583      ;
; 0.466 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.586      ;
; 0.470 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.591      ;
; 0.481 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.599      ;
; 0.489 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.609      ;
; 0.492 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.140     ; 0.436      ;
; 0.493 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.140     ; 0.437      ;
; 0.493 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.614      ;
; 0.497 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.617      ;
; 0.500 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.620      ;
; 0.503 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.624      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'set_value'                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.204 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.325      ;
; 0.304 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; updown       ; set_value   ; 0.000        ; 0.227      ; 0.645      ;
; 0.306 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.428      ;
; 0.314 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; updown       ; set_value   ; 0.000        ; 0.227      ; 0.656      ;
; 0.316 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; updown       ; set_value   ; 0.000        ; 0.227      ; 0.657      ;
; 0.316 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; updown       ; set_value   ; 0.000        ; 0.227      ; 0.657      ;
; 0.317 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; updown       ; set_value   ; 0.000        ; 0.227      ; 0.658      ;
; 0.317 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; updown       ; set_value   ; 0.000        ; 0.227      ; 0.658      ;
; 0.381 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.502      ;
; 0.396 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.517      ;
; 0.437 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; updown       ; set_value   ; 0.000        ; 0.227      ; 0.778      ;
; 0.454 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.584      ;
; 0.467 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.589      ;
; 0.474 ; contador_bidireccional:inst1|inst                                                                                        ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; updown       ; set_value   ; 0.000        ; 0.227      ; 0.815      ;
; 0.476 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.597      ;
; 0.520 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.642      ;
; 0.529 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.650      ;
; 0.533 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.655      ;
; 0.542 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.663      ;
; 0.545 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.666      ;
; 0.558 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[3] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.679      ;
; 0.586 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[2] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.707      ;
; 0.587 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.708      ;
; 0.600 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.721      ;
; 0.611 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[4] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.732      ;
; 0.624 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.745      ;
; 0.624 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[5] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.745      ;
; 0.653 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[0] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.774      ;
; 0.677 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[6] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.798      ;
; 0.690 ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[1] ; contador_bidireccional:inst1|counter:inst89|lpm_counter:LPM_COUNTER_component|cntr_rug:auto_generated|counter_reg_bit[7] ; set_value    ; set_value   ; 0.000        ; 0.037      ; 0.811      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'toggle_temp'                                                                                                              ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; contador_bidireccional:inst1|inst3 ; contador_bidireccional:inst1|inst3 ; toggle_temp  ; toggle_temp ; 0.000        ; 0.022      ; 0.314      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'updown'                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; contador_bidireccional:inst1|inst ; contador_bidireccional:inst1|inst ; updown       ; updown      ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.832  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -1.832  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  set_value       ; -0.995  ; 0.204 ; N/A      ; N/A     ; -3.000              ;
;  toggle_temp     ; 0.318   ; 0.208 ; N/A      ; N/A     ; -3.000              ;
;  updown          ; 0.318   ; 0.208 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -92.401 ; 0.0   ; 0.0      ; 0.0     ; -92.493             ;
;  CLOCK_50        ; -85.878 ; 0.000 ; N/A      ; N/A     ; -72.848             ;
;  set_value       ; -6.523  ; 0.000 ; N/A      ; N/A     ; -11.432             ;
;  toggle_temp     ; 0.000   ; 0.000 ; N/A      ; N/A     ; -4.101              ;
;  updown          ; 0.000   ; 0.000 ; N/A      ; N/A     ; -4.112              ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; motor         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bcd[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bcd[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bcd[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bcd[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bcd[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bcd[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bcd[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bcd[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_value[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_value[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_value[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_value[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_value[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_value[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_value[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_value[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; set_value               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aclr                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; updown                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; toggle_temp             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_SADDR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; motor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Q             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; bcd[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; bcd[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; bcd[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; bcd[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; bcd[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; bcd[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; bcd[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; bcd[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; user_value[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; user_value[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; user_value[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; user_value[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; user_value[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; user_value[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; user_value[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; user_value[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SADDR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; motor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Q             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; bcd[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; bcd[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; bcd[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; bcd[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; bcd[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; bcd[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; bcd[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; bcd[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; user_value[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; user_value[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; user_value[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; user_value[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; user_value[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; user_value[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; user_value[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; user_value[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SADDR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; motor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Q             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bcd[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bcd[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bcd[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bcd[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bcd[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bcd[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bcd[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bcd[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_value[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_value[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_value[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_value[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_value[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_value[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_value[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_value[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; CLOCK_50    ; CLOCK_50    ; 748      ; 0        ; 0        ; 0        ;
; set_value   ; set_value   ; 36       ; 0        ; 0        ; 0        ;
; updown      ; set_value   ; 35       ; 0        ; 0        ; 0        ;
; toggle_temp ; toggle_temp ; 1        ; 0        ; 0        ; 0        ;
; updown      ; updown      ; 1        ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; CLOCK_50    ; CLOCK_50    ; 748      ; 0        ; 0        ; 0        ;
; set_value   ; set_value   ; 36       ; 0        ; 0        ; 0        ;
; updown      ; set_value   ; 35       ; 0        ; 0        ; 0        ;
; toggle_temp ; toggle_temp ; 1        ; 0        ; 0        ; 0        ;
; updown      ; updown      ; 1        ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 145   ; 145  ;
+---------------------------------+-------+------+


+------------------------------------------------+
; Clock Status Summary                           ;
+-------------+-------------+------+-------------+
; Target      ; Clock       ; Type ; Status      ;
+-------------+-------------+------+-------------+
; CLOCK_50    ; CLOCK_50    ; Base ; Constrained ;
; set_value   ; set_value   ; Base ; Constrained ;
; toggle_temp ; toggle_temp ; Base ; Constrained ;
; updown      ; updown      ; Base ; Constrained ;
+-------------+-------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; aclr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; ADC_CS_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; motor         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; aclr       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; ADC_CS_N      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Q             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bcd[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; motor         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_value[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun Dec 11 00:45:28 2022
Info: Command: quartus_sta tempeture_control -c tempeture_control
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tempeture_control.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name set_value set_value
    Info (332105): create_clock -period 1.000 -name updown updown
    Info (332105): create_clock -period 1.000 -name toggle_temp toggle_temp
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.832             -85.878 CLOCK_50 
    Info (332119):    -0.995              -6.523 set_value 
    Info (332119):     0.318               0.000 toggle_temp 
    Info (332119):     0.318               0.000 updown 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 CLOCK_50 
    Info (332119):     0.385               0.000 toggle_temp 
    Info (332119):     0.385               0.000 updown 
    Info (332119):     0.390               0.000 set_value 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.000 CLOCK_50 
    Info (332119):    -3.000             -11.000 set_value 
    Info (332119):    -3.000              -4.000 toggle_temp 
    Info (332119):    -3.000              -4.000 updown 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.568
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.568             -71.044 CLOCK_50 
    Info (332119):    -0.812              -5.162 set_value 
    Info (332119):     0.398               0.000 toggle_temp 
    Info (332119):     0.398               0.000 updown 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 CLOCK_50 
    Info (332119):     0.341               0.000 toggle_temp 
    Info (332119):     0.341               0.000 updown 
    Info (332119):     0.347               0.000 set_value 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.000 CLOCK_50 
    Info (332119):    -3.000             -11.000 set_value 
    Info (332119):    -3.000              -4.000 toggle_temp 
    Info (332119):    -3.000              -4.000 updown 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.556             -20.912 CLOCK_50 
    Info (332119):    -0.135              -0.396 set_value 
    Info (332119):     0.626               0.000 toggle_temp 
    Info (332119):     0.626               0.000 updown 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.204               0.000 set_value 
    Info (332119):     0.208               0.000 toggle_temp 
    Info (332119):     0.208               0.000 updown 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -72.848 CLOCK_50 
    Info (332119):    -3.000             -11.432 set_value 
    Info (332119):    -3.000              -4.112 updown 
    Info (332119):    -3.000              -4.101 toggle_temp 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 528 megabytes
    Info: Processing ended: Sun Dec 11 00:45:29 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


