iverilog tb_ddr3.v ddr3_controller_sim.sv csr_access.v ../common/*.v ../ddr3_control/*.v
