
FIRST_FREE_RTOS_TASK_PAR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058ac  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  0800596c  0800596c  0001596c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a80  08005a80  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08005a80  08005a80  00015a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a88  08005a88  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a88  08005a88  00015a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a8c  08005a8c  00015a8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08005a90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c2c  20000060  08005af0  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c8c  08005af0  00021c8c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a988  00000000  00000000  000200cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003675  00000000  00000000  0003aa53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016a0  00000000  00000000  0003e0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011ab  00000000  00000000  0003f768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000039cb  00000000  00000000  00040913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000185ac  00000000  00000000  000442de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5fb6  00000000  00000000  0005c88a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005550  00000000  00000000  00122840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00127d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005954 	.word	0x08005954

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08005954 	.word	0x08005954

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	0008      	movs	r0, r1
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f806 	bl	8000434 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__udivmoddi4>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	4657      	mov	r7, sl
 8000438:	464e      	mov	r6, r9
 800043a:	4645      	mov	r5, r8
 800043c:	46de      	mov	lr, fp
 800043e:	b5e0      	push	{r5, r6, r7, lr}
 8000440:	0004      	movs	r4, r0
 8000442:	000d      	movs	r5, r1
 8000444:	4692      	mov	sl, r2
 8000446:	4699      	mov	r9, r3
 8000448:	b083      	sub	sp, #12
 800044a:	428b      	cmp	r3, r1
 800044c:	d830      	bhi.n	80004b0 <__udivmoddi4+0x7c>
 800044e:	d02d      	beq.n	80004ac <__udivmoddi4+0x78>
 8000450:	4649      	mov	r1, r9
 8000452:	4650      	mov	r0, sl
 8000454:	f000 f8ba 	bl	80005cc <__clzdi2>
 8000458:	0029      	movs	r1, r5
 800045a:	0006      	movs	r6, r0
 800045c:	0020      	movs	r0, r4
 800045e:	f000 f8b5 	bl	80005cc <__clzdi2>
 8000462:	1a33      	subs	r3, r6, r0
 8000464:	4698      	mov	r8, r3
 8000466:	3b20      	subs	r3, #32
 8000468:	d434      	bmi.n	80004d4 <__udivmoddi4+0xa0>
 800046a:	469b      	mov	fp, r3
 800046c:	4653      	mov	r3, sl
 800046e:	465a      	mov	r2, fp
 8000470:	4093      	lsls	r3, r2
 8000472:	4642      	mov	r2, r8
 8000474:	001f      	movs	r7, r3
 8000476:	4653      	mov	r3, sl
 8000478:	4093      	lsls	r3, r2
 800047a:	001e      	movs	r6, r3
 800047c:	42af      	cmp	r7, r5
 800047e:	d83b      	bhi.n	80004f8 <__udivmoddi4+0xc4>
 8000480:	42af      	cmp	r7, r5
 8000482:	d100      	bne.n	8000486 <__udivmoddi4+0x52>
 8000484:	e079      	b.n	800057a <__udivmoddi4+0x146>
 8000486:	465b      	mov	r3, fp
 8000488:	1ba4      	subs	r4, r4, r6
 800048a:	41bd      	sbcs	r5, r7
 800048c:	2b00      	cmp	r3, #0
 800048e:	da00      	bge.n	8000492 <__udivmoddi4+0x5e>
 8000490:	e076      	b.n	8000580 <__udivmoddi4+0x14c>
 8000492:	2200      	movs	r2, #0
 8000494:	2300      	movs	r3, #0
 8000496:	9200      	str	r2, [sp, #0]
 8000498:	9301      	str	r3, [sp, #4]
 800049a:	2301      	movs	r3, #1
 800049c:	465a      	mov	r2, fp
 800049e:	4093      	lsls	r3, r2
 80004a0:	9301      	str	r3, [sp, #4]
 80004a2:	2301      	movs	r3, #1
 80004a4:	4642      	mov	r2, r8
 80004a6:	4093      	lsls	r3, r2
 80004a8:	9300      	str	r3, [sp, #0]
 80004aa:	e029      	b.n	8000500 <__udivmoddi4+0xcc>
 80004ac:	4282      	cmp	r2, r0
 80004ae:	d9cf      	bls.n	8000450 <__udivmoddi4+0x1c>
 80004b0:	2200      	movs	r2, #0
 80004b2:	2300      	movs	r3, #0
 80004b4:	9200      	str	r2, [sp, #0]
 80004b6:	9301      	str	r3, [sp, #4]
 80004b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d001      	beq.n	80004c2 <__udivmoddi4+0x8e>
 80004be:	601c      	str	r4, [r3, #0]
 80004c0:	605d      	str	r5, [r3, #4]
 80004c2:	9800      	ldr	r0, [sp, #0]
 80004c4:	9901      	ldr	r1, [sp, #4]
 80004c6:	b003      	add	sp, #12
 80004c8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ca:	46bb      	mov	fp, r7
 80004cc:	46b2      	mov	sl, r6
 80004ce:	46a9      	mov	r9, r5
 80004d0:	46a0      	mov	r8, r4
 80004d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d4:	4642      	mov	r2, r8
 80004d6:	469b      	mov	fp, r3
 80004d8:	2320      	movs	r3, #32
 80004da:	1a9b      	subs	r3, r3, r2
 80004dc:	4652      	mov	r2, sl
 80004de:	40da      	lsrs	r2, r3
 80004e0:	4641      	mov	r1, r8
 80004e2:	0013      	movs	r3, r2
 80004e4:	464a      	mov	r2, r9
 80004e6:	408a      	lsls	r2, r1
 80004e8:	0017      	movs	r7, r2
 80004ea:	4642      	mov	r2, r8
 80004ec:	431f      	orrs	r7, r3
 80004ee:	4653      	mov	r3, sl
 80004f0:	4093      	lsls	r3, r2
 80004f2:	001e      	movs	r6, r3
 80004f4:	42af      	cmp	r7, r5
 80004f6:	d9c3      	bls.n	8000480 <__udivmoddi4+0x4c>
 80004f8:	2200      	movs	r2, #0
 80004fa:	2300      	movs	r3, #0
 80004fc:	9200      	str	r2, [sp, #0]
 80004fe:	9301      	str	r3, [sp, #4]
 8000500:	4643      	mov	r3, r8
 8000502:	2b00      	cmp	r3, #0
 8000504:	d0d8      	beq.n	80004b8 <__udivmoddi4+0x84>
 8000506:	07fb      	lsls	r3, r7, #31
 8000508:	0872      	lsrs	r2, r6, #1
 800050a:	431a      	orrs	r2, r3
 800050c:	4646      	mov	r6, r8
 800050e:	087b      	lsrs	r3, r7, #1
 8000510:	e00e      	b.n	8000530 <__udivmoddi4+0xfc>
 8000512:	42ab      	cmp	r3, r5
 8000514:	d101      	bne.n	800051a <__udivmoddi4+0xe6>
 8000516:	42a2      	cmp	r2, r4
 8000518:	d80c      	bhi.n	8000534 <__udivmoddi4+0x100>
 800051a:	1aa4      	subs	r4, r4, r2
 800051c:	419d      	sbcs	r5, r3
 800051e:	2001      	movs	r0, #1
 8000520:	1924      	adds	r4, r4, r4
 8000522:	416d      	adcs	r5, r5
 8000524:	2100      	movs	r1, #0
 8000526:	3e01      	subs	r6, #1
 8000528:	1824      	adds	r4, r4, r0
 800052a:	414d      	adcs	r5, r1
 800052c:	2e00      	cmp	r6, #0
 800052e:	d006      	beq.n	800053e <__udivmoddi4+0x10a>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d9ee      	bls.n	8000512 <__udivmoddi4+0xde>
 8000534:	3e01      	subs	r6, #1
 8000536:	1924      	adds	r4, r4, r4
 8000538:	416d      	adcs	r5, r5
 800053a:	2e00      	cmp	r6, #0
 800053c:	d1f8      	bne.n	8000530 <__udivmoddi4+0xfc>
 800053e:	9800      	ldr	r0, [sp, #0]
 8000540:	9901      	ldr	r1, [sp, #4]
 8000542:	465b      	mov	r3, fp
 8000544:	1900      	adds	r0, r0, r4
 8000546:	4169      	adcs	r1, r5
 8000548:	2b00      	cmp	r3, #0
 800054a:	db24      	blt.n	8000596 <__udivmoddi4+0x162>
 800054c:	002b      	movs	r3, r5
 800054e:	465a      	mov	r2, fp
 8000550:	4644      	mov	r4, r8
 8000552:	40d3      	lsrs	r3, r2
 8000554:	002a      	movs	r2, r5
 8000556:	40e2      	lsrs	r2, r4
 8000558:	001c      	movs	r4, r3
 800055a:	465b      	mov	r3, fp
 800055c:	0015      	movs	r5, r2
 800055e:	2b00      	cmp	r3, #0
 8000560:	db2a      	blt.n	80005b8 <__udivmoddi4+0x184>
 8000562:	0026      	movs	r6, r4
 8000564:	409e      	lsls	r6, r3
 8000566:	0033      	movs	r3, r6
 8000568:	0026      	movs	r6, r4
 800056a:	4647      	mov	r7, r8
 800056c:	40be      	lsls	r6, r7
 800056e:	0032      	movs	r2, r6
 8000570:	1a80      	subs	r0, r0, r2
 8000572:	4199      	sbcs	r1, r3
 8000574:	9000      	str	r0, [sp, #0]
 8000576:	9101      	str	r1, [sp, #4]
 8000578:	e79e      	b.n	80004b8 <__udivmoddi4+0x84>
 800057a:	42a3      	cmp	r3, r4
 800057c:	d8bc      	bhi.n	80004f8 <__udivmoddi4+0xc4>
 800057e:	e782      	b.n	8000486 <__udivmoddi4+0x52>
 8000580:	4642      	mov	r2, r8
 8000582:	2320      	movs	r3, #32
 8000584:	2100      	movs	r1, #0
 8000586:	1a9b      	subs	r3, r3, r2
 8000588:	2200      	movs	r2, #0
 800058a:	9100      	str	r1, [sp, #0]
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	2201      	movs	r2, #1
 8000590:	40da      	lsrs	r2, r3
 8000592:	9201      	str	r2, [sp, #4]
 8000594:	e785      	b.n	80004a2 <__udivmoddi4+0x6e>
 8000596:	4642      	mov	r2, r8
 8000598:	2320      	movs	r3, #32
 800059a:	1a9b      	subs	r3, r3, r2
 800059c:	002a      	movs	r2, r5
 800059e:	4646      	mov	r6, r8
 80005a0:	409a      	lsls	r2, r3
 80005a2:	0023      	movs	r3, r4
 80005a4:	40f3      	lsrs	r3, r6
 80005a6:	4644      	mov	r4, r8
 80005a8:	4313      	orrs	r3, r2
 80005aa:	002a      	movs	r2, r5
 80005ac:	40e2      	lsrs	r2, r4
 80005ae:	001c      	movs	r4, r3
 80005b0:	465b      	mov	r3, fp
 80005b2:	0015      	movs	r5, r2
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	dad4      	bge.n	8000562 <__udivmoddi4+0x12e>
 80005b8:	4642      	mov	r2, r8
 80005ba:	002f      	movs	r7, r5
 80005bc:	2320      	movs	r3, #32
 80005be:	0026      	movs	r6, r4
 80005c0:	4097      	lsls	r7, r2
 80005c2:	1a9b      	subs	r3, r3, r2
 80005c4:	40de      	lsrs	r6, r3
 80005c6:	003b      	movs	r3, r7
 80005c8:	4333      	orrs	r3, r6
 80005ca:	e7cd      	b.n	8000568 <__udivmoddi4+0x134>

080005cc <__clzdi2>:
 80005cc:	b510      	push	{r4, lr}
 80005ce:	2900      	cmp	r1, #0
 80005d0:	d103      	bne.n	80005da <__clzdi2+0xe>
 80005d2:	f000 f807 	bl	80005e4 <__clzsi2>
 80005d6:	3020      	adds	r0, #32
 80005d8:	e002      	b.n	80005e0 <__clzdi2+0x14>
 80005da:	0008      	movs	r0, r1
 80005dc:	f000 f802 	bl	80005e4 <__clzsi2>
 80005e0:	bd10      	pop	{r4, pc}
 80005e2:	46c0      	nop			; (mov r8, r8)

080005e4 <__clzsi2>:
 80005e4:	211c      	movs	r1, #28
 80005e6:	2301      	movs	r3, #1
 80005e8:	041b      	lsls	r3, r3, #16
 80005ea:	4298      	cmp	r0, r3
 80005ec:	d301      	bcc.n	80005f2 <__clzsi2+0xe>
 80005ee:	0c00      	lsrs	r0, r0, #16
 80005f0:	3910      	subs	r1, #16
 80005f2:	0a1b      	lsrs	r3, r3, #8
 80005f4:	4298      	cmp	r0, r3
 80005f6:	d301      	bcc.n	80005fc <__clzsi2+0x18>
 80005f8:	0a00      	lsrs	r0, r0, #8
 80005fa:	3908      	subs	r1, #8
 80005fc:	091b      	lsrs	r3, r3, #4
 80005fe:	4298      	cmp	r0, r3
 8000600:	d301      	bcc.n	8000606 <__clzsi2+0x22>
 8000602:	0900      	lsrs	r0, r0, #4
 8000604:	3904      	subs	r1, #4
 8000606:	a202      	add	r2, pc, #8	; (adr r2, 8000610 <__clzsi2+0x2c>)
 8000608:	5c10      	ldrb	r0, [r2, r0]
 800060a:	1840      	adds	r0, r0, r1
 800060c:	4770      	bx	lr
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	02020304 	.word	0x02020304
 8000614:	01010101 	.word	0x01010101
	...

08000620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000626:	f000 facb 	bl	8000bc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062a:	f000 f833 	bl	8000694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062e:	f000 f8c7 	bl	80007c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000632:	f000 f877 	bl	8000724 <MX_USART2_UART_Init>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000636:	f002 ff2b 	bl	8003490 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // create task
  xTaskCreate(vBlueLedControlerTask,
 800063a:	4910      	ldr	r1, [pc, #64]	; (800067c <main+0x5c>)
 800063c:	4810      	ldr	r0, [pc, #64]	; (8000680 <main+0x60>)
 800063e:	2300      	movs	r3, #0
 8000640:	9301      	str	r3, [sp, #4]
 8000642:	2301      	movs	r3, #1
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2300      	movs	r3, #0
 8000648:	2264      	movs	r2, #100	; 0x64
 800064a:	f003 fc90 	bl	8003f6e <xTaskCreate>
		  100,
		  NULL,
		  1,
		  NULL);

  xTaskCreate(vRedLedControlerTask,
 800064e:	490d      	ldr	r1, [pc, #52]	; (8000684 <main+0x64>)
 8000650:	480d      	ldr	r0, [pc, #52]	; (8000688 <main+0x68>)
 8000652:	2300      	movs	r3, #0
 8000654:	9301      	str	r3, [sp, #4]
 8000656:	2301      	movs	r3, #1
 8000658:	9300      	str	r3, [sp, #0]
 800065a:	2300      	movs	r3, #0
 800065c:	2264      	movs	r2, #100	; 0x64
 800065e:	f003 fc86 	bl	8003f6e <xTaskCreate>
		  100,
		  NULL,
		  1,
		  NULL);

  xTaskCreate(vGreenLedControlerTask,
 8000662:	490a      	ldr	r1, [pc, #40]	; (800068c <main+0x6c>)
 8000664:	480a      	ldr	r0, [pc, #40]	; (8000690 <main+0x70>)
 8000666:	2300      	movs	r3, #0
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	2301      	movs	r3, #1
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2300      	movs	r3, #0
 8000670:	2264      	movs	r2, #100	; 0x64
 8000672:	f003 fc7c 	bl	8003f6e <xTaskCreate>
		  100,
		  NULL,
		  1,
		  NULL);

  vTaskStartScheduler();	// start schedule
 8000676:	f003 fdcf 	bl	8004218 <vTaskStartScheduler>

  //int ch[3] = {'H','e','l'};
  while (1)
 800067a:	e7fe      	b.n	800067a <main+0x5a>
 800067c:	08005978 	.word	0x08005978
 8000680:	08000895 	.word	0x08000895
 8000684:	0800598c 	.word	0x0800598c
 8000688:	080008bd 	.word	0x080008bd
 800068c:	080059a0 	.word	0x080059a0
 8000690:	080008d5 	.word	0x080008d5

08000694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000694:	b590      	push	{r4, r7, lr}
 8000696:	b095      	sub	sp, #84	; 0x54
 8000698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069a:	2414      	movs	r4, #20
 800069c:	193b      	adds	r3, r7, r4
 800069e:	0018      	movs	r0, r3
 80006a0:	233c      	movs	r3, #60	; 0x3c
 80006a2:	001a      	movs	r2, r3
 80006a4:	2100      	movs	r1, #0
 80006a6:	f005 f865 	bl	8005774 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	0018      	movs	r0, r3
 80006ae:	2310      	movs	r3, #16
 80006b0:	001a      	movs	r2, r3
 80006b2:	2100      	movs	r1, #0
 80006b4:	f005 f85e 	bl	8005774 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b8:	2380      	movs	r3, #128	; 0x80
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	0018      	movs	r0, r3
 80006be:	f000 fd0d 	bl	80010dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	2202      	movs	r2, #2
 80006c6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c8:	193b      	adds	r3, r7, r4
 80006ca:	2280      	movs	r2, #128	; 0x80
 80006cc:	0052      	lsls	r2, r2, #1
 80006ce:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006d0:	193b      	adds	r3, r7, r4
 80006d2:	2200      	movs	r2, #0
 80006d4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d6:	193b      	adds	r3, r7, r4
 80006d8:	2240      	movs	r2, #64	; 0x40
 80006da:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006dc:	193b      	adds	r3, r7, r4
 80006de:	2200      	movs	r2, #0
 80006e0:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	0018      	movs	r0, r3
 80006e6:	f000 fd45 	bl	8001174 <HAL_RCC_OscConfig>
 80006ea:	1e03      	subs	r3, r0, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80006ee:	f000 f90f 	bl	8000910 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f2:	1d3b      	adds	r3, r7, #4
 80006f4:	2207      	movs	r2, #7
 80006f6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	2200      	movs	r2, #0
 80006fc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	2200      	movs	r2, #0
 8000708:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	2100      	movs	r1, #0
 800070e:	0018      	movs	r0, r3
 8000710:	f001 f890 	bl	8001834 <HAL_RCC_ClockConfig>
 8000714:	1e03      	subs	r3, r0, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000718:	f000 f8fa 	bl	8000910 <Error_Handler>
  }
}
 800071c:	46c0      	nop			; (mov r8, r8)
 800071e:	46bd      	mov	sp, r7
 8000720:	b015      	add	sp, #84	; 0x54
 8000722:	bd90      	pop	{r4, r7, pc}

08000724 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000728:	4b23      	ldr	r3, [pc, #140]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 800072a:	4a24      	ldr	r2, [pc, #144]	; (80007bc <MX_USART2_UART_Init+0x98>)
 800072c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800072e:	4b22      	ldr	r3, [pc, #136]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 8000730:	22e1      	movs	r2, #225	; 0xe1
 8000732:	0252      	lsls	r2, r2, #9
 8000734:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000736:	4b20      	ldr	r3, [pc, #128]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800073c:	4b1e      	ldr	r3, [pc, #120]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000742:	4b1d      	ldr	r3, [pc, #116]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 8000744:	2200      	movs	r2, #0
 8000746:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000748:	4b1b      	ldr	r3, [pc, #108]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 800074a:	220c      	movs	r2, #12
 800074c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074e:	4b1a      	ldr	r3, [pc, #104]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 8000750:	2200      	movs	r2, #0
 8000752:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000754:	4b18      	ldr	r3, [pc, #96]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 8000756:	2200      	movs	r2, #0
 8000758:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800075a:	4b17      	ldr	r3, [pc, #92]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 800075c:	2200      	movs	r2, #0
 800075e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000760:	4b15      	ldr	r3, [pc, #84]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 8000762:	2200      	movs	r2, #0
 8000764:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000766:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 8000768:	2200      	movs	r2, #0
 800076a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800076c:	4b12      	ldr	r3, [pc, #72]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 800076e:	0018      	movs	r0, r3
 8000770:	f001 ff0a 	bl	8002588 <HAL_UART_Init>
 8000774:	1e03      	subs	r3, r0, #0
 8000776:	d001      	beq.n	800077c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000778:	f000 f8ca 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800077c:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 800077e:	2100      	movs	r1, #0
 8000780:	0018      	movs	r0, r3
 8000782:	f002 fd1b 	bl	80031bc <HAL_UARTEx_SetTxFifoThreshold>
 8000786:	1e03      	subs	r3, r0, #0
 8000788:	d001      	beq.n	800078e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800078a:	f000 f8c1 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800078e:	4b0a      	ldr	r3, [pc, #40]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 8000790:	2100      	movs	r1, #0
 8000792:	0018      	movs	r0, r3
 8000794:	f002 fd52 	bl	800323c <HAL_UARTEx_SetRxFifoThreshold>
 8000798:	1e03      	subs	r3, r0, #0
 800079a:	d001      	beq.n	80007a0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800079c:	f000 f8b8 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80007a0:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <MX_USART2_UART_Init+0x94>)
 80007a2:	0018      	movs	r0, r3
 80007a4:	f002 fcd0 	bl	8003148 <HAL_UARTEx_DisableFifoMode>
 80007a8:	1e03      	subs	r3, r0, #0
 80007aa:	d001      	beq.n	80007b0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80007ac:	f000 f8b0 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007b0:	46c0      	nop			; (mov r8, r8)
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	2000007c 	.word	0x2000007c
 80007bc:	40004400 	.word	0x40004400

080007c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c0:	b590      	push	{r4, r7, lr}
 80007c2:	b089      	sub	sp, #36	; 0x24
 80007c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c6:	240c      	movs	r4, #12
 80007c8:	193b      	adds	r3, r7, r4
 80007ca:	0018      	movs	r0, r3
 80007cc:	2314      	movs	r3, #20
 80007ce:	001a      	movs	r2, r3
 80007d0:	2100      	movs	r1, #0
 80007d2:	f004 ffcf 	bl	8005774 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
  // enable two gpio pins D1-PC4 and D0-PC5
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d6:	4b2d      	ldr	r3, [pc, #180]	; (800088c <MX_GPIO_Init+0xcc>)
 80007d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007da:	4b2c      	ldr	r3, [pc, #176]	; (800088c <MX_GPIO_Init+0xcc>)
 80007dc:	2104      	movs	r1, #4
 80007de:	430a      	orrs	r2, r1
 80007e0:	635a      	str	r2, [r3, #52]	; 0x34
 80007e2:	4b2a      	ldr	r3, [pc, #168]	; (800088c <MX_GPIO_Init+0xcc>)
 80007e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007e6:	2204      	movs	r2, #4
 80007e8:	4013      	ands	r3, r2
 80007ea:	60bb      	str	r3, [r7, #8]
 80007ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007ee:	4b27      	ldr	r3, [pc, #156]	; (800088c <MX_GPIO_Init+0xcc>)
 80007f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007f2:	4b26      	ldr	r3, [pc, #152]	; (800088c <MX_GPIO_Init+0xcc>)
 80007f4:	2120      	movs	r1, #32
 80007f6:	430a      	orrs	r2, r1
 80007f8:	635a      	str	r2, [r3, #52]	; 0x34
 80007fa:	4b24      	ldr	r3, [pc, #144]	; (800088c <MX_GPIO_Init+0xcc>)
 80007fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007fe:	2220      	movs	r2, #32
 8000800:	4013      	ands	r3, r2
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	4b21      	ldr	r3, [pc, #132]	; (800088c <MX_GPIO_Init+0xcc>)
 8000808:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800080a:	4b20      	ldr	r3, [pc, #128]	; (800088c <MX_GPIO_Init+0xcc>)
 800080c:	2101      	movs	r1, #1
 800080e:	430a      	orrs	r2, r1
 8000810:	635a      	str	r2, [r3, #52]	; 0x34
 8000812:	4b1e      	ldr	r3, [pc, #120]	; (800088c <MX_GPIO_Init+0xcc>)
 8000814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000816:	2201      	movs	r2, #1
 8000818:	4013      	ands	r3, r2
 800081a:	603b      	str	r3, [r7, #0]
 800081c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800081e:	23a0      	movs	r3, #160	; 0xa0
 8000820:	05db      	lsls	r3, r3, #23
 8000822:	2200      	movs	r2, #0
 8000824:	2120      	movs	r1, #32
 8000826:	0018      	movs	r0, r3
 8000828:	f000 fc20 	bl	800106c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|RED_LED_Pin, GPIO_PIN_RESET);
 800082c:	4b18      	ldr	r3, [pc, #96]	; (8000890 <MX_GPIO_Init+0xd0>)
 800082e:	2200      	movs	r2, #0
 8000830:	2130      	movs	r1, #48	; 0x30
 8000832:	0018      	movs	r0, r3
 8000834:	f000 fc1a 	bl	800106c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000838:	193b      	adds	r3, r7, r4
 800083a:	2220      	movs	r2, #32
 800083c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083e:	193b      	adds	r3, r7, r4
 8000840:	2201      	movs	r2, #1
 8000842:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	193b      	adds	r3, r7, r4
 8000846:	2200      	movs	r2, #0
 8000848:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800084a:	193b      	adds	r3, r7, r4
 800084c:	2202      	movs	r2, #2
 800084e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000850:	193a      	adds	r2, r7, r4
 8000852:	23a0      	movs	r3, #160	; 0xa0
 8000854:	05db      	lsls	r3, r3, #23
 8000856:	0011      	movs	r1, r2
 8000858:	0018      	movs	r0, r3
 800085a:	f000 fa9b 	bl	8000d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLUE_LED_Pin RED_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin|RED_LED_Pin;
 800085e:	0021      	movs	r1, r4
 8000860:	187b      	adds	r3, r7, r1
 8000862:	2230      	movs	r2, #48	; 0x30
 8000864:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000866:	187b      	adds	r3, r7, r1
 8000868:	2201      	movs	r2, #1
 800086a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	187b      	adds	r3, r7, r1
 8000874:	2200      	movs	r2, #0
 8000876:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000878:	187b      	adds	r3, r7, r1
 800087a:	4a05      	ldr	r2, [pc, #20]	; (8000890 <MX_GPIO_Init+0xd0>)
 800087c:	0019      	movs	r1, r3
 800087e:	0010      	movs	r0, r2
 8000880:	f000 fa88 	bl	8000d94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 8000884:	46c0      	nop			; (mov r8, r8)
 8000886:	46bd      	mov	sp, r7
 8000888:	b009      	add	sp, #36	; 0x24
 800088a:	bd90      	pop	{r4, r7, pc}
 800088c:	40021000 	.word	0x40021000
 8000890:	50000800 	.word	0x50000800

08000894 <vBlueLedControlerTask>:
}


// craete task
void vBlueLedControlerTask(void * pvParameters)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
	while(1){
		//printf("vBleLedControllerTask blue...\n\r");
		BlueTaskProfiler++;
 800089c:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <vBlueLedControlerTask+0x20>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	1c5a      	adds	r2, r3, #1
 80008a2:	4b04      	ldr	r3, [pc, #16]	; (80008b4 <vBlueLedControlerTask+0x20>)
 80008a4:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOC, RED_LED_Pin);
 80008a6:	4b04      	ldr	r3, [pc, #16]	; (80008b8 <vBlueLedControlerTask+0x24>)
 80008a8:	2120      	movs	r1, #32
 80008aa:	0018      	movs	r0, r3
 80008ac:	f000 fbfb 	bl	80010a6 <HAL_GPIO_TogglePin>
		BlueTaskProfiler++;
 80008b0:	e7f4      	b.n	800089c <vBlueLedControlerTask+0x8>
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	20000110 	.word	0x20000110
 80008b8:	50000800 	.word	0x50000800

080008bc <vRedLedControlerTask>:
	}
}


void vRedLedControlerTask(void * pvParameters)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	while(1){
		//printf("vRedLedControllerTask Red...\n\r");
		RedTaskProfiler++;
 80008c4:	4b02      	ldr	r3, [pc, #8]	; (80008d0 <vRedLedControlerTask+0x14>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	1c5a      	adds	r2, r3, #1
 80008ca:	4b01      	ldr	r3, [pc, #4]	; (80008d0 <vRedLedControlerTask+0x14>)
 80008cc:	601a      	str	r2, [r3, #0]
 80008ce:	e7f9      	b.n	80008c4 <vRedLedControlerTask+0x8>
 80008d0:	20000114 	.word	0x20000114

080008d4 <vGreenLedControlerTask>:
	}
}

void vGreenLedControlerTask(void * pvParameters)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
	while(1){
		//printf("vGreenLedControllerTask Green...\n\r");
		GreenTaskProfiler++;
 80008dc:	4b02      	ldr	r3, [pc, #8]	; (80008e8 <vGreenLedControlerTask+0x14>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	1c5a      	adds	r2, r3, #1
 80008e2:	4b01      	ldr	r3, [pc, #4]	; (80008e8 <vGreenLedControlerTask+0x14>)
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	e7f9      	b.n	80008dc <vGreenLedControlerTask+0x8>
 80008e8:	20000118 	.word	0x20000118

080008ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a04      	ldr	r2, [pc, #16]	; (800090c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d101      	bne.n	8000902 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008fe:	f000 f97f 	bl	8000c00 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	46bd      	mov	sp, r7
 8000906:	b002      	add	sp, #8
 8000908:	bd80      	pop	{r7, pc}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	40012c00 	.word	0x40012c00

08000910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000914:	b672      	cpsid	i
}
 8000916:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000918:	e7fe      	b.n	8000918 <Error_Handler+0x8>
	...

0800091c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000922:	4b12      	ldr	r3, [pc, #72]	; (800096c <HAL_MspInit+0x50>)
 8000924:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000926:	4b11      	ldr	r3, [pc, #68]	; (800096c <HAL_MspInit+0x50>)
 8000928:	2101      	movs	r1, #1
 800092a:	430a      	orrs	r2, r1
 800092c:	641a      	str	r2, [r3, #64]	; 0x40
 800092e:	4b0f      	ldr	r3, [pc, #60]	; (800096c <HAL_MspInit+0x50>)
 8000930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000932:	2201      	movs	r2, #1
 8000934:	4013      	ands	r3, r2
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800093a:	4b0c      	ldr	r3, [pc, #48]	; (800096c <HAL_MspInit+0x50>)
 800093c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800093e:	4b0b      	ldr	r3, [pc, #44]	; (800096c <HAL_MspInit+0x50>)
 8000940:	2180      	movs	r1, #128	; 0x80
 8000942:	0549      	lsls	r1, r1, #21
 8000944:	430a      	orrs	r2, r1
 8000946:	63da      	str	r2, [r3, #60]	; 0x3c
 8000948:	4b08      	ldr	r3, [pc, #32]	; (800096c <HAL_MspInit+0x50>)
 800094a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800094c:	2380      	movs	r3, #128	; 0x80
 800094e:	055b      	lsls	r3, r3, #21
 8000950:	4013      	ands	r3, r2
 8000952:	603b      	str	r3, [r7, #0]
 8000954:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000956:	2302      	movs	r3, #2
 8000958:	425b      	negs	r3, r3
 800095a:	2200      	movs	r2, #0
 800095c:	2103      	movs	r1, #3
 800095e:	0018      	movs	r0, r3
 8000960:	f000 f9f2 	bl	8000d48 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	b002      	add	sp, #8
 800096a:	bd80      	pop	{r7, pc}
 800096c:	40021000 	.word	0x40021000

08000970 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000970:	b590      	push	{r4, r7, lr}
 8000972:	b09d      	sub	sp, #116	; 0x74
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000978:	235c      	movs	r3, #92	; 0x5c
 800097a:	18fb      	adds	r3, r7, r3
 800097c:	0018      	movs	r0, r3
 800097e:	2314      	movs	r3, #20
 8000980:	001a      	movs	r2, r3
 8000982:	2100      	movs	r1, #0
 8000984:	f004 fef6 	bl	8005774 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000988:	2410      	movs	r4, #16
 800098a:	193b      	adds	r3, r7, r4
 800098c:	0018      	movs	r0, r3
 800098e:	234c      	movs	r3, #76	; 0x4c
 8000990:	001a      	movs	r2, r3
 8000992:	2100      	movs	r1, #0
 8000994:	f004 feee 	bl	8005774 <memset>
  if(huart->Instance==USART2)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a22      	ldr	r2, [pc, #136]	; (8000a28 <HAL_UART_MspInit+0xb8>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d13e      	bne.n	8000a20 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009a2:	193b      	adds	r3, r7, r4
 80009a4:	2202      	movs	r2, #2
 80009a6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009a8:	193b      	adds	r3, r7, r4
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009ae:	193b      	adds	r3, r7, r4
 80009b0:	0018      	movs	r0, r3
 80009b2:	f001 f913 	bl	8001bdc <HAL_RCCEx_PeriphCLKConfig>
 80009b6:	1e03      	subs	r3, r0, #0
 80009b8:	d001      	beq.n	80009be <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80009ba:	f7ff ffa9 	bl	8000910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009be:	4b1b      	ldr	r3, [pc, #108]	; (8000a2c <HAL_UART_MspInit+0xbc>)
 80009c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009c2:	4b1a      	ldr	r3, [pc, #104]	; (8000a2c <HAL_UART_MspInit+0xbc>)
 80009c4:	2180      	movs	r1, #128	; 0x80
 80009c6:	0289      	lsls	r1, r1, #10
 80009c8:	430a      	orrs	r2, r1
 80009ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80009cc:	4b17      	ldr	r3, [pc, #92]	; (8000a2c <HAL_UART_MspInit+0xbc>)
 80009ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	029b      	lsls	r3, r3, #10
 80009d4:	4013      	ands	r3, r2
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	4b14      	ldr	r3, [pc, #80]	; (8000a2c <HAL_UART_MspInit+0xbc>)
 80009dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009de:	4b13      	ldr	r3, [pc, #76]	; (8000a2c <HAL_UART_MspInit+0xbc>)
 80009e0:	2101      	movs	r1, #1
 80009e2:	430a      	orrs	r2, r1
 80009e4:	635a      	str	r2, [r3, #52]	; 0x34
 80009e6:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <HAL_UART_MspInit+0xbc>)
 80009e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009ea:	2201      	movs	r2, #1
 80009ec:	4013      	ands	r3, r2
 80009ee:	60bb      	str	r3, [r7, #8]
 80009f0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80009f2:	215c      	movs	r1, #92	; 0x5c
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	220c      	movs	r2, #12
 80009f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2202      	movs	r2, #2
 80009fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2200      	movs	r2, #0
 8000a0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2201      	movs	r2, #1
 8000a10:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a12:	187a      	adds	r2, r7, r1
 8000a14:	23a0      	movs	r3, #160	; 0xa0
 8000a16:	05db      	lsls	r3, r3, #23
 8000a18:	0011      	movs	r1, r2
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f000 f9ba 	bl	8000d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a20:	46c0      	nop			; (mov r8, r8)
 8000a22:	46bd      	mov	sp, r7
 8000a24:	b01d      	add	sp, #116	; 0x74
 8000a26:	bd90      	pop	{r4, r7, pc}
 8000a28:	40004400 	.word	0x40004400
 8000a2c:	40021000 	.word	0x40021000

08000a30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a30:	b5b0      	push	{r4, r5, r7, lr}
 8000a32:	b08c      	sub	sp, #48	; 0x30
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000a38:	232b      	movs	r3, #43	; 0x2b
 8000a3a:	18fb      	adds	r3, r7, r3
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	701a      	strb	r2, [r3, #0]

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a40:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <HAL_InitTick+0xf4>)
 8000a42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a44:	4b37      	ldr	r3, [pc, #220]	; (8000b24 <HAL_InitTick+0xf4>)
 8000a46:	2180      	movs	r1, #128	; 0x80
 8000a48:	0109      	lsls	r1, r1, #4
 8000a4a:	430a      	orrs	r2, r1
 8000a4c:	641a      	str	r2, [r3, #64]	; 0x40
 8000a4e:	4b35      	ldr	r3, [pc, #212]	; (8000b24 <HAL_InitTick+0xf4>)
 8000a50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a52:	2380      	movs	r3, #128	; 0x80
 8000a54:	011b      	lsls	r3, r3, #4
 8000a56:	4013      	ands	r3, r2
 8000a58:	60bb      	str	r3, [r7, #8]
 8000a5a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a5c:	230c      	movs	r3, #12
 8000a5e:	18fa      	adds	r2, r7, r3
 8000a60:	2410      	movs	r4, #16
 8000a62:	193b      	adds	r3, r7, r4
 8000a64:	0011      	movs	r1, r2
 8000a66:	0018      	movs	r0, r3
 8000a68:	f001 f88e 	bl	8001b88 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000a6c:	193b      	adds	r3, r7, r4
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d104      	bne.n	8000a82 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a78:	f001 f870 	bl	8001b5c <HAL_RCC_GetPCLK1Freq>
 8000a7c:	0003      	movs	r3, r0
 8000a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a80:	e004      	b.n	8000a8c <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a82:	f001 f86b 	bl	8001b5c <HAL_RCC_GetPCLK1Freq>
 8000a86:	0003      	movs	r3, r0
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a8e:	4926      	ldr	r1, [pc, #152]	; (8000b28 <HAL_InitTick+0xf8>)
 8000a90:	0018      	movs	r0, r3
 8000a92:	f7ff fb39 	bl	8000108 <__udivsi3>
 8000a96:	0003      	movs	r3, r0
 8000a98:	3b01      	subs	r3, #1
 8000a9a:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a9c:	4b23      	ldr	r3, [pc, #140]	; (8000b2c <HAL_InitTick+0xfc>)
 8000a9e:	4a24      	ldr	r2, [pc, #144]	; (8000b30 <HAL_InitTick+0x100>)
 8000aa0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000aa2:	4b22      	ldr	r3, [pc, #136]	; (8000b2c <HAL_InitTick+0xfc>)
 8000aa4:	4a23      	ldr	r2, [pc, #140]	; (8000b34 <HAL_InitTick+0x104>)
 8000aa6:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000aa8:	4b20      	ldr	r3, [pc, #128]	; (8000b2c <HAL_InitTick+0xfc>)
 8000aaa:	6a3a      	ldr	r2, [r7, #32]
 8000aac:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8000aae:	4b1f      	ldr	r3, [pc, #124]	; (8000b2c <HAL_InitTick+0xfc>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ab4:	4b1d      	ldr	r3, [pc, #116]	; (8000b2c <HAL_InitTick+0xfc>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aba:	4b1c      	ldr	r3, [pc, #112]	; (8000b2c <HAL_InitTick+0xfc>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000ac0:	252b      	movs	r5, #43	; 0x2b
 8000ac2:	197c      	adds	r4, r7, r5
 8000ac4:	4b19      	ldr	r3, [pc, #100]	; (8000b2c <HAL_InitTick+0xfc>)
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f001 fac4 	bl	8002054 <HAL_TIM_Base_Init>
 8000acc:	0003      	movs	r3, r0
 8000ace:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000ad0:	197b      	adds	r3, r7, r5
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d11e      	bne.n	8000b16 <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000ad8:	197c      	adds	r4, r7, r5
 8000ada:	4b14      	ldr	r3, [pc, #80]	; (8000b2c <HAL_InitTick+0xfc>)
 8000adc:	0018      	movs	r0, r3
 8000ade:	f001 fb19 	bl	8002114 <HAL_TIM_Base_Start_IT>
 8000ae2:	0003      	movs	r3, r0
 8000ae4:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8000ae6:	197b      	adds	r3, r7, r5
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d113      	bne.n	8000b16 <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000aee:	200d      	movs	r0, #13
 8000af0:	f000 f93f 	bl	8000d72 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2b03      	cmp	r3, #3
 8000af8:	d809      	bhi.n	8000b0e <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2200      	movs	r2, #0
 8000afe:	0019      	movs	r1, r3
 8000b00:	200d      	movs	r0, #13
 8000b02:	f000 f921 	bl	8000d48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b06:	4b0c      	ldr	r3, [pc, #48]	; (8000b38 <HAL_InitTick+0x108>)
 8000b08:	687a      	ldr	r2, [r7, #4]
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	e003      	b.n	8000b16 <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8000b0e:	232b      	movs	r3, #43	; 0x2b
 8000b10:	18fb      	adds	r3, r7, r3
 8000b12:	2201      	movs	r2, #1
 8000b14:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000b16:	232b      	movs	r3, #43	; 0x2b
 8000b18:	18fb      	adds	r3, r7, r3
 8000b1a:	781b      	ldrb	r3, [r3, #0]
}
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	b00c      	add	sp, #48	; 0x30
 8000b22:	bdb0      	pop	{r4, r5, r7, pc}
 8000b24:	40021000 	.word	0x40021000
 8000b28:	000f4240 	.word	0x000f4240
 8000b2c:	2000011c 	.word	0x2000011c
 8000b30:	40012c00 	.word	0x40012c00
 8000b34:	000003e7 	.word	0x000003e7
 8000b38:	20000004 	.word	0x20000004

08000b3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b40:	e7fe      	b.n	8000b40 <NMI_Handler+0x4>

08000b42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b46:	e7fe      	b.n	8000b46 <HardFault_Handler+0x4>

08000b48 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b4c:	4b03      	ldr	r3, [pc, #12]	; (8000b5c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f001 fb42 	bl	80021d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000b54:	46c0      	nop			; (mov r8, r8)
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	2000011c 	.word	0x2000011c

08000b60 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b64:	46c0      	nop			; (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
	...

08000b6c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b6c:	480d      	ldr	r0, [pc, #52]	; (8000ba4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b6e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b70:	f7ff fff6 	bl	8000b60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b74:	480c      	ldr	r0, [pc, #48]	; (8000ba8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b76:	490d      	ldr	r1, [pc, #52]	; (8000bac <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b78:	4a0d      	ldr	r2, [pc, #52]	; (8000bb0 <LoopForever+0xe>)
  movs r3, #0
 8000b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b7c:	e002      	b.n	8000b84 <LoopCopyDataInit>

08000b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b82:	3304      	adds	r3, #4

08000b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b88:	d3f9      	bcc.n	8000b7e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b8a:	4a0a      	ldr	r2, [pc, #40]	; (8000bb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b8c:	4c0a      	ldr	r4, [pc, #40]	; (8000bb8 <LoopForever+0x16>)
  movs r3, #0
 8000b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b90:	e001      	b.n	8000b96 <LoopFillZerobss>

08000b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b94:	3204      	adds	r2, #4

08000b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b98:	d3fb      	bcc.n	8000b92 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b9a:	f004 fe51 	bl	8005840 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000b9e:	f7ff fd3f 	bl	8000620 <main>

08000ba2 <LoopForever>:

LoopForever:
  b LoopForever
 8000ba2:	e7fe      	b.n	8000ba2 <LoopForever>
  ldr   r0, =_estack
 8000ba4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bac:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000bb0:	08005a90 	.word	0x08005a90
  ldr r2, =_sbss
 8000bb4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000bb8:	20001c8c 	.word	0x20001c8c

08000bbc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bbc:	e7fe      	b.n	8000bbc <ADC1_COMP_IRQHandler>
	...

08000bc0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bc6:	1dfb      	adds	r3, r7, #7
 8000bc8:	2200      	movs	r2, #0
 8000bca:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <HAL_Init+0x3c>)
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	4b0a      	ldr	r3, [pc, #40]	; (8000bfc <HAL_Init+0x3c>)
 8000bd2:	2180      	movs	r1, #128	; 0x80
 8000bd4:	0049      	lsls	r1, r1, #1
 8000bd6:	430a      	orrs	r2, r1
 8000bd8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bda:	2003      	movs	r0, #3
 8000bdc:	f7ff ff28 	bl	8000a30 <HAL_InitTick>
 8000be0:	1e03      	subs	r3, r0, #0
 8000be2:	d003      	beq.n	8000bec <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000be4:	1dfb      	adds	r3, r7, #7
 8000be6:	2201      	movs	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]
 8000bea:	e001      	b.n	8000bf0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000bec:	f7ff fe96 	bl	800091c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bf0:	1dfb      	adds	r3, r7, #7
 8000bf2:	781b      	ldrb	r3, [r3, #0]
}
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	b002      	add	sp, #8
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40022000 	.word	0x40022000

08000c00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c04:	4b05      	ldr	r3, [pc, #20]	; (8000c1c <HAL_IncTick+0x1c>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	001a      	movs	r2, r3
 8000c0a:	4b05      	ldr	r3, [pc, #20]	; (8000c20 <HAL_IncTick+0x20>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	18d2      	adds	r2, r2, r3
 8000c10:	4b03      	ldr	r3, [pc, #12]	; (8000c20 <HAL_IncTick+0x20>)
 8000c12:	601a      	str	r2, [r3, #0]
}
 8000c14:	46c0      	nop			; (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	20000008 	.word	0x20000008
 8000c20:	20000168 	.word	0x20000168

08000c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  return uwTick;
 8000c28:	4b02      	ldr	r3, [pc, #8]	; (8000c34 <HAL_GetTick+0x10>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
}
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	20000168 	.word	0x20000168

08000c38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	0002      	movs	r2, r0
 8000c40:	1dfb      	adds	r3, r7, #7
 8000c42:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c44:	1dfb      	adds	r3, r7, #7
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b7f      	cmp	r3, #127	; 0x7f
 8000c4a:	d809      	bhi.n	8000c60 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c4c:	1dfb      	adds	r3, r7, #7
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	001a      	movs	r2, r3
 8000c52:	231f      	movs	r3, #31
 8000c54:	401a      	ands	r2, r3
 8000c56:	4b04      	ldr	r3, [pc, #16]	; (8000c68 <__NVIC_EnableIRQ+0x30>)
 8000c58:	2101      	movs	r1, #1
 8000c5a:	4091      	lsls	r1, r2
 8000c5c:	000a      	movs	r2, r1
 8000c5e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000c60:	46c0      	nop			; (mov r8, r8)
 8000c62:	46bd      	mov	sp, r7
 8000c64:	b002      	add	sp, #8
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	e000e100 	.word	0xe000e100

08000c6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c6c:	b590      	push	{r4, r7, lr}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	0002      	movs	r2, r0
 8000c74:	6039      	str	r1, [r7, #0]
 8000c76:	1dfb      	adds	r3, r7, #7
 8000c78:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c7a:	1dfb      	adds	r3, r7, #7
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	2b7f      	cmp	r3, #127	; 0x7f
 8000c80:	d828      	bhi.n	8000cd4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c82:	4a2f      	ldr	r2, [pc, #188]	; (8000d40 <__NVIC_SetPriority+0xd4>)
 8000c84:	1dfb      	adds	r3, r7, #7
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	b25b      	sxtb	r3, r3
 8000c8a:	089b      	lsrs	r3, r3, #2
 8000c8c:	33c0      	adds	r3, #192	; 0xc0
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	589b      	ldr	r3, [r3, r2]
 8000c92:	1dfa      	adds	r2, r7, #7
 8000c94:	7812      	ldrb	r2, [r2, #0]
 8000c96:	0011      	movs	r1, r2
 8000c98:	2203      	movs	r2, #3
 8000c9a:	400a      	ands	r2, r1
 8000c9c:	00d2      	lsls	r2, r2, #3
 8000c9e:	21ff      	movs	r1, #255	; 0xff
 8000ca0:	4091      	lsls	r1, r2
 8000ca2:	000a      	movs	r2, r1
 8000ca4:	43d2      	mvns	r2, r2
 8000ca6:	401a      	ands	r2, r3
 8000ca8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	019b      	lsls	r3, r3, #6
 8000cae:	22ff      	movs	r2, #255	; 0xff
 8000cb0:	401a      	ands	r2, r3
 8000cb2:	1dfb      	adds	r3, r7, #7
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	2303      	movs	r3, #3
 8000cba:	4003      	ands	r3, r0
 8000cbc:	00db      	lsls	r3, r3, #3
 8000cbe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cc0:	481f      	ldr	r0, [pc, #124]	; (8000d40 <__NVIC_SetPriority+0xd4>)
 8000cc2:	1dfb      	adds	r3, r7, #7
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	b25b      	sxtb	r3, r3
 8000cc8:	089b      	lsrs	r3, r3, #2
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	33c0      	adds	r3, #192	; 0xc0
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cd2:	e031      	b.n	8000d38 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd4:	4a1b      	ldr	r2, [pc, #108]	; (8000d44 <__NVIC_SetPriority+0xd8>)
 8000cd6:	1dfb      	adds	r3, r7, #7
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	0019      	movs	r1, r3
 8000cdc:	230f      	movs	r3, #15
 8000cde:	400b      	ands	r3, r1
 8000ce0:	3b08      	subs	r3, #8
 8000ce2:	089b      	lsrs	r3, r3, #2
 8000ce4:	3306      	adds	r3, #6
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	18d3      	adds	r3, r2, r3
 8000cea:	3304      	adds	r3, #4
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	1dfa      	adds	r2, r7, #7
 8000cf0:	7812      	ldrb	r2, [r2, #0]
 8000cf2:	0011      	movs	r1, r2
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	400a      	ands	r2, r1
 8000cf8:	00d2      	lsls	r2, r2, #3
 8000cfa:	21ff      	movs	r1, #255	; 0xff
 8000cfc:	4091      	lsls	r1, r2
 8000cfe:	000a      	movs	r2, r1
 8000d00:	43d2      	mvns	r2, r2
 8000d02:	401a      	ands	r2, r3
 8000d04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	019b      	lsls	r3, r3, #6
 8000d0a:	22ff      	movs	r2, #255	; 0xff
 8000d0c:	401a      	ands	r2, r3
 8000d0e:	1dfb      	adds	r3, r7, #7
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	0018      	movs	r0, r3
 8000d14:	2303      	movs	r3, #3
 8000d16:	4003      	ands	r3, r0
 8000d18:	00db      	lsls	r3, r3, #3
 8000d1a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d1c:	4809      	ldr	r0, [pc, #36]	; (8000d44 <__NVIC_SetPriority+0xd8>)
 8000d1e:	1dfb      	adds	r3, r7, #7
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	001c      	movs	r4, r3
 8000d24:	230f      	movs	r3, #15
 8000d26:	4023      	ands	r3, r4
 8000d28:	3b08      	subs	r3, #8
 8000d2a:	089b      	lsrs	r3, r3, #2
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	3306      	adds	r3, #6
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	18c3      	adds	r3, r0, r3
 8000d34:	3304      	adds	r3, #4
 8000d36:	601a      	str	r2, [r3, #0]
}
 8000d38:	46c0      	nop			; (mov r8, r8)
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	b003      	add	sp, #12
 8000d3e:	bd90      	pop	{r4, r7, pc}
 8000d40:	e000e100 	.word	0xe000e100
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	60b9      	str	r1, [r7, #8]
 8000d50:	607a      	str	r2, [r7, #4]
 8000d52:	210f      	movs	r1, #15
 8000d54:	187b      	adds	r3, r7, r1
 8000d56:	1c02      	adds	r2, r0, #0
 8000d58:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	b25b      	sxtb	r3, r3
 8000d62:	0011      	movs	r1, r2
 8000d64:	0018      	movs	r0, r3
 8000d66:	f7ff ff81 	bl	8000c6c <__NVIC_SetPriority>
}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	b004      	add	sp, #16
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	0002      	movs	r2, r0
 8000d7a:	1dfb      	adds	r3, r7, #7
 8000d7c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d7e:	1dfb      	adds	r3, r7, #7
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	b25b      	sxtb	r3, r3
 8000d84:	0018      	movs	r0, r3
 8000d86:	f7ff ff57 	bl	8000c38 <__NVIC_EnableIRQ>
}
 8000d8a:	46c0      	nop			; (mov r8, r8)
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	b002      	add	sp, #8
 8000d90:	bd80      	pop	{r7, pc}
	...

08000d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000da2:	e14d      	b.n	8001040 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2101      	movs	r1, #1
 8000daa:	697a      	ldr	r2, [r7, #20]
 8000dac:	4091      	lsls	r1, r2
 8000dae:	000a      	movs	r2, r1
 8000db0:	4013      	ands	r3, r2
 8000db2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d100      	bne.n	8000dbc <HAL_GPIO_Init+0x28>
 8000dba:	e13e      	b.n	800103a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	2203      	movs	r2, #3
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d005      	beq.n	8000dd4 <HAL_GPIO_Init+0x40>
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	2203      	movs	r2, #3
 8000dce:	4013      	ands	r3, r2
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d130      	bne.n	8000e36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	689b      	ldr	r3, [r3, #8]
 8000dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	005b      	lsls	r3, r3, #1
 8000dde:	2203      	movs	r2, #3
 8000de0:	409a      	lsls	r2, r3
 8000de2:	0013      	movs	r3, r2
 8000de4:	43da      	mvns	r2, r3
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	4013      	ands	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	68da      	ldr	r2, [r3, #12]
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	409a      	lsls	r2, r3
 8000df6:	0013      	movs	r3, r2
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	409a      	lsls	r2, r3
 8000e10:	0013      	movs	r3, r2
 8000e12:	43da      	mvns	r2, r3
 8000e14:	693b      	ldr	r3, [r7, #16]
 8000e16:	4013      	ands	r3, r2
 8000e18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	091b      	lsrs	r3, r3, #4
 8000e20:	2201      	movs	r2, #1
 8000e22:	401a      	ands	r2, r3
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	409a      	lsls	r2, r3
 8000e28:	0013      	movs	r3, r2
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	2b03      	cmp	r3, #3
 8000e40:	d017      	beq.n	8000e72 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	68db      	ldr	r3, [r3, #12]
 8000e46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	2203      	movs	r2, #3
 8000e4e:	409a      	lsls	r2, r3
 8000e50:	0013      	movs	r3, r2
 8000e52:	43da      	mvns	r2, r3
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	4013      	ands	r3, r2
 8000e58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	689a      	ldr	r2, [r3, #8]
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	409a      	lsls	r2, r3
 8000e64:	0013      	movs	r3, r2
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	2203      	movs	r2, #3
 8000e78:	4013      	ands	r3, r2
 8000e7a:	2b02      	cmp	r3, #2
 8000e7c:	d123      	bne.n	8000ec6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	08da      	lsrs	r2, r3, #3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	3208      	adds	r2, #8
 8000e86:	0092      	lsls	r2, r2, #2
 8000e88:	58d3      	ldr	r3, [r2, r3]
 8000e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	2207      	movs	r2, #7
 8000e90:	4013      	ands	r3, r2
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	220f      	movs	r2, #15
 8000e96:	409a      	lsls	r2, r3
 8000e98:	0013      	movs	r3, r2
 8000e9a:	43da      	mvns	r2, r3
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	691a      	ldr	r2, [r3, #16]
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	2107      	movs	r1, #7
 8000eaa:	400b      	ands	r3, r1
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	409a      	lsls	r2, r3
 8000eb0:	0013      	movs	r3, r2
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	08da      	lsrs	r2, r3, #3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	3208      	adds	r2, #8
 8000ec0:	0092      	lsls	r2, r2, #2
 8000ec2:	6939      	ldr	r1, [r7, #16]
 8000ec4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	2203      	movs	r2, #3
 8000ed2:	409a      	lsls	r2, r3
 8000ed4:	0013      	movs	r3, r2
 8000ed6:	43da      	mvns	r2, r3
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	4013      	ands	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	2203      	movs	r2, #3
 8000ee4:	401a      	ands	r2, r3
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	409a      	lsls	r2, r3
 8000eec:	0013      	movs	r3, r2
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685a      	ldr	r2, [r3, #4]
 8000efe:	23c0      	movs	r3, #192	; 0xc0
 8000f00:	029b      	lsls	r3, r3, #10
 8000f02:	4013      	ands	r3, r2
 8000f04:	d100      	bne.n	8000f08 <HAL_GPIO_Init+0x174>
 8000f06:	e098      	b.n	800103a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000f08:	4a53      	ldr	r2, [pc, #332]	; (8001058 <HAL_GPIO_Init+0x2c4>)
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	089b      	lsrs	r3, r3, #2
 8000f0e:	3318      	adds	r3, #24
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	589b      	ldr	r3, [r3, r2]
 8000f14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	2203      	movs	r2, #3
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	00db      	lsls	r3, r3, #3
 8000f1e:	220f      	movs	r2, #15
 8000f20:	409a      	lsls	r2, r3
 8000f22:	0013      	movs	r3, r2
 8000f24:	43da      	mvns	r2, r3
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	23a0      	movs	r3, #160	; 0xa0
 8000f30:	05db      	lsls	r3, r3, #23
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d019      	beq.n	8000f6a <HAL_GPIO_Init+0x1d6>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a48      	ldr	r2, [pc, #288]	; (800105c <HAL_GPIO_Init+0x2c8>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d013      	beq.n	8000f66 <HAL_GPIO_Init+0x1d2>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a47      	ldr	r2, [pc, #284]	; (8001060 <HAL_GPIO_Init+0x2cc>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d00d      	beq.n	8000f62 <HAL_GPIO_Init+0x1ce>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a46      	ldr	r2, [pc, #280]	; (8001064 <HAL_GPIO_Init+0x2d0>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d007      	beq.n	8000f5e <HAL_GPIO_Init+0x1ca>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a45      	ldr	r2, [pc, #276]	; (8001068 <HAL_GPIO_Init+0x2d4>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d101      	bne.n	8000f5a <HAL_GPIO_Init+0x1c6>
 8000f56:	2304      	movs	r3, #4
 8000f58:	e008      	b.n	8000f6c <HAL_GPIO_Init+0x1d8>
 8000f5a:	2305      	movs	r3, #5
 8000f5c:	e006      	b.n	8000f6c <HAL_GPIO_Init+0x1d8>
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e004      	b.n	8000f6c <HAL_GPIO_Init+0x1d8>
 8000f62:	2302      	movs	r3, #2
 8000f64:	e002      	b.n	8000f6c <HAL_GPIO_Init+0x1d8>
 8000f66:	2301      	movs	r3, #1
 8000f68:	e000      	b.n	8000f6c <HAL_GPIO_Init+0x1d8>
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	697a      	ldr	r2, [r7, #20]
 8000f6e:	2103      	movs	r1, #3
 8000f70:	400a      	ands	r2, r1
 8000f72:	00d2      	lsls	r2, r2, #3
 8000f74:	4093      	lsls	r3, r2
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000f7c:	4936      	ldr	r1, [pc, #216]	; (8001058 <HAL_GPIO_Init+0x2c4>)
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	089b      	lsrs	r3, r3, #2
 8000f82:	3318      	adds	r3, #24
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f8a:	4b33      	ldr	r3, [pc, #204]	; (8001058 <HAL_GPIO_Init+0x2c4>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	43da      	mvns	r2, r3
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	4013      	ands	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685a      	ldr	r2, [r3, #4]
 8000f9e:	2380      	movs	r3, #128	; 0x80
 8000fa0:	035b      	lsls	r3, r3, #13
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	d003      	beq.n	8000fae <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fae:	4b2a      	ldr	r3, [pc, #168]	; (8001058 <HAL_GPIO_Init+0x2c4>)
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000fb4:	4b28      	ldr	r3, [pc, #160]	; (8001058 <HAL_GPIO_Init+0x2c4>)
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	43da      	mvns	r2, r3
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685a      	ldr	r2, [r3, #4]
 8000fc8:	2380      	movs	r3, #128	; 0x80
 8000fca:	039b      	lsls	r3, r3, #14
 8000fcc:	4013      	ands	r3, r2
 8000fce:	d003      	beq.n	8000fd8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000fd0:	693a      	ldr	r2, [r7, #16]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000fd8:	4b1f      	ldr	r3, [pc, #124]	; (8001058 <HAL_GPIO_Init+0x2c4>)
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000fde:	4a1e      	ldr	r2, [pc, #120]	; (8001058 <HAL_GPIO_Init+0x2c4>)
 8000fe0:	2384      	movs	r3, #132	; 0x84
 8000fe2:	58d3      	ldr	r3, [r2, r3]
 8000fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	43da      	mvns	r2, r3
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	4013      	ands	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685a      	ldr	r2, [r3, #4]
 8000ff4:	2380      	movs	r3, #128	; 0x80
 8000ff6:	029b      	lsls	r3, r3, #10
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	d003      	beq.n	8001004 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	4313      	orrs	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001004:	4914      	ldr	r1, [pc, #80]	; (8001058 <HAL_GPIO_Init+0x2c4>)
 8001006:	2284      	movs	r2, #132	; 0x84
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800100c:	4a12      	ldr	r2, [pc, #72]	; (8001058 <HAL_GPIO_Init+0x2c4>)
 800100e:	2380      	movs	r3, #128	; 0x80
 8001010:	58d3      	ldr	r3, [r2, r3]
 8001012:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	43da      	mvns	r2, r3
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	4013      	ands	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685a      	ldr	r2, [r3, #4]
 8001022:	2380      	movs	r3, #128	; 0x80
 8001024:	025b      	lsls	r3, r3, #9
 8001026:	4013      	ands	r3, r2
 8001028:	d003      	beq.n	8001032 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4313      	orrs	r3, r2
 8001030:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001032:	4909      	ldr	r1, [pc, #36]	; (8001058 <HAL_GPIO_Init+0x2c4>)
 8001034:	2280      	movs	r2, #128	; 0x80
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	3301      	adds	r3, #1
 800103e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	40da      	lsrs	r2, r3
 8001048:	1e13      	subs	r3, r2, #0
 800104a:	d000      	beq.n	800104e <HAL_GPIO_Init+0x2ba>
 800104c:	e6aa      	b.n	8000da4 <HAL_GPIO_Init+0x10>
  }
}
 800104e:	46c0      	nop			; (mov r8, r8)
 8001050:	46c0      	nop			; (mov r8, r8)
 8001052:	46bd      	mov	sp, r7
 8001054:	b006      	add	sp, #24
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40021800 	.word	0x40021800
 800105c:	50000400 	.word	0x50000400
 8001060:	50000800 	.word	0x50000800
 8001064:	50000c00 	.word	0x50000c00
 8001068:	50001000 	.word	0x50001000

0800106c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	0008      	movs	r0, r1
 8001076:	0011      	movs	r1, r2
 8001078:	1cbb      	adds	r3, r7, #2
 800107a:	1c02      	adds	r2, r0, #0
 800107c:	801a      	strh	r2, [r3, #0]
 800107e:	1c7b      	adds	r3, r7, #1
 8001080:	1c0a      	adds	r2, r1, #0
 8001082:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001084:	1c7b      	adds	r3, r7, #1
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d004      	beq.n	8001096 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800108c:	1cbb      	adds	r3, r7, #2
 800108e:	881a      	ldrh	r2, [r3, #0]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001094:	e003      	b.n	800109e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001096:	1cbb      	adds	r3, r7, #2
 8001098:	881a      	ldrh	r2, [r3, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b002      	add	sp, #8
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b084      	sub	sp, #16
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
 80010ae:	000a      	movs	r2, r1
 80010b0:	1cbb      	adds	r3, r7, #2
 80010b2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	695b      	ldr	r3, [r3, #20]
 80010b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010ba:	1cbb      	adds	r3, r7, #2
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	4013      	ands	r3, r2
 80010c2:	041a      	lsls	r2, r3, #16
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	43db      	mvns	r3, r3
 80010c8:	1cb9      	adds	r1, r7, #2
 80010ca:	8809      	ldrh	r1, [r1, #0]
 80010cc:	400b      	ands	r3, r1
 80010ce:	431a      	orrs	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	619a      	str	r2, [r3, #24]
}
 80010d4:	46c0      	nop			; (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b004      	add	sp, #16
 80010da:	bd80      	pop	{r7, pc}

080010dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80010e4:	4b19      	ldr	r3, [pc, #100]	; (800114c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a19      	ldr	r2, [pc, #100]	; (8001150 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80010ea:	4013      	ands	r3, r2
 80010ec:	0019      	movs	r1, r3
 80010ee:	4b17      	ldr	r3, [pc, #92]	; (800114c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	430a      	orrs	r2, r1
 80010f4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	2380      	movs	r3, #128	; 0x80
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d11f      	bne.n	8001140 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001100:	4b14      	ldr	r3, [pc, #80]	; (8001154 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	0013      	movs	r3, r2
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	189b      	adds	r3, r3, r2
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	4912      	ldr	r1, [pc, #72]	; (8001158 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800110e:	0018      	movs	r0, r3
 8001110:	f7fe fffa 	bl	8000108 <__udivsi3>
 8001114:	0003      	movs	r3, r0
 8001116:	3301      	adds	r3, #1
 8001118:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800111a:	e008      	b.n	800112e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d003      	beq.n	800112a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	3b01      	subs	r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	e001      	b.n	800112e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	e009      	b.n	8001142 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800112e:	4b07      	ldr	r3, [pc, #28]	; (800114c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001130:	695a      	ldr	r2, [r3, #20]
 8001132:	2380      	movs	r3, #128	; 0x80
 8001134:	00db      	lsls	r3, r3, #3
 8001136:	401a      	ands	r2, r3
 8001138:	2380      	movs	r3, #128	; 0x80
 800113a:	00db      	lsls	r3, r3, #3
 800113c:	429a      	cmp	r2, r3
 800113e:	d0ed      	beq.n	800111c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001140:	2300      	movs	r3, #0
}
 8001142:	0018      	movs	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	b004      	add	sp, #16
 8001148:	bd80      	pop	{r7, pc}
 800114a:	46c0      	nop			; (mov r8, r8)
 800114c:	40007000 	.word	0x40007000
 8001150:	fffff9ff 	.word	0xfffff9ff
 8001154:	20000000 	.word	0x20000000
 8001158:	000f4240 	.word	0x000f4240

0800115c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001160:	4b03      	ldr	r3, [pc, #12]	; (8001170 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001162:	689a      	ldr	r2, [r3, #8]
 8001164:	23e0      	movs	r3, #224	; 0xe0
 8001166:	01db      	lsls	r3, r3, #7
 8001168:	4013      	ands	r3, r2
}
 800116a:	0018      	movs	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	40021000 	.word	0x40021000

08001174 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d102      	bne.n	8001188 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	f000 fb50 	bl	8001828 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2201      	movs	r2, #1
 800118e:	4013      	ands	r3, r2
 8001190:	d100      	bne.n	8001194 <HAL_RCC_OscConfig+0x20>
 8001192:	e07c      	b.n	800128e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001194:	4bc3      	ldr	r3, [pc, #780]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	2238      	movs	r2, #56	; 0x38
 800119a:	4013      	ands	r3, r2
 800119c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800119e:	4bc1      	ldr	r3, [pc, #772]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	2203      	movs	r2, #3
 80011a4:	4013      	ands	r3, r2
 80011a6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	2b10      	cmp	r3, #16
 80011ac:	d102      	bne.n	80011b4 <HAL_RCC_OscConfig+0x40>
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	2b03      	cmp	r3, #3
 80011b2:	d002      	beq.n	80011ba <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	2b08      	cmp	r3, #8
 80011b8:	d10b      	bne.n	80011d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ba:	4bba      	ldr	r3, [pc, #744]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	2380      	movs	r3, #128	; 0x80
 80011c0:	029b      	lsls	r3, r3, #10
 80011c2:	4013      	ands	r3, r2
 80011c4:	d062      	beq.n	800128c <HAL_RCC_OscConfig+0x118>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d15e      	bne.n	800128c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e32a      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685a      	ldr	r2, [r3, #4]
 80011d6:	2380      	movs	r3, #128	; 0x80
 80011d8:	025b      	lsls	r3, r3, #9
 80011da:	429a      	cmp	r2, r3
 80011dc:	d107      	bne.n	80011ee <HAL_RCC_OscConfig+0x7a>
 80011de:	4bb1      	ldr	r3, [pc, #708]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	4bb0      	ldr	r3, [pc, #704]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80011e4:	2180      	movs	r1, #128	; 0x80
 80011e6:	0249      	lsls	r1, r1, #9
 80011e8:	430a      	orrs	r2, r1
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	e020      	b.n	8001230 <HAL_RCC_OscConfig+0xbc>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	23a0      	movs	r3, #160	; 0xa0
 80011f4:	02db      	lsls	r3, r3, #11
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d10e      	bne.n	8001218 <HAL_RCC_OscConfig+0xa4>
 80011fa:	4baa      	ldr	r3, [pc, #680]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	4ba9      	ldr	r3, [pc, #676]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001200:	2180      	movs	r1, #128	; 0x80
 8001202:	02c9      	lsls	r1, r1, #11
 8001204:	430a      	orrs	r2, r1
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	4ba6      	ldr	r3, [pc, #664]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4ba5      	ldr	r3, [pc, #660]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800120e:	2180      	movs	r1, #128	; 0x80
 8001210:	0249      	lsls	r1, r1, #9
 8001212:	430a      	orrs	r2, r1
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	e00b      	b.n	8001230 <HAL_RCC_OscConfig+0xbc>
 8001218:	4ba2      	ldr	r3, [pc, #648]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	4ba1      	ldr	r3, [pc, #644]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800121e:	49a2      	ldr	r1, [pc, #648]	; (80014a8 <HAL_RCC_OscConfig+0x334>)
 8001220:	400a      	ands	r2, r1
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	4b9f      	ldr	r3, [pc, #636]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	4b9e      	ldr	r3, [pc, #632]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800122a:	49a0      	ldr	r1, [pc, #640]	; (80014ac <HAL_RCC_OscConfig+0x338>)
 800122c:	400a      	ands	r2, r1
 800122e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d014      	beq.n	8001262 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001238:	f7ff fcf4 	bl	8000c24 <HAL_GetTick>
 800123c:	0003      	movs	r3, r0
 800123e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001240:	e008      	b.n	8001254 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001242:	f7ff fcef 	bl	8000c24 <HAL_GetTick>
 8001246:	0002      	movs	r2, r0
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	2b64      	cmp	r3, #100	; 0x64
 800124e:	d901      	bls.n	8001254 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e2e9      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001254:	4b93      	ldr	r3, [pc, #588]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	2380      	movs	r3, #128	; 0x80
 800125a:	029b      	lsls	r3, r3, #10
 800125c:	4013      	ands	r3, r2
 800125e:	d0f0      	beq.n	8001242 <HAL_RCC_OscConfig+0xce>
 8001260:	e015      	b.n	800128e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001262:	f7ff fcdf 	bl	8000c24 <HAL_GetTick>
 8001266:	0003      	movs	r3, r0
 8001268:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800126a:	e008      	b.n	800127e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800126c:	f7ff fcda 	bl	8000c24 <HAL_GetTick>
 8001270:	0002      	movs	r2, r0
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	2b64      	cmp	r3, #100	; 0x64
 8001278:	d901      	bls.n	800127e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800127a:	2303      	movs	r3, #3
 800127c:	e2d4      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800127e:	4b89      	ldr	r3, [pc, #548]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	2380      	movs	r3, #128	; 0x80
 8001284:	029b      	lsls	r3, r3, #10
 8001286:	4013      	ands	r3, r2
 8001288:	d1f0      	bne.n	800126c <HAL_RCC_OscConfig+0xf8>
 800128a:	e000      	b.n	800128e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800128c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2202      	movs	r2, #2
 8001294:	4013      	ands	r3, r2
 8001296:	d100      	bne.n	800129a <HAL_RCC_OscConfig+0x126>
 8001298:	e099      	b.n	80013ce <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800129a:	4b82      	ldr	r3, [pc, #520]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	2238      	movs	r2, #56	; 0x38
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012a4:	4b7f      	ldr	r3, [pc, #508]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	2203      	movs	r2, #3
 80012aa:	4013      	ands	r3, r2
 80012ac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	2b10      	cmp	r3, #16
 80012b2:	d102      	bne.n	80012ba <HAL_RCC_OscConfig+0x146>
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d002      	beq.n	80012c0 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d135      	bne.n	800132c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012c0:	4b78      	ldr	r3, [pc, #480]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	2380      	movs	r3, #128	; 0x80
 80012c6:	00db      	lsls	r3, r3, #3
 80012c8:	4013      	ands	r3, r2
 80012ca:	d005      	beq.n	80012d8 <HAL_RCC_OscConfig+0x164>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d101      	bne.n	80012d8 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e2a7      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012d8:	4b72      	ldr	r3, [pc, #456]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	4a74      	ldr	r2, [pc, #464]	; (80014b0 <HAL_RCC_OscConfig+0x33c>)
 80012de:	4013      	ands	r3, r2
 80012e0:	0019      	movs	r1, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	695b      	ldr	r3, [r3, #20]
 80012e6:	021a      	lsls	r2, r3, #8
 80012e8:	4b6e      	ldr	r3, [pc, #440]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80012ea:	430a      	orrs	r2, r1
 80012ec:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d112      	bne.n	800131a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80012f4:	4b6b      	ldr	r3, [pc, #428]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a6e      	ldr	r2, [pc, #440]	; (80014b4 <HAL_RCC_OscConfig+0x340>)
 80012fa:	4013      	ands	r3, r2
 80012fc:	0019      	movs	r1, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	691a      	ldr	r2, [r3, #16]
 8001302:	4b68      	ldr	r3, [pc, #416]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001304:	430a      	orrs	r2, r1
 8001306:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001308:	4b66      	ldr	r3, [pc, #408]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	0adb      	lsrs	r3, r3, #11
 800130e:	2207      	movs	r2, #7
 8001310:	4013      	ands	r3, r2
 8001312:	4a69      	ldr	r2, [pc, #420]	; (80014b8 <HAL_RCC_OscConfig+0x344>)
 8001314:	40da      	lsrs	r2, r3
 8001316:	4b69      	ldr	r3, [pc, #420]	; (80014bc <HAL_RCC_OscConfig+0x348>)
 8001318:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800131a:	4b69      	ldr	r3, [pc, #420]	; (80014c0 <HAL_RCC_OscConfig+0x34c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	0018      	movs	r0, r3
 8001320:	f7ff fb86 	bl	8000a30 <HAL_InitTick>
 8001324:	1e03      	subs	r3, r0, #0
 8001326:	d051      	beq.n	80013cc <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8001328:	2301      	movs	r3, #1
 800132a:	e27d      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d030      	beq.n	8001396 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001334:	4b5b      	ldr	r3, [pc, #364]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a5e      	ldr	r2, [pc, #376]	; (80014b4 <HAL_RCC_OscConfig+0x340>)
 800133a:	4013      	ands	r3, r2
 800133c:	0019      	movs	r1, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	691a      	ldr	r2, [r3, #16]
 8001342:	4b58      	ldr	r3, [pc, #352]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001344:	430a      	orrs	r2, r1
 8001346:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001348:	4b56      	ldr	r3, [pc, #344]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4b55      	ldr	r3, [pc, #340]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800134e:	2180      	movs	r1, #128	; 0x80
 8001350:	0049      	lsls	r1, r1, #1
 8001352:	430a      	orrs	r2, r1
 8001354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001356:	f7ff fc65 	bl	8000c24 <HAL_GetTick>
 800135a:	0003      	movs	r3, r0
 800135c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001360:	f7ff fc60 	bl	8000c24 <HAL_GetTick>
 8001364:	0002      	movs	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b02      	cmp	r3, #2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e25a      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001372:	4b4c      	ldr	r3, [pc, #304]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	2380      	movs	r3, #128	; 0x80
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	4013      	ands	r3, r2
 800137c:	d0f0      	beq.n	8001360 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800137e:	4b49      	ldr	r3, [pc, #292]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	4a4b      	ldr	r2, [pc, #300]	; (80014b0 <HAL_RCC_OscConfig+0x33c>)
 8001384:	4013      	ands	r3, r2
 8001386:	0019      	movs	r1, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	695b      	ldr	r3, [r3, #20]
 800138c:	021a      	lsls	r2, r3, #8
 800138e:	4b45      	ldr	r3, [pc, #276]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001390:	430a      	orrs	r2, r1
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	e01b      	b.n	80013ce <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001396:	4b43      	ldr	r3, [pc, #268]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	4b42      	ldr	r3, [pc, #264]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800139c:	4949      	ldr	r1, [pc, #292]	; (80014c4 <HAL_RCC_OscConfig+0x350>)
 800139e:	400a      	ands	r2, r1
 80013a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a2:	f7ff fc3f 	bl	8000c24 <HAL_GetTick>
 80013a6:	0003      	movs	r3, r0
 80013a8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013aa:	e008      	b.n	80013be <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013ac:	f7ff fc3a 	bl	8000c24 <HAL_GetTick>
 80013b0:	0002      	movs	r2, r0
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e234      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013be:	4b39      	ldr	r3, [pc, #228]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	4013      	ands	r3, r2
 80013c8:	d1f0      	bne.n	80013ac <HAL_RCC_OscConfig+0x238>
 80013ca:	e000      	b.n	80013ce <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013cc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2208      	movs	r2, #8
 80013d4:	4013      	ands	r3, r2
 80013d6:	d047      	beq.n	8001468 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80013d8:	4b32      	ldr	r3, [pc, #200]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	2238      	movs	r2, #56	; 0x38
 80013de:	4013      	ands	r3, r2
 80013e0:	2b18      	cmp	r3, #24
 80013e2:	d10a      	bne.n	80013fa <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80013e4:	4b2f      	ldr	r3, [pc, #188]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 80013e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013e8:	2202      	movs	r2, #2
 80013ea:	4013      	ands	r3, r2
 80013ec:	d03c      	beq.n	8001468 <HAL_RCC_OscConfig+0x2f4>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	699b      	ldr	r3, [r3, #24]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d138      	bne.n	8001468 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e216      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	699b      	ldr	r3, [r3, #24]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d019      	beq.n	8001436 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001402:	4b28      	ldr	r3, [pc, #160]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001404:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001406:	4b27      	ldr	r3, [pc, #156]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001408:	2101      	movs	r1, #1
 800140a:	430a      	orrs	r2, r1
 800140c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800140e:	f7ff fc09 	bl	8000c24 <HAL_GetTick>
 8001412:	0003      	movs	r3, r0
 8001414:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001416:	e008      	b.n	800142a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001418:	f7ff fc04 	bl	8000c24 <HAL_GetTick>
 800141c:	0002      	movs	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b02      	cmp	r3, #2
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e1fe      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800142a:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800142c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800142e:	2202      	movs	r2, #2
 8001430:	4013      	ands	r3, r2
 8001432:	d0f1      	beq.n	8001418 <HAL_RCC_OscConfig+0x2a4>
 8001434:	e018      	b.n	8001468 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001436:	4b1b      	ldr	r3, [pc, #108]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001438:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800143a:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800143c:	2101      	movs	r1, #1
 800143e:	438a      	bics	r2, r1
 8001440:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001442:	f7ff fbef 	bl	8000c24 <HAL_GetTick>
 8001446:	0003      	movs	r3, r0
 8001448:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800144a:	e008      	b.n	800145e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800144c:	f7ff fbea 	bl	8000c24 <HAL_GetTick>
 8001450:	0002      	movs	r2, r0
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e1e4      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800145e:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 8001460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001462:	2202      	movs	r2, #2
 8001464:	4013      	ands	r3, r2
 8001466:	d1f1      	bne.n	800144c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2204      	movs	r2, #4
 800146e:	4013      	ands	r3, r2
 8001470:	d100      	bne.n	8001474 <HAL_RCC_OscConfig+0x300>
 8001472:	e0c7      	b.n	8001604 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001474:	231f      	movs	r3, #31
 8001476:	18fb      	adds	r3, r7, r3
 8001478:	2200      	movs	r2, #0
 800147a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800147c:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	2238      	movs	r2, #56	; 0x38
 8001482:	4013      	ands	r3, r2
 8001484:	2b20      	cmp	r3, #32
 8001486:	d11f      	bne.n	80014c8 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001488:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <HAL_RCC_OscConfig+0x330>)
 800148a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800148c:	2202      	movs	r2, #2
 800148e:	4013      	ands	r3, r2
 8001490:	d100      	bne.n	8001494 <HAL_RCC_OscConfig+0x320>
 8001492:	e0b7      	b.n	8001604 <HAL_RCC_OscConfig+0x490>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d000      	beq.n	800149e <HAL_RCC_OscConfig+0x32a>
 800149c:	e0b2      	b.n	8001604 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e1c2      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
 80014a2:	46c0      	nop			; (mov r8, r8)
 80014a4:	40021000 	.word	0x40021000
 80014a8:	fffeffff 	.word	0xfffeffff
 80014ac:	fffbffff 	.word	0xfffbffff
 80014b0:	ffff80ff 	.word	0xffff80ff
 80014b4:	ffffc7ff 	.word	0xffffc7ff
 80014b8:	00f42400 	.word	0x00f42400
 80014bc:	20000000 	.word	0x20000000
 80014c0:	20000004 	.word	0x20000004
 80014c4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80014c8:	4bb5      	ldr	r3, [pc, #724]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80014ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	055b      	lsls	r3, r3, #21
 80014d0:	4013      	ands	r3, r2
 80014d2:	d101      	bne.n	80014d8 <HAL_RCC_OscConfig+0x364>
 80014d4:	2301      	movs	r3, #1
 80014d6:	e000      	b.n	80014da <HAL_RCC_OscConfig+0x366>
 80014d8:	2300      	movs	r3, #0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d011      	beq.n	8001502 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80014de:	4bb0      	ldr	r3, [pc, #704]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80014e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014e2:	4baf      	ldr	r3, [pc, #700]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80014e4:	2180      	movs	r1, #128	; 0x80
 80014e6:	0549      	lsls	r1, r1, #21
 80014e8:	430a      	orrs	r2, r1
 80014ea:	63da      	str	r2, [r3, #60]	; 0x3c
 80014ec:	4bac      	ldr	r3, [pc, #688]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80014ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014f0:	2380      	movs	r3, #128	; 0x80
 80014f2:	055b      	lsls	r3, r3, #21
 80014f4:	4013      	ands	r3, r2
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80014fa:	231f      	movs	r3, #31
 80014fc:	18fb      	adds	r3, r7, r3
 80014fe:	2201      	movs	r2, #1
 8001500:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001502:	4ba8      	ldr	r3, [pc, #672]	; (80017a4 <HAL_RCC_OscConfig+0x630>)
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	2380      	movs	r3, #128	; 0x80
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	4013      	ands	r3, r2
 800150c:	d11a      	bne.n	8001544 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800150e:	4ba5      	ldr	r3, [pc, #660]	; (80017a4 <HAL_RCC_OscConfig+0x630>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	4ba4      	ldr	r3, [pc, #656]	; (80017a4 <HAL_RCC_OscConfig+0x630>)
 8001514:	2180      	movs	r1, #128	; 0x80
 8001516:	0049      	lsls	r1, r1, #1
 8001518:	430a      	orrs	r2, r1
 800151a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800151c:	f7ff fb82 	bl	8000c24 <HAL_GetTick>
 8001520:	0003      	movs	r3, r0
 8001522:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001524:	e008      	b.n	8001538 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001526:	f7ff fb7d 	bl	8000c24 <HAL_GetTick>
 800152a:	0002      	movs	r2, r0
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d901      	bls.n	8001538 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e177      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001538:	4b9a      	ldr	r3, [pc, #616]	; (80017a4 <HAL_RCC_OscConfig+0x630>)
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	2380      	movs	r3, #128	; 0x80
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	4013      	ands	r3, r2
 8001542:	d0f0      	beq.n	8001526 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d106      	bne.n	800155a <HAL_RCC_OscConfig+0x3e6>
 800154c:	4b94      	ldr	r3, [pc, #592]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800154e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001550:	4b93      	ldr	r3, [pc, #588]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001552:	2101      	movs	r1, #1
 8001554:	430a      	orrs	r2, r1
 8001556:	65da      	str	r2, [r3, #92]	; 0x5c
 8001558:	e01c      	b.n	8001594 <HAL_RCC_OscConfig+0x420>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	2b05      	cmp	r3, #5
 8001560:	d10c      	bne.n	800157c <HAL_RCC_OscConfig+0x408>
 8001562:	4b8f      	ldr	r3, [pc, #572]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001564:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001566:	4b8e      	ldr	r3, [pc, #568]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001568:	2104      	movs	r1, #4
 800156a:	430a      	orrs	r2, r1
 800156c:	65da      	str	r2, [r3, #92]	; 0x5c
 800156e:	4b8c      	ldr	r3, [pc, #560]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001570:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001572:	4b8b      	ldr	r3, [pc, #556]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001574:	2101      	movs	r1, #1
 8001576:	430a      	orrs	r2, r1
 8001578:	65da      	str	r2, [r3, #92]	; 0x5c
 800157a:	e00b      	b.n	8001594 <HAL_RCC_OscConfig+0x420>
 800157c:	4b88      	ldr	r3, [pc, #544]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800157e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001580:	4b87      	ldr	r3, [pc, #540]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001582:	2101      	movs	r1, #1
 8001584:	438a      	bics	r2, r1
 8001586:	65da      	str	r2, [r3, #92]	; 0x5c
 8001588:	4b85      	ldr	r3, [pc, #532]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800158a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800158c:	4b84      	ldr	r3, [pc, #528]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800158e:	2104      	movs	r1, #4
 8001590:	438a      	bics	r2, r1
 8001592:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d014      	beq.n	80015c6 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159c:	f7ff fb42 	bl	8000c24 <HAL_GetTick>
 80015a0:	0003      	movs	r3, r0
 80015a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015a4:	e009      	b.n	80015ba <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015a6:	f7ff fb3d 	bl	8000c24 <HAL_GetTick>
 80015aa:	0002      	movs	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	4a7d      	ldr	r2, [pc, #500]	; (80017a8 <HAL_RCC_OscConfig+0x634>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e136      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015ba:	4b79      	ldr	r3, [pc, #484]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80015bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015be:	2202      	movs	r2, #2
 80015c0:	4013      	ands	r3, r2
 80015c2:	d0f0      	beq.n	80015a6 <HAL_RCC_OscConfig+0x432>
 80015c4:	e013      	b.n	80015ee <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c6:	f7ff fb2d 	bl	8000c24 <HAL_GetTick>
 80015ca:	0003      	movs	r3, r0
 80015cc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015ce:	e009      	b.n	80015e4 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015d0:	f7ff fb28 	bl	8000c24 <HAL_GetTick>
 80015d4:	0002      	movs	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	4a73      	ldr	r2, [pc, #460]	; (80017a8 <HAL_RCC_OscConfig+0x634>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e121      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015e4:	4b6e      	ldr	r3, [pc, #440]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80015e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015e8:	2202      	movs	r2, #2
 80015ea:	4013      	ands	r3, r2
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80015ee:	231f      	movs	r3, #31
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d105      	bne.n	8001604 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80015f8:	4b69      	ldr	r3, [pc, #420]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80015fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015fc:	4b68      	ldr	r3, [pc, #416]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80015fe:	496b      	ldr	r1, [pc, #428]	; (80017ac <HAL_RCC_OscConfig+0x638>)
 8001600:	400a      	ands	r2, r1
 8001602:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2220      	movs	r2, #32
 800160a:	4013      	ands	r3, r2
 800160c:	d039      	beq.n	8001682 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d01b      	beq.n	800164e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001616:	4b62      	ldr	r3, [pc, #392]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	4b61      	ldr	r3, [pc, #388]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800161c:	2180      	movs	r1, #128	; 0x80
 800161e:	03c9      	lsls	r1, r1, #15
 8001620:	430a      	orrs	r2, r1
 8001622:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001624:	f7ff fafe 	bl	8000c24 <HAL_GetTick>
 8001628:	0003      	movs	r3, r0
 800162a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800162c:	e008      	b.n	8001640 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800162e:	f7ff faf9 	bl	8000c24 <HAL_GetTick>
 8001632:	0002      	movs	r2, r0
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d901      	bls.n	8001640 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e0f3      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001640:	4b57      	ldr	r3, [pc, #348]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	2380      	movs	r3, #128	; 0x80
 8001646:	041b      	lsls	r3, r3, #16
 8001648:	4013      	ands	r3, r2
 800164a:	d0f0      	beq.n	800162e <HAL_RCC_OscConfig+0x4ba>
 800164c:	e019      	b.n	8001682 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800164e:	4b54      	ldr	r3, [pc, #336]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	4b53      	ldr	r3, [pc, #332]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001654:	4956      	ldr	r1, [pc, #344]	; (80017b0 <HAL_RCC_OscConfig+0x63c>)
 8001656:	400a      	ands	r2, r1
 8001658:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800165a:	f7ff fae3 	bl	8000c24 <HAL_GetTick>
 800165e:	0003      	movs	r3, r0
 8001660:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001662:	e008      	b.n	8001676 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001664:	f7ff fade 	bl	8000c24 <HAL_GetTick>
 8001668:	0002      	movs	r2, r0
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	2b02      	cmp	r3, #2
 8001670:	d901      	bls.n	8001676 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e0d8      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001676:	4b4a      	ldr	r3, [pc, #296]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	2380      	movs	r3, #128	; 0x80
 800167c:	041b      	lsls	r3, r3, #16
 800167e:	4013      	ands	r3, r2
 8001680:	d1f0      	bne.n	8001664 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a1b      	ldr	r3, [r3, #32]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d100      	bne.n	800168c <HAL_RCC_OscConfig+0x518>
 800168a:	e0cc      	b.n	8001826 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800168c:	4b44      	ldr	r3, [pc, #272]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	2238      	movs	r2, #56	; 0x38
 8001692:	4013      	ands	r3, r2
 8001694:	2b10      	cmp	r3, #16
 8001696:	d100      	bne.n	800169a <HAL_RCC_OscConfig+0x526>
 8001698:	e07b      	b.n	8001792 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6a1b      	ldr	r3, [r3, #32]
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d156      	bne.n	8001750 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016a2:	4b3f      	ldr	r3, [pc, #252]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	4b3e      	ldr	r3, [pc, #248]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80016a8:	4942      	ldr	r1, [pc, #264]	; (80017b4 <HAL_RCC_OscConfig+0x640>)
 80016aa:	400a      	ands	r2, r1
 80016ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ae:	f7ff fab9 	bl	8000c24 <HAL_GetTick>
 80016b2:	0003      	movs	r3, r0
 80016b4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016b8:	f7ff fab4 	bl	8000c24 <HAL_GetTick>
 80016bc:	0002      	movs	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e0ae      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016ca:	4b35      	ldr	r3, [pc, #212]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	2380      	movs	r3, #128	; 0x80
 80016d0:	049b      	lsls	r3, r3, #18
 80016d2:	4013      	ands	r3, r2
 80016d4:	d1f0      	bne.n	80016b8 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016d6:	4b32      	ldr	r3, [pc, #200]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	4a37      	ldr	r2, [pc, #220]	; (80017b8 <HAL_RCC_OscConfig+0x644>)
 80016dc:	4013      	ands	r3, r2
 80016de:	0019      	movs	r1, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016e8:	431a      	orrs	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ee:	021b      	lsls	r3, r3, #8
 80016f0:	431a      	orrs	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	431a      	orrs	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016fc:	431a      	orrs	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001702:	431a      	orrs	r2, r3
 8001704:	4b26      	ldr	r3, [pc, #152]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001706:	430a      	orrs	r2, r1
 8001708:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800170a:	4b25      	ldr	r3, [pc, #148]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	4b24      	ldr	r3, [pc, #144]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	0449      	lsls	r1, r1, #17
 8001714:	430a      	orrs	r2, r1
 8001716:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001718:	4b21      	ldr	r3, [pc, #132]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800171a:	68da      	ldr	r2, [r3, #12]
 800171c:	4b20      	ldr	r3, [pc, #128]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800171e:	2180      	movs	r1, #128	; 0x80
 8001720:	0549      	lsls	r1, r1, #21
 8001722:	430a      	orrs	r2, r1
 8001724:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001726:	f7ff fa7d 	bl	8000c24 <HAL_GetTick>
 800172a:	0003      	movs	r3, r0
 800172c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800172e:	e008      	b.n	8001742 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001730:	f7ff fa78 	bl	8000c24 <HAL_GetTick>
 8001734:	0002      	movs	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b02      	cmp	r3, #2
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e072      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001742:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	2380      	movs	r3, #128	; 0x80
 8001748:	049b      	lsls	r3, r3, #18
 800174a:	4013      	ands	r3, r2
 800174c:	d0f0      	beq.n	8001730 <HAL_RCC_OscConfig+0x5bc>
 800174e:	e06a      	b.n	8001826 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001750:	4b13      	ldr	r3, [pc, #76]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001756:	4917      	ldr	r1, [pc, #92]	; (80017b4 <HAL_RCC_OscConfig+0x640>)
 8001758:	400a      	ands	r2, r1
 800175a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175c:	f7ff fa62 	bl	8000c24 <HAL_GetTick>
 8001760:	0003      	movs	r3, r0
 8001762:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001766:	f7ff fa5d 	bl	8000c24 <HAL_GetTick>
 800176a:	0002      	movs	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e057      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001778:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	2380      	movs	r3, #128	; 0x80
 800177e:	049b      	lsls	r3, r3, #18
 8001780:	4013      	ands	r3, r2
 8001782:	d1f0      	bne.n	8001766 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001784:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 8001786:	68da      	ldr	r2, [r3, #12]
 8001788:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <HAL_RCC_OscConfig+0x62c>)
 800178a:	490c      	ldr	r1, [pc, #48]	; (80017bc <HAL_RCC_OscConfig+0x648>)
 800178c:	400a      	ands	r2, r1
 800178e:	60da      	str	r2, [r3, #12]
 8001790:	e049      	b.n	8001826 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d112      	bne.n	80017c0 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e044      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40007000 	.word	0x40007000
 80017a8:	00001388 	.word	0x00001388
 80017ac:	efffffff 	.word	0xefffffff
 80017b0:	ffbfffff 	.word	0xffbfffff
 80017b4:	feffffff 	.word	0xfeffffff
 80017b8:	11c1808c 	.word	0x11c1808c
 80017bc:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80017c0:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <HAL_RCC_OscConfig+0x6bc>)
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	2203      	movs	r2, #3
 80017ca:	401a      	ands	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d126      	bne.n	8001822 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	2270      	movs	r2, #112	; 0x70
 80017d8:	401a      	ands	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017de:	429a      	cmp	r2, r3
 80017e0:	d11f      	bne.n	8001822 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	23fe      	movs	r3, #254	; 0xfe
 80017e6:	01db      	lsls	r3, r3, #7
 80017e8:	401a      	ands	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ee:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d116      	bne.n	8001822 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	23f8      	movs	r3, #248	; 0xf8
 80017f8:	039b      	lsls	r3, r3, #14
 80017fa:	401a      	ands	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001800:	429a      	cmp	r2, r3
 8001802:	d10e      	bne.n	8001822 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	23e0      	movs	r3, #224	; 0xe0
 8001808:	051b      	lsls	r3, r3, #20
 800180a:	401a      	ands	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001810:	429a      	cmp	r2, r3
 8001812:	d106      	bne.n	8001822 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	0f5b      	lsrs	r3, r3, #29
 8001818:	075a      	lsls	r2, r3, #29
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800181e:	429a      	cmp	r2, r3
 8001820:	d001      	beq.n	8001826 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e000      	b.n	8001828 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8001826:	2300      	movs	r3, #0
}
 8001828:	0018      	movs	r0, r3
 800182a:	46bd      	mov	sp, r7
 800182c:	b008      	add	sp, #32
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40021000 	.word	0x40021000

08001834 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d101      	bne.n	8001848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e0e9      	b.n	8001a1c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001848:	4b76      	ldr	r3, [pc, #472]	; (8001a24 <HAL_RCC_ClockConfig+0x1f0>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2207      	movs	r2, #7
 800184e:	4013      	ands	r3, r2
 8001850:	683a      	ldr	r2, [r7, #0]
 8001852:	429a      	cmp	r2, r3
 8001854:	d91e      	bls.n	8001894 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001856:	4b73      	ldr	r3, [pc, #460]	; (8001a24 <HAL_RCC_ClockConfig+0x1f0>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2207      	movs	r2, #7
 800185c:	4393      	bics	r3, r2
 800185e:	0019      	movs	r1, r3
 8001860:	4b70      	ldr	r3, [pc, #448]	; (8001a24 <HAL_RCC_ClockConfig+0x1f0>)
 8001862:	683a      	ldr	r2, [r7, #0]
 8001864:	430a      	orrs	r2, r1
 8001866:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001868:	f7ff f9dc 	bl	8000c24 <HAL_GetTick>
 800186c:	0003      	movs	r3, r0
 800186e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001870:	e009      	b.n	8001886 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001872:	f7ff f9d7 	bl	8000c24 <HAL_GetTick>
 8001876:	0002      	movs	r2, r0
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	4a6a      	ldr	r2, [pc, #424]	; (8001a28 <HAL_RCC_ClockConfig+0x1f4>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e0ca      	b.n	8001a1c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001886:	4b67      	ldr	r3, [pc, #412]	; (8001a24 <HAL_RCC_ClockConfig+0x1f0>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2207      	movs	r2, #7
 800188c:	4013      	ands	r3, r2
 800188e:	683a      	ldr	r2, [r7, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	d1ee      	bne.n	8001872 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2202      	movs	r2, #2
 800189a:	4013      	ands	r3, r2
 800189c:	d015      	beq.n	80018ca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2204      	movs	r2, #4
 80018a4:	4013      	ands	r3, r2
 80018a6:	d006      	beq.n	80018b6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80018a8:	4b60      	ldr	r3, [pc, #384]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 80018aa:	689a      	ldr	r2, [r3, #8]
 80018ac:	4b5f      	ldr	r3, [pc, #380]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 80018ae:	21e0      	movs	r1, #224	; 0xe0
 80018b0:	01c9      	lsls	r1, r1, #7
 80018b2:	430a      	orrs	r2, r1
 80018b4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018b6:	4b5d      	ldr	r3, [pc, #372]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	4a5d      	ldr	r2, [pc, #372]	; (8001a30 <HAL_RCC_ClockConfig+0x1fc>)
 80018bc:	4013      	ands	r3, r2
 80018be:	0019      	movs	r1, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	4b59      	ldr	r3, [pc, #356]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 80018c6:	430a      	orrs	r2, r1
 80018c8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2201      	movs	r2, #1
 80018d0:	4013      	ands	r3, r2
 80018d2:	d057      	beq.n	8001984 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d107      	bne.n	80018ec <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018dc:	4b53      	ldr	r3, [pc, #332]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	029b      	lsls	r3, r3, #10
 80018e4:	4013      	ands	r3, r2
 80018e6:	d12b      	bne.n	8001940 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e097      	b.n	8001a1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d107      	bne.n	8001904 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018f4:	4b4d      	ldr	r3, [pc, #308]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	2380      	movs	r3, #128	; 0x80
 80018fa:	049b      	lsls	r3, r3, #18
 80018fc:	4013      	ands	r3, r2
 80018fe:	d11f      	bne.n	8001940 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e08b      	b.n	8001a1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d107      	bne.n	800191c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800190c:	4b47      	ldr	r3, [pc, #284]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	4013      	ands	r3, r2
 8001916:	d113      	bne.n	8001940 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	e07f      	b.n	8001a1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2b03      	cmp	r3, #3
 8001922:	d106      	bne.n	8001932 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001924:	4b41      	ldr	r3, [pc, #260]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 8001926:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001928:	2202      	movs	r2, #2
 800192a:	4013      	ands	r3, r2
 800192c:	d108      	bne.n	8001940 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e074      	b.n	8001a1c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001932:	4b3e      	ldr	r3, [pc, #248]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 8001934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001936:	2202      	movs	r2, #2
 8001938:	4013      	ands	r3, r2
 800193a:	d101      	bne.n	8001940 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e06d      	b.n	8001a1c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001940:	4b3a      	ldr	r3, [pc, #232]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	2207      	movs	r2, #7
 8001946:	4393      	bics	r3, r2
 8001948:	0019      	movs	r1, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685a      	ldr	r2, [r3, #4]
 800194e:	4b37      	ldr	r3, [pc, #220]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 8001950:	430a      	orrs	r2, r1
 8001952:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001954:	f7ff f966 	bl	8000c24 <HAL_GetTick>
 8001958:	0003      	movs	r3, r0
 800195a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800195c:	e009      	b.n	8001972 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800195e:	f7ff f961 	bl	8000c24 <HAL_GetTick>
 8001962:	0002      	movs	r2, r0
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	4a2f      	ldr	r2, [pc, #188]	; (8001a28 <HAL_RCC_ClockConfig+0x1f4>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e054      	b.n	8001a1c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001972:	4b2e      	ldr	r3, [pc, #184]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	2238      	movs	r2, #56	; 0x38
 8001978:	401a      	ands	r2, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	00db      	lsls	r3, r3, #3
 8001980:	429a      	cmp	r2, r3
 8001982:	d1ec      	bne.n	800195e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001984:	4b27      	ldr	r3, [pc, #156]	; (8001a24 <HAL_RCC_ClockConfig+0x1f0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2207      	movs	r2, #7
 800198a:	4013      	ands	r3, r2
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	429a      	cmp	r2, r3
 8001990:	d21e      	bcs.n	80019d0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001992:	4b24      	ldr	r3, [pc, #144]	; (8001a24 <HAL_RCC_ClockConfig+0x1f0>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2207      	movs	r2, #7
 8001998:	4393      	bics	r3, r2
 800199a:	0019      	movs	r1, r3
 800199c:	4b21      	ldr	r3, [pc, #132]	; (8001a24 <HAL_RCC_ClockConfig+0x1f0>)
 800199e:	683a      	ldr	r2, [r7, #0]
 80019a0:	430a      	orrs	r2, r1
 80019a2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019a4:	f7ff f93e 	bl	8000c24 <HAL_GetTick>
 80019a8:	0003      	movs	r3, r0
 80019aa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019ac:	e009      	b.n	80019c2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ae:	f7ff f939 	bl	8000c24 <HAL_GetTick>
 80019b2:	0002      	movs	r2, r0
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	4a1b      	ldr	r2, [pc, #108]	; (8001a28 <HAL_RCC_ClockConfig+0x1f4>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d901      	bls.n	80019c2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80019be:	2303      	movs	r3, #3
 80019c0:	e02c      	b.n	8001a1c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019c2:	4b18      	ldr	r3, [pc, #96]	; (8001a24 <HAL_RCC_ClockConfig+0x1f0>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2207      	movs	r2, #7
 80019c8:	4013      	ands	r3, r2
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d1ee      	bne.n	80019ae <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2204      	movs	r2, #4
 80019d6:	4013      	ands	r3, r2
 80019d8:	d009      	beq.n	80019ee <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80019da:	4b14      	ldr	r3, [pc, #80]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	4a15      	ldr	r2, [pc, #84]	; (8001a34 <HAL_RCC_ClockConfig+0x200>)
 80019e0:	4013      	ands	r3, r2
 80019e2:	0019      	movs	r1, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	68da      	ldr	r2, [r3, #12]
 80019e8:	4b10      	ldr	r3, [pc, #64]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 80019ea:	430a      	orrs	r2, r1
 80019ec:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80019ee:	f000 f829 	bl	8001a44 <HAL_RCC_GetSysClockFreq>
 80019f2:	0001      	movs	r1, r0
 80019f4:	4b0d      	ldr	r3, [pc, #52]	; (8001a2c <HAL_RCC_ClockConfig+0x1f8>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	0a1b      	lsrs	r3, r3, #8
 80019fa:	220f      	movs	r2, #15
 80019fc:	401a      	ands	r2, r3
 80019fe:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <HAL_RCC_ClockConfig+0x204>)
 8001a00:	0092      	lsls	r2, r2, #2
 8001a02:	58d3      	ldr	r3, [r2, r3]
 8001a04:	221f      	movs	r2, #31
 8001a06:	4013      	ands	r3, r2
 8001a08:	000a      	movs	r2, r1
 8001a0a:	40da      	lsrs	r2, r3
 8001a0c:	4b0b      	ldr	r3, [pc, #44]	; (8001a3c <HAL_RCC_ClockConfig+0x208>)
 8001a0e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a10:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <HAL_RCC_ClockConfig+0x20c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	0018      	movs	r0, r3
 8001a16:	f7ff f80b 	bl	8000a30 <HAL_InitTick>
 8001a1a:	0003      	movs	r3, r0
}
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b004      	add	sp, #16
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40022000 	.word	0x40022000
 8001a28:	00001388 	.word	0x00001388
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	fffff0ff 	.word	0xfffff0ff
 8001a34:	ffff8fff 	.word	0xffff8fff
 8001a38:	080059d0 	.word	0x080059d0
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	20000004 	.word	0x20000004

08001a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a4a:	4b3c      	ldr	r3, [pc, #240]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2238      	movs	r2, #56	; 0x38
 8001a50:	4013      	ands	r3, r2
 8001a52:	d10f      	bne.n	8001a74 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001a54:	4b39      	ldr	r3, [pc, #228]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	0adb      	lsrs	r3, r3, #11
 8001a5a:	2207      	movs	r2, #7
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	2201      	movs	r2, #1
 8001a60:	409a      	lsls	r2, r3
 8001a62:	0013      	movs	r3, r2
 8001a64:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001a66:	6839      	ldr	r1, [r7, #0]
 8001a68:	4835      	ldr	r0, [pc, #212]	; (8001b40 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a6a:	f7fe fb4d 	bl	8000108 <__udivsi3>
 8001a6e:	0003      	movs	r3, r0
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	e05d      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a74:	4b31      	ldr	r3, [pc, #196]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	2238      	movs	r2, #56	; 0x38
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2b08      	cmp	r3, #8
 8001a7e:	d102      	bne.n	8001a86 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a80:	4b30      	ldr	r3, [pc, #192]	; (8001b44 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a82:	613b      	str	r3, [r7, #16]
 8001a84:	e054      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a86:	4b2d      	ldr	r3, [pc, #180]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2238      	movs	r2, #56	; 0x38
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	2b10      	cmp	r3, #16
 8001a90:	d138      	bne.n	8001b04 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001a92:	4b2a      	ldr	r3, [pc, #168]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	2203      	movs	r2, #3
 8001a98:	4013      	ands	r3, r2
 8001a9a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a9c:	4b27      	ldr	r3, [pc, #156]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	091b      	lsrs	r3, r3, #4
 8001aa2:	2207      	movs	r2, #7
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	2b03      	cmp	r3, #3
 8001aae:	d10d      	bne.n	8001acc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ab0:	68b9      	ldr	r1, [r7, #8]
 8001ab2:	4824      	ldr	r0, [pc, #144]	; (8001b44 <HAL_RCC_GetSysClockFreq+0x100>)
 8001ab4:	f7fe fb28 	bl	8000108 <__udivsi3>
 8001ab8:	0003      	movs	r3, r0
 8001aba:	0019      	movs	r1, r3
 8001abc:	4b1f      	ldr	r3, [pc, #124]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	0a1b      	lsrs	r3, r3, #8
 8001ac2:	227f      	movs	r2, #127	; 0x7f
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	434b      	muls	r3, r1
 8001ac8:	617b      	str	r3, [r7, #20]
        break;
 8001aca:	e00d      	b.n	8001ae8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001acc:	68b9      	ldr	r1, [r7, #8]
 8001ace:	481c      	ldr	r0, [pc, #112]	; (8001b40 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ad0:	f7fe fb1a 	bl	8000108 <__udivsi3>
 8001ad4:	0003      	movs	r3, r0
 8001ad6:	0019      	movs	r1, r3
 8001ad8:	4b18      	ldr	r3, [pc, #96]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	0a1b      	lsrs	r3, r3, #8
 8001ade:	227f      	movs	r2, #127	; 0x7f
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	434b      	muls	r3, r1
 8001ae4:	617b      	str	r3, [r7, #20]
        break;
 8001ae6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001ae8:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	0f5b      	lsrs	r3, r3, #29
 8001aee:	2207      	movs	r2, #7
 8001af0:	4013      	ands	r3, r2
 8001af2:	3301      	adds	r3, #1
 8001af4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	6978      	ldr	r0, [r7, #20]
 8001afa:	f7fe fb05 	bl	8000108 <__udivsi3>
 8001afe:	0003      	movs	r3, r0
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	e015      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001b04:	4b0d      	ldr	r3, [pc, #52]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	2238      	movs	r2, #56	; 0x38
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	2b20      	cmp	r3, #32
 8001b0e:	d103      	bne.n	8001b18 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001b10:	2380      	movs	r3, #128	; 0x80
 8001b12:	021b      	lsls	r3, r3, #8
 8001b14:	613b      	str	r3, [r7, #16]
 8001b16:	e00b      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	2238      	movs	r2, #56	; 0x38
 8001b1e:	4013      	ands	r3, r2
 8001b20:	2b18      	cmp	r3, #24
 8001b22:	d103      	bne.n	8001b2c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001b24:	23fa      	movs	r3, #250	; 0xfa
 8001b26:	01db      	lsls	r3, r3, #7
 8001b28:	613b      	str	r3, [r7, #16]
 8001b2a:	e001      	b.n	8001b30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b30:	693b      	ldr	r3, [r7, #16]
}
 8001b32:	0018      	movs	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	b006      	add	sp, #24
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	46c0      	nop			; (mov r8, r8)
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	00f42400 	.word	0x00f42400
 8001b44:	007a1200 	.word	0x007a1200

08001b48 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b4c:	4b02      	ldr	r3, [pc, #8]	; (8001b58 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
}
 8001b50:	0018      	movs	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	20000000 	.word	0x20000000

08001b5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b5c:	b5b0      	push	{r4, r5, r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001b60:	f7ff fff2 	bl	8001b48 <HAL_RCC_GetHCLKFreq>
 8001b64:	0004      	movs	r4, r0
 8001b66:	f7ff faf9 	bl	800115c <LL_RCC_GetAPB1Prescaler>
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	0b1a      	lsrs	r2, r3, #12
 8001b6e:	4b05      	ldr	r3, [pc, #20]	; (8001b84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b70:	0092      	lsls	r2, r2, #2
 8001b72:	58d3      	ldr	r3, [r2, r3]
 8001b74:	221f      	movs	r2, #31
 8001b76:	4013      	ands	r3, r2
 8001b78:	40dc      	lsrs	r4, r3
 8001b7a:	0023      	movs	r3, r4
}
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bdb0      	pop	{r4, r5, r7, pc}
 8001b82:	46c0      	nop			; (mov r8, r8)
 8001b84:	08005a10 	.word	0x08005a10

08001b88 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2207      	movs	r2, #7
 8001b96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b98:	4b0e      	ldr	r3, [pc, #56]	; (8001bd4 <HAL_RCC_GetClockConfig+0x4c>)
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	2207      	movs	r2, #7
 8001b9e:	401a      	ands	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <HAL_RCC_GetClockConfig+0x4c>)
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	23f0      	movs	r3, #240	; 0xf0
 8001baa:	011b      	lsls	r3, r3, #4
 8001bac:	401a      	ands	r2, r3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8001bb2:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <HAL_RCC_GetClockConfig+0x4c>)
 8001bb4:	689a      	ldr	r2, [r3, #8]
 8001bb6:	23e0      	movs	r3, #224	; 0xe0
 8001bb8:	01db      	lsls	r3, r3, #7
 8001bba:	401a      	ands	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001bc0:	4b05      	ldr	r3, [pc, #20]	; (8001bd8 <HAL_RCC_GetClockConfig+0x50>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2207      	movs	r2, #7
 8001bc6:	401a      	ands	r2, r3
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	601a      	str	r2, [r3, #0]
}
 8001bcc:	46c0      	nop			; (mov r8, r8)
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	b002      	add	sp, #8
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40022000 	.word	0x40022000

08001bdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001be4:	2313      	movs	r3, #19
 8001be6:	18fb      	adds	r3, r7, r3
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001bec:	2312      	movs	r3, #18
 8001bee:	18fb      	adds	r3, r7, r3
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	2380      	movs	r3, #128	; 0x80
 8001bfa:	029b      	lsls	r3, r3, #10
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	d100      	bne.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001c00:	e0ad      	b.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c02:	2011      	movs	r0, #17
 8001c04:	183b      	adds	r3, r7, r0
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c0a:	4b47      	ldr	r3, [pc, #284]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c0e:	2380      	movs	r3, #128	; 0x80
 8001c10:	055b      	lsls	r3, r3, #21
 8001c12:	4013      	ands	r3, r2
 8001c14:	d110      	bne.n	8001c38 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c16:	4b44      	ldr	r3, [pc, #272]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c1a:	4b43      	ldr	r3, [pc, #268]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c1c:	2180      	movs	r1, #128	; 0x80
 8001c1e:	0549      	lsls	r1, r1, #21
 8001c20:	430a      	orrs	r2, r1
 8001c22:	63da      	str	r2, [r3, #60]	; 0x3c
 8001c24:	4b40      	ldr	r3, [pc, #256]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c28:	2380      	movs	r3, #128	; 0x80
 8001c2a:	055b      	lsls	r3, r3, #21
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	60bb      	str	r3, [r7, #8]
 8001c30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c32:	183b      	adds	r3, r7, r0
 8001c34:	2201      	movs	r2, #1
 8001c36:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c38:	4b3c      	ldr	r3, [pc, #240]	; (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4b3b      	ldr	r3, [pc, #236]	; (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001c3e:	2180      	movs	r1, #128	; 0x80
 8001c40:	0049      	lsls	r1, r1, #1
 8001c42:	430a      	orrs	r2, r1
 8001c44:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c46:	f7fe ffed 	bl	8000c24 <HAL_GetTick>
 8001c4a:	0003      	movs	r3, r0
 8001c4c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c4e:	e00b      	b.n	8001c68 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c50:	f7fe ffe8 	bl	8000c24 <HAL_GetTick>
 8001c54:	0002      	movs	r2, r0
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d904      	bls.n	8001c68 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001c5e:	2313      	movs	r3, #19
 8001c60:	18fb      	adds	r3, r7, r3
 8001c62:	2203      	movs	r2, #3
 8001c64:	701a      	strb	r2, [r3, #0]
        break;
 8001c66:	e005      	b.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c68:	4b30      	ldr	r3, [pc, #192]	; (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	2380      	movs	r3, #128	; 0x80
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	4013      	ands	r3, r2
 8001c72:	d0ed      	beq.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001c74:	2313      	movs	r3, #19
 8001c76:	18fb      	adds	r3, r7, r3
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d15e      	bne.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001c7e:	4b2a      	ldr	r3, [pc, #168]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c82:	23c0      	movs	r3, #192	; 0xc0
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4013      	ands	r3, r2
 8001c88:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d019      	beq.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c94:	697a      	ldr	r2, [r7, #20]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d014      	beq.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001c9a:	4b23      	ldr	r3, [pc, #140]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c9e:	4a24      	ldr	r2, [pc, #144]	; (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ca4:	4b20      	ldr	r3, [pc, #128]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001ca6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ca8:	4b1f      	ldr	r3, [pc, #124]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001caa:	2180      	movs	r1, #128	; 0x80
 8001cac:	0249      	lsls	r1, r1, #9
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cb2:	4b1d      	ldr	r3, [pc, #116]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001cb4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001cb6:	4b1c      	ldr	r3, [pc, #112]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001cb8:	491e      	ldr	r1, [pc, #120]	; (8001d34 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8001cba:	400a      	ands	r2, r1
 8001cbc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001cbe:	4b1a      	ldr	r3, [pc, #104]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d016      	beq.n	8001cfa <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ccc:	f7fe ffaa 	bl	8000c24 <HAL_GetTick>
 8001cd0:	0003      	movs	r3, r0
 8001cd2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd4:	e00c      	b.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd6:	f7fe ffa5 	bl	8000c24 <HAL_GetTick>
 8001cda:	0002      	movs	r2, r0
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	4a15      	ldr	r2, [pc, #84]	; (8001d38 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d904      	bls.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001ce6:	2313      	movs	r3, #19
 8001ce8:	18fb      	adds	r3, r7, r3
 8001cea:	2203      	movs	r2, #3
 8001cec:	701a      	strb	r2, [r3, #0]
            break;
 8001cee:	e004      	b.n	8001cfa <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cf0:	4b0d      	ldr	r3, [pc, #52]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d0ed      	beq.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001cfa:	2313      	movs	r3, #19
 8001cfc:	18fb      	adds	r3, r7, r3
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d10a      	bne.n	8001d1a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d04:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d08:	4a09      	ldr	r2, [pc, #36]	; (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	0019      	movs	r1, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d12:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001d14:	430a      	orrs	r2, r1
 8001d16:	65da      	str	r2, [r3, #92]	; 0x5c
 8001d18:	e016      	b.n	8001d48 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d1a:	2312      	movs	r3, #18
 8001d1c:	18fb      	adds	r3, r7, r3
 8001d1e:	2213      	movs	r2, #19
 8001d20:	18ba      	adds	r2, r7, r2
 8001d22:	7812      	ldrb	r2, [r2, #0]
 8001d24:	701a      	strb	r2, [r3, #0]
 8001d26:	e00f      	b.n	8001d48 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40007000 	.word	0x40007000
 8001d30:	fffffcff 	.word	0xfffffcff
 8001d34:	fffeffff 	.word	0xfffeffff
 8001d38:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d3c:	2312      	movs	r3, #18
 8001d3e:	18fb      	adds	r3, r7, r3
 8001d40:	2213      	movs	r2, #19
 8001d42:	18ba      	adds	r2, r7, r2
 8001d44:	7812      	ldrb	r2, [r2, #0]
 8001d46:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d48:	2311      	movs	r3, #17
 8001d4a:	18fb      	adds	r3, r7, r3
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d105      	bne.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d52:	4bb6      	ldr	r3, [pc, #728]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d56:	4bb5      	ldr	r3, [pc, #724]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d58:	49b5      	ldr	r1, [pc, #724]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8001d5a:	400a      	ands	r2, r1
 8001d5c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2201      	movs	r2, #1
 8001d64:	4013      	ands	r3, r2
 8001d66:	d009      	beq.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d68:	4bb0      	ldr	r3, [pc, #704]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	4393      	bics	r3, r2
 8001d70:	0019      	movs	r1, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	4bad      	ldr	r3, [pc, #692]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2202      	movs	r2, #2
 8001d82:	4013      	ands	r3, r2
 8001d84:	d009      	beq.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d86:	4ba9      	ldr	r3, [pc, #676]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8a:	220c      	movs	r2, #12
 8001d8c:	4393      	bics	r3, r2
 8001d8e:	0019      	movs	r1, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689a      	ldr	r2, [r3, #8]
 8001d94:	4ba5      	ldr	r3, [pc, #660]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d96:	430a      	orrs	r2, r1
 8001d98:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2204      	movs	r2, #4
 8001da0:	4013      	ands	r3, r2
 8001da2:	d009      	beq.n	8001db8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001da4:	4ba1      	ldr	r3, [pc, #644]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001da8:	2230      	movs	r2, #48	; 0x30
 8001daa:	4393      	bics	r3, r2
 8001dac:	0019      	movs	r1, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	68da      	ldr	r2, [r3, #12]
 8001db2:	4b9e      	ldr	r3, [pc, #632]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001db4:	430a      	orrs	r2, r1
 8001db6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2210      	movs	r2, #16
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d009      	beq.n	8001dd6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001dc2:	4b9a      	ldr	r3, [pc, #616]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dc6:	4a9b      	ldr	r2, [pc, #620]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8001dc8:	4013      	ands	r3, r2
 8001dca:	0019      	movs	r1, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691a      	ldr	r2, [r3, #16]
 8001dd0:	4b96      	ldr	r3, [pc, #600]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	2380      	movs	r3, #128	; 0x80
 8001ddc:	015b      	lsls	r3, r3, #5
 8001dde:	4013      	ands	r3, r2
 8001de0:	d009      	beq.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8001de2:	4b92      	ldr	r3, [pc, #584]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001de6:	4a94      	ldr	r2, [pc, #592]	; (8002038 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8001de8:	4013      	ands	r3, r2
 8001dea:	0019      	movs	r1, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	695a      	ldr	r2, [r3, #20]
 8001df0:	4b8e      	ldr	r3, [pc, #568]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001df2:	430a      	orrs	r2, r1
 8001df4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	2380      	movs	r3, #128	; 0x80
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d009      	beq.n	8001e16 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001e02:	4b8a      	ldr	r3, [pc, #552]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e06:	4a8d      	ldr	r2, [pc, #564]	; (800203c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	0019      	movs	r1, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e10:	4b86      	ldr	r3, [pc, #536]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e12:	430a      	orrs	r2, r1
 8001e14:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	2380      	movs	r3, #128	; 0x80
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d009      	beq.n	8001e36 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001e22:	4b82      	ldr	r3, [pc, #520]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e26:	4a86      	ldr	r2, [pc, #536]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8001e28:	4013      	ands	r3, r2
 8001e2a:	0019      	movs	r1, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e30:	4b7e      	ldr	r3, [pc, #504]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e32:	430a      	orrs	r2, r1
 8001e34:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2220      	movs	r2, #32
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	d009      	beq.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e40:	4b7a      	ldr	r3, [pc, #488]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e44:	4a7f      	ldr	r2, [pc, #508]	; (8002044 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8001e46:	4013      	ands	r3, r2
 8001e48:	0019      	movs	r1, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	699a      	ldr	r2, [r3, #24]
 8001e4e:	4b77      	ldr	r3, [pc, #476]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e50:	430a      	orrs	r2, r1
 8001e52:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2240      	movs	r2, #64	; 0x40
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d009      	beq.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001e5e:	4b73      	ldr	r3, [pc, #460]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e62:	4a79      	ldr	r2, [pc, #484]	; (8002048 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8001e64:	4013      	ands	r3, r2
 8001e66:	0019      	movs	r1, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69da      	ldr	r2, [r3, #28]
 8001e6c:	4b6f      	ldr	r3, [pc, #444]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	2380      	movs	r3, #128	; 0x80
 8001e78:	01db      	lsls	r3, r3, #7
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	d015      	beq.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001e7e:	4b6b      	ldr	r3, [pc, #428]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	0899      	lsrs	r1, r3, #2
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e8a:	4b68      	ldr	r3, [pc, #416]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e94:	2380      	movs	r3, #128	; 0x80
 8001e96:	05db      	lsls	r3, r3, #23
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d106      	bne.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e9c:	4b63      	ldr	r3, [pc, #396]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e9e:	68da      	ldr	r2, [r3, #12]
 8001ea0:	4b62      	ldr	r3, [pc, #392]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ea2:	2180      	movs	r1, #128	; 0x80
 8001ea4:	0249      	lsls	r1, r1, #9
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	2380      	movs	r3, #128	; 0x80
 8001eb0:	031b      	lsls	r3, r3, #12
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d009      	beq.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001eb6:	4b5d      	ldr	r3, [pc, #372]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eba:	2240      	movs	r2, #64	; 0x40
 8001ebc:	4393      	bics	r3, r2
 8001ebe:	0019      	movs	r1, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ec4:	4b59      	ldr	r3, [pc, #356]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	2380      	movs	r3, #128	; 0x80
 8001ed0:	039b      	lsls	r3, r3, #14
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	d016      	beq.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001ed6:	4b55      	ldr	r3, [pc, #340]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eda:	4a5c      	ldr	r2, [pc, #368]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8001edc:	4013      	ands	r3, r2
 8001ede:	0019      	movs	r1, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ee4:	4b51      	ldr	r3, [pc, #324]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001eee:	2380      	movs	r3, #128	; 0x80
 8001ef0:	03db      	lsls	r3, r3, #15
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d106      	bne.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001ef6:	4b4d      	ldr	r3, [pc, #308]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ef8:	68da      	ldr	r2, [r3, #12]
 8001efa:	4b4c      	ldr	r3, [pc, #304]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001efc:	2180      	movs	r1, #128	; 0x80
 8001efe:	0449      	lsls	r1, r1, #17
 8001f00:	430a      	orrs	r2, r1
 8001f02:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	2380      	movs	r3, #128	; 0x80
 8001f0a:	03db      	lsls	r3, r3, #15
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d016      	beq.n	8001f3e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001f10:	4b46      	ldr	r3, [pc, #280]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f14:	4a4e      	ldr	r2, [pc, #312]	; (8002050 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8001f16:	4013      	ands	r3, r2
 8001f18:	0019      	movs	r1, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f1e:	4b43      	ldr	r3, [pc, #268]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f20:	430a      	orrs	r2, r1
 8001f22:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f28:	2380      	movs	r3, #128	; 0x80
 8001f2a:	045b      	lsls	r3, r3, #17
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d106      	bne.n	8001f3e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001f30:	4b3e      	ldr	r3, [pc, #248]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f32:	68da      	ldr	r2, [r3, #12]
 8001f34:	4b3d      	ldr	r3, [pc, #244]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f36:	2180      	movs	r1, #128	; 0x80
 8001f38:	0449      	lsls	r1, r1, #17
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	2380      	movs	r3, #128	; 0x80
 8001f44:	011b      	lsls	r3, r3, #4
 8001f46:	4013      	ands	r3, r2
 8001f48:	d014      	beq.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001f4a:	4b38      	ldr	r3, [pc, #224]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4e:	2203      	movs	r2, #3
 8001f50:	4393      	bics	r3, r2
 8001f52:	0019      	movs	r1, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a1a      	ldr	r2, [r3, #32]
 8001f58:	4b34      	ldr	r3, [pc, #208]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a1b      	ldr	r3, [r3, #32]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d106      	bne.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001f66:	4b31      	ldr	r3, [pc, #196]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f68:	68da      	ldr	r2, [r3, #12]
 8001f6a:	4b30      	ldr	r3, [pc, #192]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f6c:	2180      	movs	r1, #128	; 0x80
 8001f6e:	0249      	lsls	r1, r1, #9
 8001f70:	430a      	orrs	r2, r1
 8001f72:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	2380      	movs	r3, #128	; 0x80
 8001f7a:	019b      	lsls	r3, r3, #6
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d014      	beq.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8001f80:	4b2a      	ldr	r3, [pc, #168]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f84:	220c      	movs	r2, #12
 8001f86:	4393      	bics	r3, r2
 8001f88:	0019      	movs	r1, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f8e:	4b27      	ldr	r3, [pc, #156]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f90:	430a      	orrs	r2, r1
 8001f92:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f98:	2b04      	cmp	r3, #4
 8001f9a:	d106      	bne.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001f9c:	4b23      	ldr	r3, [pc, #140]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001f9e:	68da      	ldr	r2, [r3, #12]
 8001fa0:	4b22      	ldr	r3, [pc, #136]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fa2:	2180      	movs	r1, #128	; 0x80
 8001fa4:	0249      	lsls	r1, r1, #9
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	2380      	movs	r3, #128	; 0x80
 8001fb0:	045b      	lsls	r3, r3, #17
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d016      	beq.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fba:	4a22      	ldr	r2, [pc, #136]	; (8002044 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	0019      	movs	r1, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001fc4:	4b19      	ldr	r3, [pc, #100]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001fce:	2380      	movs	r3, #128	; 0x80
 8001fd0:	019b      	lsls	r3, r3, #6
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d106      	bne.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001fd6:	4b15      	ldr	r3, [pc, #84]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fd8:	68da      	ldr	r2, [r3, #12]
 8001fda:	4b14      	ldr	r3, [pc, #80]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001fdc:	2180      	movs	r1, #128	; 0x80
 8001fde:	0449      	lsls	r1, r1, #17
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	2380      	movs	r3, #128	; 0x80
 8001fea:	049b      	lsls	r3, r3, #18
 8001fec:	4013      	ands	r3, r2
 8001fee:	d016      	beq.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001ff0:	4b0e      	ldr	r3, [pc, #56]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff4:	4a10      	ldr	r2, [pc, #64]	; (8002038 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	0019      	movs	r1, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002000:	430a      	orrs	r2, r1
 8002002:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002008:	2380      	movs	r3, #128	; 0x80
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	429a      	cmp	r2, r3
 800200e:	d106      	bne.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002010:	4b06      	ldr	r3, [pc, #24]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002012:	68da      	ldr	r2, [r3, #12]
 8002014:	4b05      	ldr	r3, [pc, #20]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002016:	2180      	movs	r1, #128	; 0x80
 8002018:	0449      	lsls	r1, r1, #17
 800201a:	430a      	orrs	r2, r1
 800201c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800201e:	2312      	movs	r3, #18
 8002020:	18fb      	adds	r3, r7, r3
 8002022:	781b      	ldrb	r3, [r3, #0]
}
 8002024:	0018      	movs	r0, r3
 8002026:	46bd      	mov	sp, r7
 8002028:	b006      	add	sp, #24
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40021000 	.word	0x40021000
 8002030:	efffffff 	.word	0xefffffff
 8002034:	fffff3ff 	.word	0xfffff3ff
 8002038:	fffffcff 	.word	0xfffffcff
 800203c:	fff3ffff 	.word	0xfff3ffff
 8002040:	ffcfffff 	.word	0xffcfffff
 8002044:	ffffcfff 	.word	0xffffcfff
 8002048:	ffff3fff 	.word	0xffff3fff
 800204c:	ffbfffff 	.word	0xffbfffff
 8002050:	feffffff 	.word	0xfeffffff

08002054 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e04a      	b.n	80020fc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	223d      	movs	r2, #61	; 0x3d
 800206a:	5c9b      	ldrb	r3, [r3, r2]
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d107      	bne.n	8002082 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	223c      	movs	r2, #60	; 0x3c
 8002076:	2100      	movs	r1, #0
 8002078:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	0018      	movs	r0, r3
 800207e:	f000 f841 	bl	8002104 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	223d      	movs	r2, #61	; 0x3d
 8002086:	2102      	movs	r1, #2
 8002088:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3304      	adds	r3, #4
 8002092:	0019      	movs	r1, r3
 8002094:	0010      	movs	r0, r2
 8002096:	f000 f9c7 	bl	8002428 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2248      	movs	r2, #72	; 0x48
 800209e:	2101      	movs	r1, #1
 80020a0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	223e      	movs	r2, #62	; 0x3e
 80020a6:	2101      	movs	r1, #1
 80020a8:	5499      	strb	r1, [r3, r2]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	223f      	movs	r2, #63	; 0x3f
 80020ae:	2101      	movs	r1, #1
 80020b0:	5499      	strb	r1, [r3, r2]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2240      	movs	r2, #64	; 0x40
 80020b6:	2101      	movs	r1, #1
 80020b8:	5499      	strb	r1, [r3, r2]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2241      	movs	r2, #65	; 0x41
 80020be:	2101      	movs	r1, #1
 80020c0:	5499      	strb	r1, [r3, r2]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2242      	movs	r2, #66	; 0x42
 80020c6:	2101      	movs	r1, #1
 80020c8:	5499      	strb	r1, [r3, r2]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2243      	movs	r2, #67	; 0x43
 80020ce:	2101      	movs	r1, #1
 80020d0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2244      	movs	r2, #68	; 0x44
 80020d6:	2101      	movs	r1, #1
 80020d8:	5499      	strb	r1, [r3, r2]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2245      	movs	r2, #69	; 0x45
 80020de:	2101      	movs	r1, #1
 80020e0:	5499      	strb	r1, [r3, r2]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2246      	movs	r2, #70	; 0x46
 80020e6:	2101      	movs	r1, #1
 80020e8:	5499      	strb	r1, [r3, r2]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2247      	movs	r2, #71	; 0x47
 80020ee:	2101      	movs	r1, #1
 80020f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	223d      	movs	r2, #61	; 0x3d
 80020f6:	2101      	movs	r1, #1
 80020f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	0018      	movs	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	b002      	add	sp, #8
 8002102:	bd80      	pop	{r7, pc}

08002104 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800210c:	46c0      	nop			; (mov r8, r8)
 800210e:	46bd      	mov	sp, r7
 8002110:	b002      	add	sp, #8
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	223d      	movs	r2, #61	; 0x3d
 8002120:	5c9b      	ldrb	r3, [r3, r2]
 8002122:	b2db      	uxtb	r3, r3
 8002124:	2b01      	cmp	r3, #1
 8002126:	d001      	beq.n	800212c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e047      	b.n	80021bc <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	223d      	movs	r2, #61	; 0x3d
 8002130:	2102      	movs	r1, #2
 8002132:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68da      	ldr	r2, [r3, #12]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2101      	movs	r1, #1
 8002140:	430a      	orrs	r2, r1
 8002142:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a1e      	ldr	r2, [pc, #120]	; (80021c4 <HAL_TIM_Base_Start_IT+0xb0>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d014      	beq.n	8002178 <HAL_TIM_Base_Start_IT+0x64>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	2380      	movs	r3, #128	; 0x80
 8002154:	05db      	lsls	r3, r3, #23
 8002156:	429a      	cmp	r2, r3
 8002158:	d00e      	beq.n	8002178 <HAL_TIM_Base_Start_IT+0x64>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a1a      	ldr	r2, [pc, #104]	; (80021c8 <HAL_TIM_Base_Start_IT+0xb4>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d009      	beq.n	8002178 <HAL_TIM_Base_Start_IT+0x64>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a18      	ldr	r2, [pc, #96]	; (80021cc <HAL_TIM_Base_Start_IT+0xb8>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d004      	beq.n	8002178 <HAL_TIM_Base_Start_IT+0x64>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a17      	ldr	r2, [pc, #92]	; (80021d0 <HAL_TIM_Base_Start_IT+0xbc>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d116      	bne.n	80021a6 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	4a15      	ldr	r2, [pc, #84]	; (80021d4 <HAL_TIM_Base_Start_IT+0xc0>)
 8002180:	4013      	ands	r3, r2
 8002182:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2b06      	cmp	r3, #6
 8002188:	d016      	beq.n	80021b8 <HAL_TIM_Base_Start_IT+0xa4>
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	2380      	movs	r3, #128	; 0x80
 800218e:	025b      	lsls	r3, r3, #9
 8002190:	429a      	cmp	r2, r3
 8002192:	d011      	beq.n	80021b8 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2101      	movs	r1, #1
 80021a0:	430a      	orrs	r2, r1
 80021a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021a4:	e008      	b.n	80021b8 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2101      	movs	r1, #1
 80021b2:	430a      	orrs	r2, r1
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	e000      	b.n	80021ba <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021b8:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	0018      	movs	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	b004      	add	sp, #16
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40012c00 	.word	0x40012c00
 80021c8:	40000400 	.word	0x40000400
 80021cc:	40000800 	.word	0x40000800
 80021d0:	40014000 	.word	0x40014000
 80021d4:	00010007 	.word	0x00010007

080021d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	2202      	movs	r2, #2
 80021f4:	4013      	ands	r3, r2
 80021f6:	d021      	beq.n	800223c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2202      	movs	r2, #2
 80021fc:	4013      	ands	r3, r2
 80021fe:	d01d      	beq.n	800223c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2203      	movs	r2, #3
 8002206:	4252      	negs	r2, r2
 8002208:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2201      	movs	r2, #1
 800220e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	2203      	movs	r2, #3
 8002218:	4013      	ands	r3, r2
 800221a:	d004      	beq.n	8002226 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	0018      	movs	r0, r3
 8002220:	f000 f8ea 	bl	80023f8 <HAL_TIM_IC_CaptureCallback>
 8002224:	e007      	b.n	8002236 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	0018      	movs	r0, r3
 800222a:	f000 f8dd 	bl	80023e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	0018      	movs	r0, r3
 8002232:	f000 f8e9 	bl	8002408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	2204      	movs	r2, #4
 8002240:	4013      	ands	r3, r2
 8002242:	d022      	beq.n	800228a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2204      	movs	r2, #4
 8002248:	4013      	ands	r3, r2
 800224a:	d01e      	beq.n	800228a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2205      	movs	r2, #5
 8002252:	4252      	negs	r2, r2
 8002254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2202      	movs	r2, #2
 800225a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	699a      	ldr	r2, [r3, #24]
 8002262:	23c0      	movs	r3, #192	; 0xc0
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4013      	ands	r3, r2
 8002268:	d004      	beq.n	8002274 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	0018      	movs	r0, r3
 800226e:	f000 f8c3 	bl	80023f8 <HAL_TIM_IC_CaptureCallback>
 8002272:	e007      	b.n	8002284 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	0018      	movs	r0, r3
 8002278:	f000 f8b6 	bl	80023e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	0018      	movs	r0, r3
 8002280:	f000 f8c2 	bl	8002408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	2208      	movs	r2, #8
 800228e:	4013      	ands	r3, r2
 8002290:	d021      	beq.n	80022d6 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2208      	movs	r2, #8
 8002296:	4013      	ands	r3, r2
 8002298:	d01d      	beq.n	80022d6 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2209      	movs	r2, #9
 80022a0:	4252      	negs	r2, r2
 80022a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2204      	movs	r2, #4
 80022a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	69db      	ldr	r3, [r3, #28]
 80022b0:	2203      	movs	r2, #3
 80022b2:	4013      	ands	r3, r2
 80022b4:	d004      	beq.n	80022c0 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	0018      	movs	r0, r3
 80022ba:	f000 f89d 	bl	80023f8 <HAL_TIM_IC_CaptureCallback>
 80022be:	e007      	b.n	80022d0 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	0018      	movs	r0, r3
 80022c4:	f000 f890 	bl	80023e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	0018      	movs	r0, r3
 80022cc:	f000 f89c 	bl	8002408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	2210      	movs	r2, #16
 80022da:	4013      	ands	r3, r2
 80022dc:	d022      	beq.n	8002324 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2210      	movs	r2, #16
 80022e2:	4013      	ands	r3, r2
 80022e4:	d01e      	beq.n	8002324 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2211      	movs	r2, #17
 80022ec:	4252      	negs	r2, r2
 80022ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2208      	movs	r2, #8
 80022f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	69da      	ldr	r2, [r3, #28]
 80022fc:	23c0      	movs	r3, #192	; 0xc0
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	4013      	ands	r3, r2
 8002302:	d004      	beq.n	800230e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	0018      	movs	r0, r3
 8002308:	f000 f876 	bl	80023f8 <HAL_TIM_IC_CaptureCallback>
 800230c:	e007      	b.n	800231e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	0018      	movs	r0, r3
 8002312:	f000 f869 	bl	80023e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	0018      	movs	r0, r3
 800231a:	f000 f875 	bl	8002408 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2201      	movs	r2, #1
 8002328:	4013      	ands	r3, r2
 800232a:	d00c      	beq.n	8002346 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2201      	movs	r2, #1
 8002330:	4013      	ands	r3, r2
 8002332:	d008      	beq.n	8002346 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2202      	movs	r2, #2
 800233a:	4252      	negs	r2, r2
 800233c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	0018      	movs	r0, r3
 8002342:	f7fe fad3 	bl	80008ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	2280      	movs	r2, #128	; 0x80
 800234a:	4013      	ands	r3, r2
 800234c:	d104      	bne.n	8002358 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800234e:	68ba      	ldr	r2, [r7, #8]
 8002350:	2380      	movs	r3, #128	; 0x80
 8002352:	019b      	lsls	r3, r3, #6
 8002354:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002356:	d00b      	beq.n	8002370 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2280      	movs	r2, #128	; 0x80
 800235c:	4013      	ands	r3, r2
 800235e:	d007      	beq.n	8002370 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a1e      	ldr	r2, [pc, #120]	; (80023e0 <HAL_TIM_IRQHandler+0x208>)
 8002366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	0018      	movs	r0, r3
 800236c:	f000 f8fc 	bl	8002568 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002370:	68ba      	ldr	r2, [r7, #8]
 8002372:	2380      	movs	r3, #128	; 0x80
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	4013      	ands	r3, r2
 8002378:	d00b      	beq.n	8002392 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2280      	movs	r2, #128	; 0x80
 800237e:	4013      	ands	r3, r2
 8002380:	d007      	beq.n	8002392 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a17      	ldr	r2, [pc, #92]	; (80023e4 <HAL_TIM_IRQHandler+0x20c>)
 8002388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	0018      	movs	r0, r3
 800238e:	f000 f8f3 	bl	8002578 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	2240      	movs	r2, #64	; 0x40
 8002396:	4013      	ands	r3, r2
 8002398:	d00c      	beq.n	80023b4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2240      	movs	r2, #64	; 0x40
 800239e:	4013      	ands	r3, r2
 80023a0:	d008      	beq.n	80023b4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2241      	movs	r2, #65	; 0x41
 80023a8:	4252      	negs	r2, r2
 80023aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	0018      	movs	r0, r3
 80023b0:	f000 f832 	bl	8002418 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2220      	movs	r2, #32
 80023b8:	4013      	ands	r3, r2
 80023ba:	d00c      	beq.n	80023d6 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2220      	movs	r2, #32
 80023c0:	4013      	ands	r3, r2
 80023c2:	d008      	beq.n	80023d6 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2221      	movs	r2, #33	; 0x21
 80023ca:	4252      	negs	r2, r2
 80023cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	0018      	movs	r0, r3
 80023d2:	f000 f8c1 	bl	8002558 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80023d6:	46c0      	nop			; (mov r8, r8)
 80023d8:	46bd      	mov	sp, r7
 80023da:	b004      	add	sp, #16
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	46c0      	nop			; (mov r8, r8)
 80023e0:	ffffdf7f 	.word	0xffffdf7f
 80023e4:	fffffeff 	.word	0xfffffeff

080023e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023f0:	46c0      	nop			; (mov r8, r8)
 80023f2:	46bd      	mov	sp, r7
 80023f4:	b002      	add	sp, #8
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002400:	46c0      	nop			; (mov r8, r8)
 8002402:	46bd      	mov	sp, r7
 8002404:	b002      	add	sp, #8
 8002406:	bd80      	pop	{r7, pc}

08002408 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002410:	46c0      	nop			; (mov r8, r8)
 8002412:	46bd      	mov	sp, r7
 8002414:	b002      	add	sp, #8
 8002416:	bd80      	pop	{r7, pc}

08002418 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002420:	46c0      	nop			; (mov r8, r8)
 8002422:	46bd      	mov	sp, r7
 8002424:	b002      	add	sp, #8
 8002426:	bd80      	pop	{r7, pc}

08002428 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a3f      	ldr	r2, [pc, #252]	; (8002538 <TIM_Base_SetConfig+0x110>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d00c      	beq.n	800245a <TIM_Base_SetConfig+0x32>
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	2380      	movs	r3, #128	; 0x80
 8002444:	05db      	lsls	r3, r3, #23
 8002446:	429a      	cmp	r2, r3
 8002448:	d007      	beq.n	800245a <TIM_Base_SetConfig+0x32>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a3b      	ldr	r2, [pc, #236]	; (800253c <TIM_Base_SetConfig+0x114>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d003      	beq.n	800245a <TIM_Base_SetConfig+0x32>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a3a      	ldr	r2, [pc, #232]	; (8002540 <TIM_Base_SetConfig+0x118>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d108      	bne.n	800246c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2270      	movs	r2, #112	; 0x70
 800245e:	4393      	bics	r3, r2
 8002460:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	4313      	orrs	r3, r2
 800246a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a32      	ldr	r2, [pc, #200]	; (8002538 <TIM_Base_SetConfig+0x110>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d01c      	beq.n	80024ae <TIM_Base_SetConfig+0x86>
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	2380      	movs	r3, #128	; 0x80
 8002478:	05db      	lsls	r3, r3, #23
 800247a:	429a      	cmp	r2, r3
 800247c:	d017      	beq.n	80024ae <TIM_Base_SetConfig+0x86>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a2e      	ldr	r2, [pc, #184]	; (800253c <TIM_Base_SetConfig+0x114>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d013      	beq.n	80024ae <TIM_Base_SetConfig+0x86>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a2d      	ldr	r2, [pc, #180]	; (8002540 <TIM_Base_SetConfig+0x118>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d00f      	beq.n	80024ae <TIM_Base_SetConfig+0x86>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a2c      	ldr	r2, [pc, #176]	; (8002544 <TIM_Base_SetConfig+0x11c>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d00b      	beq.n	80024ae <TIM_Base_SetConfig+0x86>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a2b      	ldr	r2, [pc, #172]	; (8002548 <TIM_Base_SetConfig+0x120>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d007      	beq.n	80024ae <TIM_Base_SetConfig+0x86>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a2a      	ldr	r2, [pc, #168]	; (800254c <TIM_Base_SetConfig+0x124>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d003      	beq.n	80024ae <TIM_Base_SetConfig+0x86>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a29      	ldr	r2, [pc, #164]	; (8002550 <TIM_Base_SetConfig+0x128>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d108      	bne.n	80024c0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	4a28      	ldr	r2, [pc, #160]	; (8002554 <TIM_Base_SetConfig+0x12c>)
 80024b2:	4013      	ands	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	4313      	orrs	r3, r2
 80024be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2280      	movs	r2, #128	; 0x80
 80024c4:	4393      	bics	r3, r2
 80024c6:	001a      	movs	r2, r3
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	695b      	ldr	r3, [r3, #20]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a13      	ldr	r2, [pc, #76]	; (8002538 <TIM_Base_SetConfig+0x110>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d00b      	beq.n	8002506 <TIM_Base_SetConfig+0xde>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a15      	ldr	r2, [pc, #84]	; (8002548 <TIM_Base_SetConfig+0x120>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d007      	beq.n	8002506 <TIM_Base_SetConfig+0xde>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <TIM_Base_SetConfig+0x124>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d003      	beq.n	8002506 <TIM_Base_SetConfig+0xde>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a13      	ldr	r2, [pc, #76]	; (8002550 <TIM_Base_SetConfig+0x128>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d103      	bne.n	800250e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	691a      	ldr	r2, [r3, #16]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2201      	movs	r2, #1
 8002512:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	2201      	movs	r2, #1
 800251a:	4013      	ands	r3, r2
 800251c:	2b01      	cmp	r3, #1
 800251e:	d106      	bne.n	800252e <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	2201      	movs	r2, #1
 8002526:	4393      	bics	r3, r2
 8002528:	001a      	movs	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	611a      	str	r2, [r3, #16]
  }
}
 800252e:	46c0      	nop			; (mov r8, r8)
 8002530:	46bd      	mov	sp, r7
 8002532:	b004      	add	sp, #16
 8002534:	bd80      	pop	{r7, pc}
 8002536:	46c0      	nop			; (mov r8, r8)
 8002538:	40012c00 	.word	0x40012c00
 800253c:	40000400 	.word	0x40000400
 8002540:	40000800 	.word	0x40000800
 8002544:	40002000 	.word	0x40002000
 8002548:	40014000 	.word	0x40014000
 800254c:	40014400 	.word	0x40014400
 8002550:	40014800 	.word	0x40014800
 8002554:	fffffcff 	.word	0xfffffcff

08002558 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002560:	46c0      	nop			; (mov r8, r8)
 8002562:	46bd      	mov	sp, r7
 8002564:	b002      	add	sp, #8
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002570:	46c0      	nop			; (mov r8, r8)
 8002572:	46bd      	mov	sp, r7
 8002574:	b002      	add	sp, #8
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002580:	46c0      	nop			; (mov r8, r8)
 8002582:	46bd      	mov	sp, r7
 8002584:	b002      	add	sp, #8
 8002586:	bd80      	pop	{r7, pc}

08002588 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e046      	b.n	8002628 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2288      	movs	r2, #136	; 0x88
 800259e:	589b      	ldr	r3, [r3, r2]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d107      	bne.n	80025b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2284      	movs	r2, #132	; 0x84
 80025a8:	2100      	movs	r1, #0
 80025aa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	0018      	movs	r0, r3
 80025b0:	f7fe f9de 	bl	8000970 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2288      	movs	r2, #136	; 0x88
 80025b8:	2124      	movs	r1, #36	; 0x24
 80025ba:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2101      	movs	r1, #1
 80025c8:	438a      	bics	r2, r1
 80025ca:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d003      	beq.n	80025dc <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	0018      	movs	r0, r3
 80025d8:	f000 fb82 	bl	8002ce0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	0018      	movs	r0, r3
 80025e0:	f000 f828 	bl	8002634 <UART_SetConfig>
 80025e4:	0003      	movs	r3, r0
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d101      	bne.n	80025ee <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e01c      	b.n	8002628 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	490d      	ldr	r1, [pc, #52]	; (8002630 <HAL_UART_Init+0xa8>)
 80025fa:	400a      	ands	r2, r1
 80025fc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	212a      	movs	r1, #42	; 0x2a
 800260a:	438a      	bics	r2, r1
 800260c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2101      	movs	r1, #1
 800261a:	430a      	orrs	r2, r1
 800261c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	0018      	movs	r0, r3
 8002622:	f000 fc11 	bl	8002e48 <UART_CheckIdleState>
 8002626:	0003      	movs	r3, r0
}
 8002628:	0018      	movs	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	b002      	add	sp, #8
 800262e:	bd80      	pop	{r7, pc}
 8002630:	ffffb7ff 	.word	0xffffb7ff

08002634 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002634:	b5b0      	push	{r4, r5, r7, lr}
 8002636:	b090      	sub	sp, #64	; 0x40
 8002638:	af00      	add	r7, sp, #0
 800263a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800263c:	231a      	movs	r3, #26
 800263e:	2220      	movs	r2, #32
 8002640:	189b      	adds	r3, r3, r2
 8002642:	19db      	adds	r3, r3, r7
 8002644:	2200      	movs	r2, #0
 8002646:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	431a      	orrs	r2, r3
 8002652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	431a      	orrs	r2, r3
 8002658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265a:	69db      	ldr	r3, [r3, #28]
 800265c:	4313      	orrs	r3, r2
 800265e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4ac1      	ldr	r2, [pc, #772]	; (800296c <UART_SetConfig+0x338>)
 8002668:	4013      	ands	r3, r2
 800266a:	0019      	movs	r1, r3
 800266c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002672:	430b      	orrs	r3, r1
 8002674:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	4abc      	ldr	r2, [pc, #752]	; (8002970 <UART_SetConfig+0x33c>)
 800267e:	4013      	ands	r3, r2
 8002680:	0018      	movs	r0, r3
 8002682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002684:	68d9      	ldr	r1, [r3, #12]
 8002686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	0003      	movs	r3, r0
 800268c:	430b      	orrs	r3, r1
 800268e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4ab6      	ldr	r2, [pc, #728]	; (8002974 <UART_SetConfig+0x340>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d009      	beq.n	80026b4 <UART_SetConfig+0x80>
 80026a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4ab4      	ldr	r2, [pc, #720]	; (8002978 <UART_SetConfig+0x344>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d004      	beq.n	80026b4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80026aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80026b0:	4313      	orrs	r3, r2
 80026b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80026b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	4ab0      	ldr	r2, [pc, #704]	; (800297c <UART_SetConfig+0x348>)
 80026bc:	4013      	ands	r3, r2
 80026be:	0019      	movs	r1, r3
 80026c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026c6:	430b      	orrs	r3, r1
 80026c8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d0:	220f      	movs	r2, #15
 80026d2:	4393      	bics	r3, r2
 80026d4:	0018      	movs	r0, r3
 80026d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80026da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	0003      	movs	r3, r0
 80026e0:	430b      	orrs	r3, r1
 80026e2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4aa5      	ldr	r2, [pc, #660]	; (8002980 <UART_SetConfig+0x34c>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d131      	bne.n	8002752 <UART_SetConfig+0x11e>
 80026ee:	4ba5      	ldr	r3, [pc, #660]	; (8002984 <UART_SetConfig+0x350>)
 80026f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f2:	2203      	movs	r2, #3
 80026f4:	4013      	ands	r3, r2
 80026f6:	2b03      	cmp	r3, #3
 80026f8:	d01d      	beq.n	8002736 <UART_SetConfig+0x102>
 80026fa:	d823      	bhi.n	8002744 <UART_SetConfig+0x110>
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d00c      	beq.n	800271a <UART_SetConfig+0xe6>
 8002700:	d820      	bhi.n	8002744 <UART_SetConfig+0x110>
 8002702:	2b00      	cmp	r3, #0
 8002704:	d002      	beq.n	800270c <UART_SetConfig+0xd8>
 8002706:	2b01      	cmp	r3, #1
 8002708:	d00e      	beq.n	8002728 <UART_SetConfig+0xf4>
 800270a:	e01b      	b.n	8002744 <UART_SetConfig+0x110>
 800270c:	231b      	movs	r3, #27
 800270e:	2220      	movs	r2, #32
 8002710:	189b      	adds	r3, r3, r2
 8002712:	19db      	adds	r3, r3, r7
 8002714:	2200      	movs	r2, #0
 8002716:	701a      	strb	r2, [r3, #0]
 8002718:	e154      	b.n	80029c4 <UART_SetConfig+0x390>
 800271a:	231b      	movs	r3, #27
 800271c:	2220      	movs	r2, #32
 800271e:	189b      	adds	r3, r3, r2
 8002720:	19db      	adds	r3, r3, r7
 8002722:	2202      	movs	r2, #2
 8002724:	701a      	strb	r2, [r3, #0]
 8002726:	e14d      	b.n	80029c4 <UART_SetConfig+0x390>
 8002728:	231b      	movs	r3, #27
 800272a:	2220      	movs	r2, #32
 800272c:	189b      	adds	r3, r3, r2
 800272e:	19db      	adds	r3, r3, r7
 8002730:	2204      	movs	r2, #4
 8002732:	701a      	strb	r2, [r3, #0]
 8002734:	e146      	b.n	80029c4 <UART_SetConfig+0x390>
 8002736:	231b      	movs	r3, #27
 8002738:	2220      	movs	r2, #32
 800273a:	189b      	adds	r3, r3, r2
 800273c:	19db      	adds	r3, r3, r7
 800273e:	2208      	movs	r2, #8
 8002740:	701a      	strb	r2, [r3, #0]
 8002742:	e13f      	b.n	80029c4 <UART_SetConfig+0x390>
 8002744:	231b      	movs	r3, #27
 8002746:	2220      	movs	r2, #32
 8002748:	189b      	adds	r3, r3, r2
 800274a:	19db      	adds	r3, r3, r7
 800274c:	2210      	movs	r2, #16
 800274e:	701a      	strb	r2, [r3, #0]
 8002750:	e138      	b.n	80029c4 <UART_SetConfig+0x390>
 8002752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a8c      	ldr	r2, [pc, #560]	; (8002988 <UART_SetConfig+0x354>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d131      	bne.n	80027c0 <UART_SetConfig+0x18c>
 800275c:	4b89      	ldr	r3, [pc, #548]	; (8002984 <UART_SetConfig+0x350>)
 800275e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002760:	220c      	movs	r2, #12
 8002762:	4013      	ands	r3, r2
 8002764:	2b0c      	cmp	r3, #12
 8002766:	d01d      	beq.n	80027a4 <UART_SetConfig+0x170>
 8002768:	d823      	bhi.n	80027b2 <UART_SetConfig+0x17e>
 800276a:	2b08      	cmp	r3, #8
 800276c:	d00c      	beq.n	8002788 <UART_SetConfig+0x154>
 800276e:	d820      	bhi.n	80027b2 <UART_SetConfig+0x17e>
 8002770:	2b00      	cmp	r3, #0
 8002772:	d002      	beq.n	800277a <UART_SetConfig+0x146>
 8002774:	2b04      	cmp	r3, #4
 8002776:	d00e      	beq.n	8002796 <UART_SetConfig+0x162>
 8002778:	e01b      	b.n	80027b2 <UART_SetConfig+0x17e>
 800277a:	231b      	movs	r3, #27
 800277c:	2220      	movs	r2, #32
 800277e:	189b      	adds	r3, r3, r2
 8002780:	19db      	adds	r3, r3, r7
 8002782:	2200      	movs	r2, #0
 8002784:	701a      	strb	r2, [r3, #0]
 8002786:	e11d      	b.n	80029c4 <UART_SetConfig+0x390>
 8002788:	231b      	movs	r3, #27
 800278a:	2220      	movs	r2, #32
 800278c:	189b      	adds	r3, r3, r2
 800278e:	19db      	adds	r3, r3, r7
 8002790:	2202      	movs	r2, #2
 8002792:	701a      	strb	r2, [r3, #0]
 8002794:	e116      	b.n	80029c4 <UART_SetConfig+0x390>
 8002796:	231b      	movs	r3, #27
 8002798:	2220      	movs	r2, #32
 800279a:	189b      	adds	r3, r3, r2
 800279c:	19db      	adds	r3, r3, r7
 800279e:	2204      	movs	r2, #4
 80027a0:	701a      	strb	r2, [r3, #0]
 80027a2:	e10f      	b.n	80029c4 <UART_SetConfig+0x390>
 80027a4:	231b      	movs	r3, #27
 80027a6:	2220      	movs	r2, #32
 80027a8:	189b      	adds	r3, r3, r2
 80027aa:	19db      	adds	r3, r3, r7
 80027ac:	2208      	movs	r2, #8
 80027ae:	701a      	strb	r2, [r3, #0]
 80027b0:	e108      	b.n	80029c4 <UART_SetConfig+0x390>
 80027b2:	231b      	movs	r3, #27
 80027b4:	2220      	movs	r2, #32
 80027b6:	189b      	adds	r3, r3, r2
 80027b8:	19db      	adds	r3, r3, r7
 80027ba:	2210      	movs	r2, #16
 80027bc:	701a      	strb	r2, [r3, #0]
 80027be:	e101      	b.n	80029c4 <UART_SetConfig+0x390>
 80027c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a71      	ldr	r2, [pc, #452]	; (800298c <UART_SetConfig+0x358>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d131      	bne.n	800282e <UART_SetConfig+0x1fa>
 80027ca:	4b6e      	ldr	r3, [pc, #440]	; (8002984 <UART_SetConfig+0x350>)
 80027cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ce:	2230      	movs	r2, #48	; 0x30
 80027d0:	4013      	ands	r3, r2
 80027d2:	2b30      	cmp	r3, #48	; 0x30
 80027d4:	d01d      	beq.n	8002812 <UART_SetConfig+0x1de>
 80027d6:	d823      	bhi.n	8002820 <UART_SetConfig+0x1ec>
 80027d8:	2b20      	cmp	r3, #32
 80027da:	d00c      	beq.n	80027f6 <UART_SetConfig+0x1c2>
 80027dc:	d820      	bhi.n	8002820 <UART_SetConfig+0x1ec>
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d002      	beq.n	80027e8 <UART_SetConfig+0x1b4>
 80027e2:	2b10      	cmp	r3, #16
 80027e4:	d00e      	beq.n	8002804 <UART_SetConfig+0x1d0>
 80027e6:	e01b      	b.n	8002820 <UART_SetConfig+0x1ec>
 80027e8:	231b      	movs	r3, #27
 80027ea:	2220      	movs	r2, #32
 80027ec:	189b      	adds	r3, r3, r2
 80027ee:	19db      	adds	r3, r3, r7
 80027f0:	2200      	movs	r2, #0
 80027f2:	701a      	strb	r2, [r3, #0]
 80027f4:	e0e6      	b.n	80029c4 <UART_SetConfig+0x390>
 80027f6:	231b      	movs	r3, #27
 80027f8:	2220      	movs	r2, #32
 80027fa:	189b      	adds	r3, r3, r2
 80027fc:	19db      	adds	r3, r3, r7
 80027fe:	2202      	movs	r2, #2
 8002800:	701a      	strb	r2, [r3, #0]
 8002802:	e0df      	b.n	80029c4 <UART_SetConfig+0x390>
 8002804:	231b      	movs	r3, #27
 8002806:	2220      	movs	r2, #32
 8002808:	189b      	adds	r3, r3, r2
 800280a:	19db      	adds	r3, r3, r7
 800280c:	2204      	movs	r2, #4
 800280e:	701a      	strb	r2, [r3, #0]
 8002810:	e0d8      	b.n	80029c4 <UART_SetConfig+0x390>
 8002812:	231b      	movs	r3, #27
 8002814:	2220      	movs	r2, #32
 8002816:	189b      	adds	r3, r3, r2
 8002818:	19db      	adds	r3, r3, r7
 800281a:	2208      	movs	r2, #8
 800281c:	701a      	strb	r2, [r3, #0]
 800281e:	e0d1      	b.n	80029c4 <UART_SetConfig+0x390>
 8002820:	231b      	movs	r3, #27
 8002822:	2220      	movs	r2, #32
 8002824:	189b      	adds	r3, r3, r2
 8002826:	19db      	adds	r3, r3, r7
 8002828:	2210      	movs	r2, #16
 800282a:	701a      	strb	r2, [r3, #0]
 800282c:	e0ca      	b.n	80029c4 <UART_SetConfig+0x390>
 800282e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a57      	ldr	r2, [pc, #348]	; (8002990 <UART_SetConfig+0x35c>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d106      	bne.n	8002846 <UART_SetConfig+0x212>
 8002838:	231b      	movs	r3, #27
 800283a:	2220      	movs	r2, #32
 800283c:	189b      	adds	r3, r3, r2
 800283e:	19db      	adds	r3, r3, r7
 8002840:	2200      	movs	r2, #0
 8002842:	701a      	strb	r2, [r3, #0]
 8002844:	e0be      	b.n	80029c4 <UART_SetConfig+0x390>
 8002846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a52      	ldr	r2, [pc, #328]	; (8002994 <UART_SetConfig+0x360>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d106      	bne.n	800285e <UART_SetConfig+0x22a>
 8002850:	231b      	movs	r3, #27
 8002852:	2220      	movs	r2, #32
 8002854:	189b      	adds	r3, r3, r2
 8002856:	19db      	adds	r3, r3, r7
 8002858:	2200      	movs	r2, #0
 800285a:	701a      	strb	r2, [r3, #0]
 800285c:	e0b2      	b.n	80029c4 <UART_SetConfig+0x390>
 800285e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a4d      	ldr	r2, [pc, #308]	; (8002998 <UART_SetConfig+0x364>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d106      	bne.n	8002876 <UART_SetConfig+0x242>
 8002868:	231b      	movs	r3, #27
 800286a:	2220      	movs	r2, #32
 800286c:	189b      	adds	r3, r3, r2
 800286e:	19db      	adds	r3, r3, r7
 8002870:	2200      	movs	r2, #0
 8002872:	701a      	strb	r2, [r3, #0]
 8002874:	e0a6      	b.n	80029c4 <UART_SetConfig+0x390>
 8002876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a3e      	ldr	r2, [pc, #248]	; (8002974 <UART_SetConfig+0x340>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d13e      	bne.n	80028fe <UART_SetConfig+0x2ca>
 8002880:	4b40      	ldr	r3, [pc, #256]	; (8002984 <UART_SetConfig+0x350>)
 8002882:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002884:	23c0      	movs	r3, #192	; 0xc0
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	4013      	ands	r3, r2
 800288a:	22c0      	movs	r2, #192	; 0xc0
 800288c:	0112      	lsls	r2, r2, #4
 800288e:	4293      	cmp	r3, r2
 8002890:	d027      	beq.n	80028e2 <UART_SetConfig+0x2ae>
 8002892:	22c0      	movs	r2, #192	; 0xc0
 8002894:	0112      	lsls	r2, r2, #4
 8002896:	4293      	cmp	r3, r2
 8002898:	d82a      	bhi.n	80028f0 <UART_SetConfig+0x2bc>
 800289a:	2280      	movs	r2, #128	; 0x80
 800289c:	0112      	lsls	r2, r2, #4
 800289e:	4293      	cmp	r3, r2
 80028a0:	d011      	beq.n	80028c6 <UART_SetConfig+0x292>
 80028a2:	2280      	movs	r2, #128	; 0x80
 80028a4:	0112      	lsls	r2, r2, #4
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d822      	bhi.n	80028f0 <UART_SetConfig+0x2bc>
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d004      	beq.n	80028b8 <UART_SetConfig+0x284>
 80028ae:	2280      	movs	r2, #128	; 0x80
 80028b0:	00d2      	lsls	r2, r2, #3
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d00e      	beq.n	80028d4 <UART_SetConfig+0x2a0>
 80028b6:	e01b      	b.n	80028f0 <UART_SetConfig+0x2bc>
 80028b8:	231b      	movs	r3, #27
 80028ba:	2220      	movs	r2, #32
 80028bc:	189b      	adds	r3, r3, r2
 80028be:	19db      	adds	r3, r3, r7
 80028c0:	2200      	movs	r2, #0
 80028c2:	701a      	strb	r2, [r3, #0]
 80028c4:	e07e      	b.n	80029c4 <UART_SetConfig+0x390>
 80028c6:	231b      	movs	r3, #27
 80028c8:	2220      	movs	r2, #32
 80028ca:	189b      	adds	r3, r3, r2
 80028cc:	19db      	adds	r3, r3, r7
 80028ce:	2202      	movs	r2, #2
 80028d0:	701a      	strb	r2, [r3, #0]
 80028d2:	e077      	b.n	80029c4 <UART_SetConfig+0x390>
 80028d4:	231b      	movs	r3, #27
 80028d6:	2220      	movs	r2, #32
 80028d8:	189b      	adds	r3, r3, r2
 80028da:	19db      	adds	r3, r3, r7
 80028dc:	2204      	movs	r2, #4
 80028de:	701a      	strb	r2, [r3, #0]
 80028e0:	e070      	b.n	80029c4 <UART_SetConfig+0x390>
 80028e2:	231b      	movs	r3, #27
 80028e4:	2220      	movs	r2, #32
 80028e6:	189b      	adds	r3, r3, r2
 80028e8:	19db      	adds	r3, r3, r7
 80028ea:	2208      	movs	r2, #8
 80028ec:	701a      	strb	r2, [r3, #0]
 80028ee:	e069      	b.n	80029c4 <UART_SetConfig+0x390>
 80028f0:	231b      	movs	r3, #27
 80028f2:	2220      	movs	r2, #32
 80028f4:	189b      	adds	r3, r3, r2
 80028f6:	19db      	adds	r3, r3, r7
 80028f8:	2210      	movs	r2, #16
 80028fa:	701a      	strb	r2, [r3, #0]
 80028fc:	e062      	b.n	80029c4 <UART_SetConfig+0x390>
 80028fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a1d      	ldr	r2, [pc, #116]	; (8002978 <UART_SetConfig+0x344>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d157      	bne.n	80029b8 <UART_SetConfig+0x384>
 8002908:	4b1e      	ldr	r3, [pc, #120]	; (8002984 <UART_SetConfig+0x350>)
 800290a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800290c:	23c0      	movs	r3, #192	; 0xc0
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	4013      	ands	r3, r2
 8002912:	22c0      	movs	r2, #192	; 0xc0
 8002914:	0092      	lsls	r2, r2, #2
 8002916:	4293      	cmp	r3, r2
 8002918:	d040      	beq.n	800299c <UART_SetConfig+0x368>
 800291a:	22c0      	movs	r2, #192	; 0xc0
 800291c:	0092      	lsls	r2, r2, #2
 800291e:	4293      	cmp	r3, r2
 8002920:	d843      	bhi.n	80029aa <UART_SetConfig+0x376>
 8002922:	2280      	movs	r2, #128	; 0x80
 8002924:	0092      	lsls	r2, r2, #2
 8002926:	4293      	cmp	r3, r2
 8002928:	d011      	beq.n	800294e <UART_SetConfig+0x31a>
 800292a:	2280      	movs	r2, #128	; 0x80
 800292c:	0092      	lsls	r2, r2, #2
 800292e:	4293      	cmp	r3, r2
 8002930:	d83b      	bhi.n	80029aa <UART_SetConfig+0x376>
 8002932:	2b00      	cmp	r3, #0
 8002934:	d004      	beq.n	8002940 <UART_SetConfig+0x30c>
 8002936:	2280      	movs	r2, #128	; 0x80
 8002938:	0052      	lsls	r2, r2, #1
 800293a:	4293      	cmp	r3, r2
 800293c:	d00e      	beq.n	800295c <UART_SetConfig+0x328>
 800293e:	e034      	b.n	80029aa <UART_SetConfig+0x376>
 8002940:	231b      	movs	r3, #27
 8002942:	2220      	movs	r2, #32
 8002944:	189b      	adds	r3, r3, r2
 8002946:	19db      	adds	r3, r3, r7
 8002948:	2200      	movs	r2, #0
 800294a:	701a      	strb	r2, [r3, #0]
 800294c:	e03a      	b.n	80029c4 <UART_SetConfig+0x390>
 800294e:	231b      	movs	r3, #27
 8002950:	2220      	movs	r2, #32
 8002952:	189b      	adds	r3, r3, r2
 8002954:	19db      	adds	r3, r3, r7
 8002956:	2202      	movs	r2, #2
 8002958:	701a      	strb	r2, [r3, #0]
 800295a:	e033      	b.n	80029c4 <UART_SetConfig+0x390>
 800295c:	231b      	movs	r3, #27
 800295e:	2220      	movs	r2, #32
 8002960:	189b      	adds	r3, r3, r2
 8002962:	19db      	adds	r3, r3, r7
 8002964:	2204      	movs	r2, #4
 8002966:	701a      	strb	r2, [r3, #0]
 8002968:	e02c      	b.n	80029c4 <UART_SetConfig+0x390>
 800296a:	46c0      	nop			; (mov r8, r8)
 800296c:	cfff69f3 	.word	0xcfff69f3
 8002970:	ffffcfff 	.word	0xffffcfff
 8002974:	40008000 	.word	0x40008000
 8002978:	40008400 	.word	0x40008400
 800297c:	11fff4ff 	.word	0x11fff4ff
 8002980:	40013800 	.word	0x40013800
 8002984:	40021000 	.word	0x40021000
 8002988:	40004400 	.word	0x40004400
 800298c:	40004800 	.word	0x40004800
 8002990:	40004c00 	.word	0x40004c00
 8002994:	40005000 	.word	0x40005000
 8002998:	40013c00 	.word	0x40013c00
 800299c:	231b      	movs	r3, #27
 800299e:	2220      	movs	r2, #32
 80029a0:	189b      	adds	r3, r3, r2
 80029a2:	19db      	adds	r3, r3, r7
 80029a4:	2208      	movs	r2, #8
 80029a6:	701a      	strb	r2, [r3, #0]
 80029a8:	e00c      	b.n	80029c4 <UART_SetConfig+0x390>
 80029aa:	231b      	movs	r3, #27
 80029ac:	2220      	movs	r2, #32
 80029ae:	189b      	adds	r3, r3, r2
 80029b0:	19db      	adds	r3, r3, r7
 80029b2:	2210      	movs	r2, #16
 80029b4:	701a      	strb	r2, [r3, #0]
 80029b6:	e005      	b.n	80029c4 <UART_SetConfig+0x390>
 80029b8:	231b      	movs	r3, #27
 80029ba:	2220      	movs	r2, #32
 80029bc:	189b      	adds	r3, r3, r2
 80029be:	19db      	adds	r3, r3, r7
 80029c0:	2210      	movs	r2, #16
 80029c2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80029c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4ac1      	ldr	r2, [pc, #772]	; (8002cd0 <UART_SetConfig+0x69c>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d005      	beq.n	80029da <UART_SetConfig+0x3a6>
 80029ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4ac0      	ldr	r2, [pc, #768]	; (8002cd4 <UART_SetConfig+0x6a0>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d000      	beq.n	80029da <UART_SetConfig+0x3a6>
 80029d8:	e093      	b.n	8002b02 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80029da:	231b      	movs	r3, #27
 80029dc:	2220      	movs	r2, #32
 80029de:	189b      	adds	r3, r3, r2
 80029e0:	19db      	adds	r3, r3, r7
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	2b08      	cmp	r3, #8
 80029e6:	d015      	beq.n	8002a14 <UART_SetConfig+0x3e0>
 80029e8:	dc18      	bgt.n	8002a1c <UART_SetConfig+0x3e8>
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	d00d      	beq.n	8002a0a <UART_SetConfig+0x3d6>
 80029ee:	dc15      	bgt.n	8002a1c <UART_SetConfig+0x3e8>
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d002      	beq.n	80029fa <UART_SetConfig+0x3c6>
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d005      	beq.n	8002a04 <UART_SetConfig+0x3d0>
 80029f8:	e010      	b.n	8002a1c <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029fa:	f7ff f8af 	bl	8001b5c <HAL_RCC_GetPCLK1Freq>
 80029fe:	0003      	movs	r3, r0
 8002a00:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002a02:	e014      	b.n	8002a2e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a04:	4bb4      	ldr	r3, [pc, #720]	; (8002cd8 <UART_SetConfig+0x6a4>)
 8002a06:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002a08:	e011      	b.n	8002a2e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a0a:	f7ff f81b 	bl	8001a44 <HAL_RCC_GetSysClockFreq>
 8002a0e:	0003      	movs	r3, r0
 8002a10:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002a12:	e00c      	b.n	8002a2e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a14:	2380      	movs	r3, #128	; 0x80
 8002a16:	021b      	lsls	r3, r3, #8
 8002a18:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002a1a:	e008      	b.n	8002a2e <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002a20:	231a      	movs	r3, #26
 8002a22:	2220      	movs	r2, #32
 8002a24:	189b      	adds	r3, r3, r2
 8002a26:	19db      	adds	r3, r3, r7
 8002a28:	2201      	movs	r2, #1
 8002a2a:	701a      	strb	r2, [r3, #0]
        break;
 8002a2c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002a2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d100      	bne.n	8002a36 <UART_SetConfig+0x402>
 8002a34:	e135      	b.n	8002ca2 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a3a:	4ba8      	ldr	r3, [pc, #672]	; (8002cdc <UART_SetConfig+0x6a8>)
 8002a3c:	0052      	lsls	r2, r2, #1
 8002a3e:	5ad3      	ldrh	r3, [r2, r3]
 8002a40:	0019      	movs	r1, r3
 8002a42:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002a44:	f7fd fb60 	bl	8000108 <__udivsi3>
 8002a48:	0003      	movs	r3, r0
 8002a4a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	0013      	movs	r3, r2
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	189b      	adds	r3, r3, r2
 8002a56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d305      	bcc.n	8002a68 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d906      	bls.n	8002a76 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8002a68:	231a      	movs	r3, #26
 8002a6a:	2220      	movs	r2, #32
 8002a6c:	189b      	adds	r3, r3, r2
 8002a6e:	19db      	adds	r3, r3, r7
 8002a70:	2201      	movs	r2, #1
 8002a72:	701a      	strb	r2, [r3, #0]
 8002a74:	e044      	b.n	8002b00 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a78:	61bb      	str	r3, [r7, #24]
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61fb      	str	r3, [r7, #28]
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a82:	4b96      	ldr	r3, [pc, #600]	; (8002cdc <UART_SetConfig+0x6a8>)
 8002a84:	0052      	lsls	r2, r2, #1
 8002a86:	5ad3      	ldrh	r3, [r2, r3]
 8002a88:	613b      	str	r3, [r7, #16]
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	617b      	str	r3, [r7, #20]
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	69b8      	ldr	r0, [r7, #24]
 8002a94:	69f9      	ldr	r1, [r7, #28]
 8002a96:	f7fd fcad 	bl	80003f4 <__aeabi_uldivmod>
 8002a9a:	0002      	movs	r2, r0
 8002a9c:	000b      	movs	r3, r1
 8002a9e:	0e11      	lsrs	r1, r2, #24
 8002aa0:	021d      	lsls	r5, r3, #8
 8002aa2:	430d      	orrs	r5, r1
 8002aa4:	0214      	lsls	r4, r2, #8
 8002aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	085b      	lsrs	r3, r3, #1
 8002aac:	60bb      	str	r3, [r7, #8]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	68b8      	ldr	r0, [r7, #8]
 8002ab4:	68f9      	ldr	r1, [r7, #12]
 8002ab6:	1900      	adds	r0, r0, r4
 8002ab8:	4169      	adcs	r1, r5
 8002aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	603b      	str	r3, [r7, #0]
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	607b      	str	r3, [r7, #4]
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f7fd fc94 	bl	80003f4 <__aeabi_uldivmod>
 8002acc:	0002      	movs	r2, r0
 8002ace:	000b      	movs	r3, r1
 8002ad0:	0013      	movs	r3, r2
 8002ad2:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002ad4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ad6:	23c0      	movs	r3, #192	; 0xc0
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d309      	bcc.n	8002af2 <UART_SetConfig+0x4be>
 8002ade:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ae0:	2380      	movs	r3, #128	; 0x80
 8002ae2:	035b      	lsls	r3, r3, #13
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d204      	bcs.n	8002af2 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8002ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002aee:	60da      	str	r2, [r3, #12]
 8002af0:	e006      	b.n	8002b00 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8002af2:	231a      	movs	r3, #26
 8002af4:	2220      	movs	r2, #32
 8002af6:	189b      	adds	r3, r3, r2
 8002af8:	19db      	adds	r3, r3, r7
 8002afa:	2201      	movs	r2, #1
 8002afc:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8002afe:	e0d0      	b.n	8002ca2 <UART_SetConfig+0x66e>
 8002b00:	e0cf      	b.n	8002ca2 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b04:	69da      	ldr	r2, [r3, #28]
 8002b06:	2380      	movs	r3, #128	; 0x80
 8002b08:	021b      	lsls	r3, r3, #8
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d000      	beq.n	8002b10 <UART_SetConfig+0x4dc>
 8002b0e:	e070      	b.n	8002bf2 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8002b10:	231b      	movs	r3, #27
 8002b12:	2220      	movs	r2, #32
 8002b14:	189b      	adds	r3, r3, r2
 8002b16:	19db      	adds	r3, r3, r7
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	2b08      	cmp	r3, #8
 8002b1c:	d015      	beq.n	8002b4a <UART_SetConfig+0x516>
 8002b1e:	dc18      	bgt.n	8002b52 <UART_SetConfig+0x51e>
 8002b20:	2b04      	cmp	r3, #4
 8002b22:	d00d      	beq.n	8002b40 <UART_SetConfig+0x50c>
 8002b24:	dc15      	bgt.n	8002b52 <UART_SetConfig+0x51e>
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d002      	beq.n	8002b30 <UART_SetConfig+0x4fc>
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d005      	beq.n	8002b3a <UART_SetConfig+0x506>
 8002b2e:	e010      	b.n	8002b52 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b30:	f7ff f814 	bl	8001b5c <HAL_RCC_GetPCLK1Freq>
 8002b34:	0003      	movs	r3, r0
 8002b36:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002b38:	e014      	b.n	8002b64 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b3a:	4b67      	ldr	r3, [pc, #412]	; (8002cd8 <UART_SetConfig+0x6a4>)
 8002b3c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002b3e:	e011      	b.n	8002b64 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b40:	f7fe ff80 	bl	8001a44 <HAL_RCC_GetSysClockFreq>
 8002b44:	0003      	movs	r3, r0
 8002b46:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002b48:	e00c      	b.n	8002b64 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b4a:	2380      	movs	r3, #128	; 0x80
 8002b4c:	021b      	lsls	r3, r3, #8
 8002b4e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002b50:	e008      	b.n	8002b64 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8002b52:	2300      	movs	r3, #0
 8002b54:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002b56:	231a      	movs	r3, #26
 8002b58:	2220      	movs	r2, #32
 8002b5a:	189b      	adds	r3, r3, r2
 8002b5c:	19db      	adds	r3, r3, r7
 8002b5e:	2201      	movs	r2, #1
 8002b60:	701a      	strb	r2, [r3, #0]
        break;
 8002b62:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d100      	bne.n	8002b6c <UART_SetConfig+0x538>
 8002b6a:	e09a      	b.n	8002ca2 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b70:	4b5a      	ldr	r3, [pc, #360]	; (8002cdc <UART_SetConfig+0x6a8>)
 8002b72:	0052      	lsls	r2, r2, #1
 8002b74:	5ad3      	ldrh	r3, [r2, r3]
 8002b76:	0019      	movs	r1, r3
 8002b78:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002b7a:	f7fd fac5 	bl	8000108 <__udivsi3>
 8002b7e:	0003      	movs	r3, r0
 8002b80:	005a      	lsls	r2, r3, #1
 8002b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	085b      	lsrs	r3, r3, #1
 8002b88:	18d2      	adds	r2, r2, r3
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	0019      	movs	r1, r3
 8002b90:	0010      	movs	r0, r2
 8002b92:	f7fd fab9 	bl	8000108 <__udivsi3>
 8002b96:	0003      	movs	r3, r0
 8002b98:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b9c:	2b0f      	cmp	r3, #15
 8002b9e:	d921      	bls.n	8002be4 <UART_SetConfig+0x5b0>
 8002ba0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ba2:	2380      	movs	r3, #128	; 0x80
 8002ba4:	025b      	lsls	r3, r3, #9
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d21c      	bcs.n	8002be4 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	200e      	movs	r0, #14
 8002bb0:	2420      	movs	r4, #32
 8002bb2:	1903      	adds	r3, r0, r4
 8002bb4:	19db      	adds	r3, r3, r7
 8002bb6:	210f      	movs	r1, #15
 8002bb8:	438a      	bics	r2, r1
 8002bba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bbe:	085b      	lsrs	r3, r3, #1
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	2207      	movs	r2, #7
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	b299      	uxth	r1, r3
 8002bc8:	1903      	adds	r3, r0, r4
 8002bca:	19db      	adds	r3, r3, r7
 8002bcc:	1902      	adds	r2, r0, r4
 8002bce:	19d2      	adds	r2, r2, r7
 8002bd0:	8812      	ldrh	r2, [r2, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	1902      	adds	r2, r0, r4
 8002bdc:	19d2      	adds	r2, r2, r7
 8002bde:	8812      	ldrh	r2, [r2, #0]
 8002be0:	60da      	str	r2, [r3, #12]
 8002be2:	e05e      	b.n	8002ca2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8002be4:	231a      	movs	r3, #26
 8002be6:	2220      	movs	r2, #32
 8002be8:	189b      	adds	r3, r3, r2
 8002bea:	19db      	adds	r3, r3, r7
 8002bec:	2201      	movs	r2, #1
 8002bee:	701a      	strb	r2, [r3, #0]
 8002bf0:	e057      	b.n	8002ca2 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002bf2:	231b      	movs	r3, #27
 8002bf4:	2220      	movs	r2, #32
 8002bf6:	189b      	adds	r3, r3, r2
 8002bf8:	19db      	adds	r3, r3, r7
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	2b08      	cmp	r3, #8
 8002bfe:	d015      	beq.n	8002c2c <UART_SetConfig+0x5f8>
 8002c00:	dc18      	bgt.n	8002c34 <UART_SetConfig+0x600>
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d00d      	beq.n	8002c22 <UART_SetConfig+0x5ee>
 8002c06:	dc15      	bgt.n	8002c34 <UART_SetConfig+0x600>
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d002      	beq.n	8002c12 <UART_SetConfig+0x5de>
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d005      	beq.n	8002c1c <UART_SetConfig+0x5e8>
 8002c10:	e010      	b.n	8002c34 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c12:	f7fe ffa3 	bl	8001b5c <HAL_RCC_GetPCLK1Freq>
 8002c16:	0003      	movs	r3, r0
 8002c18:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002c1a:	e014      	b.n	8002c46 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c1c:	4b2e      	ldr	r3, [pc, #184]	; (8002cd8 <UART_SetConfig+0x6a4>)
 8002c1e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002c20:	e011      	b.n	8002c46 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c22:	f7fe ff0f 	bl	8001a44 <HAL_RCC_GetSysClockFreq>
 8002c26:	0003      	movs	r3, r0
 8002c28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002c2a:	e00c      	b.n	8002c46 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c2c:	2380      	movs	r3, #128	; 0x80
 8002c2e:	021b      	lsls	r3, r3, #8
 8002c30:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002c32:	e008      	b.n	8002c46 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002c38:	231a      	movs	r3, #26
 8002c3a:	2220      	movs	r2, #32
 8002c3c:	189b      	adds	r3, r3, r2
 8002c3e:	19db      	adds	r3, r3, r7
 8002c40:	2201      	movs	r2, #1
 8002c42:	701a      	strb	r2, [r3, #0]
        break;
 8002c44:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d02a      	beq.n	8002ca2 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c50:	4b22      	ldr	r3, [pc, #136]	; (8002cdc <UART_SetConfig+0x6a8>)
 8002c52:	0052      	lsls	r2, r2, #1
 8002c54:	5ad3      	ldrh	r3, [r2, r3]
 8002c56:	0019      	movs	r1, r3
 8002c58:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002c5a:	f7fd fa55 	bl	8000108 <__udivsi3>
 8002c5e:	0003      	movs	r3, r0
 8002c60:	001a      	movs	r2, r3
 8002c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	085b      	lsrs	r3, r3, #1
 8002c68:	18d2      	adds	r2, r2, r3
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	0019      	movs	r1, r3
 8002c70:	0010      	movs	r0, r2
 8002c72:	f7fd fa49 	bl	8000108 <__udivsi3>
 8002c76:	0003      	movs	r3, r0
 8002c78:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c7c:	2b0f      	cmp	r3, #15
 8002c7e:	d90a      	bls.n	8002c96 <UART_SetConfig+0x662>
 8002c80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c82:	2380      	movs	r3, #128	; 0x80
 8002c84:	025b      	lsls	r3, r3, #9
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d205      	bcs.n	8002c96 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	60da      	str	r2, [r3, #12]
 8002c94:	e005      	b.n	8002ca2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8002c96:	231a      	movs	r3, #26
 8002c98:	2220      	movs	r2, #32
 8002c9a:	189b      	adds	r3, r3, r2
 8002c9c:	19db      	adds	r3, r3, r7
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca4:	226a      	movs	r2, #106	; 0x6a
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cac:	2268      	movs	r2, #104	; 0x68
 8002cae:	2101      	movs	r1, #1
 8002cb0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cba:	2200      	movs	r2, #0
 8002cbc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8002cbe:	231a      	movs	r3, #26
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	189b      	adds	r3, r3, r2
 8002cc4:	19db      	adds	r3, r3, r7
 8002cc6:	781b      	ldrb	r3, [r3, #0]
}
 8002cc8:	0018      	movs	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	b010      	add	sp, #64	; 0x40
 8002cce:	bdb0      	pop	{r4, r5, r7, pc}
 8002cd0:	40008000 	.word	0x40008000
 8002cd4:	40008400 	.word	0x40008400
 8002cd8:	00f42400 	.word	0x00f42400
 8002cdc:	08005a30 	.word	0x08005a30

08002ce0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cec:	2208      	movs	r2, #8
 8002cee:	4013      	ands	r3, r2
 8002cf0:	d00b      	beq.n	8002d0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	4a4a      	ldr	r2, [pc, #296]	; (8002e24 <UART_AdvFeatureConfig+0x144>)
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	0019      	movs	r1, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	430a      	orrs	r2, r1
 8002d08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0e:	2201      	movs	r2, #1
 8002d10:	4013      	ands	r3, r2
 8002d12:	d00b      	beq.n	8002d2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	4a43      	ldr	r2, [pc, #268]	; (8002e28 <UART_AdvFeatureConfig+0x148>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	0019      	movs	r1, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d30:	2202      	movs	r2, #2
 8002d32:	4013      	ands	r3, r2
 8002d34:	d00b      	beq.n	8002d4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	4a3b      	ldr	r2, [pc, #236]	; (8002e2c <UART_AdvFeatureConfig+0x14c>)
 8002d3e:	4013      	ands	r3, r2
 8002d40:	0019      	movs	r1, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d52:	2204      	movs	r2, #4
 8002d54:	4013      	ands	r3, r2
 8002d56:	d00b      	beq.n	8002d70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	4a34      	ldr	r2, [pc, #208]	; (8002e30 <UART_AdvFeatureConfig+0x150>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	0019      	movs	r1, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d74:	2210      	movs	r2, #16
 8002d76:	4013      	ands	r3, r2
 8002d78:	d00b      	beq.n	8002d92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	4a2c      	ldr	r2, [pc, #176]	; (8002e34 <UART_AdvFeatureConfig+0x154>)
 8002d82:	4013      	ands	r3, r2
 8002d84:	0019      	movs	r1, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d96:	2220      	movs	r2, #32
 8002d98:	4013      	ands	r3, r2
 8002d9a:	d00b      	beq.n	8002db4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	4a25      	ldr	r2, [pc, #148]	; (8002e38 <UART_AdvFeatureConfig+0x158>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	0019      	movs	r1, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db8:	2240      	movs	r2, #64	; 0x40
 8002dba:	4013      	ands	r3, r2
 8002dbc:	d01d      	beq.n	8002dfa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	4a1d      	ldr	r2, [pc, #116]	; (8002e3c <UART_AdvFeatureConfig+0x15c>)
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	0019      	movs	r1, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dda:	2380      	movs	r3, #128	; 0x80
 8002ddc:	035b      	lsls	r3, r3, #13
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d10b      	bne.n	8002dfa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	4a15      	ldr	r2, [pc, #84]	; (8002e40 <UART_AdvFeatureConfig+0x160>)
 8002dea:	4013      	ands	r3, r2
 8002dec:	0019      	movs	r1, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	430a      	orrs	r2, r1
 8002df8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfe:	2280      	movs	r2, #128	; 0x80
 8002e00:	4013      	ands	r3, r2
 8002e02:	d00b      	beq.n	8002e1c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	4a0e      	ldr	r2, [pc, #56]	; (8002e44 <UART_AdvFeatureConfig+0x164>)
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	0019      	movs	r1, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	605a      	str	r2, [r3, #4]
  }
}
 8002e1c:	46c0      	nop			; (mov r8, r8)
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	b002      	add	sp, #8
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	ffff7fff 	.word	0xffff7fff
 8002e28:	fffdffff 	.word	0xfffdffff
 8002e2c:	fffeffff 	.word	0xfffeffff
 8002e30:	fffbffff 	.word	0xfffbffff
 8002e34:	ffffefff 	.word	0xffffefff
 8002e38:	ffffdfff 	.word	0xffffdfff
 8002e3c:	ffefffff 	.word	0xffefffff
 8002e40:	ff9fffff 	.word	0xff9fffff
 8002e44:	fff7ffff 	.word	0xfff7ffff

08002e48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b092      	sub	sp, #72	; 0x48
 8002e4c:	af02      	add	r7, sp, #8
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2290      	movs	r2, #144	; 0x90
 8002e54:	2100      	movs	r1, #0
 8002e56:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e58:	f7fd fee4 	bl	8000c24 <HAL_GetTick>
 8002e5c:	0003      	movs	r3, r0
 8002e5e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2208      	movs	r2, #8
 8002e68:	4013      	ands	r3, r2
 8002e6a:	2b08      	cmp	r3, #8
 8002e6c:	d12d      	bne.n	8002eca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e70:	2280      	movs	r2, #128	; 0x80
 8002e72:	0391      	lsls	r1, r2, #14
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	4a47      	ldr	r2, [pc, #284]	; (8002f94 <UART_CheckIdleState+0x14c>)
 8002e78:	9200      	str	r2, [sp, #0]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f000 f88e 	bl	8002f9c <UART_WaitOnFlagUntilTimeout>
 8002e80:	1e03      	subs	r3, r0, #0
 8002e82:	d022      	beq.n	8002eca <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e84:	f3ef 8310 	mrs	r3, PRIMASK
 8002e88:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002e8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e8e:	2301      	movs	r3, #1
 8002e90:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e94:	f383 8810 	msr	PRIMASK, r3
}
 8002e98:	46c0      	nop			; (mov r8, r8)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2180      	movs	r1, #128	; 0x80
 8002ea6:	438a      	bics	r2, r1
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eac:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb0:	f383 8810 	msr	PRIMASK, r3
}
 8002eb4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2288      	movs	r2, #136	; 0x88
 8002eba:	2120      	movs	r1, #32
 8002ebc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2284      	movs	r2, #132	; 0x84
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e060      	b.n	8002f8c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2204      	movs	r2, #4
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	2b04      	cmp	r3, #4
 8002ed6:	d146      	bne.n	8002f66 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002eda:	2280      	movs	r2, #128	; 0x80
 8002edc:	03d1      	lsls	r1, r2, #15
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	4a2c      	ldr	r2, [pc, #176]	; (8002f94 <UART_CheckIdleState+0x14c>)
 8002ee2:	9200      	str	r2, [sp, #0]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f000 f859 	bl	8002f9c <UART_WaitOnFlagUntilTimeout>
 8002eea:	1e03      	subs	r3, r0, #0
 8002eec:	d03b      	beq.n	8002f66 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eee:	f3ef 8310 	mrs	r3, PRIMASK
 8002ef2:	60fb      	str	r3, [r7, #12]
  return(result);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002ef6:	637b      	str	r3, [r7, #52]	; 0x34
 8002ef8:	2301      	movs	r3, #1
 8002efa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	f383 8810 	msr	PRIMASK, r3
}
 8002f02:	46c0      	nop			; (mov r8, r8)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4922      	ldr	r1, [pc, #136]	; (8002f98 <UART_CheckIdleState+0x150>)
 8002f10:	400a      	ands	r2, r1
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f16:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	f383 8810 	msr	PRIMASK, r3
}
 8002f1e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f20:	f3ef 8310 	mrs	r3, PRIMASK
 8002f24:	61bb      	str	r3, [r7, #24]
  return(result);
 8002f26:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f28:	633b      	str	r3, [r7, #48]	; 0x30
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	f383 8810 	msr	PRIMASK, r3
}
 8002f34:	46c0      	nop			; (mov r8, r8)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2101      	movs	r1, #1
 8002f42:	438a      	bics	r2, r1
 8002f44:	609a      	str	r2, [r3, #8]
 8002f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f48:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f4a:	6a3b      	ldr	r3, [r7, #32]
 8002f4c:	f383 8810 	msr	PRIMASK, r3
}
 8002f50:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	228c      	movs	r2, #140	; 0x8c
 8002f56:	2120      	movs	r1, #32
 8002f58:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2284      	movs	r2, #132	; 0x84
 8002f5e:	2100      	movs	r1, #0
 8002f60:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e012      	b.n	8002f8c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2288      	movs	r2, #136	; 0x88
 8002f6a:	2120      	movs	r1, #32
 8002f6c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	228c      	movs	r2, #140	; 0x8c
 8002f72:	2120      	movs	r1, #32
 8002f74:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2284      	movs	r2, #132	; 0x84
 8002f86:	2100      	movs	r1, #0
 8002f88:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	b010      	add	sp, #64	; 0x40
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	01ffffff 	.word	0x01ffffff
 8002f98:	fffffedf 	.word	0xfffffedf

08002f9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	603b      	str	r3, [r7, #0]
 8002fa8:	1dfb      	adds	r3, r7, #7
 8002faa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fac:	e051      	b.n	8003052 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	d04e      	beq.n	8003052 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fb4:	f7fd fe36 	bl	8000c24 <HAL_GetTick>
 8002fb8:	0002      	movs	r2, r0
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d302      	bcc.n	8002fca <UART_WaitOnFlagUntilTimeout+0x2e>
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e051      	b.n	8003072 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2204      	movs	r2, #4
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	d03b      	beq.n	8003052 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	2b80      	cmp	r3, #128	; 0x80
 8002fde:	d038      	beq.n	8003052 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2b40      	cmp	r3, #64	; 0x40
 8002fe4:	d035      	beq.n	8003052 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	2208      	movs	r2, #8
 8002fee:	4013      	ands	r3, r2
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	d111      	bne.n	8003018 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2208      	movs	r2, #8
 8002ffa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	0018      	movs	r0, r3
 8003000:	f000 f83c 	bl	800307c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2290      	movs	r2, #144	; 0x90
 8003008:	2108      	movs	r1, #8
 800300a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2284      	movs	r2, #132	; 0x84
 8003010:	2100      	movs	r1, #0
 8003012:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e02c      	b.n	8003072 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	69da      	ldr	r2, [r3, #28]
 800301e:	2380      	movs	r3, #128	; 0x80
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	401a      	ands	r2, r3
 8003024:	2380      	movs	r3, #128	; 0x80
 8003026:	011b      	lsls	r3, r3, #4
 8003028:	429a      	cmp	r2, r3
 800302a:	d112      	bne.n	8003052 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2280      	movs	r2, #128	; 0x80
 8003032:	0112      	lsls	r2, r2, #4
 8003034:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	0018      	movs	r0, r3
 800303a:	f000 f81f 	bl	800307c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2290      	movs	r2, #144	; 0x90
 8003042:	2120      	movs	r1, #32
 8003044:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2284      	movs	r2, #132	; 0x84
 800304a:	2100      	movs	r1, #0
 800304c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e00f      	b.n	8003072 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	69db      	ldr	r3, [r3, #28]
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	4013      	ands	r3, r2
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	425a      	negs	r2, r3
 8003062:	4153      	adcs	r3, r2
 8003064:	b2db      	uxtb	r3, r3
 8003066:	001a      	movs	r2, r3
 8003068:	1dfb      	adds	r3, r7, #7
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	429a      	cmp	r2, r3
 800306e:	d09e      	beq.n	8002fae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	0018      	movs	r0, r3
 8003074:	46bd      	mov	sp, r7
 8003076:	b004      	add	sp, #16
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b08e      	sub	sp, #56	; 0x38
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003084:	f3ef 8310 	mrs	r3, PRIMASK
 8003088:	617b      	str	r3, [r7, #20]
  return(result);
 800308a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800308c:	637b      	str	r3, [r7, #52]	; 0x34
 800308e:	2301      	movs	r3, #1
 8003090:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	f383 8810 	msr	PRIMASK, r3
}
 8003098:	46c0      	nop			; (mov r8, r8)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4926      	ldr	r1, [pc, #152]	; (8003140 <UART_EndRxTransfer+0xc4>)
 80030a6:	400a      	ands	r2, r1
 80030a8:	601a      	str	r2, [r3, #0]
 80030aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	f383 8810 	msr	PRIMASK, r3
}
 80030b4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030b6:	f3ef 8310 	mrs	r3, PRIMASK
 80030ba:	623b      	str	r3, [r7, #32]
  return(result);
 80030bc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80030be:	633b      	str	r3, [r7, #48]	; 0x30
 80030c0:	2301      	movs	r3, #1
 80030c2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c6:	f383 8810 	msr	PRIMASK, r3
}
 80030ca:	46c0      	nop			; (mov r8, r8)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689a      	ldr	r2, [r3, #8]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	491b      	ldr	r1, [pc, #108]	; (8003144 <UART_EndRxTransfer+0xc8>)
 80030d8:	400a      	ands	r2, r1
 80030da:	609a      	str	r2, [r3, #8]
 80030dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030de:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e2:	f383 8810 	msr	PRIMASK, r3
}
 80030e6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d118      	bne.n	8003122 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030f0:	f3ef 8310 	mrs	r3, PRIMASK
 80030f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80030f6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030fa:	2301      	movs	r3, #1
 80030fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f383 8810 	msr	PRIMASK, r3
}
 8003104:	46c0      	nop			; (mov r8, r8)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2110      	movs	r1, #16
 8003112:	438a      	bics	r2, r1
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003118:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	f383 8810 	msr	PRIMASK, r3
}
 8003120:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	228c      	movs	r2, #140	; 0x8c
 8003126:	2120      	movs	r1, #32
 8003128:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	46bd      	mov	sp, r7
 800313a:	b00e      	add	sp, #56	; 0x38
 800313c:	bd80      	pop	{r7, pc}
 800313e:	46c0      	nop			; (mov r8, r8)
 8003140:	fffffedf 	.word	0xfffffedf
 8003144:	effffffe 	.word	0xeffffffe

08003148 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2284      	movs	r2, #132	; 0x84
 8003154:	5c9b      	ldrb	r3, [r3, r2]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d101      	bne.n	800315e <HAL_UARTEx_DisableFifoMode+0x16>
 800315a:	2302      	movs	r3, #2
 800315c:	e027      	b.n	80031ae <HAL_UARTEx_DisableFifoMode+0x66>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2284      	movs	r2, #132	; 0x84
 8003162:	2101      	movs	r1, #1
 8003164:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2288      	movs	r2, #136	; 0x88
 800316a:	2124      	movs	r1, #36	; 0x24
 800316c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2101      	movs	r1, #1
 8003182:	438a      	bics	r2, r1
 8003184:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4a0b      	ldr	r2, [pc, #44]	; (80031b8 <HAL_UARTEx_DisableFifoMode+0x70>)
 800318a:	4013      	ands	r3, r2
 800318c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2288      	movs	r2, #136	; 0x88
 80031a0:	2120      	movs	r1, #32
 80031a2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2284      	movs	r2, #132	; 0x84
 80031a8:	2100      	movs	r1, #0
 80031aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	0018      	movs	r0, r3
 80031b0:	46bd      	mov	sp, r7
 80031b2:	b004      	add	sp, #16
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	46c0      	nop			; (mov r8, r8)
 80031b8:	dfffffff 	.word	0xdfffffff

080031bc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2284      	movs	r2, #132	; 0x84
 80031ca:	5c9b      	ldrb	r3, [r3, r2]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d101      	bne.n	80031d4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80031d0:	2302      	movs	r3, #2
 80031d2:	e02e      	b.n	8003232 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2284      	movs	r2, #132	; 0x84
 80031d8:	2101      	movs	r1, #1
 80031da:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2288      	movs	r2, #136	; 0x88
 80031e0:	2124      	movs	r1, #36	; 0x24
 80031e2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2101      	movs	r1, #1
 80031f8:	438a      	bics	r2, r1
 80031fa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	00db      	lsls	r3, r3, #3
 8003204:	08d9      	lsrs	r1, r3, #3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	0018      	movs	r0, r3
 8003214:	f000 f854 	bl	80032c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2288      	movs	r2, #136	; 0x88
 8003224:	2120      	movs	r1, #32
 8003226:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2284      	movs	r2, #132	; 0x84
 800322c:	2100      	movs	r1, #0
 800322e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	0018      	movs	r0, r3
 8003234:	46bd      	mov	sp, r7
 8003236:	b004      	add	sp, #16
 8003238:	bd80      	pop	{r7, pc}
	...

0800323c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2284      	movs	r2, #132	; 0x84
 800324a:	5c9b      	ldrb	r3, [r3, r2]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d101      	bne.n	8003254 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003250:	2302      	movs	r3, #2
 8003252:	e02f      	b.n	80032b4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2284      	movs	r2, #132	; 0x84
 8003258:	2101      	movs	r1, #1
 800325a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2288      	movs	r2, #136	; 0x88
 8003260:	2124      	movs	r1, #36	; 0x24
 8003262:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2101      	movs	r1, #1
 8003278:	438a      	bics	r2, r1
 800327a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	4a0e      	ldr	r2, [pc, #56]	; (80032bc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003284:	4013      	ands	r3, r2
 8003286:	0019      	movs	r1, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	430a      	orrs	r2, r1
 8003290:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	0018      	movs	r0, r3
 8003296:	f000 f813 	bl	80032c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2288      	movs	r2, #136	; 0x88
 80032a6:	2120      	movs	r1, #32
 80032a8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2284      	movs	r2, #132	; 0x84
 80032ae:	2100      	movs	r1, #0
 80032b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	0018      	movs	r0, r3
 80032b6:	46bd      	mov	sp, r7
 80032b8:	b004      	add	sp, #16
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	f1ffffff 	.word	0xf1ffffff

080032c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80032c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d108      	bne.n	80032e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	226a      	movs	r2, #106	; 0x6a
 80032d4:	2101      	movs	r1, #1
 80032d6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2268      	movs	r2, #104	; 0x68
 80032dc:	2101      	movs	r1, #1
 80032de:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80032e0:	e043      	b.n	800336a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80032e2:	260f      	movs	r6, #15
 80032e4:	19bb      	adds	r3, r7, r6
 80032e6:	2208      	movs	r2, #8
 80032e8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80032ea:	200e      	movs	r0, #14
 80032ec:	183b      	adds	r3, r7, r0
 80032ee:	2208      	movs	r2, #8
 80032f0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	0e5b      	lsrs	r3, r3, #25
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	240d      	movs	r4, #13
 80032fe:	193b      	adds	r3, r7, r4
 8003300:	2107      	movs	r1, #7
 8003302:	400a      	ands	r2, r1
 8003304:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	0f5b      	lsrs	r3, r3, #29
 800330e:	b2da      	uxtb	r2, r3
 8003310:	250c      	movs	r5, #12
 8003312:	197b      	adds	r3, r7, r5
 8003314:	2107      	movs	r1, #7
 8003316:	400a      	ands	r2, r1
 8003318:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800331a:	183b      	adds	r3, r7, r0
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	197a      	adds	r2, r7, r5
 8003320:	7812      	ldrb	r2, [r2, #0]
 8003322:	4914      	ldr	r1, [pc, #80]	; (8003374 <UARTEx_SetNbDataToProcess+0xb4>)
 8003324:	5c8a      	ldrb	r2, [r1, r2]
 8003326:	435a      	muls	r2, r3
 8003328:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800332a:	197b      	adds	r3, r7, r5
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	4a12      	ldr	r2, [pc, #72]	; (8003378 <UARTEx_SetNbDataToProcess+0xb8>)
 8003330:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003332:	0019      	movs	r1, r3
 8003334:	f7fc ff72 	bl	800021c <__divsi3>
 8003338:	0003      	movs	r3, r0
 800333a:	b299      	uxth	r1, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	226a      	movs	r2, #106	; 0x6a
 8003340:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003342:	19bb      	adds	r3, r7, r6
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	193a      	adds	r2, r7, r4
 8003348:	7812      	ldrb	r2, [r2, #0]
 800334a:	490a      	ldr	r1, [pc, #40]	; (8003374 <UARTEx_SetNbDataToProcess+0xb4>)
 800334c:	5c8a      	ldrb	r2, [r1, r2]
 800334e:	435a      	muls	r2, r3
 8003350:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003352:	193b      	adds	r3, r7, r4
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	4a08      	ldr	r2, [pc, #32]	; (8003378 <UARTEx_SetNbDataToProcess+0xb8>)
 8003358:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800335a:	0019      	movs	r1, r3
 800335c:	f7fc ff5e 	bl	800021c <__divsi3>
 8003360:	0003      	movs	r3, r0
 8003362:	b299      	uxth	r1, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2268      	movs	r2, #104	; 0x68
 8003368:	5299      	strh	r1, [r3, r2]
}
 800336a:	46c0      	nop			; (mov r8, r8)
 800336c:	46bd      	mov	sp, r7
 800336e:	b005      	add	sp, #20
 8003370:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003372:	46c0      	nop			; (mov r8, r8)
 8003374:	08005a48 	.word	0x08005a48
 8003378:	08005a50 	.word	0x08005a50

0800337c <__NVIC_SetPriority>:
{
 800337c:	b590      	push	{r4, r7, lr}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	0002      	movs	r2, r0
 8003384:	6039      	str	r1, [r7, #0]
 8003386:	1dfb      	adds	r3, r7, #7
 8003388:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800338a:	1dfb      	adds	r3, r7, #7
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	2b7f      	cmp	r3, #127	; 0x7f
 8003390:	d828      	bhi.n	80033e4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003392:	4a2f      	ldr	r2, [pc, #188]	; (8003450 <__NVIC_SetPriority+0xd4>)
 8003394:	1dfb      	adds	r3, r7, #7
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	b25b      	sxtb	r3, r3
 800339a:	089b      	lsrs	r3, r3, #2
 800339c:	33c0      	adds	r3, #192	; 0xc0
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	589b      	ldr	r3, [r3, r2]
 80033a2:	1dfa      	adds	r2, r7, #7
 80033a4:	7812      	ldrb	r2, [r2, #0]
 80033a6:	0011      	movs	r1, r2
 80033a8:	2203      	movs	r2, #3
 80033aa:	400a      	ands	r2, r1
 80033ac:	00d2      	lsls	r2, r2, #3
 80033ae:	21ff      	movs	r1, #255	; 0xff
 80033b0:	4091      	lsls	r1, r2
 80033b2:	000a      	movs	r2, r1
 80033b4:	43d2      	mvns	r2, r2
 80033b6:	401a      	ands	r2, r3
 80033b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	019b      	lsls	r3, r3, #6
 80033be:	22ff      	movs	r2, #255	; 0xff
 80033c0:	401a      	ands	r2, r3
 80033c2:	1dfb      	adds	r3, r7, #7
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	0018      	movs	r0, r3
 80033c8:	2303      	movs	r3, #3
 80033ca:	4003      	ands	r3, r0
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033d0:	481f      	ldr	r0, [pc, #124]	; (8003450 <__NVIC_SetPriority+0xd4>)
 80033d2:	1dfb      	adds	r3, r7, #7
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	b25b      	sxtb	r3, r3
 80033d8:	089b      	lsrs	r3, r3, #2
 80033da:	430a      	orrs	r2, r1
 80033dc:	33c0      	adds	r3, #192	; 0xc0
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	501a      	str	r2, [r3, r0]
}
 80033e2:	e031      	b.n	8003448 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033e4:	4a1b      	ldr	r2, [pc, #108]	; (8003454 <__NVIC_SetPriority+0xd8>)
 80033e6:	1dfb      	adds	r3, r7, #7
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	0019      	movs	r1, r3
 80033ec:	230f      	movs	r3, #15
 80033ee:	400b      	ands	r3, r1
 80033f0:	3b08      	subs	r3, #8
 80033f2:	089b      	lsrs	r3, r3, #2
 80033f4:	3306      	adds	r3, #6
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	18d3      	adds	r3, r2, r3
 80033fa:	3304      	adds	r3, #4
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	1dfa      	adds	r2, r7, #7
 8003400:	7812      	ldrb	r2, [r2, #0]
 8003402:	0011      	movs	r1, r2
 8003404:	2203      	movs	r2, #3
 8003406:	400a      	ands	r2, r1
 8003408:	00d2      	lsls	r2, r2, #3
 800340a:	21ff      	movs	r1, #255	; 0xff
 800340c:	4091      	lsls	r1, r2
 800340e:	000a      	movs	r2, r1
 8003410:	43d2      	mvns	r2, r2
 8003412:	401a      	ands	r2, r3
 8003414:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	019b      	lsls	r3, r3, #6
 800341a:	22ff      	movs	r2, #255	; 0xff
 800341c:	401a      	ands	r2, r3
 800341e:	1dfb      	adds	r3, r7, #7
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	0018      	movs	r0, r3
 8003424:	2303      	movs	r3, #3
 8003426:	4003      	ands	r3, r0
 8003428:	00db      	lsls	r3, r3, #3
 800342a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800342c:	4809      	ldr	r0, [pc, #36]	; (8003454 <__NVIC_SetPriority+0xd8>)
 800342e:	1dfb      	adds	r3, r7, #7
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	001c      	movs	r4, r3
 8003434:	230f      	movs	r3, #15
 8003436:	4023      	ands	r3, r4
 8003438:	3b08      	subs	r3, #8
 800343a:	089b      	lsrs	r3, r3, #2
 800343c:	430a      	orrs	r2, r1
 800343e:	3306      	adds	r3, #6
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	18c3      	adds	r3, r0, r3
 8003444:	3304      	adds	r3, #4
 8003446:	601a      	str	r2, [r3, #0]
}
 8003448:	46c0      	nop			; (mov r8, r8)
 800344a:	46bd      	mov	sp, r7
 800344c:	b003      	add	sp, #12
 800344e:	bd90      	pop	{r4, r7, pc}
 8003450:	e000e100 	.word	0xe000e100
 8003454:	e000ed00 	.word	0xe000ed00

08003458 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800345c:	4b05      	ldr	r3, [pc, #20]	; (8003474 <SysTick_Handler+0x1c>)
 800345e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003460:	f001 fac4 	bl	80049ec <xTaskGetSchedulerState>
 8003464:	0003      	movs	r3, r0
 8003466:	2b01      	cmp	r3, #1
 8003468:	d001      	beq.n	800346e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800346a:	f001 ff95 	bl	8005398 <xPortSysTickHandler>
  }
}
 800346e:	46c0      	nop			; (mov r8, r8)
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	e000e010 	.word	0xe000e010

08003478 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800347c:	2305      	movs	r3, #5
 800347e:	425b      	negs	r3, r3
 8003480:	2100      	movs	r1, #0
 8003482:	0018      	movs	r0, r3
 8003484:	f7ff ff7a 	bl	800337c <__NVIC_SetPriority>
#endif
}
 8003488:	46c0      	nop			; (mov r8, r8)
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
	...

08003490 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003496:	f3ef 8305 	mrs	r3, IPSR
 800349a:	603b      	str	r3, [r7, #0]
  return(result);
 800349c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <osKernelStart+0x1a>
    stat = osErrorISR;
 80034a2:	2306      	movs	r3, #6
 80034a4:	425b      	negs	r3, r3
 80034a6:	607b      	str	r3, [r7, #4]
 80034a8:	e010      	b.n	80034cc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80034aa:	4b0b      	ldr	r3, [pc, #44]	; (80034d8 <osKernelStart+0x48>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d109      	bne.n	80034c6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80034b2:	f7ff ffe1 	bl	8003478 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80034b6:	4b08      	ldr	r3, [pc, #32]	; (80034d8 <osKernelStart+0x48>)
 80034b8:	2202      	movs	r2, #2
 80034ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80034bc:	f000 feac 	bl	8004218 <vTaskStartScheduler>
      stat = osOK;
 80034c0:	2300      	movs	r3, #0
 80034c2:	607b      	str	r3, [r7, #4]
 80034c4:	e002      	b.n	80034cc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80034c6:	2301      	movs	r3, #1
 80034c8:	425b      	negs	r3, r3
 80034ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80034cc:	687b      	ldr	r3, [r7, #4]
}
 80034ce:	0018      	movs	r0, r3
 80034d0:	46bd      	mov	sp, r7
 80034d2:	b002      	add	sp, #8
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	46c0      	nop			; (mov r8, r8)
 80034d8:	2000016c 	.word	0x2000016c

080034dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	4a06      	ldr	r2, [pc, #24]	; (8003504 <vApplicationGetIdleTaskMemory+0x28>)
 80034ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	4a05      	ldr	r2, [pc, #20]	; (8003508 <vApplicationGetIdleTaskMemory+0x2c>)
 80034f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2280      	movs	r2, #128	; 0x80
 80034f8:	601a      	str	r2, [r3, #0]
}
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	46bd      	mov	sp, r7
 80034fe:	b004      	add	sp, #16
 8003500:	bd80      	pop	{r7, pc}
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	20000170 	.word	0x20000170
 8003508:	20000218 	.word	0x20000218

0800350c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	4a06      	ldr	r2, [pc, #24]	; (8003534 <vApplicationGetTimerTaskMemory+0x28>)
 800351c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	4a05      	ldr	r2, [pc, #20]	; (8003538 <vApplicationGetTimerTaskMemory+0x2c>)
 8003522:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2280      	movs	r2, #128	; 0x80
 8003528:	0052      	lsls	r2, r2, #1
 800352a:	601a      	str	r2, [r3, #0]
}
 800352c:	46c0      	nop			; (mov r8, r8)
 800352e:	46bd      	mov	sp, r7
 8003530:	b004      	add	sp, #16
 8003532:	bd80      	pop	{r7, pc}
 8003534:	20000418 	.word	0x20000418
 8003538:	200004c0 	.word	0x200004c0

0800353c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3308      	adds	r3, #8
 8003548:	001a      	movs	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	4252      	negs	r2, r2
 8003554:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3308      	adds	r3, #8
 800355a:	001a      	movs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	3308      	adds	r3, #8
 8003564:	001a      	movs	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003570:	46c0      	nop			; (mov r8, r8)
 8003572:	46bd      	mov	sp, r7
 8003574:	b002      	add	sp, #8
 8003576:	bd80      	pop	{r7, pc}

08003578 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003586:	46c0      	nop			; (mov r8, r8)
 8003588:	46bd      	mov	sp, r7
 800358a:	b002      	add	sp, #8
 800358c:	bd80      	pop	{r7, pc}

0800358e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800358e:	b580      	push	{r7, lr}
 8003590:	b084      	sub	sp, #16
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
 8003596:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	689a      	ldr	r2, [r3, #8]
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	683a      	ldr	r2, [r7, #0]
 80035b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	683a      	ldr	r2, [r7, #0]
 80035b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	1c5a      	adds	r2, r3, #1
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	601a      	str	r2, [r3, #0]
}
 80035ca:	46c0      	nop			; (mov r8, r8)
 80035cc:	46bd      	mov	sp, r7
 80035ce:	b004      	add	sp, #16
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b084      	sub	sp, #16
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
 80035da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	3301      	adds	r3, #1
 80035e6:	d103      	bne.n	80035f0 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	60fb      	str	r3, [r7, #12]
 80035ee:	e00c      	b.n	800360a <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	3308      	adds	r3, #8
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	e002      	b.n	80035fe <vListInsert+0x2c>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	60fb      	str	r3, [r7, #12]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	429a      	cmp	r2, r3
 8003608:	d2f6      	bcs.n	80035f8 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	1c5a      	adds	r2, r3, #1
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	601a      	str	r2, [r3, #0]
}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	46bd      	mov	sp, r7
 800363a:	b004      	add	sp, #16
 800363c:	bd80      	pop	{r7, pc}

0800363e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b084      	sub	sp, #16
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	6892      	ldr	r2, [r2, #8]
 8003654:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	6852      	ldr	r2, [r2, #4]
 800365e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	429a      	cmp	r2, r3
 8003668:	d103      	bne.n	8003672 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	1e5a      	subs	r2, r3, #1
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
}
 8003686:	0018      	movs	r0, r3
 8003688:	46bd      	mov	sp, r7
 800368a:	b004      	add	sp, #16
 800368c:	bd80      	pop	{r7, pc}

0800368e <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b084      	sub	sp, #16
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <xQueueGenericReset+0x18>
 80036a2:	b672      	cpsid	i
 80036a4:	e7fe      	b.n	80036a4 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80036a6:	f001 fe1b 	bl	80052e0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b6:	434b      	muls	r3, r1
 80036b8:	18d2      	adds	r2, r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d4:	1e59      	subs	r1, r3, #1
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036da:	434b      	muls	r3, r1
 80036dc:	18d2      	adds	r2, r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2244      	movs	r2, #68	; 0x44
 80036e6:	21ff      	movs	r1, #255	; 0xff
 80036e8:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2245      	movs	r2, #69	; 0x45
 80036ee:	21ff      	movs	r1, #255	; 0xff
 80036f0:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10d      	bne.n	8003714 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d013      	beq.n	8003728 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	3310      	adds	r3, #16
 8003704:	0018      	movs	r0, r3
 8003706:	f000 ffd9 	bl	80046bc <xTaskRemoveFromEventList>
 800370a:	1e03      	subs	r3, r0, #0
 800370c:	d00c      	beq.n	8003728 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800370e:	f001 fdd7 	bl	80052c0 <vPortYield>
 8003712:	e009      	b.n	8003728 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	3310      	adds	r3, #16
 8003718:	0018      	movs	r0, r3
 800371a:	f7ff ff0f 	bl	800353c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	3324      	adds	r3, #36	; 0x24
 8003722:	0018      	movs	r0, r3
 8003724:	f7ff ff0a 	bl	800353c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003728:	f001 fdec 	bl	8005304 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800372c:	2301      	movs	r3, #1
}
 800372e:	0018      	movs	r0, r3
 8003730:	46bd      	mov	sp, r7
 8003732:	b004      	add	sp, #16
 8003734:	bd80      	pop	{r7, pc}

08003736 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003736:	b590      	push	{r4, r7, lr}
 8003738:	b089      	sub	sp, #36	; 0x24
 800373a:	af02      	add	r7, sp, #8
 800373c:	60f8      	str	r0, [r7, #12]
 800373e:	60b9      	str	r1, [r7, #8]
 8003740:	607a      	str	r2, [r7, #4]
 8003742:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d101      	bne.n	800374e <xQueueGenericCreateStatic+0x18>
 800374a:	b672      	cpsid	i
 800374c:	e7fe      	b.n	800374c <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <xQueueGenericCreateStatic+0x22>
 8003754:	b672      	cpsid	i
 8003756:	e7fe      	b.n	8003756 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d002      	beq.n	8003764 <xQueueGenericCreateStatic+0x2e>
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <xQueueGenericCreateStatic+0x32>
 8003764:	2301      	movs	r3, #1
 8003766:	e000      	b.n	800376a <xQueueGenericCreateStatic+0x34>
 8003768:	2300      	movs	r3, #0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d101      	bne.n	8003772 <xQueueGenericCreateStatic+0x3c>
 800376e:	b672      	cpsid	i
 8003770:	e7fe      	b.n	8003770 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d102      	bne.n	800377e <xQueueGenericCreateStatic+0x48>
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <xQueueGenericCreateStatic+0x4c>
 800377e:	2301      	movs	r3, #1
 8003780:	e000      	b.n	8003784 <xQueueGenericCreateStatic+0x4e>
 8003782:	2300      	movs	r3, #0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d101      	bne.n	800378c <xQueueGenericCreateStatic+0x56>
 8003788:	b672      	cpsid	i
 800378a:	e7fe      	b.n	800378a <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800378c:	2350      	movs	r3, #80	; 0x50
 800378e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	2b50      	cmp	r3, #80	; 0x50
 8003794:	d001      	beq.n	800379a <xQueueGenericCreateStatic+0x64>
 8003796:	b672      	cpsid	i
 8003798:	e7fe      	b.n	8003798 <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800379a:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00e      	beq.n	80037c4 <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	2246      	movs	r2, #70	; 0x46
 80037aa:	2101      	movs	r1, #1
 80037ac:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80037ae:	2328      	movs	r3, #40	; 0x28
 80037b0:	18fb      	adds	r3, r7, r3
 80037b2:	781c      	ldrb	r4, [r3, #0]
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	68b9      	ldr	r1, [r7, #8]
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	0023      	movs	r3, r4
 80037c0:	f000 f805 	bl	80037ce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80037c4:	697b      	ldr	r3, [r7, #20]
	}
 80037c6:	0018      	movs	r0, r3
 80037c8:	46bd      	mov	sp, r7
 80037ca:	b007      	add	sp, #28
 80037cc:	bd90      	pop	{r4, r7, pc}

080037ce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b084      	sub	sp, #16
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	60f8      	str	r0, [r7, #12]
 80037d6:	60b9      	str	r1, [r7, #8]
 80037d8:	607a      	str	r2, [r7, #4]
 80037da:	001a      	movs	r2, r3
 80037dc:	1cfb      	adds	r3, r7, #3
 80037de:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d103      	bne.n	80037ee <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	e002      	b.n	80037f4 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	68ba      	ldr	r2, [r7, #8]
 80037fe:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	2101      	movs	r1, #1
 8003804:	0018      	movs	r0, r3
 8003806:	f7ff ff42 	bl	800368e <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	1cfa      	adds	r2, r7, #3
 800380e:	214c      	movs	r1, #76	; 0x4c
 8003810:	7812      	ldrb	r2, [r2, #0]
 8003812:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003814:	46c0      	nop			; (mov r8, r8)
 8003816:	46bd      	mov	sp, r7
 8003818:	b004      	add	sp, #16
 800381a:	bd80      	pop	{r7, pc}

0800381c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b08a      	sub	sp, #40	; 0x28
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
 8003828:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800382a:	2300      	movs	r3, #0
 800382c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <xQueueGenericSend+0x20>
 8003838:	b672      	cpsid	i
 800383a:	e7fe      	b.n	800383a <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d103      	bne.n	800384a <xQueueGenericSend+0x2e>
 8003842:	6a3b      	ldr	r3, [r7, #32]
 8003844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <xQueueGenericSend+0x32>
 800384a:	2301      	movs	r3, #1
 800384c:	e000      	b.n	8003850 <xQueueGenericSend+0x34>
 800384e:	2300      	movs	r3, #0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <xQueueGenericSend+0x3c>
 8003854:	b672      	cpsid	i
 8003856:	e7fe      	b.n	8003856 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	2b02      	cmp	r3, #2
 800385c:	d103      	bne.n	8003866 <xQueueGenericSend+0x4a>
 800385e:	6a3b      	ldr	r3, [r7, #32]
 8003860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003862:	2b01      	cmp	r3, #1
 8003864:	d101      	bne.n	800386a <xQueueGenericSend+0x4e>
 8003866:	2301      	movs	r3, #1
 8003868:	e000      	b.n	800386c <xQueueGenericSend+0x50>
 800386a:	2300      	movs	r3, #0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d101      	bne.n	8003874 <xQueueGenericSend+0x58>
 8003870:	b672      	cpsid	i
 8003872:	e7fe      	b.n	8003872 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003874:	f001 f8ba 	bl	80049ec <xTaskGetSchedulerState>
 8003878:	1e03      	subs	r3, r0, #0
 800387a:	d102      	bne.n	8003882 <xQueueGenericSend+0x66>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <xQueueGenericSend+0x6a>
 8003882:	2301      	movs	r3, #1
 8003884:	e000      	b.n	8003888 <xQueueGenericSend+0x6c>
 8003886:	2300      	movs	r3, #0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <xQueueGenericSend+0x74>
 800388c:	b672      	cpsid	i
 800388e:	e7fe      	b.n	800388e <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003890:	f001 fd26 	bl	80052e0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003894:	6a3b      	ldr	r3, [r7, #32]
 8003896:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003898:	6a3b      	ldr	r3, [r7, #32]
 800389a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389c:	429a      	cmp	r2, r3
 800389e:	d302      	bcc.n	80038a6 <xQueueGenericSend+0x8a>
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d11e      	bne.n	80038e4 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80038a6:	683a      	ldr	r2, [r7, #0]
 80038a8:	68b9      	ldr	r1, [r7, #8]
 80038aa:	6a3b      	ldr	r3, [r7, #32]
 80038ac:	0018      	movs	r0, r3
 80038ae:	f000 f9a2 	bl	8003bf6 <prvCopyDataToQueue>
 80038b2:	0003      	movs	r3, r0
 80038b4:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80038b6:	6a3b      	ldr	r3, [r7, #32]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d009      	beq.n	80038d2 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80038be:	6a3b      	ldr	r3, [r7, #32]
 80038c0:	3324      	adds	r3, #36	; 0x24
 80038c2:	0018      	movs	r0, r3
 80038c4:	f000 fefa 	bl	80046bc <xTaskRemoveFromEventList>
 80038c8:	1e03      	subs	r3, r0, #0
 80038ca:	d007      	beq.n	80038dc <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80038cc:	f001 fcf8 	bl	80052c0 <vPortYield>
 80038d0:	e004      	b.n	80038dc <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80038d8:	f001 fcf2 	bl	80052c0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80038dc:	f001 fd12 	bl	8005304 <vPortExitCritical>
				return pdPASS;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e05b      	b.n	800399c <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d103      	bne.n	80038f2 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80038ea:	f001 fd0b 	bl	8005304 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80038ee:	2300      	movs	r3, #0
 80038f0:	e054      	b.n	800399c <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80038f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d106      	bne.n	8003906 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80038f8:	2314      	movs	r3, #20
 80038fa:	18fb      	adds	r3, r7, r3
 80038fc:	0018      	movs	r0, r3
 80038fe:	f000 ff39 	bl	8004774 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003902:	2301      	movs	r3, #1
 8003904:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003906:	f001 fcfd 	bl	8005304 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800390a:	f000 fce3 	bl	80042d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800390e:	f001 fce7 	bl	80052e0 <vPortEnterCritical>
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	2244      	movs	r2, #68	; 0x44
 8003916:	5c9b      	ldrb	r3, [r3, r2]
 8003918:	b25b      	sxtb	r3, r3
 800391a:	3301      	adds	r3, #1
 800391c:	d103      	bne.n	8003926 <xQueueGenericSend+0x10a>
 800391e:	6a3b      	ldr	r3, [r7, #32]
 8003920:	2244      	movs	r2, #68	; 0x44
 8003922:	2100      	movs	r1, #0
 8003924:	5499      	strb	r1, [r3, r2]
 8003926:	6a3b      	ldr	r3, [r7, #32]
 8003928:	2245      	movs	r2, #69	; 0x45
 800392a:	5c9b      	ldrb	r3, [r3, r2]
 800392c:	b25b      	sxtb	r3, r3
 800392e:	3301      	adds	r3, #1
 8003930:	d103      	bne.n	800393a <xQueueGenericSend+0x11e>
 8003932:	6a3b      	ldr	r3, [r7, #32]
 8003934:	2245      	movs	r2, #69	; 0x45
 8003936:	2100      	movs	r1, #0
 8003938:	5499      	strb	r1, [r3, r2]
 800393a:	f001 fce3 	bl	8005304 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800393e:	1d3a      	adds	r2, r7, #4
 8003940:	2314      	movs	r3, #20
 8003942:	18fb      	adds	r3, r7, r3
 8003944:	0011      	movs	r1, r2
 8003946:	0018      	movs	r0, r3
 8003948:	f000 ff28 	bl	800479c <xTaskCheckForTimeOut>
 800394c:	1e03      	subs	r3, r0, #0
 800394e:	d11e      	bne.n	800398e <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003950:	6a3b      	ldr	r3, [r7, #32]
 8003952:	0018      	movs	r0, r3
 8003954:	f000 fa54 	bl	8003e00 <prvIsQueueFull>
 8003958:	1e03      	subs	r3, r0, #0
 800395a:	d011      	beq.n	8003980 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800395c:	6a3b      	ldr	r3, [r7, #32]
 800395e:	3310      	adds	r3, #16
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	0011      	movs	r1, r2
 8003964:	0018      	movs	r0, r3
 8003966:	f000 fe65 	bl	8004634 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800396a:	6a3b      	ldr	r3, [r7, #32]
 800396c:	0018      	movs	r0, r3
 800396e:	f000 f9d3 	bl	8003d18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003972:	f000 fcbb 	bl	80042ec <xTaskResumeAll>
 8003976:	1e03      	subs	r3, r0, #0
 8003978:	d18a      	bne.n	8003890 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800397a:	f001 fca1 	bl	80052c0 <vPortYield>
 800397e:	e787      	b.n	8003890 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003980:	6a3b      	ldr	r3, [r7, #32]
 8003982:	0018      	movs	r0, r3
 8003984:	f000 f9c8 	bl	8003d18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003988:	f000 fcb0 	bl	80042ec <xTaskResumeAll>
 800398c:	e780      	b.n	8003890 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800398e:	6a3b      	ldr	r3, [r7, #32]
 8003990:	0018      	movs	r0, r3
 8003992:	f000 f9c1 	bl	8003d18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003996:	f000 fca9 	bl	80042ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800399a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800399c:	0018      	movs	r0, r3
 800399e:	46bd      	mov	sp, r7
 80039a0:	b00a      	add	sp, #40	; 0x28
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80039a4:	b590      	push	{r4, r7, lr}
 80039a6:	b08b      	sub	sp, #44	; 0x2c
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
 80039b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80039b6:	6a3b      	ldr	r3, [r7, #32]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <xQueueGenericSendFromISR+0x1c>
 80039bc:	b672      	cpsid	i
 80039be:	e7fe      	b.n	80039be <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d103      	bne.n	80039ce <xQueueGenericSendFromISR+0x2a>
 80039c6:	6a3b      	ldr	r3, [r7, #32]
 80039c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d101      	bne.n	80039d2 <xQueueGenericSendFromISR+0x2e>
 80039ce:	2301      	movs	r3, #1
 80039d0:	e000      	b.n	80039d4 <xQueueGenericSendFromISR+0x30>
 80039d2:	2300      	movs	r3, #0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d101      	bne.n	80039dc <xQueueGenericSendFromISR+0x38>
 80039d8:	b672      	cpsid	i
 80039da:	e7fe      	b.n	80039da <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d103      	bne.n	80039ea <xQueueGenericSendFromISR+0x46>
 80039e2:	6a3b      	ldr	r3, [r7, #32]
 80039e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d101      	bne.n	80039ee <xQueueGenericSendFromISR+0x4a>
 80039ea:	2301      	movs	r3, #1
 80039ec:	e000      	b.n	80039f0 <xQueueGenericSendFromISR+0x4c>
 80039ee:	2300      	movs	r3, #0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <xQueueGenericSendFromISR+0x54>
 80039f4:	b672      	cpsid	i
 80039f6:	e7fe      	b.n	80039f6 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80039f8:	f001 fc9c 	bl	8005334 <ulSetInterruptMaskFromISR>
 80039fc:	0003      	movs	r3, r0
 80039fe:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003a00:	6a3b      	ldr	r3, [r7, #32]
 8003a02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a04:	6a3b      	ldr	r3, [r7, #32]
 8003a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d302      	bcc.n	8003a12 <xQueueGenericSendFromISR+0x6e>
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d131      	bne.n	8003a76 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003a12:	241b      	movs	r4, #27
 8003a14:	193b      	adds	r3, r7, r4
 8003a16:	6a3a      	ldr	r2, [r7, #32]
 8003a18:	2145      	movs	r1, #69	; 0x45
 8003a1a:	5c52      	ldrb	r2, [r2, r1]
 8003a1c:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a1e:	6a3b      	ldr	r3, [r7, #32]
 8003a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a22:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	68b9      	ldr	r1, [r7, #8]
 8003a28:	6a3b      	ldr	r3, [r7, #32]
 8003a2a:	0018      	movs	r0, r3
 8003a2c:	f000 f8e3 	bl	8003bf6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003a30:	193b      	adds	r3, r7, r4
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	b25b      	sxtb	r3, r3
 8003a36:	3301      	adds	r3, #1
 8003a38:	d111      	bne.n	8003a5e <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a3a:	6a3b      	ldr	r3, [r7, #32]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d016      	beq.n	8003a70 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	3324      	adds	r3, #36	; 0x24
 8003a46:	0018      	movs	r0, r3
 8003a48:	f000 fe38 	bl	80046bc <xTaskRemoveFromEventList>
 8003a4c:	1e03      	subs	r3, r0, #0
 8003a4e:	d00f      	beq.n	8003a70 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00c      	beq.n	8003a70 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	e008      	b.n	8003a70 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003a5e:	231b      	movs	r3, #27
 8003a60:	18fb      	adds	r3, r7, r3
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	3301      	adds	r3, #1
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	b259      	sxtb	r1, r3
 8003a6a:	6a3b      	ldr	r3, [r7, #32]
 8003a6c:	2245      	movs	r2, #69	; 0x45
 8003a6e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8003a70:	2301      	movs	r3, #1
 8003a72:	627b      	str	r3, [r7, #36]	; 0x24
		{
 8003a74:	e001      	b.n	8003a7a <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003a76:	2300      	movs	r3, #0
 8003a78:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	0018      	movs	r0, r3
 8003a7e:	f001 fc5f 	bl	8005340 <vClearInterruptMaskFromISR>

	return xReturn;
 8003a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003a84:	0018      	movs	r0, r3
 8003a86:	46bd      	mov	sp, r7
 8003a88:	b00b      	add	sp, #44	; 0x2c
 8003a8a:	bd90      	pop	{r4, r7, pc}

08003a8c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b08a      	sub	sp, #40	; 0x28
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003aa0:	6a3b      	ldr	r3, [r7, #32]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <xQueueReceive+0x1e>
 8003aa6:	b672      	cpsid	i
 8003aa8:	e7fe      	b.n	8003aa8 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d103      	bne.n	8003ab8 <xQueueReceive+0x2c>
 8003ab0:	6a3b      	ldr	r3, [r7, #32]
 8003ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d101      	bne.n	8003abc <xQueueReceive+0x30>
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e000      	b.n	8003abe <xQueueReceive+0x32>
 8003abc:	2300      	movs	r3, #0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <xQueueReceive+0x3a>
 8003ac2:	b672      	cpsid	i
 8003ac4:	e7fe      	b.n	8003ac4 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ac6:	f000 ff91 	bl	80049ec <xTaskGetSchedulerState>
 8003aca:	1e03      	subs	r3, r0, #0
 8003acc:	d102      	bne.n	8003ad4 <xQueueReceive+0x48>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d101      	bne.n	8003ad8 <xQueueReceive+0x4c>
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e000      	b.n	8003ada <xQueueReceive+0x4e>
 8003ad8:	2300      	movs	r3, #0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <xQueueReceive+0x56>
 8003ade:	b672      	cpsid	i
 8003ae0:	e7fe      	b.n	8003ae0 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ae2:	f001 fbfd 	bl	80052e0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aea:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d01a      	beq.n	8003b28 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	6a3b      	ldr	r3, [r7, #32]
 8003af6:	0011      	movs	r1, r2
 8003af8:	0018      	movs	r0, r3
 8003afa:	f000 f8e7 	bl	8003ccc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	1e5a      	subs	r2, r3, #1
 8003b02:	6a3b      	ldr	r3, [r7, #32]
 8003b04:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b06:	6a3b      	ldr	r3, [r7, #32]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d008      	beq.n	8003b20 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b0e:	6a3b      	ldr	r3, [r7, #32]
 8003b10:	3310      	adds	r3, #16
 8003b12:	0018      	movs	r0, r3
 8003b14:	f000 fdd2 	bl	80046bc <xTaskRemoveFromEventList>
 8003b18:	1e03      	subs	r3, r0, #0
 8003b1a:	d001      	beq.n	8003b20 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003b1c:	f001 fbd0 	bl	80052c0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003b20:	f001 fbf0 	bl	8005304 <vPortExitCritical>
				return pdPASS;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e062      	b.n	8003bee <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d103      	bne.n	8003b36 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003b2e:	f001 fbe9 	bl	8005304 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003b32:	2300      	movs	r3, #0
 8003b34:	e05b      	b.n	8003bee <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d106      	bne.n	8003b4a <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003b3c:	2314      	movs	r3, #20
 8003b3e:	18fb      	adds	r3, r7, r3
 8003b40:	0018      	movs	r0, r3
 8003b42:	f000 fe17 	bl	8004774 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003b46:	2301      	movs	r3, #1
 8003b48:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003b4a:	f001 fbdb 	bl	8005304 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003b4e:	f000 fbc1 	bl	80042d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b52:	f001 fbc5 	bl	80052e0 <vPortEnterCritical>
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	2244      	movs	r2, #68	; 0x44
 8003b5a:	5c9b      	ldrb	r3, [r3, r2]
 8003b5c:	b25b      	sxtb	r3, r3
 8003b5e:	3301      	adds	r3, #1
 8003b60:	d103      	bne.n	8003b6a <xQueueReceive+0xde>
 8003b62:	6a3b      	ldr	r3, [r7, #32]
 8003b64:	2244      	movs	r2, #68	; 0x44
 8003b66:	2100      	movs	r1, #0
 8003b68:	5499      	strb	r1, [r3, r2]
 8003b6a:	6a3b      	ldr	r3, [r7, #32]
 8003b6c:	2245      	movs	r2, #69	; 0x45
 8003b6e:	5c9b      	ldrb	r3, [r3, r2]
 8003b70:	b25b      	sxtb	r3, r3
 8003b72:	3301      	adds	r3, #1
 8003b74:	d103      	bne.n	8003b7e <xQueueReceive+0xf2>
 8003b76:	6a3b      	ldr	r3, [r7, #32]
 8003b78:	2245      	movs	r2, #69	; 0x45
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	5499      	strb	r1, [r3, r2]
 8003b7e:	f001 fbc1 	bl	8005304 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b82:	1d3a      	adds	r2, r7, #4
 8003b84:	2314      	movs	r3, #20
 8003b86:	18fb      	adds	r3, r7, r3
 8003b88:	0011      	movs	r1, r2
 8003b8a:	0018      	movs	r0, r3
 8003b8c:	f000 fe06 	bl	800479c <xTaskCheckForTimeOut>
 8003b90:	1e03      	subs	r3, r0, #0
 8003b92:	d11e      	bne.n	8003bd2 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b94:	6a3b      	ldr	r3, [r7, #32]
 8003b96:	0018      	movs	r0, r3
 8003b98:	f000 f91c 	bl	8003dd4 <prvIsQueueEmpty>
 8003b9c:	1e03      	subs	r3, r0, #0
 8003b9e:	d011      	beq.n	8003bc4 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003ba0:	6a3b      	ldr	r3, [r7, #32]
 8003ba2:	3324      	adds	r3, #36	; 0x24
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	0011      	movs	r1, r2
 8003ba8:	0018      	movs	r0, r3
 8003baa:	f000 fd43 	bl	8004634 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003bae:	6a3b      	ldr	r3, [r7, #32]
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	f000 f8b1 	bl	8003d18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003bb6:	f000 fb99 	bl	80042ec <xTaskResumeAll>
 8003bba:	1e03      	subs	r3, r0, #0
 8003bbc:	d191      	bne.n	8003ae2 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8003bbe:	f001 fb7f 	bl	80052c0 <vPortYield>
 8003bc2:	e78e      	b.n	8003ae2 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003bc4:	6a3b      	ldr	r3, [r7, #32]
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	f000 f8a6 	bl	8003d18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003bcc:	f000 fb8e 	bl	80042ec <xTaskResumeAll>
 8003bd0:	e787      	b.n	8003ae2 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003bd2:	6a3b      	ldr	r3, [r7, #32]
 8003bd4:	0018      	movs	r0, r3
 8003bd6:	f000 f89f 	bl	8003d18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003bda:	f000 fb87 	bl	80042ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	0018      	movs	r0, r3
 8003be2:	f000 f8f7 	bl	8003dd4 <prvIsQueueEmpty>
 8003be6:	1e03      	subs	r3, r0, #0
 8003be8:	d100      	bne.n	8003bec <xQueueReceive+0x160>
 8003bea:	e77a      	b.n	8003ae2 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003bec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003bee:	0018      	movs	r0, r3
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	b00a      	add	sp, #40	; 0x28
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b086      	sub	sp, #24
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	60f8      	str	r0, [r7, #12]
 8003bfe:	60b9      	str	r1, [r7, #8]
 8003c00:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003c02:	2300      	movs	r3, #0
 8003c04:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c0a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10e      	bne.n	8003c32 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d14e      	bne.n	8003cba <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	0018      	movs	r0, r3
 8003c22:	f000 feff 	bl	8004a24 <xTaskPriorityDisinherit>
 8003c26:	0003      	movs	r3, r0
 8003c28:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	609a      	str	r2, [r3, #8]
 8003c30:	e043      	b.n	8003cba <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d119      	bne.n	8003c6c <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6858      	ldr	r0, [r3, #4]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	0019      	movs	r1, r3
 8003c44:	f001 fe22 	bl	800588c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c50:	18d2      	adds	r2, r2, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	685a      	ldr	r2, [r3, #4]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d32b      	bcc.n	8003cba <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	605a      	str	r2, [r3, #4]
 8003c6a:	e026      	b.n	8003cba <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	68d8      	ldr	r0, [r3, #12]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	0019      	movs	r1, r3
 8003c78:	f001 fe08 	bl	800588c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	68da      	ldr	r2, [r3, #12]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c84:	425b      	negs	r3, r3
 8003c86:	18d2      	adds	r2, r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d207      	bcs.n	8003ca8 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca0:	425b      	negs	r3, r3
 8003ca2:	18d2      	adds	r2, r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d105      	bne.n	8003cba <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d002      	beq.n	8003cba <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1c5a      	adds	r2, r3, #1
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003cc2:	697b      	ldr	r3, [r7, #20]
}
 8003cc4:	0018      	movs	r0, r3
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	b006      	add	sp, #24
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d018      	beq.n	8003d10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68da      	ldr	r2, [r3, #12]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce6:	18d2      	adds	r2, r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68da      	ldr	r2, [r3, #12]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d303      	bcc.n	8003d00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	68d9      	ldr	r1, [r3, #12]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	f001 fdbe 	bl	800588c <memcpy>
	}
}
 8003d10:	46c0      	nop			; (mov r8, r8)
 8003d12:	46bd      	mov	sp, r7
 8003d14:	b002      	add	sp, #8
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003d20:	f001 fade 	bl	80052e0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003d24:	230f      	movs	r3, #15
 8003d26:	18fb      	adds	r3, r7, r3
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	2145      	movs	r1, #69	; 0x45
 8003d2c:	5c52      	ldrb	r2, [r2, r1]
 8003d2e:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003d30:	e013      	b.n	8003d5a <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d016      	beq.n	8003d68 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	3324      	adds	r3, #36	; 0x24
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f000 fcbc 	bl	80046bc <xTaskRemoveFromEventList>
 8003d44:	1e03      	subs	r3, r0, #0
 8003d46:	d001      	beq.n	8003d4c <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003d48:	f000 fd78 	bl	800483c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003d4c:	210f      	movs	r1, #15
 8003d4e:	187b      	adds	r3, r7, r1
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	3b01      	subs	r3, #1
 8003d54:	b2da      	uxtb	r2, r3
 8003d56:	187b      	adds	r3, r7, r1
 8003d58:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003d5a:	230f      	movs	r3, #15
 8003d5c:	18fb      	adds	r3, r7, r3
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	b25b      	sxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	dce5      	bgt.n	8003d32 <prvUnlockQueue+0x1a>
 8003d66:	e000      	b.n	8003d6a <prvUnlockQueue+0x52>
					break;
 8003d68:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2245      	movs	r2, #69	; 0x45
 8003d6e:	21ff      	movs	r1, #255	; 0xff
 8003d70:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8003d72:	f001 fac7 	bl	8005304 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003d76:	f001 fab3 	bl	80052e0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003d7a:	230e      	movs	r3, #14
 8003d7c:	18fb      	adds	r3, r7, r3
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	2144      	movs	r1, #68	; 0x44
 8003d82:	5c52      	ldrb	r2, [r2, r1]
 8003d84:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d86:	e013      	b.n	8003db0 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d016      	beq.n	8003dbe <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	3310      	adds	r3, #16
 8003d94:	0018      	movs	r0, r3
 8003d96:	f000 fc91 	bl	80046bc <xTaskRemoveFromEventList>
 8003d9a:	1e03      	subs	r3, r0, #0
 8003d9c:	d001      	beq.n	8003da2 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8003d9e:	f000 fd4d 	bl	800483c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003da2:	210e      	movs	r1, #14
 8003da4:	187b      	adds	r3, r7, r1
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	3b01      	subs	r3, #1
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	187b      	adds	r3, r7, r1
 8003dae:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003db0:	230e      	movs	r3, #14
 8003db2:	18fb      	adds	r3, r7, r3
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	b25b      	sxtb	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	dce5      	bgt.n	8003d88 <prvUnlockQueue+0x70>
 8003dbc:	e000      	b.n	8003dc0 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8003dbe:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2244      	movs	r2, #68	; 0x44
 8003dc4:	21ff      	movs	r1, #255	; 0xff
 8003dc6:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8003dc8:	f001 fa9c 	bl	8005304 <vPortExitCritical>
}
 8003dcc:	46c0      	nop			; (mov r8, r8)
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	b004      	add	sp, #16
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ddc:	f001 fa80 	bl	80052e0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d102      	bne.n	8003dee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003de8:	2301      	movs	r3, #1
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	e001      	b.n	8003df2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003dee:	2300      	movs	r3, #0
 8003df0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003df2:	f001 fa87 	bl	8005304 <vPortExitCritical>

	return xReturn;
 8003df6:	68fb      	ldr	r3, [r7, #12]
}
 8003df8:	0018      	movs	r0, r3
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	b004      	add	sp, #16
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003e08:	f001 fa6a 	bl	80052e0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d102      	bne.n	8003e1e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	60fb      	str	r3, [r7, #12]
 8003e1c:	e001      	b.n	8003e22 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003e22:	f001 fa6f 	bl	8005304 <vPortExitCritical>

	return xReturn;
 8003e26:	68fb      	ldr	r3, [r7, #12]
}
 8003e28:	0018      	movs	r0, r3
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	b004      	add	sp, #16
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	60fb      	str	r3, [r7, #12]
 8003e3e:	e015      	b.n	8003e6c <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003e40:	4b0e      	ldr	r3, [pc, #56]	; (8003e7c <vQueueAddToRegistry+0x4c>)
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	00d2      	lsls	r2, r2, #3
 8003e46:	58d3      	ldr	r3, [r2, r3]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d10c      	bne.n	8003e66 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003e4c:	4b0b      	ldr	r3, [pc, #44]	; (8003e7c <vQueueAddToRegistry+0x4c>)
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	00d2      	lsls	r2, r2, #3
 8003e52:	6839      	ldr	r1, [r7, #0]
 8003e54:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003e56:	4a09      	ldr	r2, [pc, #36]	; (8003e7c <vQueueAddToRegistry+0x4c>)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	18d3      	adds	r3, r2, r3
 8003e5e:	3304      	adds	r3, #4
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003e64:	e006      	b.n	8003e74 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	60fb      	str	r3, [r7, #12]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b07      	cmp	r3, #7
 8003e70:	d9e6      	bls.n	8003e40 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003e72:	46c0      	nop			; (mov r8, r8)
 8003e74:	46c0      	nop			; (mov r8, r8)
 8003e76:	46bd      	mov	sp, r7
 8003e78:	b004      	add	sp, #16
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	200008c0 	.word	0x200008c0

08003e80 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003e90:	f001 fa26 	bl	80052e0 <vPortEnterCritical>
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	2244      	movs	r2, #68	; 0x44
 8003e98:	5c9b      	ldrb	r3, [r3, r2]
 8003e9a:	b25b      	sxtb	r3, r3
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	d103      	bne.n	8003ea8 <vQueueWaitForMessageRestricted+0x28>
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	2244      	movs	r2, #68	; 0x44
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	5499      	strb	r1, [r3, r2]
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	2245      	movs	r2, #69	; 0x45
 8003eac:	5c9b      	ldrb	r3, [r3, r2]
 8003eae:	b25b      	sxtb	r3, r3
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	d103      	bne.n	8003ebc <vQueueWaitForMessageRestricted+0x3c>
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	2245      	movs	r2, #69	; 0x45
 8003eb8:	2100      	movs	r1, #0
 8003eba:	5499      	strb	r1, [r3, r2]
 8003ebc:	f001 fa22 	bl	8005304 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d106      	bne.n	8003ed6 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	3324      	adds	r3, #36	; 0x24
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	68b9      	ldr	r1, [r7, #8]
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	f000 fbcd 	bl	8004670 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	0018      	movs	r0, r3
 8003eda:	f7ff ff1d 	bl	8003d18 <prvUnlockQueue>
	}
 8003ede:	46c0      	nop			; (mov r8, r8)
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	b006      	add	sp, #24
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003ee6:	b590      	push	{r4, r7, lr}
 8003ee8:	b08d      	sub	sp, #52	; 0x34
 8003eea:	af04      	add	r7, sp, #16
 8003eec:	60f8      	str	r0, [r7, #12]
 8003eee:	60b9      	str	r1, [r7, #8]
 8003ef0:	607a      	str	r2, [r7, #4]
 8003ef2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003ef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <xTaskCreateStatic+0x18>
 8003efa:	b672      	cpsid	i
 8003efc:	e7fe      	b.n	8003efc <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8003efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d101      	bne.n	8003f08 <xTaskCreateStatic+0x22>
 8003f04:	b672      	cpsid	i
 8003f06:	e7fe      	b.n	8003f06 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003f08:	23a8      	movs	r3, #168	; 0xa8
 8003f0a:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	2ba8      	cmp	r3, #168	; 0xa8
 8003f10:	d001      	beq.n	8003f16 <xTaskCreateStatic+0x30>
 8003f12:	b672      	cpsid	i
 8003f14:	e7fe      	b.n	8003f14 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003f16:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d020      	beq.n	8003f60 <xTaskCreateStatic+0x7a>
 8003f1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d01d      	beq.n	8003f60 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f26:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f2c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	22a5      	movs	r2, #165	; 0xa5
 8003f32:	2102      	movs	r1, #2
 8003f34:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003f36:	683c      	ldr	r4, [r7, #0]
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	68b9      	ldr	r1, [r7, #8]
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	2300      	movs	r3, #0
 8003f40:	9303      	str	r3, [sp, #12]
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	9302      	str	r3, [sp, #8]
 8003f46:	2318      	movs	r3, #24
 8003f48:	18fb      	adds	r3, r7, r3
 8003f4a:	9301      	str	r3, [sp, #4]
 8003f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f4e:	9300      	str	r3, [sp, #0]
 8003f50:	0023      	movs	r3, r4
 8003f52:	f000 f859 	bl	8004008 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	0018      	movs	r0, r3
 8003f5a:	f000 f8f5 	bl	8004148 <prvAddNewTaskToReadyList>
 8003f5e:	e001      	b.n	8003f64 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 8003f60:	2300      	movs	r3, #0
 8003f62:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003f64:	69bb      	ldr	r3, [r7, #24]
	}
 8003f66:	0018      	movs	r0, r3
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	b009      	add	sp, #36	; 0x24
 8003f6c:	bd90      	pop	{r4, r7, pc}

08003f6e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003f6e:	b590      	push	{r4, r7, lr}
 8003f70:	b08d      	sub	sp, #52	; 0x34
 8003f72:	af04      	add	r7, sp, #16
 8003f74:	60f8      	str	r0, [r7, #12]
 8003f76:	60b9      	str	r1, [r7, #8]
 8003f78:	603b      	str	r3, [r7, #0]
 8003f7a:	1dbb      	adds	r3, r7, #6
 8003f7c:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003f7e:	1dbb      	adds	r3, r7, #6
 8003f80:	881b      	ldrh	r3, [r3, #0]
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	0018      	movs	r0, r3
 8003f86:	f001 fa43 	bl	8005410 <pvPortMalloc>
 8003f8a:	0003      	movs	r3, r0
 8003f8c:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d010      	beq.n	8003fb6 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003f94:	20a8      	movs	r0, #168	; 0xa8
 8003f96:	f001 fa3b 	bl	8005410 <pvPortMalloc>
 8003f9a:	0003      	movs	r3, r0
 8003f9c:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	631a      	str	r2, [r3, #48]	; 0x30
 8003faa:	e006      	b.n	8003fba <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	0018      	movs	r0, r3
 8003fb0:	f001 fada 	bl	8005568 <vPortFree>
 8003fb4:	e001      	b.n	8003fba <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d01a      	beq.n	8003ff6 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	22a5      	movs	r2, #165	; 0xa5
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003fc8:	1dbb      	adds	r3, r7, #6
 8003fca:	881a      	ldrh	r2, [r3, #0]
 8003fcc:	683c      	ldr	r4, [r7, #0]
 8003fce:	68b9      	ldr	r1, [r7, #8]
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	9303      	str	r3, [sp, #12]
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	9302      	str	r3, [sp, #8]
 8003fda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fdc:	9301      	str	r3, [sp, #4]
 8003fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	0023      	movs	r3, r4
 8003fe4:	f000 f810 	bl	8004008 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	0018      	movs	r0, r3
 8003fec:	f000 f8ac 	bl	8004148 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	61bb      	str	r3, [r7, #24]
 8003ff4:	e002      	b.n	8003ffc <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	425b      	negs	r3, r3
 8003ffa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003ffc:	69bb      	ldr	r3, [r7, #24]
	}
 8003ffe:	0018      	movs	r0, r3
 8004000:	46bd      	mov	sp, r7
 8004002:	b009      	add	sp, #36	; 0x24
 8004004:	bd90      	pop	{r4, r7, pc}
	...

08004008 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
 8004014:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004018:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	001a      	movs	r2, r3
 8004020:	21a5      	movs	r1, #165	; 0xa5
 8004022:	f001 fba7 	bl	8005774 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004028:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4942      	ldr	r1, [pc, #264]	; (8004138 <prvInitialiseNewTask+0x130>)
 800402e:	468c      	mov	ip, r1
 8004030:	4463      	add	r3, ip
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	18d3      	adds	r3, r2, r3
 8004036:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	2207      	movs	r2, #7
 800403c:	4393      	bics	r3, r2
 800403e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	2207      	movs	r2, #7
 8004044:	4013      	ands	r3, r2
 8004046:	d001      	beq.n	800404c <prvInitialiseNewTask+0x44>
 8004048:	b672      	cpsid	i
 800404a:	e7fe      	b.n	800404a <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d020      	beq.n	8004094 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004052:	2300      	movs	r3, #0
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	e013      	b.n	8004080 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004058:	68ba      	ldr	r2, [r7, #8]
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	18d3      	adds	r3, r2, r3
 800405e:	7818      	ldrb	r0, [r3, #0]
 8004060:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004062:	2134      	movs	r1, #52	; 0x34
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	18d3      	adds	r3, r2, r3
 8004068:	185b      	adds	r3, r3, r1
 800406a:	1c02      	adds	r2, r0, #0
 800406c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800406e:	68ba      	ldr	r2, [r7, #8]
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	18d3      	adds	r3, r2, r3
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d006      	beq.n	8004088 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	3301      	adds	r3, #1
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	2b0f      	cmp	r3, #15
 8004084:	d9e8      	bls.n	8004058 <prvInitialiseNewTask+0x50>
 8004086:	e000      	b.n	800408a <prvInitialiseNewTask+0x82>
			{
				break;
 8004088:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800408a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800408c:	2243      	movs	r2, #67	; 0x43
 800408e:	2100      	movs	r1, #0
 8004090:	5499      	strb	r1, [r3, r2]
 8004092:	e003      	b.n	800409c <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004096:	2234      	movs	r2, #52	; 0x34
 8004098:	2100      	movs	r1, #0
 800409a:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800409c:	6a3b      	ldr	r3, [r7, #32]
 800409e:	2b37      	cmp	r3, #55	; 0x37
 80040a0:	d901      	bls.n	80040a6 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80040a2:	2337      	movs	r3, #55	; 0x37
 80040a4:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80040a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a8:	6a3a      	ldr	r2, [r7, #32]
 80040aa:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80040ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ae:	6a3a      	ldr	r2, [r7, #32]
 80040b0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80040b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b4:	2200      	movs	r2, #0
 80040b6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80040b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ba:	3304      	adds	r3, #4
 80040bc:	0018      	movs	r0, r3
 80040be:	f7ff fa5b 	bl	8003578 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80040c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040c4:	3318      	adds	r3, #24
 80040c6:	0018      	movs	r0, r3
 80040c8:	f7ff fa56 	bl	8003578 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80040cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040d0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040d2:	6a3b      	ldr	r3, [r7, #32]
 80040d4:	2238      	movs	r2, #56	; 0x38
 80040d6:	1ad2      	subs	r2, r2, r3
 80040d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040da:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80040dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040e0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80040e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040e4:	22a0      	movs	r2, #160	; 0xa0
 80040e6:	2100      	movs	r1, #0
 80040e8:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80040ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ec:	22a4      	movs	r2, #164	; 0xa4
 80040ee:	2100      	movs	r1, #0
 80040f0:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80040f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f4:	3354      	adds	r3, #84	; 0x54
 80040f6:	224c      	movs	r2, #76	; 0x4c
 80040f8:	2100      	movs	r1, #0
 80040fa:	0018      	movs	r0, r3
 80040fc:	f001 fb3a 	bl	8005774 <memset>
 8004100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004102:	4a0e      	ldr	r2, [pc, #56]	; (800413c <prvInitialiseNewTask+0x134>)
 8004104:	659a      	str	r2, [r3, #88]	; 0x58
 8004106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004108:	4a0d      	ldr	r2, [pc, #52]	; (8004140 <prvInitialiseNewTask+0x138>)
 800410a:	65da      	str	r2, [r3, #92]	; 0x5c
 800410c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800410e:	4a0d      	ldr	r2, [pc, #52]	; (8004144 <prvInitialiseNewTask+0x13c>)
 8004110:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004112:	683a      	ldr	r2, [r7, #0]
 8004114:	68f9      	ldr	r1, [r7, #12]
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	0018      	movs	r0, r3
 800411a:	f001 f845 	bl	80051a8 <pxPortInitialiseStack>
 800411e:	0002      	movs	r2, r0
 8004120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004122:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	2b00      	cmp	r3, #0
 8004128:	d002      	beq.n	8004130 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800412e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004130:	46c0      	nop			; (mov r8, r8)
 8004132:	46bd      	mov	sp, r7
 8004134:	b006      	add	sp, #24
 8004136:	bd80      	pop	{r7, pc}
 8004138:	3fffffff 	.word	0x3fffffff
 800413c:	20001b4c 	.word	0x20001b4c
 8004140:	20001bb4 	.word	0x20001bb4
 8004144:	20001c1c 	.word	0x20001c1c

08004148 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004150:	f001 f8c6 	bl	80052e0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004154:	4b2a      	ldr	r3, [pc, #168]	; (8004200 <prvAddNewTaskToReadyList+0xb8>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	1c5a      	adds	r2, r3, #1
 800415a:	4b29      	ldr	r3, [pc, #164]	; (8004200 <prvAddNewTaskToReadyList+0xb8>)
 800415c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800415e:	4b29      	ldr	r3, [pc, #164]	; (8004204 <prvAddNewTaskToReadyList+0xbc>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d109      	bne.n	800417a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004166:	4b27      	ldr	r3, [pc, #156]	; (8004204 <prvAddNewTaskToReadyList+0xbc>)
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800416c:	4b24      	ldr	r3, [pc, #144]	; (8004200 <prvAddNewTaskToReadyList+0xb8>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d110      	bne.n	8004196 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004174:	f000 fb7c 	bl	8004870 <prvInitialiseTaskLists>
 8004178:	e00d      	b.n	8004196 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800417a:	4b23      	ldr	r3, [pc, #140]	; (8004208 <prvAddNewTaskToReadyList+0xc0>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d109      	bne.n	8004196 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004182:	4b20      	ldr	r3, [pc, #128]	; (8004204 <prvAddNewTaskToReadyList+0xbc>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418c:	429a      	cmp	r2, r3
 800418e:	d802      	bhi.n	8004196 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004190:	4b1c      	ldr	r3, [pc, #112]	; (8004204 <prvAddNewTaskToReadyList+0xbc>)
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004196:	4b1d      	ldr	r3, [pc, #116]	; (800420c <prvAddNewTaskToReadyList+0xc4>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	1c5a      	adds	r2, r3, #1
 800419c:	4b1b      	ldr	r3, [pc, #108]	; (800420c <prvAddNewTaskToReadyList+0xc4>)
 800419e:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80041a0:	4b1a      	ldr	r3, [pc, #104]	; (800420c <prvAddNewTaskToReadyList+0xc4>)
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ac:	4b18      	ldr	r3, [pc, #96]	; (8004210 <prvAddNewTaskToReadyList+0xc8>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d903      	bls.n	80041bc <prvAddNewTaskToReadyList+0x74>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b8:	4b15      	ldr	r3, [pc, #84]	; (8004210 <prvAddNewTaskToReadyList+0xc8>)
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041c0:	0013      	movs	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	189b      	adds	r3, r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	4a12      	ldr	r2, [pc, #72]	; (8004214 <prvAddNewTaskToReadyList+0xcc>)
 80041ca:	189a      	adds	r2, r3, r2
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	3304      	adds	r3, #4
 80041d0:	0019      	movs	r1, r3
 80041d2:	0010      	movs	r0, r2
 80041d4:	f7ff f9db 	bl	800358e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80041d8:	f001 f894 	bl	8005304 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80041dc:	4b0a      	ldr	r3, [pc, #40]	; (8004208 <prvAddNewTaskToReadyList+0xc0>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d008      	beq.n	80041f6 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80041e4:	4b07      	ldr	r3, [pc, #28]	; (8004204 <prvAddNewTaskToReadyList+0xbc>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d201      	bcs.n	80041f6 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80041f2:	f001 f865 	bl	80052c0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80041f6:	46c0      	nop			; (mov r8, r8)
 80041f8:	46bd      	mov	sp, r7
 80041fa:	b002      	add	sp, #8
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	46c0      	nop			; (mov r8, r8)
 8004200:	20000dd4 	.word	0x20000dd4
 8004204:	20000900 	.word	0x20000900
 8004208:	20000de0 	.word	0x20000de0
 800420c:	20000df0 	.word	0x20000df0
 8004210:	20000ddc 	.word	0x20000ddc
 8004214:	20000904 	.word	0x20000904

08004218 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004218:	b590      	push	{r4, r7, lr}
 800421a:	b089      	sub	sp, #36	; 0x24
 800421c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800421e:	2300      	movs	r3, #0
 8004220:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004222:	2300      	movs	r3, #0
 8004224:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004226:	003a      	movs	r2, r7
 8004228:	1d39      	adds	r1, r7, #4
 800422a:	2308      	movs	r3, #8
 800422c:	18fb      	adds	r3, r7, r3
 800422e:	0018      	movs	r0, r3
 8004230:	f7ff f954 	bl	80034dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004234:	683c      	ldr	r4, [r7, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68ba      	ldr	r2, [r7, #8]
 800423a:	491e      	ldr	r1, [pc, #120]	; (80042b4 <vTaskStartScheduler+0x9c>)
 800423c:	481e      	ldr	r0, [pc, #120]	; (80042b8 <vTaskStartScheduler+0xa0>)
 800423e:	9202      	str	r2, [sp, #8]
 8004240:	9301      	str	r3, [sp, #4]
 8004242:	2300      	movs	r3, #0
 8004244:	9300      	str	r3, [sp, #0]
 8004246:	2300      	movs	r3, #0
 8004248:	0022      	movs	r2, r4
 800424a:	f7ff fe4c 	bl	8003ee6 <xTaskCreateStatic>
 800424e:	0002      	movs	r2, r0
 8004250:	4b1a      	ldr	r3, [pc, #104]	; (80042bc <vTaskStartScheduler+0xa4>)
 8004252:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004254:	4b19      	ldr	r3, [pc, #100]	; (80042bc <vTaskStartScheduler+0xa4>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d002      	beq.n	8004262 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800425c:	2301      	movs	r3, #1
 800425e:	60fb      	str	r3, [r7, #12]
 8004260:	e001      	b.n	8004266 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d103      	bne.n	8004274 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800426c:	f000 fc8a 	bl	8004b84 <xTimerCreateTimerTask>
 8004270:	0003      	movs	r3, r0
 8004272:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d113      	bne.n	80042a2 <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800427a:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800427c:	4b10      	ldr	r3, [pc, #64]	; (80042c0 <vTaskStartScheduler+0xa8>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	3354      	adds	r3, #84	; 0x54
 8004282:	001a      	movs	r2, r3
 8004284:	4b0f      	ldr	r3, [pc, #60]	; (80042c4 <vTaskStartScheduler+0xac>)
 8004286:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004288:	4b0f      	ldr	r3, [pc, #60]	; (80042c8 <vTaskStartScheduler+0xb0>)
 800428a:	2201      	movs	r2, #1
 800428c:	4252      	negs	r2, r2
 800428e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004290:	4b0e      	ldr	r3, [pc, #56]	; (80042cc <vTaskStartScheduler+0xb4>)
 8004292:	2201      	movs	r2, #1
 8004294:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004296:	4b0e      	ldr	r3, [pc, #56]	; (80042d0 <vTaskStartScheduler+0xb8>)
 8004298:	2200      	movs	r2, #0
 800429a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800429c:	f000 ffec 	bl	8005278 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80042a0:	e004      	b.n	80042ac <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	3301      	adds	r3, #1
 80042a6:	d101      	bne.n	80042ac <vTaskStartScheduler+0x94>
 80042a8:	b672      	cpsid	i
 80042aa:	e7fe      	b.n	80042aa <vTaskStartScheduler+0x92>
}
 80042ac:	46c0      	nop			; (mov r8, r8)
 80042ae:	46bd      	mov	sp, r7
 80042b0:	b005      	add	sp, #20
 80042b2:	bd90      	pop	{r4, r7, pc}
 80042b4:	080059b8 	.word	0x080059b8
 80042b8:	08004851 	.word	0x08004851
 80042bc:	20000df8 	.word	0x20000df8
 80042c0:	20000900 	.word	0x20000900
 80042c4:	2000005c 	.word	0x2000005c
 80042c8:	20000df4 	.word	0x20000df4
 80042cc:	20000de0 	.word	0x20000de0
 80042d0:	20000dd8 	.word	0x20000dd8

080042d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80042d8:	4b03      	ldr	r3, [pc, #12]	; (80042e8 <vTaskSuspendAll+0x14>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	4b02      	ldr	r3, [pc, #8]	; (80042e8 <vTaskSuspendAll+0x14>)
 80042e0:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80042e2:	46c0      	nop			; (mov r8, r8)
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	20000dfc 	.word	0x20000dfc

080042ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80042f2:	2300      	movs	r3, #0
 80042f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80042f6:	2300      	movs	r3, #0
 80042f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80042fa:	4b3a      	ldr	r3, [pc, #232]	; (80043e4 <xTaskResumeAll+0xf8>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <xTaskResumeAll+0x1a>
 8004302:	b672      	cpsid	i
 8004304:	e7fe      	b.n	8004304 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004306:	f000 ffeb 	bl	80052e0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800430a:	4b36      	ldr	r3, [pc, #216]	; (80043e4 <xTaskResumeAll+0xf8>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	1e5a      	subs	r2, r3, #1
 8004310:	4b34      	ldr	r3, [pc, #208]	; (80043e4 <xTaskResumeAll+0xf8>)
 8004312:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004314:	4b33      	ldr	r3, [pc, #204]	; (80043e4 <xTaskResumeAll+0xf8>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d15b      	bne.n	80043d4 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800431c:	4b32      	ldr	r3, [pc, #200]	; (80043e8 <xTaskResumeAll+0xfc>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d057      	beq.n	80043d4 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004324:	e02f      	b.n	8004386 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004326:	4b31      	ldr	r3, [pc, #196]	; (80043ec <xTaskResumeAll+0x100>)
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	3318      	adds	r3, #24
 8004332:	0018      	movs	r0, r3
 8004334:	f7ff f983 	bl	800363e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	3304      	adds	r3, #4
 800433c:	0018      	movs	r0, r3
 800433e:	f7ff f97e 	bl	800363e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004346:	4b2a      	ldr	r3, [pc, #168]	; (80043f0 <xTaskResumeAll+0x104>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	429a      	cmp	r2, r3
 800434c:	d903      	bls.n	8004356 <xTaskResumeAll+0x6a>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004352:	4b27      	ldr	r3, [pc, #156]	; (80043f0 <xTaskResumeAll+0x104>)
 8004354:	601a      	str	r2, [r3, #0]
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800435a:	0013      	movs	r3, r2
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	189b      	adds	r3, r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	4a24      	ldr	r2, [pc, #144]	; (80043f4 <xTaskResumeAll+0x108>)
 8004364:	189a      	adds	r2, r3, r2
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	3304      	adds	r3, #4
 800436a:	0019      	movs	r1, r3
 800436c:	0010      	movs	r0, r2
 800436e:	f7ff f90e 	bl	800358e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004376:	4b20      	ldr	r3, [pc, #128]	; (80043f8 <xTaskResumeAll+0x10c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437c:	429a      	cmp	r2, r3
 800437e:	d302      	bcc.n	8004386 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8004380:	4b1e      	ldr	r3, [pc, #120]	; (80043fc <xTaskResumeAll+0x110>)
 8004382:	2201      	movs	r2, #1
 8004384:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004386:	4b19      	ldr	r3, [pc, #100]	; (80043ec <xTaskResumeAll+0x100>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1cb      	bne.n	8004326 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004394:	f000 fb0c 	bl	80049b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004398:	4b19      	ldr	r3, [pc, #100]	; (8004400 <xTaskResumeAll+0x114>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00f      	beq.n	80043c4 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80043a4:	f000 f83c 	bl	8004420 <xTaskIncrementTick>
 80043a8:	1e03      	subs	r3, r0, #0
 80043aa:	d002      	beq.n	80043b2 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 80043ac:	4b13      	ldr	r3, [pc, #76]	; (80043fc <xTaskResumeAll+0x110>)
 80043ae:	2201      	movs	r2, #1
 80043b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	3b01      	subs	r3, #1
 80043b6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d1f2      	bne.n	80043a4 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 80043be:	4b10      	ldr	r3, [pc, #64]	; (8004400 <xTaskResumeAll+0x114>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80043c4:	4b0d      	ldr	r3, [pc, #52]	; (80043fc <xTaskResumeAll+0x110>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d003      	beq.n	80043d4 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80043cc:	2301      	movs	r3, #1
 80043ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80043d0:	f000 ff76 	bl	80052c0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80043d4:	f000 ff96 	bl	8005304 <vPortExitCritical>

	return xAlreadyYielded;
 80043d8:	68bb      	ldr	r3, [r7, #8]
}
 80043da:	0018      	movs	r0, r3
 80043dc:	46bd      	mov	sp, r7
 80043de:	b004      	add	sp, #16
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	46c0      	nop			; (mov r8, r8)
 80043e4:	20000dfc 	.word	0x20000dfc
 80043e8:	20000dd4 	.word	0x20000dd4
 80043ec:	20000d94 	.word	0x20000d94
 80043f0:	20000ddc 	.word	0x20000ddc
 80043f4:	20000904 	.word	0x20000904
 80043f8:	20000900 	.word	0x20000900
 80043fc:	20000de8 	.word	0x20000de8
 8004400:	20000de4 	.word	0x20000de4

08004404 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800440a:	4b04      	ldr	r3, [pc, #16]	; (800441c <xTaskGetTickCount+0x18>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004410:	687b      	ldr	r3, [r7, #4]
}
 8004412:	0018      	movs	r0, r3
 8004414:	46bd      	mov	sp, r7
 8004416:	b002      	add	sp, #8
 8004418:	bd80      	pop	{r7, pc}
 800441a:	46c0      	nop			; (mov r8, r8)
 800441c:	20000dd8 	.word	0x20000dd8

08004420 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b086      	sub	sp, #24
 8004424:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004426:	2300      	movs	r3, #0
 8004428:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800442a:	4b4a      	ldr	r3, [pc, #296]	; (8004554 <xTaskIncrementTick+0x134>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d000      	beq.n	8004434 <xTaskIncrementTick+0x14>
 8004432:	e084      	b.n	800453e <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004434:	4b48      	ldr	r3, [pc, #288]	; (8004558 <xTaskIncrementTick+0x138>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	3301      	adds	r3, #1
 800443a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800443c:	4b46      	ldr	r3, [pc, #280]	; (8004558 <xTaskIncrementTick+0x138>)
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d117      	bne.n	8004478 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8004448:	4b44      	ldr	r3, [pc, #272]	; (800455c <xTaskIncrementTick+0x13c>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <xTaskIncrementTick+0x36>
 8004452:	b672      	cpsid	i
 8004454:	e7fe      	b.n	8004454 <xTaskIncrementTick+0x34>
 8004456:	4b41      	ldr	r3, [pc, #260]	; (800455c <xTaskIncrementTick+0x13c>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	60fb      	str	r3, [r7, #12]
 800445c:	4b40      	ldr	r3, [pc, #256]	; (8004560 <xTaskIncrementTick+0x140>)
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	4b3e      	ldr	r3, [pc, #248]	; (800455c <xTaskIncrementTick+0x13c>)
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	4b3e      	ldr	r3, [pc, #248]	; (8004560 <xTaskIncrementTick+0x140>)
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	4b3e      	ldr	r3, [pc, #248]	; (8004564 <xTaskIncrementTick+0x144>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	1c5a      	adds	r2, r3, #1
 8004470:	4b3c      	ldr	r3, [pc, #240]	; (8004564 <xTaskIncrementTick+0x144>)
 8004472:	601a      	str	r2, [r3, #0]
 8004474:	f000 fa9c 	bl	80049b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004478:	4b3b      	ldr	r3, [pc, #236]	; (8004568 <xTaskIncrementTick+0x148>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	429a      	cmp	r2, r3
 8004480:	d349      	bcc.n	8004516 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004482:	4b36      	ldr	r3, [pc, #216]	; (800455c <xTaskIncrementTick+0x13c>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d104      	bne.n	8004496 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800448c:	4b36      	ldr	r3, [pc, #216]	; (8004568 <xTaskIncrementTick+0x148>)
 800448e:	2201      	movs	r2, #1
 8004490:	4252      	negs	r2, r2
 8004492:	601a      	str	r2, [r3, #0]
					break;
 8004494:	e03f      	b.n	8004516 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004496:	4b31      	ldr	r3, [pc, #196]	; (800455c <xTaskIncrementTick+0x13c>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d203      	bcs.n	80044b6 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80044ae:	4b2e      	ldr	r3, [pc, #184]	; (8004568 <xTaskIncrementTick+0x148>)
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80044b4:	e02f      	b.n	8004516 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	3304      	adds	r3, #4
 80044ba:	0018      	movs	r0, r3
 80044bc:	f7ff f8bf 	bl	800363e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d004      	beq.n	80044d2 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	3318      	adds	r3, #24
 80044cc:	0018      	movs	r0, r3
 80044ce:	f7ff f8b6 	bl	800363e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044d6:	4b25      	ldr	r3, [pc, #148]	; (800456c <xTaskIncrementTick+0x14c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	429a      	cmp	r2, r3
 80044dc:	d903      	bls.n	80044e6 <xTaskIncrementTick+0xc6>
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e2:	4b22      	ldr	r3, [pc, #136]	; (800456c <xTaskIncrementTick+0x14c>)
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ea:	0013      	movs	r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	189b      	adds	r3, r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4a1f      	ldr	r2, [pc, #124]	; (8004570 <xTaskIncrementTick+0x150>)
 80044f4:	189a      	adds	r2, r3, r2
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	3304      	adds	r3, #4
 80044fa:	0019      	movs	r1, r3
 80044fc:	0010      	movs	r0, r2
 80044fe:	f7ff f846 	bl	800358e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004506:	4b1b      	ldr	r3, [pc, #108]	; (8004574 <xTaskIncrementTick+0x154>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800450c:	429a      	cmp	r2, r3
 800450e:	d3b8      	bcc.n	8004482 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8004510:	2301      	movs	r3, #1
 8004512:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004514:	e7b5      	b.n	8004482 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004516:	4b17      	ldr	r3, [pc, #92]	; (8004574 <xTaskIncrementTick+0x154>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800451c:	4914      	ldr	r1, [pc, #80]	; (8004570 <xTaskIncrementTick+0x150>)
 800451e:	0013      	movs	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	189b      	adds	r3, r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	585b      	ldr	r3, [r3, r1]
 8004528:	2b01      	cmp	r3, #1
 800452a:	d901      	bls.n	8004530 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 800452c:	2301      	movs	r3, #1
 800452e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004530:	4b11      	ldr	r3, [pc, #68]	; (8004578 <xTaskIncrementTick+0x158>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d007      	beq.n	8004548 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8004538:	2301      	movs	r3, #1
 800453a:	617b      	str	r3, [r7, #20]
 800453c:	e004      	b.n	8004548 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800453e:	4b0f      	ldr	r3, [pc, #60]	; (800457c <xTaskIncrementTick+0x15c>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	4b0d      	ldr	r3, [pc, #52]	; (800457c <xTaskIncrementTick+0x15c>)
 8004546:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004548:	697b      	ldr	r3, [r7, #20]
}
 800454a:	0018      	movs	r0, r3
 800454c:	46bd      	mov	sp, r7
 800454e:	b006      	add	sp, #24
 8004550:	bd80      	pop	{r7, pc}
 8004552:	46c0      	nop			; (mov r8, r8)
 8004554:	20000dfc 	.word	0x20000dfc
 8004558:	20000dd8 	.word	0x20000dd8
 800455c:	20000d8c 	.word	0x20000d8c
 8004560:	20000d90 	.word	0x20000d90
 8004564:	20000dec 	.word	0x20000dec
 8004568:	20000df4 	.word	0x20000df4
 800456c:	20000ddc 	.word	0x20000ddc
 8004570:	20000904 	.word	0x20000904
 8004574:	20000900 	.word	0x20000900
 8004578:	20000de8 	.word	0x20000de8
 800457c:	20000de4 	.word	0x20000de4

08004580 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004586:	4b25      	ldr	r3, [pc, #148]	; (800461c <vTaskSwitchContext+0x9c>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800458e:	4b24      	ldr	r3, [pc, #144]	; (8004620 <vTaskSwitchContext+0xa0>)
 8004590:	2201      	movs	r2, #1
 8004592:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004594:	e03d      	b.n	8004612 <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8004596:	4b22      	ldr	r3, [pc, #136]	; (8004620 <vTaskSwitchContext+0xa0>)
 8004598:	2200      	movs	r2, #0
 800459a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800459c:	4b21      	ldr	r3, [pc, #132]	; (8004624 <vTaskSwitchContext+0xa4>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	607b      	str	r3, [r7, #4]
 80045a2:	e007      	b.n	80045b4 <vTaskSwitchContext+0x34>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <vTaskSwitchContext+0x2e>
 80045aa:	b672      	cpsid	i
 80045ac:	e7fe      	b.n	80045ac <vTaskSwitchContext+0x2c>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	3b01      	subs	r3, #1
 80045b2:	607b      	str	r3, [r7, #4]
 80045b4:	491c      	ldr	r1, [pc, #112]	; (8004628 <vTaskSwitchContext+0xa8>)
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	0013      	movs	r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	189b      	adds	r3, r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	585b      	ldr	r3, [r3, r1]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d0ee      	beq.n	80045a4 <vTaskSwitchContext+0x24>
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	0013      	movs	r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	189b      	adds	r3, r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	4a15      	ldr	r2, [pc, #84]	; (8004628 <vTaskSwitchContext+0xa8>)
 80045d2:	189b      	adds	r3, r3, r2
 80045d4:	603b      	str	r3, [r7, #0]
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	605a      	str	r2, [r3, #4]
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	3308      	adds	r3, #8
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d104      	bne.n	80045f6 <vTaskSwitchContext+0x76>
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	685a      	ldr	r2, [r3, #4]
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	605a      	str	r2, [r3, #4]
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	68da      	ldr	r2, [r3, #12]
 80045fc:	4b0b      	ldr	r3, [pc, #44]	; (800462c <vTaskSwitchContext+0xac>)
 80045fe:	601a      	str	r2, [r3, #0]
 8004600:	4b08      	ldr	r3, [pc, #32]	; (8004624 <vTaskSwitchContext+0xa4>)
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004606:	4b09      	ldr	r3, [pc, #36]	; (800462c <vTaskSwitchContext+0xac>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	3354      	adds	r3, #84	; 0x54
 800460c:	001a      	movs	r2, r3
 800460e:	4b08      	ldr	r3, [pc, #32]	; (8004630 <vTaskSwitchContext+0xb0>)
 8004610:	601a      	str	r2, [r3, #0]
}
 8004612:	46c0      	nop			; (mov r8, r8)
 8004614:	46bd      	mov	sp, r7
 8004616:	b002      	add	sp, #8
 8004618:	bd80      	pop	{r7, pc}
 800461a:	46c0      	nop			; (mov r8, r8)
 800461c:	20000dfc 	.word	0x20000dfc
 8004620:	20000de8 	.word	0x20000de8
 8004624:	20000ddc 	.word	0x20000ddc
 8004628:	20000904 	.word	0x20000904
 800462c:	20000900 	.word	0x20000900
 8004630:	2000005c 	.word	0x2000005c

08004634 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d101      	bne.n	8004648 <vTaskPlaceOnEventList+0x14>
 8004644:	b672      	cpsid	i
 8004646:	e7fe      	b.n	8004646 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004648:	4b08      	ldr	r3, [pc, #32]	; (800466c <vTaskPlaceOnEventList+0x38>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	3318      	adds	r3, #24
 800464e:	001a      	movs	r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	0011      	movs	r1, r2
 8004654:	0018      	movs	r0, r3
 8004656:	f7fe ffbc 	bl	80035d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	2101      	movs	r1, #1
 800465e:	0018      	movs	r0, r3
 8004660:	f000 fa3c 	bl	8004adc <prvAddCurrentTaskToDelayedList>
}
 8004664:	46c0      	nop			; (mov r8, r8)
 8004666:	46bd      	mov	sp, r7
 8004668:	b002      	add	sp, #8
 800466a:	bd80      	pop	{r7, pc}
 800466c:	20000900 	.word	0x20000900

08004670 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <vTaskPlaceOnEventListRestricted+0x16>
 8004682:	b672      	cpsid	i
 8004684:	e7fe      	b.n	8004684 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004686:	4b0c      	ldr	r3, [pc, #48]	; (80046b8 <vTaskPlaceOnEventListRestricted+0x48>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	3318      	adds	r3, #24
 800468c:	001a      	movs	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	0011      	movs	r1, r2
 8004692:	0018      	movs	r0, r3
 8004694:	f7fe ff7b 	bl	800358e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d002      	beq.n	80046a4 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 800469e:	2301      	movs	r3, #1
 80046a0:	425b      	negs	r3, r3
 80046a2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	0011      	movs	r1, r2
 80046aa:	0018      	movs	r0, r3
 80046ac:	f000 fa16 	bl	8004adc <prvAddCurrentTaskToDelayedList>
	}
 80046b0:	46c0      	nop			; (mov r8, r8)
 80046b2:	46bd      	mov	sp, r7
 80046b4:	b004      	add	sp, #16
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	20000900 	.word	0x20000900

080046bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <xTaskRemoveFromEventList+0x1a>
 80046d2:	b672      	cpsid	i
 80046d4:	e7fe      	b.n	80046d4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	3318      	adds	r3, #24
 80046da:	0018      	movs	r0, r3
 80046dc:	f7fe ffaf 	bl	800363e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046e0:	4b1e      	ldr	r3, [pc, #120]	; (800475c <xTaskRemoveFromEventList+0xa0>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d11d      	bne.n	8004724 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	3304      	adds	r3, #4
 80046ec:	0018      	movs	r0, r3
 80046ee:	f7fe ffa6 	bl	800363e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046f6:	4b1a      	ldr	r3, [pc, #104]	; (8004760 <xTaskRemoveFromEventList+0xa4>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d903      	bls.n	8004706 <xTaskRemoveFromEventList+0x4a>
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004702:	4b17      	ldr	r3, [pc, #92]	; (8004760 <xTaskRemoveFromEventList+0xa4>)
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800470a:	0013      	movs	r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	189b      	adds	r3, r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	4a14      	ldr	r2, [pc, #80]	; (8004764 <xTaskRemoveFromEventList+0xa8>)
 8004714:	189a      	adds	r2, r3, r2
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	3304      	adds	r3, #4
 800471a:	0019      	movs	r1, r3
 800471c:	0010      	movs	r0, r2
 800471e:	f7fe ff36 	bl	800358e <vListInsertEnd>
 8004722:	e007      	b.n	8004734 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	3318      	adds	r3, #24
 8004728:	001a      	movs	r2, r3
 800472a:	4b0f      	ldr	r3, [pc, #60]	; (8004768 <xTaskRemoveFromEventList+0xac>)
 800472c:	0011      	movs	r1, r2
 800472e:	0018      	movs	r0, r3
 8004730:	f7fe ff2d 	bl	800358e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004738:	4b0c      	ldr	r3, [pc, #48]	; (800476c <xTaskRemoveFromEventList+0xb0>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800473e:	429a      	cmp	r2, r3
 8004740:	d905      	bls.n	800474e <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004742:	2301      	movs	r3, #1
 8004744:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004746:	4b0a      	ldr	r3, [pc, #40]	; (8004770 <xTaskRemoveFromEventList+0xb4>)
 8004748:	2201      	movs	r2, #1
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	e001      	b.n	8004752 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800474e:	2300      	movs	r3, #0
 8004750:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8004752:	68fb      	ldr	r3, [r7, #12]
}
 8004754:	0018      	movs	r0, r3
 8004756:	46bd      	mov	sp, r7
 8004758:	b004      	add	sp, #16
 800475a:	bd80      	pop	{r7, pc}
 800475c:	20000dfc 	.word	0x20000dfc
 8004760:	20000ddc 	.word	0x20000ddc
 8004764:	20000904 	.word	0x20000904
 8004768:	20000d94 	.word	0x20000d94
 800476c:	20000900 	.word	0x20000900
 8004770:	20000de8 	.word	0x20000de8

08004774 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800477c:	4b05      	ldr	r3, [pc, #20]	; (8004794 <vTaskInternalSetTimeOutState+0x20>)
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004784:	4b04      	ldr	r3, [pc, #16]	; (8004798 <vTaskInternalSetTimeOutState+0x24>)
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	605a      	str	r2, [r3, #4]
}
 800478c:	46c0      	nop			; (mov r8, r8)
 800478e:	46bd      	mov	sp, r7
 8004790:	b002      	add	sp, #8
 8004792:	bd80      	pop	{r7, pc}
 8004794:	20000dec 	.word	0x20000dec
 8004798:	20000dd8 	.word	0x20000dd8

0800479c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d101      	bne.n	80047b0 <xTaskCheckForTimeOut+0x14>
 80047ac:	b672      	cpsid	i
 80047ae:	e7fe      	b.n	80047ae <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <xTaskCheckForTimeOut+0x1e>
 80047b6:	b672      	cpsid	i
 80047b8:	e7fe      	b.n	80047b8 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 80047ba:	f000 fd91 	bl	80052e0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80047be:	4b1d      	ldr	r3, [pc, #116]	; (8004834 <xTaskCheckForTimeOut+0x98>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	693a      	ldr	r2, [r7, #16]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	3301      	adds	r3, #1
 80047d4:	d102      	bne.n	80047dc <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80047d6:	2300      	movs	r3, #0
 80047d8:	617b      	str	r3, [r7, #20]
 80047da:	e024      	b.n	8004826 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	4b15      	ldr	r3, [pc, #84]	; (8004838 <xTaskCheckForTimeOut+0x9c>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d007      	beq.n	80047f8 <xTaskCheckForTimeOut+0x5c>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d302      	bcc.n	80047f8 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80047f2:	2301      	movs	r3, #1
 80047f4:	617b      	str	r3, [r7, #20]
 80047f6:	e016      	b.n	8004826 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d20c      	bcs.n	800481c <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	1ad2      	subs	r2, r2, r3
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	0018      	movs	r0, r3
 8004812:	f7ff ffaf 	bl	8004774 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004816:	2300      	movs	r3, #0
 8004818:	617b      	str	r3, [r7, #20]
 800481a:	e004      	b.n	8004826 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	2200      	movs	r2, #0
 8004820:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004822:	2301      	movs	r3, #1
 8004824:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004826:	f000 fd6d 	bl	8005304 <vPortExitCritical>

	return xReturn;
 800482a:	697b      	ldr	r3, [r7, #20]
}
 800482c:	0018      	movs	r0, r3
 800482e:	46bd      	mov	sp, r7
 8004830:	b006      	add	sp, #24
 8004832:	bd80      	pop	{r7, pc}
 8004834:	20000dd8 	.word	0x20000dd8
 8004838:	20000dec 	.word	0x20000dec

0800483c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004840:	4b02      	ldr	r3, [pc, #8]	; (800484c <vTaskMissedYield+0x10>)
 8004842:	2201      	movs	r2, #1
 8004844:	601a      	str	r2, [r3, #0]
}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	20000de8 	.word	0x20000de8

08004850 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004858:	f000 f84e 	bl	80048f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800485c:	4b03      	ldr	r3, [pc, #12]	; (800486c <prvIdleTask+0x1c>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d9f9      	bls.n	8004858 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004864:	f000 fd2c 	bl	80052c0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004868:	e7f6      	b.n	8004858 <prvIdleTask+0x8>
 800486a:	46c0      	nop			; (mov r8, r8)
 800486c:	20000904 	.word	0x20000904

08004870 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004876:	2300      	movs	r3, #0
 8004878:	607b      	str	r3, [r7, #4]
 800487a:	e00c      	b.n	8004896 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	0013      	movs	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	189b      	adds	r3, r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	4a14      	ldr	r2, [pc, #80]	; (80048d8 <prvInitialiseTaskLists+0x68>)
 8004888:	189b      	adds	r3, r3, r2
 800488a:	0018      	movs	r0, r3
 800488c:	f7fe fe56 	bl	800353c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	3301      	adds	r3, #1
 8004894:	607b      	str	r3, [r7, #4]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2b37      	cmp	r3, #55	; 0x37
 800489a:	d9ef      	bls.n	800487c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800489c:	4b0f      	ldr	r3, [pc, #60]	; (80048dc <prvInitialiseTaskLists+0x6c>)
 800489e:	0018      	movs	r0, r3
 80048a0:	f7fe fe4c 	bl	800353c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80048a4:	4b0e      	ldr	r3, [pc, #56]	; (80048e0 <prvInitialiseTaskLists+0x70>)
 80048a6:	0018      	movs	r0, r3
 80048a8:	f7fe fe48 	bl	800353c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80048ac:	4b0d      	ldr	r3, [pc, #52]	; (80048e4 <prvInitialiseTaskLists+0x74>)
 80048ae:	0018      	movs	r0, r3
 80048b0:	f7fe fe44 	bl	800353c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80048b4:	4b0c      	ldr	r3, [pc, #48]	; (80048e8 <prvInitialiseTaskLists+0x78>)
 80048b6:	0018      	movs	r0, r3
 80048b8:	f7fe fe40 	bl	800353c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80048bc:	4b0b      	ldr	r3, [pc, #44]	; (80048ec <prvInitialiseTaskLists+0x7c>)
 80048be:	0018      	movs	r0, r3
 80048c0:	f7fe fe3c 	bl	800353c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80048c4:	4b0a      	ldr	r3, [pc, #40]	; (80048f0 <prvInitialiseTaskLists+0x80>)
 80048c6:	4a05      	ldr	r2, [pc, #20]	; (80048dc <prvInitialiseTaskLists+0x6c>)
 80048c8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80048ca:	4b0a      	ldr	r3, [pc, #40]	; (80048f4 <prvInitialiseTaskLists+0x84>)
 80048cc:	4a04      	ldr	r2, [pc, #16]	; (80048e0 <prvInitialiseTaskLists+0x70>)
 80048ce:	601a      	str	r2, [r3, #0]
}
 80048d0:	46c0      	nop			; (mov r8, r8)
 80048d2:	46bd      	mov	sp, r7
 80048d4:	b002      	add	sp, #8
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	20000904 	.word	0x20000904
 80048dc:	20000d64 	.word	0x20000d64
 80048e0:	20000d78 	.word	0x20000d78
 80048e4:	20000d94 	.word	0x20000d94
 80048e8:	20000da8 	.word	0x20000da8
 80048ec:	20000dc0 	.word	0x20000dc0
 80048f0:	20000d8c 	.word	0x20000d8c
 80048f4:	20000d90 	.word	0x20000d90

080048f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80048fe:	e01a      	b.n	8004936 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8004900:	f000 fcee 	bl	80052e0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004904:	4b10      	ldr	r3, [pc, #64]	; (8004948 <prvCheckTasksWaitingTermination+0x50>)
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	3304      	adds	r3, #4
 8004910:	0018      	movs	r0, r3
 8004912:	f7fe fe94 	bl	800363e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004916:	4b0d      	ldr	r3, [pc, #52]	; (800494c <prvCheckTasksWaitingTermination+0x54>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	1e5a      	subs	r2, r3, #1
 800491c:	4b0b      	ldr	r3, [pc, #44]	; (800494c <prvCheckTasksWaitingTermination+0x54>)
 800491e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004920:	4b0b      	ldr	r3, [pc, #44]	; (8004950 <prvCheckTasksWaitingTermination+0x58>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	1e5a      	subs	r2, r3, #1
 8004926:	4b0a      	ldr	r3, [pc, #40]	; (8004950 <prvCheckTasksWaitingTermination+0x58>)
 8004928:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800492a:	f000 fceb 	bl	8005304 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	0018      	movs	r0, r3
 8004932:	f000 f80f 	bl	8004954 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004936:	4b06      	ldr	r3, [pc, #24]	; (8004950 <prvCheckTasksWaitingTermination+0x58>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1e0      	bne.n	8004900 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800493e:	46c0      	nop			; (mov r8, r8)
 8004940:	46c0      	nop			; (mov r8, r8)
 8004942:	46bd      	mov	sp, r7
 8004944:	b002      	add	sp, #8
 8004946:	bd80      	pop	{r7, pc}
 8004948:	20000da8 	.word	0x20000da8
 800494c:	20000dd4 	.word	0x20000dd4
 8004950:	20000dbc 	.word	0x20000dbc

08004954 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	3354      	adds	r3, #84	; 0x54
 8004960:	0018      	movs	r0, r3
 8004962:	f000 ff0f 	bl	8005784 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	22a5      	movs	r2, #165	; 0xa5
 800496a:	5c9b      	ldrb	r3, [r3, r2]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d109      	bne.n	8004984 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004974:	0018      	movs	r0, r3
 8004976:	f000 fdf7 	bl	8005568 <vPortFree>
				vPortFree( pxTCB );
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	0018      	movs	r0, r3
 800497e:	f000 fdf3 	bl	8005568 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004982:	e010      	b.n	80049a6 <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	22a5      	movs	r2, #165	; 0xa5
 8004988:	5c9b      	ldrb	r3, [r3, r2]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d104      	bne.n	8004998 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	0018      	movs	r0, r3
 8004992:	f000 fde9 	bl	8005568 <vPortFree>
	}
 8004996:	e006      	b.n	80049a6 <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	22a5      	movs	r2, #165	; 0xa5
 800499c:	5c9b      	ldrb	r3, [r3, r2]
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d001      	beq.n	80049a6 <prvDeleteTCB+0x52>
 80049a2:	b672      	cpsid	i
 80049a4:	e7fe      	b.n	80049a4 <prvDeleteTCB+0x50>
	}
 80049a6:	46c0      	nop			; (mov r8, r8)
 80049a8:	46bd      	mov	sp, r7
 80049aa:	b002      	add	sp, #8
 80049ac:	bd80      	pop	{r7, pc}
	...

080049b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b082      	sub	sp, #8
 80049b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049b6:	4b0b      	ldr	r3, [pc, #44]	; (80049e4 <prvResetNextTaskUnblockTime+0x34>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d104      	bne.n	80049ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80049c0:	4b09      	ldr	r3, [pc, #36]	; (80049e8 <prvResetNextTaskUnblockTime+0x38>)
 80049c2:	2201      	movs	r2, #1
 80049c4:	4252      	negs	r2, r2
 80049c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80049c8:	e008      	b.n	80049dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049ca:	4b06      	ldr	r3, [pc, #24]	; (80049e4 <prvResetNextTaskUnblockTime+0x34>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685a      	ldr	r2, [r3, #4]
 80049d8:	4b03      	ldr	r3, [pc, #12]	; (80049e8 <prvResetNextTaskUnblockTime+0x38>)
 80049da:	601a      	str	r2, [r3, #0]
}
 80049dc:	46c0      	nop			; (mov r8, r8)
 80049de:	46bd      	mov	sp, r7
 80049e0:	b002      	add	sp, #8
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	20000d8c 	.word	0x20000d8c
 80049e8:	20000df4 	.word	0x20000df4

080049ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80049f2:	4b0a      	ldr	r3, [pc, #40]	; (8004a1c <xTaskGetSchedulerState+0x30>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d102      	bne.n	8004a00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80049fa:	2301      	movs	r3, #1
 80049fc:	607b      	str	r3, [r7, #4]
 80049fe:	e008      	b.n	8004a12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a00:	4b07      	ldr	r3, [pc, #28]	; (8004a20 <xTaskGetSchedulerState+0x34>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d102      	bne.n	8004a0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004a08:	2302      	movs	r3, #2
 8004a0a:	607b      	str	r3, [r7, #4]
 8004a0c:	e001      	b.n	8004a12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004a12:	687b      	ldr	r3, [r7, #4]
	}
 8004a14:	0018      	movs	r0, r3
 8004a16:	46bd      	mov	sp, r7
 8004a18:	b002      	add	sp, #8
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	20000de0 	.word	0x20000de0
 8004a20:	20000dfc 	.word	0x20000dfc

08004a24 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004a30:	2300      	movs	r3, #0
 8004a32:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d044      	beq.n	8004ac4 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004a3a:	4b25      	ldr	r3, [pc, #148]	; (8004ad0 <xTaskPriorityDisinherit+0xac>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	68ba      	ldr	r2, [r7, #8]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d001      	beq.n	8004a48 <xTaskPriorityDisinherit+0x24>
 8004a44:	b672      	cpsid	i
 8004a46:	e7fe      	b.n	8004a46 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d101      	bne.n	8004a54 <xTaskPriorityDisinherit+0x30>
 8004a50:	b672      	cpsid	i
 8004a52:	e7fe      	b.n	8004a52 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a58:	1e5a      	subs	r2, r3, #1
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d02c      	beq.n	8004ac4 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d128      	bne.n	8004ac4 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	3304      	adds	r3, #4
 8004a76:	0018      	movs	r0, r3
 8004a78:	f7fe fde1 	bl	800363e <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a88:	2238      	movs	r2, #56	; 0x38
 8004a8a:	1ad2      	subs	r2, r2, r3
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a94:	4b0f      	ldr	r3, [pc, #60]	; (8004ad4 <xTaskPriorityDisinherit+0xb0>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d903      	bls.n	8004aa4 <xTaskPriorityDisinherit+0x80>
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aa0:	4b0c      	ldr	r3, [pc, #48]	; (8004ad4 <xTaskPriorityDisinherit+0xb0>)
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aa8:	0013      	movs	r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	189b      	adds	r3, r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4a09      	ldr	r2, [pc, #36]	; (8004ad8 <xTaskPriorityDisinherit+0xb4>)
 8004ab2:	189a      	adds	r2, r3, r2
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	3304      	adds	r3, #4
 8004ab8:	0019      	movs	r1, r3
 8004aba:	0010      	movs	r0, r2
 8004abc:	f7fe fd67 	bl	800358e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
	}
 8004ac6:	0018      	movs	r0, r3
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	b004      	add	sp, #16
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	46c0      	nop			; (mov r8, r8)
 8004ad0:	20000900 	.word	0x20000900
 8004ad4:	20000ddc 	.word	0x20000ddc
 8004ad8:	20000904 	.word	0x20000904

08004adc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004ae6:	4b21      	ldr	r3, [pc, #132]	; (8004b6c <prvAddCurrentTaskToDelayedList+0x90>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004aec:	4b20      	ldr	r3, [pc, #128]	; (8004b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	3304      	adds	r3, #4
 8004af2:	0018      	movs	r0, r3
 8004af4:	f7fe fda3 	bl	800363e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3301      	adds	r3, #1
 8004afc:	d10b      	bne.n	8004b16 <prvAddCurrentTaskToDelayedList+0x3a>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d008      	beq.n	8004b16 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b04:	4b1a      	ldr	r3, [pc, #104]	; (8004b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	1d1a      	adds	r2, r3, #4
 8004b0a:	4b1a      	ldr	r3, [pc, #104]	; (8004b74 <prvAddCurrentTaskToDelayedList+0x98>)
 8004b0c:	0011      	movs	r1, r2
 8004b0e:	0018      	movs	r0, r3
 8004b10:	f7fe fd3d 	bl	800358e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004b14:	e026      	b.n	8004b64 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	18d3      	adds	r3, r2, r3
 8004b1c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004b1e:	4b14      	ldr	r3, [pc, #80]	; (8004b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68ba      	ldr	r2, [r7, #8]
 8004b24:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004b26:	68ba      	ldr	r2, [r7, #8]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d209      	bcs.n	8004b42 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b2e:	4b12      	ldr	r3, [pc, #72]	; (8004b78 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	4b0f      	ldr	r3, [pc, #60]	; (8004b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	3304      	adds	r3, #4
 8004b38:	0019      	movs	r1, r3
 8004b3a:	0010      	movs	r0, r2
 8004b3c:	f7fe fd49 	bl	80035d2 <vListInsert>
}
 8004b40:	e010      	b.n	8004b64 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b42:	4b0e      	ldr	r3, [pc, #56]	; (8004b7c <prvAddCurrentTaskToDelayedList+0xa0>)
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	4b0a      	ldr	r3, [pc, #40]	; (8004b70 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	3304      	adds	r3, #4
 8004b4c:	0019      	movs	r1, r3
 8004b4e:	0010      	movs	r0, r2
 8004b50:	f7fe fd3f 	bl	80035d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004b54:	4b0a      	ldr	r3, [pc, #40]	; (8004b80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d202      	bcs.n	8004b64 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004b5e:	4b08      	ldr	r3, [pc, #32]	; (8004b80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	601a      	str	r2, [r3, #0]
}
 8004b64:	46c0      	nop			; (mov r8, r8)
 8004b66:	46bd      	mov	sp, r7
 8004b68:	b004      	add	sp, #16
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	20000dd8 	.word	0x20000dd8
 8004b70:	20000900 	.word	0x20000900
 8004b74:	20000dc0 	.word	0x20000dc0
 8004b78:	20000d90 	.word	0x20000d90
 8004b7c:	20000d8c 	.word	0x20000d8c
 8004b80:	20000df4 	.word	0x20000df4

08004b84 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004b84:	b590      	push	{r4, r7, lr}
 8004b86:	b089      	sub	sp, #36	; 0x24
 8004b88:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004b8e:	f000 fac9 	bl	8005124 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004b92:	4b17      	ldr	r3, [pc, #92]	; (8004bf0 <xTimerCreateTimerTask+0x6c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d020      	beq.n	8004bdc <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004ba2:	003a      	movs	r2, r7
 8004ba4:	1d39      	adds	r1, r7, #4
 8004ba6:	2308      	movs	r3, #8
 8004ba8:	18fb      	adds	r3, r7, r3
 8004baa:	0018      	movs	r0, r3
 8004bac:	f7fe fcae 	bl	800350c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004bb0:	683c      	ldr	r4, [r7, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	68ba      	ldr	r2, [r7, #8]
 8004bb6:	490f      	ldr	r1, [pc, #60]	; (8004bf4 <xTimerCreateTimerTask+0x70>)
 8004bb8:	480f      	ldr	r0, [pc, #60]	; (8004bf8 <xTimerCreateTimerTask+0x74>)
 8004bba:	9202      	str	r2, [sp, #8]
 8004bbc:	9301      	str	r3, [sp, #4]
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	0022      	movs	r2, r4
 8004bc6:	f7ff f98e 	bl	8003ee6 <xTaskCreateStatic>
 8004bca:	0002      	movs	r2, r0
 8004bcc:	4b0b      	ldr	r3, [pc, #44]	; (8004bfc <xTimerCreateTimerTask+0x78>)
 8004bce:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004bd0:	4b0a      	ldr	r3, [pc, #40]	; (8004bfc <xTimerCreateTimerTask+0x78>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d001      	beq.n	8004bdc <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <xTimerCreateTimerTask+0x62>
 8004be2:	b672      	cpsid	i
 8004be4:	e7fe      	b.n	8004be4 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8004be6:	68fb      	ldr	r3, [r7, #12]
}
 8004be8:	0018      	movs	r0, r3
 8004bea:	46bd      	mov	sp, r7
 8004bec:	b005      	add	sp, #20
 8004bee:	bd90      	pop	{r4, r7, pc}
 8004bf0:	20000e30 	.word	0x20000e30
 8004bf4:	080059c0 	.word	0x080059c0
 8004bf8:	08004d1d 	.word	0x08004d1d
 8004bfc:	20000e34 	.word	0x20000e34

08004c00 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004c00:	b590      	push	{r4, r7, lr}
 8004c02:	b08b      	sub	sp, #44	; 0x2c
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
 8004c0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <xTimerGenericCommand+0x1c>
 8004c18:	b672      	cpsid	i
 8004c1a:	e7fe      	b.n	8004c1a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004c1c:	4b1c      	ldr	r3, [pc, #112]	; (8004c90 <xTimerGenericCommand+0x90>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d030      	beq.n	8004c86 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004c24:	2414      	movs	r4, #20
 8004c26:	193b      	adds	r3, r7, r4
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004c2c:	193b      	adds	r3, r7, r4
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004c32:	193b      	adds	r3, r7, r4
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	2b05      	cmp	r3, #5
 8004c3c:	dc19      	bgt.n	8004c72 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004c3e:	f7ff fed5 	bl	80049ec <xTaskGetSchedulerState>
 8004c42:	0003      	movs	r3, r0
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d109      	bne.n	8004c5c <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004c48:	4b11      	ldr	r3, [pc, #68]	; (8004c90 <xTimerGenericCommand+0x90>)
 8004c4a:	6818      	ldr	r0, [r3, #0]
 8004c4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c4e:	1939      	adds	r1, r7, r4
 8004c50:	2300      	movs	r3, #0
 8004c52:	f7fe fde3 	bl	800381c <xQueueGenericSend>
 8004c56:	0003      	movs	r3, r0
 8004c58:	627b      	str	r3, [r7, #36]	; 0x24
 8004c5a:	e014      	b.n	8004c86 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004c5c:	4b0c      	ldr	r3, [pc, #48]	; (8004c90 <xTimerGenericCommand+0x90>)
 8004c5e:	6818      	ldr	r0, [r3, #0]
 8004c60:	2314      	movs	r3, #20
 8004c62:	18f9      	adds	r1, r7, r3
 8004c64:	2300      	movs	r3, #0
 8004c66:	2200      	movs	r2, #0
 8004c68:	f7fe fdd8 	bl	800381c <xQueueGenericSend>
 8004c6c:	0003      	movs	r3, r0
 8004c6e:	627b      	str	r3, [r7, #36]	; 0x24
 8004c70:	e009      	b.n	8004c86 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004c72:	4b07      	ldr	r3, [pc, #28]	; (8004c90 <xTimerGenericCommand+0x90>)
 8004c74:	6818      	ldr	r0, [r3, #0]
 8004c76:	683a      	ldr	r2, [r7, #0]
 8004c78:	2314      	movs	r3, #20
 8004c7a:	18f9      	adds	r1, r7, r3
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	f7fe fe91 	bl	80039a4 <xQueueGenericSendFromISR>
 8004c82:	0003      	movs	r3, r0
 8004c84:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004c88:	0018      	movs	r0, r3
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	b00b      	add	sp, #44	; 0x2c
 8004c8e:	bd90      	pop	{r4, r7, pc}
 8004c90:	20000e30 	.word	0x20000e30

08004c94 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b086      	sub	sp, #24
 8004c98:	af02      	add	r7, sp, #8
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c9e:	4b1e      	ldr	r3, [pc, #120]	; (8004d18 <prvProcessExpiredTimer+0x84>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	3304      	adds	r3, #4
 8004cac:	0018      	movs	r0, r3
 8004cae:	f7fe fcc6 	bl	800363e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2228      	movs	r2, #40	; 0x28
 8004cb6:	5c9b      	ldrb	r3, [r3, r2]
 8004cb8:	001a      	movs	r2, r3
 8004cba:	2304      	movs	r3, #4
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	d019      	beq.n	8004cf4 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	699a      	ldr	r2, [r3, #24]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	18d1      	adds	r1, r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	683a      	ldr	r2, [r7, #0]
 8004ccc:	68f8      	ldr	r0, [r7, #12]
 8004cce:	f000 f8c3 	bl	8004e58 <prvInsertTimerInActiveList>
 8004cd2:	1e03      	subs	r3, r0, #0
 8004cd4:	d017      	beq.n	8004d06 <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	2300      	movs	r3, #0
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	2300      	movs	r3, #0
 8004ce0:	2100      	movs	r1, #0
 8004ce2:	f7ff ff8d 	bl	8004c00 <xTimerGenericCommand>
 8004ce6:	0003      	movs	r3, r0
 8004ce8:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d10a      	bne.n	8004d06 <prvProcessExpiredTimer+0x72>
 8004cf0:	b672      	cpsid	i
 8004cf2:	e7fe      	b.n	8004cf2 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2228      	movs	r2, #40	; 0x28
 8004cf8:	5c9b      	ldrb	r3, [r3, r2]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	4393      	bics	r3, r2
 8004cfe:	b2d9      	uxtb	r1, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2228      	movs	r2, #40	; 0x28
 8004d04:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	0010      	movs	r0, r2
 8004d0e:	4798      	blx	r3
}
 8004d10:	46c0      	nop			; (mov r8, r8)
 8004d12:	46bd      	mov	sp, r7
 8004d14:	b004      	add	sp, #16
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	20000e28 	.word	0x20000e28

08004d1c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004d24:	2308      	movs	r3, #8
 8004d26:	18fb      	adds	r3, r7, r3
 8004d28:	0018      	movs	r0, r3
 8004d2a:	f000 f853 	bl	8004dd4 <prvGetNextExpireTime>
 8004d2e:	0003      	movs	r3, r0
 8004d30:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004d32:	68ba      	ldr	r2, [r7, #8]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	0011      	movs	r1, r2
 8004d38:	0018      	movs	r0, r3
 8004d3a:	f000 f803 	bl	8004d44 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004d3e:	f000 f8cd 	bl	8004edc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004d42:	e7ef      	b.n	8004d24 <prvTimerTask+0x8>

08004d44 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004d4e:	f7ff fac1 	bl	80042d4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004d52:	2308      	movs	r3, #8
 8004d54:	18fb      	adds	r3, r7, r3
 8004d56:	0018      	movs	r0, r3
 8004d58:	f000 f85e 	bl	8004e18 <prvSampleTimeNow>
 8004d5c:	0003      	movs	r3, r0
 8004d5e:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d12b      	bne.n	8004dbe <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d10c      	bne.n	8004d86 <prvProcessTimerOrBlockTask+0x42>
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d808      	bhi.n	8004d86 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8004d74:	f7ff faba 	bl	80042ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	0011      	movs	r1, r2
 8004d7e:	0018      	movs	r0, r3
 8004d80:	f7ff ff88 	bl	8004c94 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004d84:	e01d      	b.n	8004dc2 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d008      	beq.n	8004d9e <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004d8c:	4b0f      	ldr	r3, [pc, #60]	; (8004dcc <prvProcessTimerOrBlockTask+0x88>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d101      	bne.n	8004d9a <prvProcessTimerOrBlockTask+0x56>
 8004d96:	2301      	movs	r3, #1
 8004d98:	e000      	b.n	8004d9c <prvProcessTimerOrBlockTask+0x58>
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004d9e:	4b0c      	ldr	r3, [pc, #48]	; (8004dd0 <prvProcessTimerOrBlockTask+0x8c>)
 8004da0:	6818      	ldr	r0, [r3, #0]
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	683a      	ldr	r2, [r7, #0]
 8004daa:	0019      	movs	r1, r3
 8004dac:	f7ff f868 	bl	8003e80 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004db0:	f7ff fa9c 	bl	80042ec <xTaskResumeAll>
 8004db4:	1e03      	subs	r3, r0, #0
 8004db6:	d104      	bne.n	8004dc2 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8004db8:	f000 fa82 	bl	80052c0 <vPortYield>
}
 8004dbc:	e001      	b.n	8004dc2 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8004dbe:	f7ff fa95 	bl	80042ec <xTaskResumeAll>
}
 8004dc2:	46c0      	nop			; (mov r8, r8)
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	b004      	add	sp, #16
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	46c0      	nop			; (mov r8, r8)
 8004dcc:	20000e2c 	.word	0x20000e2c
 8004dd0:	20000e30 	.word	0x20000e30

08004dd4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004ddc:	4b0d      	ldr	r3, [pc, #52]	; (8004e14 <prvGetNextExpireTime+0x40>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <prvGetNextExpireTime+0x16>
 8004de6:	2201      	movs	r2, #1
 8004de8:	e000      	b.n	8004dec <prvGetNextExpireTime+0x18>
 8004dea:	2200      	movs	r2, #0
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d105      	bne.n	8004e04 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004df8:	4b06      	ldr	r3, [pc, #24]	; (8004e14 <prvGetNextExpireTime+0x40>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	60fb      	str	r3, [r7, #12]
 8004e02:	e001      	b.n	8004e08 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004e04:	2300      	movs	r3, #0
 8004e06:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004e08:	68fb      	ldr	r3, [r7, #12]
}
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	b004      	add	sp, #16
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	46c0      	nop			; (mov r8, r8)
 8004e14:	20000e28 	.word	0x20000e28

08004e18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004e20:	f7ff faf0 	bl	8004404 <xTaskGetTickCount>
 8004e24:	0003      	movs	r3, r0
 8004e26:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8004e28:	4b0a      	ldr	r3, [pc, #40]	; (8004e54 <prvSampleTimeNow+0x3c>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d205      	bcs.n	8004e3e <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8004e32:	f000 f919 	bl	8005068 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	e002      	b.n	8004e44 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004e44:	4b03      	ldr	r3, [pc, #12]	; (8004e54 <prvSampleTimeNow+0x3c>)
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
}
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	b004      	add	sp, #16
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	20000e38 	.word	0x20000e38

08004e58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004e76:	68ba      	ldr	r2, [r7, #8]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d812      	bhi.n	8004ea4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	1ad2      	subs	r2, r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	699b      	ldr	r3, [r3, #24]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d302      	bcc.n	8004e92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	617b      	str	r3, [r7, #20]
 8004e90:	e01b      	b.n	8004eca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004e92:	4b10      	ldr	r3, [pc, #64]	; (8004ed4 <prvInsertTimerInActiveList+0x7c>)
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	3304      	adds	r3, #4
 8004e9a:	0019      	movs	r1, r3
 8004e9c:	0010      	movs	r0, r2
 8004e9e:	f7fe fb98 	bl	80035d2 <vListInsert>
 8004ea2:	e012      	b.n	8004eca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d206      	bcs.n	8004eba <prvInsertTimerInActiveList+0x62>
 8004eac:	68ba      	ldr	r2, [r7, #8]
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d302      	bcc.n	8004eba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	617b      	str	r3, [r7, #20]
 8004eb8:	e007      	b.n	8004eca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004eba:	4b07      	ldr	r3, [pc, #28]	; (8004ed8 <prvInsertTimerInActiveList+0x80>)
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	3304      	adds	r3, #4
 8004ec2:	0019      	movs	r1, r3
 8004ec4:	0010      	movs	r0, r2
 8004ec6:	f7fe fb84 	bl	80035d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004eca:	697b      	ldr	r3, [r7, #20]
}
 8004ecc:	0018      	movs	r0, r3
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	b006      	add	sp, #24
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	20000e2c 	.word	0x20000e2c
 8004ed8:	20000e28 	.word	0x20000e28

08004edc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004edc:	b590      	push	{r4, r7, lr}
 8004ede:	b08d      	sub	sp, #52	; 0x34
 8004ee0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004ee2:	e0ac      	b.n	800503e <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004ee4:	2208      	movs	r2, #8
 8004ee6:	18bb      	adds	r3, r7, r2
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	da0f      	bge.n	8004f0e <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004eee:	18bb      	adds	r3, r7, r2
 8004ef0:	3304      	adds	r3, #4
 8004ef2:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <prvProcessReceivedCommands+0x22>
 8004efa:	b672      	cpsid	i
 8004efc:	e7fe      	b.n	8004efc <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f04:	6858      	ldr	r0, [r3, #4]
 8004f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	0019      	movs	r1, r3
 8004f0c:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004f0e:	2208      	movs	r2, #8
 8004f10:	18bb      	adds	r3, r7, r2
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	da00      	bge.n	8004f1a <prvProcessReceivedCommands+0x3e>
 8004f18:	e091      	b.n	800503e <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004f1a:	18bb      	adds	r3, r7, r2
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004f20:	6a3b      	ldr	r3, [r7, #32]
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d004      	beq.n	8004f32 <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f28:	6a3b      	ldr	r3, [r7, #32]
 8004f2a:	3304      	adds	r3, #4
 8004f2c:	0018      	movs	r0, r3
 8004f2e:	f7fe fb86 	bl	800363e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004f32:	1d3b      	adds	r3, r7, #4
 8004f34:	0018      	movs	r0, r3
 8004f36:	f7ff ff6f 	bl	8004e18 <prvSampleTimeNow>
 8004f3a:	0003      	movs	r3, r0
 8004f3c:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8004f3e:	2308      	movs	r3, #8
 8004f40:	18fb      	adds	r3, r7, r3
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2b09      	cmp	r3, #9
 8004f46:	d900      	bls.n	8004f4a <prvProcessReceivedCommands+0x6e>
 8004f48:	e078      	b.n	800503c <prvProcessReceivedCommands+0x160>
 8004f4a:	009a      	lsls	r2, r3, #2
 8004f4c:	4b44      	ldr	r3, [pc, #272]	; (8005060 <prvProcessReceivedCommands+0x184>)
 8004f4e:	18d3      	adds	r3, r2, r3
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004f54:	6a3b      	ldr	r3, [r7, #32]
 8004f56:	2228      	movs	r2, #40	; 0x28
 8004f58:	5c9b      	ldrb	r3, [r3, r2]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	b2d9      	uxtb	r1, r3
 8004f60:	6a3b      	ldr	r3, [r7, #32]
 8004f62:	2228      	movs	r2, #40	; 0x28
 8004f64:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004f66:	2408      	movs	r4, #8
 8004f68:	193b      	adds	r3, r7, r4
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	6a3b      	ldr	r3, [r7, #32]
 8004f6e:	699b      	ldr	r3, [r3, #24]
 8004f70:	18d1      	adds	r1, r2, r3
 8004f72:	193b      	adds	r3, r7, r4
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	69fa      	ldr	r2, [r7, #28]
 8004f78:	6a38      	ldr	r0, [r7, #32]
 8004f7a:	f7ff ff6d 	bl	8004e58 <prvInsertTimerInActiveList>
 8004f7e:	1e03      	subs	r3, r0, #0
 8004f80:	d05d      	beq.n	800503e <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f82:	6a3b      	ldr	r3, [r7, #32]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	6a3a      	ldr	r2, [r7, #32]
 8004f88:	0010      	movs	r0, r2
 8004f8a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
 8004f8e:	2228      	movs	r2, #40	; 0x28
 8004f90:	5c9b      	ldrb	r3, [r3, r2]
 8004f92:	001a      	movs	r2, r3
 8004f94:	2304      	movs	r3, #4
 8004f96:	4013      	ands	r3, r2
 8004f98:	d051      	beq.n	800503e <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004f9a:	193b      	adds	r3, r7, r4
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	18d2      	adds	r2, r2, r3
 8004fa4:	6a38      	ldr	r0, [r7, #32]
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	9300      	str	r3, [sp, #0]
 8004faa:	2300      	movs	r3, #0
 8004fac:	2100      	movs	r1, #0
 8004fae:	f7ff fe27 	bl	8004c00 <xTimerGenericCommand>
 8004fb2:	0003      	movs	r3, r0
 8004fb4:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d140      	bne.n	800503e <prvProcessReceivedCommands+0x162>
 8004fbc:	b672      	cpsid	i
 8004fbe:	e7fe      	b.n	8004fbe <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004fc0:	6a3b      	ldr	r3, [r7, #32]
 8004fc2:	2228      	movs	r2, #40	; 0x28
 8004fc4:	5c9b      	ldrb	r3, [r3, r2]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	4393      	bics	r3, r2
 8004fca:	b2d9      	uxtb	r1, r3
 8004fcc:	6a3b      	ldr	r3, [r7, #32]
 8004fce:	2228      	movs	r2, #40	; 0x28
 8004fd0:	5499      	strb	r1, [r3, r2]
					break;
 8004fd2:	e034      	b.n	800503e <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004fd4:	6a3b      	ldr	r3, [r7, #32]
 8004fd6:	2228      	movs	r2, #40	; 0x28
 8004fd8:	5c9b      	ldrb	r3, [r3, r2]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	b2d9      	uxtb	r1, r3
 8004fe0:	6a3b      	ldr	r3, [r7, #32]
 8004fe2:	2228      	movs	r2, #40	; 0x28
 8004fe4:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004fe6:	2308      	movs	r3, #8
 8004fe8:	18fb      	adds	r3, r7, r3
 8004fea:	685a      	ldr	r2, [r3, #4]
 8004fec:	6a3b      	ldr	r3, [r7, #32]
 8004fee:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004ff0:	6a3b      	ldr	r3, [r7, #32]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <prvProcessReceivedCommands+0x120>
 8004ff8:	b672      	cpsid	i
 8004ffa:	e7fe      	b.n	8004ffa <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004ffc:	6a3b      	ldr	r3, [r7, #32]
 8004ffe:	699a      	ldr	r2, [r3, #24]
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	18d1      	adds	r1, r2, r3
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	69fa      	ldr	r2, [r7, #28]
 8005008:	6a38      	ldr	r0, [r7, #32]
 800500a:	f7ff ff25 	bl	8004e58 <prvInsertTimerInActiveList>
					break;
 800500e:	e016      	b.n	800503e <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005010:	6a3b      	ldr	r3, [r7, #32]
 8005012:	2228      	movs	r2, #40	; 0x28
 8005014:	5c9b      	ldrb	r3, [r3, r2]
 8005016:	001a      	movs	r2, r3
 8005018:	2302      	movs	r3, #2
 800501a:	4013      	ands	r3, r2
 800501c:	d104      	bne.n	8005028 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 800501e:	6a3b      	ldr	r3, [r7, #32]
 8005020:	0018      	movs	r0, r3
 8005022:	f000 faa1 	bl	8005568 <vPortFree>
 8005026:	e00a      	b.n	800503e <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005028:	6a3b      	ldr	r3, [r7, #32]
 800502a:	2228      	movs	r2, #40	; 0x28
 800502c:	5c9b      	ldrb	r3, [r3, r2]
 800502e:	2201      	movs	r2, #1
 8005030:	4393      	bics	r3, r2
 8005032:	b2d9      	uxtb	r1, r3
 8005034:	6a3b      	ldr	r3, [r7, #32]
 8005036:	2228      	movs	r2, #40	; 0x28
 8005038:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800503a:	e000      	b.n	800503e <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 800503c:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800503e:	4b09      	ldr	r3, [pc, #36]	; (8005064 <prvProcessReceivedCommands+0x188>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2208      	movs	r2, #8
 8005044:	18b9      	adds	r1, r7, r2
 8005046:	2200      	movs	r2, #0
 8005048:	0018      	movs	r0, r3
 800504a:	f7fe fd1f 	bl	8003a8c <xQueueReceive>
 800504e:	1e03      	subs	r3, r0, #0
 8005050:	d000      	beq.n	8005054 <prvProcessReceivedCommands+0x178>
 8005052:	e747      	b.n	8004ee4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005054:	46c0      	nop			; (mov r8, r8)
 8005056:	46c0      	nop			; (mov r8, r8)
 8005058:	46bd      	mov	sp, r7
 800505a:	b00b      	add	sp, #44	; 0x2c
 800505c:	bd90      	pop	{r4, r7, pc}
 800505e:	46c0      	nop			; (mov r8, r8)
 8005060:	08005a58 	.word	0x08005a58
 8005064:	20000e30 	.word	0x20000e30

08005068 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b088      	sub	sp, #32
 800506c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800506e:	e041      	b.n	80050f4 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005070:	4b2a      	ldr	r3, [pc, #168]	; (800511c <prvSwitchTimerLists+0xb4>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800507a:	4b28      	ldr	r3, [pc, #160]	; (800511c <prvSwitchTimerLists+0xb4>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	3304      	adds	r3, #4
 8005088:	0018      	movs	r0, r3
 800508a:	f7fe fad8 	bl	800363e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6a1b      	ldr	r3, [r3, #32]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	0010      	movs	r0, r2
 8005096:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2228      	movs	r2, #40	; 0x28
 800509c:	5c9b      	ldrb	r3, [r3, r2]
 800509e:	001a      	movs	r2, r3
 80050a0:	2304      	movs	r3, #4
 80050a2:	4013      	ands	r3, r2
 80050a4:	d026      	beq.n	80050f4 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	18d3      	adds	r3, r2, r3
 80050ae:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80050b0:	68ba      	ldr	r2, [r7, #8]
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d90e      	bls.n	80050d6 <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80050c4:	4b15      	ldr	r3, [pc, #84]	; (800511c <prvSwitchTimerLists+0xb4>)
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	3304      	adds	r3, #4
 80050cc:	0019      	movs	r1, r3
 80050ce:	0010      	movs	r0, r2
 80050d0:	f7fe fa7f 	bl	80035d2 <vListInsert>
 80050d4:	e00e      	b.n	80050f4 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	2300      	movs	r3, #0
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	2300      	movs	r3, #0
 80050e0:	2100      	movs	r1, #0
 80050e2:	f7ff fd8d 	bl	8004c00 <xTimerGenericCommand>
 80050e6:	0003      	movs	r3, r0
 80050e8:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <prvSwitchTimerLists+0x8c>
 80050f0:	b672      	cpsid	i
 80050f2:	e7fe      	b.n	80050f2 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80050f4:	4b09      	ldr	r3, [pc, #36]	; (800511c <prvSwitchTimerLists+0xb4>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1b8      	bne.n	8005070 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80050fe:	4b07      	ldr	r3, [pc, #28]	; (800511c <prvSwitchTimerLists+0xb4>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005104:	4b06      	ldr	r3, [pc, #24]	; (8005120 <prvSwitchTimerLists+0xb8>)
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	4b04      	ldr	r3, [pc, #16]	; (800511c <prvSwitchTimerLists+0xb4>)
 800510a:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800510c:	4b04      	ldr	r3, [pc, #16]	; (8005120 <prvSwitchTimerLists+0xb8>)
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	601a      	str	r2, [r3, #0]
}
 8005112:	46c0      	nop			; (mov r8, r8)
 8005114:	46bd      	mov	sp, r7
 8005116:	b006      	add	sp, #24
 8005118:	bd80      	pop	{r7, pc}
 800511a:	46c0      	nop			; (mov r8, r8)
 800511c:	20000e28 	.word	0x20000e28
 8005120:	20000e2c 	.word	0x20000e2c

08005124 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800512a:	f000 f8d9 	bl	80052e0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800512e:	4b16      	ldr	r3, [pc, #88]	; (8005188 <prvCheckForValidListAndQueue+0x64>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d123      	bne.n	800517e <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8005136:	4b15      	ldr	r3, [pc, #84]	; (800518c <prvCheckForValidListAndQueue+0x68>)
 8005138:	0018      	movs	r0, r3
 800513a:	f7fe f9ff 	bl	800353c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800513e:	4b14      	ldr	r3, [pc, #80]	; (8005190 <prvCheckForValidListAndQueue+0x6c>)
 8005140:	0018      	movs	r0, r3
 8005142:	f7fe f9fb 	bl	800353c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005146:	4b13      	ldr	r3, [pc, #76]	; (8005194 <prvCheckForValidListAndQueue+0x70>)
 8005148:	4a10      	ldr	r2, [pc, #64]	; (800518c <prvCheckForValidListAndQueue+0x68>)
 800514a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800514c:	4b12      	ldr	r3, [pc, #72]	; (8005198 <prvCheckForValidListAndQueue+0x74>)
 800514e:	4a10      	ldr	r2, [pc, #64]	; (8005190 <prvCheckForValidListAndQueue+0x6c>)
 8005150:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005152:	4b12      	ldr	r3, [pc, #72]	; (800519c <prvCheckForValidListAndQueue+0x78>)
 8005154:	4a12      	ldr	r2, [pc, #72]	; (80051a0 <prvCheckForValidListAndQueue+0x7c>)
 8005156:	2100      	movs	r1, #0
 8005158:	9100      	str	r1, [sp, #0]
 800515a:	2110      	movs	r1, #16
 800515c:	200a      	movs	r0, #10
 800515e:	f7fe faea 	bl	8003736 <xQueueGenericCreateStatic>
 8005162:	0002      	movs	r2, r0
 8005164:	4b08      	ldr	r3, [pc, #32]	; (8005188 <prvCheckForValidListAndQueue+0x64>)
 8005166:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005168:	4b07      	ldr	r3, [pc, #28]	; (8005188 <prvCheckForValidListAndQueue+0x64>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d006      	beq.n	800517e <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005170:	4b05      	ldr	r3, [pc, #20]	; (8005188 <prvCheckForValidListAndQueue+0x64>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a0b      	ldr	r2, [pc, #44]	; (80051a4 <prvCheckForValidListAndQueue+0x80>)
 8005176:	0011      	movs	r1, r2
 8005178:	0018      	movs	r0, r3
 800517a:	f7fe fe59 	bl	8003e30 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800517e:	f000 f8c1 	bl	8005304 <vPortExitCritical>
}
 8005182:	46c0      	nop			; (mov r8, r8)
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}
 8005188:	20000e30 	.word	0x20000e30
 800518c:	20000e00 	.word	0x20000e00
 8005190:	20000e14 	.word	0x20000e14
 8005194:	20000e28 	.word	0x20000e28
 8005198:	20000e2c 	.word	0x20000e2c
 800519c:	20000edc 	.word	0x20000edc
 80051a0:	20000e3c 	.word	0x20000e3c
 80051a4:	080059c8 	.word	0x080059c8

080051a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	3b04      	subs	r3, #4
 80051b8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2280      	movs	r2, #128	; 0x80
 80051be:	0452      	lsls	r2, r2, #17
 80051c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	3b04      	subs	r3, #4
 80051c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	3b04      	subs	r3, #4
 80051d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80051d4:	4a08      	ldr	r2, [pc, #32]	; (80051f8 <pxPortInitialiseStack+0x50>)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	3b14      	subs	r3, #20
 80051de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	3b20      	subs	r3, #32
 80051ea:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80051ec:	68fb      	ldr	r3, [r7, #12]
}
 80051ee:	0018      	movs	r0, r3
 80051f0:	46bd      	mov	sp, r7
 80051f2:	b004      	add	sp, #16
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	46c0      	nop			; (mov r8, r8)
 80051f8:	080051fd 	.word	0x080051fd

080051fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005202:	2300      	movs	r3, #0
 8005204:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005206:	4b08      	ldr	r3, [pc, #32]	; (8005228 <prvTaskExitError+0x2c>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	3301      	adds	r3, #1
 800520c:	d001      	beq.n	8005212 <prvTaskExitError+0x16>
 800520e:	b672      	cpsid	i
 8005210:	e7fe      	b.n	8005210 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8005212:	b672      	cpsid	i
	while( ulDummy == 0 )
 8005214:	46c0      	nop			; (mov r8, r8)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0fc      	beq.n	8005216 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800521c:	46c0      	nop			; (mov r8, r8)
 800521e:	46c0      	nop			; (mov r8, r8)
 8005220:	46bd      	mov	sp, r7
 8005222:	b002      	add	sp, #8
 8005224:	bd80      	pop	{r7, pc}
 8005226:	46c0      	nop			; (mov r8, r8)
 8005228:	2000000c 	.word	0x2000000c

0800522c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
	...

08005240 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005240:	4a0b      	ldr	r2, [pc, #44]	; (8005270 <pxCurrentTCBConst2>)
 8005242:	6813      	ldr	r3, [r2, #0]
 8005244:	6818      	ldr	r0, [r3, #0]
 8005246:	3020      	adds	r0, #32
 8005248:	f380 8809 	msr	PSP, r0
 800524c:	2002      	movs	r0, #2
 800524e:	f380 8814 	msr	CONTROL, r0
 8005252:	f3bf 8f6f 	isb	sy
 8005256:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005258:	46ae      	mov	lr, r5
 800525a:	bc08      	pop	{r3}
 800525c:	bc04      	pop	{r2}
 800525e:	b662      	cpsie	i
 8005260:	4718      	bx	r3
 8005262:	46c0      	nop			; (mov r8, r8)
 8005264:	46c0      	nop			; (mov r8, r8)
 8005266:	46c0      	nop			; (mov r8, r8)
 8005268:	46c0      	nop			; (mov r8, r8)
 800526a:	46c0      	nop			; (mov r8, r8)
 800526c:	46c0      	nop			; (mov r8, r8)
 800526e:	46c0      	nop			; (mov r8, r8)

08005270 <pxCurrentTCBConst2>:
 8005270:	20000900 	.word	0x20000900
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005274:	46c0      	nop			; (mov r8, r8)
 8005276:	46c0      	nop			; (mov r8, r8)

08005278 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800527c:	4b0e      	ldr	r3, [pc, #56]	; (80052b8 <xPortStartScheduler+0x40>)
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	4b0d      	ldr	r3, [pc, #52]	; (80052b8 <xPortStartScheduler+0x40>)
 8005282:	21ff      	movs	r1, #255	; 0xff
 8005284:	0409      	lsls	r1, r1, #16
 8005286:	430a      	orrs	r2, r1
 8005288:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800528a:	4b0b      	ldr	r3, [pc, #44]	; (80052b8 <xPortStartScheduler+0x40>)
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	4b0a      	ldr	r3, [pc, #40]	; (80052b8 <xPortStartScheduler+0x40>)
 8005290:	21ff      	movs	r1, #255	; 0xff
 8005292:	0609      	lsls	r1, r1, #24
 8005294:	430a      	orrs	r2, r1
 8005296:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005298:	f000 f898 	bl	80053cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800529c:	4b07      	ldr	r3, [pc, #28]	; (80052bc <xPortStartScheduler+0x44>)
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80052a2:	f7ff ffcd 	bl	8005240 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80052a6:	f7ff f96b 	bl	8004580 <vTaskSwitchContext>
	prvTaskExitError();
 80052aa:	f7ff ffa7 	bl	80051fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	0018      	movs	r0, r3
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	46c0      	nop			; (mov r8, r8)
 80052b8:	e000ed20 	.word	0xe000ed20
 80052bc:	2000000c 	.word	0x2000000c

080052c0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80052c4:	4b05      	ldr	r3, [pc, #20]	; (80052dc <vPortYield+0x1c>)
 80052c6:	2280      	movs	r2, #128	; 0x80
 80052c8:	0552      	lsls	r2, r2, #21
 80052ca:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80052cc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80052d0:	f3bf 8f6f 	isb	sy
}
 80052d4:	46c0      	nop			; (mov r8, r8)
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
 80052da:	46c0      	nop			; (mov r8, r8)
 80052dc:	e000ed04 	.word	0xe000ed04

080052e0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80052e4:	b672      	cpsid	i
	uxCriticalNesting++;
 80052e6:	4b06      	ldr	r3, [pc, #24]	; (8005300 <vPortEnterCritical+0x20>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	1c5a      	adds	r2, r3, #1
 80052ec:	4b04      	ldr	r3, [pc, #16]	; (8005300 <vPortEnterCritical+0x20>)
 80052ee:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80052f0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80052f4:	f3bf 8f6f 	isb	sy
}
 80052f8:	46c0      	nop			; (mov r8, r8)
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	46c0      	nop			; (mov r8, r8)
 8005300:	2000000c 	.word	0x2000000c

08005304 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005304:	b580      	push	{r7, lr}
 8005306:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005308:	4b09      	ldr	r3, [pc, #36]	; (8005330 <vPortExitCritical+0x2c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <vPortExitCritical+0x10>
 8005310:	b672      	cpsid	i
 8005312:	e7fe      	b.n	8005312 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8005314:	4b06      	ldr	r3, [pc, #24]	; (8005330 <vPortExitCritical+0x2c>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	1e5a      	subs	r2, r3, #1
 800531a:	4b05      	ldr	r3, [pc, #20]	; (8005330 <vPortExitCritical+0x2c>)
 800531c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800531e:	4b04      	ldr	r3, [pc, #16]	; (8005330 <vPortExitCritical+0x2c>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d100      	bne.n	8005328 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8005326:	b662      	cpsie	i
	}
}
 8005328:	46c0      	nop			; (mov r8, r8)
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	46c0      	nop			; (mov r8, r8)
 8005330:	2000000c 	.word	0x2000000c

08005334 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005334:	f3ef 8010 	mrs	r0, PRIMASK
 8005338:	b672      	cpsid	i
 800533a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800533c:	46c0      	nop			; (mov r8, r8)
 800533e:	0018      	movs	r0, r3

08005340 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005340:	f380 8810 	msr	PRIMASK, r0
 8005344:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8005346:	46c0      	nop			; (mov r8, r8)
	...

08005350 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005350:	f3ef 8009 	mrs	r0, PSP
 8005354:	4b0e      	ldr	r3, [pc, #56]	; (8005390 <pxCurrentTCBConst>)
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	3820      	subs	r0, #32
 800535a:	6010      	str	r0, [r2, #0]
 800535c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800535e:	4644      	mov	r4, r8
 8005360:	464d      	mov	r5, r9
 8005362:	4656      	mov	r6, sl
 8005364:	465f      	mov	r7, fp
 8005366:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005368:	b508      	push	{r3, lr}
 800536a:	b672      	cpsid	i
 800536c:	f7ff f908 	bl	8004580 <vTaskSwitchContext>
 8005370:	b662      	cpsie	i
 8005372:	bc0c      	pop	{r2, r3}
 8005374:	6811      	ldr	r1, [r2, #0]
 8005376:	6808      	ldr	r0, [r1, #0]
 8005378:	3010      	adds	r0, #16
 800537a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800537c:	46a0      	mov	r8, r4
 800537e:	46a9      	mov	r9, r5
 8005380:	46b2      	mov	sl, r6
 8005382:	46bb      	mov	fp, r7
 8005384:	f380 8809 	msr	PSP, r0
 8005388:	3820      	subs	r0, #32
 800538a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800538c:	4718      	bx	r3
 800538e:	46c0      	nop			; (mov r8, r8)

08005390 <pxCurrentTCBConst>:
 8005390:	20000900 	.word	0x20000900
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005394:	46c0      	nop			; (mov r8, r8)
 8005396:	46c0      	nop			; (mov r8, r8)

08005398 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800539e:	f7ff ffc9 	bl	8005334 <ulSetInterruptMaskFromISR>
 80053a2:	0003      	movs	r3, r0
 80053a4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80053a6:	f7ff f83b 	bl	8004420 <xTaskIncrementTick>
 80053aa:	1e03      	subs	r3, r0, #0
 80053ac:	d003      	beq.n	80053b6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80053ae:	4b06      	ldr	r3, [pc, #24]	; (80053c8 <xPortSysTickHandler+0x30>)
 80053b0:	2280      	movs	r2, #128	; 0x80
 80053b2:	0552      	lsls	r2, r2, #21
 80053b4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	0018      	movs	r0, r3
 80053ba:	f7ff ffc1 	bl	8005340 <vClearInterruptMaskFromISR>
}
 80053be:	46c0      	nop			; (mov r8, r8)
 80053c0:	46bd      	mov	sp, r7
 80053c2:	b002      	add	sp, #8
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	46c0      	nop			; (mov r8, r8)
 80053c8:	e000ed04 	.word	0xe000ed04

080053cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80053d0:	4b0b      	ldr	r3, [pc, #44]	; (8005400 <vPortSetupTimerInterrupt+0x34>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80053d6:	4b0b      	ldr	r3, [pc, #44]	; (8005404 <vPortSetupTimerInterrupt+0x38>)
 80053d8:	2200      	movs	r2, #0
 80053da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80053dc:	4b0a      	ldr	r3, [pc, #40]	; (8005408 <vPortSetupTimerInterrupt+0x3c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	22fa      	movs	r2, #250	; 0xfa
 80053e2:	0091      	lsls	r1, r2, #2
 80053e4:	0018      	movs	r0, r3
 80053e6:	f7fa fe8f 	bl	8000108 <__udivsi3>
 80053ea:	0003      	movs	r3, r0
 80053ec:	001a      	movs	r2, r3
 80053ee:	4b07      	ldr	r3, [pc, #28]	; (800540c <vPortSetupTimerInterrupt+0x40>)
 80053f0:	3a01      	subs	r2, #1
 80053f2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80053f4:	4b02      	ldr	r3, [pc, #8]	; (8005400 <vPortSetupTimerInterrupt+0x34>)
 80053f6:	2207      	movs	r2, #7
 80053f8:	601a      	str	r2, [r3, #0]
}
 80053fa:	46c0      	nop			; (mov r8, r8)
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	e000e010 	.word	0xe000e010
 8005404:	e000e018 	.word	0xe000e018
 8005408:	20000000 	.word	0x20000000
 800540c:	e000e014 	.word	0xe000e014

08005410 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b086      	sub	sp, #24
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005418:	2300      	movs	r3, #0
 800541a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800541c:	f7fe ff5a 	bl	80042d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005420:	4b4b      	ldr	r3, [pc, #300]	; (8005550 <pvPortMalloc+0x140>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005428:	f000 f8ec 	bl	8005604 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800542c:	4b49      	ldr	r3, [pc, #292]	; (8005554 <pvPortMalloc+0x144>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	4013      	ands	r3, r2
 8005434:	d000      	beq.n	8005438 <pvPortMalloc+0x28>
 8005436:	e07e      	b.n	8005536 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d012      	beq.n	8005464 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800543e:	2208      	movs	r2, #8
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	189b      	adds	r3, r3, r2
 8005444:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2207      	movs	r2, #7
 800544a:	4013      	ands	r3, r2
 800544c:	d00a      	beq.n	8005464 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2207      	movs	r2, #7
 8005452:	4393      	bics	r3, r2
 8005454:	3308      	adds	r3, #8
 8005456:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2207      	movs	r2, #7
 800545c:	4013      	ands	r3, r2
 800545e:	d001      	beq.n	8005464 <pvPortMalloc+0x54>
 8005460:	b672      	cpsid	i
 8005462:	e7fe      	b.n	8005462 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d065      	beq.n	8005536 <pvPortMalloc+0x126>
 800546a:	4b3b      	ldr	r3, [pc, #236]	; (8005558 <pvPortMalloc+0x148>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	429a      	cmp	r2, r3
 8005472:	d860      	bhi.n	8005536 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005474:	4b39      	ldr	r3, [pc, #228]	; (800555c <pvPortMalloc+0x14c>)
 8005476:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005478:	4b38      	ldr	r3, [pc, #224]	; (800555c <pvPortMalloc+0x14c>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800547e:	e004      	b.n	800548a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	429a      	cmp	r2, r3
 8005492:	d903      	bls.n	800549c <pvPortMalloc+0x8c>
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1f1      	bne.n	8005480 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800549c:	4b2c      	ldr	r3, [pc, #176]	; (8005550 <pvPortMalloc+0x140>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	697a      	ldr	r2, [r7, #20]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d047      	beq.n	8005536 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2208      	movs	r2, #8
 80054ac:	189b      	adds	r3, r3, r2
 80054ae:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	1ad2      	subs	r2, r2, r3
 80054c0:	2308      	movs	r3, #8
 80054c2:	005b      	lsls	r3, r3, #1
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d916      	bls.n	80054f6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	18d3      	adds	r3, r2, r3
 80054ce:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	2207      	movs	r2, #7
 80054d4:	4013      	ands	r3, r2
 80054d6:	d001      	beq.n	80054dc <pvPortMalloc+0xcc>
 80054d8:	b672      	cpsid	i
 80054da:	e7fe      	b.n	80054da <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	685a      	ldr	r2, [r3, #4]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	1ad2      	subs	r2, r2, r3
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	0018      	movs	r0, r3
 80054f2:	f000 f8e7 	bl	80056c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80054f6:	4b18      	ldr	r3, [pc, #96]	; (8005558 <pvPortMalloc+0x148>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	1ad2      	subs	r2, r2, r3
 8005500:	4b15      	ldr	r3, [pc, #84]	; (8005558 <pvPortMalloc+0x148>)
 8005502:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005504:	4b14      	ldr	r3, [pc, #80]	; (8005558 <pvPortMalloc+0x148>)
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	4b15      	ldr	r3, [pc, #84]	; (8005560 <pvPortMalloc+0x150>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	429a      	cmp	r2, r3
 800550e:	d203      	bcs.n	8005518 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005510:	4b11      	ldr	r3, [pc, #68]	; (8005558 <pvPortMalloc+0x148>)
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	4b12      	ldr	r3, [pc, #72]	; (8005560 <pvPortMalloc+0x150>)
 8005516:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	4b0d      	ldr	r3, [pc, #52]	; (8005554 <pvPortMalloc+0x144>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	431a      	orrs	r2, r3
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2200      	movs	r2, #0
 800552a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800552c:	4b0d      	ldr	r3, [pc, #52]	; (8005564 <pvPortMalloc+0x154>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	1c5a      	adds	r2, r3, #1
 8005532:	4b0c      	ldr	r3, [pc, #48]	; (8005564 <pvPortMalloc+0x154>)
 8005534:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005536:	f7fe fed9 	bl	80042ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2207      	movs	r2, #7
 800553e:	4013      	ands	r3, r2
 8005540:	d001      	beq.n	8005546 <pvPortMalloc+0x136>
 8005542:	b672      	cpsid	i
 8005544:	e7fe      	b.n	8005544 <pvPortMalloc+0x134>
	return pvReturn;
 8005546:	68fb      	ldr	r3, [r7, #12]
}
 8005548:	0018      	movs	r0, r3
 800554a:	46bd      	mov	sp, r7
 800554c:	b006      	add	sp, #24
 800554e:	bd80      	pop	{r7, pc}
 8005550:	20001b34 	.word	0x20001b34
 8005554:	20001b48 	.word	0x20001b48
 8005558:	20001b38 	.word	0x20001b38
 800555c:	20001b2c 	.word	0x20001b2c
 8005560:	20001b3c 	.word	0x20001b3c
 8005564:	20001b40 	.word	0x20001b40

08005568 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d03a      	beq.n	80055f0 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800557a:	2308      	movs	r3, #8
 800557c:	425b      	negs	r3, r3
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	18d3      	adds	r3, r2, r3
 8005582:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	4b1a      	ldr	r3, [pc, #104]	; (80055f8 <vPortFree+0x90>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4013      	ands	r3, r2
 8005592:	d101      	bne.n	8005598 <vPortFree+0x30>
 8005594:	b672      	cpsid	i
 8005596:	e7fe      	b.n	8005596 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d001      	beq.n	80055a4 <vPortFree+0x3c>
 80055a0:	b672      	cpsid	i
 80055a2:	e7fe      	b.n	80055a2 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	685a      	ldr	r2, [r3, #4]
 80055a8:	4b13      	ldr	r3, [pc, #76]	; (80055f8 <vPortFree+0x90>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4013      	ands	r3, r2
 80055ae:	d01f      	beq.n	80055f0 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d11b      	bne.n	80055f0 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	685a      	ldr	r2, [r3, #4]
 80055bc:	4b0e      	ldr	r3, [pc, #56]	; (80055f8 <vPortFree+0x90>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	43db      	mvns	r3, r3
 80055c2:	401a      	ands	r2, r3
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80055c8:	f7fe fe84 	bl	80042d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	685a      	ldr	r2, [r3, #4]
 80055d0:	4b0a      	ldr	r3, [pc, #40]	; (80055fc <vPortFree+0x94>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	18d2      	adds	r2, r2, r3
 80055d6:	4b09      	ldr	r3, [pc, #36]	; (80055fc <vPortFree+0x94>)
 80055d8:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	0018      	movs	r0, r3
 80055de:	f000 f871 	bl	80056c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80055e2:	4b07      	ldr	r3, [pc, #28]	; (8005600 <vPortFree+0x98>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	1c5a      	adds	r2, r3, #1
 80055e8:	4b05      	ldr	r3, [pc, #20]	; (8005600 <vPortFree+0x98>)
 80055ea:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 80055ec:	f7fe fe7e 	bl	80042ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80055f0:	46c0      	nop			; (mov r8, r8)
 80055f2:	46bd      	mov	sp, r7
 80055f4:	b004      	add	sp, #16
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	20001b48 	.word	0x20001b48
 80055fc:	20001b38 	.word	0x20001b38
 8005600:	20001b44 	.word	0x20001b44

08005604 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800560a:	23c0      	movs	r3, #192	; 0xc0
 800560c:	011b      	lsls	r3, r3, #4
 800560e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005610:	4b26      	ldr	r3, [pc, #152]	; (80056ac <prvHeapInit+0xa8>)
 8005612:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2207      	movs	r2, #7
 8005618:	4013      	ands	r3, r2
 800561a:	d00c      	beq.n	8005636 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	3307      	adds	r3, #7
 8005620:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2207      	movs	r2, #7
 8005626:	4393      	bics	r3, r2
 8005628:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	1ad2      	subs	r2, r2, r3
 8005630:	4b1e      	ldr	r3, [pc, #120]	; (80056ac <prvHeapInit+0xa8>)
 8005632:	18d3      	adds	r3, r2, r3
 8005634:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800563a:	4b1d      	ldr	r3, [pc, #116]	; (80056b0 <prvHeapInit+0xac>)
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005640:	4b1b      	ldr	r3, [pc, #108]	; (80056b0 <prvHeapInit+0xac>)
 8005642:	2200      	movs	r2, #0
 8005644:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	18d3      	adds	r3, r2, r3
 800564c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800564e:	2208      	movs	r2, #8
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	1a9b      	subs	r3, r3, r2
 8005654:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2207      	movs	r2, #7
 800565a:	4393      	bics	r3, r2
 800565c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800565e:	68fa      	ldr	r2, [r7, #12]
 8005660:	4b14      	ldr	r3, [pc, #80]	; (80056b4 <prvHeapInit+0xb0>)
 8005662:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8005664:	4b13      	ldr	r3, [pc, #76]	; (80056b4 <prvHeapInit+0xb0>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2200      	movs	r2, #0
 800566a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800566c:	4b11      	ldr	r3, [pc, #68]	; (80056b4 <prvHeapInit+0xb0>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2200      	movs	r2, #0
 8005672:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	1ad2      	subs	r2, r2, r3
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005682:	4b0c      	ldr	r3, [pc, #48]	; (80056b4 <prvHeapInit+0xb0>)
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	685a      	ldr	r2, [r3, #4]
 800568e:	4b0a      	ldr	r3, [pc, #40]	; (80056b8 <prvHeapInit+0xb4>)
 8005690:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	685a      	ldr	r2, [r3, #4]
 8005696:	4b09      	ldr	r3, [pc, #36]	; (80056bc <prvHeapInit+0xb8>)
 8005698:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800569a:	4b09      	ldr	r3, [pc, #36]	; (80056c0 <prvHeapInit+0xbc>)
 800569c:	2280      	movs	r2, #128	; 0x80
 800569e:	0612      	lsls	r2, r2, #24
 80056a0:	601a      	str	r2, [r3, #0]
}
 80056a2:	46c0      	nop			; (mov r8, r8)
 80056a4:	46bd      	mov	sp, r7
 80056a6:	b004      	add	sp, #16
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	46c0      	nop			; (mov r8, r8)
 80056ac:	20000f2c 	.word	0x20000f2c
 80056b0:	20001b2c 	.word	0x20001b2c
 80056b4:	20001b34 	.word	0x20001b34
 80056b8:	20001b3c 	.word	0x20001b3c
 80056bc:	20001b38 	.word	0x20001b38
 80056c0:	20001b48 	.word	0x20001b48

080056c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80056cc:	4b27      	ldr	r3, [pc, #156]	; (800576c <prvInsertBlockIntoFreeList+0xa8>)
 80056ce:	60fb      	str	r3, [r7, #12]
 80056d0:	e002      	b.n	80056d8 <prvInsertBlockIntoFreeList+0x14>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	60fb      	str	r3, [r7, #12]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d8f7      	bhi.n	80056d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	18d3      	adds	r3, r2, r3
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d108      	bne.n	8005706 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	685a      	ldr	r2, [r3, #4]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	18d2      	adds	r2, r2, r3
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	18d2      	adds	r2, r2, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d118      	bne.n	800574c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	4b14      	ldr	r3, [pc, #80]	; (8005770 <prvInsertBlockIntoFreeList+0xac>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	429a      	cmp	r2, r3
 8005724:	d00d      	beq.n	8005742 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	18d2      	adds	r2, r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	601a      	str	r2, [r3, #0]
 8005740:	e008      	b.n	8005754 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005742:	4b0b      	ldr	r3, [pc, #44]	; (8005770 <prvInsertBlockIntoFreeList+0xac>)
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	601a      	str	r2, [r3, #0]
 800574a:	e003      	b.n	8005754 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	429a      	cmp	r2, r3
 800575a:	d002      	beq.n	8005762 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005762:	46c0      	nop			; (mov r8, r8)
 8005764:	46bd      	mov	sp, r7
 8005766:	b004      	add	sp, #16
 8005768:	bd80      	pop	{r7, pc}
 800576a:	46c0      	nop			; (mov r8, r8)
 800576c:	20001b2c 	.word	0x20001b2c
 8005770:	20001b34 	.word	0x20001b34

08005774 <memset>:
 8005774:	0003      	movs	r3, r0
 8005776:	1882      	adds	r2, r0, r2
 8005778:	4293      	cmp	r3, r2
 800577a:	d100      	bne.n	800577e <memset+0xa>
 800577c:	4770      	bx	lr
 800577e:	7019      	strb	r1, [r3, #0]
 8005780:	3301      	adds	r3, #1
 8005782:	e7f9      	b.n	8005778 <memset+0x4>

08005784 <_reclaim_reent>:
 8005784:	4b2d      	ldr	r3, [pc, #180]	; (800583c <_reclaim_reent+0xb8>)
 8005786:	b570      	push	{r4, r5, r6, lr}
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	0004      	movs	r4, r0
 800578c:	4283      	cmp	r3, r0
 800578e:	d042      	beq.n	8005816 <_reclaim_reent+0x92>
 8005790:	69c3      	ldr	r3, [r0, #28]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00a      	beq.n	80057ac <_reclaim_reent+0x28>
 8005796:	2500      	movs	r5, #0
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	42ab      	cmp	r3, r5
 800579c:	d140      	bne.n	8005820 <_reclaim_reent+0x9c>
 800579e:	69e3      	ldr	r3, [r4, #28]
 80057a0:	6819      	ldr	r1, [r3, #0]
 80057a2:	2900      	cmp	r1, #0
 80057a4:	d002      	beq.n	80057ac <_reclaim_reent+0x28>
 80057a6:	0020      	movs	r0, r4
 80057a8:	f000 f87a 	bl	80058a0 <_free_r>
 80057ac:	6961      	ldr	r1, [r4, #20]
 80057ae:	2900      	cmp	r1, #0
 80057b0:	d002      	beq.n	80057b8 <_reclaim_reent+0x34>
 80057b2:	0020      	movs	r0, r4
 80057b4:	f000 f874 	bl	80058a0 <_free_r>
 80057b8:	69e1      	ldr	r1, [r4, #28]
 80057ba:	2900      	cmp	r1, #0
 80057bc:	d002      	beq.n	80057c4 <_reclaim_reent+0x40>
 80057be:	0020      	movs	r0, r4
 80057c0:	f000 f86e 	bl	80058a0 <_free_r>
 80057c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80057c6:	2900      	cmp	r1, #0
 80057c8:	d002      	beq.n	80057d0 <_reclaim_reent+0x4c>
 80057ca:	0020      	movs	r0, r4
 80057cc:	f000 f868 	bl	80058a0 <_free_r>
 80057d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057d2:	2900      	cmp	r1, #0
 80057d4:	d002      	beq.n	80057dc <_reclaim_reent+0x58>
 80057d6:	0020      	movs	r0, r4
 80057d8:	f000 f862 	bl	80058a0 <_free_r>
 80057dc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80057de:	2900      	cmp	r1, #0
 80057e0:	d002      	beq.n	80057e8 <_reclaim_reent+0x64>
 80057e2:	0020      	movs	r0, r4
 80057e4:	f000 f85c 	bl	80058a0 <_free_r>
 80057e8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80057ea:	2900      	cmp	r1, #0
 80057ec:	d002      	beq.n	80057f4 <_reclaim_reent+0x70>
 80057ee:	0020      	movs	r0, r4
 80057f0:	f000 f856 	bl	80058a0 <_free_r>
 80057f4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80057f6:	2900      	cmp	r1, #0
 80057f8:	d002      	beq.n	8005800 <_reclaim_reent+0x7c>
 80057fa:	0020      	movs	r0, r4
 80057fc:	f000 f850 	bl	80058a0 <_free_r>
 8005800:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005802:	2900      	cmp	r1, #0
 8005804:	d002      	beq.n	800580c <_reclaim_reent+0x88>
 8005806:	0020      	movs	r0, r4
 8005808:	f000 f84a 	bl	80058a0 <_free_r>
 800580c:	6a23      	ldr	r3, [r4, #32]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d001      	beq.n	8005816 <_reclaim_reent+0x92>
 8005812:	0020      	movs	r0, r4
 8005814:	4798      	blx	r3
 8005816:	bd70      	pop	{r4, r5, r6, pc}
 8005818:	5949      	ldr	r1, [r1, r5]
 800581a:	2900      	cmp	r1, #0
 800581c:	d108      	bne.n	8005830 <_reclaim_reent+0xac>
 800581e:	3504      	adds	r5, #4
 8005820:	69e3      	ldr	r3, [r4, #28]
 8005822:	68d9      	ldr	r1, [r3, #12]
 8005824:	2d80      	cmp	r5, #128	; 0x80
 8005826:	d1f7      	bne.n	8005818 <_reclaim_reent+0x94>
 8005828:	0020      	movs	r0, r4
 800582a:	f000 f839 	bl	80058a0 <_free_r>
 800582e:	e7b6      	b.n	800579e <_reclaim_reent+0x1a>
 8005830:	680e      	ldr	r6, [r1, #0]
 8005832:	0020      	movs	r0, r4
 8005834:	f000 f834 	bl	80058a0 <_free_r>
 8005838:	0031      	movs	r1, r6
 800583a:	e7ee      	b.n	800581a <_reclaim_reent+0x96>
 800583c:	2000005c 	.word	0x2000005c

08005840 <__libc_init_array>:
 8005840:	b570      	push	{r4, r5, r6, lr}
 8005842:	2600      	movs	r6, #0
 8005844:	4c0c      	ldr	r4, [pc, #48]	; (8005878 <__libc_init_array+0x38>)
 8005846:	4d0d      	ldr	r5, [pc, #52]	; (800587c <__libc_init_array+0x3c>)
 8005848:	1b64      	subs	r4, r4, r5
 800584a:	10a4      	asrs	r4, r4, #2
 800584c:	42a6      	cmp	r6, r4
 800584e:	d109      	bne.n	8005864 <__libc_init_array+0x24>
 8005850:	2600      	movs	r6, #0
 8005852:	f000 f87f 	bl	8005954 <_init>
 8005856:	4c0a      	ldr	r4, [pc, #40]	; (8005880 <__libc_init_array+0x40>)
 8005858:	4d0a      	ldr	r5, [pc, #40]	; (8005884 <__libc_init_array+0x44>)
 800585a:	1b64      	subs	r4, r4, r5
 800585c:	10a4      	asrs	r4, r4, #2
 800585e:	42a6      	cmp	r6, r4
 8005860:	d105      	bne.n	800586e <__libc_init_array+0x2e>
 8005862:	bd70      	pop	{r4, r5, r6, pc}
 8005864:	00b3      	lsls	r3, r6, #2
 8005866:	58eb      	ldr	r3, [r5, r3]
 8005868:	4798      	blx	r3
 800586a:	3601      	adds	r6, #1
 800586c:	e7ee      	b.n	800584c <__libc_init_array+0xc>
 800586e:	00b3      	lsls	r3, r6, #2
 8005870:	58eb      	ldr	r3, [r5, r3]
 8005872:	4798      	blx	r3
 8005874:	3601      	adds	r6, #1
 8005876:	e7f2      	b.n	800585e <__libc_init_array+0x1e>
 8005878:	08005a88 	.word	0x08005a88
 800587c:	08005a88 	.word	0x08005a88
 8005880:	08005a8c 	.word	0x08005a8c
 8005884:	08005a88 	.word	0x08005a88

08005888 <__retarget_lock_acquire_recursive>:
 8005888:	4770      	bx	lr

0800588a <__retarget_lock_release_recursive>:
 800588a:	4770      	bx	lr

0800588c <memcpy>:
 800588c:	2300      	movs	r3, #0
 800588e:	b510      	push	{r4, lr}
 8005890:	429a      	cmp	r2, r3
 8005892:	d100      	bne.n	8005896 <memcpy+0xa>
 8005894:	bd10      	pop	{r4, pc}
 8005896:	5ccc      	ldrb	r4, [r1, r3]
 8005898:	54c4      	strb	r4, [r0, r3]
 800589a:	3301      	adds	r3, #1
 800589c:	e7f8      	b.n	8005890 <memcpy+0x4>
	...

080058a0 <_free_r>:
 80058a0:	b570      	push	{r4, r5, r6, lr}
 80058a2:	0005      	movs	r5, r0
 80058a4:	2900      	cmp	r1, #0
 80058a6:	d010      	beq.n	80058ca <_free_r+0x2a>
 80058a8:	1f0c      	subs	r4, r1, #4
 80058aa:	6823      	ldr	r3, [r4, #0]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	da00      	bge.n	80058b2 <_free_r+0x12>
 80058b0:	18e4      	adds	r4, r4, r3
 80058b2:	0028      	movs	r0, r5
 80058b4:	f000 f83e 	bl	8005934 <__malloc_lock>
 80058b8:	4a1d      	ldr	r2, [pc, #116]	; (8005930 <_free_r+0x90>)
 80058ba:	6813      	ldr	r3, [r2, #0]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d105      	bne.n	80058cc <_free_r+0x2c>
 80058c0:	6063      	str	r3, [r4, #4]
 80058c2:	6014      	str	r4, [r2, #0]
 80058c4:	0028      	movs	r0, r5
 80058c6:	f000 f83d 	bl	8005944 <__malloc_unlock>
 80058ca:	bd70      	pop	{r4, r5, r6, pc}
 80058cc:	42a3      	cmp	r3, r4
 80058ce:	d908      	bls.n	80058e2 <_free_r+0x42>
 80058d0:	6820      	ldr	r0, [r4, #0]
 80058d2:	1821      	adds	r1, r4, r0
 80058d4:	428b      	cmp	r3, r1
 80058d6:	d1f3      	bne.n	80058c0 <_free_r+0x20>
 80058d8:	6819      	ldr	r1, [r3, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	1809      	adds	r1, r1, r0
 80058de:	6021      	str	r1, [r4, #0]
 80058e0:	e7ee      	b.n	80058c0 <_free_r+0x20>
 80058e2:	001a      	movs	r2, r3
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d001      	beq.n	80058ee <_free_r+0x4e>
 80058ea:	42a3      	cmp	r3, r4
 80058ec:	d9f9      	bls.n	80058e2 <_free_r+0x42>
 80058ee:	6811      	ldr	r1, [r2, #0]
 80058f0:	1850      	adds	r0, r2, r1
 80058f2:	42a0      	cmp	r0, r4
 80058f4:	d10b      	bne.n	800590e <_free_r+0x6e>
 80058f6:	6820      	ldr	r0, [r4, #0]
 80058f8:	1809      	adds	r1, r1, r0
 80058fa:	1850      	adds	r0, r2, r1
 80058fc:	6011      	str	r1, [r2, #0]
 80058fe:	4283      	cmp	r3, r0
 8005900:	d1e0      	bne.n	80058c4 <_free_r+0x24>
 8005902:	6818      	ldr	r0, [r3, #0]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	1841      	adds	r1, r0, r1
 8005908:	6011      	str	r1, [r2, #0]
 800590a:	6053      	str	r3, [r2, #4]
 800590c:	e7da      	b.n	80058c4 <_free_r+0x24>
 800590e:	42a0      	cmp	r0, r4
 8005910:	d902      	bls.n	8005918 <_free_r+0x78>
 8005912:	230c      	movs	r3, #12
 8005914:	602b      	str	r3, [r5, #0]
 8005916:	e7d5      	b.n	80058c4 <_free_r+0x24>
 8005918:	6820      	ldr	r0, [r4, #0]
 800591a:	1821      	adds	r1, r4, r0
 800591c:	428b      	cmp	r3, r1
 800591e:	d103      	bne.n	8005928 <_free_r+0x88>
 8005920:	6819      	ldr	r1, [r3, #0]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	1809      	adds	r1, r1, r0
 8005926:	6021      	str	r1, [r4, #0]
 8005928:	6063      	str	r3, [r4, #4]
 800592a:	6054      	str	r4, [r2, #4]
 800592c:	e7ca      	b.n	80058c4 <_free_r+0x24>
 800592e:	46c0      	nop			; (mov r8, r8)
 8005930:	20001c88 	.word	0x20001c88

08005934 <__malloc_lock>:
 8005934:	b510      	push	{r4, lr}
 8005936:	4802      	ldr	r0, [pc, #8]	; (8005940 <__malloc_lock+0xc>)
 8005938:	f7ff ffa6 	bl	8005888 <__retarget_lock_acquire_recursive>
 800593c:	bd10      	pop	{r4, pc}
 800593e:	46c0      	nop			; (mov r8, r8)
 8005940:	20001c84 	.word	0x20001c84

08005944 <__malloc_unlock>:
 8005944:	b510      	push	{r4, lr}
 8005946:	4802      	ldr	r0, [pc, #8]	; (8005950 <__malloc_unlock+0xc>)
 8005948:	f7ff ff9f 	bl	800588a <__retarget_lock_release_recursive>
 800594c:	bd10      	pop	{r4, pc}
 800594e:	46c0      	nop			; (mov r8, r8)
 8005950:	20001c84 	.word	0x20001c84

08005954 <_init>:
 8005954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005956:	46c0      	nop			; (mov r8, r8)
 8005958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595a:	bc08      	pop	{r3}
 800595c:	469e      	mov	lr, r3
 800595e:	4770      	bx	lr

08005960 <_fini>:
 8005960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005962:	46c0      	nop			; (mov r8, r8)
 8005964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005966:	bc08      	pop	{r3}
 8005968:	469e      	mov	lr, r3
 800596a:	4770      	bx	lr
