{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681591972908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681591972908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 15 17:52:52 2023 " "Processing started: Sat Apr 15 17:52:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681591972908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681591972908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Letreiro -c Letreiro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Letreiro -c Letreiro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681591972908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681591973324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letreiro.v 1 1 " "Found 1 design units, including 1 entities, in source file letreiro.v" { { "Info" "ISGN_ENTITY_NAME" "1 Letreiro " "Found entity 1: Letreiro" {  } { { "Letreiro.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Letreiro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog2.v " "Can't analyze file -- file Verilog2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1681591973420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopD " "Found entity 1: FlipflopD" {  } { { "FlipflopD.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/FlipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973424 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Registrador.v " "Can't analyze file -- file Registrador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1681591973424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "multiplexador.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorl1.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorl1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL1 " "Found entity 1: RegistradorL1" {  } { { "RegistradorL1.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/RegistradorL1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorl2.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL2 " "Found entity 1: RegistradorL2" {  } { { "RegistradorL2.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/RegistradorL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorl3.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL3 " "Found entity 1: RegistradorL3" {  } { { "RegistradorL3.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/RegistradorL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorl4.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorl4.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL4 " "Found entity 1: RegistradorL4" {  } { { "RegistradorL4.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/RegistradorL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorl5.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorl5.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL5 " "Found entity 1: RegistradorL5" {  } { { "RegistradorL5.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/RegistradorL5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973454 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Demultiplexador.v " "Can't analyze file -- file Demultiplexador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1681591973454 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegistradorColuna.v " "Can't analyze file -- file RegistradorColuna.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1681591973468 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FlipflopDSemMux.v " "Can't analyze file -- file FlipflopDSemMux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1681591973468 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegistradorLinha.v " "Can't analyze file -- file RegistradorLinha.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1681591973486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizdeleds.v 1 1 " "Found 1 design units, including 1 entities, in source file matrizdeleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizDeLEDs " "Found entity 1: MatrizDeLEDs" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/MatrizDeLEDs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopt.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopt.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopT " "Found entity 1: FlipflopT" {  } { { "FlipflopT.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/FlipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxparacoluna.v 1 1 " "Found 1 design units, including 1 entities, in source file muxparacoluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXParaColuna " "Found entity 1: MUXParaColuna" {  } { { "MUXParaColuna.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/MUXParaColuna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisordefrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisordefrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrequencia " "Found entity 1: DivisorDeFrequencia" {  } { { "DivisorDeFrequencia.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/DivisorDeFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681591973515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681591973515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK2 Letreiro.v(11) " "Verilog HDL Implicit Net warning at Letreiro.v(11): created implicit net for \"CLK2\"" {  } { { "Letreiro.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Letreiro.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681591973515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Letreiro " "Elaborating entity \"Letreiro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681591973553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrequencia DivisorDeFrequencia:CLKpor10 " "Elaborating entity \"DivisorDeFrequencia\" for hierarchy \"DivisorDeFrequencia:CLKpor10\"" {  } { { "Letreiro.v" "CLKpor10" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Letreiro.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD DivisorDeFrequencia:CLKpor10\|FFD:inst1 " "Elaborating entity \"FFD\" for hierarchy \"DivisorDeFrequencia:CLKpor10\|FFD:inst1\"" {  } { { "DivisorDeFrequencia.v" "inst1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/DivisorDeFrequencia.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL1 RegistradorL1:instL1 " "Elaborating entity \"RegistradorL1\" for hierarchy \"RegistradorL1:instL1\"" {  } { { "Letreiro.v" "instL1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Letreiro.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopD RegistradorL1:instL1\|FlipflopD:inst1 " "Elaborating entity \"FlipflopD\" for hierarchy \"RegistradorL1:instL1\|FlipflopD:inst1\"" {  } { { "RegistradorL1.v" "inst1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/RegistradorL1.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador RegistradorL1:instL1\|FlipflopD:inst1\|Multiplexador:mux " "Elaborating entity \"Multiplexador\" for hierarchy \"RegistradorL1:instL1\|FlipflopD:inst1\|Multiplexador:mux\"" {  } { { "FlipflopD.v" "mux" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/FlipflopD.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL2 RegistradorL2:instL2 " "Elaborating entity \"RegistradorL2\" for hierarchy \"RegistradorL2:instL2\"" {  } { { "Letreiro.v" "instL2" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Letreiro.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL3 RegistradorL3:instL3 " "Elaborating entity \"RegistradorL3\" for hierarchy \"RegistradorL3:instL3\"" {  } { { "Letreiro.v" "instL3" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Letreiro.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL4 RegistradorL4:instL4 " "Elaborating entity \"RegistradorL4\" for hierarchy \"RegistradorL4:instL4\"" {  } { { "Letreiro.v" "instL4" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Letreiro.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL5 RegistradorL5:instL5 " "Elaborating entity \"RegistradorL5\" for hierarchy \"RegistradorL5:instL5\"" {  } { { "Letreiro.v" "instL5" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Letreiro.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrizDeLEDs MatrizDeLEDs:inst1 " "Elaborating entity \"MatrizDeLEDs\" for hierarchy \"MatrizDeLEDs:inst1\"" {  } { { "Letreiro.v" "inst1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Letreiro.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973817 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(25) " "Verilog HDL warning at MatrizDeLEDs.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/MatrizDeLEDs.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1681591973817 "|Letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(26) " "Verilog HDL warning at MatrizDeLEDs.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/MatrizDeLEDs.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1681591973817 "|Letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(27) " "Verilog HDL warning at MatrizDeLEDs.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/MatrizDeLEDs.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1681591973817 "|Letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(28) " "Verilog HDL warning at MatrizDeLEDs.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/MatrizDeLEDs.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1681591973817 "|Letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(29) " "Verilog HDL warning at MatrizDeLEDs.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/MatrizDeLEDs.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1681591973817 "|Letreiro|MatrizDeLEDs:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador MatrizDeLEDs:inst1\|Contador:inst1 " "Elaborating entity \"Contador\" for hierarchy \"MatrizDeLEDs:inst1\|Contador:inst1\"" {  } { { "MatrizDeLEDs.v" "inst1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/MatrizDeLEDs.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopT MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1 " "Elaborating entity \"FlipflopT\" for hierarchy \"MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\"" {  } { { "Contador.v" "inst1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/Contador.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXParaColuna MatrizDeLEDs:inst1\|MUXParaColuna:SaidaC1 " "Elaborating entity \"MUXParaColuna\" for hierarchy \"MatrizDeLEDs:inst1\|MUXParaColuna:SaidaC1\"" {  } { { "MatrizDeLEDs.v" "SaidaC1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/LetreiroGit/MatrizDeLEDs.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681591973838 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "83 " "83 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1681591974399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681591974541 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681591974541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681591974541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681591974541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681591974759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 15 17:52:54 2023 " "Processing ended: Sat Apr 15 17:52:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681591974759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681591974759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681591974759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681591974759 ""}
