#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0064E4D0 .scope module, "testmodule" "testmodule" 2 23;
 .timescale 0 0;
v00643260_0 .net "clock", 0 0, v00643208_0; 1 drivers
v006432B8_0 .net "p1", 0 0, v0064FF48_0; 1 drivers
S_00643CA0 .scope module, "clk" "clock" 2 25, 3 3, S_0064E4D0;
 .timescale 0 0;
v00643208_0 .var "clk", 0 0;
S_00643C18 .scope module, "pls" "pulse" 2 28, 2 5, S_0064E4D0;
 .timescale 0 0;
v0064F9C8_0 .alias "clock", 0 0, v00643260_0;
v0064FF48_0 .var "signal", 0 0;
E_0064DDC0 .event posedge, v0064F9C8_0;
    .scope S_00643CA0;
T_0 ;
    %set/v v00643208_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00643CA0;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00643208_0, 1;
    %inv 8, 1;
    %set/v v00643208_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00643C18;
T_2 ;
    %wait E_0064DDC0;
    %set/v v0064FF48_0, 1, 1;
    %delay 36, 0;
    %set/v v0064FF48_0, 0, 1;
    %delay 36, 0;
    %set/v v0064FF48_0, 1, 1;
    %delay 36, 0;
    %set/v v0064FF48_0, 0, 1;
    %delay 36, 0;
    %set/v v0064FF48_0, 1, 1;
    %delay 36, 0;
    %set/v v0064FF48_0, 0, 1;
    %delay 36, 0;
    %set/v v0064FF48_0, 1, 1;
    %delay 36, 0;
    %set/v v0064FF48_0, 1, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0064E4D0;
T_3 ;
    %vpi_call 2 32 "$dumpfile", "0604.vcd";
    %vpi_call 2 33 "$dumpvars";
    %delay 288, 0;
    %vpi_call 2 34 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "0604.v";
    "./clock.v";
